TimeQuest Timing Analyzer report for Uni_Projektas
Thu Feb 02 17:20:17 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Hold: 'CLK'
 14. Slow Model Minimum Pulse Width: 'CLK'
 15. Slow Model Minimum Pulse Width: 'SYNC'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CLK'
 24. Fast Model Hold: 'CLK'
 25. Fast Model Minimum Pulse Width: 'CLK'
 26. Fast Model Minimum Pulse Width: 'SYNC'
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Multicorner Timing Analysis Summary
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Setup Transfers
 33. Hold Transfers
 34. Report TCCS
 35. Report RSKM
 36. Unconstrained Paths
 37. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Thu Feb 02 17:20:16 2023 ;
+-------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; CLK        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }  ;
; SYNC       ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SYNC } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 68.25 MHz ; 68.25 MHz       ; CLK        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------+
; Slow Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 5.347 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.499 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; 6.933  ; 0.000                 ;
; SYNC  ; 36.000 ; 0.000                 ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.347 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1163 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.562     ;
; 5.347 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1163 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.562     ;
; 5.347 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1163 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.562     ;
; 5.347 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1163 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.562     ;
; 5.347 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1163 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.562     ;
; 5.486 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1207  ; CLK          ; CLK         ; 20.000       ; -0.130     ; 14.424     ;
; 5.486 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1207  ; CLK          ; CLK         ; 20.000       ; -0.130     ; 14.424     ;
; 5.486 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1207  ; CLK          ; CLK         ; 20.000       ; -0.130     ; 14.424     ;
; 5.486 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1207  ; CLK          ; CLK         ; 20.000       ; -0.130     ; 14.424     ;
; 5.486 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1207  ; CLK          ; CLK         ; 20.000       ; -0.130     ; 14.424     ;
; 5.518 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1191 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.391     ;
; 5.518 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1191 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.391     ;
; 5.518 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1191 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.391     ;
; 5.518 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1191 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.391     ;
; 5.518 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1191 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.391     ;
; 5.523 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1203  ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.386     ;
; 5.523 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1203  ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.386     ;
; 5.523 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1203  ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.386     ;
; 5.523 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1203  ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.386     ;
; 5.523 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1203  ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.386     ;
; 5.537 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1211  ; CLK          ; CLK         ; 20.000       ; -0.130     ; 14.373     ;
; 5.537 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1211  ; CLK          ; CLK         ; 20.000       ; -0.130     ; 14.373     ;
; 5.537 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1211  ; CLK          ; CLK         ; 20.000       ; -0.130     ; 14.373     ;
; 5.537 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1211  ; CLK          ; CLK         ; 20.000       ; -0.130     ; 14.373     ;
; 5.537 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1211  ; CLK          ; CLK         ; 20.000       ; -0.130     ; 14.373     ;
; 5.659 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a100~portb_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM205_OTERM565_OTERM1031 ; CLK          ; CLK         ; 20.000       ; -0.149     ; 14.232     ;
; 5.659 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a100~portb_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM205_OTERM565_OTERM1031 ; CLK          ; CLK         ; 20.000       ; -0.149     ; 14.232     ;
; 5.659 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a100~portb_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM205_OTERM565_OTERM1031 ; CLK          ; CLK         ; 20.000       ; -0.149     ; 14.232     ;
; 5.659 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a100~portb_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM205_OTERM565_OTERM1031 ; CLK          ; CLK         ; 20.000       ; -0.149     ; 14.232     ;
; 5.659 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a100~portb_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM205_OTERM565_OTERM1031 ; CLK          ; CLK         ; 20.000       ; -0.149     ; 14.232     ;
; 5.663 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a8~portb_address_reg0   ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM425_OTERM939          ; CLK          ; CLK         ; 20.000       ; -0.122     ; 14.255     ;
; 5.663 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a8~portb_address_reg1   ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM425_OTERM939          ; CLK          ; CLK         ; 20.000       ; -0.122     ; 14.255     ;
; 5.663 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a8~portb_address_reg2   ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM425_OTERM939          ; CLK          ; CLK         ; 20.000       ; -0.122     ; 14.255     ;
; 5.663 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a8~portb_address_reg3   ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM425_OTERM939          ; CLK          ; CLK         ; 20.000       ; -0.122     ; 14.255     ;
; 5.663 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a8~portb_address_reg4   ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM425_OTERM939          ; CLK          ; CLK         ; 20.000       ; -0.122     ; 14.255     ;
; 5.721 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM69_OTERM207_OTERM557_OTERM1157 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.188     ;
; 5.721 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM69_OTERM207_OTERM557_OTERM1157 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.188     ;
; 5.721 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM69_OTERM207_OTERM557_OTERM1157 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.188     ;
; 5.721 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM69_OTERM207_OTERM557_OTERM1157 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.188     ;
; 5.721 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM69_OTERM207_OTERM557_OTERM1157 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.188     ;
; 5.735 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1165 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.174     ;
; 5.735 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1165 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.174     ;
; 5.735 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1165 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.174     ;
; 5.735 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1165 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.174     ;
; 5.735 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1165 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.174     ;
; 5.747 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1169  ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.162     ;
; 5.747 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1169  ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.162     ;
; 5.747 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1169  ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.162     ;
; 5.747 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1169  ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.162     ;
; 5.747 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1169  ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.162     ;
; 5.789 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a8~portb_address_reg0   ; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM95_OTERM407_OTERM945            ; CLK          ; CLK         ; 20.000       ; -0.122     ; 14.129     ;
; 5.789 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a8~portb_address_reg1   ; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM95_OTERM407_OTERM945            ; CLK          ; CLK         ; 20.000       ; -0.122     ; 14.129     ;
; 5.789 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a8~portb_address_reg2   ; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM95_OTERM407_OTERM945            ; CLK          ; CLK         ; 20.000       ; -0.122     ; 14.129     ;
; 5.789 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a8~portb_address_reg3   ; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM95_OTERM407_OTERM945            ; CLK          ; CLK         ; 20.000       ; -0.122     ; 14.129     ;
; 5.789 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a8~portb_address_reg4   ; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM95_OTERM407_OTERM945            ; CLK          ; CLK         ; 20.000       ; -0.122     ; 14.129     ;
; 5.805 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~porta_address_reg0   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM35_OTERM187_OTERM825            ; CLK          ; CLK         ; 20.000       ; -0.106     ; 14.129     ;
; 5.805 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~porta_address_reg1   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM35_OTERM187_OTERM825            ; CLK          ; CLK         ; 20.000       ; -0.106     ; 14.129     ;
; 5.805 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~porta_address_reg2   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM35_OTERM187_OTERM825            ; CLK          ; CLK         ; 20.000       ; -0.106     ; 14.129     ;
; 5.805 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~porta_address_reg3   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM35_OTERM187_OTERM825            ; CLK          ; CLK         ; 20.000       ; -0.106     ; 14.129     ;
; 5.805 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~porta_address_reg4   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM35_OTERM187_OTERM825            ; CLK          ; CLK         ; 20.000       ; -0.106     ; 14.129     ;
; 5.831 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1197 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.078     ;
; 5.831 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1197 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.078     ;
; 5.831 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1197 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.078     ;
; 5.831 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1197 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.078     ;
; 5.831 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1197 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.078     ;
; 5.838 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a48~porta_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM275_OTERM631_OTERM1223 ; CLK          ; CLK         ; 20.000       ; -0.104     ; 14.098     ;
; 5.838 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a48~porta_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM275_OTERM631_OTERM1223 ; CLK          ; CLK         ; 20.000       ; -0.104     ; 14.098     ;
; 5.838 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a48~porta_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM275_OTERM631_OTERM1223 ; CLK          ; CLK         ; 20.000       ; -0.104     ; 14.098     ;
; 5.838 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a48~porta_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM275_OTERM631_OTERM1223 ; CLK          ; CLK         ; 20.000       ; -0.104     ; 14.098     ;
; 5.838 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a48~porta_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM275_OTERM631_OTERM1223 ; CLK          ; CLK         ; 20.000       ; -0.104     ; 14.098     ;
; 5.852 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2541_OTERM2605                                      ; Correlation_function:corr_long|f_output[19]_OTERM2469                                                ; CLK          ; CLK         ; 20.000       ; -0.022     ; 14.166     ;
; 5.869 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2541_OTERM2605                                      ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; -0.020     ; 14.151     ;
; 5.877 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a48~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM95_OTERM407_OTERM913            ; CLK          ; CLK         ; 20.000       ; -0.137     ; 14.026     ;
; 5.877 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a48~portb_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM95_OTERM407_OTERM913            ; CLK          ; CLK         ; 20.000       ; -0.137     ; 14.026     ;
; 5.877 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a48~portb_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM95_OTERM407_OTERM913            ; CLK          ; CLK         ; 20.000       ; -0.137     ; 14.026     ;
; 5.877 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a48~portb_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM95_OTERM407_OTERM913            ; CLK          ; CLK         ; 20.000       ; -0.137     ; 14.026     ;
; 5.877 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a48~portb_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM95_OTERM407_OTERM913            ; CLK          ; CLK         ; 20.000       ; -0.137     ; 14.026     ;
; 5.883 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1201  ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.026     ;
; 5.883 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1201  ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.026     ;
; 5.883 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1201  ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.026     ;
; 5.883 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1201  ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.026     ;
; 5.883 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1201  ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.026     ;
; 5.891 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a8~portb_address_reg0   ; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM91_OTERM403_OTERM949            ; CLK          ; CLK         ; 20.000       ; -0.119     ; 14.030     ;
; 5.891 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a8~portb_address_reg1   ; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM91_OTERM403_OTERM949            ; CLK          ; CLK         ; 20.000       ; -0.119     ; 14.030     ;
; 5.891 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a8~portb_address_reg2   ; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM91_OTERM403_OTERM949            ; CLK          ; CLK         ; 20.000       ; -0.119     ; 14.030     ;
; 5.891 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a8~portb_address_reg3   ; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM91_OTERM403_OTERM949            ; CLK          ; CLK         ; 20.000       ; -0.119     ; 14.030     ;
; 5.891 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a8~portb_address_reg4   ; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM91_OTERM403_OTERM949            ; CLK          ; CLK         ; 20.000       ; -0.119     ; 14.030     ;
; 5.896 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2541_OTERM2573                                      ; Correlation_function:corr_long|f_output[19]_OTERM2469                                                ; CLK          ; CLK         ; 20.000       ; -0.022     ; 14.122     ;
; 5.898 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1171  ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.011     ;
; 5.898 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1171  ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.011     ;
; 5.898 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1171  ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.011     ;
; 5.898 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1171  ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.011     ;
; 5.898 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1171  ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.011     ;
; 5.905 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM45_OTERM173_OTERM523_OTERM1167 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.004     ;
; 5.905 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1161 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.004     ;
; 5.905 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM45_OTERM173_OTERM523_OTERM1167 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.004     ;
; 5.905 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM45_OTERM173_OTERM523_OTERM1167 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.004     ;
; 5.905 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM45_OTERM173_OTERM523_OTERM1167 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.004     ;
; 5.905 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM45_OTERM173_OTERM523_OTERM1167 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.004     ;
; 5.905 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1161 ; CLK          ; CLK         ; 20.000       ; -0.131     ; 14.004     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_counts[0]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                           ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_state.read_init_mem                                                                                                                                           ; ADC_Manager:ADC_Manager1|main_state.read_init_mem                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_state.waiting_bits                                                                                                                                            ; ADC_Manager:ADC_Manager1|main_state.waiting_bits                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Correlation_function:corr_long|f                                                                                                                                                            ; Correlation_function:corr_long|f                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[2]                                                                                                                                          ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[2]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|bit_polarity                                                                                                                                                       ; ADC_Manager:ADC_Manager1|bit_polarity                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[0]                                                                                                                                          ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[0]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                                                                                                                            ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                          ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.748 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.753 ; Clock_divider:clock_divider1|counter[15]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; ADC_Manager:ADC_Manager1|ram_counter[31]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[31]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.757 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.063      ;
; 0.757 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.063      ;
; 0.757 ; ADC_Manager:ADC_Manager1|data_buffer[0]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.063      ;
; 0.760 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.066      ;
; 0.764 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.070      ;
; 0.782 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.088      ;
; 0.910 ; ADC_Manager:ADC_Manager1|data_buffer[1]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.216      ;
; 0.912 ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.218      ;
; 0.914 ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.220      ;
; 1.068 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; -0.002     ; 1.372      ;
; 1.163 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.469      ;
; 1.166 ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; ADC_Manager:ADC_Manager1|ram_counter[16]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[16]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.472      ;
; 1.167 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.473      ;
; 1.167 ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                           ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.473      ;
; 1.172 ; Clock_divider:clock_divider1|counter[4]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; Clock_divider:clock_divider1|counter[7]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.174 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.480      ;
; 1.175 ; Clock_divider:clock_divider1|counter[1]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[1]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; ADC_Manager:ADC_Manager1|ram_counter[17]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[17]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.176 ; Clock_divider:clock_divider1|counter[9]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|ram_counter[1]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[1]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|ram_counter[18]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[18]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|ram_counter[25]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[25]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; Clock_divider:clock_divider1|counter[11]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Clock_divider:clock_divider1|counter[13]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Clock_divider:clock_divider1|counter[14]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[11]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[13]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[14]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[15]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[20]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[20]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[23]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[23]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[27]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[27]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[29]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[29]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[30]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[30]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.182 ; ADC_Manager:ADC_Manager1|ram_counter[4]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.488      ;
; 1.182 ; ADC_Manager:ADC_Manager1|ram_counter[7]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.488      ;
; 1.186 ; ADC_Manager:ADC_Manager1|ram_counter[2]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[0] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[0] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.492      ;
; 1.189 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[1] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[1] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.495      ;
; 1.190 ; ADC_Manager:ADC_Manager1|bit_polarity                                                                                                                                                       ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[1]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.496      ;
; 1.190 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.496      ;
; 1.218 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_a[0]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.524      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]                                                                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]                                                                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121]                                                                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SYNC'                                           ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock ; Clock Edge ; Target ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; 36.000 ; 40.000       ; 4.000          ; Port Rate ; SYNC  ; Rise       ; SYNC   ;
+--------+--------------+----------------+-----------+-------+------------+--------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 8.884 ; 8.884 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 7.635 ; 7.635 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 8.884 ; 8.884 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 7.305 ; 7.305 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 8.823 ; 8.823 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 8.495 ; 8.495 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 7.298 ; 7.298 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 6.657 ; 6.657 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 7.301 ; 7.301 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 7.298 ; 7.298 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 7.635 ; 7.635 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 8.884 ; 8.884 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 7.305 ; 7.305 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 8.823 ; 8.823 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 8.495 ; 8.495 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 7.298 ; 7.298 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 6.657 ; 6.657 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 7.301 ; 7.301 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; 15.431 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; 7.500  ; 0.000                 ;
; SYNC  ; 37.223 ; 0.000                 ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.431 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2541_OTERM2605                                     ; Correlation_function:corr_long|f_output[19]_OTERM2469                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.580      ;
; 15.438 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2541_OTERM2573                                     ; Correlation_function:corr_long|f_output[19]_OTERM2469                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.573      ;
; 15.463 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~2_OTERM2539_OTERM2571                                     ; Correlation_function:corr_long|f_output[19]_OTERM2469                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.548      ;
; 15.466 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2541_OTERM2605                                     ; Correlation_function:corr_long|f_output[18]_OTERM2467                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.545      ;
; 15.473 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2541_OTERM2573                                     ; Correlation_function:corr_long|f_output[18]_OTERM2467                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.538      ;
; 15.477 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2541_OTERM2605                                     ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; -0.020     ; 4.535      ;
; 15.479 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~2_OTERM2539_OTERM2603                                     ; Correlation_function:corr_long|f_output[19]_OTERM2469                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.532      ;
; 15.484 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2541_OTERM2573                                     ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; -0.020     ; 4.528      ;
; 15.493 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM1027                   ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; -0.007     ; 4.532      ;
; 15.498 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~2_OTERM2539_OTERM2571                                     ; Correlation_function:corr_long|f_output[18]_OTERM2467                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.513      ;
; 15.503 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM995                    ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; -0.007     ; 4.522      ;
; 15.509 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~2_OTERM2539_OTERM2571                                     ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; -0.020     ; 4.503      ;
; 15.512 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2541_OTERM2605                                     ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; -0.020     ; 4.500      ;
; 15.514 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~2_OTERM2539_OTERM2603                                     ; Correlation_function:corr_long|f_output[18]_OTERM2467                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.497      ;
; 15.519 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2541_OTERM2573                                     ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; -0.020     ; 4.493      ;
; 15.525 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~2_OTERM2539_OTERM2603                                     ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; -0.020     ; 4.487      ;
; 15.528 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM1027                   ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; -0.007     ; 4.497      ;
; 15.538 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM995                    ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; -0.007     ; 4.487      ;
; 15.543 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM993                    ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; -0.007     ; 4.482      ;
; 15.544 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~2_OTERM2539_OTERM2571                                     ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; -0.020     ; 4.468      ;
; 15.553 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1249                   ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; -0.017     ; 4.462      ;
; 15.560 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1163 ; CLK          ; CLK         ; 20.000       ; -0.057     ; 4.415      ;
; 15.560 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~2_OTERM2539_OTERM2603                                     ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; -0.020     ; 4.452      ;
; 15.560 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1163 ; CLK          ; CLK         ; 20.000       ; -0.057     ; 4.415      ;
; 15.560 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1163 ; CLK          ; CLK         ; 20.000       ; -0.057     ; 4.415      ;
; 15.560 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1163 ; CLK          ; CLK         ; 20.000       ; -0.057     ; 4.415      ;
; 15.560 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1163 ; CLK          ; CLK         ; 20.000       ; -0.057     ; 4.415      ;
; 15.562 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM1025                   ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; -0.007     ; 4.463      ;
; 15.578 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM993                    ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; -0.007     ; 4.447      ;
; 15.584 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~4_OTERM2537_OTERM2601                                     ; Correlation_function:corr_long|f_output[19]_OTERM2469                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.427      ;
; 15.585 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1207  ; CLK          ; CLK         ; 20.000       ; -0.055     ; 4.392      ;
; 15.585 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1207  ; CLK          ; CLK         ; 20.000       ; -0.055     ; 4.392      ;
; 15.585 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1207  ; CLK          ; CLK         ; 20.000       ; -0.055     ; 4.392      ;
; 15.585 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1207  ; CLK          ; CLK         ; 20.000       ; -0.055     ; 4.392      ;
; 15.585 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1207  ; CLK          ; CLK         ; 20.000       ; -0.055     ; 4.392      ;
; 15.597 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1249                   ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; -0.017     ; 4.418      ;
; 15.597 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM1025                   ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; -0.007     ; 4.428      ;
; 15.599 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~4_OTERM2537_OTERM2569                                     ; Correlation_function:corr_long|f_output[19]_OTERM2469                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.412      ;
; 15.602 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~10_OTERM2531_OTERM2561                                    ; Correlation_function:corr_long|f_output[19]_OTERM2469                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.409      ;
; 15.603 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2541_OTERM2605                                     ; Correlation_function:corr_long|f_output[17]_OTERM2465                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.408      ;
; 15.606 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2541_OTERM2605                                     ; Correlation_function:corr_long|output_56[17]                                                         ; CLK          ; CLK         ; 20.000       ; -0.020     ; 4.406      ;
; 15.610 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2541_OTERM2573                                     ; Correlation_function:corr_long|f_output[17]_OTERM2465                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.401      ;
; 15.611 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1057                  ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; -0.024     ; 4.397      ;
; 15.613 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2541_OTERM2573                                     ; Correlation_function:corr_long|output_56[17]                                                         ; CLK          ; CLK         ; 20.000       ; -0.020     ; 4.399      ;
; 15.614 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM223_OTERM571_OTERM1283                   ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; -0.017     ; 4.401      ;
; 15.615 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~6_OTERM2535_OTERM2567                                     ; Correlation_function:corr_long|f_output[19]_OTERM2469                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.396      ;
; 15.619 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~4_OTERM2537_OTERM2601                                     ; Correlation_function:corr_long|f_output[18]_OTERM2467                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.392      ;
; 15.621 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM223_OTERM571_OTERM1251                   ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; -0.017     ; 4.394      ;
; 15.622 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM1027                   ; Correlation_function:corr_long|output_56[17]                                                         ; CLK          ; CLK         ; 20.000       ; -0.007     ; 4.403      ;
; 15.628 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM25_OTERM153_OTERM503_OTERM1219                  ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; -0.030     ; 4.374      ;
; 15.631 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~6_OTERM2535_OTERM2599                                     ; Correlation_function:corr_long|f_output[19]_OTERM2469                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.380      ;
; 15.632 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM995                    ; Correlation_function:corr_long|output_56[17]                                                         ; CLK          ; CLK         ; 20.000       ; -0.007     ; 4.393      ;
; 15.634 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~4_OTERM2537_OTERM2569                                     ; Correlation_function:corr_long|f_output[18]_OTERM2467                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.377      ;
; 15.635 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~2_OTERM2539_OTERM2571                                     ; Correlation_function:corr_long|f_output[17]_OTERM2465                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.376      ;
; 15.635 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM25_OTERM153_OTERM503_OTERM1187                  ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; -0.030     ; 4.367      ;
; 15.636 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM253_OTERM465_OTERM989                    ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; -0.007     ; 4.389      ;
; 15.637 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~10_OTERM2531_OTERM2561                                    ; Correlation_function:corr_long|f_output[18]_OTERM2467                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.374      ;
; 15.638 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2541_OTERM2605                                     ; Correlation_function:corr_long|f_output[16]_OTERM2463                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.373      ;
; 15.638 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~2_OTERM2539_OTERM2571                                     ; Correlation_function:corr_long|output_56[17]                                                         ; CLK          ; CLK         ; 20.000       ; -0.020     ; 4.374      ;
; 15.639 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1441                 ; Correlation_function:corr_long|f_output[19]_OTERM2469                                                ; CLK          ; CLK         ; 20.000       ; -0.010     ; 4.383      ;
; 15.641 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1191 ; CLK          ; CLK         ; 20.000       ; -0.057     ; 4.334      ;
; 15.641 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2541_OTERM2605                                     ; Correlation_function:corr_long|output_56[16]                                                         ; CLK          ; CLK         ; 20.000       ; -0.020     ; 4.371      ;
; 15.641 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1191 ; CLK          ; CLK         ; 20.000       ; -0.057     ; 4.334      ;
; 15.641 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1191 ; CLK          ; CLK         ; 20.000       ; -0.057     ; 4.334      ;
; 15.641 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1191 ; CLK          ; CLK         ; 20.000       ; -0.057     ; 4.334      ;
; 15.641 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1191 ; CLK          ; CLK         ; 20.000       ; -0.057     ; 4.334      ;
; 15.643 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1203  ; CLK          ; CLK         ; 20.000       ; -0.057     ; 4.332      ;
; 15.643 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1203  ; CLK          ; CLK         ; 20.000       ; -0.057     ; 4.332      ;
; 15.643 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1203  ; CLK          ; CLK         ; 20.000       ; -0.057     ; 4.332      ;
; 15.643 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1203  ; CLK          ; CLK         ; 20.000       ; -0.057     ; 4.332      ;
; 15.643 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1203  ; CLK          ; CLK         ; 20.000       ; -0.057     ; 4.332      ;
; 15.645 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2541_OTERM2573                                     ; Correlation_function:corr_long|f_output[16]_OTERM2463                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.366      ;
; 15.646 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1057                  ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; -0.024     ; 4.362      ;
; 15.648 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2541_OTERM2573                                     ; Correlation_function:corr_long|output_56[16]                                                         ; CLK          ; CLK         ; 20.000       ; -0.020     ; 4.364      ;
; 15.649 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1211  ; CLK          ; CLK         ; 20.000       ; -0.055     ; 4.328      ;
; 15.649 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1211  ; CLK          ; CLK         ; 20.000       ; -0.055     ; 4.328      ;
; 15.649 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1211  ; CLK          ; CLK         ; 20.000       ; -0.055     ; 4.328      ;
; 15.649 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1211  ; CLK          ; CLK         ; 20.000       ; -0.055     ; 4.328      ;
; 15.649 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1211  ; CLK          ; CLK         ; 20.000       ; -0.055     ; 4.328      ;
; 15.650 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~6_OTERM2535_OTERM2567                                     ; Correlation_function:corr_long|f_output[18]_OTERM2467                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.361      ;
; 15.651 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~2_OTERM2539_OTERM2603                                     ; Correlation_function:corr_long|f_output[17]_OTERM2465                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.360      ;
; 15.652 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~4_OTERM2537_OTERM2601                                     ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; -0.020     ; 4.360      ;
; 15.653 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~8_OTERM2533_OTERM2597                                     ; Correlation_function:corr_long|f_output[19]_OTERM2469                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.358      ;
; 15.653 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM25_OTERM153_OTERM527_OTERM1091                  ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; -0.024     ; 4.355      ;
; 15.654 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~2_OTERM2539_OTERM2603                                     ; Correlation_function:corr_long|output_56[17]                                                         ; CLK          ; CLK         ; 20.000       ; -0.020     ; 4.358      ;
; 15.655 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM223_OTERM571_OTERM1283                   ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; -0.017     ; 4.360      ;
; 15.657 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM1027                   ; Correlation_function:corr_long|output_56[16]                                                         ; CLK          ; CLK         ; 20.000       ; -0.007     ; 4.368      ;
; 15.657 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM223_OTERM571_OTERM1251                   ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; -0.017     ; 4.358      ;
; 15.659 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM27_OTERM155_OTERM505_OTERM1185                  ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; -0.030     ; 4.343      ;
; 15.662 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~8_OTERM2533_OTERM2565                                     ; Correlation_function:corr_long|f_output[19]_OTERM2469                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.349      ;
; 15.662 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1281                   ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; -0.017     ; 4.353      ;
; 15.663 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM25_OTERM153_OTERM503_OTERM1219                  ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; -0.030     ; 4.339      ;
; 15.664 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM25_OTERM153_OTERM527_OTERM1059                  ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; -0.024     ; 4.344      ;
; 15.665 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~4_OTERM2537_OTERM2569                                     ; Correlation_function:corr_long|output_56[19]                                                         ; CLK          ; CLK         ; 20.000       ; -0.020     ; 4.347      ;
; 15.666 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~6_OTERM2535_OTERM2599                                     ; Correlation_function:corr_long|f_output[18]_OTERM2467                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.345      ;
; 15.667 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM995                    ; Correlation_function:corr_long|output_56[16]                                                         ; CLK          ; CLK         ; 20.000       ; -0.007     ; 4.358      ;
; 15.670 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~2_OTERM2539_OTERM2571                                     ; Correlation_function:corr_long|f_output[16]_OTERM2463                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.341      ;
; 15.670 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM25_OTERM153_OTERM503_OTERM1187                  ; Correlation_function:corr_long|output_56[18]                                                         ; CLK          ; CLK         ; 20.000       ; -0.030     ; 4.332      ;
; 15.672 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM993                    ; Correlation_function:corr_long|output_56[17]                                                         ; CLK          ; CLK         ; 20.000       ; -0.007     ; 4.353      ;
; 15.673 ; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2541_OTERM2605                                     ; Correlation_function:corr_long|f_output[15]_OTERM2461                                                ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.338      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|data_counts[0]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                           ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_state.read_init_mem                                                                                                                                           ; ADC_Manager:ADC_Manager1|main_state.read_init_mem                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_state.waiting_bits                                                                                                                                            ; ADC_Manager:ADC_Manager1|main_state.waiting_bits                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Correlation_function:corr_long|f                                                                                                                                                            ; Correlation_function:corr_long|f                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[2]                                                                                                                                          ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[2]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|bit_polarity                                                                                                                                                       ; ADC_Manager:ADC_Manager1|bit_polarity                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[0]                                                                                                                                          ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[0]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                                                                                                                            ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                          ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.243 ; Clock_divider:clock_divider1|counter[15]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADC_Manager:ADC_Manager1|ram_counter[31]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[31]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.246 ; ADC_Manager:ADC_Manager1|data_buffer[0]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.251 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.403      ;
; 0.262 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.414      ;
; 0.329 ; ADC_Manager:ADC_Manager1|data_buffer[1]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.482      ;
; 0.334 ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.486      ;
; 0.355 ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; ADC_Manager:ADC_Manager1|ram_counter[16]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[16]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; Clock_divider:clock_divider1|counter[4]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; Clock_divider:clock_divider1|counter[7]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; Clock_divider:clock_divider1|counter[1]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[1]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; ADC_Manager:ADC_Manager1|ram_counter[17]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[17]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; Clock_divider:clock_divider1|counter[9]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Clock_divider:clock_divider1|counter[11]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|ram_counter[11]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|ram_counter[18]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[18]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|ram_counter[25]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[25]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|ram_counter[27]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[27]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; Clock_divider:clock_divider1|counter[13]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Clock_divider:clock_divider1|counter[14]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[13]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[14]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[15]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[20]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[20]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[23]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[23]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[29]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[29]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[30]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[30]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; ADC_Manager:ADC_Manager1|ram_counter[1]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[1]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.364 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; ADC_Manager:ADC_Manager1|ram_counter[2]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; ADC_Manager:ADC_Manager1|ram_counter[4]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[0] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[0] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; ADC_Manager:ADC_Manager1|ram_counter[7]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[1] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[1] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; ADC_Manager:ADC_Manager1|bit_polarity                                                                                                                                                       ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[1]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[3]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[3]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[6]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[6]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[10]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[10]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SYNC'                                           ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock ; Clock Edge ; Target ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; 37.223 ; 40.000       ; 2.777          ; Port Rate ; SYNC  ; Rise       ; SYNC   ;
+--------+--------------+----------------+-----------+-------+------------+--------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 3.985 ; 3.985 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 3.564 ; 3.564 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 3.985 ; 3.985 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 3.477 ; 3.477 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 3.948 ; 3.948 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 3.872 ; 3.872 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 3.477 ; 3.477 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 2.944 ; 2.944 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 3.456 ; 3.456 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 3.477 ; 3.477 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 3.564 ; 3.564 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 3.985 ; 3.985 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 3.477 ; 3.477 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 3.948 ; 3.948 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 3.872 ; 3.872 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 3.477 ; 3.477 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 2.944 ; 2.944 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 3.456 ; 3.456 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 5.347 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  CLK             ; 5.347 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  SYNC            ; N/A   ; N/A   ; N/A      ; N/A     ; 36.000              ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  SYNC            ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 8.884 ; 8.884 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 7.635 ; 7.635 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 8.884 ; 8.884 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 7.305 ; 7.305 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 8.823 ; 8.823 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 8.495 ; 8.495 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 7.298 ; 7.298 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 6.657 ; 6.657 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 7.301 ; 7.301 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 3.477 ; 3.477 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 3.564 ; 3.564 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 3.985 ; 3.985 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 3.477 ; 3.477 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 3.948 ; 3.948 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 3.872 ; 3.872 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 3.477 ; 3.477 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 2.944 ; 2.944 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 3.456 ; 3.456 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 5201838  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 5201838  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Feb 02 17:20:15 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332060): Node: Clock_divider:clock_divider1|clock_out was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 5.347
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.347         0.000 CLK 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 CLK 
    Info (332119):    36.000         0.000 SYNC 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: Clock_divider:clock_divider1|clock_out was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 15.431
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.431         0.000 CLK 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.500         0.000 CLK 
    Info (332119):    37.223         0.000 SYNC 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4573 megabytes
    Info: Processing ended: Thu Feb 02 17:20:17 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


