
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.70000000000000000000;
1.70000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_8_0";
mvm_20_20_8_0
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_8_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_8_0' with
	the parameters "20,20,8,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b8_g0 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b8_g0' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b8_g0' with
	the parameters "1,20,8,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b8_g0 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b8_g0' with
	the parameters "8,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b8_g0' with
	the parameters "16,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b8_g0' with
	the parameters "8,0". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b8_g0 line 29 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b8_SIZE20' with
	the parameters "8,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b8_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b8_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |   8   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE1' with
	the parameters "16,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 423 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b8_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b16_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b16_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b8_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b8_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b8_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k20_p20_b8_g0'
  Processing 'mvm_20_20_8_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b8_g0_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b8_g0_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b8_g0_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b8_g0_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b8_g0_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b8_g0_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b8_g0_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b8_g0_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b8_g0_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b8_g0_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b8_g0_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b8_g0_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b8_g0_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b8_g0_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b8_g0_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b8_g0_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b8_g0_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b8_g0_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b8_g0_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b8_g0_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_40_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Mapping 'mac_b8_g0_1_DW_mult_tc_0'
  Mapping 'mac_b8_g0_2_DW_mult_tc_0'
  Mapping 'mac_b8_g0_3_DW_mult_tc_0'
  Mapping 'mac_b8_g0_4_DW_mult_tc_0'
  Mapping 'mac_b8_g0_5_DW_mult_tc_0'
  Mapping 'mac_b8_g0_6_DW_mult_tc_0'
  Mapping 'mac_b8_g0_7_DW_mult_tc_0'
  Mapping 'mac_b8_g0_8_DW_mult_tc_0'
  Mapping 'mac_b8_g0_9_DW_mult_tc_0'
  Mapping 'mac_b8_g0_10_DW_mult_tc_0'
  Mapping 'mac_b8_g0_11_DW_mult_tc_0'
  Mapping 'mac_b8_g0_12_DW_mult_tc_0'
  Mapping 'mac_b8_g0_13_DW_mult_tc_0'
  Mapping 'mac_b8_g0_14_DW_mult_tc_0'
  Mapping 'mac_b8_g0_15_DW_mult_tc_0'
  Mapping 'mac_b8_g0_16_DW_mult_tc_0'
  Mapping 'mac_b8_g0_17_DW_mult_tc_0'
  Mapping 'mac_b8_g0_18_DW_mult_tc_0'
  Mapping 'mac_b8_g0_19_DW_mult_tc_0'
  Mapping 'mac_b8_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:16   87169.5      0.51      60.6     273.3                          
    0:00:16   87169.5      0.51      60.6     273.3                          
    0:00:17   87504.7      0.51      60.6     273.3                          
    0:00:17   87831.9      0.51      60.6     273.3                          
    0:00:23   88711.8      0.33      29.7     273.3                          
    0:00:23   88695.8      0.33      29.7     273.3                          
    0:00:23   88695.8      0.33      29.7     273.3                          
    0:00:23   88695.3      0.33      29.7     273.3                          
    0:00:24   88695.3      0.33      29.7     273.3                          
    0:00:32   71885.7      0.37      30.8       0.0                          
    0:00:33   71869.2      0.36      29.3       0.0                          
    0:00:35   71877.7      0.34      28.8       0.0                          
    0:00:36   71883.0      0.34      28.5       0.0                          
    0:00:37   71887.0      0.34      28.4       0.0                          
    0:00:38   71885.7      0.34      28.1       0.0                          
    0:00:38   71888.4      0.33      27.7       0.0                          
    0:00:38   71887.8      0.34      27.6       0.0                          
    0:00:39   71884.4      0.33      26.9       0.0                          
    0:00:39   71884.6      0.33      26.3       0.0                          
    0:00:39   71880.4      0.33      25.5       0.0                          
    0:00:40   71874.5      0.33      25.3       0.0                          
    0:00:40   71876.1      0.33      25.0       0.0                          
    0:00:40   71879.1      0.33      24.8       0.0                          
    0:00:40   71883.8      0.33      24.7       0.0                          
    0:00:40   71885.4      0.33      24.3       0.0                          
    0:00:41   71885.4      0.32      24.1       0.0                          
    0:00:41   71887.8      0.30      23.8       0.0                          
    0:00:41   71890.5      0.30      23.8       0.0                          
    0:00:41   71805.1      0.30      23.8       0.0                          
    0:00:41   71805.1      0.30      23.8       0.0                          
    0:00:42   71805.1      0.30      23.8       0.0                          
    0:00:42   71805.1      0.30      23.8       0.0                          
    0:00:42   71805.1      0.30      23.8       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:42   71805.1      0.30      23.8       0.0                          
    0:00:42   71819.5      0.28      23.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:42   71832.2      0.27      23.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:42   71849.5      0.26      23.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:42   71878.5      0.26      23.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:42   71897.9      0.25      22.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:42   71919.5      0.25      22.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:42   71943.7      0.24      21.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:42   71958.3      0.24      21.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:42   71969.0      0.24      20.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:42   71973.5      0.24      20.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:43   71997.7      0.23      20.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:43   72036.3      0.23      19.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:43   72054.6      0.23      19.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:43   72067.6      0.23      19.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:43   72079.6      0.22      18.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:43   72096.6      0.22      18.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:43   72113.7      0.22      18.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:43   72131.8      0.22      18.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:43   72158.6      0.21      17.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:43   72183.1      0.21      17.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:43   72203.8      0.21      17.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:43   72220.3      0.20      17.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:43   72248.5      0.20      16.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:43   72262.9      0.20      16.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:43   72277.0      0.20      16.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:44   72300.4      0.20      15.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:44   72329.1      0.20      15.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:44   72348.3      0.20      15.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:44   72368.2      0.19      15.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:44   72386.0      0.19      14.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:44   72402.8      0.19      14.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:44   72409.5      0.19      14.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:44   72424.9      0.19      14.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:44   72431.8      0.18      14.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:44   72447.0      0.18      14.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:44   72455.7      0.18      14.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:44   72470.4      0.18      14.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:44   72477.6      0.18      13.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:44   72482.1      0.18      13.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:44   72496.7      0.18      13.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:44   72504.4      0.18      13.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:44   72516.1      0.17      13.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:45   72526.0      0.17      13.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:45   72535.3      0.17      13.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:45   72546.2      0.17      13.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:45   72566.1      0.17      12.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:45   72577.8      0.17      12.6       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:45   72594.3      0.17      12.4       0.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:45   72606.0      0.17      12.2       0.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:45   72610.0      0.16      12.2       0.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:45   72636.6      0.16      11.8       0.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:45   72647.8      0.16      11.7       0.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:45   72655.0      0.16      11.5       0.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:45   72678.1      0.15      11.3       0.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:45   72686.9      0.15      11.3       0.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:45   72691.7      0.15      11.2       0.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:45   72706.0      0.15      11.0       0.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:45   72711.6      0.15      10.8       0.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:46   72716.4      0.15      10.8       0.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:46   72726.0      0.15      10.7       0.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:46   72736.4      0.15      10.4       0.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:46   72736.4      0.15      10.4       0.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:46   72746.7      0.15      10.3       0.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:46   72759.5      0.15      10.1       0.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:46   72772.3      0.14      10.0       0.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:46   72792.2      0.14       9.8       0.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:46   72809.8      0.14       9.6       0.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:46   72822.3      0.14       9.4       0.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:46   72836.9      0.13       9.2       0.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:46   72845.4      0.13       9.1       0.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:46   72857.1      0.13       9.0       0.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:46   72873.1      0.13       8.8       0.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:46   72875.0      0.13       8.7       0.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:46   72883.5      0.12       8.6       0.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:46   72894.9      0.12       8.5       0.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:47   72902.1      0.12       8.4       0.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   72907.4      0.12       8.3       0.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   72916.2      0.12       8.1       0.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   72927.9      0.12       7.9       0.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   72931.3      0.12       7.9       0.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:47   72940.4      0.12       7.9       0.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   72942.5      0.11       7.8       0.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   72948.4      0.11       7.8       0.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:47   72959.3      0.11       7.7       0.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   72975.8      0.11       7.6       0.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   72987.5      0.11       7.5       0.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   72994.7      0.11       7.4       0.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   73013.0      0.11       7.3       0.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   73021.3      0.11       7.3       0.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   73031.6      0.11       7.2       0.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:47   73036.7      0.11       7.1       0.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:48   73044.4      0.11       7.0       0.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:48   73059.6      0.10       6.8       0.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:48   73066.2      0.10       6.7       0.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:48   73080.3      0.10       6.6       0.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:48   73098.9      0.10       6.5       0.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:48   73105.6      0.10       6.4       0.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:48   73113.6      0.10       6.2       0.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:48   73118.9      0.10       6.2       0.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:48   73134.8      0.10       6.2       0.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:48   73139.4      0.10       6.1       0.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:48   73152.4      0.09       6.1       0.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:48   73156.9      0.09       6.0       0.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:48   73160.9      0.09       6.0       0.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:48   73179.0      0.09       5.8       0.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:48   73179.8      0.09       5.8       0.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:48   73181.9      0.09       5.7       0.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:48   73194.2      0.09       5.6       0.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:48   73197.3      0.09       5.6       0.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   73205.6      0.09       5.5       0.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   73218.9      0.09       5.4       0.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   73229.5      0.09       5.3       0.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   73235.1      0.09       5.3       0.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   73237.2      0.08       5.2       0.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   73239.9      0.08       5.2       0.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   73241.2      0.08       5.2       0.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:49   73253.7      0.08       5.1       0.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   73261.7      0.08       5.0       0.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   73273.7      0.08       4.9       0.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   73280.3      0.08       4.9       0.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   73289.6      0.08       4.8       0.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   73297.1      0.08       4.8       0.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   73306.4      0.08       4.8       0.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   73325.6      0.08       4.7      24.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   73330.3      0.08       4.6      24.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   73334.1      0.08       4.6      24.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   73338.9      0.08       4.5      24.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   73340.2      0.08       4.5      24.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:49   73349.5      0.07       4.4      24.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:50   73356.9      0.07       4.4      24.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:50   73361.5      0.07       4.3      24.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:50   73369.4      0.07       4.3      24.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:50   73374.8      0.07       4.2      24.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:50   73377.2      0.07       4.2      24.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:50   73379.3      0.07       4.2      24.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:50   73389.4      0.07       4.1      24.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:50   73393.1      0.07       4.1      24.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:50   73401.9      0.07       4.0      24.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:50   73413.6      0.07       3.9      24.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:50   73423.2      0.07       3.9      24.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:50   73429.8      0.07       3.8      24.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:50   73438.1      0.07       3.7      24.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:50   73446.9      0.07       3.7      24.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:50   73454.0      0.07       3.6      24.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:50   73467.3      0.07       3.5      24.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:50   73469.7      0.07       3.5      24.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   73476.9      0.06       3.4      24.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:51   73502.4      0.06       3.3      73.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   73509.4      0.06       3.3      73.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   73520.0      0.06       3.3      73.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   73526.7      0.06       3.3      73.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   73534.6      0.06       3.2      73.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   73537.3      0.06       3.1      73.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   73549.8      0.06       3.1      73.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   73557.2      0.06       3.0      73.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   73563.4      0.06       3.0      73.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   73570.8      0.06       2.9      73.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   73572.1      0.06       2.9      73.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   73586.0      0.06       2.8      97.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   73601.1      0.06       2.8     121.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   73604.9      0.06       2.7     121.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   73610.4      0.05       2.7     121.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:51   73613.6      0.05       2.7     121.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   73621.4      0.05       2.6     121.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   73623.7      0.05       2.6     121.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   73626.9      0.05       2.6     121.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   73637.0      0.05       2.5     121.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   73641.6      0.05       2.5     121.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   73642.6      0.05       2.5     121.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   73651.4      0.05       2.4     121.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   73644.5      0.05       2.4     121.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   73647.7      0.05       2.4     121.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   73656.2      0.05       2.4     121.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   73667.9      0.05       2.4     145.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   73669.5      0.05       2.3     145.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   73673.8      0.05       2.3     145.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   73673.0      0.05       2.3     145.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   73677.7      0.05       2.2     145.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   73683.3      0.05       2.2     145.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   73689.2      0.05       2.2     145.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   73689.7      0.05       2.2     145.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   73694.5      0.05       2.1     145.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:52   73703.8      0.04       2.1     145.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:53   73705.4      0.04       2.1     145.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:53   73707.0      0.04       2.1     145.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:53   73713.7      0.04       2.1     145.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:53   73718.7      0.04       2.0     145.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:53   73733.1      0.04       2.0     145.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:53   73741.3      0.04       1.9     145.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:53   73744.5      0.04       1.9     145.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:53   73751.7      0.04       1.8     145.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:53   73759.7      0.04       1.8     145.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:53   73766.9      0.04       1.8     145.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:53   73777.5      0.04       1.7     145.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:53   73786.3      0.04       1.7     145.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:53   73787.6      0.04       1.7     145.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:53   73790.8      0.04       1.6     145.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:53   73802.8      0.04       1.6     145.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:53   73803.3      0.04       1.6     145.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:53   73804.1      0.04       1.5     145.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:54   73808.1      0.04       1.5     145.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:54   73812.9      0.04       1.5     145.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:54   73815.8      0.04       1.5     145.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:54   73820.1      0.04       1.4     145.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:54   73826.2      0.04       1.4     145.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:54   73835.5      0.04       1.4     145.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:54   73835.5      0.04       1.4     145.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:54   73848.0      0.04       1.3     145.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:54   73851.2      0.04       1.3     145.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:54   73854.6      0.04       1.3     145.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:54   73859.7      0.03       1.2     145.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:54   73864.5      0.03       1.2     145.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:54   73881.0      0.03       1.2     145.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:54   73888.4      0.03       1.1     145.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:54   73889.7      0.03       1.1     145.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:54   73889.7      0.03       1.1     145.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:54   73900.9      0.03       1.1     145.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:55   73903.0      0.03       1.1     145.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:55   73906.2      0.03       1.0     145.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:55   73909.7      0.03       1.0     145.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:55   73913.7      0.03       1.0     145.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:55   73917.9      0.03       1.0     145.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:55   73919.8      0.03       1.0     145.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:55   73925.1      0.03       0.9     145.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:55   73932.8      0.03       0.9     145.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:55   73934.4      0.03       0.9     145.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:55   73939.8      0.03       0.9     145.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:55   73941.9      0.03       0.9     145.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:55   73948.5      0.03       0.8     145.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:55   73948.5      0.02       0.8     145.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:55   73952.0      0.02       0.8     145.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:55   73957.6      0.02       0.8     145.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:55   73961.3      0.02       0.8     145.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:55   73970.6      0.02       0.8     169.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:56   73978.6      0.02       0.8     169.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:56   73978.6      0.02       0.8     169.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:56   73981.0      0.02       0.7     169.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:56   73983.4      0.02       0.7     169.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:56   73991.4      0.02       0.7     169.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:56   73997.7      0.02       0.7     169.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:56   74003.1      0.02       0.7     169.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:56   74008.1      0.02       0.7     169.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:56   74012.1      0.02       0.7     169.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:56   74012.1      0.02       0.7     169.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:56   74012.1      0.02       0.6     169.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:56   74015.8      0.02       0.6     169.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:56   74022.2      0.02       0.6     169.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:56   74026.5      0.02       0.6     169.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:56   74031.8      0.02       0.6     169.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:56   74032.9      0.02       0.6     169.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:56   74035.0      0.02       0.6     169.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:57   74041.6      0.02       0.5     169.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:57   74044.3      0.02       0.5     169.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   74046.2      0.02       0.5     169.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   74050.1      0.02       0.5     169.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   74053.6      0.02       0.5     169.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:57   74059.2      0.02       0.5     169.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   74064.8      0.02       0.4     169.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   74069.8      0.02       0.4     169.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   74069.8      0.02       0.4     169.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   74071.2      0.01       0.4     169.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   74074.1      0.01       0.4     169.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   74076.2      0.01       0.4     169.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   74076.7      0.01       0.4     169.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:57   74082.9      0.01       0.4     169.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   74083.7      0.01       0.4     169.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   74086.1      0.01       0.3     169.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:57   74090.0      0.01       0.3     169.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:58   74094.0      0.01       0.3     169.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   74099.6      0.01       0.3     169.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   74102.8      0.01       0.3     169.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   74109.7      0.01       0.3     169.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   74110.5      0.01       0.3     169.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   74109.5      0.01       0.3     169.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   74122.5      0.01       0.3     169.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   74127.5      0.01       0.3     169.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   74131.8      0.01       0.2     169.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   74136.1      0.01       0.2     169.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   74138.5      0.01       0.2     169.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   74143.8      0.01       0.2     169.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   74148.8      0.01       0.2     169.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   74151.0      0.01       0.2     169.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   74151.8      0.01       0.2     169.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   74152.6      0.01       0.2     169.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   74154.9      0.01       0.2     169.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:58   74157.6      0.01       0.2     169.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:59   74161.1      0.01       0.2     169.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:59   74169.8      0.01       0.1     169.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:59   74173.6      0.01       0.1     169.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:59   74174.1      0.01       0.1     169.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:59   74175.2      0.01       0.1     169.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:59   74174.9      0.01       0.1     169.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:59   74174.9      0.01       0.1     169.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:59   74175.2      0.01       0.1     169.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:59   74175.7      0.01       0.1     169.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:59   74180.5      0.00       0.1     169.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:59   74188.2      0.00       0.1     169.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:59   74193.8      0.00       0.1     169.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:59   74196.7      0.00       0.1     169.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:59   74200.4      0.00       0.1     169.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:59   74210.0      0.00       0.1     169.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:59   74213.2      0.00       0.0     169.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:00:59   74218.5      0.00       0.0     169.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:00:59   74222.2      0.00       0.0     169.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:00   74222.0      0.00       0.0     169.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:00   74226.5      0.00       0.0     169.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:00   74233.4      0.00       0.0     169.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:00   74238.2      0.00       0.0     169.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:00   74241.4      0.00       0.0     169.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:00   74247.2      0.00       0.0     169.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:00   74249.6      0.00       0.0     169.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:00   74254.4      0.00       0.0     169.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:00   74255.8      0.00       0.0     169.7                          
    0:01:05   70686.0      0.00       0.0     169.7                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:05   70686.0      0.00       0.0     169.7                          
    0:01:05   70630.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:05   70630.7      0.00       0.0       0.0                          
    0:01:05   70630.7      0.00       0.0       0.0                          
    0:01:07   70421.6      0.03       0.3       0.0                          
    0:01:07   70407.0      0.03       0.3       0.0                          
    0:01:07   70403.3      0.03       0.3       0.0                          
    0:01:07   70401.7      0.03       0.3       0.0                          
    0:01:07   70400.1      0.03       0.3       0.0                          
    0:01:07   70400.1      0.03       0.3       0.0                          
    0:01:07   70401.4      0.03       0.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:07   70403.8      0.03       0.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:07   70405.1      0.03       0.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:08   70407.8      0.02       0.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:08   70409.1      0.02       0.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:08   70412.3      0.02       0.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:08   70414.2      0.02       0.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:08   70414.7      0.02       0.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:08   70416.6      0.02       0.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:08   70419.5      0.01       0.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:08   70420.6      0.01       0.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:08   70421.6      0.01       0.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:08   70423.2      0.01       0.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:08   70428.0      0.01       0.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:08   70436.8      0.01       0.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:08   70436.8      0.01       0.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:08   70442.7      0.01       0.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:08   70445.0      0.01       0.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:09   70445.8      0.01       0.0       0.0                          
    0:01:09   70340.2      0.02       0.2       0.0                          
    0:01:09   70339.4      0.02       0.2       0.0                          
    0:01:09   70339.4      0.02       0.2       0.0                          
    0:01:09   70339.4      0.02       0.2       0.0                          
    0:01:09   70339.4      0.02       0.2       0.0                          
    0:01:09   70339.4      0.02       0.2       0.0                          
    0:01:09   70339.4      0.02       0.2       0.0                          
    0:01:09   70344.8      0.01       0.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:10   70347.7      0.01       0.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:10   70349.6      0.01       0.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:10   70358.3      0.01       0.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:10   70364.7      0.00       0.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:10   70367.4      0.00       0.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:10   70368.4      0.00       0.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:10   70369.0      0.00       0.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:10   70374.3      0.00       0.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:10   70374.8      0.00       0.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:01:10   70378.8      0.00       0.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:10   70382.8      0.00       0.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:10   70383.6      0.00       0.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:10   70385.2      0.00       0.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:11   70354.9      0.00       0.0       0.0                          
    0:01:13   70222.9      0.00       0.0       0.0                          
    0:01:13   70070.5      0.00       0.0       0.0                          
    0:01:13   69917.3      0.00       0.0       0.0                          
    0:01:14   69798.4      0.00       0.0       0.0                          
    0:01:14   69786.4      0.00       0.0       0.0                          
    0:01:14   69778.7      0.00       0.0       0.0                          
    0:01:14   69773.1      0.00       0.0       0.0                          
    0:01:14   69767.0      0.00       0.0       0.0                          
    0:01:14   69762.2      0.00       0.0       0.0                          
    0:01:15   69732.7      0.00       0.0       0.0                          
    0:01:16   69726.3      0.00       0.0       0.0                          
    0:01:17   69723.1      0.00       0.0       0.0                          
    0:01:17   69708.2      0.01       0.1       0.0                          
    0:01:17   69708.2      0.01       0.1       0.0                          
    0:01:17   69708.2      0.01       0.1       0.0                          
    0:01:17   69708.2      0.01       0.1       0.0                          
    0:01:17   69708.2      0.01       0.1       0.0                          
    0:01:17   69708.2      0.01       0.1       0.0                          
    0:01:17   69716.2      0.01       0.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:17   69722.6      0.00       0.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][14]/D
    0:01:17   69722.9      0.00       0.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:17   69725.0      0.00       0.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:18   69725.8      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_8_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 8768 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_8_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 14:15:15 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_8_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           30
Number of nets:                            30
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              28838.124238
Buf/Inv area:                     1635.634007
Noncombinational area:           40887.656576
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 69725.780815
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_8_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 14:15:18 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_8_0          5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  28.0818 mW   (93%)
  Net Switching Power  =   2.2427 mW    (7%)
                         ---------
Total Dynamic Power    =  30.3245 mW  (100%)

Cell Leakage Power     =   1.4649 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.7215e+04          435.0361        6.9167e+05        2.8343e+04  (  89.16%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    865.8172        1.8077e+03        7.7323e+05        3.4467e+03  (  10.84%)
--------------------------------------------------------------------------------------------------
Total          2.8081e+04 uW     2.2427e+03 uW     1.4649e+06 nW     3.1790e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_8_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 14:15:18 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[19].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_8_0      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[19].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[19].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[19].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X2)
                                                          0.13       0.21 f
  path/genblk1[19].path/Mat_a_Mem/Mem/data_out[1] (memory_b8_SIZE20_LOGSIZE5_2)
                                                          0.00       0.21 f
  path/genblk1[19].path/Mat_a_Mem/data_out[1] (seqMemory_b8_SIZE20_2)
                                                          0.00       0.21 f
  path/genblk1[19].path/path/in0[1] (mac_b8_g0_1)         0.00       0.21 f
  path/genblk1[19].path/path/mult_21/a[1] (mac_b8_g0_1_DW_mult_tc_0)
                                                          0.00       0.21 f
  path/genblk1[19].path/path/mult_21/U288/ZN (INV_X1)     0.04       0.25 r
  path/genblk1[19].path/path/mult_21/U272/ZN (XNOR2_X1)
                                                          0.06       0.31 r
  path/genblk1[19].path/path/mult_21/U271/ZN (INV_X1)     0.04       0.35 f
  path/genblk1[19].path/path/mult_21/U287/ZN (NAND2_X1)
                                                          0.03       0.38 r
  path/genblk1[19].path/path/mult_21/U296/ZN (OAI22_X1)
                                                          0.03       0.41 f
  path/genblk1[19].path/path/mult_21/U219/Z (XOR2_X1)     0.07       0.49 f
  path/genblk1[19].path/path/mult_21/U13/CO (FA_X1)       0.10       0.58 f
  path/genblk1[19].path/path/mult_21/U248/ZN (NAND2_X1)
                                                          0.04       0.62 r
  path/genblk1[19].path/path/mult_21/U180/ZN (NAND3_X1)
                                                          0.04       0.66 f
  path/genblk1[19].path/path/mult_21/U222/ZN (NAND2_X1)
                                                          0.04       0.71 r
  path/genblk1[19].path/path/mult_21/U170/ZN (NAND3_X1)
                                                          0.04       0.74 f
  path/genblk1[19].path/path/mult_21/U229/ZN (NAND2_X1)
                                                          0.04       0.78 r
  path/genblk1[19].path/path/mult_21/U231/ZN (NAND3_X1)
                                                          0.04       0.82 f
  path/genblk1[19].path/path/mult_21/U235/ZN (NAND2_X1)
                                                          0.04       0.86 r
  path/genblk1[19].path/path/mult_21/U198/ZN (NAND3_X1)
                                                          0.04       0.90 f
  path/genblk1[19].path/path/mult_21/U208/ZN (NAND2_X1)
                                                          0.04       0.94 r
  path/genblk1[19].path/path/mult_21/U204/ZN (NAND3_X1)
                                                          0.04       0.98 f
  path/genblk1[19].path/path/mult_21/U214/ZN (NAND2_X1)
                                                          0.04       1.02 r
  path/genblk1[19].path/path/mult_21/U216/ZN (NAND3_X1)
                                                          0.04       1.06 f
  path/genblk1[19].path/path/mult_21/U195/ZN (NAND2_X1)
                                                          0.03       1.09 r
  path/genblk1[19].path/path/mult_21/U197/ZN (NAND3_X1)
                                                          0.05       1.13 f
  path/genblk1[19].path/path/mult_21/U252/Z (XOR2_X1)     0.08       1.22 f
  path/genblk1[19].path/path/mult_21/product[11] (mac_b8_g0_1_DW_mult_tc_0)
                                                          0.00       1.22 f
  path/genblk1[19].path/path/add_27/A[11] (mac_b8_g0_1_DW01_add_0)
                                                          0.00       1.22 f
  path/genblk1[19].path/path/add_27/U67/ZN (NAND2_X1)     0.05       1.26 r
  path/genblk1[19].path/path/add_27/U63/ZN (NAND3_X1)     0.04       1.30 f
  path/genblk1[19].path/path/add_27/U75/ZN (NAND2_X1)     0.03       1.33 r
  path/genblk1[19].path/path/add_27/U71/ZN (NAND3_X1)     0.04       1.37 f
  path/genblk1[19].path/path/add_27/U83/ZN (NAND2_X1)     0.04       1.41 r
  path/genblk1[19].path/path/add_27/U85/ZN (NAND3_X1)     0.04       1.45 f
  path/genblk1[19].path/path/add_27/U87/ZN (NAND2_X1)     0.03       1.47 r
  path/genblk1[19].path/path/add_27/U35/ZN (AND3_X1)      0.05       1.52 r
  path/genblk1[19].path/path/add_27/U39/ZN (XNOR2_X1)     0.06       1.58 r
  path/genblk1[19].path/path/add_27/SUM[15] (mac_b8_g0_1_DW01_add_0)
                                                          0.00       1.58 r
  path/genblk1[19].path/path/out[15] (mac_b8_g0_1)        0.00       1.58 r
  path/genblk1[19].path/genblk1.Vec_y_Mem/data_in[15] (seqMemory_b16_SIZE1_1)
                                                          0.00       1.58 r
  path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/data_in[15] (memory_b16_SIZE1_LOGSIZE1_1)
                                                          0.00       1.58 r
  path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/U53/ZN (INV_X1)
                                                          0.02       1.61 f
  path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/U54/ZN (OAI22_X1)
                                                          0.05       1.65 r
  path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D (DFF_X1)
                                                          0.01       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                   1.70       1.70
  clock network delay (ideal)                             0.00       1.70
  path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/CK (DFF_X1)
                                                          0.00       1.70 r
  library setup time                                     -0.04       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b8_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
