Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Mon Feb 23 01:07:11 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_design_analysis -file ./report/top_kernel_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                   Path #1                                                                                   |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                                                                      |
| Path Delay                | 5.711                                                                                                                                                                       |
| Logic Delay               | 4.155(73%)                                                                                                                                                                  |
| Net Delay                 | 1.556(27%)                                                                                                                                                                  |
| Clock Skew                | -0.049                                                                                                                                                                      |
| Slack                     | 4.231                                                                                                                                                                       |
| Clock Uncertainty         | 0.035                                                                                                                                                                       |
| Clock Pair Classification | Timed                                                                                                                                                                       |
| Clock Delay Group         | Same Clock                                                                                                                                                                  |
| Logic Levels              | 15                                                                                                                                                                          |
| Routes                    | 4                                                                                                                                                                           |
| Logical Path              | DSP_A_B_DATA/CLK-(1)-DSP_PREADD_DATA-DSP_MULTIPLIER-DSP_M_DATA-DSP_ALU-DSP_OUTPUT-DSP_ALU-DSP_OUTPUT-CARRY8-(1)-CARRY8-LUT2-(1)-CARRY8-CARRY8-LUT2-(1)-CARRY8-CARRY8-FDRE/D |
| Start Point Clock         | ap_clk                                                                                                                                                                      |
| End Point Clock           | ap_clk                                                                                                                                                                      |
| DSP Block                 | Seq                                                                                                                                                                         |
| RAM Registers             | None-None                                                                                                                                                                   |
| IO Crossings              | 0                                                                                                                                                                           |
| SLR Crossings             | 0                                                                                                                                                                           |
| PBlocks                   | 0                                                                                                                                                                           |
| High Fanout               | 1                                                                                                                                                                           |
| ASYNC REG                 | 0                                                                                                                                                                           |
| Dont Touch                | 0                                                                                                                                                                           |
| Mark Debug                | 0                                                                                                                                                                           |
| Start Point Pin Primitive | DSP_A_B_DATA/CLK                                                                                                                                                            |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                      |
| Start Point Pin           | DSP_A_B_DATA_INST/CLK                                                                                                                                                       |
| End Point Pin             | tmp_47_reg_943_reg[0]/D                                                                                                                                                     |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2447, 372)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+----+---+----+----+----+-----+-----+-----+-----+-----+----+
| End Point Clock | Requirement | 2 |  4 | 5 |  6 |  9 | 10 |  11 |  12 |  13 |  14 |  15 | 16 |
+-----------------+-------------+---+----+---+----+----+----+-----+-----+-----+-----+-----+----+
| ap_clk          | 10.000ns    | 7 | 29 | 5 | 11 | 14 | 89 | 142 | 125 | 151 | 178 | 215 | 34 |
+-----------------+-------------+---+----+---+----+----+----+-----+-----+-----+-----+-----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


