#define TMP117_RESOLUTION 0.78125F

#define TMP117_REG_TEMP_RESULT   (0x00U)
#define TMP117_REG_CONFIGURATION (0x01U)
#define TMP117_REG_THIGH_LIMIT   (0x02U)
#define TMP117_REG_TLOW_LIMIT    (0x03U)
#define TMP117_REG_EEPROM_UL     (0x04U)
#define TMP117_REG_EEPROM1       (0x05U)
#define TMP117_REG_EEPROM2       (0x06U)
#define TMP117_REG_TEMP_OFFSET   (0x07U)
#define TMP117_REG_EEPROM3       (0x08U)
#define TMP117_REG_DEVICE_ID     (0x0FU)

#define TMP117_MASK_RESET        (0x0002U)
#define TMP117_MASK_ID           (0x01FFU)
#define TMP117_MASK_OS           (0x0060U)
#define TMP117_MASK_MODE         (0x0C00U)
#define TMP117_MASK_CC           (0x0380U)

#define TMP117_VALUE_ID          (0x0117U)

#define TMP117_POS_OS            (5U)
#define TMP117_VALUE_OS_1        (0x00U << TMP117_POS_OS)
#define TMP117_VALUE_OS_8        (0x01U << TMP117_POS_OS)
#define TMP117_VALUE_OS_32       (0x02U << TMP117_POS_OS)
#define TMP117_VALUE_OS_64       (0x03U << TMP117_POS_OS)

#define TMP117_POS_CC            (7U)
#define TMP117_VALUE_CC_16_MS    (0x00U << TMP117_POS_CC)
#define TMP117_VALUE_CC_125_MS   (0x01U << TMP117_POS_CC)
#define TMP117_VALUE_CC_250_MS   (0x02U << TMP117_POS_CC)
#define TMP117_VALUE_CC_500_MS   (0x03U << TMP117_POS_CC)
#define TMP117_VALUE_CC_1000_MS  (0x04U << TMP117_POS_CC)
#define TMP117_VALUE_CC_4000_MS  (0x05U << TMP117_POS_CC)
#define TMP117_VALUE_CC_8000_MS  (0x06U << TMP117_POS_CC)
#define TMP117_VALUE_CC_16000_MS (0x07U << TMP117_POS_CC)

#define TMP117_POS_MODE          (10U)
#define TMP117_VALUE_MODE_SLEEP  (0x01U << TMP117_POS_MODE)
#define TMP117_VALUE_MODE_SINGLE (0x03U << TMP117_POS_MODE)
#define TMP117_VALUE_MODE_CONT   (0x00U << TMP117_POS_MODE)

#define TMP117_CFGR_DATA_READY   BIT(13)
#define TMP117_POS_DRDY          (13U)
#define TMP117_MASK_DRDY         (1U << TMP117_POS_DRDY)

#define TMP117_VALUE_TEMP_NA     (0x8000U)
#define TMP117_OS_1_TSAMPLE_MS   (16U)
#define TMP117_OS_8_TSAMPLE_MS   (125U)
#define TMP117_OS_32_TSAMPLE_MS  (500U)
#define TMP117_OS_64_TSAMPLE_MS  (1000U)

// POR reset 1.5 ms, soft reset 2 ms, margin.
#define TMP117_CC_RESET_DELAY_MS (4U)