Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sun Apr 14 16:23:57 2019
| Host             : Lenovo-PC running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.955        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.799        |
| Device Static (W)        | 0.156        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 62.4         |
| Junction Temperature (C) | 47.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.137 |        3 |       --- |             --- |
| Slice Logic              |     0.115 |    49370 |       --- |             --- |
|   LUT as Logic           |     0.098 |    15874 |     53200 |           29.84 |
|   Register               |     0.009 |    24492 |    106400 |           23.02 |
|   CARRY4                 |     0.004 |      680 |     13300 |            5.11 |
|   LUT as Distributed RAM |     0.002 |      966 |     17400 |            5.55 |
|   LUT as Shift Register  |     0.001 |      458 |     17400 |            2.63 |
|   F7/F8 Muxes            |    <0.001 |       74 |     53200 |            0.14 |
|   Others                 |     0.000 |     1337 |       --- |             --- |
| Signals                  |     0.171 |    34663 |       --- |             --- |
| Block RAM                |     0.112 |       73 |       140 |           52.14 |
| DSPs                     |     0.008 |        8 |       220 |            3.64 |
| PS7                      |     1.256 |        1 |       --- |             --- |
| Static Power             |     0.156 |          |           |                 |
| Total                    |     1.955 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.552 |       0.533 |      0.020 |
| Vccaux    |       1.800 |     0.016 |       0.000 |      0.016 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.016 |       0.010 |      0.006 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.680 |       0.647 |      0.033 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------+-----------------+
| Clock      | Domain                                                    | Constraint (ns) |
+------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |             5.0 |
+------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------+-----------+
| Name                                                                                      | Power (W) |
+-------------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                            |     1.799 |
|   system_i                                                                                |     1.799 |
|     axi_smc                                                                               |     0.083 |
|       inst                                                                                |     0.083 |
|         clk_map                                                                           |    <0.001 |
|           psr_aclk                                                                        |    <0.001 |
|             U0                                                                            |    <0.001 |
|               EXT_LPF                                                                     |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                 |    <0.001 |
|               SEQ                                                                         |    <0.001 |
|                 SEQ_COUNTER                                                               |    <0.001 |
|         m00_exit_pipeline                                                                 |     0.011 |
|           m00_exit                                                                        |     0.011 |
|             inst                                                                          |     0.011 |
|               ar_reg                                                                      |    <0.001 |
|               aw_reg                                                                      |     0.001 |
|               b_reg                                                                       |    <0.001 |
|               exit_inst                                                                   |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                 |    <0.001 |
|                   gen_srls[11].srl_nx1                                                    |    <0.001 |
|                   gen_srls[12].srl_nx1                                                    |    <0.001 |
|                   gen_srls[13].srl_nx1                                                    |    <0.001 |
|                   gen_srls[14].srl_nx1                                                    |    <0.001 |
|                   gen_srls[15].srl_nx1                                                    |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|                   gen_srls[4].srl_nx1                                                     |    <0.001 |
|                   gen_srls[5].srl_nx1                                                     |    <0.001 |
|                   gen_srls[8].srl_nx1                                                     |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                 |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|               r_reg                                                                       |     0.003 |
|               splitter_inst                                                               |     0.003 |
|                 gen_axi3.axi3_conv_inst                                                   |     0.003 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                     |     0.001 |
|                     USE_R_CHANNEL.cmd_queue                                               |    <0.001 |
|                       gen_srls[0].srl_nx1                                                 |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                                   |    <0.001 |
|                   USE_WRITE.write_addr_inst                                               |     0.001 |
|                     USE_BURSTS.cmd_queue                                                  |    <0.001 |
|                       gen_srls[0].srl_nx1                                                 |    <0.001 |
|                       gen_srls[1].srl_nx1                                                 |    <0.001 |
|                       gen_srls[2].srl_nx1                                                 |    <0.001 |
|                       gen_srls[3].srl_nx1                                                 |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                             |    <0.001 |
|                       gen_srls[0].srl_nx1                                                 |    <0.001 |
|                       gen_srls[1].srl_nx1                                                 |    <0.001 |
|                       gen_srls[2].srl_nx1                                                 |    <0.001 |
|                       gen_srls[3].srl_nx1                                                 |    <0.001 |
|                       gen_srls[4].srl_nx1                                                 |    <0.001 |
|                   USE_WRITE.write_data_inst                                               |    <0.001 |
|               w_reg                                                                       |     0.002 |
|         m00_nodes                                                                         |     0.023 |
|           m00_ar_node                                                                     |     0.001 |
|             inst                                                                          |     0.001 |
|               inst_mi_handler                                                             |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       xpm_memory_base_inst                                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                    |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter   |    <0.001 |
|           m00_aw_node                                                                     |     0.001 |
|             inst                                                                          |     0.001 |
|               inst_mi_handler                                                             |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       xpm_memory_base_inst                                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                    |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                    |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter   |    <0.001 |
|           m00_b_node                                                                      |     0.002 |
|             inst                                                                          |     0.002 |
|               inst_mi_handler                                                             |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       xpm_memory_base_inst                                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       xpm_memory_base_inst                                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           m00_r_node                                                                      |     0.010 |
|             inst                                                                          |     0.010 |
|               inst_mi_handler                                                             |     0.010 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                        |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       xpm_memory_base_inst                                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                  |     0.002 |
|                   inst_upsizer_target_pipeline                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |     0.007 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |     0.007 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |     0.002 |
|                       xpm_memory_base_inst                                                |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                          |     0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                        |     0.002 |
|                       xpm_memory_base_inst                                                |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           m00_w_node                                                                      |     0.008 |
|             inst                                                                          |     0.008 |
|               inst_mi_handler                                                             |     0.008 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                              |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |     0.007 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |     0.007 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |     0.002 |
|                       xpm_memory_base_inst                                                |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                        |     0.002 |
|                       xpm_memory_base_inst                                                |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_recv                                                      |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       xpm_memory_base_inst                                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|         s00_entry_pipeline                                                                |     0.014 |
|           s00_mmu                                                                         |     0.011 |
|             inst                                                                          |     0.011 |
|               ar_reg_stall                                                                |    <0.001 |
|               ar_sreg                                                                     |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                              |    <0.001 |
|               r_sreg                                                                      |     0.010 |
|           s00_si_converter                                                                |     0.002 |
|             inst                                                                          |     0.002 |
|               splitter_inst                                                               |     0.002 |
|                 ar_cmd_reg                                                                |     0.001 |
|                 gen_rsplitter.gen_rthread_loop[0].r_split_fifo                            |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|           s00_transaction_regulator                                                       |    <0.001 |
|             inst                                                                          |    <0.001 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                       |    <0.001 |
|         s00_nodes                                                                         |     0.012 |
|           s00_ar_node                                                                     |     0.002 |
|             inst                                                                          |     0.002 |
|               inst_mi_handler                                                             |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |     0.001 |
|                       xpm_memory_base_inst                                                |     0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s00_r_node                                                                      |     0.010 |
|             inst                                                                          |     0.010 |
|               inst_mi_handler                                                             |     0.010 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |     0.009 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |     0.009 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |     0.003 |
|                       xpm_memory_base_inst                                                |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_144_146                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                        |     0.003 |
|                       xpm_memory_base_inst                                                |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|         s01_entry_pipeline                                                                |     0.009 |
|           s01_mmu                                                                         |     0.005 |
|             inst                                                                          |     0.005 |
|               aw_reg_stall                                                                |    <0.001 |
|               aw_sreg                                                                     |    <0.001 |
|               b_sreg                                                                      |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                              |    <0.001 |
|               w_sreg                                                                      |     0.003 |
|           s01_si_converter                                                                |     0.004 |
|             inst                                                                          |     0.004 |
|               splitter_inst                                                               |     0.004 |
|                 aw_cmd_reg                                                                |     0.002 |
|                 gen_wsplitter.gen_wthread_loop[0].b_split_fifo                            |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|                 gen_wsplitter.w_split_fifo                                                |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                                     |    <0.001 |
|                 gen_wsplitter.wsplit_first_offset_fifo                                    |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                                     |    <0.001 |
|                   gen_srls[3].srl_nx1                                                     |    <0.001 |
|                   gen_srls[4].srl_nx1                                                     |    <0.001 |
|                   gen_srls[5].srl_nx1                                                     |    <0.001 |
|                   gen_srls[6].srl_nx1                                                     |    <0.001 |
|                 gen_wsplitter.wsplit_last_offset_fifo                                     |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                                     |    <0.001 |
|                   gen_srls[3].srl_nx1                                                     |    <0.001 |
|                   gen_srls[4].srl_nx1                                                     |    <0.001 |
|                   gen_srls[5].srl_nx1                                                     |    <0.001 |
|                   gen_srls[6].srl_nx1                                                     |    <0.001 |
|           s01_transaction_regulator                                                       |    <0.001 |
|             inst                                                                          |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                       |    <0.001 |
|         s01_nodes                                                                         |     0.009 |
|           s01_aw_node                                                                     |     0.002 |
|             inst                                                                          |     0.002 |
|               inst_mi_handler                                                             |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       xpm_memory_base_inst                                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s01_b_node                                                                      |     0.003 |
|             inst                                                                          |     0.003 |
|               inst_mi_handler                                                             |     0.002 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       xpm_memory_base_inst                                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s01_w_node                                                                      |     0.004 |
|             inst                                                                          |     0.004 |
|               inst_mi_handler                                                             |     0.004 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       xpm_memory_base_inst                                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |     0.002 |
|                       xpm_memory_base_inst                                                |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_150_151                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                        |     0.002 |
|                       xpm_memory_base_inst                                                |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_150_151                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|         switchboards                                                                      |     0.005 |
|           ar_switchboard                                                                  |    <0.001 |
|             inst                                                                          |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                  |    <0.001 |
|           aw_switchboard                                                                  |    <0.001 |
|             inst                                                                          |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                  |    <0.001 |
|           b_switchboard                                                                   |    <0.001 |
|             inst                                                                          |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                  |    <0.001 |
|           r_switchboard                                                                   |     0.002 |
|             inst                                                                          |     0.002 |
|               gen_mi[0].inst_opipe_payld                                                  |     0.002 |
|           w_switchboard                                                                   |     0.002 |
|             inst                                                                          |     0.002 |
|               gen_mi[0].inst_opipe_payld                                                  |     0.002 |
|     memory                                                                                |     0.450 |
|       axi_dma_0                                                                           |     0.024 |
|         U0                                                                                |     0.024 |
|           INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                  |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                       |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                            |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                          |    <0.001 |
|           INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                  |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                       |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                            |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                          |    <0.001 |
|           I_AXI_DMA_REG_MODULE                                                            |     0.002 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                 |     0.001 |
|             GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                        |    <0.001 |
|             GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                        |    <0.001 |
|           I_PRMRY_DATAMOVER                                                               |     0.020 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                             |     0.004 |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                            |    <0.001 |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                                 |    <0.001 |
|                 I_DATA_FIFO                                                               |    <0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                             |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                  |    <0.001 |
|                       xpm_fifo_base_inst                                                  |    <0.001 |
|                         gen_fwft.rdpp1_inst                                               |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                   |    <0.001 |
|                         rdp_inst                                                          |    <0.001 |
|                         rdpp1_inst                                                        |    <0.001 |
|                         rst_d1_inst                                                       |    <0.001 |
|                         wrp_inst                                                          |    <0.001 |
|                         wrpp1_inst                                                        |    <0.001 |
|                         xpm_fifo_rst_inst                                                 |    <0.001 |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                             |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                             |    <0.001 |
|                       DYNSHREG_F_I                                                        |    <0.001 |
|               I_ADDR_CNTL                                                                 |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                            |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                             |    <0.001 |
|                       DYNSHREG_F_I                                                        |    <0.001 |
|               I_CMD_STATUS                                                                |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                        |    <0.001 |
|                 I_CMD_FIFO                                                                |    <0.001 |
|               I_MSTR_PCC                                                                  |     0.001 |
|                 I_STRT_STRB_GEN                                                           |    <0.001 |
|               I_RD_DATA_CNTL                                                              |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                             |    <0.001 |
|                       DYNSHREG_F_I                                                        |    <0.001 |
|               I_RD_STATUS_CNTLR                                                           |    <0.001 |
|               I_RESET                                                                     |    <0.001 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                             |     0.016 |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                       |    <0.001 |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                         |     0.006 |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                     |     0.003 |
|                 I_DATA_FIFO                                                               |    <0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                             |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                  |    <0.001 |
|                       xpm_fifo_base_inst                                                  |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                   |    <0.001 |
|                         rdp_inst                                                          |    <0.001 |
|                         rdpp1_inst                                                        |    <0.001 |
|                         rst_d1_inst                                                       |    <0.001 |
|                         wrp_inst                                                          |    <0.001 |
|                         wrpp1_inst                                                        |    <0.001 |
|                         xpm_fifo_rst_inst                                                 |    <0.001 |
|                 I_XD_FIFO                                                                 |    <0.001 |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                         |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                  |    <0.001 |
|                       xpm_fifo_base_inst                                                  |    <0.001 |
|                         gen_fwft.rdpp1_inst                                               |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                       |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11                      |    <0.001 |
|                         rdp_inst                                                          |    <0.001 |
|                         rdpp1_inst                                                        |    <0.001 |
|                         rst_d1_inst                                                       |    <0.001 |
|                         wrp_inst                                                          |    <0.001 |
|                         wrpp1_inst                                                        |    <0.001 |
|                         xpm_fifo_rst_inst                                                 |    <0.001 |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                       |     0.002 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                      |     0.003 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                        |     0.002 |
|                   I_MSSAI_SKID_BUF                                                        |    <0.001 |
|                   I_TSTRB_FIFO                                                            |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                         DYNSHREG_F_I                                                      |    <0.001 |
|                   SLICE_INSERTION                                                         |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                           |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                             |    <0.001 |
|                       DYNSHREG_F_I                                                        |    <0.001 |
|               I_ADDR_CNTL                                                                 |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                            |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                             |    <0.001 |
|                       DYNSHREG_F_I                                                        |    <0.001 |
|               I_CMD_STATUS                                                                |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                        |    <0.001 |
|                 I_CMD_FIFO                                                                |    <0.001 |
|               I_RESET                                                                     |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                        |     0.003 |
|               I_WR_DATA_CNTL                                                              |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                             |    <0.001 |
|                       DYNSHREG_F_I                                                        |    <0.001 |
|                 GEN_INDET_BTT.I_STRT_STRB_GEN                                             |    <0.001 |
|               I_WR_STATUS_CNTLR                                                           |    <0.001 |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                           |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                             |    <0.001 |
|                       DYNSHREG_F_I                                                        |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                             |    <0.001 |
|                       DYNSHREG_F_I                                                        |    <0.001 |
|           I_RST_MODULE                                                                    |    <0.001 |
|             GEN_RESET_FOR_MM2S.RESET_I                                                    |    <0.001 |
|             GEN_RESET_FOR_S2MM.RESET_I                                                    |    <0.001 |
|             REG_HRD_RST                                                                   |    <0.001 |
|             REG_HRD_RST_OUT                                                               |    <0.001 |
|       mean_0                                                                              |     0.426 |
|         inst                                                                              |     0.426 |
|           img_buf_V_U                                                                     |     0.143 |
|             mean_img_buf_V_ram_U                                                          |     0.143 |
|           mean_fadd_32ns_32bkb_U1                                                         |     0.016 |
|             mean_ap_fadd_7_full_dsp_32_u                                                  |     0.009 |
|               U0                                                                          |     0.009 |
|                 i_synth                                                                   |     0.009 |
|                   ADDSUB_OP.ADDSUB                                                        |     0.009 |
|                     SPEED_OP.DSP.OP                                                       |     0.009 |
|                       A_IP_DELAY                                                          |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       B_IP_DELAY                                                          |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                                              |     0.002 |
|                         CIN_DELAY                                                         |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         DSP2                                                              |    <0.001 |
|                         LEAD16_DELAY                                                      |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         LRG_DELAY                                                         |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         SUB_ADD_IP_DELAY                                                  |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         SUM_DELAY                                                         |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         SUM_LSBS_DELAY                                                    |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         VALID_DELAY                                                       |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         VALID_LRG_DELAY                                                   |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         ZERO_14_DET.CARRY_MUX                                             |     0.000 |
|                         ZERO_14_DET.ZERO_DET                                              |    <0.001 |
|                           CARRY_ZERO_DET                                                  |    <0.001 |
|                         Z_14_LZD_DELAY                                                    |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                       DSP48E1_BODY.EXP                                                    |     0.003 |
|                         A_EXP_DELAY                                                       |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         A_SIGN_DELAY                                                      |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         BMA_EXP_DELAY                                                     |     0.001 |
|                           i_pipe                                                          |     0.001 |
|                         B_EXP_DELAY                                                       |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         CANCELLATION_DELAY                                                |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         COND_DET_A                                                        |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                     |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                    |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                    |    <0.001 |
|                             CARRY_ZERO_DET                                                |    <0.001 |
|                         COND_DET_B                                                        |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                     |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                    |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                    |    <0.001 |
|                             CARRY_ZERO_DET                                                |    <0.001 |
|                         DET_SIGN_DELAY                                                    |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                                             |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                                                |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.SIGDELAY                                |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         NUMB_CMP                                                          |    <0.001 |
|                           NOT_FAST.CMP                                                    |    <0.001 |
|                             C_CHAIN                                                       |    <0.001 |
|                         STATE_DELAY                                                       |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         SUB_DELAY                                                         |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                                         |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                                               |     0.002 |
|                         FULL_USAGE_DSP.LOD                                                |    <0.001 |
|                           DIST_DELAY                                                      |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                           SHIFT_DELAY                                                     |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                                         |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY                                    |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                                          |     0.001 |
|                       OP                                                                  |    <0.001 |
|           mean_fadd_32ns_32bkb_U2                                                         |     0.021 |
|             mean_ap_fadd_7_full_dsp_32_u                                                  |     0.010 |
|               U0                                                                          |     0.010 |
|                 i_synth                                                                   |     0.010 |
|                   ADDSUB_OP.ADDSUB                                                        |     0.010 |
|                     SPEED_OP.DSP.OP                                                       |     0.010 |
|                       A_IP_DELAY                                                          |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       B_IP_DELAY                                                          |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                                              |     0.003 |
|                         CIN_DELAY                                                         |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         DSP2                                                              |    <0.001 |
|                         LEAD16_DELAY                                                      |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         LRG_DELAY                                                         |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         SUB_ADD_IP_DELAY                                                  |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         SUM_DELAY                                                         |     0.001 |
|                           i_pipe                                                          |     0.001 |
|                         SUM_LSBS_DELAY                                                    |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         VALID_DELAY                                                       |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         VALID_LRG_DELAY                                                   |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         ZERO_14_DET.CARRY_MUX                                             |     0.000 |
|                         ZERO_14_DET.ZERO_DET                                              |    <0.001 |
|                           CARRY_ZERO_DET                                                  |    <0.001 |
|                         Z_14_LZD_DELAY                                                    |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                       DSP48E1_BODY.EXP                                                    |     0.004 |
|                         A_EXP_DELAY                                                       |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         A_SIGN_DELAY                                                      |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         BMA_EXP_DELAY                                                     |     0.001 |
|                           i_pipe                                                          |     0.001 |
|                         B_EXP_DELAY                                                       |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         B_SIGN_DELAY                                                      |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         CANCELLATION_DELAY                                                |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         COND_DET_A                                                        |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                     |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                    |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                    |    <0.001 |
|                             CARRY_ZERO_DET                                                |    <0.001 |
|                         COND_DET_B                                                        |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                     |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                    |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                    |    <0.001 |
|                             CARRY_ZERO_DET                                                |    <0.001 |
|                         DET_SIGN_DELAY                                                    |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                                             |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                                                |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.SIGDELAY                                |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         NUMB_CMP                                                          |    <0.001 |
|                           NOT_FAST.CMP                                                    |    <0.001 |
|                             C_CHAIN                                                       |    <0.001 |
|                         STATE_DELAY                                                       |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         SUB_DELAY                                                         |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                                         |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                                               |     0.002 |
|                         FULL_USAGE_DSP.LOD                                                |    <0.001 |
|                           DIST_DELAY                                                      |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                           SHIFT_DELAY                                                     |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                                         |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY                                    |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                                          |     0.002 |
|                       OP                                                                  |    <0.001 |
|           mean_fadd_32ns_32bkb_U3                                                         |     0.017 |
|             mean_ap_fadd_7_full_dsp_32_u                                                  |     0.010 |
|               U0                                                                          |     0.010 |
|                 i_synth                                                                   |     0.010 |
|                   ADDSUB_OP.ADDSUB                                                        |     0.010 |
|                     SPEED_OP.DSP.OP                                                       |     0.010 |
|                       A_IP_DELAY                                                          |     0.001 |
|                         i_pipe                                                            |     0.001 |
|                       B_IP_DELAY                                                          |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                                              |     0.002 |
|                         CIN_DELAY                                                         |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         DSP2                                                              |    <0.001 |
|                         LEAD16_DELAY                                                      |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         LRG_DELAY                                                         |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         SUB_ADD_IP_DELAY                                                  |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         SUM_DELAY                                                         |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         SUM_LSBS_DELAY                                                    |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         VALID_DELAY                                                       |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         VALID_LRG_DELAY                                                   |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         ZERO_14_DET.CARRY_MUX                                             |     0.000 |
|                         ZERO_14_DET.ZERO_DET                                              |    <0.001 |
|                           CARRY_ZERO_DET                                                  |    <0.001 |
|                         Z_14_LZD_DELAY                                                    |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                       DSP48E1_BODY.EXP                                                    |     0.004 |
|                         A_EXP_DELAY                                                       |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         A_SIGN_DELAY                                                      |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         BMA_EXP_DELAY                                                     |     0.001 |
|                           i_pipe                                                          |     0.001 |
|                         B_EXP_DELAY                                                       |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         CANCELLATION_DELAY                                                |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         COND_DET_A                                                        |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                     |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                    |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                    |    <0.001 |
|                             CARRY_ZERO_DET                                                |    <0.001 |
|                         COND_DET_B                                                        |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                     |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                    |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                    |    <0.001 |
|                             CARRY_ZERO_DET                                                |    <0.001 |
|                         DET_SIGN_DELAY                                                    |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                                             |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                                                |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.SIGDELAY                                |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         NUMB_CMP                                                          |    <0.001 |
|                           NOT_FAST.CMP                                                    |    <0.001 |
|                             C_CHAIN                                                       |    <0.001 |
|                         STATE_DELAY                                                       |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         SUB_DELAY                                                         |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                                         |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                                               |     0.002 |
|                         FULL_USAGE_DSP.LOD                                                |    <0.001 |
|                           DIST_DELAY                                                      |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                           SHIFT_DELAY                                                     |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                                         |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY                                    |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                                          |     0.002 |
|                       OP                                                                  |    <0.001 |
|           mean_fadd_32ns_32bkb_U4                                                         |     0.021 |
|             mean_ap_fadd_7_full_dsp_32_u                                                  |     0.010 |
|               U0                                                                          |     0.010 |
|                 i_synth                                                                   |     0.010 |
|                   ADDSUB_OP.ADDSUB                                                        |     0.010 |
|                     SPEED_OP.DSP.OP                                                       |     0.010 |
|                       A_IP_DELAY                                                          |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       B_IP_DELAY                                                          |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                                              |     0.003 |
|                         CIN_DELAY                                                         |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         DSP2                                                              |    <0.001 |
|                         LEAD16_DELAY                                                      |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         LRG_DELAY                                                         |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         SUB_ADD_IP_DELAY                                                  |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         SUM_DELAY                                                         |     0.001 |
|                           i_pipe                                                          |     0.001 |
|                         SUM_LSBS_DELAY                                                    |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         VALID_DELAY                                                       |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         VALID_LRG_DELAY                                                   |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         ZERO_14_DET.CARRY_MUX                                             |     0.000 |
|                         ZERO_14_DET.ZERO_DET                                              |    <0.001 |
|                           CARRY_ZERO_DET                                                  |    <0.001 |
|                         Z_14_LZD_DELAY                                                    |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                       DSP48E1_BODY.EXP                                                    |     0.004 |
|                         A_EXP_DELAY                                                       |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         A_SIGN_DELAY                                                      |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         BMA_EXP_DELAY                                                     |     0.001 |
|                           i_pipe                                                          |     0.001 |
|                         B_EXP_DELAY                                                       |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         CANCELLATION_DELAY                                                |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         COND_DET_A                                                        |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                     |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                    |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                    |    <0.001 |
|                             CARRY_ZERO_DET                                                |    <0.001 |
|                         COND_DET_B                                                        |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                     |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                    |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                    |    <0.001 |
|                             CARRY_ZERO_DET                                                |    <0.001 |
|                         DET_SIGN_DELAY                                                    |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                                             |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                                                |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.SIGDELAY                                |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         NUMB_CMP                                                          |    <0.001 |
|                           NOT_FAST.CMP                                                    |    <0.001 |
|                             C_CHAIN                                                       |    <0.001 |
|                         STATE_DELAY                                                       |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         SUB_DELAY                                                         |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                                         |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                                               |     0.002 |
|                         FULL_USAGE_DSP.LOD                                                |    <0.001 |
|                           DIST_DELAY                                                      |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                           SHIFT_DELAY                                                     |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                                         |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY                                    |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                                          |     0.002 |
|                       OP                                                                  |    <0.001 |
|           mean_fdiv_32ns_32cud_U5                                                         |     0.050 |
|             mean_ap_fdiv_28_no_dsp_32_u                                                   |     0.047 |
|               U0                                                                          |     0.047 |
|                 i_synth                                                                   |     0.047 |
|                   DIV_OP.SPD.OP                                                           |     0.047 |
|                     EXP                                                                   |     0.002 |
|                       COND_DET_A                                                          |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                       |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                      |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         MANT_LUTS.CHUNK_IS_ZERO_DEL                                       |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                       COND_DET_B                                                          |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                       |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                      |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                         MANT_LUTS.CHUNK_IS_ZERO_DEL                                       |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                       EXP_PRE_RND_DEL                                                     |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       EXP_SIG_DEL                                                         |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       FLOW_DEC_DEL                                                        |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       FLOW_UP_DEL                                                         |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       IP_SIGN_DELAY                                                       |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       PROD_DELAY                                                          |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       SIGN_UP_DELAY                                                       |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       SIG_DELAY                                                           |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       STATE_DEC_DELAY                                                     |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       STATE_DELAY                                                         |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       STATE_UP_DELAY                                                      |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                     MANT_DIV                                                              |     0.043 |
|                       RT[0].ADDSUB                                                        |    <0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[0].MANT_DEL                                                      |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[10].ADDSUB                                                       |     0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[10].MANT_DEL                                                     |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[11].ADDSUB                                                       |     0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[11].MANT_DEL                                                     |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[12].ADDSUB                                                       |     0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[12].MANT_DEL                                                     |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[13].ADDSUB                                                       |     0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[13].MANT_DEL                                                     |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[14].ADDSUB                                                       |     0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[14].MANT_DEL                                                     |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[15].ADDSUB                                                       |     0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[15].MANT_DEL                                                     |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[16].ADDSUB                                                       |     0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[16].MANT_DEL                                                     |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[17].ADDSUB                                                       |     0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[17].MANT_DEL                                                     |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[18].ADDSUB                                                       |     0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[18].MANT_DEL                                                     |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[19].ADDSUB                                                       |     0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[19].MANT_DEL                                                     |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[1].ADDSUB                                                        |     0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[1].MANT_DEL                                                      |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[1].Q_DEL                                                         |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[20].ADDSUB                                                       |     0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[20].MANT_DEL                                                     |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[21].ADDSUB                                                       |     0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[21].MANT_DEL                                                     |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[22].ADDSUB                                                       |     0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[22].MANT_DEL                                                     |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[23].ADDSUB                                                       |     0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[23].MANT_DEL                                                     |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[24].ADDSUB                                                       |     0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[24].MANT_DEL                                                     |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[24].Q_DEL                                                        |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[25].ADDSUB                                                       |    <0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[25].Q_DEL                                                        |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[2].ADDSUB                                                        |     0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[2].MANT_DEL                                                      |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[2].Q_DEL                                                         |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[3].ADDSUB                                                        |     0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[3].MANT_DEL                                                      |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[4].ADDSUB                                                        |     0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[4].MANT_DEL                                                      |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[5].ADDSUB                                                        |     0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[5].MANT_DEL                                                      |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[6].ADDSUB                                                        |     0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[6].MANT_DEL                                                      |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[7].ADDSUB                                                        |     0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[7].MANT_DEL                                                      |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[8].ADDSUB                                                        |     0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[8].MANT_DEL                                                      |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       RT[9].ADDSUB                                                        |     0.001 |
|                         ADDSUB                                                            |    <0.001 |
|                           Q_DEL                                                           |    <0.001 |
|                             i_pipe                                                        |    <0.001 |
|                       RT[9].MANT_DEL                                                      |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                     OP                                                                    |    <0.001 |
|                     ROUND                                                                 |     0.001 |
|                       EXP_ADD.ADD                                                         |    <0.001 |
|                       EXP_IN_DELAY.EXP_IN_DEL                                             |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       EXP_IN_DELAY.EXP_OFF_OP_DEL                                         |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       LOGIC.RND1                                                          |    <0.001 |
|                         Q_DEL                                                             |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                       LOGIC.RND2                                                          |    <0.001 |
|                         Q_DEL                                                             |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                       RND_BIT_GEN                                                         |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                               |    <0.001 |
|           mean_shl_55ns_32neOg_U8                                                         |    <0.001 |
|           mean_sitofp_32ns_dEe_U6                                                         |     0.005 |
|             mean_ap_sitofp_6_no_dsp_32_u                                                  |     0.002 |
|               U0                                                                          |     0.002 |
|                 i_synth                                                                   |     0.002 |
|                   FIX_TO_FLT_OP.SPD.OP                                                    |     0.002 |
|                     EXP                                                                   |    <0.001 |
|                       EXP_MOD_DEL                                                         |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       ZERO_DELAY                                                          |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                     FIXED_DATA_SIGNED.M_ABS                                               |    <0.001 |
|                       Q_DEL                                                               |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                     LZE                                                                   |    <0.001 |
|                       ENCODE[0].DIST_DEL                                                  |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       ENCODE[0].MUX_0                                                     |    <0.001 |
|                         OP_DEL                                                            |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                       ENCODE[0].MUX_Z                                                     |    <0.001 |
|                         OP_DEL                                                            |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                       ENCODE[1].DIST_DEL                                                  |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       ENCODE[1].MUX_0                                                     |    <0.001 |
|                         OP_DEL                                                            |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                       ZERO_DET_CC_1                                                       |    <0.001 |
|                       ZERO_DET_CC_2.CC                                                    |    <0.001 |
|                     NEED_Z_DET.Z_DET                                                      |    <0.001 |
|                       ENCODE[0].DIST_OVER_DEL                                             |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       ENCODE[0].Z_DET_DEL                                                 |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       ENCODE[1].Z_DET_DEL                                                 |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       Z_C_DEL                                                             |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                     NORM_SHIFT                                                            |    <0.001 |
|                       MUX_LOOP[0].DEL_SHIFT                                               |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                                               |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                     OP                                                                    |    <0.001 |
|                     ROUND                                                                 |    <0.001 |
|                       LOGIC.RND1                                                          |    <0.001 |
|                         Q_DEL                                                             |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                       LOGIC.RND2                                                          |    <0.001 |
|                         Q_DEL                                                             |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                       RND_BIT_GEN                                                         |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                               |    <0.001 |
|                     Z_C_DEL                                                               |    <0.001 |
|                       i_pipe                                                              |    <0.001 |
|           mean_sitofp_32ns_dEe_U7                                                         |     0.005 |
|             mean_ap_sitofp_6_no_dsp_32_u                                                  |     0.002 |
|               U0                                                                          |     0.002 |
|                 i_synth                                                                   |     0.002 |
|                   FIX_TO_FLT_OP.SPD.OP                                                    |     0.002 |
|                     EXP                                                                   |    <0.001 |
|                       EXP_MOD_DEL                                                         |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       ZERO_DELAY                                                          |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                     FIXED_DATA_SIGNED.M_ABS                                               |    <0.001 |
|                       Q_DEL                                                               |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                     LZE                                                                   |    <0.001 |
|                       ENCODE[0].DIST_DEL                                                  |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       ENCODE[0].MUX_0                                                     |    <0.001 |
|                         OP_DEL                                                            |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                       ENCODE[0].MUX_Z                                                     |    <0.001 |
|                         OP_DEL                                                            |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                       ENCODE[1].DIST_DEL                                                  |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       ENCODE[1].MUX_0                                                     |    <0.001 |
|                         OP_DEL                                                            |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                       ZERO_DET_CC_1                                                       |    <0.001 |
|                       ZERO_DET_CC_2.CC                                                    |    <0.001 |
|                     NEED_Z_DET.Z_DET                                                      |    <0.001 |
|                       ENCODE[0].DIST_OVER_DEL                                             |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       ENCODE[0].Z_DET_DEL                                                 |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       ENCODE[1].Z_DET_DEL                                                 |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       Z_C_DEL                                                             |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                     NORM_SHIFT                                                            |    <0.001 |
|                       MUX_LOOP[0].DEL_SHIFT                                               |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                                               |    <0.001 |
|                         i_pipe                                                            |    <0.001 |
|                     OP                                                                    |    <0.001 |
|                     ROUND                                                                 |    <0.001 |
|                       LOGIC.RND1                                                          |    <0.001 |
|                         Q_DEL                                                             |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                       LOGIC.RND2                                                          |    <0.001 |
|                         Q_DEL                                                             |    <0.001 |
|                           i_pipe                                                          |    <0.001 |
|                       RND_BIT_GEN                                                         |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                               |    <0.001 |
|                     Z_C_DEL                                                               |    <0.001 |
|                       i_pipe                                                              |    <0.001 |
|     processing_system7_0                                                                  |     1.258 |
|       inst                                                                                |     1.258 |
|     ps7_0_axi_periph                                                                      |     0.008 |
|       s00_couplers                                                                        |     0.008 |
|         auto_pc                                                                           |     0.008 |
|           inst                                                                            |     0.008 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                          |     0.008 |
|               RD.ar_channel_0                                                             |     0.002 |
|                 ar_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |     0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               RD.r_channel_0                                                              |     0.002 |
|                 rd_data_fifo_0                                                            |     0.001 |
|                 transaction_fifo_0                                                        |    <0.001 |
|               SI_REG                                                                      |     0.002 |
|                 ar.ar_pipe                                                                |    <0.001 |
|                 aw.aw_pipe                                                                |    <0.001 |
|                 b.b_pipe                                                                  |    <0.001 |
|                 r.r_pipe                                                                  |    <0.001 |
|               WR.aw_channel_0                                                             |     0.002 |
|                 aw_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |     0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               WR.b_channel_0                                                              |    <0.001 |
|                 bid_fifo_0                                                                |    <0.001 |
|                 bresp_fifo_0                                                              |    <0.001 |
|     rst_ps7_0_50M                                                                         |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         EXT_LPF                                                                           |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                       |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                       |    <0.001 |
|         SEQ                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                     |    <0.001 |
+-------------------------------------------------------------------------------------------+-----------+


