WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2550152 heartbeat IPC: 3.92134 cumulative IPC: 3.92134 (Simulation time: 0 hr 0 min 22 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2550153 cumulative IPC: 3.92134 (Simulation time: 0 hr 0 min 22 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2550153 (Simulation time: 0 hr 0 min 22 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 7373554 heartbeat IPC: 2.07323 cumulative IPC: 2.07323 (Simulation time: 0 hr 1 min 3 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 12170274 heartbeat IPC: 2.08476 cumulative IPC: 2.07898 (Simulation time: 0 hr 1 min 44 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 16956462 heartbeat IPC: 2.08935 cumulative IPC: 2.08243 (Simulation time: 0 hr 2 min 24 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 21770469 heartbeat IPC: 2.07728 cumulative IPC: 2.08114 (Simulation time: 0 hr 3 min 4 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 29223129 heartbeat IPC: 1.34181 cumulative IPC: 1.87456 (Simulation time: 0 hr 3 min 56 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 26672977 cumulative IPC: 1.87456 (Simulation time: 0 hr 3 min 56 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 26672977 (Simulation time: 0 hr 3 min 56 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/607.cactuBSSN_s-2421B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.87456 instructions: 50000004 cycles: 26672977
CPU 0 Branch Prediction Accuracy: 91.6321% MPKI: 0.6887 Average ROB Occupancy at Mispredict: 107.414
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00124
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 0.35788
BRANCH_DIRECT_CALL: 0.01318
BRANCH_INDIRECT_CALL: 6e-05
BRANCH_RETURN: 0.3147

LLC TOTAL       ACCESS:    3628055  HIT:    3450063  MISS:     177992
LLC LOAD         ACCESS:    3102416  HIT:    2951584  MISS:     150832
LLC RFO          ACCESS:     264669  HIT:     239996  MISS:      24673
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     256477  HIT:     256472  MISS:          5
LLC TRANSLATION  ACCESS:       4493  HIT:       2011  MISS:       2482
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 708.315 cycles
cpu0_DTLB TOTAL       ACCESS:   16989023  HIT:   13324316  MISS:    3664707
cpu0_DTLB LOAD         ACCESS:   16989023  HIT:   13324316  MISS:    3664707
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.72456 cycles
cpu0_ITLB TOTAL       ACCESS:    6048949  HIT:    6048831  MISS:        118
cpu0_ITLB LOAD         ACCESS:    6048949  HIT:    6048831  MISS:        118
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 205.678 cycles
cpu0_L1D TOTAL       ACCESS:   28750548  HIT:   14934944  MISS:   13815604
cpu0_L1D LOAD         ACCESS:   23347306  HIT:   11032066  MISS:   12315240
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5363359  HIT:    3902758  MISS:    1460601
cpu0_L1D TRANSLATION  ACCESS:      39883  HIT:        120  MISS:      39763
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 16.9555 cycles
cpu0_L1I TOTAL       ACCESS:    8476347  HIT:    6665482  MISS:    1810865
cpu0_L1I LOAD         ACCESS:    8476347  HIT:    6665482  MISS:    1810865
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 8.62051 cycles
cpu0_L2C TOTAL       ACCESS:    5325782  HIT:    1707728  MISS:    3618054
cpu0_L2C LOAD         ACCESS:    4738390  HIT:    1635943  MISS:    3102447
cpu0_L2C RFO          ACCESS:     292911  HIT:      28167  MISS:     264744
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     289970  HIT:      43600  MISS:     246370
cpu0_L2C TRANSLATION  ACCESS:       4511  HIT:         18  MISS:       4493
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 53.6609 cycles
cpu0_STLB TOTAL       ACCESS:    2218555  HIT:    2215497  MISS:       3058
cpu0_STLB LOAD         ACCESS:    2218555  HIT:    2215497  MISS:       3058
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 918.492 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      80989
  ROW_BUFFER_MISS:      96998
 AVG DBUS CONGESTED CYCLE:    3.97125
 WQ ROW_BUFFER_HIT:       5455
  ROW_BUFFER_MISS:      28992  FULL:          0
