<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: doc-bootloader.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>doc-bootloader.h</h1><a href="doc-bootloader_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start************************************</span>
<a name="l00002"></a>00002 <span class="comment"> * OCTEON SDK</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> * Copyright (c) 2005-2017 Cavium Inc.. All rights reserved.</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * This file, which is part of the OCTEON SDK from Cavium Inc.,</span>
<a name="l00007"></a>00007 <span class="comment"> * contains proprietary and confidential information of Cavium Inc. and</span>
<a name="l00008"></a>00008 <span class="comment"> * its suppliers.</span>
<a name="l00009"></a>00009 <span class="comment"> * Contact Cavium Inc. at info@cavium.com for more information.</span>
<a name="l00010"></a>00010 <span class="comment"> **********************license end**************************************/</span>
<a name="l00011"></a>00011 <span class="comment"></span>
<a name="l00012"></a>00012 <span class="comment">/**</span>
<a name="l00013"></a>00013 <span class="comment"> * @file</span>
<a name="l00014"></a>00014 <span class="comment"> *</span>
<a name="l00015"></a>00015 <span class="comment"> * Bootloader documentation source.</span>
<a name="l00016"></a>00016 <span class="comment"> * @ref bootloader</span>
<a name="l00017"></a>00017 <span class="comment"> */</span>
<a name="l00018"></a>00018 
<a name="l00019"></a>00019 <span class="comment"></span>
<a name="l00020"></a>00020 <span class="comment">/**</span>
<a name="l00021"></a>00021 <span class="comment"></span>
<a name="l00022"></a>00022 <span class="comment">@page bootloader OCTEON Bootloader</span>
<a name="l00023"></a>00023 <span class="comment"></span>
<a name="l00024"></a>00024 <span class="comment">The OCTEON SDK uses version 2013.07 of the opensource U-boot bootloader.</span>
<a name="l00025"></a>00025 <span class="comment">The version included has been modified to support multicore OCTEON processors.</span>
<a name="l00026"></a>00026 <span class="comment">The &apos;bootoct&apos; command has been added, which supports the booting of an</span>
<a name="l00027"></a>00027 <span class="comment">OCTEON executive application, and the &apos;bootoctlinux&apos; has been added to boot</span>
<a name="l00028"></a>00028 <span class="comment">a Linux kernel.  More information about U-boot is</span>
<a name="l00029"></a>00029 <span class="comment">available on the U-boot project page at</span>
<a name="l00030"></a>00030 <span class="comment">http://www.denx.de/wiki/U-Boot and in the directory sdk/docs/u-boot.</span>
<a name="l00031"></a>00031 <span class="comment">Also see the README file included with U-Boot as well as the documentation</span>
<a name="l00032"></a>00032 <span class="comment">in the U-Boot doc directory.</span>
<a name="l00033"></a>00033 <span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment"></span>
<a name="l00035"></a>00035 <span class="comment">    - @ref usage</span>
<a name="l00036"></a>00036 <span class="comment">    - @ref octeon_specific</span>
<a name="l00037"></a>00037 <span class="comment">    - @ref memory_map</span>
<a name="l00038"></a>00038 <span class="comment">    - @ref boot_process</span>
<a name="l00039"></a>00039 <span class="comment">    - @ref building_u-boot</span>
<a name="l00040"></a>00040 <span class="comment">    - @ref updating_u-boot</span>
<a name="l00041"></a>00041 <span class="comment">    - @ref board_support</span>
<a name="l00042"></a>00042 <span class="comment">    - @ref se_api</span>
<a name="l00043"></a>00043 <span class="comment">    - @ref limitations</span>
<a name="l00044"></a>00044 <span class="comment">    - @ref serial_config</span>
<a name="l00045"></a>00045 <span class="comment">    - @ref console_config</span>
<a name="l00046"></a>00046 <span class="comment">    - @ref u-boot_applications</span>
<a name="l00047"></a>00047 <span class="comment"></span>
<a name="l00048"></a>00048 <span class="comment">@section usage Usage</span>
<a name="l00049"></a>00049 <span class="comment"></span>
<a name="l00050"></a>00050 <span class="comment">The bootloader supports loading multiple application images on subsets of</span>
<a name="l00051"></a>00051 <span class="comment">cores.  The applications are started when the application that runs on</span>
<a name="l00052"></a>00052 <span class="comment">core 0 is loaded, so this application should be loaded last.</span>
<a name="l00053"></a>00053 <span class="comment"></span>
<a name="l00054"></a>00054 <span class="comment"></span>
<a name="l00055"></a>00055 <span class="comment">On the simulator, the bootloader is</span>
<a name="l00056"></a>00056 <span class="comment">automatically invoked by the &apos;oct-sim&apos; script, which should be used to run</span>
<a name="l00057"></a>00057 <span class="comment">the simulator.  Boot commands and application arguments are passed to the</span>
<a name="l00058"></a>00058 <span class="comment">bootloader through an environment file using the &apos;-envfile&apos; option on the oct-sim script.</span>
<a name="l00059"></a>00059 <span class="comment"></span>
<a name="l00060"></a>00060 <span class="comment"></span>
<a name="l00061"></a>00061 <span class="comment">On hardware the bootloader provides an interactive prompt for setting</span>
<a name="l00062"></a>00062 <span class="comment">environment variables and issuing commands.</span>
<a name="l00063"></a>00063 <span class="comment"></span>
<a name="l00064"></a>00064 <span class="comment">The &apos;bootoct&apos; command has been added to support the multicore OCTEON</span>
<a name="l00065"></a>00065 <span class="comment">executive environment.  The stack and heap sizes are configurable at runtime, and are controlled</span>
<a name="l00066"></a>00066 <span class="comment">by providing arguments to the bootoct command.</span>
<a name="l00067"></a>00067 <span class="comment">The bootoct command usage is:</span>
<a name="l00068"></a>00068 <span class="comment"></span>
<a name="l00069"></a>00069 <span class="comment">@verbatim</span>
<a name="l00070"></a>00070 <span class="comment">bootoct [ elf_address [stack=stack_size] [heap=heap_size] [coremask=mask_to_run | numcores=core_cnt_to_run] [forceboot] [debug] [break] [endbootargs] [app_name] [app_args ...]</span>
<a name="l00071"></a>00071 <span class="comment">    elf-address:    address of ELF image to load. defaults to $(loadaddr). If 0, default load address used.</span>
<a name="l00072"></a>00072 <span class="comment">    stack:          size of stack in bytes.  Default is 1 megabyte</span>
<a name="l00073"></a>00073 <span class="comment">    heap:           size of heap in bytes.   Default is 3 megabytes</span>
<a name="l00074"></a>00074 <span class="comment">    coremask:       mask of cores to run on.  Anded with coremask_override</span>
<a name="l00075"></a>00075 <span class="comment">                    environment variable to ensure only working cores are used.</span>
<a name="l00076"></a>00076 <span class="comment">                    In a multi-node configuration the coremask for each</span>
<a name="l00077"></a>00077 <span class="comment">                    node should be separated by a comma.  For example, to use</span>
<a name="l00078"></a>00078 <span class="comment">                    four cores on node 0 and 8 cores on node 1 the coremask</span>
<a name="l00079"></a>00079 <span class="comment">                    value should be set to 0xf,0xff.</span>
<a name="l00080"></a>00080 <span class="comment">    numcores:       number of cores to run on.  Runs on specified number of</span>
<a name="l00081"></a>00081 <span class="comment">                    cores, taking into account the coremask_override.  On a</span>
<a name="l00082"></a>00082 <span class="comment">                    multi-node configuration, the number of cores for nodes 0</span>
<a name="l00083"></a>00083 <span class="comment">                    and 1 are separated by a comma.  For example, to use 4 cores</span>
<a name="l00084"></a>00084 <span class="comment">                    on node 0 and 8 cores on node 1 the parameter would be 4,8.</span>
<a name="l00085"></a>00085 <span class="comment">    skipcores:      only meaningful with numcores.  Skips this many cores</span>
<a name="l00086"></a>00086 <span class="comment">                    (starting from 0) when loading the numcores cores.  For</span>
<a name="l00087"></a>00087 <span class="comment">                    example, setting skipcores to 1 will skip core 0.</span>
<a name="l00088"></a>00088 <span class="comment">                    and load the application starting at the next available core.</span>
<a name="l00089"></a>00089 <span class="comment">                    On a multi-node configuration the number of cores to skip</span>
<a name="l00090"></a>00090 <span class="comment">                    for each node is separated by a comma like the numcores</span>
<a name="l00091"></a>00091 <span class="comment">                    parameter.</span>
<a name="l00092"></a>00092 <span class="comment">    debug:          if present, bootloader passes debug flag to application which will cause</span>
<a name="l00093"></a>00093 <span class="comment">                    the application to stop at a breakpoint on startup.</span>
<a name="l00094"></a>00094 <span class="comment">    break:          if present, exit program when control-c is received on the console.</span>
<a name="l00095"></a>00095 <span class="comment">    forceboot:      if set, boots application even if core 0 is not in mask</span>
<a name="l00096"></a>00096 <span class="comment">    endbootargs:    if set, bootloader does not process any further arguments and only passes</span>
<a name="l00097"></a>00097 <span class="comment">                    the arguments that follow to the application.  If not set, the application</span>
<a name="l00098"></a>00098 <span class="comment">                    gets the entire commnad line as arguments.</span>
<a name="l00099"></a>00099 <span class="comment">    app name:       U-boot has no way of knowing the name of the application so this must be the first argument.</span>
<a name="l00100"></a>00100 <span class="comment"></span>
<a name="l00101"></a>00101 <span class="comment">@endverbatim</span>
<a name="l00102"></a>00102 <span class="comment"></span>
<a name="l00103"></a>00103 <span class="comment">The &apos;bootoctlinux&apos; command has been added to support booting the Linux kernel.  The bootoctlinux command usage is:</span>
<a name="l00104"></a>00104 <span class="comment"></span>
<a name="l00105"></a>00105 <span class="comment">@verbatim</span>
<a name="l00106"></a>00106 <span class="comment">bootoctlinux elf_address [coremask=mask_to_run | numcores=core_cnt_to_run] [forceboot] [skipcores=core_cnt_to_skip] [namedblock=name] [endbootargs] [...]</span>
<a name="l00107"></a>00107 <span class="comment">    elf_address:    address of ELF image to load. If 0, default load address</span>
<a name="l00108"></a>00108 <span class="comment">                    is  used.</span>
<a name="l00109"></a>00109 <span class="comment">    coremask:       mask of cores to run on.  Anded with coremask_override environment</span>
<a name="l00110"></a>00110 <span class="comment">                    variable to ensure only working cores are used.</span>
<a name="l00111"></a>00111 <span class="comment">                    On a multi-node configuration the coremask for each node</span>
<a name="l00112"></a>00112 <span class="comment">                    should be separated by a comma.  For example, to run 4 cores</span>
<a name="l00113"></a>00113 <span class="comment">                    on node 0 and 8 cores on node 1 the coremask should be set</span>
<a name="l00114"></a>00114 <span class="comment">                    to 0xf,0xff.</span>
<a name="l00115"></a>00115 <span class="comment">    numcores:       number of cores to run on.  Runs on specified number of</span>
<a name="l00116"></a>00116 <span class="comment">                    cores, taking into account the coremask_override.  On a</span>
<a name="l00117"></a>00117 <span class="comment">                    multi-node configuration the number of cores for each node</span>
<a name="l00118"></a>00118 <span class="comment">                    is separated by a comma.  For example, to run 4 cores on</span>
<a name="l00119"></a>00119 <span class="comment">                    node 0 and 8 cores on node 1 the parameter would be 4,8.</span>
<a name="l00120"></a>00120 <span class="comment">    skipcores:      only meaningful with numcores.  Skips this many cores</span>
<a name="l00121"></a>00121 <span class="comment">                    (starting from 0) when loading the numcores cores.  For</span>
<a name="l00122"></a>00122 <span class="comment">                    example, setting skipcores to 1 will skip core 0.</span>
<a name="l00123"></a>00123 <span class="comment">                    and load the application starting at the next available core.</span>
<a name="l00124"></a>00124 <span class="comment">                    On a multi-node configuration the number of cores to skip</span>
<a name="l00125"></a>00125 <span class="comment">                    for each node should be separated by a comma like the</span>
<a name="l00126"></a>00126 <span class="comment">                    numcores parameter.</span>
<a name="l00127"></a>00127 <span class="comment">    forceboot:      if set, boots application even if core 0 is not in mask</span>
<a name="l00128"></a>00128 <span class="comment">    namedblock      specifies a named block to load the kernel</span>
<a name="l00129"></a>00129 <span class="comment">    endbootargs:    if set, bootloader does not process any further arguments and only passes</span>
<a name="l00130"></a>00130 <span class="comment">                    the arguments that follow to the application.  If not set, the application</span>
<a name="l00131"></a>00131 <span class="comment">                    gets the entire commnad line as arguments.</span>
<a name="l00132"></a>00132 <span class="comment"></span>
<a name="l00133"></a>00133 <span class="comment">@endverbatim</span>
<a name="l00134"></a>00134 <span class="comment"></span>
<a name="l00135"></a>00135 <span class="comment"></span>
<a name="l00136"></a>00136 <span class="comment">The &apos;bootoctelf&apos; command has been added to support booting the ELF images</span>
<a name="l00137"></a>00137 <span class="comment">such as VxWorks images.  The ELF entry point is branched to from the</span>
<a name="l00138"></a>00138 <span class="comment">bootloader, so the ELF image must contain all its own startup code.  This</span>
<a name="l00139"></a>00139 <span class="comment">is intented for use with other operating systems.  The OCTEON SDK does not</span>
<a name="l00140"></a>00140 <span class="comment">produce any ELF images suitable for use with this command.</span>
<a name="l00141"></a>00141 <span class="comment">The bootoct command usage is:</span>
<a name="l00142"></a>00142 <span class="comment"></span>
<a name="l00143"></a>00143 <span class="comment">@verbatim</span>
<a name="l00144"></a>00144 <span class="comment">bootoctelf elf_address mem_size [coremask=mask_to_run] [forceboot]</span>
<a name="l00145"></a>00145 <span class="comment">    elf_address:    address of ELF image to load. If 0, default load address is</span>
<a name="l00146"></a>00146 <span class="comment">                    used.</span>
<a name="l00147"></a>00147 <span class="comment">    mem_size:       amount of memory to reserve for ELF file.  Starts at ELF</span>
<a name="l00148"></a>00148 <span class="comment">                    entry point rounded down to 1 MByte alignment.</span>
<a name="l00149"></a>00149 <span class="comment">                    No memory allocated if not specified.  (Program will not</span>
<a name="l00150"></a>00150 <span class="comment">                    coexist with simple executive applications or Linux if memory</span>
<a name="l00151"></a>00151 <span class="comment">                    is not allocated properly.</span>
<a name="l00152"></a>00152 <span class="comment"></span>
<a name="l00153"></a>00153 <span class="comment">    coremask:       mask of cores to run on.  Anded with coremask_override</span>
<a name="l00154"></a>00154 <span class="comment">                    environment variable to ensure only working cores are used.</span>
<a name="l00155"></a>00155 <span class="comment">                    Note: Most ELF files are only suitable for booting on a</span>
<a name="l00156"></a>00156 <span class="comment">                    single core.</span>
<a name="l00157"></a>00157 <span class="comment">                    On a multi-node configuration the coremask values are</span>
<a name="l00158"></a>00158 <span class="comment">                    separated by a comma for each node.  For example, on a</span>
<a name="l00159"></a>00159 <span class="comment">                    two-node 78xx system the coremask value might be</span>
<a name="l00160"></a>00160 <span class="comment">                    0xf,0xff to run 4 cores on node 0 and 8 cores on node 1.</span>
<a name="l00161"></a>00161 <span class="comment">    forceboot:      if set, boots application even if core 0 is not in mask</span>
<a name="l00162"></a>00162 <span class="comment">    numcores        number of cores to run on.  Runs on specified number of</span>
<a name="l00163"></a>00163 <span class="comment">                    cores, taking into account the coremask_override.  In</span>
<a name="l00164"></a>00164 <span class="comment">                    a multi-node setup a comma should be used to specify the</span>
<a name="l00165"></a>00165 <span class="comment">                    number of cores to use on each node.  For example, to use</span>
<a name="l00166"></a>00166 <span class="comment">                    4 cores on node 0 and 8 cores on node 1 the parameter should</span>
<a name="l00167"></a>00167 <span class="comment">                    be 4,8.</span>
<a name="l00168"></a>00168 <span class="comment">    skipcores       only meaningful with numcores.  Skips this many cores</span>
<a name="l00169"></a>00169 <span class="comment">                    (starting from 0) when loading the numcores cores.</span>
<a name="l00170"></a>00170 <span class="comment">                    For example, setting skipcores to 1 will skip core 0</span>
<a name="l00171"></a>00171 <span class="comment">                    and load the application starting at the next available core.</span>
<a name="l00172"></a>00172 <span class="comment">                    On a dual-node configuration the number of cores to skip</span>
<a name="l00173"></a>00173 <span class="comment">                    for each node should be separated by a comma.</span>
<a name="l00174"></a>00174 <span class="comment"></span>
<a name="l00175"></a>00175 <span class="comment">@endverbatim</span>
<a name="l00176"></a>00176 <span class="comment"></span>
<a name="l00177"></a>00177 <span class="comment">Starting in 2.1, the &apos;octreginfo&apos; command has been added to print out all of the CP0 registers</span>
<a name="l00178"></a>00178 <span class="comment">as well as any TLB entries in use. It is a subset of the oct-remote-core utility.  It currently takes no parameters.</span>
<a name="l00179"></a>00179 <span class="comment"></span>
<a name="l00180"></a>00180 <span class="comment">The tlv_eeprom command allows you to read and optionally set various parameters</span>
<a name="l00181"></a>00181 <span class="comment">stored in the board serial EEPROM.</span>
<a name="l00182"></a>00182 <span class="comment"></span>
<a name="l00183"></a>00183 <span class="comment">@verbatim</span>
<a name="l00184"></a>00184 <span class="comment">tlv_eeprom [display|set|delete|help]</span>
<a name="l00185"></a>00185 <span class="comment">tlv_eeprom display</span>
<a name="l00186"></a>00186 <span class="comment">       - display contents of eeprom data structures</span>
<a name="l00187"></a>00187 <span class="comment">tlv_eeprom set</span>
<a name="l00188"></a>00188 <span class="comment">       - set contents of eeprom data structures, values in hex or decimal</span>
<a name="l00189"></a>00189 <span class="comment">       set clock &lt;ddr_clock in Mhz&gt; &lt;cpu_ref_clock in Mhz * 8&gt; &lt;dfa_ref_cloc</span>
<a name="l00190"></a>00190 <span class="comment">k in Mhz * 8&gt; &lt;spi_clock in Mhz&gt; (CN3XXX/CN5XXX)</span>
<a name="l00191"></a>00191 <span class="comment">       set board &lt;board type&gt; &lt;major rev&gt; &lt;minor rev&gt;  &lt;serial string&gt;</span>
<a name="l00192"></a>00192 <span class="comment">       set mac    &lt;mac base x:x:x:x:x:x&gt; &lt;mac addr count&gt;</span>
<a name="l00193"></a>00193 <span class="comment">       set voltmult &lt;voltage in millivolts&gt; &lt;cpu multiplier&gt; (CN3XXX/CN5XXX)</span>
<a name="l00194"></a>00194 <span class="comment">       set volt &lt;core voltage in millivolts&gt; (CN6XXX/CNF7XXX/CN7XXX)</span>
<a name="l00195"></a>00195 <span class="comment">       set mult &lt;cpu multiplier&gt; &lt;IO multiplier&gt; (CN6XXX/CNF7XXX/CN7XXX)</span>
<a name="l00196"></a>00196 <span class="comment">       set ddrclock &lt;ddr clock Hz&gt; (CN6XXX/CNF7XXX/CN7XXX)</span>
<a name="l00197"></a>00197 <span class="comment">       set ddrverbose &lt;verbosity&gt; Sets the DDR verbosity during DDR </span>
<a name="l00198"></a>00198 <span class="comment">           initialization, 0 for none.</span>
<a name="l00199"></a>00199 <span class="comment">             bit 0: DDR verbose output</span>
<a name="l00200"></a>00200 <span class="comment">             bit 1: DDR trace output</span>
<a name="l00201"></a>00201 <span class="comment">             bit 2: DDR debug output</span>
<a name="l00202"></a>00202 <span class="comment">       set capability [coremask_override]</span>
<a name="l00203"></a>00203 <span class="comment">tlv_eeprom delete &lt;tuple addr&gt;</span>
<a name="l00204"></a>00204 <span class="comment">       - deletes tuple at address and compacts any following tuples.</span>
<a name="l00205"></a>00205 <span class="comment"></span>
<a name="l00206"></a>00206 <span class="comment">Chip types have been deprecated, and can no longer be set.</span>
<a name="l00207"></a>00207 <span class="comment"></span>
<a name="l00208"></a>00208 <span class="comment">(use tlv_eeprom help for list of board types)</span>
<a name="l00209"></a>00209 <span class="comment"></span>
<a name="l00210"></a>00210 <span class="comment">@endverbatim</span>
<a name="l00211"></a>00211 <span class="comment"></span>
<a name="l00212"></a>00212 <span class="comment">The namedalloc command allocates a named block of memory.  It also sets the environment variables</span>
<a name="l00213"></a>00213 <span class="comment">named_block_addr and named_block_size to the address and size of the last allocated block.  The namedfree</span>
<a name="l00214"></a>00214 <span class="comment">command is used to free blocks allocated with namedalloc and namedprint will print all named blocks.</span>
<a name="l00215"></a>00215 <span class="comment"></span>
<a name="l00216"></a>00216 <span class="comment">@verbatim</span>
<a name="l00217"></a>00217 <span class="comment">namedalloc name size [address]</span>
<a name="l00218"></a>00218 <span class="comment">    - Allocate a named bootmem block with a given name and size at an</span>
<a name="l00219"></a>00219 <span class="comment">      optional fixed address.  Sets environment variables named_block_addr,</span>
<a name="l00220"></a>00220 <span class="comment">      named_block_size to address and size of block allocated.</span>
<a name="l00221"></a>00221 <span class="comment"></span>
<a name="l00222"></a>00222 <span class="comment">namedfree name</span>
<a name="l00223"></a>00223 <span class="comment">    - Free a named bootmem block_address</span>
<a name="l00224"></a>00224 <span class="comment"></span>
<a name="l00225"></a>00225 <span class="comment">namedprint</span>
<a name="l00226"></a>00226 <span class="comment">    - Print list of named bootmem blocks</span>
<a name="l00227"></a>00227 <span class="comment">@endverbatim</span>
<a name="l00228"></a>00228 <span class="comment"></span>
<a name="l00229"></a>00229 <span class="comment">Starting in 2.1, the &apos;flush_l2c&apos;, &apos;flush_dcache&apos; and &apos;inv_icache&apos; commands have been added.</span>
<a name="l00230"></a>00230 <span class="comment">These flush the L2 cache, data cache and invalidate the instruction cache respectively.  None of these</span>
<a name="l00231"></a>00231 <span class="comment">commands take any parameters.</span>
<a name="l00232"></a>00232 <span class="comment"></span>
<a name="l00233"></a>00233 <span class="comment">Starting in 2.1, the octwd command can start and stop watchdog timer support within U-Boot.</span>
<a name="l00234"></a>00234 <span class="comment">By default the watchdog is disabled unless the enable_watchdog environment variable is set.</span>
<a name="l00235"></a>00235 <span class="comment"></span>
<a name="l00236"></a>00236 <span class="comment">@verbatim</span>
<a name="l00237"></a>00237 <span class="comment">octwd - Starts the OCTEON watchdog</span>
<a name="l00238"></a>00238 <span class="comment"></span>
<a name="l00239"></a>00239 <span class="comment">Usage:</span>
<a name="l00240"></a>00240 <span class="comment">octwd Usage:</span>
<a name="l00241"></a>00241 <span class="comment">octwd start [timeout in ms] - initializes and starts the watchdog</span>
<a name="l00242"></a>00242 <span class="comment">octwd stop                  - disables the watchdog timer</span>
<a name="l00243"></a>00243 <span class="comment">@endverbatim</span>
<a name="l00244"></a>00244 <span class="comment"></span>
<a name="l00245"></a>00245 <span class="comment">Starting in 2.1, the &apos;sata&apos; command has been added with initial support for Silicon Image PCIe SATA</span>
<a name="l00246"></a>00246 <span class="comment">controllers.  Sata can now be used in commands like fatls and ext2load just like ide and usb can be used.</span>
<a name="l00247"></a>00247 <span class="comment">NOTE: This command requires that SATA support is enabled and compiled for a particular board.  It may not</span>
<a name="l00248"></a>00248 <span class="comment">be available on all boards.</span>
<a name="l00249"></a>00249 <span class="comment"></span>
<a name="l00250"></a>00250 <span class="comment">@verbatim</span>
<a name="l00251"></a>00251 <span class="comment">sata - SATA sub system</span>
<a name="l00252"></a>00252 <span class="comment"></span>
<a name="l00253"></a>00253 <span class="comment">Usage:</span>
<a name="l00254"></a>00254 <span class="comment">sata init - init SATA sub system</span>
<a name="l00255"></a>00255 <span class="comment">sata info - show available SATA devices</span>
<a name="l00256"></a>00256 <span class="comment">sata device [dev] - show or set current device</span>
<a name="l00257"></a>00257 <span class="comment">sata part [dev] - print partition table</span>
<a name="l00258"></a>00258 <span class="comment">sata read addr blk# cnt</span>
<a name="l00259"></a>00259 <span class="comment">sata write addr blk# cnt</span>
<a name="l00260"></a>00260 <span class="comment">@endverbatim</span>
<a name="l00261"></a>00261 <span class="comment"></span>
<a name="l00262"></a>00262 <span class="comment">&lt;h3&gt; Simulator specific usage&lt;/h3&gt;</span>
<a name="l00263"></a>00263 <span class="comment"></span>
<a name="l00264"></a>00264 <span class="comment">To change the arguments provided to the bootoct command during</span>
<a name="l00265"></a>00265 <span class="comment">simulator, an alternate u-boot environment file that specifies</span>
<a name="l00266"></a>00266 <span class="comment">an alternate default boot command needs to be created.  Multiple commands</span>
<a name="l00267"></a>00267 <span class="comment">can be specified,</span>
<a name="l00268"></a>00268 <span class="comment">with a semicolon (;) used as a separator.  To change the stack and heap</span>
<a name="l00269"></a>00269 <span class="comment">sizes, an environment file with the following content should be created:</span>
<a name="l00270"></a>00270 <span class="comment"></span>
<a name="l00271"></a>00271 <span class="comment">@verbatim</span>
<a name="l00272"></a>00272 <span class="comment">bootcmd=bootoct 0x10000000 stack=0x34500 heap=0x567800</span>
<a name="l00273"></a>00273 <span class="comment">@endverbatim</span>
<a name="l00274"></a>00274 <span class="comment"></span>
<a name="l00275"></a>00275 <span class="comment">This file is then passed to the bootloader by passing the filename</span>
<a name="l00276"></a>00276 <span class="comment">with the oct-sim option &apos;-envfile=env_file_name&quot;.  Please refer to the</span>
<a name="l00277"></a>00277 <span class="comment">simulator documentation for more information on oct-sim and simulator</span>
<a name="l00278"></a>00278 <span class="comment">options. The &apos;application-args&apos; example shows how to pass arguments to</span>
<a name="l00279"></a>00279 <span class="comment">applications as well as how to specify different stack and heap sizes.</span>
<a name="l00280"></a>00280 <span class="comment">The oct-sim script accepts arguments for stack/heap sizes as well as</span>
<a name="l00281"></a>00281 <span class="comment">application arguments, and creates the environment file on the fly.</span>
<a name="l00282"></a>00282 <span class="comment">Please see the simulator documentation and the &apos;application-args&apos;</span>
<a name="l00283"></a>00283 <span class="comment">example for more information.</span>
<a name="l00284"></a>00284 <span class="comment"></span>
<a name="l00285"></a>00285 <span class="comment">To run multiple applications the other application ELF files must be</span>
<a name="l00286"></a>00286 <span class="comment">loaded into the boot bus (0x10000000 - 0x1fffffff) with the -ld option,</span>
<a name="l00287"></a>00287 <span class="comment">and the corresponding bootoct command must be added to the environment</span>
<a name="l00288"></a>00288 <span class="comment">file.</span>
<a name="l00289"></a>00289 <span class="comment">For example, the following command and environment file will load app1 on</span>
<a name="l00290"></a>00290 <span class="comment">cores 0-3, and app2 on cores 4-7:</span>
<a name="l00291"></a>00291 <span class="comment"></span>
<a name="l00292"></a>00292 <span class="comment">@verbatim</span>
<a name="l00293"></a>00293 <span class="comment">oct-sim app1 -ld0x11000000:app2 -quiet -noperf -numcores=8 -envfile=myenv</span>
<a name="l00294"></a>00294 <span class="comment">@endverbatim</span>
<a name="l00295"></a>00295 <span class="comment"></span>
<a name="l00296"></a>00296 <span class="comment">The &apos;myenv&apos; file should contain:</span>
<a name="l00297"></a>00297 <span class="comment">@verbatim</span>
<a name="l00298"></a>00298 <span class="comment">bootcmd=bootoct 0x11000000 coremask=0xf0;bootoct 0x10000000 coremask=0xf</span>
<a name="l00299"></a>00299 <span class="comment">@endverbatim</span>
<a name="l00300"></a>00300 <span class="comment"></span>
<a name="l00301"></a>00301 <span class="comment">The bootloader boots the loaded application(s) when core 0 is in the coremask</span>
<a name="l00302"></a>00302 <span class="comment">of loaded application.  This means that when loading multiple application images</span>
<a name="l00303"></a>00303 <span class="comment">the image running on core 0 must be loaded last.</span>
<a name="l00304"></a>00304 <span class="comment"></span>
<a name="l00305"></a>00305 <span class="comment"></span>
<a name="l00306"></a>00306 <span class="comment">&lt;h3&gt; Remote boot mode &lt;/h3&gt;</span>
<a name="l00307"></a>00307 <span class="comment"></span>
<a name="l00308"></a>00308 <span class="comment">OCTEON supports booting over PCI with the help of a PCI host or over</span>
<a name="l00309"></a>00309 <span class="comment">EJTAG. The board must be configured to be a PCI target and to be in PCI</span>
<a name="l00310"></a>00310 <span class="comment">boot mode for PCI boot.  For EJTAG remote boot, the OCTEON must _not_ be</span>
<a name="l00311"></a>00311 <span class="comment">in PCI boot mode. In PCI boot mode no cores come out of reset when the</span>
<a name="l00312"></a>00312 <span class="comment">chip is reset.  The procedure is as follows:</span>
<a name="l00313"></a>00313 <span class="comment"> - Host program configures DRAM controller on OCTEON</span>
<a name="l00314"></a>00314 <span class="comment"> - Host program copies bootloader to DRAM</span>
<a name="l00315"></a>00315 <span class="comment"> - Host program configures MIO local memory block to be at reset vector,</span>
<a name="l00316"></a>00316 <span class="comment">   and copies instructions to branch to the bootloader image in DRAM to</span>
<a name="l00317"></a>00317 <span class="comment">   the local memory.</span>
<a name="l00318"></a>00318 <span class="comment"> - Host program takes core 0 out of reset.  Core 0 fetches instructions</span>
<a name="l00319"></a>00319 <span class="comment">   from the reset vector - these are supplied from the MIO local memory</span>
<a name="l00320"></a>00320 <span class="comment">   block, no memory is required on the boot bus.</span>
<a name="l00321"></a>00321 <span class="comment"> - The instructions in this</span>
<a name="l00322"></a>00322 <span class="comment">   local memory jump to the bootloader image already present in OCTEON</span>
<a name="l00323"></a>00323 <span class="comment">   DRAM, and the bootloader boots from that location.</span>
<a name="l00324"></a>00324 <span class="comment"></span>
<a name="l00325"></a>00325 <span class="comment">The &apos;oct-remote-boot&apos; program in the host/remote-utils directory implements the host</span>
<a name="l00326"></a>00326 <span class="comment">portion of the PCI boot process.  The u-boot image determines that it is</span>
<a name="l00327"></a>00327 <span class="comment">booting from RAM, and changes its behavior as follows:</span>
<a name="l00328"></a>00328 <span class="comment"> - the bootloader skips DRAM controller setup.</span>
<a name="l00329"></a>00329 <span class="comment"></span>
<a name="l00330"></a>00330 <span class="comment"></span>
<a name="l00331"></a>00331 <span class="comment">&lt;h3&gt; Networking support (DHCP, TFTP) &lt;/h3&gt;</span>
<a name="l00332"></a>00332 <span class="comment"></span>
<a name="l00333"></a>00333 <span class="comment">U-boot supports DHCP and TFTP using OCTEON&apos;s GMX, MIX, BGX interfaces. These</span>
<a name="l00334"></a>00334 <span class="comment">features require properly configured TFTP and DHCP servers to be available.  The</span>
<a name="l00335"></a>00335 <span class="comment">network interface to use for networking is selected by the ethact environment</span>
<a name="l00336"></a>00336 <span class="comment">variable. The ethact environment variable is initialized to the value of the</span>
<a name="l00337"></a>00337 <span class="comment">ethprime environment variable first.  The ethact environment variable is not</span>
<a name="l00338"></a>00338 <span class="comment">persistent whereas the ethprime environment variable is.</span>
<a name="l00339"></a>00339 <span class="comment"> </span>
<a name="l00340"></a>00340 <span class="comment">If the environment variable &quot;netsingle&quot; is set then DHCP will not attempt to go</span>
<a name="l00341"></a>00341 <span class="comment">to the next interface if the first interface fails.</span>
<a name="l00342"></a>00342 <span class="comment"></span>
<a name="l00343"></a>00343 <span class="comment">Relevant commands:</span>
<a name="l00344"></a>00344 <span class="comment"> - dhcp: Use this command to get an IP address, netmask, server address, boot file, and</span>
<a name="l00345"></a>00345 <span class="comment">        boot command.  The boot file is automatically loaded via tftp unless</span>
<a name="l00346"></a>00346 <span class="comment">    the &apos;autoload&apos; environment variable is set to &apos;n&apos;.  The boot command is put</span>
<a name="l00347"></a>00347 <span class="comment">    into the &apos;NetOurBootCommand&apos; environment variable.</span>
<a name="l00348"></a>00348 <span class="comment">    Note that the boot command is not a standard DHCP field,</span>
<a name="l00349"></a>00349 <span class="comment">    see below for details.</span>
<a name="l00350"></a>00350 <span class="comment"></span>
<a name="l00351"></a>00351 <span class="comment">    The NetOurBootCommand feature is not enabled by default.  In order to</span>
<a name="l00352"></a>00352 <span class="comment">    enable it, a board configuration file must define the following three</span>
<a name="l00353"></a>00353 <span class="comment">    options:</span>
<a name="l00354"></a>00354 <span class="comment"></span>
<a name="l00355"></a>00355 <span class="comment">        CONFIG_BOOTP_VENDOREX - enable vendor specific extensions</span>
<a name="l00356"></a>00356 <span class="comment">        CONFIG_BOOTP_VENDOREX_OPTIONS - enable vendor specific options</span>
<a name="l00357"></a>00357 <span class="comment">        CONFIG_OCTEON_NET_OUR_BOOT_COMMAND - enables option 224</span>
<a name="l00358"></a>00358 <span class="comment"></span>
<a name="l00359"></a>00359 <span class="comment"> - cdp: Use this command to get an IP address and netmask vis Cisco Discover Protocol.</span>
<a name="l00360"></a>00360 <span class="comment"> - tftpboot:  This command loads the requested file via the tftp protocol.  This command</span>
<a name="l00361"></a>00361 <span class="comment">    will use the default load address (loadaddr) and the filename in the bootfile environment</span>
<a name="l00362"></a>00362 <span class="comment">    variable if not arguments are specified.  This command expects the</span>
<a name="l00363"></a>00363 <span class="comment">    ipaddr, netmask, and serverip environment variables to be set.</span>
<a name="l00364"></a>00364 <span class="comment"> - ping: Transmits an ICMP echo request.  Note that u-boot only listens for</span>
<a name="l00365"></a>00365 <span class="comment">   networking traffic when it is expecting some, so u-boot will not respond to</span>
<a name="l00366"></a>00366 <span class="comment">   pings.</span>
<a name="l00367"></a>00367 <span class="comment"> - nfs: This command loads the specified file via the NFS protocol.</span>
<a name="l00368"></a>00368 <span class="comment"></span>
<a name="l00369"></a>00369 <span class="comment">&lt;h4&gt; MDIO Support &lt;/h4&gt;</span>
<a name="l00370"></a>00370 <span class="comment">It is possible to access PHY registers for reading and writing inside U-Boot.</span>
<a name="l00371"></a>00371 <span class="comment">The mdio command supports both clause 22 and clause 45.</span>
<a name="l00372"></a>00372 <span class="comment"></span>
<a name="l00373"></a>00373 <span class="comment">For example, to read clause 45 register 0x1e.0xe000 on the phy connected to</span>
<a name="l00374"></a>00374 <span class="comment">octeth0 the following command will work:</span>
<a name="l00375"></a>00375 <span class="comment">@verbatim</span>
<a name="l00376"></a>00376 <span class="comment">mdio read octeth0 0x1e.0xe000</span>
<a name="l00377"></a>00377 <span class="comment">@endverbatim</span>
<a name="l00378"></a>00378 <span class="comment">For a clause 22 register the command would be something like:</span>
<a name="l00379"></a>00379 <span class="comment">@verbatim</span>
<a name="l00380"></a>00380 <span class="comment">mdio read octeth0 0x1e</span>
<a name="l00381"></a>00381 <span class="comment">@endverbatim</span>
<a name="l00382"></a>00382 <span class="comment">The mdio command also supports ranges.  For example, to read 16 registers</span>
<a name="l00383"></a>00383 <span class="comment">the following command will work:</span>
<a name="l00384"></a>00384 <span class="comment">@verbatim</span>
<a name="l00385"></a>00385 <span class="comment">mdio read octeth0 1.0x0-0x10</span>
<a name="l00386"></a>00386 <span class="comment">@endverbatim</span>
<a name="l00387"></a>00387 <span class="comment"></span>
<a name="l00388"></a>00388 <span class="comment">&lt;h4&gt; Autobooting a TFTP loaded image &lt;/h4&gt;</span>
<a name="l00389"></a>00389 <span class="comment">Set the &apos;bootcmd&apos; environment variable to the boot command that should be run. The following code will</span>
<a name="l00390"></a>00390 <span class="comment">set the boot command to boot the loaded simple executive program on 4 cores.</span>
<a name="l00391"></a>00391 <span class="comment">@verbatim</span>
<a name="l00392"></a>00392 <span class="comment"> setenv bootcmd &apos;dhcp;bootoct $(loadaddr) numcores=4&apos;</span>
<a name="l00393"></a>00393 <span class="comment"> saveenv</span>
<a name="l00394"></a>00394 <span class="comment">@endverbatim</span>
<a name="l00395"></a>00395 <span class="comment">The following code will use the boot command provided by DHCP to boot the image.</span>
<a name="l00396"></a>00396 <span class="comment">@verbatim</span>
<a name="l00397"></a>00397 <span class="comment"> setenv bootcmd &apos;dhcp;run $(NetOurBootCommand)&apos;</span>
<a name="l00398"></a>00398 <span class="comment"> saveenv</span>
<a name="l00399"></a>00399 <span class="comment">@endverbatim</span>
<a name="l00400"></a>00400 <span class="comment"></span>
<a name="l00401"></a>00401 <span class="comment"></span>
<a name="l00402"></a>00402 <span class="comment">&lt;h4&gt; Boot command via DHCP &lt;/h4&gt;</span>
<a name="l00403"></a>00403 <span class="comment">DHCP does not have a standard option field for returning a boot command.  We</span>
<a name="l00404"></a>00404 <span class="comment">use option number 224 to return the boot command to u-boot.  The following configuration</span>
<a name="l00405"></a>00405 <span class="comment">file snippet configures the ISC dhcp server to return the boot command.  Change the</span>
<a name="l00406"></a>00406 <span class="comment">IP addresses and netmasks as appropriate for your network.</span>
<a name="l00407"></a>00407 <span class="comment">@verbatim</span>
<a name="l00408"></a>00408 <span class="comment">option octeon-boot-command code 224 = string;</span>
<a name="l00409"></a>00409 <span class="comment"></span>
<a name="l00410"></a>00410 <span class="comment">subnet 192.168.2.0 netmask 255.255.255.0 {</span>
<a name="l00411"></a>00411 <span class="comment">  range 192.168.2.100 192.168.2.200;</span>
<a name="l00412"></a>00412 <span class="comment">  option octeon-boot-command &quot;bootoct $(loadaddr) numcores=4&quot;;</span>
<a name="l00413"></a>00413 <span class="comment">  filename &quot;octeon_boot_file&quot;;</span>
<a name="l00414"></a>00414 <span class="comment">  server-name &quot;192.168.2.1&quot;;</span>
<a name="l00415"></a>00415 <span class="comment">  next-server 192.168.2.1;</span>
<a name="l00416"></a>00416 <span class="comment">}</span>
<a name="l00417"></a>00417 <span class="comment">@endverbatim</span>
<a name="l00418"></a>00418 <span class="comment"></span>
<a name="l00419"></a>00419 <span class="comment"></span>
<a name="l00420"></a>00420 <span class="comment"></span>
<a name="l00421"></a>00421 <span class="comment"></span>
<a name="l00422"></a>00422 <span class="comment">&lt;h3&gt; Application considerations &lt;/h3&gt;</span>
<a name="l00423"></a>00423 <span class="comment"></span>
<a name="l00424"></a>00424 <span class="comment">The bootloader supports loading multiple applications on subsets of</span>
<a name="l00425"></a>00425 <span class="comment">cores.  This is primarily useful for running a simple executive</span>
<a name="l00426"></a>00426 <span class="comment">application and Linux at the same time.   It is recommended that a</span>
<a name="l00427"></a>00427 <span class="comment">single simple executive image be run on all cores, and that the</span>
<a name="l00428"></a>00428 <span class="comment">application handle core dependent processing if necessary.  Additionally,</span>
<a name="l00429"></a>00429 <span class="comment">the following should be kept in mind:</span>
<a name="l00430"></a>00430 <span class="comment">- global (and static) data is copied for each core, unless it is read only.  If large</span>
<a name="l00431"></a>00431 <span class="comment">amounts of data are compiled in to the application, make it &apos;const&apos;</span>
<a name="l00432"></a>00432 <span class="comment">(readonly) if possible.  This allows one copy of the data to be shared by</span>
<a name="l00433"></a>00433 <span class="comment">all cores.</span>
<a name="l00434"></a>00434 <span class="comment"></span>
<a name="l00435"></a>00435 <span class="comment">@section octeon_specific  OCTEON specific added functionality</span>
<a name="l00436"></a>00436 <span class="comment"></span>
<a name="l00437"></a>00437 <span class="comment">&lt;h3&gt; Named bootmem blocks &lt;/h3&gt;</span>
<a name="l00438"></a>00438 <span class="comment"></span>
<a name="l00439"></a>00439 <span class="comment">The bootloader uses the bootmem allocator to allocate physical memory for</span>
<a name="l00440"></a>00440 <span class="comment">its own use, and passes the bootmem descriptor to the application so that</span>
<a name="l00441"></a>00441 <span class="comment">the application can manage the memory remaining after application loading.</span>
<a name="l00442"></a>00442 <span class="comment">Named bootmem blocks are memory blocks allocated with the bootmem allocator</span>
<a name="l00443"></a>00443 <span class="comment">that have names associated with them in table in the bootmem descriptor.  This</span>
<a name="l00444"></a>00444 <span class="comment">allows the bootloader to allocate memory blocks for various purposes assign</span>
<a name="l00445"></a>00445 <span class="comment">names that the application can use to reference them.  For example, named bootmem</span>
<a name="l00446"></a>00446 <span class="comment">blocks could be used to have the bootloader load a DFA graph from a compact flash card</span>
<a name="l00447"></a>00447 <span class="comment">into a named block and then have the application load the graph from that block.</span>
<a name="l00448"></a>00448 <span class="comment"></span>
<a name="l00449"></a>00449 <span class="comment">Three new bootloader commands have been added to support this functionality.  (Executive</span>
<a name="l00450"></a>00450 <span class="comment">functions have also been added - see the executive documentation for more information.)</span>
<a name="l00451"></a>00451 <span class="comment"></span>
<a name="l00452"></a>00452 <span class="comment">- namedalloc @&lt;block_name&gt; @&lt;block_size&gt; [block_address]</span>
<a name="l00453"></a>00453 <span class="comment">     - This command allocates a named block of a given name and size at an optional address.</span>
<a name="l00454"></a>00454 <span class="comment">     If the name or memory block is not available, this command fails.  The environment variables</span>
<a name="l00455"></a>00455 <span class="comment">     named_block_addr and named_block_size are set when allocation is successful, and can be used</span>
<a name="l00456"></a>00456 <span class="comment">     other commands.</span>
<a name="l00457"></a>00457 <span class="comment">- namedfree @&lt;block_name&gt;</span>
<a name="l00458"></a>00458 <span class="comment">     - Frees block with supplied name name.</span>
<a name="l00459"></a>00459 <span class="comment">- namedprint</span>
<a name="l00460"></a>00460 <span class="comment">    - Prints a list of current named blocks.</span>
<a name="l00461"></a>00461 <span class="comment"></span>
<a name="l00462"></a>00462 <span class="comment">&lt;h3&gt; Support for Gzip Compressed Images&lt;/h3&gt;</span>
<a name="l00463"></a>00463 <span class="comment"></span>
<a name="l00464"></a>00464 <span class="comment">The bootloader has a command @b unzip for uncompressing Gzipped images from</span>
<a name="l00465"></a>00465 <span class="comment">memory. The unzip command can read its input from fixed address. Output is written to a specific</span>
<a name="l00466"></a>00466 <span class="comment">address. It is the user&apos;s responsibility to make sure the output region is</span>
<a name="l00467"></a>00467 <span class="comment">large enough. The command syntax is:</span>
<a name="l00468"></a>00468 <span class="comment"></span>
<a name="l00469"></a>00469 <span class="comment">@verbatim</span>
<a name="l00470"></a>00470 <span class="comment">    unzip srcaddr dstaddr [dstsize]</span>
<a name="l00471"></a>00471 <span class="comment">@endverbatim</span>
<a name="l00472"></a>00472 <span class="comment"></span>
<a name="l00473"></a>00473 <span class="comment"></span>
<a name="l00474"></a>00474 <span class="comment">&lt;h3&gt; Environment variables&lt;/h3&gt;</span>
<a name="l00475"></a>00475 <span class="comment">A number of special environment variables have been added (or usage modified) to make u-boot more configurable.  These variables</span>
<a name="l00476"></a>00476 <span class="comment">are stored in the u-boot environment (typically in flash), and are updated using the setenv and savenv commands.</span>
<a name="l00477"></a>00477 <span class="comment"></span>
<a name="l00478"></a>00478 <span class="comment">&lt;b&gt; Special note on environment variable expansion for compound commands: &lt;/b&gt;  U-boot expands all environment variables in a command</span>
<a name="l00479"></a>00479 <span class="comment">(compound or not) before any of the commands are executed.  This means that a compound command like:</span>
<a name="l00480"></a>00480 <span class="comment"></span>
<a name="l00481"></a>00481 <span class="comment">@verbatim</span>
<a name="l00482"></a>00482 <span class="comment">dhcp;tftp 0x20000000 elf.bin;bootoct $(fileaddr)</span>
<a name="l00483"></a>00483 <span class="comment">@endverbatim</span>
<a name="l00484"></a>00484 <span class="comment"></span>
<a name="l00485"></a>00485 <span class="comment">will not work becuase the fileaddr environment variable is expanded before the tftp command runs and sets it.  A command like this</span>
<a name="l00486"></a>00486 <span class="comment">should be written in one of the following ways:</span>
<a name="l00487"></a>00487 <span class="comment"></span>
<a name="l00488"></a>00488 <span class="comment">@verbatim</span>
<a name="l00489"></a>00489 <span class="comment">dhcp;tftp 0x20000000 elf.bin;bootoct 0x20000000</span>
<a name="l00490"></a>00490 <span class="comment">dhcp;tftp;bootoct $(loadaddr)</span>
<a name="l00491"></a>00491 <span class="comment">@endverbatim</span>
<a name="l00492"></a>00492 <span class="comment">The first example uses a fixed address for both the tftp and bootoct command.  The second uses the default load address for the tftp, and then specifies</span>
<a name="l00493"></a>00493 <span class="comment">the default load address to the bootoct command.</span>
<a name="l00494"></a>00494 <span class="comment"></span>
<a name="l00495"></a>00495 <span class="comment">- @b baudrate Controls the baudrate of the console uart</span>
<a name="l00496"></a>00496 <span class="comment">- @b boardname Name of the board.  This is set automatically.</span>
<a name="l00497"></a>00497 <span class="comment">- @b board_revision Revision number of the board.  This is required for the</span>
<a name="l00498"></a>00498 <span class="comment">  ebb7800, ebb7804 and the tb7600 board with pass 1.0 CN7800 or pass 1.0 CN7600</span>
<a name="l00499"></a>00499 <span class="comment">  devices since otherwise there is no way to determine the board revision.</span>
<a name="l00500"></a>00500 <span class="comment">- @b console_uart Selects which uart (0 or 1) to use for the console.  This is passed to simple executive applications which will use the same</span>
<a name="l00501"></a>00501 <span class="comment">  uart for the console.  Defaults to 0.  Changes to this variable take effect immediately (as of SDK 1.6.0)</span>
<a name="l00502"></a>00502 <span class="comment">- @b coremask_override This defines the working cores for the OCTEON on the board.  This is primarily used for engineering samples, as production</span>
<a name="l00503"></a>00503 <span class="comment">  parts have this set in silicon, and this variable reflects that value.</span>
<a name="l00504"></a>00504 <span class="comment">- @b disable_cf_dma If defined (any value), DMA will not be used for the compactflash interface.</span>
<a name="l00505"></a>00505 <span class="comment">- @b disable_dfm If defined (any value) the DFM module will not be initialized.  This may result in traps in Simple Executive applications.</span>
<a name="l00506"></a>00506 <span class="comment">- @b disable_l2_index_aliasing If defined (any value), L2 Cache index aliasing is disabled.</span>
<a name="l00507"></a>00507 <span class="comment">- @b disable_mmc If defined (any value) then MMC devices will not be initialized.</span>
<a name="l00508"></a>00508 <span class="comment">- @b disable_nand If defined (any value) then NAND flash will not be initialized.</span>
<a name="l00509"></a>00509 <span class="comment">- @b disable_networking If defined (any value), no OCTEON network support is enabled in the bootloader.  This has no effect on applications.</span>
<a name="l00510"></a>00510 <span class="comment">- @b disable_spi If defined (any value), all SPI interfaces are ignored by the blootloader.  This has no effect on applications.</span>
<a name="l00511"></a>00511 <span class="comment">- @b disable_spi_ixf18201 If defined (any value), all SPI interfaces connected to a IXF18201 are disabled.  This does not affect the SPI4000.</span>
<a name="l00512"></a>00512 <span class="comment">- @b disable_usb_scan Disables USB initialization and scanning during boot-up.  USB can be started later via the usb command.</span>
<a name="l00513"></a>00513 <span class="comment">- @b ddr_clock_hertz Overrides the DDR clock stored in the EEPROM.</span>
<a name="l00514"></a>00514 <span class="comment">- @b ddr_narrow Force the DDR interface to be &apos;narrow&apos;.  Most OCTEONs support 2 DDR interface widths, and this forces the chip to use the narrower of the two.</span>
<a name="l00515"></a>00515 <span class="comment">- @b ddr_ref_hertz Overrides the DDR reference clock.</span>
<a name="l00516"></a>00516 <span class="comment">- @b ddr_safe (must be yes) If set to &apos;yes&apos;, then more conservative DDR2 timings are used.</span>
<a name="l00517"></a>00517 <span class="comment">- @b disable_spi Disables SPI interface initialization and support.</span>
<a name="l00518"></a>00518 <span class="comment">- @b ddr_trace_init Turns on tracing of all DDR operations during initialization.</span>
<a name="l00519"></a>00519 <span class="comment">- @b ddr_verbose If set to &apos;yes&apos;, then detailed DDR2 configuration information is displayed at boot.  This variable _must_ be set for other</span>
<a name="l00520"></a>00520 <span class="comment">  ddr controller environment variables to be checked.  Please refer to the dram controller initialization code for details on which parameters can</span>
<a name="l00521"></a>00521 <span class="comment">  be adjusted with environment variables.</span>
<a name="l00522"></a>00522 <span class="comment">- @b dram_size_mbytes Forces U-Boot to override the amount of memory detected and used.</span>
<a name="l00523"></a>00523 <span class="comment">- @b download_baudrate Controls the baudrate for downloads when using the</span>
<a name="l00524"></a>00524 <span class="comment">loadb command. This allows different baudrates to be used for console and</span>
<a name="l00525"></a>00525 <span class="comment">downloading.</span>
<a name="l00526"></a>00526 <span class="comment">- @b enable_spi_ixf18201 - If defined (any value) then boards that support a SPI IXF18201 interface will initialize it even if disable_spi is also set. This is used for the NICPro2 board which disables this by default.</span>
<a name="l00527"></a>00527 <span class="comment">- @b enable_spi_eeprom - Enables the SPI connected EEPROM on EBB6100 evaluation boards, otherwise the SLIC interfaces are enabled.</span>
<a name="l00528"></a>00528 <span class="comment">- @b enable_usb_ehci_clock - Initializes the USB clock and runs the BIST test if disable_usb_scan is set, otherwise the USB clock and BIST test will not be run.</span>
<a name="l00529"></a>00529 <span class="comment">- @b enable_watchdog - Enables the hardware watchdog timer if set.  Also see the watchdog_timeout environment variable.</span>
<a name="l00530"></a>00530 <span class="comment">- @b ethact Current active Ethernet interface.  Note that this is NOT persistent, use ethprime instead to save.</span>
<a name="l00531"></a>00531 <span class="comment">- @b ethprime First Ethernet interface to use for ethact.  This is persistent.</span>
<a name="l00532"></a>00532 <span class="comment">- @b fileaddr  Address that a file/image was loaded at using the loadb, fatload, ext2load, or tftp commands.</span>
<a name="l00533"></a>00533 <span class="comment">- @b icache_prefetch_disable  Disable instruction cache prefetching support for Linux and simple executive applications.</span>
<a name="l00534"></a>00534 <span class="comment">- @b limit_dram_mbytes Limits the DRAM size to the specified number of MBytes.  This is useful for testing small memory configurations</span>
<a name="l00535"></a>00535 <span class="comment">on boards that have move memory.  Both the bootloader and any loaded apps are affected by this limit.</span>
<a name="l00536"></a>00536 <span class="comment">- @b limit_l2_ways Limits the L2 to the specified number of ways (associations) when defined.  Valid values are between</span>
<a name="l00537"></a>00537 <span class="comment">1 and (num_ways - 1).</span>
<a name="l00538"></a>00538 <span class="comment">- @b loadaddr Indicates the current default load address for load commands.  This is set  at boot time based on the memory allocated by the octeon_reserved_mem_load*</span>
<a name="l00539"></a>00539 <span class="comment">  variables.  If the reserved memory for loading is disabled, then this variable will keep its value across boots. (New in SDK 1.6.0)</span>
<a name="l00540"></a>00540 <span class="comment">  NOTE:  If memory is reserved for loading, this variable should not be changed directly - the reserved memory for loading should be adjusted instead.</span>
<a name="l00541"></a>00541 <span class="comment">  If no memory is reserved for loading, then and only then should this variable be directly changed.</span>
<a name="l00542"></a>00542 <span class="comment">- @b mmc_max_freq This will override the maximum frequency supported by the MMC device in Hz.</span>
<a name="l00543"></a>00543 <span class="comment">- @b mmc_voltages This is used to override the supported voltages reported to the MMC card.  Do not set this.</span>
<a name="l00544"></a>00544 <span class="comment">- @b mtdids This environment variable defines the mapping from u-boot device names to linux kernel device names.  This allows the same &apos;mtdparts&apos; definition</span>
<a name="l00545"></a>00545 <span class="comment">  to be shared between Linux and u-boot even if different device names are used.  This environment variable must be of the form</span>
<a name="l00546"></a>00546 <span class="comment"> &quot;&lt;u-boot_name&gt;=&lt;linux_name&gt;,&lt;u-boot_name&gt;=&lt;linux_name&gt;,...&quot;.  The Linux names are used in the mtdparts environment variable, allowing this environment variable</span>
<a name="l00547"></a>00547 <span class="comment"> to be passed directly to Linux.  For OCTEON boards, nand devices are named &quot;nandX&quot;, where X is a digit. (The first NAND device is nand0.)</span>
<a name="l00548"></a>00548 <span class="comment">@verbatim</span>
<a name="l00549"></a>00549 <span class="comment">mtdids=&lt;idmap&gt;[,&lt;idmap&gt;,...]</span>
<a name="l00550"></a>00550 <span class="comment"></span>
<a name="l00551"></a>00551 <span class="comment">&lt;idmap&gt;    := &lt;dev-id&gt;=&lt;mtd-id&gt;</span>
<a name="l00552"></a>00552 <span class="comment">&lt;dev-id&gt;   := &apos;octeon_nand&apos;&lt;dev-num&gt;|&apos;nor&apos;&lt;dev-num&gt;</span>
<a name="l00553"></a>00553 <span class="comment">&lt;dev-num&gt;  := mtd device number, 0...</span>
<a name="l00554"></a>00554 <span class="comment">&lt;mtd-id&gt;   := unique device tag used by linux kernel to find mtd device (mtd-&gt;name)</span>
<a name="l00555"></a>00555 <span class="comment">@endverbatim</span>
<a name="l00556"></a>00556 <span class="comment">- @b mtdparts This environment defines the MTD partitioning of flash devices, and is meant to be shared with the Linux kernel.  As such, it has &quot;mtdparts=&quot; as the beginning</span>
<a name="l00557"></a>00557 <span class="comment">  of the expected value of the variable, so that $(mtdparts) can be passed on the Linux command line and have the expected form.  This environment uses the Linux device names defined</span>
<a name="l00558"></a>00558 <span class="comment">  in the mtdids variable.</span>
<a name="l00559"></a>00559 <span class="comment">@verbatim</span>
<a name="l00560"></a>00560 <span class="comment">mtdparts=mtdparts=&lt;mtd-def&gt;[;&lt;mtd-def&gt;...]</span>
<a name="l00561"></a>00561 <span class="comment"></span>
<a name="l00562"></a>00562 <span class="comment">&lt;mtd-def&gt;  := &lt;mtd-id&gt;:&lt;part-def&gt;[,&lt;part-def&gt;...]</span>
<a name="l00563"></a>00563 <span class="comment">&lt;mtd-id&gt;   := unique device tag used by linux kernel to find mtd device (mtd-&gt;name)</span>
<a name="l00564"></a>00564 <span class="comment">&lt;part-def&gt; := &lt;size&gt;[@&lt;offset&gt;][&lt;name&gt;][&lt;ro-flag&gt;]</span>
<a name="l00565"></a>00565 <span class="comment">&lt;size&gt;     := standard linux memsize OR &apos;-&apos; to denote all remaining space</span>
<a name="l00566"></a>00566 <span class="comment">&lt;offset&gt;   := partition start offset within the device</span>
<a name="l00567"></a>00567 <span class="comment">&lt;name&gt;     := &apos;(&apos; NAME &apos;)&apos;</span>
<a name="l00568"></a>00568 <span class="comment">&lt;ro-flag&gt;  := when set to &apos;ro&apos; makes partition read-only (not used, passed to kernel)</span>
<a name="l00569"></a>00569 <span class="comment">@endverbatim</span>
<a name="l00570"></a>00570 <span class="comment">- @b named_block_addr Set to the address of the last named block allocated with the namedalloc command.</span>
<a name="l00571"></a>00571 <span class="comment">- @b named_block_size Set to the size of the last named block allocated with the namedalloc command.</span>
<a name="l00572"></a>00572 <span class="comment">- @b nand_ecc_mode Overrides the ECC mode for NAND flash.  Currently soft_bch, soft and none are supported.</span>
<a name="l00573"></a>00573 <span class="comment">- @b nand_ecc_size specifies how many bytes per block of ECC to provide if nand_ecc_mode is soft_bch.</span>
<a name="l00574"></a>00574 <span class="comment">- @b no_mark_private_data If defined (any value), the bootloader will not mark the private data for simple executive applications as special for use</span>
<a name="l00575"></a>00575 <span class="comment">  with the syncws instruction.</span>
<a name="l00576"></a>00576 <span class="comment">- @b octeon_debug_nand Set to display a lot of debugging information when performing NAND flash operations.</span>
<a name="l00577"></a>00577 <span class="comment">- @b octeon_failsafe_mode Set to 1 if running in failsafe mode, otherwise set to 0.</span>
<a name="l00578"></a>00578 <span class="comment">- @b octeon_load_app_hi If defined (any value), the bootloader will preferentially allocate memory from the DDR1 ranged (0x410000000 - 0x420000000)</span>
<a name="l00579"></a>00579 <span class="comment">  when loading simple executive applications.</span>
<a name="l00580"></a>00580 <span class="comment">- @b octeon_mmc_ddr Set to 1 to enable double data rate or 0 to disable.  Enabled if not set.</span>
<a name="l00581"></a>00581 <span class="comment">- @b octeon_ram_mode Set to 1 if U-Boot was booted out of RAM, otherwise set to 0.</span>
<a name="l00582"></a>00582 <span class="comment">- @b octeon_reserved_mem_linux_base Base address for linux reserved memory.  The octeon_reserved_mem_linux_size variable must be set for this to take effect.</span>
<a name="l00583"></a>00583 <span class="comment">- @b octeon_reserved_mem_linux_size Size of memory reserved for linux image in bytes.  This reserved memory block ensures that no allocations</span>
<a name="l00584"></a>00584 <span class="comment">  conflict with the range required by Linux before the kernel is loaded.  This is freed when a linux image is loaded, or when the application starts</span>
<a name="l00585"></a>00585 <span class="comment">  if a linux image is not loaded.  If set to 0, this region is not reserved.  If not set, compile time defaults are used for size and address.</span>
<a name="l00586"></a>00586 <span class="comment">- @b octeon_reserved_mem_load_base Base address of bootloader reserved memory. The octeon_reserved_mem_load_size variable must be set for this to take effect.</span>
<a name="l00587"></a>00587 <span class="comment">- @b octeon_reserved_mem_load_size Specifies the size (in bytes) of the memory reserved for the loading of applications by the bootloader.  This</span>
<a name="l00588"></a>00588 <span class="comment">  defaults to 0x100000 - 0x1000000 (for SDK 1.6.0 and earlier) (default for SDK 1.7.0 will to auto placement based on memory size),</span>
<a name="l00589"></a>00589 <span class="comment">  and is used for temporary storage of the ELF files when loaded off of compact flash or tftp.  This memory</span>
<a name="l00590"></a>00590 <span class="comment">  is freed when the application is booted.  If set to 0, this region is not reserved.  If not set, compile time defaults are used for size and address.</span>
<a name="l00591"></a>00591 <span class="comment">- @b octeon_stage3_bootloader Specifies the filename of the stage 3 bootloader</span>
<a name="l00592"></a>00592 <span class="comment">  when booting from eMMC.</span>
<a name="l00593"></a>00593 <span class="comment">- @b octeon_stage3_devname Specifies the name of the device to load the bootloader</span>
<a name="l00594"></a>00594 <span class="comment">  from.  Typically this will be &quot;mmc&quot;.</span>
<a name="l00595"></a>00595 <span class="comment">- @b octeon_stage3_devno Specifies the device number used for loading the stage 3</span>
<a name="l00596"></a>00596 <span class="comment">  bootloader when booting from eMMC or NAND.</span>
<a name="l00597"></a>00597 <span class="comment">- @b octeon_stage3_failsafe_bootloader Specifies the filename of the stage 3</span>
<a name="l00598"></a>00598 <span class="comment">  failsafe bootloader.</span>
<a name="l00599"></a>00599 <span class="comment">- @b octeon_stage3_load_addr Specifies the address where the stage 3 bootloader</span>
<a name="l00600"></a>00600 <span class="comment">  will be loaded in memory and executed from.</span>
<a name="l00601"></a>00601 <span class="comment">- @b octeon_usb_tune This sets a couple of tuning parameters that might help with several boards and chips if EHCI timeout</span>
<a name="l00602"></a>00602 <span class="comment">errors occur.</span>
<a name="l00603"></a>00603 <span class="comment">- @b pci_console_active If defined (any value), the PCI console mode is active.  (See PCI console section in PCI target documentation</span>
<a name="l00604"></a>00604 <span class="comment">for more detail on PCI console.) Note that the output of U-Boot will hang after the output buffer fills if no PCI console is connected.</span>
<a name="l00605"></a>00605 <span class="comment">- @b pci_console_count Specifies the number of PCI console channels.</span>
<a name="l00606"></a>00606 <span class="comment">- @b pci_console_size Specifies PCI console buffer size in bytes.</span>
<a name="l00607"></a>00607 <span class="comment">- @b pcieX:Y_lanes Specifies the number of PCIe lanes for QLM X, node Y.</span>
<a name="l00608"></a>00608 <span class="comment">- @b pcieX:Y_mode Specifies the PCIe mode for QLM X, node Y.  Value can be ep or rc.</span>
<a name="l00609"></a>00609 <span class="comment">- @b pcieX_Y_gen Specifies the PCIe generation for QLM X, node Y.  Value can be 1, 2 or 3.</span>
<a name="l00610"></a>00610 <span class="comment">- @b prompt Overrides the default prompt.  Note that a space is always appended.</span>
<a name="l00611"></a>00611 <span class="comment">- @b qlmX:Y_mode Specifies the mode the QLM should operate in.  This is used for</span>
<a name="l00612"></a>00612 <span class="comment">     numerous CN78XX based boards.  X specifies the QLM number and Y specifies</span>
<a name="l00613"></a>00613 <span class="comment">     the node number.  Valid modes are: none, sgmii, xaui, dxaui, rxaui, ila, ilk,</span>
<a name="l00614"></a>00614 <span class="comment">     xlaui, xfi, 10G_KR, 40G_KR, pcie.  Many of these can take an optional parameter</span>
<a name="l00615"></a>00615 <span class="comment">     specifying that there is no PHY.  For example, qlm6:0_mode=xlaui,no_phy.</span>
<a name="l00616"></a>00616 <span class="comment">- @b stderr Sets the stderr destinations.  Currently &quot;serial&quot;, &quot;pci&quot; and &quot;serial,pci&quot; are supported.</span>
<a name="l00617"></a>00617 <span class="comment">Note: if pci is selected then U-Boot will stop and wait for the PCI console to connect once</span>
<a name="l00618"></a>00618 <span class="comment">the output buffer is full.</span>
<a name="l00619"></a>00619 <span class="comment">- @b stdin Sets the stdin sources.  Currently &quot;serial&quot;, &quot;pci&quot; and &quot;bootoct&quot; are supported.</span>
<a name="l00620"></a>00620 <span class="comment">  Multiple inputs can be selected, separated by a comma, for example, &quot;serial,pci&quot;.</span>
<a name="l00621"></a>00621 <span class="comment">- @b stdout Sets the stdout destinations.  Currently &quot;serial&quot;, &quot;pci&quot; and &quot;serial,pci&quot; are supported.</span>
<a name="l00622"></a>00622 <span class="comment">  Note: if pci is selected then U-Boot will stop and wait for the PCI console to connect once</span>
<a name="l00623"></a>00623 <span class="comment">  the output buffer is full.</span>
<a name="l00624"></a>00624 <span class="comment">- @b usb_host_port Select which OCTEON USB port to use for devices with more than one USB port, such as CN68XX.  Port numbering starts at 0.</span>
<a name="l00625"></a>00625 <span class="comment">- @b vcs8488_preemph Set this to the hex value to override the PHYXS_TYPE_CTRL (PHY XS XAUI TX Pre-emphasis control) register on the Vitesse VCS8488 PHY.</span>
<a name="l00626"></a>00626 <span class="comment">- @b vcs8488_rxeq Set this to the hex value to verride the PHYXS_RXEQ_CTRL (PHY XS XAUI RX Equalization Control) register on the Vitesse VCS8488 PHY.</span>
<a name="l00627"></a>00627 <span class="comment">- @b vcs8488_txdrvctrl1 Set this to the hex value to override the PMA_TXOUTCTRL1 register on the</span>
<a name="l00628"></a>00628 <span class="comment">Vitesse VCS8488 PHY.</span>
<a name="l00629"></a>00629 <span class="comment">- @b vcs8488_txdrvctrl2 Set this to the hex value to override the PMA_TXOUTCTRL2 register on the</span>
<a name="l00630"></a>00630 <span class="comment">Vitesse VCS8488 PHY.</span>
<a name="l00631"></a>00631 <span class="comment">- @b watchdog_enable Set this to enable watchdog support.  By default watchdog support is disabled.</span>
<a name="l00632"></a>00632 <span class="comment">- @b watchdog_timeout Sets the watchdog timeout in ms.  The maximum is 5000ms.  NOTE: enable_watchdog must also be set.</span>
<a name="l00633"></a>00633 <span class="comment"></span>
<a name="l00634"></a>00634 <span class="comment">&lt;h4&gt; Erasing the environment &lt;/h4&gt;</span>
<a name="l00635"></a>00635 <span class="comment"></span>
<a name="l00636"></a>00636 <span class="comment">Sometimes it is desirable to erase the entire environment.  The &apos;eraseenv&apos;</span>
<a name="l00637"></a>00637 <span class="comment">command has been added to facilitate this.  Note that this only works when</span>
<a name="l00638"></a>00638 <span class="comment">the environment is stored in NOR flash.</span>
<a name="l00639"></a>00639 <span class="comment"></span>
<a name="l00640"></a>00640 <span class="comment">&lt;h4&gt; Environment stored in eMMC or a filesystem &lt;/h4&gt;</span>
<a name="l00641"></a>00641 <span class="comment">U-Boot now supports loading the environment from eMMC or a file.  When</span>
<a name="l00642"></a>00642 <span class="comment">configured to do this the saveenv command will work as it did before.  One</span>
<a name="l00643"></a>00643 <span class="comment">difference, however, is that the environment is loaded very late in the</span>
<a name="l00644"></a>00644 <span class="comment">boot process after eMMC or USB has been enabled so environment variables that</span>
<a name="l00645"></a>00645 <span class="comment">affect processes early in the boot process will have no effect.</span>
<a name="l00646"></a>00646 <span class="comment"></span>
<a name="l00647"></a>00647 <span class="comment">@section memory_map  Memory map and TLB usage</span>
<a name="l00648"></a>00648 <span class="comment"></span>
<a name="l00649"></a>00649 <span class="comment"></span>
<a name="l00650"></a>00650 <span class="comment">&lt;h3&gt; Physical memory map &lt;/h3&gt;</span>
<a name="l00651"></a>00651 <span class="comment">The OCTEON physical memory addressing is as follows (Please see the</span>
<a name="l00652"></a>00652 <span class="comment">hardware manual for more information.):</span>
<a name="l00653"></a>00653 <span class="comment">@verbatim</span>
<a name="l00654"></a>00654 <span class="comment">DDR0: 0x0 0000 0000 to 0x0 0FFF FFFF    (low  256 Megabytes)</span>
<a name="l00655"></a>00655 <span class="comment">DDR1: 0x4 1000 0000 to 0x4 1FFF FFFF    (next 256 Megabytes)</span>
<a name="l00656"></a>00656 <span class="comment">DDR2: 0x0 2000 0000 to 0x3 FFFF FFFF    (next 15.5 Gigabytes)</span>
<a name="l00657"></a>00657 <span class="comment">@endverbatim</span>
<a name="l00658"></a>00658 <span class="comment"></span>
<a name="l00659"></a>00659 <span class="comment"></span>
<a name="l00660"></a>00660 <span class="comment">&lt;h3&gt; Bootloader and OCTEON executive physical memory usage &lt;/h3&gt;</span>
<a name="l00661"></a>00661 <span class="comment"></span>
<a name="l00662"></a>00662 <span class="comment">The bootloader uses the address range from 0x0 to 0xFFFFF (low 1 megabyte) for boot time</span>
<a name="l00663"></a>00663 <span class="comment">initialization and exception vectors, debugger stub and debugger state.</span>
<a name="l00664"></a>00664 <span class="comment">The low 1 MByte remains in use after the applications are running. U-boot</span>
<a name="l00665"></a>00665 <span class="comment">allocates a named bootmem block (__uboot_code_data) for its code and data.  This memory</span>
<a name="l00666"></a>00666 <span class="comment">may be freed by the application after the application has started.  This</span>
<a name="l00667"></a>00667 <span class="comment">memory is required for some operations, such as GDB over the UART, and the</span>
<a name="l00668"></a>00668 <span class="comment">&apos;bootoct&apos; linux command.  If either of these features is used, the</span>
<a name="l00669"></a>00669 <span class="comment">bootloader memory must not be freed.</span>
<a name="l00670"></a>00670 <span class="comment"></span>
<a name="l00671"></a>00671 <span class="comment">U-boot creates a global free memory list and allocator (bootmem_alloc*) that it uses to allocate memory for</span>
<a name="l00672"></a>00672 <span class="comment">applications as well as some internal uses (network packet buffers, PCI console buffers.)This memory is managed by the</span>
<a name="l00673"></a>00673 <span class="comment">bootmem allocator in cvmx-bootmem.c. The applications and operating systems should use this allocator</span>
<a name="l00674"></a>00674 <span class="comment">to allocate physical memory.</span>
<a name="l00675"></a>00675 <span class="comment"></span>
<a name="l00676"></a>00676 <span class="comment">&lt;h4&gt; Boot time reserved memory &lt;/h4&gt;</span>
<a name="l00677"></a>00677 <span class="comment">The bootloader creates two special reserved memory blocks that are used at boot time to set aside memory for</span>
<a name="l00678"></a>00678 <span class="comment">loading application/OS images and the Linux kernel.  When loading an application from somewhere other than the</span>
<a name="l00679"></a>00679 <span class="comment">bootflash (network, compactflash, etc.) there must be room in memory for the ELF image, as well as room for</span>
<a name="l00680"></a>00680 <span class="comment">the ELF data to be loaded into the memory locations that it will run from.  While it is being loaded, there will</span>
<a name="l00681"></a>00681 <span class="comment">be two copies of the ELF data in memory: one copy in the ELF image(file) itself, and one where the bootloader is</span>
<a name="l00682"></a>00682 <span class="comment">copying it to run from.  Simple executive applications use the TLB for virtual memory mappings, so they do not require</span>
<a name="l00683"></a>00683 <span class="comment">a particular physical location in memory.  The load reserved area must be set aside to ensure that the loading of</span>
<a name="l00684"></a>00684 <span class="comment">(potentially several) applications does not interfere with the load area, and also that the loading of later applications</span>
<a name="l00685"></a>00685 <span class="comment">will not overwrite a previously loaded one.</span>
<a name="l00686"></a>00686 <span class="comment">Linux and other OSes are linked at a specific physical address.  The Linux reserved block keeps this specific physical range</span>
<a name="l00687"></a>00687 <span class="comment">available even if other allocations (for example, loading a simple executive application) is done before it.  The Linux reserved</span>
<a name="l00688"></a>00688 <span class="comment">block is typically only required if Linux is used along with simple executive applications.</span>
<a name="l00689"></a>00689 <span class="comment"></span>
<a name="l00690"></a>00690 <span class="comment">&lt;h5&gt; Default reserved block locations &lt;/h5&gt;</span>
<a name="l00691"></a>00691 <span class="comment">&lt;h6&gt;SDK 1.6.X and earlier:&lt;/h6&gt;</span>
<a name="l00692"></a>00692 <span class="comment">- The image loading block is from address  0x100000 -  0x1000000</span>
<a name="l00693"></a>00693 <span class="comment">- The linux reserved block is from address 0x1000000 - 0x9000000</span>
<a name="l00694"></a>00694 <span class="comment"></span>
<a name="l00695"></a>00695 <span class="comment">&lt;h6&gt;SDK 1.7.X and SDK 1.9.X:&lt;/h6&gt;</span>
<a name="l00696"></a>00696 <span class="comment">- The image loading block is allocated at the base of the DDR2 DRAM segment if there is enough memory, or at the top available</span>
<a name="l00697"></a>00697 <span class="comment">  DRAM in the DDR0 segment.  It is sized based on the amount of available</span>
<a name="l00698"></a>00698 <span class="comment">  memory.</span>
<a name="l00699"></a>00699 <span class="comment">- The linux reserved block is allocated at 0x100000 and is sized based on</span>
<a name="l00700"></a>00700 <span class="comment">  the amount of available memory.</span>
<a name="l00701"></a>00701 <span class="comment"></span>
<a name="l00702"></a>00702 <span class="comment">&lt;h6&gt;SDK 2.0.X onwards:&lt;/h6&gt;</span>
<a name="l00703"></a>00703 <span class="comment">- Bootloader reserves memory to put its code and data. This is no longer below 1MByte.</span>
<a name="l00704"></a>00704 <span class="comment">  It is recommended not to remove this memory, some applications might not work.</span>
<a name="l00705"></a>00705 <span class="comment">- The image loading block is allocated at the base of the DDR2 DRAM segment if there is enough memory, or at the top available</span>
<a name="l00706"></a>00706 <span class="comment">  DRAM in the DDR0 segment.  It is sized based on the amount of available</span>
<a name="l00707"></a>00707 <span class="comment">  memory.</span>
<a name="l00708"></a>00708 <span class="comment">- The linux reserved block is allocated at 0x100000 and is sized based on</span>
<a name="l00709"></a>00709 <span class="comment">  the amount of available memory.</span>
<a name="l00710"></a>00710 <span class="comment"></span>
<a name="l00711"></a>00711 <span class="comment">&lt;h5&gt; Configuring boot time reserved memory. &lt;/h5&gt;</span>
<a name="l00712"></a>00712 <span class="comment"></span>
<a name="l00713"></a>00713 <span class="comment">The load reserved block base address and size is contolled by the</span>
<a name="l00714"></a>00714 <span class="comment">&lt;b&gt;octeon_reserved_mem_load_base&lt;/b&gt; and</span>
<a name="l00715"></a>00715 <span class="comment">&lt;b&gt;octeon_reserved_mem_load_size&lt;/b&gt;</span>
<a name="l00716"></a>00716 <span class="comment">environment variables.  If these variables are not set, the defaults listed above are used.  If they are set (both must be set),</span>
<a name="l00717"></a>00717 <span class="comment">then the block is allocated at the specified address and the specified size.  If octeon_reserved_mem_load_size is 0, no memory will</span>
<a name="l00718"></a>00718 <span class="comment">be reserved.  When this block is allocated, the &apos;loadaddr&apos; environment variable is set to the base address of this block for use</span>
<a name="l00719"></a>00719 <span class="comment">in u-boot commands.</span>
<a name="l00720"></a>00720 <span class="comment"></span>
<a name="l00721"></a>00721 <span class="comment">The linux reserved block base address and size is contolled by the</span>
<a name="l00722"></a>00722 <span class="comment">&lt;b&gt;octeon_reserved_mem_linux_base&lt;/b&gt; and</span>
<a name="l00723"></a>00723 <span class="comment">&lt;b&gt;octeon_reserved_mem_linux_size&lt;/b&gt;</span>
<a name="l00724"></a>00724 <span class="comment">environment variables. This region is not needed if Linux is not used, and will not be reserved if</span>
<a name="l00725"></a>00725 <span class="comment">octeon_reserved_mem_linux_size is 0.  This reserved memory is primarily useful for systems that load simple executive</span>
<a name="l00726"></a>00726 <span class="comment">and linux images at the same time on different cores.</span>
<a name="l00727"></a>00727 <span class="comment"></span>
<a name="l00728"></a>00728 <span class="comment">The default values will work for many configurations, but some (and in</span>
<a name="l00729"></a>00729 <span class="comment">particular systems with small amounts of memory) will need these values to</span>
<a name="l00730"></a>00730 <span class="comment">be tailored to the specific requirements of the system being designed.</span>
<a name="l00731"></a>00731 <span class="comment"></span>
<a name="l00732"></a>00732 <span class="comment">&lt;h3&gt; Bootloader and OCTEON executive virtual memory usage &lt;/h3&gt;</span>
<a name="l00733"></a>00733 <span class="comment"></span>
<a name="l00734"></a>00734 <span class="comment">Starting in SDK 2.0, U-Boot uses the TLB and runs from virtual address</span>
<a name="l00735"></a>00735 <span class="comment">0xC0000000.  This allows a single u-boot binary to be used for failsafe,</span>
<a name="l00736"></a>00736 <span class="comment">normal, and remote boot.  This also allows a single u-boot binary to be</span>
<a name="l00737"></a>00737 <span class="comment">burned at different addresses in flash.</span>
<a name="l00738"></a>00738 <span class="comment"></span>
<a name="l00739"></a>00739 <span class="comment">Before starting a simple executive application, the bootloader sets up the</span>
<a name="l00740"></a>00740 <span class="comment">TLB mappings required by the application.  This includes setting up TLB</span>
<a name="l00741"></a>00741 <span class="comment">mappings for code,</span>
<a name="l00742"></a>00742 <span class="comment">data, stack, heap, and CVMX_SHARED variables.  These mappings are set up</span>
<a name="l00743"></a>00743 <span class="comment">in virtual address range 0x1000 0000 to 0x1fff ffff.  This address range</span>
<a name="l00744"></a>00744 <span class="comment">is used since it does not conflict with any 1-1 mappings.</span>
<a name="l00745"></a>00745 <span class="comment">The executive uses 1-1 mappings (virtual and physical addresses the same)</span>
<a name="l00746"></a>00746 <span class="comment">to avoid the need to use XKPHYS addressing modes, which requires setting bit</span>
<a name="l00747"></a>00747 <span class="comment">63 of the address to access a physical address.  These 1-1 mappings are setup</span>
<a name="l00748"></a>00748 <span class="comment">by the application.</span>
<a name="l00749"></a>00749 <span class="comment"></span>
<a name="l00750"></a>00750 <span class="comment"></span>
<a name="l00751"></a>00751 <span class="comment">@section boot_process Boot process description</span>
<a name="l00752"></a>00752 <span class="comment"></span>
<a name="l00753"></a>00753 <span class="comment">The bootloader has been modified to support booting and starting OCTEON</span>
<a name="l00754"></a>00754 <span class="comment">executive based applications on multiple cores.  This section</span>
<a name="l00755"></a>00755 <span class="comment">outlines the boot process from power on to the start of the application.</span>
<a name="l00756"></a>00756 <span class="comment">(Limitations of the simulation environment will be noted.)</span>
<a name="l00757"></a>00757 <span class="comment"></span>
<a name="l00758"></a>00758 <span class="comment">- When the OCTEON is powered on, core 0 starts execution at the reset</span>
<a name="l00759"></a>00759 <span class="comment">vector, 0x1fc00000.  This address is on the OCTEON boot bus, and on a</span>
<a name="l00760"></a>00760 <span class="comment">typical board flash storage will be present at this address.  The other cores</span>
<a name="l00761"></a>00761 <span class="comment">remain held in reset.</span>
<a name="l00762"></a>00762 <span class="comment">- u-boot starts executing from flash (or the movable boot bus region in</span>
<a name="l00763"></a>00763 <span class="comment">the case of remote boot.)</span>
<a name="l00764"></a>00764 <span class="comment">- If running on OCTEON II or later and the L2 cache is large enough, the U-Boot</span>
<a name="l00765"></a>00765 <span class="comment">  image is copied from flash to the L2 cache to speed up execution.</span>
<a name="l00766"></a>00766 <span class="comment">- u-boot configures a TLB entry to map its virtual address to the physical</span>
<a name="l00767"></a>00767 <span class="comment">address it is running from.  It adjusts the boot bus mappings to align its</span>
<a name="l00768"></a>00768 <span class="comment">flash address as required for the TLB mappings (if booting from flash).</span>
<a name="l00769"></a>00769 <span class="comment">- u-boot determines if it is booting from cache, flash or DRAM.</span>
<a name="l00770"></a>00770 <span class="comment">- u-boot starts executing code, initializes the UART, and configures</span>
<a name="l00771"></a>00771 <span class="comment">the DRAM controller to allow DRAM to be used (only in the non-remote boot</span>
<a name="l00772"></a>00772 <span class="comment">case). (Note: the simulator does not simulate the DRAM</span>
<a name="l00773"></a>00773 <span class="comment">controller, so this step is skipped.)  In order to speed boot times, oct-sim by default</span>
<a name="l00774"></a>00774 <span class="comment">disables the simulator performance modeling of the flash memory.</span>
<a name="l00775"></a>00775 <span class="comment">- u-boot relocates itself to DRAM, and continues executing from DRAM.</span>
<a name="l00776"></a>00776 <span class="comment">- u-boot executes the default command if present - for the simulator this</span>
<a name="l00777"></a>00777 <span class="comment">is the &apos;bootoct&apos; command.  On hardware the bootloader displays a prompt on</span>
<a name="l00778"></a>00778 <span class="comment">uart 0.</span>
<a name="l00779"></a>00779 <span class="comment"></span>
<a name="l00780"></a>00780 <span class="comment"></span>
<a name="l00781"></a>00781 <span class="comment">&lt;h3&gt;Outline of simple executive application startup: &lt;/h3&gt;</span>
<a name="l00782"></a>00782 <span class="comment"></span>
<a name="l00783"></a>00783 <span class="comment">- bootoct reads an OCTEON executive application ELF</span>
<a name="l00784"></a>00784 <span class="comment">file the specified address (defaults to $(loadaddr)).  The ELF file is</span>
<a name="l00785"></a>00785 <span class="comment">parsed, and loaded</span>
<a name="l00786"></a>00786 <span class="comment">into memory, including copying the data segments for all cores that will</span>
<a name="l00787"></a>00787 <span class="comment">run this application.  Memory for each core&apos;s stack and heap is also</span>
<a name="l00788"></a>00788 <span class="comment">allocated.</span>
<a name="l00789"></a>00789 <span class="comment">- bootoct also creates a table in memory with an entry for each core that</span>
<a name="l00790"></a>00790 <span class="comment">describes the application specific initialization that it needs to</span>
<a name="l00791"></a>00791 <span class="comment">perform.  This includes the TLB mappings required, application entry</span>
<a name="l00792"></a>00792 <span class="comment">point, stack address/size, heap address/size.</span>
<a name="l00793"></a>00793 <span class="comment">- when core 0 is ready to start the other cores, it takes them out of</span>
<a name="l00794"></a>00794 <span class="comment">reset, at which point they start execution from flash at the reset</span>
<a name="l00795"></a>00795 <span class="comment">exception vector.  Based on their non-zero core number, after performing</span>
<a name="l00796"></a>00796 <span class="comment">the necessary per-core initialization, they jump to dram and process the</span>
<a name="l00797"></a>00797 <span class="comment">table set up by core 0.  When core 0 takes the other cores out of reset it</span>
<a name="l00798"></a>00798 <span class="comment">also processes its own table entry.  Core 0 also resets its cycle counter</span>
<a name="l00799"></a>00799 <span class="comment">when it takes the other cores out of reset so that its cycle counter will be similar</span>
<a name="l00800"></a>00800 <span class="comment">to the other cores&apos; cycle counters.</span>
<a name="l00801"></a>00801 <span class="comment">- when the processing of the table is complete, each core sets some</span>
<a name="l00802"></a>00802 <span class="comment">register state for the application, and does an ERET (return from</span>
<a name="l00803"></a>00803 <span class="comment">exception) to the application entry point.  The address of the table entry</span>
<a name="l00804"></a>00804 <span class="comment">for the core is included in one of the registers.</span>
<a name="l00805"></a>00805 <span class="comment">- the stack, heap, and argc/argv are set for the application by init</span>
<a name="l00806"></a>00806 <span class="comment">code called from crt0</span>
<a name="l00807"></a>00807 <span class="comment">- if the application is linked against the libcvmx.a library, the</span>
<a name="l00808"></a>00808 <span class="comment">__cvmx_app_init() routine is called to initialize the simple exec.  All cores</span>
<a name="l00809"></a>00809 <span class="comment">are synchronized at this time so they will start main() at the same time.</span>
<a name="l00810"></a>00810 <span class="comment">- all cores enter main() at close to the same time.</span>
<a name="l00811"></a>00811 <span class="comment"></span>
<a name="l00812"></a>00812 <span class="comment">@section MMC_boot_process MMC boot process</span>
<a name="l00813"></a>00813 <span class="comment"></span>
<a name="l00814"></a>00814 <span class="comment">Booting out of MMC is either a two or three stage process depending on the</span>
<a name="l00815"></a>00815 <span class="comment">size of the bootloader.  In the case of the CN61XX or CN71XX this will likely</span>
<a name="l00816"></a>00816 <span class="comment">be a three stage process since the L2 cache is smaller than the bootloader.</span>
<a name="l00817"></a>00817 <span class="comment"></span>
<a name="l00818"></a>00818 <span class="comment">When the boot bus address line 8 is pulled up by a 10K resistor the OCTEON</span>
<a name="l00819"></a>00819 <span class="comment">processor will begin executing on-chip ROM code.  This ROM code will</span>
<a name="l00820"></a>00820 <span class="comment">initialize the MMC or SD device (added in CN61XX pass 1.1) and then load the</span>
<a name="l00821"></a>00821 <span class="comment">first 8K at the beginning of the device into the L2 cache at address 0x81000000</span>
<a name="l00822"></a>00822 <span class="comment">and begin executing it.</span>
<a name="l00823"></a>00823 <span class="comment"></span>
<a name="l00824"></a>00824 <span class="comment">While previously the stage 1 bootloader only loaded the stage 2 bootloader to</span>
<a name="l00825"></a>00825 <span class="comment">address 0x81004000 which required a text address of 0xc0000000, the latest</span>
<a name="l00826"></a>00826 <span class="comment">version automatically detects if it is linked at 0xC0000000 or 0xC0004000.  If</span>
<a name="l00827"></a>00827 <span class="comment">linked at 0xC0000000 it uses a trampoline to overwrite itself with the stage 2</span>
<a name="l00828"></a>00828 <span class="comment">bootloader.  This allows it to boot directly into a stage 3 bootloader on</span>
<a name="l00829"></a>00829 <span class="comment">devices where the L2 cache is larger than the bootloader binary.</span>
<a name="l00830"></a>00830 <span class="comment"></span>
<a name="l00831"></a>00831 <span class="comment">The stage 1 bootloader will re-initialize the MMC or SD device and then look</span>
<a name="l00832"></a>00832 <span class="comment">for a stage 2 bootloader. It first checks for a bootable FAT16 or FAT32</span>
<a name="l00833"></a>00833 <span class="comment">partition for a file named OCTBOOT2.BIN or OCTBOOT2.BAK.  If found, it</span>
<a name="l00834"></a>00834 <span class="comment">loads the file into the L2 cache beginning at address 0x81000000 and branches</span>
<a name="l00835"></a>00835 <span class="comment">to the beginning of the code.  If it cannot find that file then it attempts</span>
<a name="l00836"></a>00836 <span class="comment">to load the stage 2 bootloader starting at the 8K offset from the MMC device.</span>
<a name="l00837"></a>00837 <span class="comment">If the failsafe GPIO is set then the FAT filesystem files will be skipped.</span>
<a name="l00838"></a>00838 <span class="comment"></span>
<a name="l00839"></a>00839 <span class="comment">Since the partition table is embedded in the stage 1 bootloader it is possible</span>
<a name="l00840"></a>00840 <span class="comment">to hard-code a DOS partition table entry into it by modifying start.S.</span>
<a name="l00841"></a>00841 <span class="comment"></span>
<a name="l00842"></a>00842 <span class="comment">The FAT partition must be marked as bootable by FDISK and must have a valid</span>
<a name="l00843"></a>00843 <span class="comment">logial block address.  The stage 1 bootloader ignores the old cylinder, head,</span>
<a name="l00844"></a>00844 <span class="comment">sector entry.</span>
<a name="l00845"></a>00845 <span class="comment"></span>
<a name="l00846"></a>00846 <span class="comment">A tool has been created in order to update the stage 1 and stage 2 bootloaders</span>
<a name="l00847"></a>00847 <span class="comment">called write_stage1 under bootloader/tools.  This will overwrite the stage 1</span>
<a name="l00848"></a>00848 <span class="comment">and stage 2 bootloaders and will preserve the partition table.  Before using</span>
<a name="l00849"></a>00849 <span class="comment">write_stage1 run make in the bootloader/tools directory.</span>
<a name="l00850"></a>00850 <span class="comment"></span>
<a name="l00851"></a>00851 <span class="comment">It is safe to use the Linux fdisk tool in order to partition the MMC or SD</span>
<a name="l00852"></a>00852 <span class="comment">device.  NOTE: make sure that none of the partitions include the first 8K or</span>
<a name="l00853"></a>00853 <span class="comment">the space required for the stage 2 bootloader if that is also installed after</span>
<a name="l00854"></a>00854 <span class="comment">the stage 1 bootloader.  Generally this is not a problem with fdisk since the</span>
<a name="l00855"></a>00855 <span class="comment">minimum starting block is typically 2048, reserving the first 1MB.  If an older</span>
<a name="l00856"></a>00856 <span class="comment">version of fdisk is used type the &apos;u&apos; command to change the units from C/H/S to</span>
<a name="l00857"></a>00857 <span class="comment">LBA sectors.  Older versions of fdisk also will default to using a smaller</span>
<a name="l00858"></a>00858 <span class="comment">starting sector.  If this is the case, set the starting sector to 2048 for the</span>
<a name="l00859"></a>00859 <span class="comment">first partition.</span>
<a name="l00860"></a>00860 <span class="comment"></span>
<a name="l00861"></a>00861 <span class="comment">Use the &apos;a&apos; command in fdisk to mark the FAT partition as bootable.</span>
<a name="l00862"></a>00862 <span class="comment">NOTE: do not use a FAT12 partition.  FAT12 is not supported.</span>
<a name="l00863"></a>00863 <span class="comment"></span>
<a name="l00864"></a>00864 <span class="comment">The provided stage 2 bootloader is generic and uses the TLV information on</span>
<a name="l00865"></a>00865 <span class="comment">the board to detect the board type in order to initialize the DRAM.  It</span>
<a name="l00866"></a>00866 <span class="comment">provides minimal functionality in order to load a stage 3 bootloader so that it</span>
<a name="l00867"></a>00867 <span class="comment">can fit entirely within the L2 cache.  If the stage 3 bootloader is corrupted</span>
<a name="l00868"></a>00868 <span class="comment">or not present it is possible to use the loady or loadb command to load</span>
<a name="l00869"></a>00869 <span class="comment">the stage 3 bootloader over the serial port.  In minicom, loady is the preferred</span>
<a name="l00870"></a>00870 <span class="comment">method and uses y-modem.</span>
<a name="l00871"></a>00871 <span class="comment"></span>
<a name="l00872"></a>00872 <span class="comment">The stage 3 bootloader is typically stored on a filesystem on the MMC device.</span>
<a name="l00873"></a>00873 <span class="comment">To load and execute the stage 3 bootloader the following commands should</span>
<a name="l00874"></a>00874 <span class="comment">be executed:</span>
<a name="l00875"></a>00875 <span class="comment"></span>
<a name="l00876"></a>00876 <span class="comment">@verbatim</span>
<a name="l00877"></a>00877 <span class="comment">fatload mmc 0 0x81000000 u-boot-octeon_stage3_name.bin</span>
<a name="l00878"></a>00878 <span class="comment">go 0x81000000</span>
<a name="l00879"></a>00879 <span class="comment">@endverbatim</span>
<a name="l00880"></a>00880 <span class="comment"></span>
<a name="l00881"></a>00881 <span class="comment">Alternatively, the following command may be used:</span>
<a name="l00882"></a>00882 <span class="comment"></span>
<a name="l00883"></a>00883 <span class="comment">@verbatim</span>
<a name="l00884"></a>00884 <span class="comment">bootstage3</span>
<a name="l00885"></a>00885 <span class="comment">@endverbatim</span>
<a name="l00886"></a>00886 <span class="comment"></span>
<a name="l00887"></a>00887 <span class="comment">@section SPI_boot_process SPI boot process</span>
<a name="l00888"></a>00888 <span class="comment">The SPI boot process consists of on-chip ROM loading the first 8K from the SPI</span>
<a name="l00889"></a>00889 <span class="comment">EEPROM or flash device.</span>
<a name="l00890"></a>00890 <span class="comment"></span>
<a name="l00891"></a>00891 <span class="comment">A three stage boot process is used, similar to how eMMC is booted.</span>
<a name="l00892"></a>00892 <span class="comment"></span>
<a name="l00893"></a>00893 <span class="comment">The stage 1 bootloader named spi-boot.bin is written to the very beginning</span>
<a name="l00894"></a>00894 <span class="comment">of the SPI NOR flash.  This bootloader will scan the SPI NOR for a stage 2</span>
<a name="l00895"></a>00895 <span class="comment">bootloader and load it to address 0x81000000 using a trampoline to overwrite</span>
<a name="l00896"></a>00896 <span class="comment">itself. The stage 2 bootloader should be marked as a stage 2 bootloader in the</span>
<a name="l00897"></a>00897 <span class="comment">header and it should be installed on a page-sized boundary starting at offset</span>
<a name="l00898"></a>00898 <span class="comment">0x10000.</span>
<a name="l00899"></a>00899 <span class="comment"></span>
<a name="l00900"></a>00900 <span class="comment">The stage 2 bootloader, which must be small enough to fit in L2 cache will</span>
<a name="l00901"></a>00901 <span class="comment">initialize DRAM then search for and load the stage 3 bootloader to address</span>
<a name="l00902"></a>00902 <span class="comment">0x81000000 and execute it.  Two copies of the stage 3 bootloader are supported</span>
<a name="l00903"></a>00903 <span class="comment">and the second copy will be loaded unless the failsafe GPIO setting is set.</span>
<a name="l00904"></a>00904 <span class="comment"></span>
<a name="l00905"></a>00905 <span class="comment">The stage 3 bootloader should be located after the stage 2 bootloader and</span>
<a name="l00906"></a>00906 <span class="comment">reside on a 64K boundary.</span>
<a name="l00907"></a>00907 <span class="comment"></span>
<a name="l00908"></a>00908 <span class="comment">@section Octeon_III_NAND_boot_process Octeon III NAND boot process</span>
<a name="l00909"></a>00909 <span class="comment">The Octeon CN70XX supports NAND with a new hardware BCH engine to handle</span>
<a name="l00910"></a>00910 <span class="comment">multi-bit NAND ECC.  Unlike previous Octeon models, however, the boot process</span>
<a name="l00911"></a>00911 <span class="comment">must start with either a SPI EEPROM or a SPI NOR.  The SPI EEPROM must be a</span>
<a name="l00912"></a>00912 <span class="comment">minimum of 32K with a 64K device being recommended.</span>
<a name="l00913"></a>00913 <span class="comment"></span>
<a name="l00914"></a>00914 <span class="comment">The NAND boot process consist of several stages. Octeon will read the first 8K</span>
<a name="l00915"></a>00915 <span class="comment">out of the SPI EEPROM and begin execution.  Since the NAND bootloader requires</span>
<a name="l00916"></a>00916 <span class="comment">more than 8K, the first stage looks for and loads the NAND stage 1.5 bootloader</span>
<a name="l00917"></a>00917 <span class="comment">immediately following the SPI stage 1 bootloader.</span>
<a name="l00918"></a>00918 <span class="comment"></span>
<a name="l00919"></a>00919 <span class="comment">The stage 1.5 bootloader begins scanning the NAND device looking for a valid</span>
<a name="l00920"></a>00920 <span class="comment">bootloader starting at the beginning of the NAND device.  Bad and corrupt blocks</span>
<a name="l00921"></a>00921 <span class="comment">are automatically skipped and the ECC is applied to each page read.  Once the</span>
<a name="l00922"></a>00922 <span class="comment">stage 2 bootloader is loaded into memory a trampoline is used to begin execution</span>
<a name="l00923"></a>00923 <span class="comment">at address 0x81000000 to start the stage 2 bootloader.</span>
<a name="l00924"></a>00924 <span class="comment"></span>
<a name="l00925"></a>00925 <span class="comment">The stage 2 bootloader initializes DRAM and searches for and loads the final</span>
<a name="l00926"></a>00926 <span class="comment">stage 3 bootloader into memory and transfers execution to it.</span>
<a name="l00927"></a>00927 <span class="comment"></span>
<a name="l00928"></a>00928 <span class="comment">Unlike earlier Octeon devices, the new stage 1.5 bootloader is fully compatible</span>
<a name="l00929"></a>00929 <span class="comment">with the ECC and layout used by both U-Boot and Linux.</span>
<a name="l00930"></a>00930 <span class="comment"></span>
<a name="l00931"></a>00931 <span class="comment">The stage 1 and 1.5 bootloader code is contained under bootloader/nand2-boot.</span>
<a name="l00932"></a>00932 <span class="comment">By default it is configured to execute out of a SPI EEPROM and not a SPI NOR</span>
<a name="l00933"></a>00933 <span class="comment">flash since that is most likely what customers will use.  If a SPI NOR device</span>
<a name="l00934"></a>00934 <span class="comment">is used, for example on the SFF7000 board, then spi-config.h will need to be</span>
<a name="l00935"></a>00935 <span class="comment">modified to define CONFIG_SPI_NOR and comment out the define for</span>
<a name="l00936"></a>00936 <span class="comment">CONFIG_SPI_EEPROM_M95XXX.</span>
<a name="l00937"></a>00937 <span class="comment"></span>
<a name="l00938"></a>00938 <span class="comment">Running make will build both the stage 1 and stage 1.5 bootloaders and</span>
<a name="l00939"></a>00939 <span class="comment">create a file called spi-combined.bin which contains both bootloaders.</span>
<a name="l00940"></a>00940 <span class="comment"></span>
<a name="l00941"></a>00941 <span class="comment">With a SPI EEPROM the following commands will update the stage 1 and 1.5</span>
<a name="l00942"></a>00942 <span class="comment">bootloaders:</span>
<a name="l00943"></a>00943 <span class="comment"></span>
<a name="l00944"></a>00944 <span class="comment">@verbatim</span>
<a name="l00945"></a>00945 <span class="comment"># tftp 0 spi-combined.bin</span>
<a name="l00946"></a>00946 <span class="comment"># spieeprom write $(fileaddr) 0 $(filesize)</span>
<a name="l00947"></a>00947 <span class="comment">@endverbatim</span>
<a name="l00948"></a>00948 <span class="comment"></span>
<a name="l00949"></a>00949 <span class="comment">If a SPI NOR flash is used then the following commands should be used:</span>
<a name="l00950"></a>00950 <span class="comment"></span>
<a name="l00951"></a>00951 <span class="comment">@verbatim</span>
<a name="l00952"></a>00952 <span class="comment"># tftp 0 spi-combined.bin</span>
<a name="l00953"></a>00953 <span class="comment"># sf probe</span>
<a name="l00954"></a>00954 <span class="comment"># sf update $(fileaddr) 0 $(filesize)</span>
<a name="l00955"></a>00955 <span class="comment">@endverbatim</span>
<a name="l00956"></a>00956 <span class="comment"></span>
<a name="l00957"></a>00957 <span class="comment">The stage 2 and final stage bootloaders can be written using the bootloaderupdate</span>
<a name="l00958"></a>00958 <span class="comment">command as follows:</span>
<a name="l00959"></a>00959 <span class="comment"></span>
<a name="l00960"></a>00960 <span class="comment">@verbatim</span>
<a name="l00961"></a>00961 <span class="comment"># tftp 0 u-boot-octeon_generic_nand2_stage2.bin</span>
<a name="l00962"></a>00962 <span class="comment"># bootloaderupdate nand</span>
<a name="l00963"></a>00963 <span class="comment"># tftp 0 u-boot-octeon_board.bin</span>
<a name="l00964"></a>00964 <span class="comment"># bootloaderupdate nand</span>
<a name="l00965"></a>00965 <span class="comment">@endverbatim</span>
<a name="l00966"></a>00966 <span class="comment"></span>
<a name="l00967"></a>00967 <span class="comment">If there are any problems the nand commands can be used:</span>
<a name="l00968"></a>00968 <span class="comment"></span>
<a name="l00969"></a>00969 <span class="comment">@verbatim</span>
<a name="l00970"></a>00970 <span class="comment"># tftp 0 u-boot-octeon_generic_nand2_stage2.bin</span>
<a name="l00971"></a>00971 <span class="comment"># nand erase 0 $(filesize)</span>
<a name="l00972"></a>00972 <span class="comment"># nand write $(fileaddr) 0 $(filesize)</span>
<a name="l00973"></a>00973 <span class="comment"># tftp 0 u-boot-octeon_boardname.bin</span>
<a name="l00974"></a>00974 <span class="comment"># nand erase 0x100000 $(filesize)</span>
<a name="l00975"></a>00975 <span class="comment"># nand write $(fileaddr) 0x100000 $(filesize)</span>
<a name="l00976"></a>00976 <span class="comment">@endverbatim</span>
<a name="l00977"></a>00977 <span class="comment"></span>
<a name="l00978"></a>00978 <span class="comment">@section modifting_mmc_stage1 Modifying the stage 1 eMMC bootloader</span>
<a name="l00979"></a>00979 <span class="comment">Most of the configurable parameters for the stage 1 bootloader can be</span>
<a name="l00980"></a>00980 <span class="comment">found in bootloader/emmc-boot/stage1/config.h.</span>
<a name="l00981"></a>00981 <span class="comment">- @b UART_PORT UART port number</span>
<a name="l00982"></a>00982 <span class="comment">- @b UART_BAUD_RATE baud rate to initialize the UART to</span>
<a name="l00983"></a>00983 <span class="comment">- @b STAGE1_START_STRING string displayed just before executing any C code</span>
<a name="l00984"></a>00984 <span class="comment">- @b STAGE1_BOOTLOADER_SIZE Do not change this.</span>
<a name="l00985"></a>00985 <span class="comment">- @b STAGE2_DRAM_LOAD_ADDR Starting address to load the stage 2 bootloader</span>
<a name="l00986"></a>00986 <span class="comment">- @b STAGE2_START_ADDRESS Address to begin executing in the stage 2 bootloader</span>
<a name="l00987"></a>00987 <span class="comment">- @b STAGE2_DRAM_SIZE Amount of memory used for the stage 2 bootloader.</span>
<a name="l00988"></a>00988 <span class="comment">NOTE: The stage 1 bootloader does not verify if the stage 2 bootloader exceeds</span>
<a name="l00989"></a>00989 <span class="comment">this size.</span>
<a name="l00990"></a>00990 <span class="comment">- @b STAGE_2_FILENAME File name to use for the stage to bootloader.  The file</span>
<a name="l00991"></a>00991 <span class="comment">name must be 11 characters in length.  For a normal 8.3 DOS filename, pad</span>
<a name="l00992"></a>00992 <span class="comment">the 8 character part out with spaces then add the three letter extension.  Use</span>
<a name="l00993"></a>00993 <span class="comment">upper-case characters.</span>
<a name="l00994"></a>00994 <span class="comment"></span>
<a name="l00995"></a>00995 <span class="comment">- @b STAGE2_BACKUP_FILENAME Backup file name to use if the primary stage 2</span>
<a name="l00996"></a>00996 <span class="comment">bootloader fails.</span>
<a name="l00997"></a>00997 <span class="comment">- @b STAGE2_ENV_FILENAME Environment filename loaded into memory.  Not currently</span>
<a name="l00998"></a>00998 <span class="comment">supported.</span>
<a name="l00999"></a>00999 <span class="comment">- @b STAGE1_VALIDATE_STAGE2_CRC Define this to verify the stage 2 bootloader CRC.</span>
<a name="l01000"></a>01000 <span class="comment">- @b MMC_MAX_WIDTH Maximum width of MMC device supported</span>
<a name="l01001"></a>01001 <span class="comment">- @b MMC_SET_BLOCKLEN Sets the block length before read operations.  Not needed</span>
<a name="l01002"></a>01002 <span class="comment">and not compatible with some MMC devices.</span>
<a name="l01003"></a>01003 <span class="comment">- @b STAGE1_RESET_MMC Define this to reset the MMC device before executing the</span>
<a name="l01004"></a>01004 <span class="comment">stage 2 bootloader.</span>
<a name="l01005"></a>01005 <span class="comment">- @b STAGE_2_LAST_FAILSAFE Define this to search for a stage 2 bootloader</span>
<a name="l01006"></a>01006 <span class="comment">immediately following the stage 1 bootloader at the beginning of the MMC device</span>
<a name="l01007"></a>01007 <span class="comment">if no stage 2 bootloader is found in a FAT partition.</span>
<a name="l01008"></a>01008 <span class="comment">- @b STAGE_2_LAST_FAILSAFE_START_SECTOR Starting sector to use for loading the</span>
<a name="l01009"></a>01009 <span class="comment">stage 2 bootloader.</span>
<a name="l01010"></a>01010 <span class="comment">- @b MAX_FAT_RETRIES Maximum number of retries to load a stage 2 bootloader</span>
<a name="l01011"></a>01011 <span class="comment">from the FAT filesystem.  This should be a multiple of four.  First it tries</span>
<a name="l01012"></a>01012 <span class="comment">to load the standard stage 2 using the primary FAT table, then it tries the</span>
<a name="l01013"></a>01013 <span class="comment">backup stage 2 with the primary FAT table.  Next it tries the primary and</span>
<a name="l01014"></a>01014 <span class="comment">backup stage 2 bootloaders using the backup FAT table before switching back to</span>
<a name="l01015"></a>01015 <span class="comment">the primary FAT table.</span>
<a name="l01016"></a>01016 <span class="comment">- @b MMC_MIN_SPEED Minimum speed when starting MMC negotiation.  This must</span>
<a name="l01017"></a>01017 <span class="comment">not exceed 400KHz.</span>
<a name="l01018"></a>01018 <span class="comment">- @b MMC_MAX_SPEED Maximum speed for the MMC bus.  It is best not to exceed</span>
<a name="l01019"></a>01019 <span class="comment">20MHz for external MMC cards although it has been tested at speeds up to 52MHz.</span>
<a name="l01020"></a>01020 <span class="comment"></span>
<a name="l01021"></a>01021 <span class="comment">@section Environment Variable When Booting via MMC/SD</span>
<a name="l01022"></a>01022 <span class="comment"></span>
<a name="l01023"></a>01023 <span class="comment">It is now possible for the stage 1 bootloader to load the environment variables</span>
<a name="l01024"></a>01024 <span class="comment">for the stage 2 bootloader. In order to do this, issue the following commands</span>
<a name="l01025"></a>01025 <span class="comment">to save the environment variables:</span>
<a name="l01026"></a>01026 <span class="comment"></span>
<a name="l01027"></a>01027 <span class="comment">@verbatim</span>
<a name="l01028"></a>01028 <span class="comment">env export -c -s 0x1000 0x20000000</span>
<a name="l01029"></a>01029 <span class="comment">fatwrite mmc 0 0x20000000 octboot2.env 0x1000</span>
<a name="l01030"></a>01030 <span class="comment">@endverbatim</span>
<a name="l01031"></a>01031 <span class="comment"></span>
<a name="l01032"></a>01032 <span class="comment">@section building_u-boot Building u-boot</span>
<a name="l01033"></a>01033 <span class="comment">To rebuild u-boot for the ebb6800 board, run the following commands in</span>
<a name="l01034"></a>01034 <span class="comment">the u-boot directory: @verbatim</span>
<a name="l01035"></a>01035 <span class="comment">$ make distclean</span>
<a name="l01036"></a>01036 <span class="comment">$ make octeon_ebb6800_config</span>
<a name="l01037"></a>01037 <span class="comment">$ make</span>
<a name="l01038"></a>01038 <span class="comment">@endverbatim</span>
<a name="l01039"></a>01039 <span class="comment">The &apos;octeon_ebb6800_config&apos; target only needs to be made once.  The file</span>
<a name="l01040"></a>01040 <span class="comment">&apos;u-boot-octeon_ebb6800.bin&apos; is the binary image of the bootloader,</span>
<a name="l01041"></a>01041 <span class="comment">suitable for burning to the boot flash on the board.  The process is same</span>
<a name="l01042"></a>01042 <span class="comment">for other evaluation boards - only the configuration and file names are different.</span>
<a name="l01043"></a>01043 <span class="comment"></span>
<a name="l01044"></a>01044 <span class="comment">To rebuild for the simulator, the &apos;octeon_sim_config&apos; configuration target</span>
<a name="l01045"></a>01045 <span class="comment">needs to be made, and the &apos;u-boot-octeon_sim.bin&apos; produced. Copy the built</span>
<a name="l01046"></a>01046 <span class="comment">bootloader to $OCTEON_ROOT/target/bin directory.</span>
<a name="l01047"></a>01047 <span class="comment"></span>
<a name="l01048"></a>01048 <span class="comment">&lt;h2&gt;Building bootloader without USB Support&lt;/h2&gt;</span>
<a name="l01049"></a>01049 <span class="comment">The bootloader is now capable of recognizing USB devices connected to the board.</span>
<a name="l01050"></a>01050 <span class="comment">It can also load applications from USB devices to memory. The USB support is</span>
<a name="l01051"></a>01051 <span class="comment">enabled by default in the bootloader. To disable USB support in bootloader for</span>
<a name="l01052"></a>01052 <span class="comment">an EBB6100 board, look for CONFIG_OCTEON_USB_OCTEON2 in include/configs/octeon_ebh6100.h</span>
<a name="l01053"></a>01053 <span class="comment">file and disable all the macros as per the comments in the file. Then re-build</span>
<a name="l01054"></a>01054 <span class="comment">the bootloader using the following commands:</span>
<a name="l01055"></a>01055 <span class="comment">@verbatim</span>
<a name="l01056"></a>01056 <span class="comment">$ vi include/configs/octeon_ebb6100.h  // make the changes and save</span>
<a name="l01057"></a>01057 <span class="comment">$ make clean</span>
<a name="l01058"></a>01058 <span class="comment">$ make octeon_ebb6100_config</span>
<a name="l01059"></a>01059 <span class="comment">$ make</span>
<a name="l01060"></a>01060 <span class="comment">@endverbatim</span>
<a name="l01061"></a>01061 <span class="comment"></span>
<a name="l01062"></a>01062 <span class="comment">Follow the instructions mentioned in @ref updating_u-boot to update this newly built</span>
<a name="l01063"></a>01063 <span class="comment">bootloader.</span>
<a name="l01064"></a>01064 <span class="comment"></span>
<a name="l01065"></a>01065 <span class="comment">@section updating_u-boot Updating u-boot on an evaluation board</span>
<a name="l01066"></a>01066 <span class="comment">There are two bootloader images burned into the flash on OCTEON evaluation</span>
<a name="l01067"></a>01067 <span class="comment">boards - failsafe and normal. The failsafe image</span>
<a name="l01068"></a>01068 <span class="comment">is programmed by Cavium before the board is shipped and should not</span>
<a name="l01069"></a>01069 <span class="comment">be updated in the field.  The failsafe image provides a means</span>
<a name="l01070"></a>01070 <span class="comment">to recover from a failed bootloader update. The board is shipped with the current</span>
<a name="l01071"></a>01071 <span class="comment">normal bootloader image, and this image is field upgradable.</span>
<a name="l01072"></a>01072 <span class="comment">NOTE: From SDK-2.0.X release onwards, same bootloader image is used in failsafe</span>
<a name="l01073"></a>01073 <span class="comment">      and normal mode.</span>
<a name="l01074"></a>01074 <span class="comment"></span>
<a name="l01075"></a>01075 <span class="comment">&lt;h3&gt;To upgrade the bootloader with NOR FLASH&lt;/h3&gt;</span>
<a name="l01076"></a>01076 <span class="comment">&lt;b&gt;To upgrade bootloader from SDK-1.8.X or SDK-1.9.X release to SDK-2.0.X release&lt;/b&gt;</span>
<a name="l01077"></a>01077 <span class="comment">- Load the new bootloader to the address $(loadaddr) from compactflash, usb, network, etc.</span>
<a name="l01078"></a>01078 <span class="comment">- Find the size of the new bootloader by invoking, for example on ebb6300 board</span>
<a name="l01079"></a>01079 <span class="comment">@code</span>
<a name="l01080"></a>01080 <span class="comment">  Octeon ebb6300# printenv filesize</span>
<a name="l01081"></a>01081 <span class="comment">  filesize=DA480</span>
<a name="l01082"></a>01082 <span class="comment">@endcode</span>
<a name="l01083"></a>01083 <span class="comment"></span>
<a name="l01084"></a>01084 <span class="comment">  Round the size up to the nearest 0x10000 bytes and pass it to uboot_flash_size</span>
<a name="l01085"></a>01085 <span class="comment">  environment variable.</span>
<a name="l01086"></a>01086 <span class="comment">@code</span>
<a name="l01087"></a>01087 <span class="comment">  setenv uboot_flash_size 0xe0000</span>
<a name="l01088"></a>01088 <span class="comment">@endcode</span>
<a name="l01089"></a>01089 <span class="comment"></span>
<a name="l01090"></a>01090 <span class="comment">- burn the new image with the command:</span>
<a name="l01091"></a>01091 <span class="comment">@code</span>
<a name="l01092"></a>01092 <span class="comment">  run bootloader_flash_update; reset</span>
<a name="l01093"></a>01093 <span class="comment">  saveenv; reset</span>
<a name="l01094"></a>01094 <span class="comment">@endcode</span>
<a name="l01095"></a>01095 <span class="comment"></span>
<a name="l01096"></a>01096 <span class="comment">&lt;b&gt;To upgrade bootloader from SDK-2.X.X to modified version &lt;/b&gt;</span>
<a name="l01097"></a>01097 <span class="comment">- Load the new bootloader to the address $(loadaddr) from compactflash, usb, network, etc.</span>
<a name="l01098"></a>01098 <span class="comment">- burn the new image with the command:</span>
<a name="l01099"></a>01099 <span class="comment">@code</span>
<a name="l01100"></a>01100 <span class="comment">    bootloaderupdate</span>
<a name="l01101"></a>01101 <span class="comment">@endcode</span>
<a name="l01102"></a>01102 <span class="comment">This command reads the bootloader image from DRAM (previously loaded via TFTP,</span>
<a name="l01103"></a>01103 <span class="comment">compact flash, SD card or usb) and burns it onto the flash location the</span>
<a name="l01104"></a>01104 <span class="comment">executable is built at. This command burns the bootloader to the first</span>
<a name="l01105"></a>01105 <span class="comment">available sector aligned segment on the flash, if the flash location the</span>
<a name="l01106"></a>01106 <span class="comment">executable is built at is used by failsafe bootloader. This removes the limit</span>
<a name="l01107"></a>01107 <span class="comment">on the size of the bootloader.  Both failsafe and normal bootloader images have</span>
<a name="l01108"></a>01108 <span class="comment">an embedded header that describes the image and which is used by this command to</span>
<a name="l01109"></a>01109 <span class="comment">relocate the image.  Because of this embedded header in the image, the failsafe</span>
<a name="l01110"></a>01110 <span class="comment">bootloader is incompatible with the previously released bootloaders (SDK-1.9.X</span>
<a name="l01111"></a>01111 <span class="comment">and older).</span>
<a name="l01112"></a>01112 <span class="comment"></span>
<a name="l01113"></a>01113 <span class="comment">To force the bootloader to be updated in NAND use the following command:</span>
<a name="l01114"></a>01114 <span class="comment">@code</span>
<a name="l01115"></a>01115 <span class="comment">    bootloaderupdate nand</span>
<a name="l01116"></a>01116 <span class="comment">@endcode</span>
<a name="l01117"></a>01117 <span class="comment"></span>
<a name="l01118"></a>01118 <span class="comment">To force the bootloader to be updated in SPI use the following command:</span>
<a name="l01119"></a>01119 <span class="comment">@code</span>
<a name="l01120"></a>01120 <span class="comment">    bootloaderupdate spi</span>
<a name="l01121"></a>01121 <span class="comment">@endcode</span>
<a name="l01122"></a>01122 <span class="comment"></span>
<a name="l01123"></a>01123 <span class="comment">- reset the board.  The new bootloader should boot.</span>
<a name="l01124"></a>01124 <span class="comment"></span>
<a name="l01125"></a>01125 <span class="comment">&lt;h3&gt;Updating a SPI bootloader&lt;/h3&gt;</span>
<a name="l01126"></a>01126 <span class="comment">There are three components to the SPI bootloader:</span>
<a name="l01127"></a>01127 <span class="comment">  (1) Stage 1 bootloader, typically named spi-boot.bin</span>
<a name="l01128"></a>01128 <span class="comment">  (2) Stage 2 bootloader, typically named u-boot-octeon_generic_spi_stage2.bin</span>
<a name="l01129"></a>01129 <span class="comment">      or u-boot-octeon_generic_cn70xx_spi_stage2.bin</span>
<a name="l01130"></a>01130 <span class="comment">  (3) Stage 3 bootloader</span>
<a name="l01131"></a>01131 <span class="comment"></span>
<a name="l01132"></a>01132 <span class="comment">If the L2 cache is large enough, for example on the CN73XX and CN78XX then the</span>
<a name="l01133"></a>01133 <span class="comment">stage 2 bootloader is not required.</span>
<a name="l01134"></a>01134 <span class="comment"></span>
<a name="l01135"></a>01135 <span class="comment">To write the stage 1 bootloader use the following commands:</span>
<a name="l01136"></a>01136 <span class="comment">@code</span>
<a name="l01137"></a>01137 <span class="comment"># tftp 0 spi-combined.bin</span>
<a name="l01138"></a>01138 <span class="comment"># bootloaderupdate spi</span>
<a name="l01139"></a>01139 <span class="comment">@endcode</span>
<a name="l01140"></a>01140 <span class="comment"></span>
<a name="l01141"></a>01141 <span class="comment">or alternatively:</span>
<a name="l01142"></a>01142 <span class="comment">@code</span>
<a name="l01143"></a>01143 <span class="comment"># sf probe</span>
<a name="l01144"></a>01144 <span class="comment"># sf update $(fileaddr) 0 $(filesize)</span>
<a name="l01145"></a>01145 <span class="comment">@endcode</span>
<a name="l01146"></a>01146 <span class="comment"></span>
<a name="l01147"></a>01147 <span class="comment">Currently only a single copy of the stage 2 bootloader is supported by the SPI</span>
<a name="l01148"></a>01148 <span class="comment">stage 1 bootloader.  A future release will add support for both a failsafe as</span>
<a name="l01149"></a>01149 <span class="comment">well as a normal bootloader.  If a stage 2 and stage 3 bootloader are used, the</span>
<a name="l01150"></a>01150 <span class="comment">stage 2 bootloader supports both a failsafe and standard stage 3 bootloader.</span>
<a name="l01151"></a>01151 <span class="comment"></span>
<a name="l01152"></a>01152 <span class="comment">The stage 2 bootloader is typically installed at offset 0x10000 (64K) in the</span>
<a name="l01153"></a>01153 <span class="comment">SPI NOR and the environment is typically stored at offset 0xe000 (56K) in the</span>
<a name="l01154"></a>01154 <span class="comment">SPI NOR.  If a stage 3 bootloader is installed, the failsafe will be installed</span>
<a name="l01155"></a>01155 <span class="comment">at the next 64K boundary after the stage 2 bootloader.</span>
<a name="l01156"></a>01156 <span class="comment"></span>
<a name="l01157"></a>01157 <span class="comment">To write the failsafe and standard stage 2 bootloaders use the following</span>
<a name="l01158"></a>01158 <span class="comment">commands:</span>
<a name="l01159"></a>01159 <span class="comment">@code</span>
<a name="l01160"></a>01160 <span class="comment"># tftp 0 u-boot-octeon_generic_cn70xx_spi_stage2.bin</span>
<a name="l01161"></a>01161 <span class="comment"># bootloaderupdate spi</span>
<a name="l01162"></a>01162 <span class="comment">@endcode</span>
<a name="l01163"></a>01163 <span class="comment"></span>
<a name="l01164"></a>01164 <span class="comment">Alternatively, if for some reason that should fail:</span>
<a name="l01165"></a>01165 <span class="comment"></span>
<a name="l01166"></a>01166 <span class="comment">@code</span>
<a name="l01167"></a>01167 <span class="comment"># sf update $(fileaddr) 0x10000 $(filesize)</span>
<a name="l01168"></a>01168 <span class="comment">@endcode</span>
<a name="l01169"></a>01169 <span class="comment"></span>
<a name="l01170"></a>01170 <span class="comment">Two copies of the stage 3 bootloader are also supported for both a failsafe and</span>
<a name="l01171"></a>01171 <span class="comment">non-failsafe.</span>
<a name="l01172"></a>01172 <span class="comment"></span>
<a name="l01173"></a>01173 <span class="comment">@code</span>
<a name="l01174"></a>01174 <span class="comment"># tftp 0 u-boot-octeon_boardname.bin</span>
<a name="l01175"></a>01175 <span class="comment"># bootloaderupdate spi</span>
<a name="l01176"></a>01176 <span class="comment">@endcode</span>
<a name="l01177"></a>01177 <span class="comment"></span>
<a name="l01178"></a>01178 <span class="comment">Or alternatively:</span>
<a name="l01179"></a>01179 <span class="comment">@code</span>
<a name="l01180"></a>01180 <span class="comment"># sf update $(fileaddr) 0x100000 $(filesize)</span>
<a name="l01181"></a>01181 <span class="comment"># sf update $(fileaddr) 0x280000 $(filesize)</span>
<a name="l01182"></a>01182 <span class="comment">@endcode</span>
<a name="l01183"></a>01183 <span class="comment"></span>
<a name="l01184"></a>01184 <span class="comment">The last offsets shown, 0x100000 and 0x280000 must be such that they do not</span>
<a name="l01185"></a>01185 <span class="comment">overwrite the stage 2 bootloaders.  Any starting offsets should be rounded up</span>
<a name="l01186"></a>01186 <span class="comment">to the next 64K offset.</span>
<a name="l01187"></a>01187 <span class="comment"></span>
<a name="l01188"></a>01188 <span class="comment">There is also some initial support for the bootloaderupdate command but this</span>
<a name="l01189"></a>01189 <span class="comment">support has not been thoroughly tested and may contain bugs.  To use the</span>
<a name="l01190"></a>01190 <span class="comment">bootloaderupdate command use the following commands:</span>
<a name="l01191"></a>01191 <span class="comment"></span>
<a name="l01192"></a>01192 <span class="comment">@code</span>
<a name="l01193"></a>01193 <span class="comment"># tftp 0 u-boot-octeon_generic_spi_stage2.bin</span>
<a name="l01194"></a>01194 <span class="comment"># bootloaderupdate spi</span>
<a name="l01195"></a>01195 <span class="comment"># tftp 0 u-boot-octeon_boardname.bin</span>
<a name="l01196"></a>01196 <span class="comment"># bootloaderupdate spi</span>
<a name="l01197"></a>01197 <span class="comment">@endcode</span>
<a name="l01198"></a>01198 <span class="comment"></span>
<a name="l01199"></a>01199 <span class="comment">The bootloaderupdate command will automatically detect if the bootloader is a</span>
<a name="l01200"></a>01200 <span class="comment">stage 1, stage 2 or stage 3 bootloader.</span>
<a name="l01201"></a>01201 <span class="comment"></span>
<a name="l01202"></a>01202 <span class="comment">If there are problems then the sf erase command can be used then the bootloaderupdate</span>
<a name="l01203"></a>01203 <span class="comment">command should work properly, or if not, the bootloader can be updated manually.</span>
<a name="l01204"></a>01204 <span class="comment"></span>
<a name="l01205"></a>01205 <span class="comment">&lt;h3&gt;Old style (SDK 1.9.X and older) bootloader updates &lt;/h3&gt;</span>
<a name="l01206"></a>01206 <span class="comment"></span>
<a name="l01207"></a>01207 <span class="comment">To upgrade the bootloader:</span>
<a name="l01208"></a>01208 <span class="comment">- put the new bootloader image onto a compact flash card, insert the card into</span>
<a name="l01209"></a>01209 <span class="comment">the OCTEON board, and turn the board on.</span>
<a name="l01210"></a>01210 <span class="comment">- load the image into dram with the command:</span>
<a name="l01211"></a>01211 <span class="comment">@code</span>
<a name="l01212"></a>01212 <span class="comment">     fatload ide 0 $(loadaddr) image-filename</span>
<a name="l01213"></a>01213 <span class="comment">@endcode</span>
<a name="l01214"></a>01214 <span class="comment">- burn the new image with the command:</span>
<a name="l01215"></a>01215 <span class="comment">@code</span>
<a name="l01216"></a>01216 <span class="comment">    run bootloader_flash_update</span>
<a name="l01217"></a>01217 <span class="comment">@endcode</span>
<a name="l01218"></a>01218 <span class="comment">Since the failsafe bootloader is not field upgraded, this method may be</span>
<a name="l01219"></a>01219 <span class="comment">required when using the failsafe image.  This method can be used to write</span>
<a name="l01220"></a>01220 <span class="comment">u-boot images with the header (new in 1.9), as the header is embedded</span>
<a name="l01221"></a>01221 <span class="comment">in the binary image.</span>
<a name="l01222"></a>01222 <span class="comment"></span>
<a name="l01223"></a>01223 <span class="comment">Note: The size of the bootloader exceeds the default flash size when the bootloader</span>
<a name="l01224"></a>01224 <span class="comment">is built with USB support or PCI support, adjust uboot_flash_size before invoking</span>
<a name="l01225"></a>01225 <span class="comment">&apos;run bootloader_flash_update&apos;, as mentioned below:</span>
<a name="l01226"></a>01226 <span class="comment">@code</span>
<a name="l01227"></a>01227 <span class="comment">    fatload ide 0 $(loadaddr) image-file</span>
<a name="l01228"></a>01228 <span class="comment">    setenv uboot_flash_size 0x90000</span>
<a name="l01229"></a>01229 <span class="comment">    run bootloader_flash_update</span>
<a name="l01230"></a>01230 <span class="comment">@endcode</span>
<a name="l01231"></a>01231 <span class="comment">Always make sure the value of uboot_flash_size returned by the present bootloader</span>
<a name="l01232"></a>01232 <span class="comment">is greater than the size of the bootloader that is being updated. And also make sure</span>
<a name="l01233"></a>01233 <span class="comment">the size of the bootloader passed to &apos;uboot_flash_size&apos; is rounded to the next</span>
<a name="l01234"></a>01234 <span class="comment">0x10000 bytes.</span>
<a name="l01235"></a>01235 <span class="comment"></span>
<a name="l01236"></a>01236 <span class="comment">&lt;h3&gt;Recovering from a failed bootloader update &lt;/h3&gt;</span>
<a name="l01237"></a>01237 <span class="comment">The failsafe bootloader image is not modified when updating the normal</span>
<a name="l01238"></a>01238 <span class="comment">bootloader image.  If the normal image update fails, the failsafe bootloader</span>
<a name="l01239"></a>01239 <span class="comment">can be used to update the normal bootloader image.</span>
<a name="l01240"></a>01240 <span class="comment">The following instructions apply to the CN38XX-EVB-NIC4 board only.</span>
<a name="l01241"></a>01241 <span class="comment">To use the failsafe bootloader image to update the normal image:</span>
<a name="l01242"></a>01242 <span class="comment">- flip switch 1 on the SW9 on Rev 4 boards (SW8 on rev 3 boards) switch pack to &apos;off&apos;.  This is GPIO 0, and an LED</span>
<a name="l01243"></a>01243 <span class="comment">should come on indicating that the GPIO line is now high.  (The switch polarity</span>
<a name="l01244"></a>01244 <span class="comment">is reversed.)</span>
<a name="l01245"></a>01245 <span class="comment">- reset the board.  The failsafe bootloader image should now boot.  The bootloader</span>
<a name="l01246"></a>01246 <span class="comment">prompt should identify itself as the failsafe bootloader.</span>
<a name="l01247"></a>01247 <span class="comment">- follow the directions in the section above describing the bootloader update</span>
<a name="l01248"></a>01248 <span class="comment">- power board off, return switch 1 of the SW9 on Rev 4 boards (SW8 on rev 3 boards) switch pack to &apos;on&apos;, and turn</span>
<a name="l01249"></a>01249 <span class="comment">the board on.  The new bootloader image should now boot.</span>
<a name="l01250"></a>01250 <span class="comment"></span>
<a name="l01251"></a>01251 <span class="comment">&lt;h3&gt;To upgrade the bootloader with SPI NOR FLASH&lt;/h3&gt;</span>
<a name="l01252"></a>01252 <span class="comment">The SPI boot process requires a multi-stage boot process, either two or three</span>
<a name="l01253"></a>01253 <span class="comment">stages depending on the size of the L2 cache of the Octeon processor.</span>
<a name="l01254"></a>01254 <span class="comment"></span>
<a name="l01255"></a>01255 <span class="comment">Currently only CN70XX/CN71XX requires a three-stage boot process.</span>
<a name="l01256"></a>01256 <span class="comment"></span>
<a name="l01257"></a>01257 <span class="comment">The first stage is a file called @code spi-boot.bin @endcode . This file looks</span>
<a name="l01258"></a>01258 <span class="comment">for a valid stage 2 bootloader starting at offset 0x10000 (64KB) and loads it</span>
<a name="l01259"></a>01259 <span class="comment">into the L2 cache at address 0x81000000 and transfers control to the stage 2</span>
<a name="l01260"></a>01260 <span class="comment">bootloader. For CN73XX, CN78XX and CNF75XX the stage 2 bootloader is the final</span>
<a name="l01261"></a>01261 <span class="comment">stage.  For CN70XX, however, due to limitations of the L2 cache size, a</span>
<a name="l01262"></a>01262 <span class="comment">stage 2 bootloader is typically required.</span>
<a name="l01263"></a>01263 <span class="comment"></span>
<a name="l01264"></a>01264 <span class="comment">If the board has a TLV EEPROM then the generic SPI stage 2 bootloader can be</span>
<a name="l01265"></a>01265 <span class="comment">used, otherwise a custom stage 2 bootloader for that particular board is</span>
<a name="l01266"></a>01266 <span class="comment">required.</span>
<a name="l01267"></a>01267 <span class="comment"></span>
<a name="l01268"></a>01268 <span class="comment">The stage 2 bootloader will initialize DDR memory then load a stage 3 bootloader</span>
<a name="l01269"></a>01269 <span class="comment">into memory and transfer control to the stage 3 bootloader. If the SPI nor is</span>
<a name="l01270"></a>01270 <span class="comment">large enough there may be both a failsafe and a standard stage 3 bootloader.</span>
<a name="l01271"></a>01271 <span class="comment">In this case, the failsafe GPIO (typically 0) is checked to see if the standard</span>
<a name="l01272"></a>01272 <span class="comment">or failsafe bootloader should be loaded and control is transferred to that</span>
<a name="l01273"></a>01273 <span class="comment">bootloader.</span>
<a name="l01274"></a>01274 <span class="comment"></span>
<a name="l01275"></a>01275 <span class="comment">&lt;h4&gt;Upgrading the SPI bootloaders&lt;/h4&gt;.</span>
<a name="l01276"></a>01276 <span class="comment">The bootloaderupdate command has been enhanced in order to support SPI NOR.</span>
<a name="l01277"></a>01277 <span class="comment">The command will automatically detect which bootloader is to be installed</span>
<a name="l01278"></a>01278 <span class="comment">and will install it at the appropriate location in the SPI NOR.  The stage 1</span>
<a name="l01279"></a>01279 <span class="comment">bootloader is always installed at offset 0 and the stage 2 is typically</span>
<a name="l01280"></a>01280 <span class="comment">installed at offset 0x10000 (64K).</span>
<a name="l01281"></a>01281 <span class="comment"></span>
<a name="l01282"></a>01282 <span class="comment">To update the stage 1 bootloader use either tftp, fatload or some other command</span>
<a name="l01283"></a>01283 <span class="comment">to load the spi-boot.bin file into memory then issue the following command:</span>
<a name="l01284"></a>01284 <span class="comment"></span>
<a name="l01285"></a>01285 <span class="comment">@code</span>
<a name="l01286"></a>01286 <span class="comment"># bootloaderupdate spi</span>
<a name="l01287"></a>01287 <span class="comment">@endcode</span>
<a name="l01288"></a>01288 <span class="comment"></span>
<a name="l01289"></a>01289 <span class="comment">If the board lacks parallel NOR flash then the &quot;spi&quot; parameter may be ommitted.</span>
<a name="l01290"></a>01290 <span class="comment"></span>
<a name="l01291"></a>01291 <span class="comment">To update the stage 2 bootloader for a three-stage boot process the same command</span>
<a name="l01292"></a>01292 <span class="comment">may be used.  To update the failsafe stage 3 bootloader, use the</span>
<a name="l01293"></a>01293 <span class="comment">following command:</span>
<a name="l01294"></a>01294 <span class="comment"></span>
<a name="l01295"></a>01295 <span class="comment">@code</span>
<a name="l01296"></a>01296 <span class="comment"># bootloaderupdate spi failsafe</span>
<a name="l01297"></a>01297 <span class="comment">@endcode</span>
<a name="l01298"></a>01298 <span class="comment"></span>
<a name="l01299"></a>01299 <span class="comment">Updating the non-failsafe stage 3 bootloader uses the following command, where</span>
<a name="l01300"></a>01300 <span class="comment">the &quot;spi&quot; paramter may be ommitted if the board lacks a parallel NOR flash.</span>
<a name="l01301"></a>01301 <span class="comment"></span>
<a name="l01302"></a>01302 <span class="comment">@code</span>
<a name="l01303"></a>01303 <span class="comment"># bootloaderupdate spi</span>
<a name="l01304"></a>01304 <span class="comment">@endcode</span>
<a name="l01305"></a>01305 <span class="comment"></span>
<a name="l01306"></a>01306 <span class="comment">The bootloaderupdate command will issue a warning if the new bootloader is</span>
<a name="l01307"></a>01307 <span class="comment">larger than the old bootloader causing it to overwrite the beginning of</span>
<a name="l01308"></a>01308 <span class="comment">the next bootloader.  For example, if the new stage 2 bootloader is bigger than</span>
<a name="l01309"></a>01309 <span class="comment">the previous one, it may be required to update the stage 3 failsafe and normal</span>
<a name="l01310"></a>01310 <span class="comment">bootloader. Similarly, if the new stage 3 failsafe bootloader overwrites the</span>
<a name="l01311"></a>01311 <span class="comment">standard bootloader it will be required that the standard bootloader also be</span>
<a name="l01312"></a>01312 <span class="comment">updated.</span>
<a name="l01313"></a>01313 <span class="comment"></span>
<a name="l01314"></a>01314 <span class="comment">Currently the stage 1 bootloader lacks support for supporting a standard and</span>
<a name="l01315"></a>01315 <span class="comment">failsafe stage 2 or final stage bootloader.  Future releases of this SDK will</span>
<a name="l01316"></a>01316 <span class="comment">add this capability.</span>
<a name="l01317"></a>01317 <span class="comment"></span>
<a name="l01318"></a>01318 <span class="comment">Since this will require a larger stage 1 bootloader, the stage 1 will be broken</span>
<a name="l01319"></a>01319 <span class="comment">down into two parts.  The first 56-60K should always be reserved for the stage</span>
<a name="l01320"></a>01320 <span class="comment">1 bootloader in the SPI NOR flash, leaving 4-8K for environment variables to</span>
<a name="l01321"></a>01321 <span class="comment">be stored before the stage 2 bootloader.</span>
<a name="l01322"></a>01322 <span class="comment"></span>
<a name="l01323"></a>01323 <span class="comment"></span>
<a name="l01324"></a>01324 <span class="comment">@section board_support Supporting new boards (porting)</span>
<a name="l01325"></a>01325 <span class="comment"></span>
<a name="l01326"></a>01326 <span class="comment">It is very straightforward to add support for a new board to u-boot.  Hacking an existing</span>
<a name="l01327"></a>01327 <span class="comment">board configuration will cause problems, as the board type is used in many places to determine</span>
<a name="l01328"></a>01328 <span class="comment">how things should be configured.  The following is an outline of how to add support for a new board to u-boot.</span>
<a name="l01329"></a>01329 <span class="comment"></span>
<a name="l01330"></a>01330 <span class="comment"></span>
<a name="l01331"></a>01331 <span class="comment">- Add new board type to cvmx-app-init.h.  This should be added to the CVMX_BOARD_TYPE_CUST_PRIVATE_* section.</span>
<a name="l01332"></a>01332 <span class="comment">  This range is reserved for private use by customers, so the standard SDK will never use this range.</span>
<a name="l01333"></a>01333 <span class="comment">- Add board config file to u-boot/include/configs.  Start out by copying an existing configuration.</span>
<a name="l01334"></a>01334 <span class="comment">  Update prompt string, dram timing, and other configuration settings that differ from the source of the copy.</span>
<a name="l01335"></a>01335 <span class="comment">- add board directory to u-boot/board/octeon directory.  Again, start out by copying/renaming an existing configuration.</span>
<a name="l01336"></a>01336 <span class="comment">  Be sure to update setting of board type in these files, and to remove any code that doesn&apos;t apply to the new board.</span>
<a name="l01337"></a>01337 <span class="comment">- add config targets to u-boot/boards.cfg.</span>
<a name="l01338"></a>01338 <span class="comment">- add new board memory configuration to u-boot/arch/mips/cpu/lib_octeon_shared.c</span>
<a name="l01339"></a>01339 <span class="comment">- add board specific configuration to cvmx-helper-board.c.  U-boot, the simple executive, and Linux all use this file</span>
<a name="l01340"></a>01340 <span class="comment">  to get board specific configuration information.</span>
<a name="l01341"></a>01341 <span class="comment"></span>
<a name="l01342"></a>01342 <span class="comment"></span>
<a name="l01343"></a>01343 <span class="comment"></span>
<a name="l01344"></a>01344 <span class="comment">Cavium evaluation boards have some features (MCU and PAL for controlling clocks and voltages )</span>
<a name="l01345"></a>01345 <span class="comment">that provide flexible configuration that are usually not present on production boards.  The values</span>
<a name="l01346"></a>01346 <span class="comment">that are determined from these should be hard coded for boards that do not have them.  Also, all OCTEON</span>
<a name="l01347"></a>01347 <span class="comment">evaluation boards have a TWSI eeprom that stores board specific information such as serial number and MAC</span>
<a name="l01348"></a>01348 <span class="comment">addresses.  If this eeprom is missing from production boards then other means will need to be used to</span>
<a name="l01349"></a>01349 <span class="comment">store this information.</span>
<a name="l01350"></a>01350 <span class="comment"></span>
<a name="l01351"></a>01351 <span class="comment">@section se_api Simple Executive API</span>
<a name="l01352"></a>01352 <span class="comment">Support has been added to support a Simple Executive API for SE applications to</span>
<a name="l01353"></a>01353 <span class="comment">allow simple executive applications to read U-Boot environment variables as</span>
<a name="l01354"></a>01354 <span class="comment">well as simple file I/O.  The file I/O should be limited to small files that</span>
<a name="l01355"></a>01355 <span class="comment">are 64K or smaller due to the fact that there is an internal 64K bounce buffer</span>
<a name="l01356"></a>01356 <span class="comment">used in U-Boot.  File write operations beyond 64K are not supported and read</span>
<a name="l01357"></a>01357 <span class="comment">operations will become increasingly slow since each read past 64K will require</span>
<a name="l01358"></a>01358 <span class="comment">re-reading the entire file up to that point.  For example, reading a 256K file</span>
<a name="l01359"></a>01359 <span class="comment">will cause the bootloader to read 64K, then 128K, then 192K then 256K.  See the</span>
<a name="l01360"></a>01360 <span class="comment">uboot-seapi example program on its use.  Note that most bootloaders have this</span>
<a name="l01361"></a>01361 <span class="comment">option disabled.</span>
<a name="l01362"></a>01362 <span class="comment"></span>
<a name="l01363"></a>01363 <span class="comment">To enable this API for SE applications, define CONFIG_OCTEON_SE_NAPI in the</span>
<a name="l01364"></a>01364 <span class="comment">board&apos;s  configuration .h file under include/configs.</span>
<a name="l01365"></a>01365 <span class="comment"></span>
<a name="l01366"></a>01366 <span class="comment">@section limitations Limitations</span>
<a name="l01367"></a>01367 <span class="comment"></span>
<a name="l01368"></a>01368 <span class="comment">- U-boot is a 32 bit application, meaning pointers are 32 bits.  This</span>
<a name="l01369"></a>01369 <span class="comment">restricts what addresses U-boot can run from and what memory it has easy</span>
<a name="l01370"></a>01370 <span class="comment">access to.  Several assembly routines have been added to allow access to</span>
<a name="l01371"></a>01371 <span class="comment">hardware units, such as the UART.</span>
<a name="l01372"></a>01372 <span class="comment"></span>
<a name="l01373"></a>01373 <span class="comment">- OCTEON executive applications do not support returning to the bootloader</span>
<a name="l01374"></a>01374 <span class="comment">on application completion.</span>
<a name="l01375"></a>01375 <span class="comment"></span>
<a name="l01376"></a>01376 <span class="comment">@section serial_config</span>
<a name="l01377"></a>01377 <span class="comment">The u-boot &apos;loadb&apos; command supports serial download using the kermit</span>
<a name="l01378"></a>01378 <span class="comment">protocol, although it only supports a limited</span>
<a name="l01379"></a>01379 <span class="comment">subset of the protocol.  The following options should be set in the</span>
<a name="l01380"></a>01380 <span class="comment">.kermrc file for use with u-boot:</span>
<a name="l01381"></a>01381 <span class="comment"></span>
<a name="l01382"></a>01382 <span class="comment">@code</span>
<a name="l01383"></a>01383 <span class="comment">set modem type none</span>
<a name="l01384"></a>01384 <span class="comment">set line /dev/ttyUSB0  #Change this to match the serial device</span>
<a name="l01385"></a>01385 <span class="comment">set speed 115200</span>
<a name="l01386"></a>01386 <span class="comment">#set speed 460800   # Many USB serial adapters support 460800</span>
<a name="l01387"></a>01387 <span class="comment">set streaming off</span>
<a name="l01388"></a>01388 <span class="comment">set prefixing all</span>
<a name="l01389"></a>01389 <span class="comment">set flow xon/xoff</span>
<a name="l01390"></a>01390 <span class="comment">set carrier-watch off</span>
<a name="l01391"></a>01391 <span class="comment">robust</span>
<a name="l01392"></a>01392 <span class="comment"></span>
<a name="l01393"></a>01393 <span class="comment">Many USB serial adapters support 460800 bps, so this can be a very quick</span>
<a name="l01394"></a>01394 <span class="comment">way to load small files.  This is especially useful during early board</span>
<a name="l01395"></a>01395 <span class="comment">bringup when the UART may be the only way to load code.  Serial download</span>
<a name="l01396"></a>01396 <span class="comment">along with a failsafe bootloader can greatly speed up bootloader</span>
<a name="l01397"></a>01397 <span class="comment">development on new boards.</span>
<a name="l01398"></a>01398 <span class="comment"></span>
<a name="l01399"></a>01399 <span class="comment">@endcode</span>
<a name="l01400"></a>01400 <span class="comment"></span>
<a name="l01401"></a>01401 <span class="comment">@section console_config</span>
<a name="l01402"></a>01402 <span class="comment">The u-boot console supports multiple consoles being active simultaneously on</span>
<a name="l01403"></a>01403 <span class="comment">boards that support PCI or PCIE target support.  By default, the PCI console</span>
<a name="l01404"></a>01404 <span class="comment">will be active for stdin only.  This is due to the fact that stdout will block</span>
<a name="l01405"></a>01405 <span class="comment">if no PCI console is connected.</span>
<a name="l01406"></a>01406 <span class="comment"></span>
<a name="l01407"></a>01407 <span class="comment">To enable the PCI console output, at any time use the following commands:</span>
<a name="l01408"></a>01408 <span class="comment"></span>
<a name="l01409"></a>01409 <span class="comment">@code</span>
<a name="l01410"></a>01410 <span class="comment">setenv stdin serial,pci,bootoct</span>
<a name="l01411"></a>01411 <span class="comment">setenv stdout serial,pci</span>
<a name="l01412"></a>01412 <span class="comment">setenv stderr serial,pci</span>
<a name="l01413"></a>01413 <span class="comment">@endcode</span>
<a name="l01414"></a>01414 <span class="comment"></span>
<a name="l01415"></a>01415 <span class="comment">This enables output to be sent to both the serial console and the pci console.</span>
<a name="l01416"></a>01416 <span class="comment">For output to the pci console only, remove serial.</span>
<a name="l01417"></a>01417 <span class="comment"></span>
<a name="l01418"></a>01418 <span class="comment">stdin by default supports serial, pci, and bootoct.  bootoct is used by a number</span>
<a name="l01419"></a>01419 <span class="comment">of utilities like oct-pci-bootcmd, oct-pci-load and several others.  It is an</span>
<a name="l01420"></a>01420 <span class="comment">alternate method of entering commands that will likely go away in the near future</span>
<a name="l01421"></a>01421 <span class="comment">in favor of the PCI console.</span>
<a name="l01422"></a>01422 <span class="comment"></span>
<a name="l01423"></a>01423 <span class="comment">@section u-boot_applications</span>
<a name="l01424"></a>01424 <span class="comment">U-Boot supports native applications which are binaries that are able to call</span>
<a name="l01425"></a>01425 <span class="comment">a number of exported functions.  This support has been added to the OCTEON</span>
<a name="l01426"></a>01426 <span class="comment">U-Boot but there are a number of differences in the way that it works.</span>
<a name="l01427"></a>01427 <span class="comment">Most of these differences are hidden from both the user and the developer.</span>
<a name="l01428"></a>01428 <span class="comment"></span>
<a name="l01429"></a>01429 <span class="comment">For one thing, U-Boot applications run in virtual memory like U-Boot itself.</span>
<a name="l01430"></a>01430 <span class="comment">Unlike U-Boot, however, the memory address space is different.</span>
<a name="l01431"></a>01431 <span class="comment"></span>
<a name="l01432"></a>01432 <span class="comment">When the go command is used to start a native application, the go command first</span>
<a name="l01433"></a>01433 <span class="comment">checks to see if the special U-Boot native application header is present or</span>
<a name="l01434"></a>01434 <span class="comment">not.  The header contains information such as the virtual address where the</span>
<a name="l01435"></a>01435 <span class="comment">application starts and the start and end addresses of the various segments.</span>
<a name="l01436"></a>01436 <span class="comment"></span>
<a name="l01437"></a>01437 <span class="comment">If it is found then it will attempt to allocate memory, first from</span>
<a name="l01438"></a>01438 <span class="comment">memory normally unavailable to 32-bit applications if possible.  A named block</span>
<a name="l01439"></a>01439 <span class="comment">named &quot;u-boot-app&quot; is used.</span>
<a name="l01440"></a>01440 <span class="comment"></span>
<a name="l01441"></a>01441 <span class="comment">The go command figures out the amount of space needed to hold the entire</span>
<a name="l01442"></a>01442 <span class="comment">application including its BSS segment and rounds it up to a page size where</span>
<a name="l01443"></a>01443 <span class="comment">the entire application will fit in either one or two pages.  If, for example,</span>
<a name="l01444"></a>01444 <span class="comment">an application is 17,992 bytes then two 16K pages will be used and 32K will be</span>
<a name="l01445"></a>01445 <span class="comment">allocated.</span>
<a name="l01446"></a>01446 <span class="comment"></span>
<a name="l01447"></a>01447 <span class="comment">Next the memory is mapped to the virtual address specified in the header which</span>
<a name="l01448"></a>01448 <span class="comment">is typically 0xD0000000.  Note that the starting virtual address must not</span>
<a name="l01449"></a>01449 <span class="comment">cross a page boundary and it must not overlap with U-Boot.  Currently addresses</span>
<a name="l01450"></a>01450 <span class="comment">in the range of 0xC0100000 through DFFFF000 are supported though the default</span>
<a name="l01451"></a>01451 <span class="comment">address of 0xD0000000 provides the least chance of any issues.</span>
<a name="l01452"></a>01452 <span class="comment"></span>
<a name="l01453"></a>01453 <span class="comment">The application, up until the bss segment, is copied into the virtual memory</span>
<a name="l01454"></a>01454 <span class="comment">and the bss segment is initialized to zero.</span>
<a name="l01455"></a>01455 <span class="comment"></span>
<a name="l01456"></a>01456 <span class="comment">Several fields in the application header are filled in by U-Boot to help assist</span>
<a name="l01457"></a>01457 <span class="comment">the application.</span>
<a name="l01458"></a>01458 <span class="comment"></span>
<a name="l01459"></a>01459 <span class="comment">Normally the application would start to search for a special signature for</span>
<a name="l01460"></a>01460 <span class="comment">the native API starting at the stack pointer.  Since this is limited to 3MB it</span>
<a name="l01461"></a>01461 <span class="comment">may not cover the heap and find the data structure.  Due to this, the address</span>
<a name="l01462"></a>01462 <span class="comment">of the data structure is copied into the application header and the starting</span>
<a name="l01463"></a>01463 <span class="comment">search location is set to this address.</span>
<a name="l01464"></a>01464 <span class="comment"></span>
<a name="l01465"></a>01465 <span class="comment">There are also version fields, both for the application and the bootloader to</span>
<a name="l01466"></a>01466 <span class="comment">support backward and forward compatibility.</span>
<a name="l01467"></a>01467 <span class="comment"></span>
<a name="l01468"></a>01468 <span class="comment">After the application returns control back to U-Boot the virtual to physical</span>
<a name="l01469"></a>01469 <span class="comment">mapping is removed and the memory block is freed.</span>
<a name="l01470"></a>01470 <span class="comment"></span>
<a name="l01471"></a>01471 <span class="comment">All of this support is handled under the covers so it should be transparent to</span>
<a name="l01472"></a>01472 <span class="comment">both the U-Boot user and the application developer.  The only other thing to be</span>
<a name="l01473"></a>01473 <span class="comment">aware of is that like U-Boot memory addresses are not physical addresses.</span>
<a name="l01474"></a>01474 <span class="comment"></span>
<a name="l01475"></a>01475 <span class="comment">Memory allocated using malloc will be allocated from U-Boot&apos;s heap which is</span>
<a name="l01476"></a>01476 <span class="comment">typically initialized to have 12MB available.  Similarly, the application</span>
<a name="l01477"></a>01477 <span class="comment">inherits U-Boot&apos;s stack.  The cvmx_bootmem allocation routines are safe to use</span>
<a name="l01478"></a>01478 <span class="comment">but should be freed before exiting.</span>
<a name="l01479"></a>01479 <span class="comment"></span>
<a name="l01480"></a>01480 <span class="comment">Before exiting it is imparative that U-Boot not have any pointers or references</span>
<a name="l01481"></a>01481 <span class="comment">to memory locations within the app since as soon as it exits the virtual</span>
<a name="l01482"></a>01482 <span class="comment">mapping will disappear.  This should make it easy to discover if any crashes</span>
<a name="l01483"></a>01483 <span class="comment">are caused due to this.</span>
<a name="l01484"></a>01484 <span class="comment"></span>
<a name="l01485"></a>01485 <span class="comment">All applications should use the mips-octeon.lds linker script found in the</span>
<a name="l01486"></a>01486 <span class="comment">examples/api and examples/standalone directories.  They also must use the crt0.S</span>
<a name="l01487"></a>01487 <span class="comment">file in examples/api as well since this contains all of the header and support</span>
<a name="l01488"></a>01488 <span class="comment">code.  The examples/api/octeon.c file provides several library files that</span>
<a name="l01489"></a>01489 <span class="comment">are missing due to architectural specific versions of memcmp, memset, memcpy,</span>
<a name="l01490"></a>01490 <span class="comment">hw_watchdog_reset, get_tbclk and crc32.</span>
<a name="l01491"></a>01491 <span class="comment"></span>
<a name="l01492"></a>01492 <span class="comment">In order to enable the native API support add</span>
<a name="l01493"></a>01493 <span class="comment">@code</span>
<a name="l01494"></a>01494 <span class="comment">#define CONFIG_API</span>
<a name="l01495"></a>01495 <span class="comment">@endcode</span>
<a name="l01496"></a>01496 <span class="comment">to the board configuration header file.</span>
<a name="l01497"></a>01497 <span class="comment"></span>
<a name="l01498"></a>01498 <span class="comment">Currently it is only enabled in the simulator and the Embedded Planet EP6300C</span>
<a name="l01499"></a>01499 <span class="comment">board.  This may be enabled in additional boards in the future.  In order to</span>
<a name="l01500"></a>01500 <span class="comment">use it with the demo application use the following command:</span>
<a name="l01501"></a>01501 <span class="comment"></span>
<a name="l01502"></a>01502 <span class="comment">@code</span>
<a name="l01503"></a>01503 <span class="comment">oct-sim examples/api/demo.bin -noperf -uart0=1234 -quiet</span>
<a name="l01504"></a>01504 <span class="comment">@endcode</span>
<a name="l01505"></a>01505 <span class="comment"></span>
<a name="l01506"></a>01506 <span class="comment">Then telnet to port 1234.  Press return immediately to prevent it from</span>
<a name="l01507"></a>01507 <span class="comment">automatically starting the application then type:</span>
<a name="l01508"></a>01508 <span class="comment"></span>
<a name="l01509"></a>01509 <span class="comment">@code</span>
<a name="l01510"></a>01510 <span class="comment">go 0x10000000</span>
<a name="l01511"></a>01511 <span class="comment">@endcode</span>
<a name="l01512"></a>01512 <span class="comment"></span>
<a name="l01513"></a>01513 <span class="comment">This will start the demo application.  Failure to press ENTER early enough will</span>
<a name="l01514"></a>01514 <span class="comment">cause U-Boot to crash since demo.bin is not compatible with simple exec.</span>
<a name="l01515"></a>01515 <span class="comment"></span>
<a name="l01516"></a>01516 <span class="comment">If support is added to a board the command to start the application is:</span>
<a name="l01517"></a>01517 <span class="comment"></span>
<a name="l01518"></a>01518 <span class="comment">@code</span>
<a name="l01519"></a>01519 <span class="comment">go $(fileaddr)</span>
<a name="l01520"></a>01520 <span class="comment">@endcode</span>
<a name="l01521"></a>01521 <span class="comment"></span>
<a name="l01522"></a>01522 <span class="comment">Do not specify the virtual address in the go command.  The virtual address will</span>
<a name="l01523"></a>01523 <span class="comment">be automatically calculated from the header.</span>
<a name="l01524"></a>01524 <span class="comment">*/</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
