---
outline: 2
---

# Arquivo de Registradores

## Topologia

![alt text](/public/images/reference/report_components/module_register_file.drawio.svg)

## Interface gen√©rica

::: danger TO DO

Work in progress.

:::

## Interface de portas

### `clock` <Badge type="success" text="INPUT" />

Entrada do sinal de clock.

- Tipo: `std_logic`

::: danger TO DO

Work in progress.

:::

## Usagem

::: danger TO DO

Work in progress.

:::

## Diagrama RTL

<pan-container>

![Diagrama de RTL do Arquivo de Registradores](/images/reference/components/module_register_file_netlist.svg){.w-full .dark-invert}

</pan-container>

## Casos de teste

::: danger TO DO

```md
### Caso 1 <Badge type="info" text="tb_module_register_file_case_1" />

Forma de onda:

<pan-container :grid="false">

![Forma de onda do caso de teste 1 do Arquivo de Registradores](/images/reference/components/tb_module_register_file_case_1.svg){.w-full .dark-invert}

</pan-container>

```

:::
