=====
SETUP
-2.805
11.720
8.915
display/rst_data_wren_s0
1.654
2.112
display/bram_wr_addr_6_s1
3.437
4.469
display/n265_s0
6.259
7.217
display/n266_s0
7.217
7.274
display/n267_s0
7.274
7.331
display/n268_s0
7.331
7.388
display/n269_s0
7.388
7.445
display/n270_s0
7.445
7.502
display/n271_s0
7.502
7.559
display/n272_s0
7.559
7.613
display/bram_rd_clk_en_s2
8.560
9.362
display/dual_port_ram/gowin_add_lut2_BLKSELB_sdpb_inst_0
9.787
10.589
display/dual_port_ram/sdpb_inst_0
11.720
=====
SETUP
-2.468
11.383
8.915
display/rst_data_wren_s0
1.654
2.112
display/bram_wr_addr_6_s1
3.437
4.469
display/n265_s0
6.259
7.217
display/n266_s0
7.217
7.274
display/n267_s0
7.274
7.331
display/n268_s0
7.331
7.388
display/n269_s0
7.388
7.445
display/n270_s0
7.445
7.502
display/n271_s0
7.502
7.559
display/n272_s0
7.559
7.613
display/bram_rd_clk_en_s2
8.560
9.362
display/dual_port_ram/gowin_add_lut2_BLKSELB_sdpb_inst_1
9.787
10.589
display/dual_port_ram/sdpb_inst_1
11.383
=====
SETUP
-1.009
10.068
9.059
display/rst_data_wren_s0
1.654
2.112
display/bram_wr_addr_6_s1
3.437
4.469
display/n265_s0
6.259
7.217
display/n266_s0
7.217
7.274
display/n267_s0
7.274
7.331
display/n268_s0
7.331
7.388
display/n269_s0
7.388
7.445
display/n270_s0
7.445
7.502
display/n271_s0
7.502
7.559
display/n272_s0
7.559
7.613
display/bram_rd_clk_en_s2
8.560
9.362
display/dual_port_ram/dff_inst_0
10.068
=====
SETUP
0.060
9.050
9.111
adc/waiting_state_count_14_s0
1.654
2.112
adc/n138_s8
2.451
3.512
adc/n138_s3
3.931
4.963
adc/n138_s2
5.768
6.394
adc/n138_s1
7.219
8.245
adc/waiting_state_count_1_s0
9.050
=====
SETUP
0.060
9.050
9.111
adc/waiting_state_count_14_s0
1.654
2.112
adc/n138_s8
2.451
3.512
adc/n138_s3
3.931
4.963
adc/n138_s2
5.768
6.394
adc/n138_s1
7.219
8.245
adc/waiting_state_count_2_s0
9.050
=====
SETUP
0.060
9.050
9.111
adc/waiting_state_count_14_s0
1.654
2.112
adc/n138_s8
2.451
3.512
adc/n138_s3
3.931
4.963
adc/n138_s2
5.768
6.394
adc/n138_s1
7.219
8.245
adc/waiting_state_count_3_s0
9.050
=====
SETUP
0.060
9.050
9.111
adc/waiting_state_count_14_s0
1.654
2.112
adc/n138_s8
2.451
3.512
adc/n138_s3
3.931
4.963
adc/n138_s2
5.768
6.394
adc/n138_s1
7.219
8.245
adc/waiting_state_count_4_s0
9.050
=====
SETUP
0.060
9.050
9.111
adc/waiting_state_count_14_s0
1.654
2.112
adc/n138_s8
2.451
3.512
adc/n138_s3
3.931
4.963
adc/n138_s2
5.768
6.394
adc/n138_s1
7.219
8.245
adc/waiting_state_count_5_s0
9.050
=====
SETUP
0.060
9.050
9.111
adc/waiting_state_count_14_s0
1.654
2.112
adc/n138_s8
2.451
3.512
adc/n138_s3
3.931
4.963
adc/n138_s2
5.768
6.394
adc/n138_s1
7.219
8.245
adc/waiting_state_count_12_s0
9.050
=====
SETUP
0.060
9.050
9.111
adc/waiting_state_count_14_s0
1.654
2.112
adc/n138_s8
2.451
3.512
adc/n138_s3
3.931
4.963
adc/n138_s2
5.768
6.394
adc/n138_s1
7.219
8.245
adc/waiting_state_count_13_s0
9.050
=====
SETUP
0.060
9.050
9.111
adc/waiting_state_count_14_s0
1.654
2.112
adc/n138_s8
2.451
3.512
adc/n138_s3
3.931
4.963
adc/n138_s2
5.768
6.394
adc/n138_s1
7.219
8.245
adc/waiting_state_count_14_s0
9.050
=====
SETUP
0.060
9.050
9.111
adc/waiting_state_count_14_s0
1.654
2.112
adc/n138_s8
2.451
3.512
adc/n138_s3
3.931
4.963
adc/n138_s2
5.768
6.394
adc/n138_s1
7.219
8.245
adc/waiting_state_count_15_s0
9.050
=====
SETUP
0.060
9.050
9.111
adc/waiting_state_count_14_s0
1.654
2.112
adc/n138_s8
2.451
3.512
adc/n138_s3
3.931
4.963
adc/n138_s2
5.768
6.394
adc/n138_s1
7.219
8.245
adc/waiting_state_count_16_s0
9.050
=====
SETUP
0.060
9.050
9.111
adc/waiting_state_count_14_s0
1.654
2.112
adc/n138_s8
2.451
3.512
adc/n138_s3
3.931
4.963
adc/n138_s2
5.768
6.394
adc/n138_s1
7.219
8.245
adc/waiting_state_count_17_s0
9.050
=====
SETUP
0.062
9.049
9.111
adc/waiting_state_count_14_s0
1.654
2.112
adc/n138_s8
2.451
3.512
adc/n138_s3
3.931
4.963
adc/n138_s2
5.768
6.394
adc/n138_s1
7.219
8.245
adc/waiting_state_count_24_s0
9.049
=====
SETUP
0.062
9.049
9.111
adc/waiting_state_count_14_s0
1.654
2.112
adc/n138_s8
2.451
3.512
adc/n138_s3
3.931
4.963
adc/n138_s2
5.768
6.394
adc/n138_s1
7.219
8.245
adc/waiting_state_count_25_s0
9.049
=====
SETUP
0.062
9.049
9.111
adc/waiting_state_count_14_s0
1.654
2.112
adc/n138_s8
2.451
3.512
adc/n138_s3
3.931
4.963
adc/n138_s2
5.768
6.394
adc/n138_s1
7.219
8.245
adc/waiting_state_count_26_s0
9.049
=====
SETUP
0.062
9.049
9.111
adc/waiting_state_count_14_s0
1.654
2.112
adc/n138_s8
2.451
3.512
adc/n138_s3
3.931
4.963
adc/n138_s2
5.768
6.394
adc/n138_s1
7.219
8.245
adc/waiting_state_count_27_s0
9.049
=====
SETUP
0.062
9.049
9.111
adc/waiting_state_count_14_s0
1.654
2.112
adc/n138_s8
2.451
3.512
adc/n138_s3
3.931
4.963
adc/n138_s2
5.768
6.394
adc/n138_s1
7.219
8.245
adc/waiting_state_count_28_s0
9.049
=====
SETUP
0.062
9.049
9.111
adc/waiting_state_count_14_s0
1.654
2.112
adc/n138_s8
2.451
3.512
adc/n138_s3
3.931
4.963
adc/n138_s2
5.768
6.394
adc/n138_s1
7.219
8.245
adc/waiting_state_count_29_s0
9.049
=====
SETUP
0.065
9.046
9.111
adc/waiting_state_count_14_s0
1.654
2.112
adc/n138_s8
2.451
3.512
adc/n138_s3
3.931
4.963
adc/n138_s2
5.768
6.394
adc/n138_s1
7.219
8.245
adc/waiting_state_count_18_s0
9.046
=====
SETUP
0.065
9.046
9.111
adc/waiting_state_count_14_s0
1.654
2.112
adc/n138_s8
2.451
3.512
adc/n138_s3
3.931
4.963
adc/n138_s2
5.768
6.394
adc/n138_s1
7.219
8.245
adc/waiting_state_count_19_s0
9.046
=====
SETUP
0.065
9.046
9.111
adc/waiting_state_count_14_s0
1.654
2.112
adc/n138_s8
2.451
3.512
adc/n138_s3
3.931
4.963
adc/n138_s2
5.768
6.394
adc/n138_s1
7.219
8.245
adc/waiting_state_count_20_s0
9.046
=====
SETUP
0.065
9.046
9.111
adc/waiting_state_count_14_s0
1.654
2.112
adc/n138_s8
2.451
3.512
adc/n138_s3
3.931
4.963
adc/n138_s2
5.768
6.394
adc/n138_s1
7.219
8.245
adc/waiting_state_count_21_s0
9.046
=====
SETUP
0.070
9.041
9.111
adc/waiting_state_count_14_s0
1.654
2.112
adc/n138_s8
2.451
3.512
adc/n138_s3
3.931
4.963
adc/n138_s2
5.768
6.394
adc/n138_s1
7.219
8.245
adc/waiting_state_count_22_s0
9.041
=====
HOLD
0.708
2.302
1.595
adc/waiting_state_count_0_s0
1.595
1.928
adc/n137_s2
1.930
2.302
adc/waiting_state_count_0_s0
2.302
=====
HOLD
0.710
2.305
1.595
adc/adc_state_0_s1
1.595
1.928
adc/n176_s21
1.933
2.305
adc/adc_state_0_s1
2.305
=====
HOLD
0.710
2.283
1.573
display/y_Count_0_s3
1.573
1.906
display/n71_s3
1.911
2.283
display/y_Count_0_s3
2.283
=====
HOLD
0.710
2.283
1.573
display/y_Count_1_s1
1.573
1.906
display/n70_s1
1.911
2.283
display/y_Count_1_s1
2.283
=====
HOLD
0.711
2.306
1.595
adc/adc_state_1_s1
1.595
1.928
adc/n175_s21
1.934
2.306
adc/adc_state_1_s1
2.306
=====
HOLD
0.711
2.284
1.573
display/y_Count_9_s1
1.573
1.906
display/n62_s1
1.912
2.284
display/y_Count_9_s1
2.284
=====
HOLD
0.712
2.285
1.573
display/y_Count_6_s1
1.573
1.906
display/n65_s1
1.913
2.285
display/y_Count_6_s1
2.285
=====
HOLD
0.729
2.323
1.595
adc/waiting_state_count_2_s0
1.595
1.928
adc/n135_s
1.929
2.323
adc/waiting_state_count_2_s0
2.323
=====
HOLD
0.729
2.323
1.595
adc/adc_mem_addr_count_2_s0
1.595
1.928
adc/n68_s
1.929
2.323
adc/adc_mem_addr_count_2_s0
2.323
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_6_s0
1.595
1.928
adc/n131_s
1.930
2.324
adc/waiting_state_count_6_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_8_s0
1.595
1.928
adc/n129_s
1.930
2.324
adc/waiting_state_count_8_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_12_s0
1.595
1.928
adc/n125_s
1.930
2.324
adc/waiting_state_count_12_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_14_s0
1.595
1.928
adc/n123_s
1.930
2.324
adc/waiting_state_count_14_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_18_s0
1.595
1.928
adc/n119_s
1.930
2.324
adc/waiting_state_count_18_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_20_s0
1.595
1.928
adc/n117_s
1.930
2.324
adc/waiting_state_count_20_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_24_s0
1.595
1.928
adc/n113_s
1.930
2.324
adc/waiting_state_count_24_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_26_s0
1.595
1.928
adc/n111_s
1.930
2.324
adc/waiting_state_count_26_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_30_s0
1.595
1.928
adc/n107_s
1.930
2.324
adc/waiting_state_count_30_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/adc_mem_addr_count_6_s0
1.595
1.928
adc/n64_s
1.930
2.324
adc/adc_mem_addr_count_6_s0
2.324
=====
HOLD
0.730
2.324
1.595
display/rst_frame_buffer_count_7_s0
1.595
1.928
display/n330_s
1.930
2.324
display/rst_frame_buffer_count_7_s0
2.324
=====
HOLD
0.731
2.325
1.595
display/rst_frame_buffer_count_3_s0
1.595
1.928
display/n334_s
1.931
2.325
display/rst_frame_buffer_count_3_s0
2.325
=====
HOLD
0.731
2.325
1.595
display/rst_frame_buffer_count_9_s0
1.595
1.928
display/n328_s
1.931
2.325
display/rst_frame_buffer_count_9_s0
2.325
=====
HOLD
0.731
2.325
1.595
display/rst_frame_buffer_count_13_s0
1.595
1.928
display/n324_s
1.931
2.325
display/rst_frame_buffer_count_13_s0
2.325
=====
HOLD
0.732
2.305
1.573
display/x_Count_3_s0
1.573
1.906
display/n36_s
1.911
2.305
display/x_Count_3_s0
2.305
=====
HOLD
0.732
2.305
1.573
display/x_Count_7_s0
1.573
1.906
display/n32_s
1.911
2.305
display/x_Count_7_s0
2.305
