<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ramcore.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="test_ram_bank.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="test_ram_bank.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_ram_bank.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="test_ram_bank.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="test_ram_bank.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="test_ram_bank.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_ram_bank_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="test_ram_bank_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ram_bank_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_ram_bank_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_ram_bank_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="test_ram_bank_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="test_ram_bank_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1411744516" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1411744516">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1411744567" xil_pn:in_ck="-6857427873950583151" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1411744567">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ram.v"/>
      <outfile xil_pn:name="../test_ram.v"/>
      <outfile xil_pn:name="test_ram_2.v"/>
    </transform>
    <transform xil_pn:end_ts="1411744519" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8704704619057319921" xil_pn:start_ts="1411744519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411744519" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4463170349533481633" xil_pn:start_ts="1411744519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411744519" xil_pn:in_ck="3988140941350358192" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7764429382351443846" xil_pn:start_ts="1411744519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/ramcore.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ramcore.v"/>
    </transform>
    <transform xil_pn:end_ts="1411744567" xil_pn:in_ck="-6869684688665605875" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1411744567">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ram.v"/>
      <outfile xil_pn:name="../test_ram.v"/>
      <outfile xil_pn:name="ipcore_dir/ramcore.v"/>
      <outfile xil_pn:name="test_ram_2.v"/>
    </transform>
    <transform xil_pn:end_ts="1411744569" xil_pn:in_ck="-6869684688665605875" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7112093699953487831" xil_pn:start_ts="1411744567">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_ram_bank_beh.prj"/>
      <outfile xil_pn:name="test_ram_bank_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1411744569" xil_pn:in_ck="-5403122136872420183" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3225289314862909388" xil_pn:start_ts="1411744569">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_ram_bank_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1411744174" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1411744173">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1411744174" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1925191687377021089" xil_pn:start_ts="1411744174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411744277" xil_pn:in_ck="3988140941350358192" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7764429382351443846" xil_pn:start_ts="1411744277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/ramcore.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ramcore.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411744174" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8704704619057319921" xil_pn:start_ts="1411744174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411744174" xil_pn:in_ck="2481442548594965791" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-8458126479482839362" xil_pn:start_ts="1411744174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411744174" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5248989469462500368" xil_pn:start_ts="1411744174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411744477" xil_pn:in_ck="-3977450487238074823" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="-6306050341587195092" xil_pn:start_ts="1411744473">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="test_ram_bank.lso"/>
      <outfile xil_pn:name="test_ram_bank.prj"/>
      <outfile xil_pn:name="test_ram_bank.syr"/>
      <outfile xil_pn:name="test_ram_bank.xst"/>
      <outfile xil_pn:name="test_ram_bank_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1411744460" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5930459472369483036" xil_pn:start_ts="1411744460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
