	component nios_sys is
		port (
			clk_clk                   : in  std_logic                    := 'X';             -- clk
			pio_button_export         : in  std_logic                    := 'X';             -- export
			pio_leds_export           : out std_logic_vector(7 downto 0);                    -- export
			pio_lis3dh_export         : in  std_logic_vector(1 downto 0) := (others => 'X'); -- export
			pll_locked_conduit_export : out std_logic;                                       -- export
			reset_reset_n             : in  std_logic                    := 'X';             -- reset_n
			spi_lis3dh_MISO           : in  std_logic                    := 'X';             -- MISO
			spi_lis3dh_MOSI           : out std_logic;                                       -- MOSI
			spi_lis3dh_SCLK           : out std_logic;                                       -- SCLK
			spi_lis3dh_SS_n           : out std_logic                                        -- SS_n
		);
	end component nios_sys;

