{"pipreg": [[{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 1, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 2, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 1, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 0, "immediate": 6, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 6, "address_c": 10, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 3, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 2, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 1]}, {"ins_type": "I", "pc": 1, "immediate": 255, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 31, "address_c": 2, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 0, "immediate": 6, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 6, "address_c": 10, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 4, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 3, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "auipc", "pc": 2, "immediate": 0, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 1, "immediate": 255, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 31, "address_c": 2, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 0, "immediate": 6, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 6, "address_c": 10, "reg_id": 10, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0]}], [{"ins_type": "None", "pc": 5, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 4, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 3, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "auipc", "pc": 2, "immediate": 0, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 1, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 1, "immediate": 255, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 31, "address_c": 2, "reg_id": 2, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1]}], [{"ins_type": "None", "pc": 5, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 4, "immediate": 88, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 24, "address_c": 1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 3, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "auipc", "pc": 2, "immediate": 0, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 1, "reg_id": 1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0]}], [{"ins_type": "None", "pc": 6, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 5, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 4, "immediate": 88, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 24, "address_c": 1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 3, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 0, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 6, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 5, "immediate": -8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 24, "address_c": 2, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 4, "immediate": 88, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 24, "address_c": 1, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 5, "immediate": -8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 24, "address_c": 2, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 4, "immediate": 88, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 24, "address_c": 1, "reg_id": 1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 5, "immediate": -8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 24, "address_c": 2, "reg_id": 2, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1]}], [{"ins_type": "None", "pc": 8, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 9, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 8, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 10, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 9, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 8, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 5, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 10, "address_c": 0, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": 4, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1, 1], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 9, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 8, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 5, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 10, "address_c": 0, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 9, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 8, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 5, "reg_id": 5, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1]}], [{"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 9, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 7, "reg_id": 7, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1]}], [{"ins_type": "None", "pc": 12, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 10, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 17, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "jal", "pc": 15, "immediate": -40, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 14, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 10, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 5, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jal", "pc": 15, "immediate": -40, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 1, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 14, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 10, "reg_id": 10, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1]}], [{"ins_type": "None", "pc": 6, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 5, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jal", "pc": 15, "immediate": -40, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 1, "reg_id": 1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 6, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 5, "immediate": -8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 24, "address_c": 2, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 5, "immediate": -8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 24, "address_c": 2, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 5, "immediate": -8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 24, "address_c": 2, "reg_id": 2, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1]}], [{"ins_type": "None", "pc": 8, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 9, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 8, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 10, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 9, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 8, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 5, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 10, "address_c": 0, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": 4, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 1], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 9, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 8, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 5, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 10, "address_c": 0, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 9, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 8, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 5, "reg_id": 5, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0]}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 9, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 7, "reg_id": 7, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1]}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 5, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 10, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 6, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 5, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "jal", "pc": 15, "immediate": -40, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 14, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 10, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 6, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 5, "immediate": -8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 24, "address_c": 2, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "jal", "pc": 15, "immediate": -40, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 1, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 14, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 10, "reg_id": 10, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0]}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 5, "immediate": -8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 24, "address_c": 2, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "jal", "pc": 15, "immediate": -40, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 1, "reg_id": 1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 5, "immediate": -8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 24, "address_c": 2, "reg_id": 2, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1]}], [{"ins_type": "None", "pc": 8, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 9, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 8, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 10, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 1, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 9, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 8, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 5, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 10, "address_c": 0, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": 4, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 1, 1], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 9, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 8, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 5, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 10, "address_c": 0, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 9, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 8, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 5, "reg_id": 5, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1]}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 9, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 7, "reg_id": 7, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1]}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 5, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 10, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 6, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 5, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "jal", "pc": 15, "immediate": -40, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 14, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 10, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 6, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 5, "immediate": -8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 24, "address_c": 2, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "jal", "pc": 15, "immediate": -40, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 1, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 14, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 10, "reg_id": 10, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1]}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 5, "immediate": -8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 24, "address_c": 2, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "jal", "pc": 15, "immediate": -40, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 1, "reg_id": 1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 5, "immediate": -8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 24, "address_c": 2, "reg_id": 2, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1]}], [{"ins_type": "None", "pc": 8, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 9, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 8, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 10, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 9, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 8, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 5, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 10, "address_c": 0, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": 4, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 1], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 9, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 8, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 5, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 10, "address_c": 0, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 9, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 8, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 5, "reg_id": 5, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 9, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 7, "reg_id": 7, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1]}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 5, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 10, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 6, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 5, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "jal", "pc": 15, "immediate": -40, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 14, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 10, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 6, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 5, "immediate": -8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 24, "address_c": 2, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "jal", "pc": 15, "immediate": -40, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 1, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 14, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 10, "reg_id": 10, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 5, "immediate": -8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 24, "address_c": 2, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "jal", "pc": 15, "immediate": -40, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 1, "reg_id": 1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 5, "immediate": -8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 24, "address_c": 2, "reg_id": 2, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1]}], [{"ins_type": "None", "pc": 8, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 9, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 8, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 10, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 9, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 8, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 5, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 10, "address_c": 0, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": 4, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 9, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 8, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 5, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 10, "address_c": 0, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 9, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 8, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 5, "reg_id": 5, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1]}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 9, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 7, "reg_id": 7, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1]}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 5, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 10, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 6, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 5, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "jal", "pc": 15, "immediate": -40, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 14, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 10, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 6, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 5, "immediate": -8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 24, "address_c": 2, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "jal", "pc": 15, "immediate": -40, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 1, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 14, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 10, "reg_id": 10, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1]}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 5, "immediate": -8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 24, "address_c": 2, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "jal", "pc": 15, "immediate": -40, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 1, "reg_id": 1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 5, "immediate": -8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 24, "address_c": 2, "reg_id": 2, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1]}], [{"ins_type": "None", "pc": 8, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 9, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 8, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 10, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 1, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 9, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 8, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 5, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 10, "address_c": 0, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 6, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 1, "address_c": 4, "reg_id": 4, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 1, 1], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 9, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 8, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 5, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 2, "address_b": 10, "address_c": 0, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 9, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 8, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 31, "address_c": 5, "reg_id": 5, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 9, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 7, "reg_id": 7, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1]}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 12, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 10, "immediate": 16, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 7, "address_c": 16, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 12, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 11, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 10, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]}, {"ins_type": "I", "pc": 12, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 8, "address_c": 2, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 11, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 10, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "jalr", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 12, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 8, "address_c": 2, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 11, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 10, "reg_id": 10, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1]}], [{"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jalr", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 12, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 8, "address_c": 2, "reg_id": 2, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1]}], [{"ins_type": "None", "pc": 17, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jalr", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0]}], [{"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 17, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 0, "address_c": 6, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 19, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 0, "address_c": 10, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 0, "address_c": 6, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 20, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 19, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 18, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 4, "address_c": 1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 0, "address_c": 10, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 0, "address_c": 6, "reg_id": 6, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1]}], [{"ins_type": "None", "pc": 21, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 20, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 19, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 8, "address_c": 2, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 4, "address_c": 1, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 0, "address_c": 10, "reg_id": 10, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 22, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 21, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 9, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 6, "address_c": 10, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 19, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 8, "address_c": 2, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 4, "address_c": 1, "reg_id": 1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 23, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 22, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "jalr", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 9, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 6, "address_c": 10, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 19, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 8, "address_c": 2, "reg_id": 2, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1]}], [{"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jalr", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 9, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 6, "address_c": 10, "reg_id": 10, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 17, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jalr", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0]}], [{"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 17, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 0, "address_c": 6, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 19, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 0, "address_c": 10, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 0, "address_c": 6, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 20, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 19, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 18, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 4, "address_c": 1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 0, "address_c": 10, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 0, "address_c": 6, "reg_id": 6, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 21, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 20, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 19, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 8, "address_c": 2, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 4, "address_c": 1, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 0, "address_c": 10, "reg_id": 10, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1]}], [{"ins_type": "None", "pc": 22, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 21, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 9, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 6, "address_c": 10, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 19, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 8, "address_c": 2, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 4, "address_c": 1, "reg_id": 1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 23, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 22, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "jalr", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 9, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 6, "address_c": 10, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 19, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 8, "address_c": 2, "reg_id": 2, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1]}], [{"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jalr", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 9, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 6, "address_c": 10, "reg_id": 10, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0]}], [{"ins_type": "None", "pc": 17, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jalr", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0]}], [{"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 17, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 0, "address_c": 6, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 19, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 0, "address_c": 10, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 0, "address_c": 6, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 20, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 19, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 18, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 4, "address_c": 1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 0, "address_c": 10, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 0, "address_c": 6, "reg_id": 6, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0]}], [{"ins_type": "None", "pc": 21, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 20, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 19, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 8, "address_c": 2, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 4, "address_c": 1, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 0, "address_c": 10, "reg_id": 10, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0]}], [{"ins_type": "None", "pc": 22, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 21, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 9, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 6, "address_c": 10, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 19, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 8, "address_c": 2, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 4, "address_c": 1, "reg_id": 1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 23, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 22, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "jalr", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 9, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 6, "address_c": 10, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 19, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 8, "address_c": 2, "reg_id": 2, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1]}], [{"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jalr", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 9, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 6, "address_c": 10, "reg_id": 10, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0]}], [{"ins_type": "None", "pc": 17, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jalr", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0]}], [{"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 17, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 0, "address_c": 6, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 19, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 0, "address_c": 10, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 0, "address_c": 6, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 20, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 19, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 18, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 4, "address_c": 1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 0, "address_c": 10, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 0, "address_c": 6, "reg_id": 6, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0]}], [{"ins_type": "None", "pc": 21, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 20, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 19, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 8, "address_c": 2, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 4, "address_c": 1, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 0, "address_c": 10, "reg_id": 10, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1]}], [{"ins_type": "None", "pc": 22, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 21, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 9, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 6, "address_c": 10, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 19, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 8, "address_c": 2, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 4, "address_c": 1, "reg_id": 1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 23, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 22, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "jalr", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 9, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 6, "address_c": 10, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 19, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 8, "address_c": 2, "reg_id": 2, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1]}], [{"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jalr", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 9, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 6, "address_c": 10, "reg_id": 10, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0]}], [{"ins_type": "None", "pc": 17, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jalr", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0]}], [{"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 17, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 0, "address_c": 6, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 19, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 0, "address_c": 10, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 0, "address_c": 6, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 20, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 19, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 18, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 4, "address_c": 1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 0, "address_c": 10, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 0, "address_c": 6, "reg_id": 6, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0]}], [{"ins_type": "None", "pc": 21, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 20, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 19, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 8, "address_c": 2, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 4, "address_c": 1, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 0, "address_c": 10, "reg_id": 10, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0]}], [{"ins_type": "None", "pc": 22, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 21, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 9, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 6, "address_c": 10, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 19, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 8, "address_c": 2, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 2, "address_b": 4, "address_c": 1, "reg_id": 1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 23, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 22, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "jalr", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 9, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 6, "address_c": 10, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 19, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 2, "address_b": 8, "address_c": 2, "reg_id": 2, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1]}], [{"ins_type": "None", "pc": 24, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jalr", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 9, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 10, "address_b": 6, "address_c": 10, "reg_id": 10, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 25, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 24, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jalr", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0]}], [{"ins_type": "None", "pc": 25, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 25, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 24, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 25, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 25, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 25, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 24, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 25, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 25, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 25, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 25, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 24, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 0, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]}]], "commands": ["addi x10,x0,6", "addi x2,x0,255", "auipc x1,0", "addi x0,x0,0", "addi x1,x1,88", "addi x2,x2,-8", "sw x1,4(x2)", "sw x10,0(x2)", "addi x5,x10,-1", "addi x7,x0,1", "bge x5,x7,L1", "addi x10,x0,1", "addi x2,x2,8", "jalr x0,0(x1)", "addi x10,x10,-1", "jal x1,fact", "addi x6,x10,0", "lw x10,0(x2)", "lw x1,4(x2)", "addi x2,x2,8", "mul x10,x10,x6", "jalr x0,0(x1)", "addi x1,x0,1", "addi x0,x0,0", "addi x0,x0,0"], "data_hazards": [[], [], [], [], [], [], [[3, 1]], [], [], [[2, 1]], [], [], [], [], [], [[2, 1]], [], [], [], [], [], [], [], [], [], [[2, 1]], [], [], [], [], [], [[2, 1]], [], [], [], [], [], [[2, 1]], [], [], [], [], [], [[2, 1]], [], [], [], [], [], [[2, 1]], [], [], [], [], [], [[2, 1]], [], [], [], [], [], [[2, 1]], [], [], [], [], [], [[2, 1]], [], [], [], [], [], [[2, 1]], [], [], [], [], [], [[2, 1]], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], [], []], "btb_output": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 14, -1, -1, -1, 5, -1, -1, -1, -1, -1, -1, -1, 14, -1, -1, -1, 5, -1, -1, -1, -1, -1, -1, -1, 14, -1, -1, -1, 5, -1, -1, -1, -1, -1, -1, -1, 14, -1, -1, -1, 5, -1, -1, -1, -1, -1, -1, -1, 14, -1, -1, -1, 5, -1, -1, -1, -1, 5, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}