for the example verilog implementation, the maximum OSR is 1024. Once can change the register bitwidth as needed.
In addition, bit-truncation can be applied to optimize the digital design as described in the paper.
