
ubuntu-preinstalled/nano:     file format elf32-littlearm


Disassembly of section .init:

00002b2c <.init>:
    2b2c:	push	{r3, lr}
    2b30:	bl	4614 <wprintw@plt+0x11bc>
    2b34:	pop	{r3, pc}

Disassembly of section .plt:

00002b38 <pthread_mutex_unlock@plt-0x14>:
    2b38:	push	{lr}		; (str lr, [sp, #-4]!)
    2b3c:	ldr	lr, [pc, #4]	; 2b48 <pthread_mutex_unlock@plt-0x4>
    2b40:	add	lr, pc, lr
    2b44:	ldr	pc, [lr, #8]!
    2b48:	andeq	lr, r3, r4, ror #28

00002b4c <pthread_mutex_unlock@plt>:
    2b4c:	add	ip, pc, #0, 12
    2b50:	add	ip, ip, #253952	; 0x3e000
    2b54:	ldr	pc, [ip, #3684]!	; 0xe64

00002b58 <newwin@plt>:
    2b58:	add	ip, pc, #0, 12
    2b5c:	add	ip, ip, #253952	; 0x3e000
    2b60:	ldr	pc, [ip, #3676]!	; 0xe5c

00002b64 <start_color@plt>:
    2b64:	add	ip, pc, #0, 12
    2b68:	add	ip, ip, #253952	; 0x3e000
    2b6c:	ldr	pc, [ip, #3668]!	; 0xe54

00002b70 <fdopen@plt>:
    2b70:	add	ip, pc, #0, 12
    2b74:	add	ip, ip, #253952	; 0x3e000
    2b78:	ldr	pc, [ip, #3660]!	; 0xe4c

00002b7c <use_default_colors@plt>:
    2b7c:	add	ip, pc, #0, 12
    2b80:	add	ip, ip, #253952	; 0x3e000
    2b84:	ldr	pc, [ip, #3652]!	; 0xe44

00002b88 <calloc@plt>:
    2b88:	add	ip, pc, #0, 12
    2b8c:	add	ip, ip, #253952	; 0x3e000
    2b90:	ldr	pc, [ip, #3644]!	; 0xe3c

00002b94 <nodelay@plt>:
    2b94:			; <UNDEFINED> instruction: 0xe7fd4778
    2b98:	add	ip, pc, #0, 12
    2b9c:	add	ip, ip, #253952	; 0x3e000
    2ba0:	ldr	pc, [ip, #3632]!	; 0xe30

00002ba4 <noecho@plt>:
    2ba4:	add	ip, pc, #0, 12
    2ba8:	add	ip, ip, #253952	; 0x3e000
    2bac:	ldr	pc, [ip, #3624]!	; 0xe28

00002bb0 <wctype@plt>:
    2bb0:	add	ip, pc, #0, 12
    2bb4:	add	ip, ip, #253952	; 0x3e000
    2bb8:	ldr	pc, [ip, #3616]!	; 0xe20

00002bbc <strstr@plt>:
    2bbc:			; <UNDEFINED> instruction: 0xe7fd4778
    2bc0:	add	ip, pc, #0, 12
    2bc4:	add	ip, ip, #253952	; 0x3e000
    2bc8:	ldr	pc, [ip, #3604]!	; 0xe14

00002bcc <wmove@plt>:
    2bcc:	add	ip, pc, #0, 12
    2bd0:	add	ip, ip, #253952	; 0x3e000
    2bd4:	ldr	pc, [ip, #3596]!	; 0xe0c

00002bd8 <raise@plt>:
    2bd8:	add	ip, pc, #0, 12
    2bdc:	add	ip, ip, #253952	; 0x3e000
    2be0:	ldr	pc, [ip, #3588]!	; 0xe04

00002be4 <wcrtomb@plt>:
    2be4:	add	ip, pc, #0, 12
    2be8:	add	ip, ip, #253952	; 0x3e000
    2bec:	ldr	pc, [ip, #3580]!	; 0xdfc

00002bf0 <getmouse@plt>:
    2bf0:	add	ip, pc, #0, 12
    2bf4:	add	ip, ip, #253952	; 0x3e000
    2bf8:	ldr	pc, [ip, #3572]!	; 0xdf4

00002bfc <__getdelim@plt>:
    2bfc:	add	ip, pc, #0, 12
    2c00:	add	ip, ip, #253952	; 0x3e000
    2c04:	ldr	pc, [ip, #3564]!	; 0xdec

00002c08 <iswctype@plt>:
    2c08:	add	ip, pc, #0, 12
    2c0c:	add	ip, ip, #253952	; 0x3e000
    2c10:	ldr	pc, [ip, #3556]!	; 0xde4

00002c14 <strcasestr@plt>:
    2c14:			; <UNDEFINED> instruction: 0xe7fd4778
    2c18:	add	ip, pc, #0, 12
    2c1c:	add	ip, ip, #253952	; 0x3e000
    2c20:	ldr	pc, [ip, #3544]!	; 0xdd8

00002c24 <wctomb@plt>:
    2c24:	add	ip, pc, #0, 12
    2c28:	add	ip, ip, #253952	; 0x3e000
    2c2c:	ldr	pc, [ip, #3536]!	; 0xdd0

00002c30 <strcmp@plt>:
    2c30:	add	ip, pc, #0, 12
    2c34:	add	ip, ip, #253952	; 0x3e000
    2c38:	ldr	pc, [ip, #3528]!	; 0xdc8

00002c3c <__cxa_finalize@plt>:
    2c3c:	add	ip, pc, #0, 12
    2c40:	add	ip, ip, #253952	; 0x3e000
    2c44:	ldr	pc, [ip, #3520]!	; 0xdc0

00002c48 <rewinddir@plt>:
    2c48:	add	ip, pc, #0, 12
    2c4c:	add	ip, ip, #253952	; 0x3e000
    2c50:	ldr	pc, [ip, #3512]!	; 0xdb8

00002c54 <strtol@plt>:
    2c54:	add	ip, pc, #0, 12
    2c58:	add	ip, ip, #253952	; 0x3e000
    2c5c:	ldr	pc, [ip, #3504]!	; 0xdb0

00002c60 <getpwuid@plt>:
    2c60:	add	ip, pc, #0, 12
    2c64:	add	ip, ip, #253952	; 0x3e000
    2c68:	ldr	pc, [ip, #3496]!	; 0xda8

00002c6c <iswpunct@plt>:
    2c6c:	add	ip, pc, #0, 12
    2c70:	add	ip, ip, #253952	; 0x3e000
    2c74:	ldr	pc, [ip, #3488]!	; 0xda0

00002c78 <wattr_on@plt>:
    2c78:	add	ip, pc, #0, 12
    2c7c:	add	ip, ip, #253952	; 0x3e000
    2c80:	ldr	pc, [ip, #3480]!	; 0xd98

00002c84 <read@plt>:
    2c84:	add	ip, pc, #0, 12
    2c88:	add	ip, ip, #253952	; 0x3e000
    2c8c:	ldr	pc, [ip, #3472]!	; 0xd90

00002c90 <pthread_mutex_destroy@plt>:
    2c90:	add	ip, pc, #0, 12
    2c94:	add	ip, ip, #253952	; 0x3e000
    2c98:	ldr	pc, [ip, #3464]!	; 0xd88

00002c9c <curs_set@plt>:
    2c9c:			; <UNDEFINED> instruction: 0xe7fd4778
    2ca0:	add	ip, pc, #0, 12
    2ca4:	add	ip, ip, #253952	; 0x3e000
    2ca8:	ldr	pc, [ip, #3452]!	; 0xd7c

00002cac <fflush@plt>:
    2cac:			; <UNDEFINED> instruction: 0xe7fd4778
    2cb0:	add	ip, pc, #0, 12
    2cb4:	add	ip, ip, #253952	; 0x3e000
    2cb8:	ldr	pc, [ip, #3440]!	; 0xd70

00002cbc <wcwidth@plt>:
    2cbc:	add	ip, pc, #0, 12
    2cc0:	add	ip, ip, #253952	; 0x3e000
    2cc4:	ldr	pc, [ip, #3432]!	; 0xd68

00002cc8 <sigprocmask@plt>:
    2cc8:	add	ip, pc, #0, 12
    2ccc:	add	ip, ip, #253952	; 0x3e000
    2cd0:	ldr	pc, [ip, #3424]!	; 0xd60

00002cd4 <memmove@plt>:
    2cd4:			; <UNDEFINED> instruction: 0xe7fd4778
    2cd8:	add	ip, pc, #0, 12
    2cdc:	add	ip, ip, #253952	; 0x3e000
    2ce0:	ldr	pc, [ip, #3412]!	; 0xd54

00002ce4 <has_colors@plt>:
    2ce4:	add	ip, pc, #0, 12
    2ce8:	add	ip, ip, #253952	; 0x3e000
    2cec:	ldr	pc, [ip, #3404]!	; 0xd4c

00002cf0 <free@plt>:
    2cf0:			; <UNDEFINED> instruction: 0xe7fd4778
    2cf4:	add	ip, pc, #0, 12
    2cf8:	add	ip, ip, #253952	; 0x3e000
    2cfc:	ldr	pc, [ip, #3392]!	; 0xd40

00002d00 <pthread_mutex_lock@plt>:
    2d00:	add	ip, pc, #0, 12
    2d04:	add	ip, ip, #253952	; 0x3e000
    2d08:	ldr	pc, [ip, #3384]!	; 0xd38

00002d0c <waddnstr@plt>:
    2d0c:	add	ip, pc, #0, 12
    2d10:	add	ip, ip, #253952	; 0x3e000
    2d14:	ldr	pc, [ip, #3376]!	; 0xd30

00002d18 <ferror@plt>:
    2d18:	add	ip, pc, #0, 12
    2d1c:	add	ip, ip, #253952	; 0x3e000
    2d20:	ldr	pc, [ip, #3368]!	; 0xd28

00002d24 <__vsnprintf_chk@plt>:
    2d24:	add	ip, pc, #0, 12
    2d28:	add	ip, ip, #253952	; 0x3e000
    2d2c:	ldr	pc, [ip, #3360]!	; 0xd20

00002d30 <memcpy@plt>:
    2d30:	add	ip, pc, #0, 12
    2d34:	add	ip, ip, #253952	; 0x3e000
    2d38:	ldr	pc, [ip, #3352]!	; 0xd18

00002d3c <delwin@plt>:
    2d3c:	add	ip, pc, #0, 12
    2d40:	add	ip, ip, #253952	; 0x3e000
    2d44:	ldr	pc, [ip, #3344]!	; 0xd10

00002d48 <execvp@plt>:
    2d48:	add	ip, pc, #0, 12
    2d4c:	add	ip, ip, #253952	; 0x3e000
    2d50:	ldr	pc, [ip, #3336]!	; 0xd08

00002d54 <execlp@plt>:
    2d54:	add	ip, pc, #0, 12
    2d58:	add	ip, ip, #253952	; 0x3e000
    2d5c:	ldr	pc, [ip, #3328]!	; 0xd00

00002d60 <iswblank@plt>:
    2d60:	add	ip, pc, #0, 12
    2d64:	add	ip, ip, #253952	; 0x3e000
    2d68:	ldr	pc, [ip, #3320]!	; 0xcf8

00002d6c <pthread_mutex_init@plt>:
    2d6c:	add	ip, pc, #0, 12
    2d70:	add	ip, ip, #253952	; 0x3e000
    2d74:	ldr	pc, [ip, #3312]!	; 0xcf0

00002d78 <towlower@plt>:
    2d78:	add	ip, pc, #0, 12
    2d7c:	add	ip, ip, #253952	; 0x3e000
    2d80:	ldr	pc, [ip, #3304]!	; 0xce8

00002d84 <mbsinit@plt>:
    2d84:	add	ip, pc, #0, 12
    2d88:	add	ip, ip, #253952	; 0x3e000
    2d8c:	ldr	pc, [ip, #3296]!	; 0xce0

00002d90 <time@plt>:
    2d90:	add	ip, pc, #0, 12
    2d94:	add	ip, ip, #253952	; 0x3e000
    2d98:	ldr	pc, [ip, #3288]!	; 0xcd8

00002d9c <memcmp@plt>:
    2d9c:	add	ip, pc, #0, 12
    2da0:	add	ip, ip, #253952	; 0x3e000
    2da4:	ldr	pc, [ip, #3280]!	; 0xcd0

00002da8 <stpcpy@plt>:
    2da8:	add	ip, pc, #0, 12
    2dac:	add	ip, ip, #253952	; 0x3e000
    2db0:	ldr	pc, [ip, #3272]!	; 0xcc8

00002db4 <dcgettext@plt>:
    2db4:			; <UNDEFINED> instruction: 0xe7fd4778
    2db8:	add	ip, pc, #0, 12
    2dbc:	add	ip, ip, #253952	; 0x3e000
    2dc0:	ldr	pc, [ip, #3260]!	; 0xcbc

00002dc4 <getpwent@plt>:
    2dc4:	add	ip, pc, #0, 12
    2dc8:	add	ip, ip, #253952	; 0x3e000
    2dcc:	ldr	pc, [ip, #3252]!	; 0xcb4

00002dd0 <__strncpy_chk@plt>:
    2dd0:	add	ip, pc, #0, 12
    2dd4:	add	ip, ip, #253952	; 0x3e000
    2dd8:	ldr	pc, [ip, #3244]!	; 0xcac

00002ddc <__stack_chk_fail@plt>:
    2ddc:	add	ip, pc, #0, 12
    2de0:	add	ip, ip, #253952	; 0x3e000
    2de4:	ldr	pc, [ip, #3236]!	; 0xca4

00002de8 <mvwprintw@plt>:
    2de8:	add	ip, pc, #0, 12
    2dec:	add	ip, ip, #253952	; 0x3e000
    2df0:	ldr	pc, [ip, #3228]!	; 0xc9c

00002df4 <unlink@plt>:
    2df4:	add	ip, pc, #0, 12
    2df8:	add	ip, ip, #253952	; 0x3e000
    2dfc:	ldr	pc, [ip, #3220]!	; 0xc94

00002e00 <dup2@plt>:
    2e00:	add	ip, pc, #0, 12
    2e04:	add	ip, ip, #253952	; 0x3e000
    2e08:	ldr	pc, [ip, #3212]!	; 0xc8c

00002e0c <realloc@plt>:
    2e0c:	add	ip, pc, #0, 12
    2e10:	add	ip, ip, #253952	; 0x3e000
    2e14:	ldr	pc, [ip, #3204]!	; 0xc84

00002e18 <wait@plt>:
    2e18:	add	ip, pc, #0, 12
    2e1c:	add	ip, ip, #253952	; 0x3e000
    2e20:	ldr	pc, [ip, #3196]!	; 0xc7c

00002e24 <textdomain@plt>:
    2e24:	add	ip, pc, #0, 12
    2e28:	add	ip, ip, #253952	; 0x3e000
    2e2c:	ldr	pc, [ip, #3188]!	; 0xc74

00002e30 <isendwin@plt>:
    2e30:	add	ip, pc, #0, 12
    2e34:	add	ip, ip, #253952	; 0x3e000
    2e38:	ldr	pc, [ip, #3180]!	; 0xc6c

00002e3c <chdir@plt>:
    2e3c:	add	ip, pc, #0, 12
    2e40:	add	ip, ip, #253952	; 0x3e000
    2e44:	ldr	pc, [ip, #3172]!	; 0xc64

00002e48 <strcasecmp@plt>:
    2e48:	add	ip, pc, #0, 12
    2e4c:	add	ip, ip, #253952	; 0x3e000
    2e50:	ldr	pc, [ip, #3164]!	; 0xc5c

00002e54 <funlockfile@plt>:
    2e54:	add	ip, pc, #0, 12
    2e58:	add	ip, ip, #253952	; 0x3e000
    2e5c:	ldr	pc, [ip, #3156]!	; 0xc54

00002e60 <geteuid@plt>:
    2e60:	add	ip, pc, #0, 12
    2e64:	add	ip, ip, #253952	; 0x3e000
    2e68:	ldr	pc, [ip, #3148]!	; 0xc4c

00002e6c <wgetch@plt>:
    2e6c:	add	ip, pc, #0, 12
    2e70:	add	ip, ip, #253952	; 0x3e000
    2e74:	ldr	pc, [ip, #3140]!	; 0xc44

00002e78 <mblen@plt>:
    2e78:	add	ip, pc, #0, 12
    2e7c:	add	ip, ip, #253952	; 0x3e000
    2e80:	ldr	pc, [ip, #3132]!	; 0xc3c

00002e84 <sigaction@plt>:
    2e84:			; <UNDEFINED> instruction: 0xe7fd4778
    2e88:	add	ip, pc, #0, 12
    2e8c:	add	ip, ip, #253952	; 0x3e000
    2e90:	ldr	pc, [ip, #3120]!	; 0xc30

00002e94 <set_escdelay@plt>:
    2e94:	add	ip, pc, #0, 12
    2e98:	add	ip, ip, #253952	; 0x3e000
    2e9c:	ldr	pc, [ip, #3112]!	; 0xc28

00002ea0 <fwrite@plt>:
    2ea0:	add	ip, pc, #0, 12
    2ea4:	add	ip, ip, #253952	; 0x3e000
    2ea8:	ldr	pc, [ip, #3104]!	; 0xc20

00002eac <strcat@plt>:
    2eac:	add	ip, pc, #0, 12
    2eb0:	add	ip, ip, #253952	; 0x3e000
    2eb4:	ldr	pc, [ip, #3096]!	; 0xc18

00002eb8 <ioctl@plt>:
    2eb8:	add	ip, pc, #0, 12
    2ebc:	add	ip, ip, #253952	; 0x3e000
    2ec0:	ldr	pc, [ip, #3088]!	; 0xc10

00002ec4 <waitpid@plt>:
    2ec4:	add	ip, pc, #0, 12
    2ec8:	add	ip, ip, #253952	; 0x3e000
    2ecc:	ldr	pc, [ip, #3080]!	; 0xc08

00002ed0 <__ctype_get_mb_cur_max@plt>:
    2ed0:	add	ip, pc, #0, 12
    2ed4:	add	ip, ip, #253952	; 0x3e000
    2ed8:	ldr	pc, [ip, #3072]!	; 0xc00

00002edc <tcsetattr@plt>:
    2edc:			; <UNDEFINED> instruction: 0xe7fd4778
    2ee0:	add	ip, pc, #0, 12
    2ee4:	add	ip, ip, #253952	; 0x3e000
    2ee8:	ldr	pc, [ip, #3060]!	; 0xbf4

00002eec <strcpy@plt>:
    2eec:	add	ip, pc, #0, 12
    2ef0:	add	ip, ip, #253952	; 0x3e000
    2ef4:	ldr	pc, [ip, #3052]!	; 0xbec

00002ef8 <keypad@plt>:
    2ef8:	add	ip, pc, #0, 12
    2efc:	add	ip, ip, #253952	; 0x3e000
    2f00:	ldr	pc, [ip, #3044]!	; 0xbe4

00002f04 <fread@plt>:
    2f04:	add	ip, pc, #0, 12
    2f08:	add	ip, ip, #253952	; 0x3e000
    2f0c:	ldr	pc, [ip, #3036]!	; 0xbdc

00002f10 <wrefresh@plt>:
    2f10:			; <UNDEFINED> instruction: 0xe7fd4778
    2f14:	add	ip, pc, #0, 12
    2f18:	add	ip, ip, #253952	; 0x3e000
    2f1c:	ldr	pc, [ip, #3024]!	; 0xbd0

00002f20 <mbrtowc@plt>:
    2f20:	add	ip, pc, #0, 12
    2f24:	add	ip, ip, #253952	; 0x3e000
    2f28:	ldr	pc, [ip, #3016]!	; 0xbc8

00002f2c <gethostname@plt>:
    2f2c:	add	ip, pc, #0, 12
    2f30:	add	ip, ip, #253952	; 0x3e000
    2f34:	ldr	pc, [ip, #3008]!	; 0xbc0

00002f38 <opendir@plt>:
    2f38:	add	ip, pc, #0, 12
    2f3c:	add	ip, ip, #253952	; 0x3e000
    2f40:	ldr	pc, [ip, #3000]!	; 0xbb8

00002f44 <open64@plt>:
    2f44:	add	ip, pc, #0, 12
    2f48:	add	ip, ip, #253952	; 0x3e000
    2f4c:	ldr	pc, [ip, #2992]!	; 0xbb0

00002f50 <mouseinterval@plt>:
    2f50:			; <UNDEFINED> instruction: 0xe7fd4778
    2f54:	add	ip, pc, #0, 12
    2f58:	add	ip, ip, #253952	; 0x3e000
    2f5c:	ldr	pc, [ip, #2980]!	; 0xba4

00002f60 <getenv@plt>:
    2f60:	add	ip, pc, #0, 12
    2f64:	add	ip, ip, #253952	; 0x3e000
    2f68:	ldr	pc, [ip, #2972]!	; 0xb9c

00002f6c <mkstemp64@plt>:
    2f6c:	add	ip, pc, #0, 12
    2f70:	add	ip, ip, #253952	; 0x3e000
    2f74:	ldr	pc, [ip, #2964]!	; 0xb94

00002f78 <beep@plt>:
    2f78:			; <UNDEFINED> instruction: 0xe7fd4778
    2f7c:	add	ip, pc, #0, 12
    2f80:	add	ip, ip, #253952	; 0x3e000
    2f84:	ldr	pc, [ip, #2952]!	; 0xb88

00002f88 <puts@plt>:
    2f88:			; <UNDEFINED> instruction: 0xe7fd4778
    2f8c:	add	ip, pc, #0, 12
    2f90:	add	ip, ip, #253952	; 0x3e000
    2f94:	ldr	pc, [ip, #2940]!	; 0xb7c

00002f98 <malloc@plt>:
    2f98:	add	ip, pc, #0, 12
    2f9c:	add	ip, ip, #253952	; 0x3e000
    2fa0:	ldr	pc, [ip, #2932]!	; 0xb74

00002fa4 <sigaddset@plt>:
    2fa4:	add	ip, pc, #0, 12
    2fa8:	add	ip, ip, #253952	; 0x3e000
    2fac:	ldr	pc, [ip, #2924]!	; 0xb6c

00002fb0 <__libc_start_main@plt>:
    2fb0:	add	ip, pc, #0, 12
    2fb4:	add	ip, ip, #253952	; 0x3e000
    2fb8:	ldr	pc, [ip, #2916]!	; 0xb64

00002fbc <strerror@plt>:
    2fbc:	add	ip, pc, #0, 12
    2fc0:	add	ip, ip, #253952	; 0x3e000
    2fc4:	ldr	pc, [ip, #2908]!	; 0xb5c

00002fc8 <__vfprintf_chk@plt>:
    2fc8:	add	ip, pc, #0, 12
    2fcc:	add	ip, ip, #253952	; 0x3e000
    2fd0:	ldr	pc, [ip, #2900]!	; 0xb54

00002fd4 <__ctype_tolower_loc@plt>:
    2fd4:	add	ip, pc, #0, 12
    2fd8:	add	ip, ip, #253952	; 0x3e000
    2fdc:	ldr	pc, [ip, #2892]!	; 0xb4c

00002fe0 <dirname@plt>:
    2fe0:	add	ip, pc, #0, 12
    2fe4:	add	ip, ip, #253952	; 0x3e000
    2fe8:	ldr	pc, [ip, #2884]!	; 0xb44

00002fec <__ctype_toupper_loc@plt>:
    2fec:	add	ip, pc, #0, 12
    2ff0:	add	ip, ip, #253952	; 0x3e000
    2ff4:	ldr	pc, [ip, #2876]!	; 0xb3c

00002ff8 <__gmon_start__@plt>:
    2ff8:	add	ip, pc, #0, 12
    2ffc:	add	ip, ip, #253952	; 0x3e000
    3000:	ldr	pc, [ip, #2868]!	; 0xb34

00003004 <raw@plt>:
    3004:	add	ip, pc, #0, 12
    3008:	add	ip, ip, #253952	; 0x3e000
    300c:	ldr	pc, [ip, #2860]!	; 0xb2c

00003010 <getopt_long@plt>:
    3010:	add	ip, pc, #0, 12
    3014:	add	ip, ip, #253952	; 0x3e000
    3018:	ldr	pc, [ip, #2852]!	; 0xb24

0000301c <kill@plt>:
    301c:			; <UNDEFINED> instruction: 0xe7fd4778
    3020:	add	ip, pc, #0, 12
    3024:	add	ip, ip, #253952	; 0x3e000
    3028:	ldr	pc, [ip, #2840]!	; 0xb18

0000302c <glob64@plt>:
    302c:	add	ip, pc, #0, 12
    3030:	add	ip, ip, #253952	; 0x3e000
    3034:	ldr	pc, [ip, #2832]!	; 0xb10

00003038 <__ctype_b_loc@plt>:
    3038:	add	ip, pc, #0, 12
    303c:	add	ip, ip, #253952	; 0x3e000
    3040:	ldr	pc, [ip, #2824]!	; 0xb08

00003044 <getcwd@plt>:
    3044:	add	ip, pc, #0, 12
    3048:	add	ip, ip, #253952	; 0x3e000
    304c:	ldr	pc, [ip, #2816]!	; 0xb00

00003050 <getpid@plt>:
    3050:	add	ip, pc, #0, 12
    3054:	add	ip, ip, #253952	; 0x3e000
    3058:	ldr	pc, [ip, #2808]!	; 0xaf8

0000305c <exit@plt>:
    305c:	add	ip, pc, #0, 12
    3060:	add	ip, ip, #253952	; 0x3e000
    3064:	ldr	pc, [ip, #2800]!	; 0xaf0

00003068 <ttyname@plt>:
    3068:	add	ip, pc, #0, 12
    306c:	add	ip, ip, #253952	; 0x3e000
    3070:	ldr	pc, [ip, #2792]!	; 0xae8

00003074 <strlen@plt>:
    3074:	add	ip, pc, #0, 12
    3078:	add	ip, ip, #253952	; 0x3e000
    307c:	ldr	pc, [ip, #2784]!	; 0xae0

00003080 <strchr@plt>:
    3080:			; <UNDEFINED> instruction: 0xe7fd4778
    3084:	add	ip, pc, #0, 12
    3088:	add	ip, ip, #253952	; 0x3e000
    308c:	ldr	pc, [ip, #2772]!	; 0xad4

00003090 <scrollok@plt>:
    3090:	add	ip, pc, #0, 12
    3094:	add	ip, ip, #253952	; 0x3e000
    3098:	ldr	pc, [ip, #2764]!	; 0xacc

0000309c <fchown@plt>:
    309c:	add	ip, pc, #0, 12
    30a0:	add	ip, ip, #253952	; 0x3e000
    30a4:	ldr	pc, [ip, #2756]!	; 0xac4

000030a8 <wnoutrefresh@plt>:
    30a8:			; <UNDEFINED> instruction: 0xe7fd4778
    30ac:	add	ip, pc, #0, 12
    30b0:	add	ip, ip, #253952	; 0x3e000
    30b4:	ldr	pc, [ip, #2744]!	; 0xab8

000030b8 <chown@plt>:
    30b8:	add	ip, pc, #0, 12
    30bc:	add	ip, ip, #253952	; 0x3e000
    30c0:	ldr	pc, [ip, #2736]!	; 0xab0

000030c4 <sigfillset@plt>:
    30c4:	add	ip, pc, #0, 12
    30c8:	add	ip, ip, #253952	; 0x3e000
    30cc:	ldr	pc, [ip, #2728]!	; 0xaa8

000030d0 <__errno_location@plt>:
    30d0:	add	ip, pc, #0, 12
    30d4:	add	ip, ip, #253952	; 0x3e000
    30d8:	ldr	pc, [ip, #2720]!	; 0xaa0

000030dc <ungetch@plt>:
    30dc:			; <UNDEFINED> instruction: 0xe7fd4778
    30e0:	add	ip, pc, #0, 12
    30e4:	add	ip, ip, #253952	; 0x3e000
    30e8:	ldr	pc, [ip, #2708]!	; 0xa94

000030ec <iswalnum@plt>:
    30ec:	add	ip, pc, #0, 12
    30f0:	add	ip, ip, #253952	; 0x3e000
    30f4:	ldr	pc, [ip, #2700]!	; 0xa8c

000030f8 <strncasecmp@plt>:
    30f8:	add	ip, pc, #0, 12
    30fc:	add	ip, ip, #253952	; 0x3e000
    3100:	ldr	pc, [ip, #2692]!	; 0xa84

00003104 <__sprintf_chk@plt>:
    3104:	add	ip, pc, #0, 12
    3108:	add	ip, ip, #253952	; 0x3e000
    310c:	ldr	pc, [ip, #2684]!	; 0xa7c

00003110 <snprintf@plt>:
    3110:	add	ip, pc, #0, 12
    3114:	add	ip, ip, #253952	; 0x3e000
    3118:	ldr	pc, [ip, #2676]!	; 0xa74

0000311c <mkdir@plt>:
    311c:	add	ip, pc, #0, 12
    3120:	add	ip, ip, #253952	; 0x3e000
    3124:	ldr	pc, [ip, #2668]!	; 0xa6c

00003128 <key_defined@plt>:
    3128:			; <UNDEFINED> instruction: 0xe7fd4778
    312c:	add	ip, pc, #0, 12
    3130:	add	ip, ip, #253952	; 0x3e000
    3134:	ldr	pc, [ip, #2656]!	; 0xa60

00003138 <memset@plt>:
    3138:	add	ip, pc, #0, 12
    313c:	add	ip, ip, #253952	; 0x3e000
    3140:	ldr	pc, [ip, #2648]!	; 0xa58

00003144 <fpathconf@plt>:
    3144:	add	ip, pc, #0, 12
    3148:	add	ip, ip, #253952	; 0x3e000
    314c:	ldr	pc, [ip, #2640]!	; 0xa50

00003150 <putchar@plt>:
    3150:			; <UNDEFINED> instruction: 0xe7fd4778
    3154:	add	ip, pc, #0, 12
    3158:	add	ip, ip, #253952	; 0x3e000
    315c:	ldr	pc, [ip, #2628]!	; 0xa44

00003160 <strncpy@plt>:
    3160:	add	ip, pc, #0, 12
    3164:	add	ip, ip, #253952	; 0x3e000
    3168:	ldr	pc, [ip, #2620]!	; 0xa3c

0000316c <wscrl@plt>:
    316c:	add	ip, pc, #0, 12
    3170:	add	ip, ip, #253952	; 0x3e000
    3174:	ldr	pc, [ip, #2612]!	; 0xa34

00003178 <init_pair@plt>:
    3178:	add	ip, pc, #0, 12
    317c:	add	ip, ip, #253952	; 0x3e000
    3180:	ldr	pc, [ip, #2604]!	; 0xa2c

00003184 <__xpg_basename@plt>:
    3184:	add	ip, pc, #0, 12
    3188:	add	ip, ip, #253952	; 0x3e000
    318c:	ldr	pc, [ip, #2596]!	; 0xa24

00003190 <btowc@plt>:
    3190:	add	ip, pc, #0, 12
    3194:	add	ip, ip, #253952	; 0x3e000
    3198:	ldr	pc, [ip, #2588]!	; 0xa1c

0000319c <__printf_chk@plt>:
    319c:	add	ip, pc, #0, 12
    31a0:	add	ip, ip, #253952	; 0x3e000
    31a4:	ldr	pc, [ip, #2580]!	; 0xa14

000031a8 <fileno@plt>:
    31a8:	add	ip, pc, #0, 12
    31ac:	add	ip, ip, #253952	; 0x3e000
    31b0:	ldr	pc, [ip, #2572]!	; 0xa0c

000031b4 <doupdate@plt>:
    31b4:	add	ip, pc, #0, 12
    31b8:	add	ip, ip, #253952	; 0x3e000
    31bc:	ldr	pc, [ip, #2564]!	; 0xa04

000031c0 <__fprintf_chk@plt>:
    31c0:	add	ip, pc, #0, 12
    31c4:	add	ip, ip, #253952	; 0x3e000
    31c8:	ldr	pc, [ip, #2556]!	; 0x9fc

000031cc <access@plt>:
    31cc:	add	ip, pc, #0, 12
    31d0:	add	ip, ip, #253952	; 0x3e000
    31d4:	ldr	pc, [ip, #2548]!	; 0x9f4

000031d8 <initscr@plt>:
    31d8:	add	ip, pc, #0, 12
    31dc:	add	ip, ip, #253952	; 0x3e000
    31e0:	ldr	pc, [ip, #2540]!	; 0x9ec

000031e4 <fclose@plt>:
    31e4:			; <UNDEFINED> instruction: 0xe7fd4778
    31e8:	add	ip, pc, #0, 12
    31ec:	add	ip, ip, #253952	; 0x3e000
    31f0:	ldr	pc, [ip, #2528]!	; 0x9e0

000031f4 <pipe@plt>:
    31f4:	add	ip, pc, #0, 12
    31f8:	add	ip, ip, #253952	; 0x3e000
    31fc:	ldr	pc, [ip, #2520]!	; 0x9d8

00003200 <strtok@plt>:
    3200:	add	ip, pc, #0, 12
    3204:	add	ip, ip, #253952	; 0x3e000
    3208:	ldr	pc, [ip, #2512]!	; 0x9d0

0000320c <fcntl64@plt>:
    320c:	add	ip, pc, #0, 12
    3210:	add	ip, ip, #253952	; 0x3e000
    3214:	ldr	pc, [ip, #2504]!	; 0x9c8

00003218 <__uflow@plt>:
    3218:	add	ip, pc, #0, 12
    321c:	add	ip, ip, #253952	; 0x3e000
    3220:	ldr	pc, [ip, #2496]!	; 0x9c0

00003224 <setlocale@plt>:
    3224:			; <UNDEFINED> instruction: 0xe7fd4778
    3228:	add	ip, pc, #0, 12
    322c:	add	ip, ip, #253952	; 0x3e000
    3230:	ldr	pc, [ip, #2484]!	; 0x9b4

00003234 <sigemptyset@plt>:
    3234:	add	ip, pc, #0, 12
    3238:	add	ip, ip, #253952	; 0x3e000
    323c:	ldr	pc, [ip, #2476]!	; 0x9ac

00003240 <fork@plt>:
    3240:	add	ip, pc, #0, 12
    3244:	add	ip, ip, #253952	; 0x3e000
    3248:	ldr	pc, [ip, #2468]!	; 0x9a4

0000324c <endpwent@plt>:
    324c:	add	ip, pc, #0, 12
    3250:	add	ip, ip, #253952	; 0x3e000
    3254:	ldr	pc, [ip, #2460]!	; 0x99c

00003258 <execl@plt>:
    3258:	add	ip, pc, #0, 12
    325c:	add	ip, ip, #253952	; 0x3e000
    3260:	ldr	pc, [ip, #2452]!	; 0x994

00003264 <strrchr@plt>:
    3264:	add	ip, pc, #0, 12
    3268:	add	ip, ip, #253952	; 0x3e000
    326c:	ldr	pc, [ip, #2444]!	; 0x98c

00003270 <tigetstr@plt>:
    3270:	add	ip, pc, #0, 12
    3274:	add	ip, ip, #253952	; 0x3e000
    3278:	ldr	pc, [ip, #2436]!	; 0x984

0000327c <nl_langinfo@plt>:
    327c:	add	ip, pc, #0, 12
    3280:	add	ip, ip, #253952	; 0x3e000
    3284:	ldr	pc, [ip, #2428]!	; 0x97c

00003288 <fputc@plt>:
    3288:	add	ip, pc, #0, 12
    328c:	add	ip, ip, #253952	; 0x3e000
    3290:	ldr	pc, [ip, #2420]!	; 0x974

00003294 <globfree64@plt>:
    3294:	add	ip, pc, #0, 12
    3298:	add	ip, ip, #253952	; 0x3e000
    329c:	ldr	pc, [ip, #2412]!	; 0x96c

000032a0 <wattr_off@plt>:
    32a0:			; <UNDEFINED> instruction: 0xe7fd4778
    32a4:	add	ip, pc, #0, 12
    32a8:	add	ip, ip, #253952	; 0x3e000
    32ac:	ldr	pc, [ip, #2400]!	; 0x960

000032b0 <mbstowcs@plt>:
    32b0:	add	ip, pc, #0, 12
    32b4:	add	ip, ip, #253952	; 0x3e000
    32b8:	ldr	pc, [ip, #2392]!	; 0x958

000032bc <readdir64@plt>:
    32bc:	add	ip, pc, #0, 12
    32c0:	add	ip, ip, #253952	; 0x3e000
    32c4:	ldr	pc, [ip, #2384]!	; 0x950

000032c8 <futimens@plt>:
    32c8:	add	ip, pc, #0, 12
    32cc:	add	ip, ip, #253952	; 0x3e000
    32d0:	ldr	pc, [ip, #2376]!	; 0x948

000032d4 <putc@plt>:
    32d4:	add	ip, pc, #0, 12
    32d8:	add	ip, ip, #253952	; 0x3e000
    32dc:	ldr	pc, [ip, #2368]!	; 0x940

000032e0 <mousemask@plt>:
    32e0:	add	ip, pc, #0, 12
    32e4:	add	ip, ip, #253952	; 0x3e000
    32e8:	ldr	pc, [ip, #2360]!	; 0x938

000032ec <flockfile@plt>:
    32ec:	add	ip, pc, #0, 12
    32f0:	add	ip, ip, #253952	; 0x3e000
    32f4:	ldr	pc, [ip, #2352]!	; 0x930

000032f8 <fopen64@plt>:
    32f8:	add	ip, pc, #0, 12
    32fc:	add	ip, ip, #253952	; 0x3e000
    3300:	ldr	pc, [ip, #2344]!	; 0x928

00003304 <qsort@plt>:
    3304:	add	ip, pc, #0, 12
    3308:	add	ip, ip, #253952	; 0x3e000
    330c:	ldr	pc, [ip, #2336]!	; 0x920

00003310 <nonl@plt>:
    3310:	add	ip, pc, #0, 12
    3314:	add	ip, ip, #253952	; 0x3e000
    3318:	ldr	pc, [ip, #2328]!	; 0x918

0000331c <strpbrk@plt>:
    331c:	add	ip, pc, #0, 12
    3320:	add	ip, ip, #253952	; 0x3e000
    3324:	ldr	pc, [ip, #2320]!	; 0x910

00003328 <napms@plt>:
    3328:			; <UNDEFINED> instruction: 0xe7fd4778
    332c:	add	ip, pc, #0, 12
    3330:	add	ip, ip, #253952	; 0x3e000
    3334:	ldr	pc, [ip, #2308]!	; 0x904

00003338 <iswalpha@plt>:
    3338:	add	ip, pc, #0, 12
    333c:	add	ip, ip, #253952	; 0x3e000
    3340:	ldr	pc, [ip, #2300]!	; 0x8fc

00003344 <wmouse_trafo@plt>:
    3344:	add	ip, pc, #0, 12
    3348:	add	ip, ip, #253952	; 0x3e000
    334c:	ldr	pc, [ip, #2292]!	; 0x8f4

00003350 <bindtextdomain@plt>:
    3350:	add	ip, pc, #0, 12
    3354:	add	ip, ip, #253952	; 0x3e000
    3358:	ldr	pc, [ip, #2284]!	; 0x8ec

0000335c <wclrtoeol@plt>:
    335c:			; <UNDEFINED> instruction: 0xe7fd4778
    3360:	add	ip, pc, #0, 12
    3364:	add	ip, ip, #253952	; 0x3e000
    3368:	ldr	pc, [ip, #2272]!	; 0x8e0

0000336c <waddch@plt>:
    336c:	add	ip, pc, #0, 12
    3370:	add	ip, ip, #253952	; 0x3e000
    3374:	ldr	pc, [ip, #2264]!	; 0x8d8

00003378 <umask@plt>:
    3378:	add	ip, pc, #0, 12
    337c:	add	ip, ip, #253952	; 0x3e000
    3380:	ldr	pc, [ip, #2256]!	; 0x8d0

00003384 <chmod@plt>:
    3384:	add	ip, pc, #0, 12
    3388:	add	ip, ip, #253952	; 0x3e000
    338c:	ldr	pc, [ip, #2248]!	; 0x8c8

00003390 <strncat@plt>:
    3390:	add	ip, pc, #0, 12
    3394:	add	ip, ip, #253952	; 0x3e000
    3398:	ldr	pc, [ip, #2240]!	; 0x8c0

0000339c <__xstat64@plt>:
    339c:			; <UNDEFINED> instruction: 0xe7fd4778
    33a0:	add	ip, pc, #0, 12
    33a4:	add	ip, ip, #253952	; 0x3e000
    33a8:	ldr	pc, [ip, #2228]!	; 0x8b4

000033ac <isatty@plt>:
    33ac:	add	ip, pc, #0, 12
    33b0:	add	ip, ip, #253952	; 0x3e000
    33b4:	ldr	pc, [ip, #2220]!	; 0x8ac

000033b8 <towupper@plt>:
    33b8:	add	ip, pc, #0, 12
    33bc:	add	ip, ip, #253952	; 0x3e000
    33c0:	ldr	pc, [ip, #2212]!	; 0x8a4

000033c4 <strncmp@plt>:
    33c4:	add	ip, pc, #0, 12
    33c8:	add	ip, ip, #253952	; 0x3e000
    33cc:	ldr	pc, [ip, #2204]!	; 0x89c

000033d0 <endwin@plt>:
    33d0:	add	ip, pc, #0, 12
    33d4:	add	ip, ip, #253952	; 0x3e000
    33d8:	ldr	pc, [ip, #2196]!	; 0x894

000033dc <abort@plt>:
    33dc:	add	ip, pc, #0, 12
    33e0:	add	ip, ip, #253952	; 0x3e000
    33e4:	ldr	pc, [ip, #2188]!	; 0x88c

000033e8 <close@plt>:
    33e8:	add	ip, pc, #0, 12
    33ec:	add	ip, ip, #253952	; 0x3e000
    33f0:	ldr	pc, [ip, #2180]!	; 0x884

000033f4 <__lxstat64@plt>:
    33f4:	add	ip, pc, #0, 12
    33f8:	add	ip, ip, #253952	; 0x3e000
    33fc:	ldr	pc, [ip, #2172]!	; 0x87c

00003400 <dcngettext@plt>:
    3400:	add	ip, pc, #0, 12
    3404:	add	ip, ip, #253952	; 0x3e000
    3408:	ldr	pc, [ip, #2164]!	; 0x874

0000340c <closedir@plt>:
    340c:	add	ip, pc, #0, 12
    3410:	add	ip, ip, #253952	; 0x3e000
    3414:	ldr	pc, [ip, #2156]!	; 0x86c

00003418 <wenclose@plt>:
    3418:	add	ip, pc, #0, 12
    341c:	add	ip, ip, #253952	; 0x3e000
    3420:	ldr	pc, [ip, #2148]!	; 0x864

00003424 <__snprintf_chk@plt>:
    3424:	add	ip, pc, #0, 12
    3428:	add	ip, ip, #253952	; 0x3e000
    342c:	ldr	pc, [ip, #2140]!	; 0x85c

00003430 <mbtowc@plt>:
    3430:	add	ip, pc, #0, 12
    3434:	add	ip, ip, #253952	; 0x3e000
    3438:	ldr	pc, [ip, #2132]!	; 0x854

0000343c <fchmod@plt>:
    343c:	add	ip, pc, #0, 12
    3440:	add	ip, ip, #253952	; 0x3e000
    3444:	ldr	pc, [ip, #2124]!	; 0x84c

00003448 <tcgetattr@plt>:
    3448:			; <UNDEFINED> instruction: 0xe7fd4778
    344c:	add	ip, pc, #0, 12
    3450:	add	ip, ip, #253952	; 0x3e000
    3454:	ldr	pc, [ip, #2112]!	; 0x840

00003458 <wprintw@plt>:
    3458:	add	ip, pc, #0, 12
    345c:	add	ip, ip, #253952	; 0x3e000
    3460:	ldr	pc, [ip, #2104]!	; 0x838

Disassembly of section .text:

00003468 <.text>:
    3468:	svcmi	0x00f0e92d
    346c:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    3470:	strmi	r8, [r3], r4, lsl #22
    3474:	blcc	ff9417f8 <wprintw@plt+0xff93e3a0>
    3478:	subsvc	pc, r4, #1325400064	; 0x4f000000
    347c:	blvs	ff841800 <wprintw@plt+0xff83e3a8>
    3480:	mcr	4, 0, r4, cr8, cr11, {3}
    3484:	vldrne	s22, [r9, #-64]	; 0xffffffc0
    3488:	blcc	ff64180c <wprintw@plt+0xff63e3b4>
    348c:	cfldr64vc	mvdx15, [r5, #-692]!	; 0xfffffd4c
    3490:	cfldrsge	mvf4, [pc, #-504]	; 32a0 <wattr_off@plt>
    3494:	ldmpl	r3!, {r0, r3, r4, sl, fp, sp, pc}^
    3498:			; <UNDEFINED> instruction: 0xf8df4628
    349c:	ldmdavs	fp, {r2, r3, r6, r7, r8, r9, fp, sp, lr}
    34a0:			; <UNDEFINED> instruction: 0xf04f93f3
    34a4:			; <UNDEFINED> instruction: 0xf7ff0300
    34a8:	strtmi	lr, [r2], -r4, asr #24
    34ac:	tstvs	r3, r5, asr #4	; <UNPREDICTABLE>
    34b0:	ldrbtmi	r2, [lr], #-0
    34b4:	stc	7, cr15, [r0, #-1020]	; 0xfffffc04
    34b8:	blcs	fec4183c <wprintw@plt+0xfec3e3e4>
    34bc:	blne	fec41840 <wprintw@plt+0xfec3e3e8>
    34c0:	bmi	fe43ece8 <wprintw@plt+0xfe43b890>
    34c4:	ldrbtmi	r5, [r9], #-2226	; 0xfffff74e
    34c8:	andls	r3, r4, #24, 2
    34cc:			; <UNDEFINED> instruction: 0xf380fab0
    34d0:	ldmdbeq	fp, {sp}^
    34d4:			; <UNDEFINED> instruction: 0xf7ff7013
    34d8:	andcs	lr, r0, #744	; 0x2e8
    34dc:	tstcs	r3, r0, lsl r6
    34e0:	mrc	7, 4, APSR_nzcv, cr4, cr15, {7}
    34e4:	andle	r1, r5, r2, asr #24
    34e8:	andvs	pc, r0, #32, 8	; 0x20000000
    34ec:	andcs	r2, r0, r4, lsl #2
    34f0:	mcr	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    34f4:	blne	1f41878 <wprintw@plt+0x1f3e420>
    34f8:	ldrbtmi	r2, [r9], #-6
    34fc:	mrc	7, 4, APSR_nzcv, cr4, cr15, {7}
    3500:	andcs	fp, lr, r0, asr r1
    3504:	mrc	7, 5, APSR_nzcv, cr10, cr15, {7}
    3508:	blne	1b4188c <wprintw@plt+0x1b3e434>
    350c:			; <UNDEFINED> instruction: 0xf7ff4479
    3510:	stmdacs	r0, {r4, r7, r8, r9, fp, sp, lr, pc}
    3514:	tsthi	r0, #0	; <UNPREDICTABLE>
    3518:	blmi	184189c <wprintw@plt+0x183e444>
    351c:	blne	18418a0 <wprintw@plt+0x183e448>
    3520:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    3524:			; <UNDEFINED> instruction: 0xf7ff4620
    3528:	qadd16mi	lr, r0, r4
    352c:	ldcl	7, cr15, [sl], #-1020	; 0xfffffc04
    3530:	stcl	7, cr15, [lr], {255}	; 0xff
    3534:	vadd.i8	d2, d0, d6
    3538:			; <UNDEFINED> instruction: 0xf8df824c
    353c:	vqdmulh.s<illegal width 8>	q9, q2, q4
    3540:			; <UNDEFINED> instruction: 0xf8d90320
    3544:	vaddl.s8	q8, d0, d0
    3548:			; <UNDEFINED> instruction: 0xf8df4300
    354c:			; <UNDEFINED> instruction: 0xf06f7b3c
    3550:			; <UNDEFINED> instruction: 0xf8560401
    3554:	ldrbtmi	sl, [pc], #-2	; 355c <wprintw@plt+0x104>
    3558:	ldrdcs	pc, [r0], -sl
    355c:			; <UNDEFINED> instruction: 0xf8ca4313
    3560:			; <UNDEFINED> instruction: 0xf0183000
    3564:	stmdavc	r3, {r0, r3, r6, r7, r9, fp, ip, sp, lr, pc}
    3568:	svclt	0x00022b72
    356c:	ldrdcc	pc, [r0], -sl
    3570:	movweq	pc, #1091	; 0x443	; <UNPREDICTABLE>
    3574:	andcc	pc, r0, sl, asr #17
    3578:	ldrmi	r2, [fp], r0, lsl #6
    357c:			; <UNDEFINED> instruction: 0xf8df9309
    3580:	ldrbtmi	r3, [fp], #-2828	; 0xfffff4f4
    3584:	bcc	43edb0 <wprintw@plt+0x43b958>
    3588:	blcc	14190c <wprintw@plt+0x13e4b4>
    358c:	mcr	4, 0, r4, cr9, cr11, {3}
    3590:	andcs	r3, r0, #144, 20	; 0x90000
    3594:	andls	r4, r0, #45088768	; 0x2b00000
    3598:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx9
    359c:			; <UNDEFINED> instruction: 0x463a0a10
    35a0:	ldc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    35a4:			; <UNDEFINED> instruction: 0xf0001c43
    35a8:	stmdacc	r4!, {r0, r1, r5, r9, pc}
    35ac:	vtst.8	q1, q0, q3
    35b0:	ldm	pc, {r9, pc}^	; <UNPREDICTABLE>
    35b4:	mvnseq	pc, r0, lsl r0	; <UNPREDICTABLE>
    35b8:	ldrsheq	r0, [lr, #30]!
    35bc:	ldrsheq	r0, [lr, #30]!
    35c0:	ldrsheq	r0, [lr, #30]!
    35c4:	ldrsheq	r0, [lr, #30]!
    35c8:	ldrsheq	r0, [lr, #30]!
    35cc:	ldrsheq	r0, [lr, #30]!
    35d0:	ldrsheq	r0, [lr, #30]!
    35d4:	ldrsheq	r0, [lr, #30]!
    35d8:	ldrsheq	r0, [lr, #30]!
    35dc:	ldrsheq	r0, [lr, #30]!
    35e0:	ldrsheq	r0, [lr, #30]!
    35e4:	ldrsheq	r0, [lr, #30]!
    35e8:	ldrsheq	r0, [lr, #30]!
    35ec:	ldrsheq	r0, [lr, #30]!
    35f0:	strdeq	r0, [r9, #16]!
    35f4:	bicseq	r0, sp, r4, ror #3
    35f8:	ldrdeq	r0, [pc, #22]	; 3616 <wprintw@plt+0x1be>
    35fc:	biceq	r0, r1, r8, asr #3
    3600:			; <UNDEFINED> instruction: 0x01a501be
    3604:			; <UNDEFINED> instruction: 0x0197019e
    3608:			; <UNDEFINED> instruction: 0x01890190
    360c:	cmneq	r4, fp, ror r1
    3610:	cmneq	r8, pc, ror #2
    3614:	cmpeq	r2, ip, asr r1
    3618:	teqeq	r6, fp, lsr r1
    361c:			; <UNDEFINED> instruction: 0x012a012f
    3620:	tsteq	lr, r5, lsr #2
    3624:	ldrsheq	r0, [lr, #30]!
    3628:	ldrsheq	r0, [lr, #30]!
    362c:	ldrsheq	r0, [lr, #30]!
    3630:	subseq	r0, r9, r7, lsl r1
    3634:	tsteq	r9, r0, lsl r1
    3638:	rscseq	r0, sp, r2, lsl #2
    363c:	ldrshteq	r0, [r1], #6
    3640:	rsceq	r0, r3, sl, ror #1
    3644:	ldrsbeq	r0, [r5], #12
    3648:	sbceq	r0, r7, lr, asr #1
    364c:	adcseq	r0, fp, r2, asr #1
    3650:			; <UNDEFINED> instruction: 0x009401fe
    3654:	rsbseq	r0, lr, r5, lsl #1
    3658:	rsbseq	r0, r0, r7, ror r0
    365c:	rsbeq	r0, r9, r7, asr r0
    3660:	subseq	r0, fp, r2, rrx
    3664:	ldr	r2, [r4, r0, lsl #8]
    3668:	ldr	r2, [r2, r1, lsl #8]
    366c:	ldrdcc	pc, [r0], -sl
    3670:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    3674:	andcc	pc, r0, sl, asr #17
    3678:			; <UNDEFINED> instruction: 0xf8dae78b
    367c:	vst4.8	{d19-d22}, [r3], r4
    3680:			; <UNDEFINED> instruction: 0xf8ca6380
    3684:	str	r3, [r4, r4]
    3688:	ldrdcc	pc, [r0], -sl
    368c:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    3690:	andcc	pc, r0, sl, asr #17
    3694:			; <UNDEFINED> instruction: 0xf8dae77d
    3698:			; <UNDEFINED> instruction: 0xf0433000
    369c:			; <UNDEFINED> instruction: 0xf8ca0380
    36a0:	ldrb	r3, [r6, -r0]!
    36a4:	ldrdcc	pc, [r4], -sl
    36a8:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    36ac:	andcc	pc, r4, sl, asr #17
    36b0:			; <UNDEFINED> instruction: 0xf8dae76f
    36b4:	vst4.8	{d19-d22}, [r3], r0
    36b8:			; <UNDEFINED> instruction: 0xf8ca6380
    36bc:	strb	r3, [r8, -r0]!
    36c0:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    36c4:	ldmibcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    36c8:	andhi	pc, r2, r6, asr r8	; <UNPREDICTABLE>
    36cc:			; <UNDEFINED> instruction: 0xf8d858f3
    36d0:	ldmdavs	r9, {}	; <UNPREDICTABLE>
    36d4:	blx	ff23f73e <wprintw@plt+0xff23c2e6>
    36d8:	andeq	pc, r0, r8, asr #17
    36dc:			; <UNDEFINED> instruction: 0xf8dfe759
    36e0:			; <UNDEFINED> instruction: 0xf8df39b4
    36e4:			; <UNDEFINED> instruction: 0xf85629b8
    36e8:	ldmpl	r1!, {r0, r1, pc}
    36ec:	ldrdeq	pc, [r0], -r8
    36f0:	blx	ebf758 <wprintw@plt+0xebc300>
    36f4:	stmdacs	r0, {r0, r3, ip, pc}
    36f8:	svcge	0x004bf47f
    36fc:	stmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3700:			; <UNDEFINED> instruction: 0xf8df2205
    3704:	ldrbtmi	r3, [r9], #-2464	; 0xfffff660
    3708:	stmdavs	r5!, {r2, r4, r5, r6, r7, fp, ip, lr}
    370c:	bl	1541710 <wprintw@plt+0x153e2b8>
    3710:			; <UNDEFINED> instruction: 0xf8d82101
    3714:	strmi	r3, [r2], -r0
    3718:			; <UNDEFINED> instruction: 0xf7ff4628
    371c:	stmdavs	r1!, {r1, r4, r6, r8, sl, fp, sp, lr, pc}
    3720:			; <UNDEFINED> instruction: 0xf7ff200a
    3724:			; <UNDEFINED> instruction: 0x2001edb2
    3728:	ldc	7, cr15, [r8], {255}	; 0xff
    372c:	ldrdcc	pc, [r0], -sl
    3730:	movwne	pc, #1091	; 0x443	; <UNPREDICTABLE>
    3734:	andcc	pc, r0, sl, asr #17
    3738:			; <UNDEFINED> instruction: 0xf8dfe72b
    373c:			; <UNDEFINED> instruction: 0xf8df3958
    3740:	strb	r2, [r1, r8, ror #18]
    3744:	ldrdcc	pc, [r4], -sl
    3748:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    374c:	andcc	pc, r4, sl, asr #17
    3750:			; <UNDEFINED> instruction: 0xf8dae71f
    3754:	vst4.8	{d19-d22}, [r3], r0
    3758:			; <UNDEFINED> instruction: 0xf8ca7380
    375c:	ldr	r3, [r8, -r0]
    3760:	ldrdcc	pc, [r4], -sl
    3764:	orreq	pc, r0, #67	; 0x43
    3768:	andcc	pc, r4, sl, asr #17
    376c:			; <UNDEFINED> instruction: 0xf8dae711
    3770:	vst4.8	{d19-d22}, [r3], r0
    3774:			; <UNDEFINED> instruction: 0xf8ca6300
    3778:	str	r3, [sl, -r0]
    377c:	ldrdcc	pc, [r4], -sl
    3780:	movwpl	pc, #1091	; 0x443	; <UNPREDICTABLE>
    3784:	andcc	pc, r4, sl, asr #17
    3788:			; <UNDEFINED> instruction: 0xf8dae703
    378c:			; <UNDEFINED> instruction: 0xf0433000
    3790:			; <UNDEFINED> instruction: 0xf8ca0340
    3794:	ldrbt	r3, [ip], r0
    3798:			; <UNDEFINED> instruction: 0xf96cf00d
    379c:			; <UNDEFINED> instruction: 0xf7ff2000
    37a0:			; <UNDEFINED> instruction: 0xf8daec5e
    37a4:			; <UNDEFINED> instruction: 0xf0433004
    37a8:			; <UNDEFINED> instruction: 0xf8ca0340
    37ac:	ldrbt	r3, [r0], r4
    37b0:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    37b4:	ldmcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    37b8:			; <UNDEFINED> instruction: 0xf8dae786
    37bc:	vst4.8	{d19-d22}, [r3], r4
    37c0:			; <UNDEFINED> instruction: 0xf8ca4380
    37c4:	strbt	r3, [r4], r4
    37c8:	ldrdcc	pc, [r0], -sl
    37cc:	movwmi	pc, #1091	; 0x443	; <UNPREDICTABLE>
    37d0:	andcc	pc, r0, sl, asr #17
    37d4:			; <UNDEFINED> instruction: 0xf8dae6dd
    37d8:			; <UNDEFINED> instruction: 0xf0433000
    37dc:			; <UNDEFINED> instruction: 0xf8ca0304
    37e0:	ldrb	r3, [r6], r0
    37e4:	ldrdcc	pc, [r4], -sl
    37e8:	movwvc	pc, #1091	; 0x443	; <UNPREDICTABLE>
    37ec:	andcc	pc, r4, sl, asr #17
    37f0:			; <UNDEFINED> instruction: 0xf8dae6cf
    37f4:	vst4.8	{d19-d22}, [r3], r4
    37f8:			; <UNDEFINED> instruction: 0xf8ca6300
    37fc:	strb	r3, [r8], r4
    3800:	ldmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3804:	stmiacs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3808:			; <UNDEFINED> instruction: 0xf8dfe75e
    380c:			; <UNDEFINED> instruction: 0xf8df3888
    3810:	ldrb	r2, [r9, -r4, lsr #17]
    3814:	ldrdcc	pc, [r0], -sl
    3818:	movwpl	pc, #67	; 0x43	; <UNPREDICTABLE>
    381c:	andcc	pc, r0, sl, asr #17
    3820:			; <UNDEFINED> instruction: 0xf00de6b7
    3824:	andcs	pc, r0, pc, ror #25
    3828:	ldc	7, cr15, [r8], {255}	; 0xff
    382c:	ldrdcc	pc, [r0], -sl
    3830:	orrpl	pc, r0, #67	; 0x43
    3834:	andcc	pc, r0, sl, asr #17
    3838:			; <UNDEFINED> instruction: 0xf8dfe6ab
    383c:			; <UNDEFINED> instruction: 0xf8df3858
    3840:			; <UNDEFINED> instruction: 0xf8562878
    3844:	ldmpl	r1!, {r0, r1, pc}
    3848:	ldrdeq	pc, [r0], -r8
    384c:			; <UNDEFINED> instruction: 0xf0189105
    3850:	smlawblt	r0, fp, r9, pc	; <UNPREDICTABLE>
    3854:	stmdavs	fp, {r0, r2, r8, fp, ip, pc}
    3858:			; <UNDEFINED> instruction: 0xf73f2b00
    385c:			; <UNDEFINED> instruction: 0xf8dfae9a
    3860:	andcs	r1, r5, #92, 16	; 0x5c0000
    3864:	ldmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3868:	andcs	r4, r0, r9, ror r4
    386c:			; <UNDEFINED> instruction: 0xf8dfe74c
    3870:	tstcs	r1, r4, lsr r8
    3874:	bcc	43f0e0 <wprintw@plt+0x43bc88>
    3878:	bcs	fe43f0e4 <wprintw@plt+0xfe43bc8c>
    387c:	stmdavs	r0, {r4, r5, fp, ip, lr}
    3880:	ldc	7, cr15, [lr], {255}	; 0xff
    3884:			; <UNDEFINED> instruction: 0xf8dae685
    3888:	vst4.8	{d19-d22}, [r3], r0
    388c:			; <UNDEFINED> instruction: 0xf8ca0300
    3890:	ldrbt	r3, [lr], -r0
    3894:	ubfxcc	pc, pc, #17, #29
    3898:	stmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    389c:			; <UNDEFINED> instruction: 0xf8dae714
    38a0:			; <UNDEFINED> instruction: 0xf0433004
    38a4:			; <UNDEFINED> instruction: 0xf8ca0302
    38a8:	ldrbt	r3, [r2], -r4
    38ac:	ubfxeq	pc, pc, #17, #21
    38b0:			; <UNDEFINED> instruction: 0xf8df2101
    38b4:			; <UNDEFINED> instruction: 0xf8df3810
    38b8:	ldmdapl	r0!, {r4, fp, sp}
    38bc:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    38c0:			; <UNDEFINED> instruction: 0xf7ff6800
    38c4:			; <UNDEFINED> instruction: 0xe664ec7e
    38c8:	ldrdcc	pc, [r0], -sl
    38cc:	movwcc	pc, #1091	; 0x443	; <UNPREDICTABLE>
    38d0:	andcc	pc, r0, sl, asr #17
    38d4:			; <UNDEFINED> instruction: 0xf8dae65d
    38d8:			; <UNDEFINED> instruction: 0xf0433004
    38dc:			; <UNDEFINED> instruction: 0xf8ca0320
    38e0:	ldrb	r3, [r6], -r4
    38e4:	ldrdcc	pc, [r0], -sl
    38e8:	orrmi	pc, r0, #67	; 0x43
    38ec:	andcc	pc, r0, sl, asr #17
    38f0:			; <UNDEFINED> instruction: 0xf8dae64f
    38f4:	vst4.8	{d19-d22}, [r3], r0
    38f8:			; <UNDEFINED> instruction: 0xf8ca3380
    38fc:	strb	r3, [r8], -r0
    3900:			; <UNDEFINED> instruction: 0x3790f8df
    3904:			; <UNDEFINED> instruction: 0x27c4f8df
    3908:	andhi	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    390c:			; <UNDEFINED> instruction: 0xf8d858b1
    3910:	mrsls	r0, (UNDEF: 5)
    3914:			; <UNDEFINED> instruction: 0xf928f018
    3918:	stmdbls	r5, {r5, r8, ip, sp, pc}
    391c:	blcs	1d950 <wprintw@plt+0x1a4f8>
    3920:	mrcge	7, 1, APSR_nzcv, cr7, cr15, {1}
    3924:	sbfxne	pc, pc, #17, #9
    3928:			; <UNDEFINED> instruction: 0xf8df2205
    392c:	ldrbtmi	r3, [r9], #-1912	; 0xfffff888
    3930:			; <UNDEFINED> instruction: 0xf04fe79b
    3934:	strt	r0, [ip], -r1, lsl #22
    3938:	ldrdcc	pc, [r0], -sl
    393c:	orreq	pc, r0, #1124073472	; 0x43000000
    3940:	andcc	pc, r0, sl, asr #17
    3944:			; <UNDEFINED> instruction: 0xf8dae625
    3948:			; <UNDEFINED> instruction: 0xf0433004
    394c:			; <UNDEFINED> instruction: 0xf8ca0304
    3950:	ldr	r3, [lr], -r4
    3954:	ldrdcc	pc, [r0], -sl
    3958:	movwpl	pc, #1091	; 0x443	; <UNPREDICTABLE>
    395c:	andcc	pc, r0, sl, asr #17
    3960:			; <UNDEFINED> instruction: 0xf8dae617
    3964:			; <UNDEFINED> instruction: 0xf0433000
    3968:			; <UNDEFINED> instruction: 0xf8ca6300
    396c:	ldr	r3, [r0], -r0
    3970:	ldrdcc	pc, [r0], -sl
    3974:	movwmi	pc, #67	; 0x43	; <UNPREDICTABLE>
    3978:	andcc	pc, r0, sl, asr #17
    397c:			; <UNDEFINED> instruction: 0xf8dfe609
    3980:			; <UNDEFINED> instruction: 0xf8df3714
    3984:			; <UNDEFINED> instruction: 0xe69f2750
    3988:	ldrdcc	pc, [r0], -sl
    398c:	orrcs	pc, r0, #1124073472	; 0x43000000
    3990:	andcc	pc, r0, sl, asr #17
    3994:			; <UNDEFINED> instruction: 0xf8dae5fd
    3998:			; <UNDEFINED> instruction: 0xf0433000
    399c:			; <UNDEFINED> instruction: 0xf8ca7380
    39a0:	ldrb	r3, [r6, #0]!
    39a4:	ldrdcc	pc, [r4], -sl
    39a8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    39ac:	andcc	pc, r4, sl, asr #17
    39b0:			; <UNDEFINED> instruction: 0xf8dfe5ef
    39b4:	andcs	r1, r5, #36, 14	; 0x900000
    39b8:	ldrbtmi	r2, [r9], #-0
    39bc:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    39c0:	ldrdcs	pc, [r0], -r9
    39c4:	andcs	r4, r1, r1, lsl #12
    39c8:	bl	ffa419cc <wprintw@plt+0xffa3e574>
    39cc:			; <UNDEFINED> instruction: 0xf7ff2001
    39d0:			; <UNDEFINED> instruction: 0xf8dfeb46
    39d4:	ldmpl	r3!, {r4, r6, r7, r9, sl, ip, sp}^
    39d8:			; <UNDEFINED> instruction: 0xf7ff681c
    39dc:			; <UNDEFINED> instruction: 0xf8dfea7a
    39e0:	strdcs	r2, [r1, -ip]
    39e4:			; <UNDEFINED> instruction: 0x4603447a
    39e8:			; <UNDEFINED> instruction: 0xf7ff4620
    39ec:	str	lr, [r4, #3050]!	; 0xbea
    39f0:			; <UNDEFINED> instruction: 0xf0079407
    39f4:			; <UNDEFINED> instruction: 0xf1bbfe77
    39f8:			; <UNDEFINED> instruction: 0xf0000f00
    39fc:			; <UNDEFINED> instruction: 0xf8df80a0
    3a00:			; <UNDEFINED> instruction: 0xf8df16d4
    3a04:			; <UNDEFINED> instruction: 0xf8df36a4
    3a08:	ldmdapl	r1!, {r3, r4, r5, r7, r9, sl, sp}^
    3a0c:	ldmpl	r3!, {r0, r2, r8, ip, pc}^
    3a10:	movwls	r5, #26805	; 0x68b5
    3a14:	blcs	2a638 <wprintw@plt+0x271e0>
    3a18:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
    3a1c:	ldrdcc	pc, [r4], -sl
    3a20:	orrpl	pc, r0, #587202560	; 0x23000000
    3a24:	andcc	pc, r4, sl, asr #17
    3a28:	ldrdcc	pc, [r0], -sl
    3a2c:	ble	14e634 <wprintw@plt+0x14b1dc>
    3a30:	ssatcs	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    3a34:	tstne	r0, pc, asr #8	; <UNPREDICTABLE>
    3a38:			; <UNDEFINED> instruction: 0x601158b2
    3a3c:	strle	r0, [fp, #-536]	; 0xfffffde8
    3a40:	ldrdcs	pc, [r4], -sl
    3a44:	orreq	pc, r8, #587202560	; 0x23000000
    3a48:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
    3a4c:	andcc	pc, r0, sl, asr #17
    3a50:	andeq	pc, r2, #34	; 0x22
    3a54:	andcs	pc, r4, sl, asr #17
    3a58:	ldrdcc	pc, [r0], -sl
    3a5c:	svclt	0x004403d9
    3a60:	orrvc	pc, r0, #587202560	; 0x23000000
    3a64:	andcc	pc, r0, sl, asr #17
    3a68:	cdp2	0, 15, cr15, cr4, cr10, {0}
    3a6c:	movwcs	lr, #2522	; 0x9da
    3a70:	addeq	pc, r0, #33554432	; 0x2000000
    3a74:	movweq	pc, #8195	; 0x2003	; <UNPREDICTABLE>
    3a78:	andsle	r4, r8, r3, lsl r3
    3a7c:			; <UNDEFINED> instruction: 0xf8b8f00b
    3a80:	ldmib	sl, {r3, r6, r8, fp, ip, sp, pc}^
    3a84:	vld2.8	{d2-d5}, [r2], r0
    3a88:			; <UNDEFINED> instruction: 0xf0230280
    3a8c:			; <UNDEFINED> instruction: 0xf8ca0302
    3a90:			; <UNDEFINED> instruction: 0xf8ca2000
    3a94:			; <UNDEFINED> instruction: 0xf8da3004
    3a98:	subseq	r3, sl, #0
    3a9c:			; <UNDEFINED> instruction: 0xf00bd501
    3aa0:			; <UNDEFINED> instruction: 0xf8daf97f
    3aa4:	ldreq	r3, [fp, r4]
    3aa8:			; <UNDEFINED> instruction: 0xf00bd501
    3aac:	blls	182580 <wprintw@plt+0x17f128>
    3ab0:			; <UNDEFINED> instruction: 0xb123681b
    3ab4:	ldrdcc	pc, [r0], -sl
    3ab8:			; <UNDEFINED> instruction: 0xf140021f
    3abc:	blls	1a3e7c <wprintw@plt+0x1a0a24>
    3ac0:	tstlt	fp, fp, lsl r8
    3ac4:	blx	fe13fae2 <wprintw@plt+0xfe13c68a>
    3ac8:			; <UNDEFINED> instruction: 0x3618f8df
    3acc:	stmdavs	r3!, {r2, r4, r5, r6, r7, fp, ip, lr}
    3ad0:			; <UNDEFINED> instruction: 0xf0002b00
    3ad4:			; <UNDEFINED> instruction: 0xf8df8547
    3ad8:	ldmpl	r4!, {r4, r9, sl, ip, sp}^
    3adc:	blcs	1db70 <wprintw@plt+0x1a718>
    3ae0:	ldrhi	pc, [r9, #-0]!
    3ae4:	blcs	1db98 <wprintw@plt+0x1a740>
    3ae8:	strhi	pc, [lr, #-0]!
    3aec:	ldrbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    3af0:	stmdavs	r9!, {r0, r9, sp}
    3af4:			; <UNDEFINED> instruction: 0x463858f7
    3af8:			; <UNDEFINED> instruction: 0xf8b0f026
    3afc:	stmdacs	r0, {r2, r9, sl, lr}
    3b00:	sbcshi	pc, r8, r0
    3b04:	ldrtmi	r2, [r9], -r0, lsl #6
    3b08:			; <UNDEFINED> instruction: 0xf026461a
    3b0c:	strdls	pc, [r4], -sp
    3b10:			; <UNDEFINED> instruction: 0xf95cf018
    3b14:	ldrtmi	r9, [r9], -r4, lsl #22
    3b18:	strtmi	r4, [r0], -r6, lsl #12
    3b1c:			; <UNDEFINED> instruction: 0xf0264632
    3b20:			; <UNDEFINED> instruction: 0xf8dff8f3
    3b24:	andcs	r1, r5, #204, 10	; 0x33000000
    3b28:	ldrbtmi	r2, [r9], #-0
    3b2c:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b30:	ldrtmi	r6, [r2], -r9, lsr #16
    3b34:	ldc2	0, cr15, [r4, #48]	; 0x30
    3b38:			; <UNDEFINED> instruction: 0xf85af002
    3b3c:			; <UNDEFINED> instruction: 0xf8dfe4ec
    3b40:	blge	6f5198 <wprintw@plt+0x6f1d40>
    3b44:			; <UNDEFINED> instruction: 0xf8df930c
    3b48:			; <UNDEFINED> instruction: 0xf856756c
    3b4c:			; <UNDEFINED> instruction: 0xf8df400c
    3b50:			; <UNDEFINED> instruction: 0xf8df5558
    3b54:	strls	lr, [r5], #-1388	; 0xfffffa94
    3b58:			; <UNDEFINED> instruction: 0xf8df59f4
    3b5c:			; <UNDEFINED> instruction: 0xf8df7540
    3b60:	strls	r8, [r8], #-1336	; 0xfffffac8
    3b64:	ldm	sl, {r0, r2, r4, r5, r6, r8, fp, ip, lr}
    3b68:	strls	r0, [r6, #-15]
    3b6c:			; <UNDEFINED> instruction: 0xf85659f7
    3b70:			; <UNDEFINED> instruction: 0xf856500e
    3b74:	strls	r8, [fp, -r8]
    3b78:	ldrbvc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    3b7c:			; <UNDEFINED> instruction: 0xf8df59f4
    3b80:	strls	r7, [sp], #-1336	; 0xfffffac8
    3b84:			; <UNDEFINED> instruction: 0x9c0559f7
    3b88:	stmdavs	r7!, {r1, r2, r3, r8, r9, sl, ip, pc}
    3b8c:	ldrls	r9, [r0, -r8, lsl #24]
    3b90:	ldrls	r6, [r1, -r7, lsr #16]
    3b94:	ldmdavs	pc!, {r1, r2, r8, r9, sl, fp, ip, pc}	; <UNPREDICTABLE>
    3b98:	stmdavs	pc!, {r1, r3, r8, r9, sl, ip, pc}	; <UNPREDICTABLE>
    3b9c:			; <UNDEFINED> instruction: 0xf8d89712
    3ba0:	ldrls	r7, [r3, -r0]
    3ba4:			; <UNDEFINED> instruction: 0xf8c49f05
    3ba8:	stcls	0, cr11, [sp], {-0}
    3bac:	andlt	pc, r0, r7, asr #17
    3bb0:	stmdavs	r4!, {r1, r2, r8, r9, sl, fp, ip, pc}
    3bb4:	andlt	pc, r0, r5, asr #17
    3bb8:	andlt	pc, r0, r7, asr #17
    3bbc:	svcls	0x000b940f
    3bc0:			; <UNDEFINED> instruction: 0xf8c89c0e
    3bc4:			; <UNDEFINED> instruction: 0xf8d7b000
    3bc8:	stmdavs	r7!, {ip, sp, pc}
    3bcc:	stm	r4, {r2, r3, sl, fp, ip, pc}
    3bd0:			; <UNDEFINED> instruction: 0xf012000f
    3bd4:	bls	2827f0 <wprintw@plt+0x27f398>
    3bd8:	blls	2f0028 <wprintw@plt+0x2ecbd0>
    3bdc:	andlt	pc, r0, r3, asr #17
    3be0:	tstlt	fp, pc, lsl #22
    3be4:	andsvs	r9, r3, sp, lsl #20
    3be8:			; <UNDEFINED> instruction: 0xb12c9c10
    3bec:	ldmdavs	r8, {r0, r2, r8, r9, fp, ip, pc}
    3bf0:	stm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3bf4:	andsvs	r9, ip, r5, lsl #22
    3bf8:			; <UNDEFINED> instruction: 0xb12c9c11
    3bfc:	ldmdavs	r8, {r3, r8, r9, fp, ip, pc}
    3c00:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c04:	andsvs	r9, ip, r8, lsl #22
    3c08:	blcs	2a838 <wprintw@plt+0x273e0>
    3c0c:	strhi	pc, [sp], #-0
    3c10:	stmdavs	r0!, {r1, r2, sl, fp, ip, pc}
    3c14:	stmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c18:	eorvs	r9, r3, sl, lsl #22
    3c1c:	tstlt	ip, r2, lsl ip
    3c20:			; <UNDEFINED> instruction: 0xf7ff6828
    3c24:	eorvs	lr, ip, r8, ror #16
    3c28:			; <UNDEFINED> instruction: 0x46239c13
    3c2c:			; <UNDEFINED> instruction: 0xf8d8b134
    3c30:			; <UNDEFINED> instruction: 0xf7ff0000
    3c34:	strtmi	lr, [r3], -r0, ror #16
    3c38:	andmi	pc, r0, r8, asr #17
    3c3c:			; <UNDEFINED> instruction: 0x46511c79
    3c40:	blls	3b38b8 <wprintw@plt+0x3b0460>
    3c44:			; <UNDEFINED> instruction: 0xf8da601f
    3c48:	ldreq	r3, [sl], r0
    3c4c:			; <UNDEFINED> instruction: 0xf8dabf5e
    3c50:	vst4.8	{d18-d21}, [r2], r4
    3c54:			; <UNDEFINED> instruction: 0xf8ca5280
    3c58:	ldrbeq	r2, [pc], #-4	; 3c60 <wprintw@plt+0x808>
    3c5c:			; <UNDEFINED> instruction: 0xf8dabf5e
    3c60:	vst4.8	{d18-d21}, [r2], r4
    3c64:			; <UNDEFINED> instruction: 0xf8ca5200
    3c68:	cmpeq	ip, r4
    3c6c:			; <UNDEFINED> instruction: 0xf04f9c07
    3c70:	svclt	0x005e0200
    3c74:	ldrdcc	pc, [r4], -sl
    3c78:	orrmi	pc, r0, #1124073472	; 0x43000000
    3c7c:	andcc	pc, r4, sl, asr #17
    3c80:	andcc	r9, r1, #12, 22	; 0x3000
    3c84:			; <UNDEFINED> instruction: 0xf8536808
    3c88:	bcs	1228a0 <wprintw@plt+0x11f448>
    3c8c:	andeq	lr, r7, r0, asr #20
    3c90:	bleq	141d9c <wprintw@plt+0x13e944>
    3c94:	strls	sp, [r7], #-501	; 0xfffffe0b
    3c98:			; <UNDEFINED> instruction: 0xf005e6bc
    3c9c:			; <UNDEFINED> instruction: 0xe70efaf9
    3ca0:	blcs	6a8c4 <wprintw@plt+0x6746c>
    3ca4:			; <UNDEFINED> instruction: 0xf8dabf02
    3ca8:	vst4.8	{d19-d22}, [r3], r4
    3cac:			; <UNDEFINED> instruction: 0xf8ca5380
    3cb0:	ldrt	r3, [r9], r4
    3cb4:			; <UNDEFINED> instruction: 0xf7ff6828
    3cb8:	blmi	ffdfdd38 <wprintw@plt+0xffdfa8e0>
    3cbc:	stmdavs	r3!, {r2, r4, r5, r6, r7, fp, ip, lr}
    3cc0:			; <UNDEFINED> instruction: 0xf0002b00
    3cc4:			; <UNDEFINED> instruction: 0xf8df8424
    3cc8:	ldmpl	r4!, {r2, r3, r5, sl, ip, sp}^
    3ccc:	blcs	1dd60 <wprintw@plt+0x1a908>
    3cd0:	ldrhi	pc, [r6], #-0
    3cd4:	strtcc	pc, [r0], #-2271	; 0xfffff721
    3cd8:	stmdavs	r3!, {r2, r4, r5, r6, r7, fp, ip, lr}
    3cdc:			; <UNDEFINED> instruction: 0xf0002b00
    3ce0:			; <UNDEFINED> instruction: 0xf8df8400
    3ce4:	ldrbtmi	r0, [r8], #-1048	; 0xfffffbe8
    3ce8:			; <UNDEFINED> instruction: 0xf8e4f018
    3cec:	ldrne	pc, [r0], #-2271	; 0xfffff721
    3cf0:			; <UNDEFINED> instruction: 0xf8da4bf1
    3cf4:	ldmdapl	r1!, {sp}^
    3cf8:	addpl	pc, r0, #570425344	; 0x22000000
    3cfc:	andcs	pc, r0, sl, asr #17
    3d00:	andvs	r9, r8, sl, lsl #2
    3d04:	ldmdavs	sl, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    3d08:	svclt	0x00043201
    3d0c:	andsvs	r2, sl, r8, lsl #4
    3d10:	b	18c1d14 <wprintw@plt+0x18be8bc>
    3d14:			; <UNDEFINED> instruction: 0xf43f2800
    3d18:	blmi	ffeaf138 <wprintw@plt+0xffeabce0>
    3d1c:	ldmpl	r3!, {r0, r9, sp}^
    3d20:			; <UNDEFINED> instruction: 0xf002701a
    3d24:			; <UNDEFINED> instruction: 0xf00dfca7
    3d28:			; <UNDEFINED> instruction: 0xf00cfddb
    3d2c:	andcs	pc, r0, r3, lsl sp	; <UNPREDICTABLE>
    3d30:	svc	0x00b6f7fe
    3d34:	blmi	ffd5690c <wprintw@plt+0xffd534b4>
    3d38:	ldmpl	r3!, {r1, r4, r5, r7, fp, ip, lr}^
    3d3c:	andsvs	r6, sl, r2, lsl r8
    3d40:	blx	19bfd7e <wprintw@plt+0x19bc926>
    3d44:	cdp2	0, 4, cr15, cr0, cr12, {0}
    3d48:	vtst.8	q10, q8, <illegal reg q8.5>
    3d4c:	ldrbtmi	r4, [r8], #-257	; 0xfffffeff
    3d50:			; <UNDEFINED> instruction: 0xff04f00d
    3d54:	vqdmulh.s<illegal width 8>	q10, q8, <illegal reg q15.5>
    3d58:	ldmpl	r3!, {r1, r8, lr}^
    3d5c:	stmiami	lr!, {r1, r9, sl, lr}^
    3d60:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    3d64:	cdp2	0, 15, cr15, cr10, cr13, {0}
    3d68:	vqdmulh.s<illegal width 8>	q10, q8, q14
    3d6c:	ldmpl	r3!, {r0, r1, r8, lr}^
    3d70:	stmiami	fp!, {r1, r9, sl, lr}^
    3d74:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    3d78:	cdp2	0, 15, cr15, cr0, cr13, {0}
    3d7c:	vqdmulh.s<illegal width 8>	q10, q8, <illegal reg q12.5>
    3d80:	ldmpl	r3!, {r2, r8, lr}^
    3d84:	stmiami	r8!, {r1, r9, sl, lr}^
    3d88:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    3d8c:	cdp2	0, 14, cr15, cr6, cr13, {0}
    3d90:	vqdmulh.s<illegal width 8>	q10, q8, q11
    3d94:	ldmpl	r3!, {r0, r2, r8, lr}^
    3d98:	stmiami	r5!, {r1, r9, sl, lr}^
    3d9c:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    3da0:	cdp2	0, 13, cr15, cr12, cr13, {0}
    3da4:	vqdmulh.s<illegal width 8>	q10, q8, <illegal reg q9.5>
    3da8:	ldmpl	r3!, {r1, r2, r8, lr}^
    3dac:	stmiami	r2!, {r1, r9, sl, lr}^
    3db0:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    3db4:	cdp2	0, 13, cr15, cr2, cr13, {0}
    3db8:	vqdmulh.s<illegal width 8>	q10, q8, q8
    3dbc:	ldmpl	r3!, {r0, r2, r3, r8, lr}^
    3dc0:	ldmmi	pc, {r1, r9, sl, lr}^	; <UNPREDICTABLE>
    3dc4:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    3dc8:	cdp2	0, 12, cr15, cr8, cr13, {0}
    3dcc:	vpadd.i8	q10, q8, <illegal reg q6.5>
    3dd0:	ldmpl	r3!, {r0, r2, r3, r4, r8, lr}^
    3dd4:	ldmmi	ip, {r1, r9, sl, lr}^
    3dd8:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    3ddc:	cdp2	0, 11, cr15, cr14, cr13, {0}
    3de0:	vpadd.i8	q10, q8, q5
    3de4:	ldmpl	r3!, {r0, r1, r4, r6, r8, lr}^
    3de8:	ldmmi	r9, {r1, r9, sl, lr}^
    3dec:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    3df0:	cdp2	0, 11, cr15, cr4, cr13, {0}
    3df4:	vpadd.i8	q10, q8, <illegal reg q3.5>
    3df8:	ldmpl	r3!, {r2, r4, r6, r8, lr}^
    3dfc:	ldmmi	r6, {r1, r9, sl, lr}^
    3e00:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    3e04:	cdp2	0, 10, cr15, cr10, cr13, {0}
    3e08:	vpadd.i8	q10, q8, q2
    3e0c:	ldmpl	r3!, {r0, r4, r8, lr}^
    3e10:	ldmmi	r3, {r1, r9, sl, lr}^
    3e14:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    3e18:	cdp2	0, 10, cr15, cr0, cr13, {0}
    3e1c:	vpadd.i8	q10, q8, <illegal reg q0.5>
    3e20:	ldmpl	r3!, {r1, r4, r8, lr}^
    3e24:	ldmmi	r0, {r1, r9, sl, lr}^
    3e28:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    3e2c:	cdp2	0, 9, cr15, cr6, cr13, {0}
    3e30:	vqdmulh.s<illegal width 8>	q10, q8, q7
    3e34:	ldmpl	r3!, {r0, r1, r4, r8, lr}^
    3e38:	stmiami	sp, {r1, r9, sl, lr}^
    3e3c:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    3e40:	cdp2	0, 8, cr15, cr12, cr13, {0}
    3e44:	vqdmulh.s<illegal width 8>	q10, q8, <illegal reg q5.5>
    3e48:	ldmpl	r3!, {r2, r4, r8, lr}^
    3e4c:	stmiami	sl, {r1, r9, sl, lr}^
    3e50:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    3e54:	cdp2	0, 8, cr15, cr2, cr13, {0}
    3e58:	vqdmulh.s<illegal width 8>	q10, q8, q4
    3e5c:	ldmpl	r3!, {r0, r2, r4, r8, lr}^
    3e60:	stmiami	r7, {r1, r9, sl, lr}^
    3e64:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    3e68:	cdp2	0, 7, cr15, cr8, cr13, {0}
    3e6c:	vqdmulh.s<illegal width 8>	q10, q8, <illegal reg q2.5>
    3e70:	ldmpl	r3!, {r1, r2, r4, r8, lr}^
    3e74:	stmiami	r4, {r1, r9, sl, lr}^
    3e78:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    3e7c:	cdp2	0, 6, cr15, cr14, cr13, {0}
    3e80:	vqdmulh.s<illegal width 8>	q10, q8, q1
    3e84:	ldmpl	r3!, {r0, r5, r8, lr}^
    3e88:	stmiami	r1, {r1, r9, sl, lr}^
    3e8c:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    3e90:	cdp2	0, 6, cr15, cr4, cr13, {0}
    3e94:	vpadd.i8	d20, d16, d31
    3e98:	ldmpl	r3!, {r1, r5, r8, lr}^
    3e9c:	ldmmi	lr!, {r1, r9, sl, lr}
    3ea0:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    3ea4:	cdp2	0, 5, cr15, cr10, cr13, {0}
    3ea8:	vpadd.i8	d20, d16, d28
    3eac:	ldmpl	r3!, {r0, r1, r5, r8, lr}^
    3eb0:	ldmmi	fp!, {r1, r9, sl, lr}
    3eb4:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    3eb8:	cdp2	0, 5, cr15, cr0, cr13, {0}
    3ebc:	vpadd.i8	d20, d16, d25
    3ec0:	ldmpl	r3!, {r2, r5, r8, lr}^
    3ec4:	ldmmi	r8!, {r1, r9, sl, lr}
    3ec8:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    3ecc:	cdp2	0, 4, cr15, cr6, cr13, {0}
    3ed0:	vpadd.i8	d20, d16, d22
    3ed4:	ldmpl	r3!, {r0, r2, r3, r5, r8, lr}^
    3ed8:	ldmmi	r5!, {r1, r9, sl, lr}
    3edc:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    3ee0:	cdp2	0, 3, cr15, cr12, cr13, {0}
    3ee4:	vpadd.i8	d20, d16, d19
    3ee8:	ldmpl	r3!, {r0, r4, r5, r8, lr}^
    3eec:	ldmmi	r2!, {r1, r9, sl, lr}
    3ef0:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    3ef4:	cdp2	0, 3, cr15, cr2, cr13, {0}
    3ef8:	vpadd.i8	d20, d16, d16
    3efc:	ldmpl	r3!, {r1, r4, r5, r8, lr}^
    3f00:	stmiami	pc!, {r1, r9, sl, lr}	; <UNPREDICTABLE>
    3f04:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    3f08:	cdp2	0, 2, cr15, cr8, cr13, {0}
    3f0c:	vqdmulh.s<illegal width 8>	d20, d16, d29
    3f10:	ldmpl	r3!, {r0, r1, r4, r5, r8, lr}^
    3f14:	stmiami	ip!, {r1, r9, sl, lr}
    3f18:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    3f1c:	cdp2	0, 1, cr15, cr14, cr13, {0}
    3f20:	vqdmulh.s<illegal width 8>	d20, d16, d26
    3f24:	ldmpl	r3!, {r2, r4, r5, r8, lr}^
    3f28:	stmiami	r9!, {r1, r9, sl, lr}
    3f2c:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
    3f30:	cdp2	0, 1, cr15, cr4, cr13, {0}
    3f34:	ldmpl	r3!, {r0, r1, r2, r5, r7, r8, r9, fp, lr}^
    3f38:	eorscs	r4, r2, r2, lsl #12
    3f3c:			; <UNDEFINED> instruction: 0xf7fe601a
    3f40:	cdp	15, 1, cr14, cr8, cr10, {5}
    3f44:	blmi	fe90e78c <wprintw@plt+0xfe90b334>
    3f48:	andhi	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    3f4c:	ldrdcc	pc, [r0], -r8
    3f50:	vrshr.s64	d4, d3, #64
    3f54:	mrc	2, 0, r8, cr8, cr15, {5}
    3f58:	bge	5467a0 <wprintw@plt+0x543348>
    3f5c:	svcge	0x0016499f
    3f60:	bmi	fe7e8780 <wprintw@plt+0xfe7e5328>
    3f64:	andls	r3, r9, r1, lsl #16
    3f68:	andls	sl, r8, r8, lsl r8
    3f6c:	ldmdage	r7, {r0, r4, r5, r6, fp, ip, lr}
    3f70:	tstls	r5, r7
    3f74:	andlt	pc, r2, r6, asr r8	; <UNPREDICTABLE>
    3f78:			; <UNDEFINED> instruction: 0x960b4a9a
    3f7c:	ldrbtmi	r4, [sl], #-1550	; 0xfffff9f2
    3f80:	bcs	43f7ac <wprintw@plt+0x43c354>
    3f84:	ldrbtmi	r4, [sl], #-2712	; 0xfffff568
    3f88:	bcs	fe43f7b4 <wprintw@plt+0xfe43c35c>
    3f8c:			; <UNDEFINED> instruction: 0xf8c8e03f
    3f90:			; <UNDEFINED> instruction: 0xf00d3000
    3f94:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
    3f98:	blls	1b8068 <wprintw@plt+0x1b4c10>
    3f9c:	ldmdavs	r8, {r0, r3, r4, r5, fp, sp, lr}
    3fa0:	movweq	lr, #6736	; 0x1a50
    3fa4:	stfcsd	f5, [r0, #-336]	; 0xfffffeb0
    3fa8:	orrshi	pc, sp, r0
    3fac:	ldrdcc	pc, [r0], -sl
    3fb0:			; <UNDEFINED> instruction: 0xf100059c
    3fb4:	movwcs	r8, #651	; 0x28b
    3fb8:	ldmdavs	r4!, {r1, r8, r9, ip, pc}
    3fbc:			; <UNDEFINED> instruction: 0xf8da461a
    3fc0:	ldrmi	r0, [r9], -r0
    3fc4:	vmul.i<illegal width 8>	q11, q0, d0[5]
    3fc8:	andls	r3, r0, r0
    3fcc:	strls	r4, [r1], #-1576	; 0xfffff9d8
    3fd0:	blx	fe540020 <wprintw@plt+0xfe53cbc8>
    3fd4:			; <UNDEFINED> instruction: 0xf0002800
    3fd8:			; <UNDEFINED> instruction: 0xf8db8275
    3fdc:	blcs	ffe4 <wprintw@plt+0xcb8c>
    3fe0:	rsbhi	pc, sp, #0
    3fe4:			; <UNDEFINED> instruction: 0xf0186834
    3fe8:			; <UNDEFINED> instruction: 0xf8daf867
    3fec:	eorvs	r3, r0, #0
    3ff0:			; <UNDEFINED> instruction: 0xf1000598
    3ff4:	sfmls	f0, 1, [sl], {97}	; 0x61
    3ff8:			; <UNDEFINED> instruction: 0xf7fe6820
    3ffc:	eorvs	lr, r5, ip, ror lr
    4000:	bcs	43f868 <wprintw@plt+0x43c410>
    4004:	ldrdcc	pc, [r0], -r8
    4008:	vrshr.s64	d4, d3, #64
    400c:	stmdbls	r6, {r0, r1, r2, r3, r5, r6, r7, pc}
    4010:	eorsvs	r2, sl, r0, lsl #4
    4014:	bls	25c044 <wprintw@plt+0x258bec>
    4018:	ble	154a6c <wprintw@plt+0x151614>
    401c:	eorcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4020:	blcs	ae2094 <wprintw@plt+0xadec3c>
    4024:	orrhi	pc, fp, r0
    4028:			; <UNDEFINED> instruction: 0xf8d82500
    402c:			; <UNDEFINED> instruction: 0xf8593000
    4030:	movwcc	r0, #4131	; 0x1023
    4034:	bcc	b62044 <wprintw@plt+0xb5ebec>
    4038:	stmdavc	r2, {r3, r8, r9, sl, fp, ip, sp, pc}^
    403c:	adcle	r2, r6, r0, lsl #20
    4040:			; <UNDEFINED> instruction: 0xf8c82101
    4044:			; <UNDEFINED> instruction: 0xf0053000
    4048:	stmdacs	r0, {r0, r4, r6, r8, fp, ip, sp, lr, pc}
    404c:	ldrb	sp, [r7, r5, lsr #3]
    4050:	ldrmi	r2, [sl], -r0, lsl #6
    4054:			; <UNDEFINED> instruction: 0xffd6f012
    4058:	svclt	0x0000e7d2
    405c:	andeq	lr, r3, ip, lsr #23
    4060:	andeq	lr, r3, r8, lsl r5
    4064:	andeq	r0, r0, ip, ror #6
    4068:	strdeq	lr, [r3], -r6
    406c:	andeq	r0, r0, r4, lsr #6
    4070:	andeq	pc, r3, lr, ror #4
    4074:	andeq	r9, r2, lr, ror #10
    4078:	andeq	fp, r2, ip, lsr #18
    407c:	andeq	sl, r2, r4, lsl #19
    4080:	andeq	fp, r2, lr, lsl r9
    4084:	andeq	r0, r0, r4, lsr #11
    4088:	andeq	fp, r2, r6, lsl #20
    408c:	andeq	sl, r2, lr, asr r8
    4090:	andeq	fp, r2, ip, lsr #18
    4094:	andeq	r0, r0, r4, lsl r6
    4098:	andeq	r0, r0, r0, ror r4
    409c:	andeq	r0, r0, r4, ror r4
    40a0:	andeq	fp, r2, r2, lsl #16
    40a4:	andeq	r0, r0, ip, lsl r4
    40a8:	andeq	r0, r0, r4, asr #11
    40ac:	andeq	r0, r0, ip, lsl #10
    40b0:	strdeq	r0, [r0], -r4
    40b4:	andeq	r0, r0, r0, asr #8
    40b8:	andeq	r0, r0, ip, ror r4
    40bc:	andeq	fp, r2, ip, ror r6
    40c0:	andeq	r0, r0, r4, ror r5
    40c4:	andeq	sl, r2, ip, lsl #10
    40c8:	strdeq	fp, [r2], -sl
    40cc:	andeq	r0, r0, ip, lsr #12
    40d0:	andeq	fp, r2, sl, ror #10
    40d4:	andeq	r0, r0, ip, lsl #11
    40d8:	andeq	fp, r2, r2, ror r5
    40dc:	andeq	fp, r2, r0, ror r4
    40e0:	strdeq	r0, [r0], -ip
    40e4:	andeq	r0, r0, r0, lsr #7
    40e8:			; <UNDEFINED> instruction: 0x000005bc
    40ec:	muleq	r0, r8, r3
    40f0:	muleq	r2, sl, r4
    40f4:	andeq	r0, r0, ip, ror r3
    40f8:	andeq	r0, r0, ip, lsl r6
    40fc:	andeq	r8, r2, r2, lsl #27
    4100:	ldrdeq	r0, [r0], -ip
    4104:	andeq	r0, r0, r0, ror #10
    4108:	andeq	r0, r0, r0, lsl #10
    410c:	andeq	r0, r0, r4, ror r3
    4110:			; <UNDEFINED> instruction: 0x0002b2b2
    4114:	andeq	r0, r0, r0, lsl #11
    4118:	andeq	fp, r2, r6, lsr #5
    411c:	andeq	r0, r0, r0, lsl #8
    4120:	muleq	r2, sl, r2
    4124:	andeq	r0, r0, r8, asr r3
    4128:	andeq	fp, r2, lr, lsl #5
    412c:	andeq	r0, r0, ip, asr #12
    4130:	andeq	fp, r2, r2, lsl #5
    4134:	andeq	r0, r0, r8, ror r4
    4138:	andeq	fp, r2, r6, ror r2
    413c:	andeq	r0, r0, ip, asr #9
    4140:	andeq	fp, r2, sl, ror #4
    4144:	andeq	r0, r0, r4, ror #8
    4148:	andeq	fp, r2, lr, asr r2
    414c:	andeq	r0, r0, r4, asr #12
    4150:	andeq	fp, r2, r2, asr r2
    4154:	andeq	r0, r0, r4, asr r3
    4158:	andeq	fp, r2, r2, asr #4
    415c:	andeq	r0, r0, ip, asr #7
    4160:	andeq	fp, r2, r2, lsr r2
    4164:	andeq	r0, r0, r0, lsr r3
    4168:	andeq	fp, r2, r6, lsr #4
    416c:	andeq	r0, r0, r0, lsr #9
    4170:	andeq	fp, r2, sl, lsl r2
    4174:	andeq	r0, r0, ip, lsl #12
    4178:	andeq	fp, r2, lr, lsl #4
    417c:	andeq	r0, r0, r4, lsr #9
    4180:	andeq	fp, r2, r2, lsl #4
    4184:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4188:	strdeq	fp, [r2], -r6
    418c:	andeq	r0, r0, ip, lsl #7
    4190:	andeq	fp, r2, sl, ror #3
    4194:	andeq	r0, r0, ip, lsr r3
    4198:	ldrdeq	fp, [r2], -lr
    419c:	andeq	r0, r0, ip, lsr r6
    41a0:	ldrdeq	fp, [r2], -r2
    41a4:	andeq	r0, r0, r8, ror #10
    41a8:	andeq	fp, r2, r6, asr #3
    41ac:	andeq	r0, r0, ip, ror #7
    41b0:			; <UNDEFINED> instruction: 0x0002b1ba
    41b4:	andeq	r0, r0, ip, asr #10
    41b8:	andeq	fp, r2, lr, lsr #3
    41bc:	andeq	r0, r0, r8, asr #10
    41c0:	andeq	fp, r2, r2, lsr #3
    41c4:	ldrdeq	r0, [r0], -ip
    41c8:	muleq	r2, r6, r1
    41cc:	andeq	r0, r0, r4, lsl r5
    41d0:	andeq	fp, r2, sl, lsl #3
    41d4:			; <UNDEFINED> instruction: 0x000004b8
    41d8:	andeq	r0, r0, r0, asr #7
    41dc:	andeq	r0, r0, r0, lsl #6
    41e0:	andeq	r0, r0, r4, asr r5
    41e4:	andeq	fp, r2, r2, asr #2
    41e8:	andeq	fp, r2, lr, ror #2
    41ec:	blls	16ba20 <wprintw@plt+0x1685c8>
    41f0:	blcs	1e264 <wprintw@plt+0x1ae0c>
    41f4:	cmphi	r4, r0	; <UNPREDICTABLE>
    41f8:	stmdbls	r5, {r1, r3, r4, r9, sl, fp, sp, lr}
    41fc:	ldrdvs	r4, [sl], -sp
    4200:	ldmdavc	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    4204:			; <UNDEFINED> instruction: 0xf0402b00
    4208:			; <UNDEFINED> instruction: 0xf8da8148
    420c:	ldreq	r3, [sl], -r0
    4210:			; <UNDEFINED> instruction: 0xf443bf44
    4214:			; <UNDEFINED> instruction: 0xf8ca5300
    4218:	vhadd.s8	d19, d5, d0
    421c:	mufe	f6, f0, f3
    4220:	mulcs	r0, r0, sl
    4224:	mcr	7, 2, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    4228:	blx	fec2ae40 <wprintw@plt+0xfec279e8>
    422c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    4230:			; <UNDEFINED> instruction: 0xf0047018
    4234:	blmi	ff442350 <wprintw@plt+0xff43eef8>
    4238:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    423c:	andcs	fp, r3, r1, lsl r1
    4240:			; <UNDEFINED> instruction: 0xffeef018
    4244:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
    4248:	ldmdavc	r2, {r1, r3, r4, fp, sp, lr}
    424c:			; <UNDEFINED> instruction: 0xf0002a00
    4250:	blmi	ff2a45b0 <wprintw@plt+0xff2a1158>
    4254:	cdpeq	0, 0, cr15, cr1, cr15, {2}
    4258:	msrgt	CPSR_s, #14614528	; 0xdf0000
    425c:	bmi	ff255c38 <wprintw@plt+0xff2527e0>
    4260:	ldmpl	r3!, {sl, sp}^
    4264:	stmiami	r9, {r3, r6, r7, r8, r9, sl, fp, lr}^
    4268:	and	pc, r0, r3, lsl #17
    426c:	andcc	pc, ip, r6, asr r8	; <UNPREDICTABLE>
    4270:			; <UNDEFINED> instruction: 0xf8df49c7
    4274:	movwls	lr, #25376	; 0x6320
    4278:			; <UNDEFINED> instruction: 0xf85658b3
    427c:			; <UNDEFINED> instruction: 0xf8569007
    4280:	ldmdapl	r7!, {pc}^
    4284:			; <UNDEFINED> instruction: 0xf8569305
    4288:	ands	r6, pc, lr
    428c:	ldrdcc	pc, [r0], -r9
    4290:	andle	r2, r2, r1, lsl #22
    4294:			; <UNDEFINED> instruction: 0xf0192001
    4298:			; <UNDEFINED> instruction: 0xf8dafff7
    429c:			; <UNDEFINED> instruction: 0xf8cb3000
    42a0:	ldrbeq	r4, [fp, -r0]
    42a4:	andpl	pc, r0, r8, lsl #17
    42a8:	ldmdavc	fp!, {r1, r6, sl, ip, lr, pc}
    42ac:	teqle	ip, r0, lsl #22
    42b0:	stc2l	0, cr15, [ip, #104]!	; 0x68
    42b4:	ldmdavs	r8, {r0, r2, r8, r9, fp, ip, pc}
    42b8:	mrc	7, 7, APSR_nzcv, cr8, cr14, {7}
    42bc:	svc	0x0008f7fe
    42c0:	eorsvc	r6, r5, r4
    42c4:	cdp2	0, 2, cr15, cr2, cr14, {0}
    42c8:			; <UNDEFINED> instruction: 0xf824f00e
    42cc:	mrrc2	0, 0, pc, sl, cr13	; <UNPREDICTABLE>
    42d0:	ldmdavc	fp, {r2, r8, r9, fp, ip, pc}
    42d4:	sbcsle	r2, r9, r0, lsl #22
    42d8:			; <UNDEFINED> instruction: 0xf912f018
    42dc:	bicsle	r2, r5, r0, lsl #16
    42e0:	andsvc	r9, r8, r6, lsl #22
    42e4:			; <UNDEFINED> instruction: 0xf8dae7d2
    42e8:	ldreq	r3, [r9, r4]
    42ec:	mcrge	5, 4, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
    42f0:	ldmdavs	fp, {r0, r1, r4, r5, fp, sp, lr}
    42f4:	blcs	22368 <wprintw@plt+0x1ef10>
    42f8:	mcrge	4, 4, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
    42fc:	ldrdcc	pc, [r0], -r8
    4300:	andne	lr, r7, #3620864	; 0x374000
    4304:	orrmi	pc, r0, #-1073741824	; 0xc0000000
    4308:			; <UNDEFINED> instruction: 0xf8593b01
    430c:			; <UNDEFINED> instruction: 0xf00b0023
    4310:	stmdacs	r0, {r0, r2, r3, r5, r7, fp, ip, sp, lr, pc}
    4314:	mrcge	4, 3, APSR_nzcv, cr4, cr15, {1}
    4318:	strtmi	r9, [fp], -r8, lsl #18
    431c:	strtmi	r9, [sl], -r7, lsl #16
    4320:	stmdavs	r0, {r0, r3, fp, sp, lr}
    4324:	mcr2	0, 3, pc, cr14, cr2, {0}	; <UNPREDICTABLE>
    4328:			; <UNDEFINED> instruction: 0xf01ce66a
    432c:	bfi	pc, r7, (invalid: 22:5)	; <UNPREDICTABLE>
    4330:			; <UNDEFINED> instruction: 0xf8e6f018
    4334:			; <UNDEFINED> instruction: 0xd1b82800
    4338:	mrc2	0, 2, pc, cr14, cr11, {0}
    433c:			; <UNDEFINED> instruction: 0xf7fee7b5
    4340:	strcs	lr, [r1], #-3708	; 0xfffff184
    4344:			; <UNDEFINED> instruction: 0xf8d0960c
    4348:	strmi	ip, [r6], -r0
    434c:	ldrdcc	pc, [r0], -r8
    4350:			; <UNDEFINED> instruction: 0xf8594625
    4354:	stmdbne	r8, {r0, r1, r5, ip}
    4358:	and	pc, r4, r1, lsl r8	; <UNPREDICTABLE>
    435c:			; <UNDEFINED> instruction: 0xf83c4672
    4360:			; <UNDEFINED> instruction: 0xf41ee01e
    4364:	andsle	r6, pc, r0, lsl #31
    4368:			; <UNDEFINED> instruction: 0xf1042a63
    436c:	andsle	r0, r4, r1, lsl #8
    4370:	bcs	10fa3a0 <wprintw@plt+0x10f6f48>
    4374:	bcs	14b846c <wprintw@plt+0x14b5014>
    4378:			; <UNDEFINED> instruction: 0xf8dad128
    437c:	vld4.8	{d3-d6}, [r3], r0
    4380:			; <UNDEFINED> instruction: 0xf8ca7300
    4384:	strb	r3, [r1, r0]!
    4388:	tstle	pc, r2, ror sl	; <UNPREDICTABLE>
    438c:	ldrdcc	pc, [r0], -sl
    4390:	movwvc	pc, #1091	; 0x443	; <UNPREDICTABLE>
    4394:	andcc	pc, r0, sl, asr #17
    4398:			; <UNDEFINED> instruction: 0xf8dae7d8
    439c:			; <UNDEFINED> instruction: 0xf0433000
    43a0:			; <UNDEFINED> instruction: 0xf8ca0302
    43a4:	ldrb	r3, [r1, r0]
    43a8:	rsceq	pc, pc, #2
    43ac:	bcs	bebbe4 <wprintw@plt+0xbe878c>
    43b0:	stfnep	f5, [r3], #-264	; 0xfffffef8
    43b4:	stclpl	8, cr1, [sp], {200}	; 0xc8
    43b8:	cmple	sp, r0, lsl #26
    43bc:	subsle	r2, r0, r1, lsl #24
    43c0:	ldrdcc	pc, [r0], -r8
    43c4:			; <UNDEFINED> instruction: 0xf8c83301
    43c8:	strt	r3, [lr], -r0
    43cc:	bne	43fc38 <wprintw@plt+0x43c7e0>
    43d0:	andcs	r2, r0, r5, lsl #4
    43d4:	ldcl	7, cr15, [r0], #1016	; 0x3f8
    43d8:	ldrdcc	pc, [r0], -r8
    43dc:	eorcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    43e0:			; <UNDEFINED> instruction: 0x46015d5a
    43e4:			; <UNDEFINED> instruction: 0xf0182003
    43e8:			; <UNDEFINED> instruction: 0xf8d6ff1b
    43ec:	str	ip, [sp, r0]!
    43f0:	ldrdcc	pc, [r0], -sl
    43f4:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    43f8:	andcc	pc, r0, sl, asr #17
    43fc:	ldmdbvs	sl, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}^
    4400:			; <UNDEFINED> instruction: 0xf47f2a00
    4404:	cdpvs	15, 1, cr10, cr10, cr6, {1}
    4408:			; <UNDEFINED> instruction: 0xf47f4293
    440c:			; <UNDEFINED> instruction: 0xf8daaf22
    4410:			; <UNDEFINED> instruction: 0xf0100000
    4414:			; <UNDEFINED> instruction: 0xf47f0008
    4418:	ldmdbmi	pc, {r2, r3, r4, r8, r9, sl, fp, sp, pc}^	; <UNPREDICTABLE>
    441c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4420:	stcl	7, cr15, [sl], {254}	; 0xfe
    4424:	mrc2	0, 5, pc, cr12, cr9, {0}
    4428:			; <UNDEFINED> instruction: 0xf8dae713
    442c:	andseq	r3, r8, #0
    4430:	blge	ffd41a34 <wprintw@plt+0xffd3e5dc>
    4434:	bllt	ffb42438 <wprintw@plt+0xffb3efe0>
    4438:	ldrtmi	r9, [sl], -r6, lsl #18
    443c:			; <UNDEFINED> instruction: 0xf8c83301
    4440:			; <UNDEFINED> instruction: 0xf0173000
    4444:			; <UNDEFINED> instruction: 0x4605fd77
    4448:			; <UNDEFINED> instruction: 0xf47f2800
    444c:	cdp	13, 1, cr10, cr9, cr13, {7}
    4450:	andcs	r1, r5, #144, 20	; 0x90000
    4454:	ldc	7, cr15, [r0], #1016	; 0x3f8
    4458:	andcs	r4, r3, r1, lsl #12
    445c:	mcr2	0, 7, pc, cr0, cr8, {0}	; <UNPREDICTABLE>
    4460:	stmdbmi	lr, {r0, r1, r5, r6, r7, r8, sl, sp, lr, pc}^
    4464:	strtmi	r2, [r8], -r5, lsl #4
    4468:			; <UNDEFINED> instruction: 0xf7fe4479
    446c:	strmi	lr, [r1], -r6, lsr #25
    4470:			; <UNDEFINED> instruction: 0xf0182003
    4474:	sbfx	pc, r5, #29, #4
    4478:	ldc2	0, cr15, [ip, #-92]	; 0xffffffa4
    447c:	ldrdcc	pc, [r0], -r8
    4480:	eorcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4484:	blcs	fdb8f8 <wprintw@plt+0xfd84a0>
    4488:	orrsle	r4, r9, r5, lsl #12
    448c:	ldrdcc	pc, [r0], -sl
    4490:	orrpl	pc, r0, #1124073472	; 0x43000000
    4494:	andcc	pc, r0, sl, asr #17
    4498:			; <UNDEFINED> instruction: 0xf003e792
    449c:			; <UNDEFINED> instruction: 0xe6b4ff3d
    44a0:	tstcs	r1, pc, lsr r8
    44a4:			; <UNDEFINED> instruction: 0xf0044478
    44a8:			; <UNDEFINED> instruction: 0xf8daff21
    44ac:			; <UNDEFINED> instruction: 0xf0233000
    44b0:			; <UNDEFINED> instruction: 0xf8ca0380
    44b4:	ldrt	r3, [r0], r0
    44b8:			; <UNDEFINED> instruction: 0xfffef011
    44bc:			; <UNDEFINED> instruction: 0xf018e59b
    44c0:	str	pc, [pc, #3695]	; 5337 <wprintw@plt+0x1edf>
    44c4:			; <UNDEFINED> instruction: 0xf0124628
    44c8:	str	pc, [fp, #2445]	; 0x98d
    44cc:			; <UNDEFINED> instruction: 0xf0114628
    44d0:	ldrb	pc, [r0, #-4011]!	; 0xfffff055	; <UNPREDICTABLE>
    44d4:	blmi	d16da8 <wprintw@plt+0xd13950>
    44d8:	andls	r5, r5, #11665408	; 0xb20000
    44dc:	andlt	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    44e0:			; <UNDEFINED> instruction: 0xf001e685
    44e4:	tstlt	r8, #144384	; 0x23400	; <UNPREDICTABLE>
    44e8:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
    44ec:	stc2l	0, cr15, [r2], #92	; 0x5c
    44f0:	andcs	r4, r2, #48128	; 0xbc00
    44f4:	ldmpl	r3!, {r5, sp, lr}^
    44f8:	andcs	lr, r0, #3194880	; 0x30c000
    44fc:	bllt	ffc82500 <wprintw@plt+0xffc7f0a8>
    4500:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
    4504:	ldc2l	0, cr15, [r6], {23}
    4508:			; <UNDEFINED> instruction: 0xf7ff6020
    450c:			; <UNDEFINED> instruction: 0xf8dabbe3
    4510:	andseq	r3, sp, #0
    4514:	blge	ff601a18 <wprintw@plt+0xff5fe5c0>
    4518:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
    451c:	stc	7, cr15, [r0, #-1016]!	; 0xfffffc08
    4520:			; <UNDEFINED> instruction: 0xf43f2800
    4524:			; <UNDEFINED> instruction: 0xf017abd0
    4528:	eorvs	pc, r0, r5, asr #25
    452c:	bllt	ff302530 <wprintw@plt+0xff2ff0d8>
    4530:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    4534:	ldc2	0, cr15, [lr], #92	; 0x5c
    4538:	andcs	r4, r1, #29696	; 0x7400
    453c:	ldmpl	r3!, {r5, sp, lr}^
    4540:	andcs	lr, r0, #3194880	; 0x30c000
    4544:	bllt	ff382548 <wprintw@plt+0xff37f0f0>
    4548:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
    454c:	ldc2	0, cr15, [r2], #92	; 0x5c
    4550:			; <UNDEFINED> instruction: 0xf7ff6028
    4554:	ldmdami	fp, {r0, r1, r3, r6, r7, r9, fp, ip, sp, pc}
    4558:			; <UNDEFINED> instruction: 0xf0174478
    455c:	eorvs	pc, r0, fp, lsr #25
    4560:	blt	ff042564 <wprintw@plt+0xff03f10c>
    4564:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    4568:	stc2	0, cr15, [r4], #92	; 0x5c
    456c:			; <UNDEFINED> instruction: 0xf7ff6020
    4570:	svclt	0x0000bab2
    4574:	andeq	r0, r0, r8, lsr r3
    4578:	andeq	r0, r0, r4, ror #11
    457c:	andeq	r0, r0, r0, lsr #12
    4580:	andeq	r0, r0, ip, lsl r5
    4584:	andeq	r0, r0, r4, asr #7
    4588:	ldrdeq	r0, [r0], -r8
    458c:	andeq	r0, r0, r4, lsl #8
    4590:	andeq	r0, r0, r4, lsl #12
    4594:	strdeq	r0, [r0], -r4
    4598:	strdeq	sl, [r2], -r6
    459c:	andeq	sl, r2, r8, ror ip
    45a0:	andeq	r8, r2, r4, asr #11
    45a4:	andeq	r0, r0, r0, lsl #6
    45a8:	andeq	r0, r0, r4, asr r5
    45ac:	andeq	sl, r2, sl, lsl #22
    45b0:	andeq	r0, r0, r4, ror #6
    45b4:	andeq	sl, r2, r6, ror #21
    45b8:	andeq	sl, r2, r6, asr #21
    45bc:	andeq	sl, r2, sl, asr #21
    45c0:	andeq	sl, r2, lr, asr sl
    45c4:	andeq	sl, r2, r8, asr #20
    45c8:	andeq	sl, r2, r6, lsr sl
    45cc:	bleq	40710 <wprintw@plt+0x3d2b8>
    45d0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    45d4:	strbtmi	fp, [sl], -r2, lsl #24
    45d8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    45dc:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    45e0:	ldrmi	sl, [sl], #776	; 0x308
    45e4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    45e8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    45ec:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    45f0:			; <UNDEFINED> instruction: 0xf85a4b06
    45f4:	stmdami	r6, {r0, r1, ip, sp}
    45f8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    45fc:	ldcl	7, cr15, [r8], {254}	; 0xfe
    4600:	mcr	7, 7, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    4604:	andeq	sp, r3, r8, lsr #7
    4608:	strdeq	r0, [r0], -r8
    460c:	ldrdeq	r0, [r0], -ip
    4610:	andeq	r0, r0, r0, asr r5
    4614:	ldr	r3, [pc, #20]	; 4630 <wprintw@plt+0x11d8>
    4618:	ldr	r2, [pc, #20]	; 4634 <wprintw@plt+0x11dc>
    461c:	add	r3, pc, r3
    4620:	ldr	r2, [r3, r2]
    4624:	cmp	r2, #0
    4628:	bxeq	lr
    462c:	b	2ff8 <__gmon_start__@plt>
    4630:	andeq	sp, r3, r8, lsl #7
    4634:	andeq	r0, r0, r8, lsl #9
    4638:	blmi	1d6658 <wprintw@plt+0x1d3200>
    463c:	bmi	1d5824 <wprintw@plt+0x1d23cc>
    4640:	addmi	r4, r3, #2063597568	; 0x7b000000
    4644:	andle	r4, r3, sl, ror r4
    4648:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    464c:	ldrmi	fp, [r8, -r3, lsl #2]
    4650:	svclt	0x00004770
    4654:	ldrdeq	sp, [r3], -ip
    4658:	ldrdeq	sp, [r3], -r8
    465c:	andeq	sp, r3, r4, ror #6
    4660:	andeq	r0, r0, r4, lsr r3
    4664:	stmdbmi	r9, {r3, fp, lr}
    4668:	bmi	255850 <wprintw@plt+0x2523f8>
    466c:	bne	255858 <wprintw@plt+0x252400>
    4670:	svceq	0x00cb447a
    4674:			; <UNDEFINED> instruction: 0x01a1eb03
    4678:	andle	r1, r3, r9, asr #32
    467c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    4680:	ldrmi	fp, [r8, -r3, lsl #2]
    4684:	svclt	0x00004770
    4688:			; <UNDEFINED> instruction: 0x0003deb0
    468c:	andeq	sp, r3, ip, lsr #29
    4690:	andeq	sp, r3, r8, lsr r3
    4694:	strdeq	r0, [r0], -r8
    4698:	blmi	2b1ac0 <wprintw@plt+0x2ae668>
    469c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    46a0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    46a4:	blmi	272c58 <wprintw@plt+0x26f800>
    46a8:	ldrdlt	r5, [r3, -r3]!
    46ac:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    46b0:			; <UNDEFINED> instruction: 0xf7fe6818
    46b4:			; <UNDEFINED> instruction: 0xf7ffeac4
    46b8:	blmi	1c45bc <wprintw@plt+0x1c1164>
    46bc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    46c0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    46c4:	andeq	sp, r3, lr, ror lr
    46c8:	andeq	sp, r3, r8, lsl #6
    46cc:	andeq	r0, r0, r8, lsr #6
    46d0:	andeq	sp, r3, r2, asr r9
    46d4:	andeq	sp, r3, lr, asr lr
    46d8:	svclt	0x0000e7c4
    46dc:	andcs	r4, r0, #2048	; 0x800
    46e0:	andsvs	r4, sl, fp, ror r4
    46e4:	svclt	0x00004770
    46e8:	andeq	sp, r3, r0, asr #28
    46ec:	ldrbtmi	r4, [sl], #-2562	; 0xfffff5fe
    46f0:	blcc	5e844 <wprintw@plt+0x5b3ec>
    46f4:			; <UNDEFINED> instruction: 0x47706013
    46f8:	andeq	sp, r3, r2, lsr lr
    46fc:	svcmi	0x00f0e92d
    4700:	vpush	{s8-s259}
    4704:	blmi	fff27314 <wprintw@plt+0xfff23ebc>
    4708:			; <UNDEFINED> instruction: 0xf8df447a
    470c:	ldclmi	3, cr10, [ip], #960	; 0x3c0
    4710:	ldrdlt	r5, [r9], r3	; <UNPREDICTABLE>
    4714:	ldrbtmi	r4, [ip], #-1274	; 0xfffffb06
    4718:			; <UNDEFINED> instruction: 0x9327681b
    471c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4720:			; <UNDEFINED> instruction: 0xf85a4bf8
    4724:	ldmdavs	r8, {r0, r1, ip, sp}
    4728:	blx	1b40794 <wprintw@plt+0x1b3d33c>
    472c:	stc2	0, cr15, [r4, #-96]	; 0xffffffa0
    4730:	andcs	r4, r0, #250880	; 0x3d400
    4734:			; <UNDEFINED> instruction: 0xf85a4611
    4738:			; <UNDEFINED> instruction: 0xf8d99003
    473c:			; <UNDEFINED> instruction: 0xf7fe0000
    4740:	blmi	ffcbf060 <wprintw@plt+0xffcbbc08>
    4744:	stmiavs	r1!, {r0, r2, r5, fp, sp, lr}
    4748:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    474c:	ldmdavs	lr, {r3, r5, r9, sl, lr}
    4750:	blx	69376 <wprintw@plt+0x65f1e>
    4754:			; <UNDEFINED> instruction: 0xf025f106
    4758:	stmdavs	r3!, {r0, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
    475c:	addsmi	r1, sp, #446464	; 0x6d000
    4760:	cmphi	r2, r0, lsl #1	; <UNPREDICTABLE>
    4764:	movwcs	r4, #2794	; 0xaea
    4768:			; <UNDEFINED> instruction: 0xb3a8f8df
    476c:	ldrbtmi	r4, [sl], #-1567	; 0xfffff9e1
    4770:	movwcs	lr, #35277	; 0x89cd
    4774:	ldrbtmi	r4, [fp], #2792	; 0xae8
    4778:	movwls	r4, #42524	; 0xa61c
    477c:	andls	r4, fp, #2046820352	; 0x7a000000
    4780:	svcne	0x00d3e09c
    4784:	vhsub.s8	d4, d16, d3
    4788:			; <UNDEFINED> instruction: 0xf1c280b1
    478c:	movwcs	r0, #267	; 0x10b
    4790:	movwls	r4, #1025	; 0x401
    4794:			; <UNDEFINED> instruction: 0xf0194640
    4798:			; <UNDEFINED> instruction: 0xf8dbf825
    479c:	movwcs	r2, #0
    47a0:	mcr	2, 0, r4, cr8, cr5, {4}
    47a4:			; <UNDEFINED> instruction: 0xf0000a10
    47a8:			; <UNDEFINED> instruction: 0xf8d98149
    47ac:	strtmi	r0, [r2], -r0
    47b0:			; <UNDEFINED> instruction: 0xf7fe4639
    47b4:	andcc	lr, r1, ip, lsl #20
    47b8:	ldmibmi	r8, {r0, r1, r2, ip, lr, pc}^
    47bc:	rscscc	pc, pc, #79	; 0x4f
    47c0:	ldrdeq	pc, [r0], -r9
    47c4:			; <UNDEFINED> instruction: 0xf7fe4479
    47c8:			; <UNDEFINED> instruction: 0xf8d9eaa2
    47cc:	stclne	0, cr0, [r2]
    47d0:			; <UNDEFINED> instruction: 0xf7fe4639
    47d4:	strdcc	lr, [r1], -ip
    47d8:	cdp	0, 1, cr13, cr8, cr7, {0}
    47dc:			; <UNDEFINED> instruction: 0xf04f1a10
    47e0:			; <UNDEFINED> instruction: 0xf8d932ff
    47e4:			; <UNDEFINED> instruction: 0xf7fe0000
    47e8:			; <UNDEFINED> instruction: 0xee18ea92
    47ec:	bge	307034 <wprintw@plt+0x303bdc>
    47f0:			; <UNDEFINED> instruction: 0xf7fe9204
    47f4:	blmi	ff2bf1fc <wprintw@plt+0xff2bbda4>
    47f8:	bls	104aa4 <wprintw@plt+0x10164c>
    47fc:	ldrbtmi	r2, [fp], #-3
    4800:	movwvs	lr, #14803	; 0x39d3
    4804:	ldmdapl	r1!, {r2, r3, r4, sl, lr}^
    4808:	ldcl	7, cr15, [r4, #1016]!	; 0x3f8
    480c:	andcc	r9, r1, r4, lsl #20
    4810:	blls	438a10 <wprintw@plt+0x4355b8>
    4814:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    4818:	svcmi	0x0020f5b3
    481c:			; <UNDEFINED> instruction: 0xf5b3d078
    4820:			; <UNDEFINED> instruction: 0xf0404f80
    4824:			; <UNDEFINED> instruction: 0xf8988098
    4828:	blcs	b90830 <wprintw@plt+0xb8d3d8>
    482c:	sbcshi	pc, r2, r0, asr #32
    4830:	mulcc	r1, r8, r8
    4834:			; <UNDEFINED> instruction: 0xf0402b2e
    4838:			; <UNDEFINED> instruction: 0xf89880cd
    483c:	stmdacs	r0, {r1}
    4840:	sbchi	pc, r8, r0, asr #32
    4844:	andcs	r4, r5, #2998272	; 0x2dc000
    4848:	stmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    484c:			; <UNDEFINED> instruction: 0xf7fe4479
    4850:			; <UNDEFINED> instruction: 0xf017eab4
    4854:	strmi	pc, [r6], -pc, lsr #22
    4858:			; <UNDEFINED> instruction: 0xf0174630
    485c:	strmi	pc, [r0, #3131]	; 0xc3b
    4860:	bne	8b9628 <wprintw@plt+0x8b61d0>
    4864:			; <UNDEFINED> instruction: 0xf8d94639
    4868:			; <UNDEFINED> instruction: 0xf7fe0000
    486c:			; <UNDEFINED> instruction: 0x3001e9b0
    4870:			; <UNDEFINED> instruction: 0xf8d9d006
    4874:			; <UNDEFINED> instruction: 0xf04f0000
    4878:			; <UNDEFINED> instruction: 0x463132ff
    487c:	b	11c287c <wprintw@plt+0x11bf424>
    4880:	ldrbtmi	r4, [fp], #-2985	; 0xfffff457
    4884:	adcmi	r6, fp, #1769472	; 0x1b0000
    4888:	addshi	pc, sl, r0
    488c:	strcc	r4, [r2], #-1584	; 0xfffff9d0
    4890:	b	c42890 <wprintw@plt+0xc3f438>
    4894:	blls	197330 <wprintw@plt+0x193ed8>
    4898:	ldrbtmi	r3, [sl], #-1281	; 0xfffffaff
    489c:	ldmdbvs	r2, {r0, r1, r3, r4, fp, sp, lr}
    48a0:	adcmi	r1, r3, #634880	; 0x9b000
    48a4:	svclt	0x00384ba2
    48a8:	ldrbtmi	r3, [fp], #-1793	; 0xfffff8ff
    48ac:	strcs	fp, [r0], #-3896	; 0xfffff0c8
    48b0:	adcmi	r6, fp, #5963776	; 0x5b0000
    48b4:	adchi	pc, fp, r0, asr #4
    48b8:	ldmdavs	lr, {r0, r1, r2, r8, r9, fp, ip, pc}
    48bc:	vqsub.u8	d20, d16, d30
    48c0:			; <UNDEFINED> instruction: 0xf8db80a6
    48c4:	adceq	r3, sl, ip
    48c8:			; <UNDEFINED> instruction: 0xf8539206
    48cc:			; <UNDEFINED> instruction: 0xf0170025
    48d0:	pkhbtmi	pc, r0, r3, lsl #18	; <UNPREDICTABLE>
    48d4:	blx	fffc093a <wprintw@plt+0xfffbd4e2>
    48d8:			; <UNDEFINED> instruction: 0xf8db4b96
    48dc:			; <UNDEFINED> instruction: 0xf85a2010
    48e0:	movwls	r3, #24579	; 0x6003
    48e4:	blcs	39e958 <wprintw@plt+0x39b500>
    48e8:	svcge	0x004bf73f
    48ec:	strbmi	r2, [r0], -r0, lsl #6
    48f0:	movwls	r4, #1561	; 0x619
    48f4:			; <UNDEFINED> instruction: 0xff76f018
    48f8:	ldmdavs	sl, {r3, r8, r9, fp, ip, pc}
    48fc:	adcmi	r2, sl, #0, 6
    4900:	beq	440128 <wprintw@plt+0x43ccd0>
    4904:	adcshi	pc, r8, r0
    4908:	ldrdeq	pc, [r0], -r9
    490c:	ldrb	r4, [pc, -r2, lsr #12]
    4910:	andcs	r0, r3, fp, lsr #1
    4914:			; <UNDEFINED> instruction: 0xf7fe58f1
    4918:	andcc	lr, r1, r4, asr #26
    491c:	blls	43893c <wprintw@plt+0x4354e4>
    4920:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    4924:	svcmi	0x0080f5b3
    4928:	adchi	pc, r2, r0
    492c:			; <UNDEFINED> instruction: 0xf04f4882
    4930:	ldrbtmi	r0, [r8], #-2055	; 0xfffff7f9
    4934:	blx	fefc0998 <wprintw@plt+0xfefbd540>
    4938:	ldrtmi	r4, [r0], -r6, lsl #12
    493c:	blx	ff2c09a2 <wprintw@plt+0xff2bd54a>
    4940:	addle	r4, lr, #128, 10	; 0x20000000
    4944:	ldrtmi	r4, [r0], -r1, asr #12
    4948:	blx	15409ae <wprintw@plt+0x153d556>
    494c:	strmi	r2, [r3], -r0, lsl #4
    4950:	ldrbtpl	r4, [r2], #1600	; 0x640
    4954:	ldmib	sp, {r0, r2, r7, r8, r9, sl, sp, lr, pc}^
    4958:	andcs	r2, r8, r8, lsl r3
    495c:	movwcs	lr, #18893	; 0x49cd
    4960:	blx	d409c4 <wprintw@plt+0xd3d56c>
    4964:	tstcs	r8, #3620864	; 0x374000
    4968:	svcvs	0x0080f5b2
    496c:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
    4970:			; <UNDEFINED> instruction: 0x2320bfb8
    4974:	blle	396194 <wprintw@plt+0x392d3c>
    4978:	svcne	0x0080f5b2
    497c:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
    4980:	addshi	pc, r4, r0, lsl #5
    4984:	ldrdeq	lr, [r4, -sp]
    4988:	addne	r0, sl, #536576	; 0x83000
    498c:	orrpl	lr, r1, #274432	; 0x43000
    4990:	andcc	lr, r4, #3358720	; 0x334000
    4994:	ldmib	sp, {r0, r1, r3, r6, r8, r9, sp}^
    4998:			; <UNDEFINED> instruction: 0xf5b00104
    499c:			; <UNDEFINED> instruction: 0xf1716f80
    49a0:	ble	8c51a8 <wprintw@plt+0x8c1d50>
    49a4:			; <UNDEFINED> instruction: 0xf04f9302
    49a8:	blmi	19115ac <wprintw@plt+0x190e154>
    49ac:	stmdaeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    49b0:	smlabteq	r0, sp, r9, lr
    49b4:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    49b8:			; <UNDEFINED> instruction: 0xf7fe4630
    49bc:	strb	lr, [fp, -r4, lsr #23]
    49c0:	andcs	r4, r0, #97280	; 0x17c00
    49c4:	ldrdeq	pc, [r0], -r9
    49c8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    49cc:			; <UNDEFINED> instruction: 0xf7fe68d9
    49d0:	ldrb	lr, [fp, -sl, ror #24]
    49d4:	andcs	r4, r5, #1490944	; 0x16c000
    49d8:	andcs	r4, r0, r9, ror r4
    49dc:	stmdaeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    49e0:	stmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    49e4:	blx	19c0a48 <wprintw@plt+0x19bd5f0>
    49e8:	ldr	r4, [r5, -r6, lsl #12]!
    49ec:	andcs	r4, r5, #1409024	; 0x158000
    49f0:			; <UNDEFINED> instruction: 0xf04f2000
    49f4:	ldrbtmi	r0, [r9], #-2055	; 0xfffff7f9
    49f8:	ldmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    49fc:	ldrtmi	r4, [r0], -r1, lsl #12
    4a00:	blx	cc0a64 <wprintw@plt+0xcbd60c>
    4a04:	str	r4, [r7, -r6, lsl #12]!
    4a08:	stmib	sp, {r8, r9, sp}^
    4a0c:	blmi	13d1638 <wprintw@plt+0x13ce1e0>
    4a10:	ldrdeq	pc, [r0], -r9
    4a14:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    4a18:			; <UNDEFINED> instruction: 0x065b685b
    4a1c:			; <UNDEFINED> instruction: 0xf7fed45d
    4a20:	bmi	12ff740 <wprintw@plt+0x12fc2e8>
    4a24:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
    4a28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4a2c:	subsmi	r9, sl, r7, lsr #22
    4a30:	eorlt	sp, r9, sp, asr r1
    4a34:	blhi	bfd30 <wprintw@plt+0xbc8d8>
    4a38:	svchi	0x00f0e8bd
    4a3c:	ldrmi	r4, [sl], -r0, asr #18
    4a40:			; <UNDEFINED> instruction: 0xf8d9940a
    4a44:			; <UNDEFINED> instruction: 0xf85a0000
    4a48:	strls	r3, [r9, -r1]
    4a4c:			; <UNDEFINED> instruction: 0xf7fe68d9
    4a50:	stmdbmi	r0, {r2, r4, r8, fp, sp, lr, pc}^
    4a54:	ldrdeq	pc, [r0], -r9
    4a58:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    4a5c:			; <UNDEFINED> instruction: 0xf8db9101
    4a60:			; <UNDEFINED> instruction: 0x46396010
    4a64:			; <UNDEFINED> instruction: 0x96004b3c
    4a68:			; <UNDEFINED> instruction: 0xf7fe447b
    4a6c:			; <UNDEFINED> instruction: 0xe69ce9be
    4a70:	andcs	r4, r5, #950272	; 0xe8000
    4a74:			; <UNDEFINED> instruction: 0xe7b04479
    4a78:			; <UNDEFINED> instruction: 0x461a4931
    4a7c:			; <UNDEFINED> instruction: 0xf8d9940a
    4a80:			; <UNDEFINED> instruction: 0xf85a0000
    4a84:	strls	r3, [r9, -r1]
    4a88:			; <UNDEFINED> instruction: 0xf7fe68d9
    4a8c:	ldmdbmi	r4!, {r1, r2, r4, r5, r6, r7, fp, sp, lr, pc}
    4a90:	ldrdeq	pc, [r0], -r9
    4a94:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    4a98:	stmdbls	r8, {r0, r8, ip, pc}
    4a9c:	stmdbvs	r9, {r0, r1, r3, r8, r9, fp, ip, pc}
    4aa0:	ldrtmi	r4, [r9], -lr, lsl #12
    4aa4:			; <UNDEFINED> instruction: 0xf7fe9600
    4aa8:	str	lr, [sp, -r0, lsr #19]!
    4aac:	svcmi	0x0080f1b2
    4ab0:	ldrdeq	lr, [r4, -sp]
    4ab4:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    4ab8:	vstreq	s26, [r3, #-28]	; 0xffffffe4
    4abc:	b	10c9eec <wprintw@plt+0x10c6a94>
    4ac0:	stmib	sp, {r0, r8, r9, ip, sp}^
    4ac4:	movtcs	r3, #53764	; 0xd204
    4ac8:	svceq	0x0083e765
    4acc:	b	10ca8fc <wprintw@plt+0x10c74a4>
    4ad0:	stmib	sp, {r0, r7, r8, r9}^
    4ad4:	movtcs	r3, #29188	; 0x7204
    4ad8:	ldmib	sp, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    4adc:			; <UNDEFINED> instruction: 0xf7fe1209
    4ae0:	andcs	lr, r1, r6, ror r8
    4ae4:	ldm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ae8:	ldrdeq	pc, [r0], -r9
    4aec:			; <UNDEFINED> instruction: 0xf7fee797
    4af0:	svclt	0x0000e976
    4af4:	andeq	sp, r3, r0, lsr #5
    4af8:	andeq	r0, r0, ip, ror #6
    4afc:	muleq	r3, r4, r2
    4b00:	andeq	sp, r3, sl, lsl #28
    4b04:	andeq	r0, r0, r4, asr #9
    4b08:	andeq	r0, r0, r4, asr #7
    4b0c:	andeq	r0, r0, ip, lsl r3
    4b10:			; <UNDEFINED> instruction: 0x0003ddb2
    4b14:	andeq	sp, r3, sl, lsr #27
    4b18:	andeq	r5, r2, ip, lsr #29
    4b1c:	andeq	r5, r2, r4, lsr lr
    4b20:	andeq	sp, r3, r2, lsr #26
    4b24:			; <UNDEFINED> instruction: 0x00025db8
    4b28:	muleq	r3, lr, ip
    4b2c:	andeq	sp, r3, r6, lsl #25
    4b30:	andeq	sp, r3, r6, ror ip
    4b34:	andeq	r0, r0, r0, lsl #10
    4b38:	andeq	fp, r2, r6, ror lr
    4b3c:	andeq	r5, r2, lr, asr ip
    4b40:	andeq	r0, r0, ip, lsr #10
    4b44:	andeq	r5, r2, r4, lsr #24
    4b48:	andeq	r5, r2, sl, lsr #24
    4b4c:	andeq	r0, r0, r4, lsr #11
    4b50:	andeq	ip, r3, r2, lsl #31
    4b54:	strdeq	r8, [r2], -sl
    4b58:	andeq	r5, r2, r0, asr #23
    4b5c:	andeq	r5, r2, r8, lsl #23
    4b60:			; <UNDEFINED> instruction: 0x000286be
    4b64:	svcmi	0x00f0e92d
    4b68:	strmi	fp, [lr], -r5, lsl #1
    4b6c:			; <UNDEFINED> instruction: 0xb118f8df
    4b70:			; <UNDEFINED> instruction: 0xf7fe9002
    4b74:	blmi	117f57c <wprintw@plt+0x117c124>
    4b78:	sfmmi	f2, 2, [r5], {-0}
    4b7c:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
    4b80:	ldrbtmi	r4, [ip], #-1559	; 0xfffff9e9
    4b84:	pkhbtmi	r6, r1, sl, lsl #2
    4b88:			; <UNDEFINED> instruction: 0xf017e006
    4b8c:	strcc	pc, [r1, -r3, lsr #21]
    4b90:	addmi	r6, r3, #573440	; 0x8c000
    4b94:			; <UNDEFINED> instruction: 0x6120bf38
    4b98:			; <UNDEFINED> instruction: 0xf7fe4630
    4b9c:			; <UNDEFINED> instruction: 0x4603eb90
    4ba0:	blcs	10bf4 <wprintw@plt+0xd79c>
    4ba4:	bmi	ef9370 <wprintw@plt+0xef5f18>
    4ba8:	ldmdbvs	r3, {r1, r3, r4, r5, r6, sl, lr}
    4bac:	blcs	3917dc <wprintw@plt+0x38e384>
    4bb0:	movwcs	fp, #65432	; 0xff98
    4bb4:	bmi	e1d008 <wprintw@plt+0xe19bb0>
    4bb8:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    4bbc:	ldmdavs	r2, {r0, r1, r9, ip, pc}
    4bc0:	andle	r4, r2, #-1610612727	; 0xa0000009
    4bc4:	ldrbtmi	r4, [fp], #-2869	; 0xfffff4cb
    4bc8:	ldfmis	f6, [r5, #-104]!	; 0xffffff98
    4bcc:			; <UNDEFINED> instruction: 0xf7fe4630
    4bd0:			; <UNDEFINED> instruction: 0xf8dfe83c
    4bd4:	ldrbtmi	r8, [sp], #-208	; 0xffffff30
    4bd8:	ldrbtmi	r2, [r8], #1024	; 0x400
    4bdc:	stmiavs	r8!, {r0, r3, r5, r6, fp, sp, lr}^
    4be0:			; <UNDEFINED> instruction: 0xf810f017
    4be4:	strhtvs	r0, [pc], #-8
    4be8:			; <UNDEFINED> instruction: 0xf8f0f017
    4bec:	ldrbtmi	r4, [pc], #-3886	; 4bf4 <wprintw@plt+0x179c>
    4bf0:	ldrtmi	r6, [r0], -r8, ror #1
    4bf4:	bl	18c2bf4 <wprintw@plt+0x18bf79c>
    4bf8:	ldreq	pc, [r3, #-256]	; 0xffffff00
    4bfc:	movtlt	r4, #1539	; 0x603
    4c00:			; <UNDEFINED> instruction: 0x4628687a
    4c04:	eorle	r4, r4, #148, 4	; 0x40000009
    4c08:	blcs	ba3f7c <wprintw@plt+0xba0b24>
    4c0c:			; <UNDEFINED> instruction: 0xf7fed037
    4c10:			; <UNDEFINED> instruction: 0xf109ea32
    4c14:			; <UNDEFINED> instruction: 0xf8d80301
    4c18:	ldrmi	sl, [r8], #-12
    4c1c:			; <UNDEFINED> instruction: 0xf8d6f017
    4c20:	tstcs	r1, r2, lsr #22
    4c24:	rscscc	pc, pc, #79	; 0x4f
    4c28:			; <UNDEFINED> instruction: 0xf84a447b
    4c2c:			; <UNDEFINED> instruction: 0xf8d80024
    4c30:			; <UNDEFINED> instruction: 0xf850000c
    4c34:	strmi	r0, [ip], #-36	; 0xffffffdc
    4c38:	cfstr32ls	mvfx9, [r2, #-4]
    4c3c:			; <UNDEFINED> instruction: 0xf7fe9500
    4c40:	ldrtmi	lr, [r0], -r2, ror #20
    4c44:	bl	ec2c44 <wprintw@plt+0xebf7ec>
    4c48:	ldreq	pc, [r3, #-256]	; 0xffffff00
    4c4c:	stmdacs	r0, {r0, r1, r9, sl, lr}
    4c50:	ldfmid	f5, [r7, #-856]	; 0xfffffca8
    4c54:	blmi	5d64e0 <wprintw@plt+0x5d3088>
    4c58:	ldrbtmi	r2, [sp], #-516	; 0xfffffdfc
    4c5c:	rsbvs	r6, ip, r8, ror #17
    4c60:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    4c64:	bl	13c2c64 <wprintw@plt+0x13bf80c>
    4c68:	stmdbvs	r9!, {r0, r1, r8, r9, fp, ip, pc}
    4c6c:	tstcc	r2, r8, lsl r8
    4c70:			; <UNDEFINED> instruction: 0xf0253002
    4c74:	adcvs	pc, r8, r1, lsl #20
    4c78:	pop	{r0, r2, ip, sp, pc}
    4c7c:	stmdavc	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    4c80:	adcsle	r2, r6, r0, lsl #22
    4c84:	svclt	0x0000e7c3
    4c88:	andeq	ip, r3, ip, lsr #28
    4c8c:	andeq	sp, r3, r2, lsr #19
    4c90:	muleq	r3, lr, r9
    4c94:	andeq	sp, r3, r8, ror r9
    4c98:	andeq	r0, r0, r0, lsl #10
    4c9c:	andeq	sp, r3, sl, asr r9
    4ca0:	andeq	sp, r3, sl, asr #18
    4ca4:	andeq	sp, r3, r6, asr #18
    4ca8:	andeq	sp, r3, r2, lsr r9
    4cac:	andeq	fp, r2, r4, lsl r2
    4cb0:	andeq	sp, r3, r6, asr #17
    4cb4:	andeq	r0, r0, r0, asr r4
    4cb8:	blmi	4f24a0 <wprintw@plt+0x4ef048>
    4cbc:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    4cc0:	ldmvs	sp, {r0, r1, r2, r5, r6, r7, r8, ip, sp, pc}^
    4cc4:	strcs	r4, [r0], #-1542	; 0xfffff9fa
    4cc8:	and	r3, r2, r4, lsl #26
    4ccc:	adcmi	r3, r7, #16777216	; 0x1000000
    4cd0:			; <UNDEFINED> instruction: 0xf855d00c
    4cd4:	ldrtmi	r0, [r1], -r4, lsl #30
    4cd8:	svc	0x00aaf7fd
    4cdc:	mvnsle	r2, r0, lsl #16
    4ce0:	adcmi	r4, r7, #10240	; 0x2800
    4ce4:	andsvs	r4, ip, fp, ror r4
    4ce8:	ldcllt	0, cr13, [r8]
    4cec:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
    4cf0:	blcc	5ed44 <wprintw@plt+0x5b8ec>
    4cf4:	svclt	0x003842bb
    4cf8:	mvnsle	r6, #19
    4cfc:	svccc	0x00014b05
    4d00:	andsvs	r4, pc, fp, ror r4	; <UNPREDICTABLE>
    4d04:	svclt	0x0000bdf8
    4d08:	andeq	sp, r3, r4, ror #16
    4d0c:	andeq	sp, r3, ip, lsr r8
    4d10:	andeq	sp, r3, r2, lsr r8
    4d14:	andeq	sp, r3, r0, lsr #16
    4d18:	ldrbmi	lr, [r0, sp, lsr #18]!
    4d1c:	mcrrmi	6, 0, r4, r5, cr6
    4d20:	blmi	1170f40 <wprintw@plt+0x116dae8>
    4d24:	stmiapl	r7!, {r2, r3, r4, r5, r6, sl, lr}^
    4d28:	stmdavc	r3, {r3, r4, r5, fp, sp, lr}
    4d2c:	bmi	10f1bc0 <wprintw@plt+0x10ee768>
    4d30:	vcgt.s8	d18, d5, d0
    4d34:	vmov.i16	<illegal reg q10.5>, #86	; 0x0056
    4d38:			; <UNDEFINED> instruction: 0x46195855
    4d3c:	andge	pc, r2, r4, asr r8	; <UNPREDICTABLE>
    4d40:			; <UNDEFINED> instruction: 0xf8da9300
    4d44:	blx	fe20cd4e <wprintw@plt+0xfe2098f6>
    4d48:	bl	fe976158 <wprintw@plt+0xfe972d00>
    4d4c:			; <UNDEFINED> instruction: 0xf01872e2
    4d50:	strmi	pc, [r1], r9, asr #26
    4d54:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d58:			; <UNDEFINED> instruction: 0xf0173007
    4d5c:			; <UNDEFINED> instruction: 0x4605f837
    4d60:			; <UNDEFINED> instruction: 0xf0176838
    4d64:			; <UNDEFINED> instruction: 0xf8daf9b7
    4d68:	blx	fe210d72 <wprintw@plt+0xfe20d91a>
    4d6c:	bl	fea0ed80 <wprintw@plt+0xfea0b928>
    4d70:	strbmi	r7, [r0, #-2275]	; 0xfffff71d
    4d74:	blmi	cbae7c <wprintw@plt+0xcb7a24>
    4d78:	movwls	r4, #5243	; 0x147b
    4d7c:	rscscc	pc, pc, #79	; 0x4f
    4d80:	tstcs	r1, r0, lsr fp
    4d84:			; <UNDEFINED> instruction: 0xf8cd4628
    4d88:	ldrbtmi	r9, [fp], #-0
    4d8c:	ldmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d90:			; <UNDEFINED> instruction: 0xf7fd4648
    4d94:			; <UNDEFINED> instruction: 0xe004efb0
    4d98:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
    4d9c:			; <UNDEFINED> instruction: 0xf88af017
    4da0:	stmdbmi	sl!, {r0, r2, r9, sl, lr}
    4da4:	andcs	r2, r0, r5, lsl #4
    4da8:			; <UNDEFINED> instruction: 0xf7fe4479
    4dac:	strmi	lr, [r0], r6, lsl #16
    4db0:	eorsle	r2, r3, r0, lsl #28
    4db4:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
    4db8:	tstcs	r0, r6, lsr #22
    4dbc:	bmi	9d865c <wprintw@plt+0x9d5204>
    4dc0:	streq	lr, [r4, #-2509]	; 0xfffff633
    4dc4:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    4dc8:	stmdavs	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4dcc:	strmi	r9, [r8], -r1, lsl #4
    4dd0:	vst2.<illegal width 64>	{d21-d22}, [pc :128], r4
    4dd4:	blmi	89d5dc <wprintw@plt+0x89a184>
    4dd8:	ldrbtmi	r9, [fp], #-1024	; 0xfffffc00
    4ddc:	blx	940e1e <wprintw@plt+0x93d9c6>
    4de0:	strtmi	r4, [r8], -r4, lsl #12
    4de4:	svc	0x0086f7fd
    4de8:	andle	r1, r8, r3, lsr #25
    4dec:	blle	24fdf4 <wprintw@plt+0x24c99c>
    4df0:	andlt	r4, r6, r0, lsr #12
    4df4:			; <UNDEFINED> instruction: 0x87f0e8bd
    4df8:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    4dfc:	ldmdavs	fp!, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    4e00:	ldmiblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}
    4e04:	andcs	r4, r5, #24, 18	; 0x60000
    4e08:	ldrbtmi	r2, [r9], #-0
    4e0c:	svc	0x00d4f7fd
    4e10:			; <UNDEFINED> instruction: 0xf9c6f019
    4e14:	andlt	r4, r6, r0, lsr #12
    4e18:			; <UNDEFINED> instruction: 0x87f0e8bd
    4e1c:			; <UNDEFINED> instruction: 0x46304913
    4e20:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4e24:	svc	0x00c8f7fd
    4e28:	strcs	lr, [r0], #-1990	; 0xfffff83a
    4e2c:	andlt	r4, r6, r0, lsr #12
    4e30:			; <UNDEFINED> instruction: 0x87f0e8bd
    4e34:	andeq	ip, r3, r4, lsl #25
    4e38:	ldrdeq	r0, [r0], -ip
    4e3c:	andeq	r0, r0, r0, lsl #10
    4e40:	strdeq	r7, [r2], -r0
    4e44:	andeq	r5, r2, r6, lsr #17
    4e48:	andeq	r7, r2, lr, asr #25
    4e4c:	muleq	r2, r0, r8
    4e50:			; <UNDEFINED> instruction: 0x00027cb2
    4e54:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4e58:	andeq	r5, r2, ip, lsl #17
    4e5c:			; <UNDEFINED> instruction: 0xfffff933
    4e60:	andeq	r7, r2, lr, lsl #25
    4e64:	strdeq	r5, [r2], -lr
    4e68:	andeq	r5, r2, lr, asr #16
    4e6c:	andeq	r5, r2, lr, lsl r8
    4e70:	svcmi	0x00f0e92d
    4e74:	ldcmi	0, cr11, [lr], #-548	; 0xfffffddc
    4e78:	bmi	f966b4 <wprintw@plt+0xf9325c>
    4e7c:	ldrbtmi	r4, [ip], #-1542	; 0xfffff9fa
    4e80:			; <UNDEFINED> instruction: 0xf8df4b3d
    4e84:			; <UNDEFINED> instruction: 0xf10db0f8
    4e88:	stmiapl	r2!, {r2, r3, fp}
    4e8c:	cfldrsmi	mvf4, [ip], #-492	; 0xfffffe14
    4e90:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
    4e94:			; <UNDEFINED> instruction: 0xf04f9207
    4e98:	bmi	e856a0 <wprintw@plt+0xe82248>
    4e9c:	ldrdge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    4ea0:	ldrbtmi	r5, [sl], #-2329	; 0xfffff6e7
    4ea4:	ldrdls	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    4ea8:	ldmdavs	r4, {r1, r3, r4, r5, r6, r7, sl, lr}
    4eac:	tstls	r1, pc, lsl #12
    4eb0:	ldrbtmi	ip, [r9], #2319	; 0x90f
    4eb4:	cfldrspl	mvf15, [r0], {32}
    4eb8:	stceq	0, cr15, [r2], {44}	; 0x2c
    4ebc:	andgt	pc, r0, r7, asr #17
    4ec0:	andeq	lr, pc, r8, lsl #17
    4ec4:			; <UNDEFINED> instruction: 0xf8d9b35d
    4ec8:	stclne	0, cr3, [r2], #-16
    4ecc:	adcmi	r3, r3, #1024	; 0x400
    4ed0:	addseq	sp, r1, r5, lsr r0
    4ed4:	svcmi	0x002e4614
    4ed8:	ldmvs	sl!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    4edc:			; <UNDEFINED> instruction: 0xf0165850
    4ee0:	ldrtmi	pc, [r1], -fp, lsl #28	; <UNPREDICTABLE>
    4ee4:			; <UNDEFINED> instruction: 0xf0164602
    4ee8:	ldmdavs	fp!, {r0, r1, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    4eec:	adcmi	fp, r3, #144, 22	; 0x24000
    4ef0:	ldrtmi	sp, [r0], -r8, ror #3
    4ef4:	ldc2l	0, cr15, [r6], #-68	; 0xffffffbc
    4ef8:	muleq	pc, r8, r8	; <UNPREDICTABLE>
    4efc:	stcmi	14, cr9, [r5, #-4]!
    4f00:	andeq	lr, pc, r6, lsl #17
    4f04:	bmi	916100 <wprintw@plt+0x912ca8>
    4f08:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
    4f0c:	ldmpl	r3, {r2, r3, r5, sp, lr}^
    4f10:	blls	1def80 <wprintw@plt+0x1dbb28>
    4f14:	qsuble	r4, sl, r8
    4f18:	pop	{r0, r3, ip, sp, pc}
    4f1c:			; <UNDEFINED> instruction: 0xb1148ff0
    4f20:	adceq	r3, r1, r1, lsl #24
    4f24:			; <UNDEFINED> instruction: 0xf8dbe7d7
    4f28:	ldrbmi	r4, [r1], -r4
    4f2c:	strtmi	r2, [r8], -r5, lsl #4
    4f30:			; <UNDEFINED> instruction: 0xf7fd3c01
    4f34:			; <UNDEFINED> instruction: 0xf019ef42
    4f38:	adceq	pc, r1, r3, lsr r9	; <UNPREDICTABLE>
    4f3c:	ldmdbmi	r7, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    4f40:	andcs	r2, r0, r5, lsl #4
    4f44:			; <UNDEFINED> instruction: 0x46044479
    4f48:	svc	0x0036f7fd
    4f4c:			; <UNDEFINED> instruction: 0xf928f019
    4f50:	strb	r4, [r0, r1, lsr #12]
    4f54:	bicle	r4, pc, r3, lsr #5
    4f58:	andcs	r4, r5, #278528	; 0x44000
    4f5c:	ldrbtmi	r2, [r9], #-0
    4f60:	svc	0x002af7fd
    4f64:			; <UNDEFINED> instruction: 0xf91cf019
    4f68:			; <UNDEFINED> instruction: 0xf7fde7c6
    4f6c:	svclt	0x0000ef38
    4f70:	andeq	ip, r3, sl, lsr #22
    4f74:	andeq	r0, r0, ip, ror #6
    4f78:	andeq	ip, r3, ip, lsl fp
    4f7c:	muleq	r3, r0, r6
    4f80:	andeq	r0, r0, r4, lsr #11
    4f84:	andeq	sp, r3, lr, ror r6
    4f88:			; <UNDEFINED> instruction: 0x000257bc
    4f8c:	andeq	sp, r3, lr, ror #12
    4f90:	andeq	sp, r3, r8, asr #12
    4f94:	andeq	sp, r3, ip, lsl r6
    4f98:	muleq	r3, lr, sl
    4f9c:	andeq	r5, r2, r0, lsr #14
    4fa0:	andeq	r5, r2, r6, lsl r7
    4fa4:			; <UNDEFINED> instruction: 0x4604b5f8
    4fa8:	ldrbtmi	r4, [sp], #-3351	; 0xfffff2e9
    4fac:	mrc2	7, 5, pc, cr4, cr15, {7}
    4fb0:	bmi	5b3cd8 <wprintw@plt+0x5b0880>
    4fb4:	stmiapl	lr!, {r1, r2, r4, r8, r9, fp, lr}
    4fb8:	ldmdavs	r3!, {r0, r1, r2, r3, r5, r6, r7, fp, ip, lr}
    4fbc:	ldmdavc	sl, {r3, r4, r5, fp, sp, lr}
    4fc0:	ldrmi	fp, [r9], -r2, ror #2
    4fc4:			; <UNDEFINED> instruction: 0xff50f016
    4fc8:	eorsvs	r6, r8, r3, lsr r8
    4fcc:	ldmdblt	r2!, {r1, r3, r4, fp, ip, sp, lr}^
    4fd0:	ldrmi	r4, [r8], -r1, lsr #12
    4fd4:	ldrhtmi	lr, [r8], #141	; 0x8d
    4fd8:	svclt	0x004af7ff
    4fdc:	ldrmi	r4, [r8], -r1, lsl #12
    4fe0:			; <UNDEFINED> instruction: 0xff42f016
    4fe4:	eorsvs	r4, r0, r3, lsl #12
    4fe8:	bcs	23058 <wprintw@plt+0x1fc00>
    4fec:	bmi	2793b4 <wprintw@plt+0x275f5c>
    4ff0:	stmiapl	r8!, {r0, r3, r4, r9, sl, lr}
    4ff4:	ldc2l	0, cr15, [r0], {9}
    4ff8:			; <UNDEFINED> instruction: 0x46216833
    4ffc:	pop	{r3, r4, r9, sl, lr}
    5000:			; <UNDEFINED> instruction: 0xf7ff40f8
    5004:	ldcllt	15, cr11, [r8, #212]!	; 0xd4
    5008:	strdeq	ip, [r3], -lr
    500c:	andeq	r0, r0, r0, asr #9
    5010:	ldrdeq	r0, [r0], -ip
    5014:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5018:	strmi	fp, [r1], -r8, lsl #10
    501c:	bmi	2d7c4c <wprintw@plt+0x2d47f4>
    5020:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5024:	ldmdavc	r8, {r0, r1, r3, r4, fp, sp, lr}
    5028:	stmdbmi	r9, {r6, r8, fp, ip, sp, pc}
    502c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5030:	mcr	7, 6, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    5034:			; <UNDEFINED> instruction: 0x4008e8bd
    5038:	ldmlt	r2!, {r0, r3, r4, ip, sp, lr, pc}
    503c:	pop	{r3, r4, r9, sl, lr}
    5040:			; <UNDEFINED> instruction: 0xf7ff4008
    5044:	svclt	0x0000bf15
    5048:	andeq	ip, r3, r8, lsl #19
    504c:	ldrdeq	r0, [r0], -ip
    5050:	andeq	r5, r2, r2, ror #12
    5054:			; <UNDEFINED> instruction: 0xf016b510
    5058:	bxjcs	sp
    505c:			; <UNDEFINED> instruction: 0xf7fe4604
    5060:	tstlt	r8, r2, lsl #18
    5064:	andvc	r2, r3, r0, lsl #6
    5068:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    506c:	svcmi	0x00f0e92d
    5070:	cfstrs	mvf2, [sp, #-0]
    5074:			; <UNDEFINED> instruction: 0xf8df8b02
    5078:			; <UNDEFINED> instruction: 0xf8df2870
    507c:	ldrbtmi	r3, [sl], #-2160	; 0xfffff790
    5080:	stmdalt	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5084:	ldmpl	r3, {r0, r1, r2, r3, r5, r7, ip, sp, pc}^
    5088:			; <UNDEFINED> instruction: 0xf8df44fb
    508c:	ldmdavs	fp, {r3, r5, r6, fp, sp}
    5090:			; <UNDEFINED> instruction: 0xf04f932d
    5094:			; <UNDEFINED> instruction: 0xf8df0300
    5098:	ldrbtmi	r3, [sl], #-2144	; 0xfffff7a0
    509c:	cdp	0, 0, cr9, cr8, cr8, {0}
    50a0:			; <UNDEFINED> instruction: 0xf8df2a10
    50a4:	ldrbtmi	r2, [sl], #-2136	; 0xfffff7a8
    50a8:			; <UNDEFINED> instruction: 0xf85b920e
    50ac:	movwls	r3, #16387	; 0x4003
    50b0:	stmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    50b4:	movwls	r4, #25723	; 0x647b
    50b8:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    50bc:	movwls	r4, #62587	; 0xf47b
    50c0:	strtmi	r9, [r8], -r8, lsl #26
    50c4:	stc2l	0, cr15, [lr, #12]
    50c8:	strtmi	r4, [r8], -r1, lsl #12
    50cc:			; <UNDEFINED> instruction: 0xff64f016
    50d0:	stmdacs	r0, {r3, ip, pc}
    50d4:	mvnhi	pc, r0
    50d8:	svc	0x002ef7fd
    50dc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    50e0:	bicshi	pc, lr, r0
    50e4:	stmdals	r8, {r0, r9, sl, lr}
    50e8:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    50ec:			; <UNDEFINED> instruction: 0xf7fe4628
    50f0:			; <UNDEFINED> instruction: 0xf8dfe98e
    50f4:			; <UNDEFINED> instruction: 0xf85b3814
    50f8:	movwls	r3, #53251	; 0xd003
    50fc:			; <UNDEFINED> instruction: 0xf0002c00
    5100:			; <UNDEFINED> instruction: 0x462081fc
    5104:	ldc2l	7, cr15, [r8, #1020]	; 0x3fc
    5108:			; <UNDEFINED> instruction: 0xf7fd4620
    510c:	stcls	13, cr14, [r8, #-976]	; 0xfffffc30
    5110:	stmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    5114:			; <UNDEFINED> instruction: 0xf8df9c0d
    5118:			; <UNDEFINED> instruction: 0x462967f4
    511c:	ldrbtmi	r6, [lr], #-2080	; 0xfffff7e0
    5120:	mcr2	0, 5, pc, cr2, cr6, {0}	; <UNPREDICTABLE>
    5124:	strtmi	r4, [r8], -r3, lsl #12
    5128:			; <UNDEFINED> instruction: 0xf0186023
    512c:			; <UNDEFINED> instruction: 0xf8dffd6b
    5130:			; <UNDEFINED> instruction: 0xf04f27e0
    5134:			; <UNDEFINED> instruction: 0xf8df34ff
    5138:			; <UNDEFINED> instruction: 0xf8df07dc
    513c:			; <UNDEFINED> instruction: 0xf85b17dc
    5140:			; <UNDEFINED> instruction: 0xf8df2002
    5144:			; <UNDEFINED> instruction: 0xf85b37d8
    5148:			; <UNDEFINED> instruction: 0xf85b5000
    514c:	andls	sl, r5, #1
    5150:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    5154:	bls	129d78 <wprintw@plt+0x126920>
    5158:	addvs	pc, r0, pc, asr #8
    515c:	andsvs	r2, r3, r0, lsl #6
    5160:			; <UNDEFINED> instruction: 0xf892f019
    5164:	adcmi	r6, r3, #3342336	; 0x330000
    5168:	stmdavs	r9!, {r0, r1, r8, ip, lr, pc}^
    516c:	cmpeq	r0, r1, lsl r0	; <UNPREDICTABLE>
    5170:			; <UNDEFINED> instruction: 0xf7ffd006
    5174:	blls	1c3c88 <wprintw@plt+0x1c0830>
    5178:	ldmdavs	ip, {r0, r3, r5, r6, fp, sp, lr}
    517c:	cmpeq	r0, r1	; <UNPREDICTABLE>
    5180:			; <UNDEFINED> instruction: 0xf8da3900
    5184:	svclt	0x00180000
    5188:			; <UNDEFINED> instruction: 0xf01b2101
    518c:			; <UNDEFINED> instruction: 0xf240fc8b
    5190:	addsmi	r1, r8, #1677721602	; 0x64000002
    5194:			; <UNDEFINED> instruction: 0xf0009010
    5198:	blls	16545c <wprintw@plt+0x162004>
    519c:	svccs	0x0000781f
    51a0:	adchi	pc, r7, r0, asr #32
    51a4:	vpmin.s8	d25, d0, d0
    51a8:	addsmi	r4, sl, #-335544317	; 0xec000003
    51ac:	adchi	pc, r1, r0
    51b0:			; <UNDEFINED> instruction: 0xf0064648
    51b4:	blls	203600 <wprintw@plt+0x2001a8>
    51b8:			; <UNDEFINED> instruction: 0xf0004298
    51bc:			; <UNDEFINED> instruction: 0xf8df80ad
    51c0:			; <UNDEFINED> instruction: 0xf85b3760
    51c4:	addsmi	r3, r8, #3
    51c8:	adcshi	pc, r6, r0
    51cc:	smmlscc	r4, pc, r8, pc	; <UNPREDICTABLE>
    51d0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    51d4:			; <UNDEFINED> instruction: 0xf0004298
    51d8:			; <UNDEFINED> instruction: 0xf8df80b5
    51dc:			; <UNDEFINED> instruction: 0xf85b374c
    51e0:	addsmi	r3, r8, #3
    51e4:	rscshi	pc, sp, r0
    51e8:			; <UNDEFINED> instruction: 0x3740f8df
    51ec:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    51f0:			; <UNDEFINED> instruction: 0xf0004298
    51f4:			; <UNDEFINED> instruction: 0xf8df8107
    51f8:			; <UNDEFINED> instruction: 0xf85b3738
    51fc:	addsmi	r3, r8, #3
    5200:	mrshi	pc, (UNDEF: 4)	; <UNPREDICTABLE>
    5204:			; <UNDEFINED> instruction: 0x372cf8df
    5208:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    520c:			; <UNDEFINED> instruction: 0xf0004298
    5210:			; <UNDEFINED> instruction: 0xf8df80ec
    5214:			; <UNDEFINED> instruction: 0xf85b3724
    5218:	addsmi	r3, r8, #3
    521c:	rscshi	pc, sl, r0
    5220:			; <UNDEFINED> instruction: 0x3718f8df
    5224:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    5228:			; <UNDEFINED> instruction: 0xf0004298
    522c:			; <UNDEFINED> instruction: 0xf8df80fe
    5230:			; <UNDEFINED> instruction: 0xf85b3710
    5234:	addsmi	r3, r8, #3
    5238:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
    523c:			; <UNDEFINED> instruction: 0x3704f8df
    5240:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    5244:			; <UNDEFINED> instruction: 0xf0004298
    5248:			; <UNDEFINED> instruction: 0xf8df8115
    524c:			; <UNDEFINED> instruction: 0xf85b36fc
    5250:	addsmi	r3, r8, #3
    5254:	tsthi	r8, r0	; <UNPREDICTABLE>
    5258:	usatcc	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    525c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    5260:			; <UNDEFINED> instruction: 0xf0004298
    5264:			; <UNDEFINED> instruction: 0xf8df814f
    5268:			; <UNDEFINED> instruction: 0xf85b36e8
    526c:	addsmi	r3, r8, #3
    5270:	msrhi	SPSR_f, r0
    5274:			; <UNDEFINED> instruction: 0x36dcf8df
    5278:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    527c:			; <UNDEFINED> instruction: 0xf0004298
    5280:			; <UNDEFINED> instruction: 0xf8df819d
    5284:			; <UNDEFINED> instruction: 0xf85b36d4
    5288:	addsmi	r3, r8, #3
    528c:			; <UNDEFINED> instruction: 0x81b1f000
    5290:	addsmi	r9, r8, #15360	; 0x3c00
    5294:			; <UNDEFINED> instruction: 0x81a8f000
    5298:			; <UNDEFINED> instruction: 0x36c0f8df
    529c:	addsmi	r4, r8, #2063597568	; 0x7b000000
    52a0:	bichi	pc, r7, r0
    52a4:	ssatcc	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    52a8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    52ac:			; <UNDEFINED> instruction: 0xf0004298
    52b0:			; <UNDEFINED> instruction: 0xf8df8213
    52b4:			; <UNDEFINED> instruction: 0xf85b36b0
    52b8:	addsmi	r3, r8, #3
    52bc:			; <UNDEFINED> instruction: 0x81bff000
    52c0:	ssatcc	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    52c4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    52c8:			; <UNDEFINED> instruction: 0xf0004298
    52cc:	blls	425c60 <wprintw@plt+0x422808>
    52d0:	mlale	r6, sl, ip, r1
    52d4:			; <UNDEFINED> instruction: 0x2694f8df
    52d8:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    52dc:			; <UNDEFINED> instruction: 0xf0004290
    52e0:			; <UNDEFINED> instruction: 0x461882d2
    52e4:	stc2	0, cr15, [ip], {12}
    52e8:	movwcc	r9, #11024	; 0x2b10
    52ec:	svcge	0x0033f47f
    52f0:			; <UNDEFINED> instruction: 0xf7fde017
    52f4:	str	lr, [lr, -r4, asr #28]!
    52f8:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    52fc:	andcs	sl, r1, #18, 30	; 0x48
    5300:	ldrtmi	r4, [r8], -r1, asr #12
    5304:	ldc2l	0, cr15, [ip, #92]!	; 0x5c
    5308:	bls	431f10 <wprintw@plt+0x42eab8>
    530c:	orrsne	pc, r9, #64, 4
    5310:			; <UNDEFINED> instruction: 0xf47f429a
    5314:	ldr	sl, [lr, -r2, asr #30]
    5318:	mcr2	0, 3, pc, cr2, cr10, {0}	; <UNPREDICTABLE>
    531c:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    5320:			; <UNDEFINED> instruction: 0xf8df9310
    5324:	ldrbtmi	r3, [fp], #-1612	; 0xfffff9b4
    5328:	ldmvs	fp, {r1, r3, r4, fp, sp, lr}^
    532c:	eoreq	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    5330:	stc2l	0, cr15, [r0, #88]	; 0x58
    5334:	strb	r4, [r3], r4, lsl #12
    5338:	blx	fe2c1364 <wprintw@plt+0xfe2bdf0c>
    533c:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    5340:			; <UNDEFINED> instruction: 0xe7ee9310
    5344:			; <UNDEFINED> instruction: 0xf7ff2001
    5348:	strb	pc, [sp, sp, lsr #28]	; <UNPREDICTABLE>
    534c:	strbmi	r4, [r2], -r3, lsl #12
    5350:	ldrdeq	pc, [r0], -sl
    5354:			; <UNDEFINED> instruction: 0xf7fd4639
    5358:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    535c:			; <UNDEFINED> instruction: 0xf8dfd0d5
    5360:	ldmib	sp, {r2, r4, r9, sl, pc}^
    5364:	ldrbtmi	r2, [r8], #785	; 0x311
    5368:	ldrdvc	pc, [r8], -r8
    536c:			; <UNDEFINED> instruction: 0xf8d84610
    5370:	andls	r1, ip, #16
    5374:	vqrdmulh.s<illegal width 8>	d15, d7, d3
    5378:			; <UNDEFINED> instruction: 0xf8d81c8a
    537c:	stmib	sp, {ip}^
    5380:	ldrmi	r1, [r1], -r9, lsl #4
    5384:			; <UNDEFINED> instruction: 0xf024930b
    5388:			; <UNDEFINED> instruction: 0xf8dffe77
    538c:	blls	2cab44 <wprintw@plt+0x2c76ec>
    5390:	andne	pc, r1, fp, asr r8	; <UNPREDICTABLE>
    5394:	blx	5f3c2 <wprintw@plt+0x5bf6a>
    5398:	strmi	pc, [r4], r7, lsl #2
    539c:	strbtmi	r9, [r3], #-2057	; 0xfffff7f7
    53a0:	movwls	r4, #37891	; 0x9403
    53a4:			; <UNDEFINED> instruction: 0xff96f024
    53a8:	blls	26bbd8 <wprintw@plt+0x268780>
    53ac:			; <UNDEFINED> instruction: 0xf707fb02
    53b0:	adcsmi	r9, sl, #12, 20	; 0xc000
    53b4:	strbcs	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    53b8:	bl	fe8d65a8 <wprintw@plt+0xfe8d3150>
    53bc:	ldmdavs	r3, {r0, r8}^
    53c0:			; <UNDEFINED> instruction: 0xf101bf88
    53c4:			; <UNDEFINED> instruction: 0xf8c831ff
    53c8:	blcc	493d0 <wprintw@plt+0x45f78>
    53cc:	svclt	0x003c428b
    53d0:			; <UNDEFINED> instruction: 0x46196013
    53d4:	svclt	0x0004428c
    53d8:	cmpne	r7, #64, 4	; <UNPREDICTABLE>
    53dc:	orrsle	r9, r4, r0, lsl r3
    53e0:			; <UNDEFINED> instruction: 0x4638e6db
    53e4:	ldc2l	7, cr15, [lr, #1020]	; 0x3fc
    53e8:			; <UNDEFINED> instruction: 0xf8dfe77e
    53ec:	ldrbtmi	r3, [fp], #-1428	; 0xfffffa6c
    53f0:	blcs	1f464 <wprintw@plt+0x1c00c>
    53f4:	svcge	0x0078f43f
    53f8:	strcs	pc, [r8, #2271]	; 0x8df
    53fc:	ldrbtmi	r3, [sl], #-2817	; 0xfffff4ff
    5400:			; <UNDEFINED> instruction: 0xe7716013
    5404:			; <UNDEFINED> instruction: 0xf7ff4638
    5408:	strb	pc, [sp, -r7, lsl #28]!	; <UNPREDICTABLE>
    540c:			; <UNDEFINED> instruction: 0xf7ff2001
    5410:	strb	pc, [r9, -r3, lsl #28]!	; <UNPREDICTABLE>
    5414:	ldrbcs	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    5418:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    541c:	blcc	4a024 <wprintw@plt+0x46bcc>
    5420:	svclt	0x0084428b
    5424:	andsvs	r3, r1, r1, lsl #2
    5428:			; <UNDEFINED> instruction: 0xf8dfe75e
    542c:	ldrbtmi	r8, [r8], #1376	; 0x560
    5430:	ldrdvc	pc, [r0], -r8
    5434:	ldrdne	pc, [r8], -r8
    5438:			; <UNDEFINED> instruction: 0xf0244638
    543c:	bne	1e85170 <wprintw@plt+0x1e81d18>
    5440:	andne	pc, r0, r8, asr #17
    5444:			; <UNDEFINED> instruction: 0xf8dfe750
    5448:	ldrbtmi	r8, [r8], #1352	; 0x548
    544c:	ldrdeq	pc, [r0], -r8
    5450:	ldrdne	pc, [r8], -r8
    5454:			; <UNDEFINED> instruction: 0xf024180f
    5458:	svccc	0x0001ff3d
    545c:	ldrdcc	pc, [r4], -r8
    5460:			; <UNDEFINED> instruction: 0xf8c81a79
    5464:	addsmi	r1, r9, #0
    5468:			; <UNDEFINED> instruction: 0xf103bf24
    546c:			; <UNDEFINED> instruction: 0xf8c833ff
    5470:	ldr	r3, [r9, -r0]!
    5474:	ldrcc	pc, [ip, #-2271]	; 0xfffff721
    5478:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    547c:	addmi	r6, sl, #10027008	; 0x990000
    5480:	bne	14b5118 <wprintw@plt+0x14b1cc0>
    5484:			; <UNDEFINED> instruction: 0xe72f601a
    5488:	streq	pc, [ip, #-2271]	; 0xfffff721
    548c:	stmdavs	r3, {r3, r4, r5, r6, sl, lr}
    5490:	ldrdcs	lr, [r1, -r0]
    5494:	bcc	564c8 <wprintw@plt+0x53070>
    5498:	svclt	0x00984293
    549c:	str	r6, [r3, -r3]!
    54a0:	bne	440d08 <wprintw@plt+0x43d8b0>
    54a4:	andcs	r2, r0, r5, lsl #4
    54a8:	stc	7, cr15, [r6], {253}	; 0xfd
    54ac:			; <UNDEFINED> instruction: 0xf7fd9005
    54b0:	stmdavs	r0, {r4, r9, sl, fp, sp, lr, pc}
    54b4:	stc	7, cr15, [r2, #1012]	; 0x3f4
    54b8:	strmi	r9, [r2], -r5, lsl #18
    54bc:			; <UNDEFINED> instruction: 0xf0172003
    54c0:	blls	3c4f84 <wprintw@plt+0x3c1b2c>
    54c4:	stccs	8, cr6, [r0, #-884]	; 0xfffffc8c
    54c8:	cmnhi	r7, r0	; <UNPREDICTABLE>
    54cc:	ldrtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    54d0:			; <UNDEFINED> instruction: 0xf85b9808
    54d4:	ldmdavs	r9, {r0, r1, ip, sp}
    54d8:			; <UNDEFINED> instruction: 0xf016930d
    54dc:	blls	3c47f8 <wprintw@plt+0x3c13a0>
    54e0:	ldmvs	fp, {r1, r3, r4, fp, sp, lr}^
    54e4:	strtmi	r4, [r0], -r1, lsl #12
    54e8:			; <UNDEFINED> instruction: 0xf8539108
    54ec:			; <UNDEFINED> instruction: 0xf0161022
    54f0:			; <UNDEFINED> instruction: 0x4604fcbb
    54f4:			; <UNDEFINED> instruction: 0xf47f2c00
    54f8:			; <UNDEFINED> instruction: 0xf8dfae04
    54fc:	ldrbtmi	r3, [fp], #-1184	; 0xfffffb60
    5500:			; <UNDEFINED> instruction: 0xe604601c
    5504:	ldrbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5508:	ldrhi	pc, [r4], #2271	; 0x8df
    550c:	andne	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    5510:			; <UNDEFINED> instruction: 0xf8d844f8
    5514:	stmdavs	pc, {r3, sp}	; <UNPREDICTABLE>
    5518:	ldrdcc	pc, [r0], -r8
    551c:	blx	1e9d4a <wprintw@plt+0x1e68f2>
    5520:	ldrmi	pc, [r8], -r2, lsl #14
    5524:	ldrtmi	r9, [r9], -sl, lsl #6
    5528:	stc2	0, cr15, [r6, #144]!	; 0x90
    552c:	blls	2abd58 <wprintw@plt+0x2a8900>
    5530:	blx	1d6d7e <wprintw@plt+0x1d3926>
    5534:	ldrmi	pc, [r8], -r0, lsl #14
    5538:	cdp2	0, 12, cr15, cr12, cr4, {1}
    553c:			; <UNDEFINED> instruction: 0xf8c8440f
    5540:	ldrb	r7, [r1], r0
    5544:	ldrtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5548:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    554c:	andne	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    5550:	movwls	r4, #42107	; 0xa47b
    5554:	ldrdhi	pc, [r8], -r3
    5558:	ldmdavs	sl, {r0, r1, r2, r3, fp, sp, lr}
    555c:			; <UNDEFINED> instruction: 0xf708fb07
    5560:	andls	r4, r9, #16, 12	; 0x1000000
    5564:			; <UNDEFINED> instruction: 0xf0244639
    5568:	bls	284b8c <wprintw@plt+0x281734>
    556c:	blx	16e7a <wprintw@plt+0x13a22>
    5570:	ldrmi	r7, [r0], -r7, lsl #14
    5574:	cdp2	0, 10, cr15, cr14, cr4, {1}
    5578:	ldmdavs	sl, {r1, r3, r8, r9, fp, ip, pc}^
    557c:	bl	fe86a1a8 <wprintw@plt+0xfe866d50>
    5580:	strmi	r0, [pc], #-264	; 5588 <wprintw@plt+0x2130>
    5584:	addsmi	r6, r7, #31
    5588:	mcrge	4, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    558c:			; <UNDEFINED> instruction: 0x46414610
    5590:			; <UNDEFINED> instruction: 0xf024920b
    5594:			; <UNDEFINED> instruction: 0x4641fd71
    5598:	vqrdmulh.s<illegal width 8>	d15, d0, d8
    559c:	movwls	r4, #42552	; 0xa638
    55a0:	cdp2	0, 9, cr15, cr8, cr4, {1}
    55a4:	bls	2ec1d4 <wprintw@plt+0x2e8d7c>
    55a8:	blls	256614 <wprintw@plt+0x2531bc>
    55ac:	svclt	0x009c428a
    55b0:	smlatbeq	r8, r1, fp, lr
    55b4:			; <UNDEFINED> instruction: 0xf67f6019
    55b8:	mla	r3, r7, lr, sl
    55bc:	ldrbtmi	r4, [pc], #-4090	; 55c4 <wprintw@plt+0x216c>
    55c0:	ldmvs	r9!, {r3, r4, r5, fp, sp, lr}
    55c4:	movwle	r4, #62088	; 0xf288
    55c8:			; <UNDEFINED> instruction: 0xf85b4beb
    55cc:	ldmdavs	fp, {r0, r1, ip, sp}
    55d0:	vqrdmulh.s<illegal width 8>	d15, d1, d3
    55d4:	svclt	0x00244298
    55d8:	eorsvs	r1, r8, r0, asr #21
    55dc:	mcrge	4, 4, pc, cr4, cr15, {5}	; <UNPREDICTABLE>
    55e0:	cdp2	0, 7, cr15, cr8, cr4, {1}
    55e4:			; <UNDEFINED> instruction: 0xe67f6039
    55e8:	andcs	r4, r0, #240, 22	; 0x3c000
    55ec:	andsvs	r4, sl, fp, ror r4
    55f0:	blmi	ffbfefe0 <wprintw@plt+0xffbfbb88>
    55f4:	ldm	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
    55f8:	bl	85c10 <wprintw@plt+0x827b8>
    55fc:	cdpne	0, 7, cr0, cr9, cr8, {0}
    5600:	movwle	r4, #4744	; 0x1288
    5604:			; <UNDEFINED> instruction: 0xe66f6019
    5608:			; <UNDEFINED> instruction: 0xf85b4bdb
    560c:	ldmdavs	r8, {r0, r1, ip, sp}
    5610:	andcs	pc, r8, r0, lsl #22
    5614:	ldmdale	fp, {r0, r1, r2, r7, r9, lr}^
    5618:	blne	ff0185b8 <wprintw@plt+0xff015160>
    561c:	bl	fe9d6f28 <wprintw@plt+0xfe9d3ad0>
    5620:	ldrbtmi	r0, [fp], #-1800	; 0xfffff8f8
    5624:			; <UNDEFINED> instruction: 0xf0249309
    5628:	blls	284f84 <wprintw@plt+0x281b2c>
    562c:	andsvs	r4, pc, pc, lsl #8
    5630:	bmi	ff87efa0 <wprintw@plt+0xff87bb48>
    5634:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5638:	andsvs	r3, r3, r1, lsl #22
    563c:			; <UNDEFINED> instruction: 0xf8dfe654
    5640:	ldmibmi	pc, {r2, r3, r4, r5, r6, r8, r9, pc}^	; <UNPREDICTABLE>
    5644:	ldrbtmi	r4, [r9], #-1272	; 0xfffffb08
    5648:	ldrdcs	pc, [r0], -r8
    564c:	ldrdcc	pc, [ip], -r8
    5650:	eorvc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    5654:			; <UNDEFINED> instruction: 0xf7fd4638
    5658:	stmdacs	r0, {r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    565c:	adchi	pc, r3, r0
    5660:	tstcs	r0, r8, lsr r6
    5664:	cdp2	0, 0, cr15, cr6, cr3, {0}
    5668:			; <UNDEFINED> instruction: 0xf0402800
    566c:			; <UNDEFINED> instruction: 0xf8d880e6
    5670:	bge	491678 <wprintw@plt+0x48e220>
    5674:	ldrdvc	pc, [ip], -r8
    5678:	andcs	r9, r3, fp
    567c:	orreq	lr, r3, r7, lsl #22
    5680:			; <UNDEFINED> instruction: 0xf8579109
    5684:	movwls	r1, #40995	; 0xa023
    5688:	mcr	7, 4, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    568c:	andcc	r9, r1, fp, lsl #22
    5690:	mrshi	pc, (UNDEF: 12)	; <UNPREDICTABLE>
    5694:	blls	26bef4 <wprintw@plt+0x268a9c>
    5698:	rsbsmi	pc, r0, #33554432	; 0x2000000
    569c:	svcmi	0x0080f5b2
    56a0:			; <UNDEFINED> instruction: 0xf0406818
    56a4:			; <UNDEFINED> instruction: 0xf016811a
    56a8:	stmdavc	r2, {r0, r1, r2, r5, r9, fp, ip, sp, lr, pc}
    56ac:	tstle	r3, lr, lsr #20
    56b0:	bcs	ba37c0 <wprintw@plt+0xba0368>
    56b4:	sbcshi	pc, r0, r0
    56b8:	blmi	ff08e6c0 <wprintw@plt+0xff08b268>
    56bc:	ldrbtmi	r9, [fp], #-2056	; 0xfffff7f8
    56c0:	ldmvs	fp, {r1, r3, r4, fp, sp, lr}^
    56c4:	eorne	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    56c8:	blx	ff3c172a <wprintw@plt+0xff3be2d2>
    56cc:	ldrbt	r9, [r7], #8
    56d0:	ldrbtmi	r4, [fp], #-3005	; 0xfffff443
    56d4:			; <UNDEFINED> instruction: 0xe6076018
    56d8:	andcs	r4, r5, #188, 18	; 0x2f0000
    56dc:	ldrbtmi	r2, [r9], #-0
    56e0:			; <UNDEFINED> instruction: 0xf7fd4607
    56e4:	blmi	feec0494 <wprintw@plt+0xfeebd03c>
    56e8:	vst1.8	{d20-d22}, [pc :256], r9
    56ec:	ldrbtmi	r5, [fp], #-640	; 0xfffffd80
    56f0:	blmi	fee2a2fc <wprintw@plt+0xfee26ea4>
    56f4:	ldrbtmi	r9, [fp], #-1792	; 0xfffff900
    56f8:	andcs	r9, r1, r2
    56fc:	cdp2	0, 9, cr15, cr4, cr13, {0}
    5700:	vrshr.s64	d20, d24, #64
    5704:	blmi	fed259e8 <wprintw@plt+0xfed22590>
    5708:	andhi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    570c:	ldrdeq	pc, [r0], -r8
    5710:	blx	e41724 <wprintw@plt+0xe3e2cc>
    5714:	stmdals	r8, {r0, r9, sl, lr}
    5718:	ldc2	0, cr15, [lr], #-88	; 0xffffffa8
    571c:	andls	r7, r8, r3, lsl #16
    5720:	andsle	r2, fp, pc, lsr #22
    5724:	ldmdavs	r0, {r0, r2, r3, r9, fp, ip, pc}
    5728:	stc	7, cr15, [r4], #1012	; 0x3f4
    572c:			; <UNDEFINED> instruction: 0xf8d84607
    5730:			; <UNDEFINED> instruction: 0xf7fd0000
    5734:	ldmdane	r9!, {r5, r7, sl, fp, sp, lr, pc}
    5738:	tstcc	r1, r8, lsl #16
    573c:	blx	1ec179e <wprintw@plt+0x1ebe346>
    5740:	ldrdvc	pc, [r0], -r8
    5744:			; <UNDEFINED> instruction: 0xf04f4ba5
    5748:	strdcs	r3, [r1, -pc]
    574c:	ldrbtmi	r9, [fp], #-1793	; 0xfffff8ff
    5750:	ldmdavs	pc!, {r0, r2, r3, r8, r9, sl, fp, ip, pc}	; <UNPREDICTABLE>
    5754:	andls	r9, r8, r0, lsl #14
    5758:	ldcl	7, cr15, [r4], {253}	; 0xfd
    575c:	tstcs	r0, r8, lsl #30
    5760:			; <UNDEFINED> instruction: 0xf0034638
    5764:	stmdacs	r0, {r0, r1, r2, r7, r8, sl, fp, ip, sp, lr, pc}
    5768:	ldmibmi	sp, {r0, r6, ip, lr, pc}
    576c:	andcs	r2, r0, r5, lsl #4
    5770:			; <UNDEFINED> instruction: 0xf7fd4479
    5774:	blmi	fe700404 <wprintw@plt+0xfe6fcfac>
    5778:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    577c:			; <UNDEFINED> instruction: 0x4601681a
    5780:			; <UNDEFINED> instruction: 0xf0172003
    5784:	blls	384cc0 <wprintw@plt+0x381868>
    5788:	ldmdavs	r9, {r3, fp, ip, pc}
    578c:	blx	1b417ee <wprintw@plt+0x1b3e396>
    5790:	strbt	r9, [r0], #8
    5794:	vst1.8	{d20-d22}, [pc], r1
    5798:			; <UNDEFINED> instruction: 0xf0056080
    579c:	stmibvs	r0, {r0, r2, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    57a0:	mrc2	0, 6, pc, cr2, cr6, {0}
    57a4:	ldmibmi	r0, {r5, r7, r8, sl, sp, lr, pc}
    57a8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    57ac:	bl	1437a8 <wprintw@plt+0x140350>
    57b0:	andcs	r4, r3, r1, lsl #12
    57b4:	ldc2	0, cr15, [r4, #-92]!	; 0xffffffa4
    57b8:	vst3.<illegal width 64>	{d30-d32}, [pc]!
    57bc:			; <UNDEFINED> instruction: 0xf7fd6096
    57c0:	blls	140ea0 <wprintw@plt+0x13da48>
    57c4:	andsvs	r9, sp, r8, lsl #16
    57c8:	b	fe5437c4 <wprintw@plt+0xfe54036c>
    57cc:			; <UNDEFINED> instruction: 0xf7fd4620
    57d0:	bmi	fe1c0220 <wprintw@plt+0xfe1bcdc8>
    57d4:	ldrbtmi	r4, [sl], #-2885	; 0xfffff4bb
    57d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    57dc:	subsmi	r9, sl, sp, lsr #22
    57e0:			; <UNDEFINED> instruction: 0x4628d17f
    57e4:	ldc	0, cr11, [sp], #188	; 0xbc
    57e8:	pop	{r1, r8, r9, fp, pc}
    57ec:			; <UNDEFINED> instruction: 0x46048ff0
    57f0:	and	r4, r4, sp, lsr r6
    57f4:	stclpl	14, cr1, [sl], #268	; 0x10c
    57f8:	tstle	r5, pc, lsr #20
    57fc:	strtmi	r5, [r8], -ip, ror #9
    5800:	ldc	7, cr15, [r8], #-1012	; 0xfffffc0c
    5804:	ldmle	r5!, {r0, fp, sp}^
    5808:	ldrbtmi	r4, [fp], #-2937	; 0xfffff487
    580c:	stccs	8, cr6, [r0], {92}	; 0x5c
    5810:	cfldrdge	mvd15, [r6], {63}	; 0x3f
    5814:			; <UNDEFINED> instruction: 0x260068dd
    5818:	bl	1595f8 <wprintw@plt+0x1561a0>
    581c:	ldrbtmi	r0, [pc], #-1156	; 5824 <wprintw@plt+0x23cc>
    5820:			; <UNDEFINED> instruction: 0xf8559908
    5824:			; <UNDEFINED> instruction: 0xf7fd0b04
    5828:	stmdblt	r0, {r2, r9, fp, sp, lr, pc}
    582c:	adcmi	r6, ip, #62	; 0x3e
    5830:	streq	pc, [r1], -r6, lsl #2
    5834:	strcs	sp, [r0], #-500	; 0xfffffe0c
    5838:	stmdbmi	pc!, {r1, r6, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    583c:	andcs	r2, r0, r5, lsl #4
    5840:			; <UNDEFINED> instruction: 0xf7fd4479
    5844:	blmi	1a00334 <wprintw@plt+0x19fcedc>
    5848:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    584c:			; <UNDEFINED> instruction: 0x4601681a
    5850:			; <UNDEFINED> instruction: 0xf0172003
    5854:	ldrbt	pc, [lr], #-3301	; 0xfffff31b	; <UNPREDICTABLE>
    5858:	bcs	23a68 <wprintw@plt+0x20610>
    585c:	svcge	0x002cf47f
    5860:	ldrdcs	pc, [r0], -r8
    5864:	ldrdcc	pc, [ip], -r8
    5868:	eoreq	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    586c:	blx	ffcc3872 <wprintw@plt+0xffcc041a>
    5870:	str	r4, [r2, -r4, lsl #12]!
    5874:	andcs	r4, r5, #1589248	; 0x184000
    5878:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    587c:	b	fe743878 <wprintw@plt+0xfe740420>
    5880:	stc2	0, cr15, [lr], {24}
    5884:	strcs	lr, [r0, #-1127]	; 0xfffffb99
    5888:	andcs	r4, r0, sp, asr ip
    588c:			; <UNDEFINED> instruction: 0xf9baf018
    5890:			; <UNDEFINED> instruction: 0xf01b447c
    5894:	stmdals	r8, {r0, r1, r5, r6, fp, ip, sp, lr, pc}
    5898:	b	b43894 <wprintw@plt+0xb4043c>
    589c:	stmiavs	r0!, {r0, r5, r6, fp, sp, lr}^
    58a0:			; <UNDEFINED> instruction: 0xf9b0f016
    58a4:	rscvs	r2, r3, r0, lsl #6
    58a8:	ldr	r6, [r2, r3, rrx]
    58ac:			; <UNDEFINED> instruction: 0x46184955
    58b0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    58b4:	b	fe0438b0 <wprintw@plt+0xfe040458>
    58b8:			; <UNDEFINED> instruction: 0xf7fd900b
    58bc:	blls	2c08ec <wprintw@plt+0x2bd494>
    58c0:	eorcs	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    58c4:	stmdavs	r0, {r0, r3, r9, ip, pc}
    58c8:	bl	1e438c4 <wprintw@plt+0x1e4046c>
    58cc:	stmdbls	fp, {r0, r3, r9, fp, ip, pc}
    58d0:	andcs	r4, r3, r3, lsl #12
    58d4:	stc2	0, cr15, [r4], #92	; 0x5c
    58d8:			; <UNDEFINED> instruction: 0xf016e43d
    58dc:	strmi	pc, [r5], -fp, ror #21
    58e0:			; <UNDEFINED> instruction: 0xf7fde7d2
    58e4:	svclt	0x0000ea7c
    58e8:	andeq	ip, r3, sl, lsr #18
    58ec:	andeq	r0, r0, ip, ror #6
    58f0:	andeq	ip, r3, r0, lsr #18
    58f4:	andeq	r5, r2, r2, lsl r6
    58f8:	andeq	r0, r0, r4, asr r5
    58fc:	andeq	sp, r3, sl, ror r4
    5900:	andeq	sp, r3, ip, ror #8
    5904:			; <UNDEFINED> instruction: 0xfffff61d
    5908:	andeq	r0, r0, r4, asr #9
    590c:	andeq	sp, r3, r2, lsl #8
    5910:	andeq	r0, r0, r0, asr #12
    5914:	andeq	r0, r0, r4, lsr #11
    5918:	andeq	r0, r0, r4, asr #7
    591c:	andeq	r0, r0, ip, lsr #7
    5920:	andeq	r0, r0, r4, lsl #10
    5924:	andeq	r0, r0, r8, asr #12
    5928:	andeq	r0, r0, r4, lsl #11
    592c:	andeq	r0, r0, r0, ror #7
    5930:	andeq	r0, r0, r8, lsl r3
    5934:	andeq	r0, r0, r8, asr r4
    5938:	andeq	r0, r0, ip, lsl #6
    593c:	andeq	r0, r0, r8, ror #6
    5940:	strdeq	r0, [r0], -r4
    5944:	andeq	r0, r0, r0, lsr #6
    5948:	andeq	r0, r0, r0, asr #11
    594c:	andeq	r0, r0, r8, asr #7
    5950:	andeq	r0, r0, r4, lsr #8
    5954:	andeq	r0, r0, r0, lsl #9
    5958:	muleq	r0, ip, r3
    595c:			; <UNDEFINED> instruction: 0xfffff44d
    5960:	andeq	r0, r0, r8, lsr #8
    5964:	andeq	r0, r0, r0, lsr #11
    5968:	andeq	r0, r0, r0, lsl r4
    596c:	muleq	r0, r0, r3
    5970:	strdeq	sp, [r3], -sl
    5974:			; <UNDEFINED> instruction: 0x0003d1ba
    5978:	andeq	r0, r0, ip, lsl r3
    597c:	andeq	sp, r3, r8, ror #2
    5980:	andeq	sp, r3, r2, lsr r1
    5984:	andeq	sp, r3, r2, lsr #2
    5988:	andeq	sp, r3, r8, lsl #2
    598c:	strdeq	sp, [r3], -r2
    5990:	ldrdeq	sp, [r3], -r6
    5994:	andeq	sp, r3, r8, lsr #1
    5998:	muleq	r3, r4, r0
    599c:	andeq	sp, r3, r2, lsr #32
    59a0:	andeq	sp, r3, r0, lsl r0
    59a4:	ldrdeq	ip, [r3], -r0
    59a8:	andeq	ip, r3, r2, ror #30
    59ac:	andeq	ip, r3, r4, lsr pc
    59b0:	andeq	ip, r3, ip, lsr #30
    59b4:	strdeq	ip, [r3], -lr
    59b8:	andeq	ip, r3, ip, ror #29
    59bc:	ldrdeq	ip, [r3], -ip	; <UNPREDICTABLE>
    59c0:	andeq	r5, r2, sl, lsr #1
    59c4:	andeq	ip, r3, r2, ror #28
    59c8:	andeq	ip, r3, lr, asr #28
    59cc:	andeq	r4, r2, sl, ror #31
    59d0:			; <UNDEFINED> instruction: 0xfffff00b
    59d4:	andeq	r7, r2, r2, ror r3
    59d8:	andeq	r0, r0, r0, asr #9
    59dc:	andeq	sl, r2, lr, ror #13
    59e0:	andeq	r4, r2, r8, ror #30
    59e4:	andeq	r0, r0, r4, asr #11
    59e8:	andeq	r4, r2, sl, asr #30
    59ec:	ldrdeq	ip, [r3], -r2
    59f0:	andeq	ip, r3, r6, lsl sp
    59f4:	andeq	ip, r3, r2, lsl #26
    59f8:	muleq	r2, r8, lr
    59fc:	ldrdeq	r4, [r2], -lr
    5a00:	muleq	r3, r0, ip
    5a04:	andeq	r4, r2, lr, asr lr
    5a08:	blmi	e982f4 <wprintw@plt+0xe94e9c>
    5a0c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    5a10:	ldmpl	r3, {r2, r3, r4, r7, ip, sp, pc}^
    5a14:	cfmsuba32mi	mvax3, mvax4, mvfx8, mvfx13
    5a18:	tstls	fp, #1769472	; 0x1b0000
    5a1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5a20:			; <UNDEFINED> instruction: 0xf8b0f003
    5a24:	ldrbtmi	r4, [lr], #-1578	; 0xfffff9d6
    5a28:	strmi	r4, [r4], -r1, lsl #12
    5a2c:			; <UNDEFINED> instruction: 0xf7fd2003
    5a30:			; <UNDEFINED> instruction: 0x3001ecb8
    5a34:	blls	139a50 <wprintw@plt+0x1365f8>
    5a38:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    5a3c:	svcmi	0x0080f5b3
    5a40:	strtmi	sp, [r0], -r3, lsr #32
    5a44:	blx	1c3a4a <wprintw@plt+0x1c05f2>
    5a48:	strtmi	r4, [r0], -r1, lsl #12
    5a4c:	blx	fe941aac <wprintw@plt+0xfe93e654>
    5a50:	strmi	r4, [r1], -sl, lsr #12
    5a54:	andcs	r4, r3, r4, lsl #12
    5a58:	stc	7, cr15, [r2], #1012	; 0x3f4
    5a5c:	andle	r3, r5, r1
    5a60:			; <UNDEFINED> instruction: 0xf4039b04
    5a64:			; <UNDEFINED> instruction: 0xf5b34370
    5a68:	andle	r4, lr, r0, lsl #31
    5a6c:	andeq	pc, r1, r1, asr #4
    5a70:			; <UNDEFINED> instruction: 0xf9acf016
    5a74:	strtmi	r4, [r0], -r5, lsl #12
    5a78:	ldmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a7c:	vmax.s8	d20, d1, d24
    5a80:			; <UNDEFINED> instruction: 0xf7fd0101
    5a84:	strmi	lr, [r4], -r0, ror #21
    5a88:	ldrdcs	fp, [r0, -r8]
    5a8c:			; <UNDEFINED> instruction: 0xf0034620
    5a90:	ldmdblt	r0!, {r0, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    5a94:			; <UNDEFINED> instruction: 0xf7ff4620
    5a98:	strmi	pc, [r4], -r9, ror #21
    5a9c:	blmi	558300 <wprintw@plt+0x554ea8>
    5aa0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5aa4:	blls	6dfb14 <wprintw@plt+0x6dc6bc>
    5aa8:	tstle	lr, sl, asr r0
    5aac:	andslt	r4, ip, r0, lsr #12
    5ab0:	blmi	4f5078 <wprintw@plt+0x4f1c20>
    5ab4:	ldmpl	r3!, {r5, r9, sl, lr}^
    5ab8:			; <UNDEFINED> instruction: 0xf0166819
    5abc:			; <UNDEFINED> instruction: 0x4604f9d5
    5ac0:	strtmi	lr, [r8], -r8, ror #15
    5ac4:	ldmdb	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5ac8:	andcs	r4, r5, #229376	; 0x38000
    5acc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5ad0:	ldmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ad4:	andcs	r4, r2, r1, lsl #12
    5ad8:	blx	fe8c1b3e <wprintw@plt+0xfe8be6e6>
    5adc:	b	13c3ad8 <wprintw@plt+0x13c0680>
    5ae0:	addsvs	pc, r6, pc, asr #8
    5ae4:	stc	7, cr15, [r2], #-1012	; 0xfffffc0c
    5ae8:			; <UNDEFINED> instruction: 0xf7fde7d8
    5aec:	svclt	0x0000e978
    5af0:	muleq	r3, ip, pc	; <UNPREDICTABLE>
    5af4:	andeq	r0, r0, ip, ror #6
    5af8:	andeq	fp, r3, r2, lsl #31
    5afc:	andeq	fp, r3, r8, lsl #30
    5b00:	andeq	r0, r0, r4, asr #11
    5b04:	andeq	r4, r2, sl, asr ip
    5b08:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    5b0c:	blmi	4d7318 <wprintw@plt+0x4d3ec0>
    5b10:	ldrbtmi	r2, [ip], #518	; 0x206
    5b14:	addlt	fp, r3, r0, lsl #10
    5b18:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    5b1c:	ldmdavs	fp, {r3, r5, r6, r9, sl, lr}
    5b20:			; <UNDEFINED> instruction: 0xf04f9301
    5b24:			; <UNDEFINED> instruction: 0xf7fd0300
    5b28:	stmdacs	r0, {r2, r7, sl, fp, sp, lr, pc}
    5b2c:	stmdals	r0, {r0, r1, r2, r3, r8, r9, fp, ip, lr, pc}
    5b30:	stmia	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5b34:	blle	28fb3c <wprintw@plt+0x28c6e4>
    5b38:	blmi	218364 <wprintw@plt+0x214f0c>
    5b3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5b40:	blls	5fbb0 <wprintw@plt+0x5c758>
    5b44:	qaddle	r4, sl, r4
    5b48:			; <UNDEFINED> instruction: 0xf85db003
    5b4c:	andcs	pc, r1, r4, lsl #22
    5b50:			; <UNDEFINED> instruction: 0xf7fde7f2
    5b54:	svclt	0x0000e944
    5b58:	muleq	r3, r6, lr
    5b5c:	andeq	r0, r0, ip, ror #6
    5b60:	andeq	fp, r3, ip, ror #28
    5b64:	strlt	r2, [r8, #-262]	; 0xfffffefa
    5b68:	stmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b6c:	svclt	0x00b82800
    5b70:	stclt	0, cr2, [r8, #-4]
    5b74:	ldrblt	r2, [r0, #-2307]!	; 0xfffff6fd
    5b78:	strmi	r4, [lr], -r5, lsl #12
    5b7c:	stmdane	r3, {r1, r4, r8, fp, ip, lr, pc}^
    5b80:			; <UNDEFINED> instruction: 0x2c01f913
    5b84:	blle	7d248c <wprintw@plt+0x7cf034>
    5b88:	movwcs	r1, #7796	; 0x1e74
    5b8c:	strpl	r1, [sl, -r8, lsr #18]!
    5b90:	ble	310398 <wprintw@plt+0x30cf40>
    5b94:			; <UNDEFINED> instruction: 0xffe6f7ff
    5b98:	strtmi	r4, [r3], #-1539	; 0xfffff9fd
    5b9c:	stmdale	r9, {r1, r2, r3, r4, r7, r9, lr}
    5ba0:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    5ba4:	stmdbcs	r0, {r2, r3, r9, sl, lr}
    5ba8:	strcs	sp, [r0], #-250	; 0xffffff06
    5bac:	strtmi	lr, [r3], #-3
    5bb0:	ldmible	r5!, {r1, r2, r3, r4, r7, r9, lr}^
    5bb4:			; <UNDEFINED> instruction: 0x572a461c
    5bb8:	movwcs	r1, #6440	; 0x1928
    5bbc:	ble	ffd903c4 <wprintw@plt+0xffd8cf6c>
    5bc0:			; <UNDEFINED> instruction: 0xffd0f7ff
    5bc4:	strb	r4, [r8, r3, lsl #12]!
    5bc8:			; <UNDEFINED> instruction: 0x2c02f913
    5bcc:	svclt	0x00a83240
    5bd0:	ble	ffc0d608 <wprintw@plt+0xffc0a1b0>
    5bd4:			; <UNDEFINED> instruction: 0x2c03f913
    5bd8:	svclt	0x00a83240
    5bdc:	ble	ffa8d714 <wprintw@plt+0xffa8a2bc>
    5be0:			; <UNDEFINED> instruction: 0x3c04f913
    5be4:	svclt	0x00a83340
    5be8:	ble	ff90d820 <wprintw@plt+0xff90a3c8>
    5bec:	svclt	0x0000e7cc
    5bf0:	andcs	r4, r1, #2048	; 0x800
    5bf4:	andsvc	r4, sl, fp, ror r4
    5bf8:	svclt	0x00004770
    5bfc:	andeq	ip, r3, r0, asr #18
    5c00:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    5c04:			; <UNDEFINED> instruction: 0x47707818
    5c08:	andeq	ip, r3, r2, lsr r9
    5c0c:			; <UNDEFINED> instruction: 0x461fb5f8
    5c10:	strmi	r3, [sp], -r1, lsl #6
    5c14:			; <UNDEFINED> instruction: 0x46161859
    5c18:			; <UNDEFINED> instruction: 0xf90cf016
    5c1c:	ldrtmi	r2, [sl], -r0, lsl #6
    5c20:	strbpl	r4, [r3, #-1585]	; 0xfffff9cf
    5c24:	strtmi	r4, [r8], #-1540	; 0xfffff9fc
    5c28:	bl	fecc3c24 <wprintw@plt+0xfecc07cc>
    5c2c:			; <UNDEFINED> instruction: 0xf7fd4630
    5c30:	strtmi	lr, [r0], -r2, ror #16
    5c34:	svclt	0x0000bdf8
    5c38:	mvnseq	pc, #48	; 0x30
    5c3c:	andcs	fp, r1, ip, lsl #30
    5c40:	ldrbmi	r2, [r0, -r0]!
    5c44:	ldmdbmi	sl, {r0, r3, r4, r8, r9, fp, lr}
    5c48:	ldrbtmi	r4, [fp], #-2586	; 0xfffff5e6
    5c4c:	ldmdavc	fp, {r0, r3, r4, r5, r6, sl, lr}
    5c50:	addlt	fp, r2, r0, lsl r5
    5c54:	strmi	r5, [r4], -sl, lsl #17
    5c58:	andls	r6, r1, #1179648	; 0x120000
    5c5c:	andeq	pc, r0, #79	; 0x4f
    5c60:			; <UNDEFINED> instruction: 0xf7fdb98b
    5c64:	stmdavc	r2!, {r1, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    5c68:			; <UNDEFINED> instruction: 0xf8336803
    5c6c:	vmov.i32	d16, #130	; 0x00000082
    5c70:	bmi	44de78 <wprintw@plt+0x44aa20>
    5c74:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    5c78:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5c7c:	subsmi	r9, sl, r1, lsl #22
    5c80:	andlt	sp, r2, r1, lsl r1
    5c84:			; <UNDEFINED> instruction: 0x4601bd10
    5c88:	strbtmi	r2, [r8], -r6, lsl #4
    5c8c:	bl	ff443c88 <wprintw@plt+0xff440830>
    5c90:	svclt	0x00b82800
    5c94:	blle	ffb0dc9c <wprintw@plt+0xffb0a844>
    5c98:			; <UNDEFINED> instruction: 0xf7fd9800
    5c9c:	stmdacc	r0, {r1, r2, r3, r6, r8, r9, fp, sp, lr, pc}
    5ca0:	andcs	fp, r1, r8, lsl pc
    5ca4:			; <UNDEFINED> instruction: 0xf7fde7e5
    5ca8:	svclt	0x0000e89a
    5cac:	andeq	ip, r3, sl, ror #17
    5cb0:	andeq	fp, r3, ip, asr sp
    5cb4:	andeq	r0, r0, ip, ror #6
    5cb8:	andeq	fp, r3, r2, lsr sp
    5cbc:	ldmdbmi	sl, {r0, r3, r4, r8, r9, fp, lr}
    5cc0:	ldrbtmi	r4, [fp], #-2586	; 0xfffff5e6
    5cc4:	ldmdavc	fp, {r0, r3, r4, r5, r6, sl, lr}
    5cc8:	addlt	fp, r2, r0, lsl r5
    5ccc:	strmi	r5, [r4], -sl, lsl #17
    5cd0:	andls	r6, r1, #1179648	; 0x120000
    5cd4:	andeq	pc, r0, #79	; 0x4f
    5cd8:			; <UNDEFINED> instruction: 0xf7fdb98b
    5cdc:	stmdavc	r2!, {r1, r2, r3, r5, r7, r8, fp, sp, lr, pc}
    5ce0:			; <UNDEFINED> instruction: 0xf8336803
    5ce4:	vmov.i32	d16, #130	; 0x00000082
    5ce8:	bmi	445ff0 <wprintw@plt+0x442b98>
    5cec:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    5cf0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5cf4:	subsmi	r9, sl, r1, lsl #22
    5cf8:	andlt	sp, r2, r1, lsl r1
    5cfc:			; <UNDEFINED> instruction: 0x4601bd10
    5d00:	strbtmi	r2, [r8], -r6, lsl #4
    5d04:	bl	fe543d00 <wprintw@plt+0xfe5408a8>
    5d08:	svclt	0x00b82800
    5d0c:	blle	ffb0dd14 <wprintw@plt+0xffb0a8bc>
    5d10:			; <UNDEFINED> instruction: 0xf7fd9800
    5d14:	stmdacc	r0, {r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    5d18:	andcs	fp, r1, r8, lsl pc
    5d1c:			; <UNDEFINED> instruction: 0xf7fde7e5
    5d20:	svclt	0x0000e85e
    5d24:	andeq	ip, r3, r2, ror r8
    5d28:	andeq	fp, r3, r4, ror #25
    5d2c:	andeq	r0, r0, ip, ror #6
    5d30:			; <UNDEFINED> instruction: 0x0003bcba
    5d34:	ldmdbmi	sl, {r0, r3, r4, r8, r9, fp, lr}
    5d38:	ldrbtmi	r4, [fp], #-2586	; 0xfffff5e6
    5d3c:	ldmdavc	fp, {r0, r3, r4, r5, r6, sl, lr}
    5d40:	addlt	fp, r2, r0, lsl r5
    5d44:	strmi	r5, [r4], -sl, lsl #17
    5d48:	andls	r6, r1, #1179648	; 0x120000
    5d4c:	andeq	pc, r0, #79	; 0x4f
    5d50:			; <UNDEFINED> instruction: 0xf7fdb98b
    5d54:	stmdavc	r2!, {r1, r4, r5, r6, r8, fp, sp, lr, pc}
    5d58:			; <UNDEFINED> instruction: 0xf8136803
    5d5c:			; <UNDEFINED> instruction: 0xf0000012
    5d60:	bmi	445d6c <wprintw@plt+0x442914>
    5d64:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    5d68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5d6c:	subsmi	r9, sl, r1, lsl #22
    5d70:	andlt	sp, r2, r1, lsl r1
    5d74:			; <UNDEFINED> instruction: 0x4601bd10
    5d78:	strbtmi	r2, [r8], -r6, lsl #4
    5d7c:	bl	1643d78 <wprintw@plt+0x1640920>
    5d80:	svclt	0x00b82800
    5d84:	blle	ffb0dd8c <wprintw@plt+0xffb0a934>
    5d88:			; <UNDEFINED> instruction: 0xf7fc9800
    5d8c:	stmdacc	r0, {r1, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    5d90:	andcs	fp, r1, r8, lsl pc
    5d94:			; <UNDEFINED> instruction: 0xf7fde7e5
    5d98:	svclt	0x0000e822
    5d9c:	strdeq	ip, [r3], -sl
    5da0:	andeq	fp, r3, ip, ror #24
    5da4:	andeq	r0, r0, ip, ror #6
    5da8:	andeq	fp, r3, r2, asr #24
    5dac:	svclt	0x008c281f
    5db0:	andcs	r2, r1, r0
    5db4:	svclt	0x00004770
    5db8:			; <UNDEFINED> instruction: 0x46024b10
    5dbc:	ldrbtmi	r7, [fp], #-2049	; 0xfffff7ff
    5dc0:			; <UNDEFINED> instruction: 0xf1a17818
    5dc4:	blx	fecc6bc8 <wprintw@plt+0xfecc3770>
    5dc8:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    5dcc:			; <UNDEFINED> instruction: 0xf011b130
    5dd0:	svclt	0x00140fe0
    5dd4:	andcs	r4, r1, r8, lsl r6
    5dd8:			; <UNDEFINED> instruction: 0x4770b130
    5ddc:	svceq	0x0060f011
    5de0:	sadd16mi	fp, r8, r4
    5de4:	ldrbmi	r2, [r0, -r1]!
    5de8:	mvnsle	r2, r2, asr #19
    5dec:	muleq	r1, r2, r9
    5df0:	svceq	0x0060f110
    5df4:	andcs	fp, r0, ip, lsr #31
    5df8:	ldrbmi	r2, [r0, -r1]!
    5dfc:	andeq	ip, r3, r6, ror r7
    5e00:	ldmdbmi	sl, {r0, r3, r4, r8, r9, fp, lr}
    5e04:	ldrbtmi	r4, [fp], #-2586	; 0xfffff5e6
    5e08:	ldmdavc	fp, {r0, r3, r4, r5, r6, sl, lr}
    5e0c:	addlt	fp, r2, r0, lsl r5
    5e10:	strmi	r5, [r4], -sl, lsl #17
    5e14:	andls	r6, r1, #1179648	; 0x120000
    5e18:	andeq	pc, r0, #79	; 0x4f
    5e1c:			; <UNDEFINED> instruction: 0xf7fdb98b
    5e20:	stmdavc	r2!, {r2, r3, r8, fp, sp, lr, pc}
    5e24:			; <UNDEFINED> instruction: 0xf8336803
    5e28:	vmov.i32	d16, #130	; 0x00000082
    5e2c:	bmi	446034 <wprintw@plt+0x442bdc>
    5e30:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    5e34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5e38:	subsmi	r9, sl, r1, lsl #22
    5e3c:	andlt	sp, r2, r1, lsl r1
    5e40:			; <UNDEFINED> instruction: 0x4601bd10
    5e44:	strbtmi	r2, [r8], -r6, lsl #4
    5e48:	b	ffcc3e44 <wprintw@plt+0xffcc09ec>
    5e4c:	svclt	0x00b82800
    5e50:	blle	ffb0de58 <wprintw@plt+0xffb0aa00>
    5e54:			; <UNDEFINED> instruction: 0xf7fc9800
    5e58:	stmdacc	r0, {r1, r3, r8, r9, sl, fp, sp, lr, pc}
    5e5c:	andcs	fp, r1, r8, lsl pc
    5e60:			; <UNDEFINED> instruction: 0xf7fce7e5
    5e64:	svclt	0x0000efbc
    5e68:	andeq	ip, r3, lr, lsr #14
    5e6c:	andeq	fp, r3, r0, lsr #23
    5e70:	andeq	r0, r0, ip, ror #6
    5e74:	andeq	fp, r3, r6, ror fp
    5e78:	andle	r2, fp, pc, ror r8
    5e7c:	svceq	0x0061f110
    5e80:	sbclt	sp, r3, #10
    5e84:	svclt	0x00b42800
    5e88:	eoreq	pc, r0, r3, lsr #3
    5e8c:	subeq	pc, r0, r3, lsl #2
    5e90:	ldrbmi	fp, [r0, -r0, asr #5]!
    5e94:			; <UNDEFINED> instruction: 0x4770203f
    5e98:			; <UNDEFINED> instruction: 0x4770203d
    5e9c:	bmi	663eb0 <wprintw@plt+0x660a58>
    5ea0:	ldrbtmi	r2, [sl], #-2826	; 0xfffff4f6
    5ea4:	bmi	639f20 <wprintw@plt+0x636ac8>
    5ea8:	ldrbtmi	fp, [sl], #-601	; 0xfffffda7
    5eac:	cmnlt	r2, r2, lsl r8
    5eb0:	ble	7902b8 <wprintw@plt+0x78ce60>
    5eb4:	ldmdacs	pc!, {r6, fp, ip, sp, lr}^	; <UNPREDICTABLE>
    5eb8:	andsle	fp, ip, r3, asr #4
    5ebc:	svceq	0x0061f113
    5ec0:	blcs	39f34 <wprintw@plt+0x36adc>
    5ec4:	stmdacc	r0!, {r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    5ec8:	sbclt	r3, r0, #64	; 0x40
    5ecc:	ldmdbcs	pc!, {r4, r5, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>
    5ed0:			; <UNDEFINED> instruction: 0xf111d011
    5ed4:	andsle	r0, r0, r1, ror #30
    5ed8:	ble	1d02e0 <wprintw@plt+0x1cce88>
    5edc:	sbcslt	r3, r8, #32, 22	; 0x8000
    5ee0:	stmdblt	r1!, {r4, r5, r6, r8, r9, sl, lr}^
    5ee4:	ldmdapl	r2, {r0, r3, r8, fp, lr}^
    5ee8:	stmdblt	r2, {r1, r4, fp, ip, sp, lr}^
    5eec:	sbcslt	r3, r8, #64, 6
    5ef0:	ldmdbcs	pc!, {r4, r5, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>
    5ef4:	ldrshtcs	sp, [pc], -sl
    5ef8:	eorscs	r4, sp, r0, ror r7
    5efc:	subcs	r4, r0, r0, ror r7
    5f00:	svclt	0x00004770
    5f04:	andeq	fp, r3, r6, lsl #22
    5f08:	andeq	ip, r3, sl, lsl #13
    5f0c:	andeq	r0, r0, r4, lsl #8
    5f10:	mulcc	r0, r0, r9
    5f14:	vstrle	d2, [r1, #-0]
    5f18:	ldrbmi	r2, [r0, -r1]!
    5f1c:	svclt	0x0000e5f4
    5f20:	ldrlt	r4, [r0, #-2847]!	; 0xfffff4e1
    5f24:	addlt	r4, r3, fp, ror r4
    5f28:	ldmdavc	fp, {r2, r3, r9, sl, lr}
    5f2c:	cmnlt	fp, #1
    5f30:			; <UNDEFINED> instruction: 0xf0152006
    5f34:	stmdbls	r1, {r0, r1, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    5f38:			; <UNDEFINED> instruction: 0xf7fc4605
    5f3c:	stmdacs	r0, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    5f40:	blle	69dfc8 <wprintw@plt+0x69ab70>
    5f44:			; <UNDEFINED> instruction: 0xf6419b01
    5f48:			; <UNDEFINED> instruction: 0xf5a352cf
    5f4c:			; <UNDEFINED> instruction: 0xf5b34160
    5f50:	svclt	0x00284f58
    5f54:	stmdble	r0!, {r0, r4, r7, r9, lr}
    5f58:	rsbsmi	pc, sp, #683671552	; 0x28c00000
    5f5c:	tstcs	sp, r0, asr #4	; <UNPREDICTABLE>
    5f60:	addmi	r3, sl, #240, 20	; 0xf0000
    5f64:			; <UNDEFINED> instruction: 0xf5a3d919
    5f68:			; <UNDEFINED> instruction: 0xf5b23280
    5f6c:	andle	r1, r4, #128, 30	; 0x200
    5f70:			; <UNDEFINED> instruction: 0xf64fb29b
    5f74:	addsmi	r7, r3, #-805306353	; 0xd000000f
    5f78:	tstcs	r0, pc, lsl #18
    5f7c:			; <UNDEFINED> instruction: 0xf7fc4608
    5f80:	movwcs	lr, #3666	; 0xe52
    5f84:	eorvs	r4, r3, r8, lsr #12
    5f88:	ldclt	0, cr11, [r0, #-12]!
    5f8c:	tstcs	r1, r1, lsl #16
    5f90:			; <UNDEFINED> instruction: 0xff80f015
    5f94:	eorvs	r2, r3, r1, lsl #6
    5f98:	strtmi	r4, [r8], -r5, lsl #12
    5f9c:	ldclt	0, cr11, [r0, #-12]!
    5fa0:	andeq	ip, r3, r0, lsl r6
    5fa4:	mulcc	r0, r0, r9
    5fa8:	blle	50bb0 <wprintw@plt+0x4d758>
    5fac:	ldrbmi	r2, [r0, -r1]!
    5fb0:	svclt	0x0000e5d8
    5fb4:	stmdavc	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
    5fb8:			; <UNDEFINED> instruction: 0x4604b1bb
    5fbc:	and	r2, r2, r0, lsl #10
    5fc0:	strcc	r7, [r1, #-2083]	; 0xfffff7dd
    5fc4:			; <UNDEFINED> instruction: 0x061bb17b
    5fc8:	strcc	fp, [r1], #-3928	; 0xfffff0a8
    5fcc:			; <UNDEFINED> instruction: 0x4620d5f8
    5fd0:			; <UNDEFINED> instruction: 0xf7fc2106
    5fd4:	strcc	lr, [r1, #-3922]	; 0xfffff0ae
    5fd8:	svclt	0x00b82800
    5fdc:	strmi	r2, [r4], #-1
    5fe0:	blcs	24074 <wprintw@plt+0x20c1c>
    5fe4:	strtmi	sp, [r8], -pc, ror #3
    5fe8:			; <UNDEFINED> instruction: 0x461dbd38
    5fec:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    5ff0:			; <UNDEFINED> instruction: 0x460db538
    5ff4:	ldreq	r7, [sl], -r3, lsl #16
    5ff8:	andvc	fp, fp, ip, asr pc
    5ffc:	strle	r2, [r0], #-1
    6000:	tstcs	r6, r8, lsr sp
    6004:			; <UNDEFINED> instruction: 0xf7fc4604
    6008:	mcrne	15, 3, lr, cr3, cr8, {1}
    600c:	stmdacs	r1, {r1, r3, r5, r6, r9, sl, fp, ip}
    6010:			; <UNDEFINED> instruction: 0x2001bfb8
    6014:			; <UNDEFINED> instruction: 0xf813181c
    6018:	adcmi	r1, r3, #1, 30
    601c:	svcne	0x0001f802
    6020:	ldfltd	f5, [r8, #-996]!	; 0xfffffc1c
    6024:	blmi	8588ac <wprintw@plt+0x855454>
    6028:	ldrblt	r4, [r0, #1146]!	; 0x47a
    602c:	stmdavc	r4, {r0, r1, r2, r7, ip, sp, pc}
    6030:	svcmi	0x001f58d3
    6034:	movwls	r6, #22555	; 0x581b
    6038:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    603c:	ldmdblt	r4, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    6040:	blmi	6988b8 <wprintw@plt+0x695460>
    6044:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6048:	blls	1600b8 <wprintw@plt+0x15cc60>
    604c:	qsuble	r4, sl, r9
    6050:	andlt	r4, r7, r0, lsr #12
    6054:			; <UNDEFINED> instruction: 0x4605bdf0
    6058:			; <UNDEFINED> instruction: 0xf7ff460e
    605c:	strmi	pc, [r4], -pc, lsr #28
    6060:	mvnle	r2, r0, lsl #16
    6064:	ldmpl	pc!, {r2, r4, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    6068:	tstlt	fp, fp, lsr r8
    606c:	stmdblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}^
    6070:	ldrtmi	fp, [r4], -lr, lsl #18
    6074:	strtmi	lr, [r8], -r4, ror #15
    6078:	mcr2	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    607c:	ldrtmi	r4, [r4], -r6, lsl #12
    6080:	stmdbge	r3, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    6084:	tstls	r1, r8, lsr #12
    6088:			; <UNDEFINED> instruction: 0xffb2f7ff
    608c:	stmdbls	r1, {r1, r2, r8, r9, fp, sp, pc}
    6090:	ldmdavs	r8!, {r0, r1, sl, lr}
    6094:	stcmi	8, cr15, [ip], {3}
    6098:	ldc	7, cr15, [r2, #1008]	; 0x3f0
    609c:	svclt	0x00181e04
    60a0:	strb	r2, [sp, r1, lsl #8]
    60a4:	mrc	7, 4, APSR_nzcv, cr10, cr12, {7}
    60a8:	andeq	fp, r3, r0, lsl #19
    60ac:	andeq	r0, r0, ip, ror #6
    60b0:	andeq	fp, r3, ip, ror #18
    60b4:	andeq	fp, r3, r4, ror #18
    60b8:	andeq	r0, r0, r0, asr #8
    60bc:			; <UNDEFINED> instruction: 0x460cb570
    60c0:	bmi	8240d4 <wprintw@plt+0x820c7c>
    60c4:	ldrbtmi	r0, [sl], #-1561	; 0xfffff9e7
    60c8:	blcs	7fb114 <wprintw@plt+0x7f7cbc>
    60cc:	stmdale	r6, {r5, fp, sp, lr}
    60d0:	eorle	r2, r3, r9, lsl #22
    60d4:	andcc	r2, r2, r1, lsl #12
    60d8:	ldrtmi	r6, [r0], -r0, lsr #32
    60dc:	blcs	1ff56a4 <wprintw@plt+0x1ff224c>
    60e0:			; <UNDEFINED> instruction: 0x2601bf1e
    60e4:	eorvs	r1, r0, r0, lsl #19
    60e8:			; <UNDEFINED> instruction: 0x4630d0f4
    60ec:	tstcs	r6, r0, ror sp
    60f0:			; <UNDEFINED> instruction: 0xf7fc4605
    60f4:	cdpne	14, 0, cr14, cr6, cr2, {6}
    60f8:			; <UNDEFINED> instruction: 0x4628dd1b
    60fc:	mrc2	7, 2, pc, cr12, cr15, {7}
    6100:			; <UNDEFINED> instruction: 0xf995b9e0
    6104:	blcs	1210c <wprintw@plt+0xecb4>
    6108:	andcs	fp, r1, r8, asr #31
    610c:	strtmi	sp, [r8], -r2, lsl #24
    6110:	ldc2l	7, cr15, [sl], #1020	; 0x3fc
    6114:	strmi	r6, [r3], #-2083	; 0xfffff7dd
    6118:	strb	r6, [r6, r3, lsr #32]!
    611c:	strcs	r4, [r1], -sl, lsl #22
    6120:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    6124:			; <UNDEFINED> instruction: 0xf024180d
    6128:			; <UNDEFINED> instruction: 0x4630f8d5
    612c:	eorvs	r1, r1, r9, ror #20
    6130:	stmdavs	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    6134:	ldrtmi	r2, [r3], #-1537	; 0xfffff9ff
    6138:	ldrb	r6, [r6, r3, lsr #32]
    613c:	movwcc	r6, #10275	; 0x2823
    6140:	ldrb	r6, [r2, r3, lsr #32]
    6144:	andeq	fp, r3, r2, ror #17
    6148:	andeq	r0, r0, ip, ror r4
    614c:	ldrbtmi	r4, [sl], #-2564	; 0xfffff5fc
    6150:	tstlt	r2, r2, lsl r8
    6154:	tstlt	r9, lr, lsl #10
    6158:	ldrbmi	r1, [r0, -r8, asr #28]!
    615c:	ldrbmi	r4, [r0, -r8, lsl #12]!
    6160:	andeq	ip, r3, r6, ror #7
    6164:			; <UNDEFINED> instruction: 0x460cb510
    6168:	strmi	r5, [r8], #-1603	; 0xfffff9bd
    616c:	svclt	0x00a82b00
    6170:	blle	4e17c <wprintw@plt+0x4ad24>
    6174:	cfldrslt	mvf4, [r0, #-128]	; 0xffffff80
    6178:	ldc2l	7, cr15, [r4], #1020	; 0x3fc
    617c:	cfldrslt	mvf4, [r0, #-128]	; 0xffffff80
    6180:	push	{r0, r6, r8, r9, fp, lr}
    6184:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    6188:	addlt	r4, r5, r0, asr #26
    618c:	ldrbtmi	r4, [sp], #-3136	; 0xfffff3c0
    6190:	stmdbpl	ip!, {r0, r1, r3, r4, fp, ip, sp, lr}
    6194:	strls	r6, [r3], #-2084	; 0xfffff7dc
    6198:	streq	pc, [r0], #-79	; 0xffffffb1
    619c:	rsble	r2, r5, r0, lsl #22
    61a0:	strmi	r7, [r1], r3, lsl #16
    61a4:	ldrmi	r4, [r6], -sp, lsl #12
    61a8:	subsle	r2, r1, r0, lsl #22
    61ac:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    61b0:	ands	sl, r7, r2, lsl #30
    61b4:	mulcc	r0, r9, r8
    61b8:	addmi	r7, r3, #40, 16	; 0x280000
    61bc:	addsmi	sp, r1, #-2147483630	; 0x80000012
    61c0:			; <UNDEFINED> instruction: 0x061bd159
    61c4:	andcs	fp, r1, r8, asr pc
    61c8:			; <UNDEFINED> instruction: 0xf995d42f
    61cc:	strmi	r3, [r1], #0
    61d0:	svclt	0x00a82b00
    61d4:	blle	c8e1e0 <wprintw@plt+0xc8ad88>
    61d8:	mulcc	r0, r9, r8
    61dc:	cdpcc	4, 0, cr4, cr1, cr5, {0}
    61e0:	eorsle	r2, r5, r0, lsl #22
    61e4:	orrslt	r7, sl, #2752512	; 0x2a0000
    61e8:	suble	r2, r2, r0, lsl #28
    61ec:	strbmi	r2, [r9], -r6, lsl #4
    61f0:			; <UNDEFINED> instruction: 0xf7fd4640
    61f4:	andcs	lr, r6, #491520	; 0x78000
    61f8:	strmi	r4, [r4], -r9, lsr #12
    61fc:			; <UNDEFINED> instruction: 0xf7fd4638
    6200:	svceq	0x00e1e918
    6204:	b	144a114 <wprintw@plt+0x1446cbc>
    6208:	bicsle	r0, r3, r2, lsl #6
    620c:			; <UNDEFINED> instruction: 0xf7fc9801
    6210:			; <UNDEFINED> instruction: 0x4604edb4
    6214:			; <UNDEFINED> instruction: 0xf7fc9802
    6218:	bne	8418e0 <wprintw@plt+0x83e488>
    621c:			; <UNDEFINED> instruction: 0xf899d11b
    6220:	ldreq	r3, [fp], -r0
    6224:	andcs	fp, r1, r8, asr pc
    6228:	strbmi	sp, [r8], -pc, asr #11
    622c:	ldc2	7, cr15, [sl], {255}	; 0xff
    6230:	mulcc	r0, r5, r9
    6234:	strmi	r2, [r1], #2816	; 0xb00
    6238:	andcs	fp, r1, r8, lsr #31
    623c:	strtmi	sp, [r8], -ip, asr #21
    6240:			; <UNDEFINED> instruction: 0xf7ff3e01
    6244:			; <UNDEFINED> instruction: 0xf899fc8f
    6248:	strmi	r3, [r5], #-0
    624c:	bicle	r2, r9, r0, lsl #22
    6250:	stmdavc	r8!, {r1, r2, r3, r4, r5, r6, r8, ip, sp, pc}
    6254:	bmi	3ccabc <wprintw@plt+0x3c9664>
    6258:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    625c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6260:	subsmi	r9, sl, r3, lsl #22
    6264:	andlt	sp, r5, sp, lsl #2
    6268:	mvnshi	lr, #12386304	; 0xbd0000
    626c:	svc	0x0044f7fc
    6270:	strdcs	lr, [r0], -r1
    6274:	stccs	7, cr14, [r0], {239}	; 0xef
    6278:			; <UNDEFINED> instruction: 0x2001bfb4
    627c:	rscscc	pc, pc, pc, asr #32
    6280:			; <UNDEFINED> instruction: 0xf7fce7e9
    6284:	svclt	0x0000edac
    6288:	andeq	ip, r3, lr, lsr #7
    628c:	andeq	fp, r3, sl, lsl r8
    6290:	andeq	r0, r0, ip, ror #6
    6294:	andeq	fp, r3, lr, asr #14
    6298:	andmi	pc, r0, #111	; 0x6f
    629c:	svclt	0x0070f7ff
    62a0:	blmi	573a88 <wprintw@plt+0x570630>
    62a4:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    62a8:	pop	{r0, r1, r3, r4, r8, fp, ip, sp, pc}
    62ac:			; <UNDEFINED> instruction: 0xf7fc40f8
    62b0:			; <UNDEFINED> instruction: 0x4604bcb1
    62b4:	strmi	r4, [lr], -r8, lsl #12
    62b8:	mrc2	7, 3, pc, cr12, cr15, {7}
    62bc:	strmi	r7, [r7], -r3, lsr #16
    62c0:	ands	fp, r5, fp, lsl r9
    62c4:	stmdavc	r3!, {r2, r3, r4, sl, lr}
    62c8:			; <UNDEFINED> instruction: 0x463ab193
    62cc:			; <UNDEFINED> instruction: 0x46204631
    62d0:			; <UNDEFINED> instruction: 0xff56f7ff
    62d4:	cmnlt	r8, r1, lsl #6
    62d8:	mulpl	r0, r4, r9
    62dc:	ble	ffc516e4 <wprintw@plt+0xffc4e28c>
    62e0:			; <UNDEFINED> instruction: 0xf7ff4620
    62e4:			; <UNDEFINED> instruction: 0x4603fc3f
    62e8:	stmdavc	r3!, {r2, r3, r4, sl, lr}
    62ec:	mvnle	r2, r0, lsl #22
    62f0:	ldcllt	0, cr2, [r8]
    62f4:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    62f8:	muleq	r3, r0, r2
    62fc:			; <UNDEFINED> instruction: 0x4607b5f8
    6300:	ldrmi	r4, [r4], -r8, lsl #12
    6304:			; <UNDEFINED> instruction: 0xf7fc460e
    6308:			; <UNDEFINED> instruction: 0x4605eeb6
    630c:			; <UNDEFINED> instruction: 0xf7fc4620
    6310:	addmi	lr, r5, #2848	; 0xb20
    6314:	blne	103612c <wprintw@plt+0x1032cd4>
    6318:	and	r1, r6, r4, lsr #16
    631c:	ldrtmi	r4, [r1], -sl, lsr #12
    6320:			; <UNDEFINED> instruction: 0xf7fd4620
    6324:			; <UNDEFINED> instruction: 0xb120e850
    6328:	adcmi	r3, r7, #256	; 0x100
    632c:	strdcs	sp, [r0], -r6
    6330:			; <UNDEFINED> instruction: 0x4620bdf8
    6334:	svclt	0x0000bdf8
    6338:			; <UNDEFINED> instruction: 0x4607b5f8
    633c:	ldrmi	r4, [r4], -r8, lsl #12
    6340:			; <UNDEFINED> instruction: 0xf7fc460e
    6344:			; <UNDEFINED> instruction: 0x4605ee98
    6348:			; <UNDEFINED> instruction: 0xf7fc4620
    634c:	addmi	lr, r5, #148, 28	; 0x940
    6350:	blne	1036168 <wprintw@plt+0x1032d10>
    6354:	and	r1, r6, r4, lsr #16
    6358:	ldrtmi	r4, [r1], -sl, lsr #12
    635c:			; <UNDEFINED> instruction: 0xf7fc4620
    6360:	smlawtlt	r0, ip, lr, lr
    6364:	adcmi	r3, r7, #256	; 0x100
    6368:	strdcs	sp, [r0], -r6
    636c:			; <UNDEFINED> instruction: 0x4620bdf8
    6370:	svclt	0x0000bdf8
    6374:	blmi	5b3b5c <wprintw@plt+0x5b0704>
    6378:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    637c:	pop	{r0, r1, r3, r4, r8, fp, ip, sp, pc}
    6380:			; <UNDEFINED> instruction: 0xf7ff40f8
    6384:			; <UNDEFINED> instruction: 0x4605bfd9
    6388:	ldrmi	r4, [r4], -r8, lsl #12
    638c:			; <UNDEFINED> instruction: 0xf7ff460e
    6390:			; <UNDEFINED> instruction: 0x4607fe11
    6394:			; <UNDEFINED> instruction: 0xf7ff4620
    6398:	addmi	pc, r7, #13, 28	; 0xd0
    639c:	blne	ff0361b4 <wprintw@plt+0xff032d5c>
    63a0:	adcmi	r1, ip, #36, 16	; 0x240000
    63a4:	ands	sp, r0, r5, lsl #4
    63a8:	andle	r4, lr, ip, lsr #5
    63ac:	blx	ff8c43b2 <wprintw@plt+0xff8c0f5a>
    63b0:	ldrtmi	r1, [r1], -ip, lsr #16
    63b4:			; <UNDEFINED> instruction: 0x4620463a
    63b8:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    63bc:	strmi	r1, [r3], -r1, ror #22
    63c0:	blcs	17c68 <wprintw@plt+0x14810>
    63c4:			; <UNDEFINED> instruction: 0x4620d1f0
    63c8:	strdcs	fp, [r0], -r8
    63cc:	svclt	0x0000bdf8
    63d0:			; <UNDEFINED> instruction: 0x0003c1bc
    63d4:	mvnsmi	lr, sp, lsr #18
    63d8:	blmi	bb25f0 <wprintw@plt+0xbaf198>
    63dc:	stcmi	6, cr4, [lr], #-52	; 0xffffffcc
    63e0:	ldrbtmi	r4, [fp], #-2606	; 0xfffff5d2
    63e4:			; <UNDEFINED> instruction: 0xf893447c
    63e8:	stmiapl	r2!, {pc}
    63ec:	andls	r6, r3, #1179648	; 0x120000
    63f0:	andeq	pc, r0, #79	; 0x4f
    63f4:	svceq	0x0000f1b8
    63f8:	bmi	a7a834 <wprintw@plt+0xa773dc>
    63fc:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
    6400:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6404:	subsmi	r9, sl, r3, lsl #22
    6408:	stmdavc	r9, {r1, r6, r8, ip, lr, pc}
    640c:	pop	{r2, ip, sp, pc}
    6410:			; <UNDEFINED> instruction: 0xf7fc41f0
    6414:			; <UNDEFINED> instruction: 0x4604be35
    6418:	stmdage	r2, {r1, r2, r9, sp}
    641c:	stmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6420:	svclt	0x00a82800
    6424:	ble	8f82c <wprintw@plt+0x8c3d4>
    6428:	strbmi	r7, [r5], -fp, lsr #16
    642c:	stmdavc	r3!, {r1, r8, r9, ip, pc}
    6430:	strcs	sl, [r0, -r1, lsl #28]
    6434:			; <UNDEFINED> instruction: 0x4621b1db
    6438:	ldrtmi	r2, [r0], -r6, lsl #4
    643c:	svc	0x00f8f7fc
    6440:	stmdacs	r0, {r1, r9, fp, ip, pc}
    6444:	blne	ffaf62f0 <wprintw@plt+0xffaf2e98>
    6448:	blx	fece44d4 <wprintw@plt+0xfece107c>
    644c:	stmdbls	r1, {r0, r1, r7, r8, r9, ip, sp, lr, pc}
    6450:			; <UNDEFINED> instruction: 0x462bbfb7
    6454:			; <UNDEFINED> instruction: 0x4647095b
    6458:	addmi	r9, sl, #1073741824	; 0x40000000
    645c:	movwcs	fp, #3860	; 0xf14
    6460:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    6464:	strmi	fp, [r4], #-2427	; 0xfffff685
    6468:	blcs	244fc <wprintw@plt+0x210a4>
    646c:	andcs	sp, r0, r3, ror #3
    6470:	blmi	298ca8 <wprintw@plt+0x295850>
    6474:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6478:	blls	e04e8 <wprintw@plt+0xdd090>
    647c:	qaddle	r4, sl, r7
    6480:	pop	{r2, ip, sp, pc}
    6484:	stmdavc	r3!, {r4, r5, r6, r7, r8, pc}
    6488:	blcs	17d10 <wprintw@plt+0x148b8>
    648c:			; <UNDEFINED> instruction: 0xe7eed1f0
    6490:	stc	7, cr15, [r4], #1008	; 0x3f0
    6494:	andeq	ip, r3, r2, asr r1
    6498:	andeq	fp, r3, r4, asr #11
    649c:	andeq	r0, r0, ip, ror #6
    64a0:	andeq	fp, r3, sl, lsr #11
    64a4:	andeq	fp, r3, r4, lsr r5
    64a8:			; <UNDEFINED> instruction: 0x4604b538
    64ac:	strmi	r7, [sp], -r3, lsl #16
    64b0:	ands	fp, r4, fp, lsl r9
    64b4:	stmdavc	r3!, {r2, r3, r4, sl, lr}
    64b8:	strtmi	fp, [r1], -fp, lsl #3
    64bc:			; <UNDEFINED> instruction: 0xf7ff4628
    64c0:	movwcs	pc, #8073	; 0x1f89	; <UNPREDICTABLE>
    64c4:			; <UNDEFINED> instruction: 0xf994b968
    64c8:	bcs	e4d0 <wprintw@plt+0xb078>
    64cc:			; <UNDEFINED> instruction: 0x4620daf2
    64d0:	blx	12444d6 <wprintw@plt+0x124107e>
    64d4:	ldrmi	r4, [ip], #-1539	; 0xfffff9fd
    64d8:	blcs	2456c <wprintw@plt+0x21114>
    64dc:	andcs	sp, r0, sp, ror #3
    64e0:			; <UNDEFINED> instruction: 0x4620bd38
    64e4:	svclt	0x0000bd38
    64e8:			; <UNDEFINED> instruction: 0x460eb5f8
    64ec:			; <UNDEFINED> instruction: 0x46057813
    64f0:	addmi	fp, r2, #1490944	; 0x16c000
    64f4:	blmi	4ba57c <wprintw@plt+0x4b7124>
    64f8:			; <UNDEFINED> instruction: 0x1e4a1a11
    64fc:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6500:			; <UNDEFINED> instruction: 0xf7ffb113
    6504:			; <UNDEFINED> instruction: 0x4602fb37
    6508:	svcmi	0x000e442a
    650c:	ldrbtmi	r4, [pc], #-1556	; 6514 <wprintw@plt+0x30bc>
    6510:	ldrtmi	r4, [r0], -r1, lsr #12
    6514:			; <UNDEFINED> instruction: 0xff5ef7ff
    6518:	strtmi	r4, [r8], -r3, lsl #12
    651c:	adcmi	fp, ip, #1753088	; 0x1ac000
    6520:	smlatbeq	r5, r4, fp, lr
    6524:	ldrbtcc	pc, [pc], #257	; 652c <wprintw@plt+0x30d4>	; <UNPREDICTABLE>
    6528:	ldmdavc	fp!, {r1, r2, ip, lr, pc}
    652c:			; <UNDEFINED> instruction: 0xf7ffb113
    6530:	strmi	pc, [r4], -r1, lsr #22
    6534:	strb	r4, [fp, ip, lsr #8]!
    6538:	strtmi	r2, [r0], -r0, lsl #8
    653c:	svclt	0x0000bdf8
    6540:	andeq	ip, r3, r8, lsr r0
    6544:	andeq	ip, r3, r6, lsr #32
    6548:	blmi	4d8d98 <wprintw@plt+0x4d5940>
    654c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    6550:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    6554:	strmi	sl, [r4], -r1, lsl #26
    6558:	movwls	r6, #14363	; 0x381b
    655c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6560:	strtmi	lr, [r0], -r9
    6564:			; <UNDEFINED> instruction: 0xf7ff4629
    6568:	strmi	pc, [r3], -r3, asr #26
    656c:	ldrmi	r4, [ip], #-1576	; 0xfffff9d8
    6570:	blx	ff844576 <wprintw@plt+0xff84111e>
    6574:	stmdavc	r0!, {r4, r8, fp, ip, sp, pc}
    6578:	mvnsle	r2, r0, lsl #16
    657c:	blmi	198da0 <wprintw@plt+0x195948>
    6580:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6584:	blls	e05f4 <wprintw@plt+0xdd19c>
    6588:	qaddle	r4, sl, r1
    658c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    6590:	stc	7, cr15, [r4], #-1008	; 0xfffffc10
    6594:	andeq	fp, r3, ip, asr r4
    6598:	andeq	r0, r0, ip, ror #6
    659c:	andeq	fp, r3, r8, lsr #8
    65a0:			; <UNDEFINED> instruction: 0x4604b510
    65a4:	ldmdblt	r0!, {fp, ip, sp, lr}
    65a8:	stmdavc	r0!, {r3, r4, sp, lr, pc}
    65ac:	tstle	r5, sp, lsl #16
    65b0:	stmdavc	r0!, {r2, r3, r4, sl, lr}
    65b4:			; <UNDEFINED> instruction: 0x4620b190
    65b8:	blx	fef445be <wprintw@plt+0xfef41166>
    65bc:	stmdacs	r0, {r0, r8, r9, sp}
    65c0:			; <UNDEFINED> instruction: 0xf994d0f3
    65c4:	strtmi	r2, [r0], -r0
    65c8:	bcs	f1d4 <wprintw@plt+0xbd7c>
    65cc:			; <UNDEFINED> instruction: 0xf7ffdaf0
    65d0:	strmi	pc, [r3], -r9, asr #21
    65d4:	stmdavc	r0!, {r2, r3, r4, sl, lr}
    65d8:	mvnle	r2, r0, lsl #16
    65dc:			; <UNDEFINED> instruction: 0xf080fab0
    65e0:	vldrlt.16	s0, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    65e4:	msrmi	SPSR_, #160, 10	; 0x28000000
    65e8:	sbcpl	pc, pc, #68157440	; 0x4100000
    65ec:	svcmi	0x0058f5b0
    65f0:	addsmi	fp, r3, #40, 30	; 0xa0
    65f4:	movwcs	fp, #8084	; 0x1f94
    65f8:	stmdble	r8, {r8, r9, sp}
    65fc:	rsbsmi	pc, sp, #160, 10	; 0x28000000
    6600:	tstcs	sp, r0, asr #4	; <UNPREDICTABLE>
    6604:	addmi	r3, sl, #240, 20	; 0xf0000
    6608:	movwcs	fp, #8088	; 0x1f98
    660c:	ldrmi	sp, [r8], -r1, lsl #16
    6610:			; <UNDEFINED> instruction: 0xf5a04770
    6614:			; <UNDEFINED> instruction: 0xf5b23280
    6618:	rscsle	r1, r8, #128, 30	; 0x200
    661c:			; <UNDEFINED> instruction: 0xf64fb280
    6620:	addsmi	r7, r8, #-201326589	; 0xf4000003
    6624:	movwcs	fp, #3980	; 0xf8c
    6628:	ldrmi	r2, [r8], -r1, lsl #6
    662c:	svclt	0x00004770
    6630:	strcs	fp, [r9, #-1072]	; 0xfffffbd0
    6634:	strtmi	r6, [r1], -r4, asr #21
    6638:	addmi	fp, ip, #188, 2	; 0x2f
    663c:	stmdavs	r8, {r0, r1, r2, r4, ip, lr, pc}
    6640:	and	r4, r2, r3, lsr #12
    6644:	addmi	r6, fp, #1490944	; 0x16c000
    6648:	ldmdavs	sl, {r0, r4, ip, lr, pc}
    664c:	mvnsle	r4, r2, lsl #5
    6650:	mulle	ip, r9, r2
    6654:			; <UNDEFINED> instruction: 0x0004f9b3
    6658:	stmvs	fp, {r1, r9}
    665c:	addslt	r8, r2, #136	; 0x88
    6660:	addvs	r4, fp, r3, lsl r3
    6664:	stmdbcs	r0, {r0, r3, r6, r8, fp, sp, lr}
    6668:	ldfltd	f5, [r0], #-924	; 0xfffffc64
    666c:	eorlt	r4, r8, #112, 14	; 0x1c00000
    6670:	ldrb	r3, [r1, r1, lsl #10]!
    6674:	svcmi	0x00f0e92d
    6678:			; <UNDEFINED> instruction: 0xf7fcb083
    667c:			; <UNDEFINED> instruction: 0xf8dfea74
    6680:			; <UNDEFINED> instruction: 0xf7fc80f4
    6684:	bmi	f4107c <wprintw@plt+0xf3dc24>
    6688:	blmi	f17a70 <wprintw@plt+0xf14618>
    668c:	bvs	ff0437d0 <wprintw@plt+0xff040378>
    6690:			; <UNDEFINED> instruction: 0xf8582401
    6694:	vaddl.s8	q11, d0, d2
    6698:			; <UNDEFINED> instruction: 0xf04f0a20
    669c:	strls	r0, [r1], -r0, lsl #22
    66a0:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    66a4:	ands	r4, fp, r7, lsl #12
    66a8:			; <UNDEFINED> instruction: 0x1000f9b9
    66ac:			; <UNDEFINED> instruction: 0x2002f9b9
    66b0:	eorle	r1, r8, fp, asr #24
    66b4:	svccc	0x00fff1b7
    66b8:			; <UNDEFINED> instruction: 0xf1b2bf08
    66bc:	strdle	r3, [sl], -pc	; <UNPREDICTABLE>
    66c0:			; <UNDEFINED> instruction: 0xf7fcb220
    66c4:			; <UNDEFINED> instruction: 0xf8d9ed5a
    66c8:			; <UNDEFINED> instruction: 0xf8553008
    66cc:	b	10c96e4 <wprintw@plt+0x10c628c>
    66d0:	eorsvs	r2, r3, r4, lsl #6
    66d4:	bl	3c46cc <wprintw@plt+0x3c1274>
    66d8:	eorle	r2, r3, r8, lsl #24
    66dc:	strcc	r3, [r4], -r1, lsl #8
    66e0:	blls	14483c <wprintw@plt+0x1413e4>
    66e4:	svceq	0x0000f1b9
    66e8:	stfcsd	f5, [r8], {222}	; 0xde
    66ec:	rscscc	pc, pc, #4, 2
    66f0:	bcs	ba74c <wprintw@plt+0xb72f4>
    66f4:	bcs	17a7a4 <wprintw@plt+0x17734c>
    66f8:	blmi	87a7c0 <wprintw@plt+0x877368>
    66fc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6700:	eorsvs	r6, r3, fp, lsl r8
    6704:	ldclne	7, cr14, [r8], #-936	; 0xfffffc58
    6708:	ldfnep	f5, [r3], {218}	; 0xda
    670c:	tsteq	r7, pc, asr #32	; <UNPREDICTABLE>
    6710:	andne	pc, r0, r9, lsr #17
    6714:	andcs	sp, r0, #212, 2	; 0x35
    6718:	andlt	pc, r2, r9, lsr #17
    671c:	blls	80664 <wprintw@plt+0x7d20c>
    6720:	andsls	pc, ip, r3, asr #17
    6724:			; <UNDEFINED> instruction: 0xf8584b17
    6728:	ldmdavs	ip, {r0, r1, ip, sp}
    672c:	and	fp, sl, r4, lsl r9
    6730:	cmplt	r4, r4, ror #22
    6734:	blcs	208c8 <wprintw@plt+0x1d470>
    6738:			; <UNDEFINED> instruction: 0x4620d1fa
    673c:			; <UNDEFINED> instruction: 0xff78f7ff
    6740:			; <UNDEFINED> instruction: 0x2c006b64
    6744:	strdlt	sp, [r3], -r6
    6748:	svchi	0x00f0e8bd
    674c:			; <UNDEFINED> instruction: 0xf44f9b01
    6750:	addsvs	r2, sl, r0, lsl #5
    6754:			; <UNDEFINED> instruction: 0xf7fc4648
    6758:	ldr	lr, [pc, lr, asr #21]!
    675c:	tstcs	r7, r1, lsl #4
    6760:			; <UNDEFINED> instruction: 0xf7fc2006
    6764:	blls	81b94 <wprintw@plt+0x7e73c>
    6768:	stcls	8, cr15, [r4], {85}	; 0x55
    676c:	andsge	pc, r4, r3, asr #17
    6770:	svclt	0x0000e7f0
    6774:	andeq	fp, r3, r0, lsr #6
    6778:	andeq	r0, r0, ip, lsr #10
    677c:	andeq	r0, r0, ip, ror r5
    6780:	strdeq	r0, [r0], -ip
    6784:			; <UNDEFINED> instruction: 0x000004bc
    6788:			; <UNDEFINED> instruction: 0xf7fcb570
    678c:	vnmlsmi.f32	s28, s19, s25
    6790:	stmdblt	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    6794:			; <UNDEFINED> instruction: 0xf7fcbd70
    6798:	blmi	600f68 <wprintw@plt+0x5fdb10>
    679c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    67a0:			; <UNDEFINED> instruction: 0xf1a06ddc
    67a4:	blx	fed53fa8 <wprintw@plt+0xfed50b50>
    67a8:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
    67ac:			; <UNDEFINED> instruction: 0xf9b4b1e4
    67b0:			; <UNDEFINED> instruction: 0xf9b41000
    67b4:			; <UNDEFINED> instruction: 0xf1b12002
    67b8:	svclt	0x00143fff
    67bc:			; <UNDEFINED> instruction: 0xf0052300
    67c0:			; <UNDEFINED> instruction: 0xf9b40301
    67c4:	blcs	67dc <wprintw@plt+0x3384>
    67c8:	tstcs	r7, r8, lsl pc
    67cc:	svccc	0x00fff1b2
    67d0:	movwcs	fp, #3860	; 0xf14
    67d4:	movweq	pc, #4101	; 0x1005	; <UNPREDICTABLE>
    67d8:	svclt	0x00182b00
    67dc:			; <UNDEFINED> instruction: 0xf7fc2200
    67e0:	stmdbvs	r4!, {r2, r3, r6, r7, sl, fp, sp, lr, pc}^
    67e4:	mvnle	r2, r0, lsl #24
    67e8:	andcs	r4, r1, #4, 22	; 0x1000
    67ec:			; <UNDEFINED> instruction: 0x701a58f3
    67f0:	svclt	0x0000bd70
    67f4:	andeq	fp, r3, r8, lsl r2
    67f8:	andeq	r0, r0, r0, lsl #6
    67fc:	andeq	r0, r0, r0, ror #9
    6800:	blmi	6d9070 <wprintw@plt+0x6d5c18>
    6804:	ldrblt	r4, [r0, #1146]!	; 0x47a
    6808:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
    680c:	movwls	r6, #47131	; 0xb81b
    6810:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6814:	stfged	f3, [r3, #-896]	; 0xfffffc80
    6818:	strmi	r4, [r4], -lr, lsl #12
    681c:	and	r2, r4, r0, lsl #14
    6820:			; <UNDEFINED> instruction: 0xf0234628
    6824:	stmdavs	r4!, {r0, r1, r3, r4, r7, r9, fp, ip, sp, lr, pc}^
    6828:	stmdavs	r1!, {r2, r4, r7, r8, ip, sp, pc}
    682c:	strtmi	r2, [r8], -r1, lsl #4
    6830:	blx	5428c4 <wprintw@plt+0x53f46c>
    6834:	ldrmi	r2, [sl], -r0, lsl #6
    6838:			; <UNDEFINED> instruction: 0x46284631
    683c:			; <UNDEFINED> instruction: 0xf0239700
    6840:	stmdacs	r0, {r0, r1, r6, r7, r9, fp, ip, sp, lr, pc}
    6844:	strtmi	sp, [r8], -ip, ror #3
    6848:	blx	fe2428dc <wprintw@plt+0xfe23f484>
    684c:	and	r2, r0, r1
    6850:	bmi	20e858 <wprintw@plt+0x20b400>
    6854:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    6858:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    685c:	subsmi	r9, sl, fp, lsl #22
    6860:	andlt	sp, sp, r1, lsl #2
    6864:			; <UNDEFINED> instruction: 0xf7fcbdf0
    6868:	svclt	0x0000eaba
    686c:	andeq	fp, r3, r4, lsr #3
    6870:	andeq	r0, r0, ip, ror #6
    6874:	andeq	fp, r3, r2, asr r1
    6878:	mvnsmi	lr, #737280	; 0xb4000
    687c:	blmi	135a5b4 <wprintw@plt+0x135715c>
    6880:			; <UNDEFINED> instruction: 0xf857447f
    6884:			; <UNDEFINED> instruction: 0xf8d88003
    6888:	movwlt	r4, #16384	; 0x4000
    688c:	ldmpl	lr!, {r1, r3, r6, r8, r9, fp, lr}^
    6890:	mvnslt	r6, r5, lsr r8
    6894:	strtmi	r4, [r8], -r9, asr #18
    6898:			; <UNDEFINED> instruction: 0xf7fc4479
    689c:	asrslt	lr, sl, #19
    68a0:	strtmi	r6, [r9], -r0, lsr #16
    68a4:	stmib	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    68a8:	eorsle	r2, sp, r0, lsl #16
    68ac:			; <UNDEFINED> instruction: 0x2c006b64
    68b0:	blmi	10fb090 <wprintw@plt+0x10f7c38>
    68b4:	andls	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    68b8:	mulcc	r0, r9, r8
    68bc:	eorsle	r2, r6, r0, lsl #22
    68c0:	ldmpl	sp!, {r6, r8, r9, fp, lr}^
    68c4:	tstcs	r0, fp, lsr #16
    68c8:	ldrvs	r4, [r9, #1546]	; 0x60a
    68cc:	pop	{r1, r3, r4, r6, r7, r8, sl, sp, lr}
    68d0:	blmi	ee78b8 <wprintw@plt+0xee4460>
    68d4:	andls	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    68d8:	mulcc	r0, r9, r8
    68dc:	mvnle	r2, r0, lsl #22
    68e0:	ldmpl	sp!, {r3, r4, r5, r8, r9, fp, lr}^
    68e4:	ldmdavs	r8, {r0, r1, r3, r5, fp, sp, lr}
    68e8:			; <UNDEFINED> instruction: 0xf9bcf002
    68ec:	cmnlt	r0, #6291456	; 0x600000
    68f0:	ldrdmi	pc, [r0], -r8
    68f4:	eors	fp, r0, r4, lsl r9
    68f8:	cmnlt	r4, #100, 22	; 0x19000
    68fc:	ldrtmi	r6, [r1], -r0, lsr #18
    6900:			; <UNDEFINED> instruction: 0xff7ef7ff
    6904:	rscsle	r2, r7, r0, lsl #16
    6908:			; <UNDEFINED> instruction: 0xf7fc4630
    690c:	stmdavs	r0!, {r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}^
    6910:	strtmi	fp, [r1], -r8, lsr #2
    6914:	blx	1ec295a <wprintw@plt+0x1ebf502>
    6918:			; <UNDEFINED> instruction: 0xf7ff4620
    691c:	stmdavs	fp!, {r0, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    6920:	ldrvs	r6, [ip, #2786]	; 0xae2
    6924:			; <UNDEFINED> instruction: 0xe7d265da
    6928:	ldmpl	sp!, {r1, r2, r5, r8, r9, fp, lr}^
    692c:	stmdbmi	r6!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6930:	strtmi	r2, [r0], -r5, lsl #4
    6934:			; <UNDEFINED> instruction: 0xf7fc4479
    6938:	ldmdavs	r2!, {r6, r9, fp, sp, lr, pc}
    693c:	andcs	r4, r3, r1, lsl #12
    6940:	stc2l	0, cr15, [lr], #-88	; 0xffffffa8
    6944:	mulcc	r0, r9, r8
    6948:	sbcle	r2, r9, r0, lsl #22
    694c:	stmdavs	fp!, {r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    6950:			; <UNDEFINED> instruction: 0xf0156819
    6954:	strmi	pc, [r6], -r9, lsl #21
    6958:	ldrtmi	lr, [r0], -sl, asr #15
    695c:	stmib	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6960:	mulcc	r0, r9, r8
    6964:			; <UNDEFINED> instruction: 0xd1ad2b00
    6968:	ldrdmi	pc, [r0], -r8
    696c:	adcle	r2, r9, r0, lsl #24
    6970:	stmdbvs	r0!, {r0, r1, r3, r5, fp, sp, lr}^
    6974:	ldmdavs	r9, {r0, r1, r3, r4, r6, fp, sp, lr}
    6978:			; <UNDEFINED> instruction: 0xff42f7ff
    697c:	bicle	r2, r6, r0, lsl #16
    6980:			; <UNDEFINED> instruction: 0x2c006b64
    6984:			; <UNDEFINED> instruction: 0xf899d1f4
    6988:	blcs	12990 <wprintw@plt+0xf538>
    698c:			; <UNDEFINED> instruction: 0xf8d8d19a
    6990:	stccs	0, cr4, [r0], {-0}
    6994:	mcrmi	0, 0, sp, cr13, cr6, {4}
    6998:	and	r4, r2, lr, ror r4
    699c:			; <UNDEFINED> instruction: 0x2c006b64
    69a0:	stmdavs	r0!, {r4, r7, ip, lr, pc}
    69a4:			; <UNDEFINED> instruction: 0xf7fc4631
    69a8:	stmdacs	r0, {r2, r6, r8, fp, sp, lr, pc}
    69ac:			; <UNDEFINED> instruction: 0xe7aed1f6
    69b0:	andeq	fp, r3, r8, lsr #2
    69b4:			; <UNDEFINED> instruction: 0x000004bc
    69b8:	strdeq	r0, [r0], -r4
    69bc:			; <UNDEFINED> instruction: 0x00023eb8
    69c0:	andeq	r0, r0, r0, asr r6
    69c4:	andeq	r0, r0, r0, lsl #6
    69c8:	andeq	r3, r2, r4, lsr #28
    69cc:	ldrdeq	r3, [r2], -r8
    69d0:			; <UNDEFINED> instruction: 0x4604b538
    69d4:	bmi	35960c <wprintw@plt+0x3561b4>
    69d8:	ldmpl	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    69dc:	ldcvs	8, cr6, [fp, #172]	; 0xac
    69e0:	subeq	r6, r0, r8, lsl fp
    69e4:			; <UNDEFINED> instruction: 0xf9f2f015
    69e8:	ldcvs	8, cr6, [fp, #172]	; 0xac
    69ec:	blcs	21660 <wprintw@plt+0x1e208>
    69f0:	stfles	f6, [r7, #-128]	; 0xffffff80
    69f4:	movteq	lr, #15104	; 0x3b00
    69f8:	rscsvc	pc, pc, #82837504	; 0x4f00000
    69fc:	blcs	c4a84 <wprintw@plt+0xc162c>
    6a00:			; <UNDEFINED> instruction: 0xd1fb4298
    6a04:	svclt	0x0000bd38
    6a08:	ldrdeq	sl, [r3], -r0
    6a0c:	andeq	r0, r0, r0, lsl #6
    6a10:	blmi	f59308 <wprintw@plt+0xf55eb0>
    6a14:	push	{r1, r3, r4, r5, r6, sl, lr}
    6a18:	strdlt	r4, [r9], r0
    6a1c:	mrcmi	8, 1, r5, cr11, cr3, {6}
    6a20:	movwls	r6, #30747	; 0x781b
    6a24:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6a28:	ldrbtmi	r4, [lr], #-2873	; 0xfffff4c7
    6a2c:	stmdavs	r2!, {r2, r4, r5, r6, r7, fp, ip, lr}
    6a30:	blcs	22084 <wprintw@plt+0x1ec2c>
    6a34:	blvs	6fab14 <wprintw@plt+0x6f76bc>
    6a38:	eorsle	r2, r3, r0, lsl #22
    6a3c:	strmi	r6, [r5], -r3, lsl #18
    6a40:	subsle	r2, r9, r0, lsl #22
    6a44:	cmnlt	ip, #212, 26	; 0x3500
    6a48:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    6a4c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6a50:	blcs	20ee4 <wprintw@plt+0x1da8c>
    6a54:	stmiavs	r0!, {r0, r1, r2, r4, r5, ip, lr, pc}^
    6a58:			; <UNDEFINED> instruction: 0xf8cd2201
    6a5c:	strbmi	r8, [fp], -r0
    6a60:			; <UNDEFINED> instruction: 0xf0236829
    6a64:	stmdavs	r9!, {r0, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    6a68:	stmdbvs	r0!, {r1, r9, sl, lr}
    6a6c:			; <UNDEFINED> instruction: 0xd12e2a00
    6a70:	blge	16e688 <wprintw@plt+0x16b230>
    6a74:	andcs	r9, r1, #0, 4
    6a78:			; <UNDEFINED> instruction: 0xf0234439
    6a7c:	stmibvs	r2!, {r0, r2, r5, r7, r8, fp, ip, sp, lr, pc}
    6a80:			; <UNDEFINED> instruction: 0xf933692b
    6a84:	blcs	412ad4 <wprintw@plt+0x40f67c>
    6a88:	blcs	b66f0 <wprintw@plt+0xb3298>
    6a8c:	blcs	83aaac <wprintw@plt+0x837654>
    6a90:	ldmdblt	r8, {r0, r1, r4, r8, ip, lr, pc}
    6a94:	blls	16d2a8 <wprintw@plt+0x169e50>
    6a98:	blle	517508 <wprintw@plt+0x5140b0>
    6a9c:	andcs	r4, r1, #29696	; 0x7400
    6aa0:			; <UNDEFINED> instruction: 0x701a58f3
    6aa4:	blmi	61931c <wprintw@plt+0x615ec4>
    6aa8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6aac:	blls	1e0b1c <wprintw@plt+0x1dd6c4>
    6ab0:	qsuble	r4, sl, r5
    6ab4:	pop	{r0, r3, ip, sp, pc}
    6ab8:	blcs	127a80 <wprintw@plt+0x124628>
    6abc:	blcs	23ae7c <wprintw@plt+0x237a24>
    6ac0:	stmdacs	r0, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
    6ac4:	stmdbvs	r4!, {r1, r3, r5, r6, r7, ip, lr, pc}^
    6ac8:	bicle	r2, r1, r0, lsl #24
    6acc:	blge	180a7c <wprintw@plt+0x17d624>
    6ad0:			; <UNDEFINED> instruction: 0xf8cd2201
    6ad4:			; <UNDEFINED> instruction: 0xf0238000
    6ad8:	stmibvs	r2!, {r0, r1, r2, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    6adc:			; <UNDEFINED> instruction: 0xf933692b
    6ae0:	blcs	412b30 <wprintw@plt+0x40f6d8>
    6ae4:	blcs	b674c <wprintw@plt+0xb32f4>
    6ae8:	blcs	83ae9c <wprintw@plt+0x837a44>
    6aec:	blcs	13ae4c <wprintw@plt+0x1379f4>
    6af0:	stmdacs	r0, {r2, r4, r6, r7, r8, ip, lr, pc}
    6af4:	ubfx	sp, r2, #3, #7
    6af8:			; <UNDEFINED> instruction: 0xff6af7ff
    6afc:	str	r6, [r1, r2, lsr #16]!
    6b00:	stmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b04:	muleq	r3, r4, pc	; <UNPREDICTABLE>
    6b08:	andeq	r0, r0, ip, ror #6
    6b0c:	andeq	sl, r3, lr, ror pc
    6b10:	andeq	r0, r0, r0, lsl #6
    6b14:	andeq	r0, r0, r4, lsl #12
    6b18:	andeq	sl, r3, r0, lsl #30
    6b1c:	blmi	18590a4 <wprintw@plt+0x1855c4c>
    6b20:	bmi	1857d0c <wprintw@plt+0x18548b4>
    6b24:	svcmi	0x00f0e92d
    6b28:	stmiapl	fp, {r0, r1, r3, r7, ip, sp, pc}^
    6b2c:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    6b30:			; <UNDEFINED> instruction: 0xf04f9309
    6b34:	blmi	174773c <wprintw@plt+0x17442e4>
    6b38:	movwls	r5, #14547	; 0x38d3
    6b3c:	ldclvs	8, cr6, [sp, #108]	; 0x6c
    6b40:	rsble	r2, r0, r0, lsl #26
    6b44:	ldmdapl	r2, {r1, r3, r4, r6, r8, fp, lr}^
    6b48:	sbcseq	r6, r2, #1179648	; 0x120000
    6b4c:	ldmdavs	ip, {r0, r1, r3, r4, r6, sl, ip, lr, pc}^
    6b50:			; <UNDEFINED> instruction: 0x4620b154
    6b54:			; <UNDEFINED> instruction: 0xff3cf7ff
    6b58:	stccs	8, cr6, [r0], {164}	; 0xa4
    6b5c:	blls	fb348 <wprintw@plt+0xf7ef0>
    6b60:	ldclvs	8, cr6, [sp, #108]	; 0x6c
    6b64:	suble	r2, lr, r0, lsl #26
    6b68:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    6b6c:	blcs	21020 <wprintw@plt+0x1dbc8>
    6b70:	blls	fac90 <wprintw@plt+0xf7838>
    6b74:	ldmdavs	lr, {r0, r1, r3, r4, fp, sp, lr}^
    6b78:	suble	r2, r1, r0, lsl #28
    6b7c:	bleq	c2cc0 <wprintw@plt+0xbf868>
    6b80:	ldmib	r6, {r0, r1, r3, r5, r7, r8, fp, sp, lr}^
    6b84:			; <UNDEFINED> instruction: 0xf8212103
    6b88:			; <UNDEFINED> instruction: 0xb122b013
    6b8c:			; <UNDEFINED> instruction: 0xf9326912
    6b90:	bcs	100ebe4 <wprintw@plt+0x100b78c>
    6b94:	ldmdavs	r3!, {r2, r4, r5, r6, ip, lr, pc}
    6b98:			; <UNDEFINED> instruction: 0xf10d2700
    6b9c:	ssatmi	r0, #26, r4, lsl #20
    6ba0:	stmiavs	r8!, {r1, r3, r4, r5, r9, sl, fp, ip}^
    6ba4:	tsteq	r7, r3, lsl #22
    6ba8:	svclt	0x00184653
    6bac:	andls	r2, r0, #268435456	; 0x10000000
    6bb0:			; <UNDEFINED> instruction: 0xf0232201
    6bb4:	bllt	44fe0 <wprintw@plt+0x41b88>
    6bb8:	strbmi	r9, [r3], -r6, lsl #24
    6bbc:	andcs	r6, r1, #3211264	; 0x310000
    6bc0:	stmdbvs	r8!, {r0, r1, r2, r5, sl, lr}
    6bc4:	ldrtmi	r1, [r9], #-3644	; 0xfffff1c4
    6bc8:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    6bcc:			; <UNDEFINED> instruction: 0xf0239400
    6bd0:	bllt	644fc4 <wprintw@plt+0x641b6c>
    6bd4:	ldrdmi	lr, [r5, -sp]
    6bd8:	stceq	0, cr15, [r0], #-316	; 0xfffffec4
    6bdc:	stmibvs	r8!, {r0, r1, r4, r5, r8, fp, sp, lr}
    6be0:	bls	217618 <wprintw@plt+0x2141c0>
    6be4:	andsgt	pc, r0, r3, lsr #16
    6be8:	ldmdavs	r3!, {r0, r1, r2, r4, sl, lr}
    6bec:	stmdbls	r7, {r3, r4, r6, r7, r8, ip, lr, pc}
    6bf0:	bicsle	r4, r5, sl, lsl #5
    6bf4:	bcs	1e364 <wprintw@plt+0x1af0c>
    6bf8:	ldmvs	r6!, {r0, r3, r6, r8, ip, lr, pc}
    6bfc:			; <UNDEFINED> instruction: 0xd1bf2e00
    6c00:	vstrcs.16	s12, [r0, #-218]	; 0xffffff26	; <UNPREDICTABLE>
    6c04:	bmi	afb2d4 <wprintw@plt+0xaf7e7c>
    6c08:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
    6c0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6c10:	subsmi	r9, sl, r9, lsl #22
    6c14:	andlt	sp, fp, r2, asr #2
    6c18:	svchi	0x00f0e8bd
    6c1c:	ldmdblt	r4, {r2, r4, r5, r7, fp, sp, lr}
    6c20:	stmiavs	r4!, {r0, r2, r5, sp, lr, pc}
    6c24:	stmdavs	r1!, {r2, r4, r8, r9, ip, sp, pc}
    6c28:	stmdbvs	r8!, {r0, r1, r6, r9, sl, lr}
    6c2c:			; <UNDEFINED> instruction: 0xf8cd2201
    6c30:			; <UNDEFINED> instruction: 0xf0239000
    6c34:	stmdacs	r0, {r0, r3, r6, r7, fp, ip, sp, lr, pc}
    6c38:	ldmvs	r3!, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
    6c3c:			; <UNDEFINED> instruction: 0xf8d52008
    6c40:	ldmdbvs	r2!, {r3, r4, lr, pc}
    6c44:	b	13d76d8 <wprintw@plt+0x13d4280>
    6c48:			; <UNDEFINED> instruction: 0xf822014c
    6c4c:	andle	r0, r5, ip, lsl r0
    6c50:	ldmdbvs	sl, {r4, sp}
    6c54:	adcmi	r6, r3, #10158080	; 0x9b0000
    6c58:	mvnsle	r5, r0, asr r2
    6c5c:	tstcs	r4, r2, lsr #18
    6c60:	strtmi	r9, [r6], -r8, lsl #30
    6c64:			; <UNDEFINED> instruction: 0xf8226823
    6c68:			; <UNDEFINED> instruction: 0xe799101c
    6c6c:	ldmdbvs	r3!, {r2, r4, r5, r7, fp, sp, lr}
    6c70:	stmibvs	sl!, {r1, r2, r5, r9, sl, lr}
    6c74:			; <UNDEFINED> instruction: 0xf8232140
    6c78:	mcrcs	0, 0, r1, cr0, cr2, {0}
    6c7c:	ldr	sp, [pc, r0, lsl #3]!
    6c80:			; <UNDEFINED> instruction: 0xf82168b6
    6c84:	mcrcs	0, 0, r2, cr0, cr3, {0}
    6c88:	svcge	0x007af47f
    6c8c:			; <UNDEFINED> instruction: 0x4639e7b8
    6c90:			; <UNDEFINED> instruction: 0xf7ff4618
    6c94:	ldmdavs	r3!, {r0, r1, r2, r5, r6, r9, fp, ip, sp, lr, pc}
    6c98:	str	r4, [r1, r7, lsl #12]
    6c9c:	ldm	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6ca0:	andeq	sl, r3, r8, lsl #29
    6ca4:	andeq	r0, r0, ip, ror #6
    6ca8:	andeq	sl, r3, ip, ror lr
    6cac:	andeq	r0, r0, r0, lsl #6
    6cb0:	andeq	r0, r0, r4, lsr #11
    6cb4:	muleq	r3, lr, sp
    6cb8:	ldrbmi	lr, [r0, sp, lsr #18]!
    6cbc:	stclmi	6, cr4, [r9, #-24]!	; 0xffffffe8
    6cc0:	ldrbtmi	r4, [sp], #-2921	; 0xfffff497
    6cc4:	stmdavs	r7!, {r2, r3, r5, r6, r7, fp, ip, lr}
    6cc8:			; <UNDEFINED> instruction: 0xf9f6f015
    6ccc:	ldmdbvs	r9, {r0, r1, r5, fp, sp, lr}
    6cd0:	eorsvs	r6, r8, #3571712	; 0x368000
    6cd4:	ldmne	r8!, {r0, r1, r2, r3, fp, sp, lr}
    6cd8:	svccs	0x00005cbf
    6cdc:	ldmvs	fp, {r0, r1, r4, r6, r8, ip, lr, pc}
    6ce0:			; <UNDEFINED> instruction: 0xf0004299
    6ce4:	stmvs	pc, {r5, r7, pc}	; <UNPREDICTABLE>
    6ce8:	bl	fe8d14f0 <wprintw@plt+0xfe8ce098>
    6cec:	blx	fecc7910 <wprintw@plt+0xfecc44b8>
    6cf0:	b	1403b04 <wprintw@plt+0x14006ac>
    6cf4:	svclt	0x00081353
    6cf8:	blcs	f900 <wprintw@plt+0xc4a8>
    6cfc:	addhi	pc, r3, r0, asr #32
    6d00:			; <UNDEFINED> instruction: 0xf8554b5a
    6d04:	tstcs	r0, r3
    6d08:			; <UNDEFINED> instruction: 0xf0114630
    6d0c:	stmdavs	r3!, {r0, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    6d10:			; <UNDEFINED> instruction: 0x9010f8d3
    6d14:	ldrdge	pc, [r0], -r9
    6d18:			; <UNDEFINED> instruction: 0xf7fc4650
    6d1c:	strmi	lr, [r6], -ip, lsr #19
    6d20:			; <UNDEFINED> instruction: 0xf7fc6838
    6d24:	ldmdane	r1!, {r3, r5, r7, r8, fp, sp, lr, pc}
    6d28:	tstcc	r1, r0, asr r6
    6d2c:			; <UNDEFINED> instruction: 0xf882f015
    6d30:	ldmdbvs	fp, {r0, r1, r5, fp, sp, lr}
    6d34:	andeq	pc, r0, r9, asr #17
    6d38:	ldmdavs	r8, {r0, r3, r4, r5, fp, sp, lr}
    6d3c:	ldm	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6d40:	blvs	6a0dd4 <wprintw@plt+0x69d97c>
    6d44:	ldrhtle	r4, [r0], #-42	; 0xffffffd6
    6d48:			; <UNDEFINED> instruction: 0x26004638
    6d4c:	blx	1542d78 <wprintw@plt+0x153f920>
    6d50:	ldmdbvs	r8, {r0, r1, r5, fp, sp, lr}
    6d54:	blx	fe842d80 <wprintw@plt+0xfe83f928>
    6d58:	stmdavs	r3!, {r0, r2, r6, r9, fp, lr}
    6d5c:	stmiapl	sl!, {r0, r8, sp}
    6d60:	ldcvs	0, cr7, [r8], {17}
    6d64:			; <UNDEFINED> instruction: 0xf8d8695a
    6d68:	bcc	4ad80 <wprintw@plt+0x47928>
    6d6c:	orrvs	r6, r2, sl, asr r1
    6d70:	strle	r0, [r4, #-1994]	; 0xfffff836
    6d74:	stmiapl	ip!, {r1, r2, r3, r4, r5, r9, fp, lr}
    6d78:	bcs	24e08 <wprintw@plt+0x219b0>
    6d7c:	pop	{r2, r3, r4, r6, ip, lr, pc}
    6d80:			; <UNDEFINED> instruction: 0xf00147f0
    6d84:			; <UNDEFINED> instruction: 0xf7ffba7f
    6d88:			; <UNDEFINED> instruction: 0xf8d4f90d
    6d8c:			; <UNDEFINED> instruction: 0xf8d88000
    6d90:			; <UNDEFINED> instruction: 0xf8d8a010
    6d94:	pkhbtmi	r3, r1, ip
    6d98:	ldrdeq	pc, [r0], -sl
    6d9c:			; <UNDEFINED> instruction: 0xf7fc4418
    6da0:			; <UNDEFINED> instruction: 0xf8d8e96a
    6da4:	adcsmi	r3, r3, #80	; 0x50
    6da8:	tstle	r6, r7, lsl #12
    6dac:	ldrdcs	pc, [r8], #-136	; 0xffffff78
    6db0:	ldrdne	pc, [r4], -sl
    6db4:	addsmi	r6, r1, #9568256	; 0x920000
    6db8:	ldrtmi	sp, [r0], -pc, asr #32
    6dbc:			; <UNDEFINED> instruction: 0xf0112100
    6dc0:	blmi	ac62b4 <wprintw@plt+0xac2e5c>
    6dc4:			; <UNDEFINED> instruction: 0xf8556822
    6dc8:	ldmdbvs	r0, {r0, r1, pc}
    6dcc:	ldrdvs	pc, [r4], -r8
    6dd0:			; <UNDEFINED> instruction: 0x0601f016
    6dd4:	ldmibvs	r3, {r0, r1, r3, r4, r5, r8, ip, lr, pc}^
    6dd8:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, fp, ip}
    6ddc:	andeq	lr, r9, #165888	; 0x28800
    6de0:	tsteq	r9, r3, lsl #22
    6de4:	ldrmi	r4, [r8], #-1025	; 0xfffffbff
    6de8:	svc	0x0076f7fb
    6dec:	blvs	660e80 <wprintw@plt+0x65da28>
    6df0:	addsmi	r6, r1, #425984	; 0x68000
    6df4:	blvs	16bb4d0 <wprintw@plt+0x16b8078>
    6df8:	addmi	r6, sl, #3555328	; 0x364000
    6dfc:	bl	fe8b6c14 <wprintw@plt+0xfe8b37bc>
    6e00:	cmpvs	sl, #-1879048192	; 0x90000000
    6e04:	blmi	680cc0 <wprintw@plt+0x67d868>
    6e08:	andhi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    6e0c:	ldrdne	pc, [r0], -r8
    6e10:	orrmi	pc, r0, r1, lsl r0	; <UNPREDICTABLE>
    6e14:	svcge	0x0077f47f
    6e18:	tstle	r4, r2, lsl #28
    6e1c:	pop	{r4, r5, r9, sl, lr}
    6e20:			; <UNDEFINED> instruction: 0xf01147f0
    6e24:	pop	{r0, r3, r8, sl, fp, ip, sp, pc}
    6e28:	ldmdbvs	r8, {r4, r5, r6, r7, r8, r9, sl, pc}
    6e2c:	ldmibvs	r9, {r1, r3, r4, r6, r8, r9, fp, sp, lr}^
    6e30:	strmi	r6, [sl], #-792	; 0xfffffce8
    6e34:			; <UNDEFINED> instruction: 0xe787635a
    6e38:			; <UNDEFINED> instruction: 0xf0186918
    6e3c:	adcsmi	pc, r0, #268	; 0x10c
    6e40:	movwcs	fp, #7964	; 0x1f1c
    6e44:	pop	{r0, r1, r5, ip, sp, lr}
    6e48:			; <UNDEFINED> instruction: 0xf00147f0
    6e4c:			; <UNDEFINED> instruction: 0xf018ba1b
    6e50:	stmdavs	r2!, {r0, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    6e54:	ldmdbvs	r0, {r1, r2, r9, sl, lr}
    6e58:			; <UNDEFINED> instruction: 0x4618e7bd
    6e5c:			; <UNDEFINED> instruction: 0xffe0f011
    6e60:	svclt	0x0000e7af
    6e64:	andeq	sl, r3, r6, ror #25
    6e68:	andeq	r0, r0, r0, lsl #6
    6e6c:	andeq	r0, r0, r4, lsr #11
    6e70:	andeq	r0, r0, r4, lsl #12
    6e74:	svcmi	0x00f0e92d
    6e78:			; <UNDEFINED> instruction: 0xf8dfb085
    6e7c:			; <UNDEFINED> instruction: 0x46158194
    6e80:	strmi	r4, [r4], -r4, ror #30
    6e84:	stmdavs	r0, {r3, r4, r5, r6, r7, sl, lr}^
    6e88:	andvc	pc, r7, r8, asr r8	; <UNPREDICTABLE>
    6e8c:	ldmdavs	r9!, {r0, r8, ip, pc}
    6e90:	ldmdavs	r2, {r1, r3, r6, r7, fp, sp, lr}^
    6e94:	svclt	0x00b84282
    6e98:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6e9c:	stmdavs	lr!, {r1, r2, r8, r9, fp, ip, lr, pc}^
    6ea0:	svclt	0x00cc42b2
    6ea4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6ea8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6eac:	ldrsbtge	pc, [r0], -r1	; <UNPREDICTABLE>
    6eb0:	svceq	0x0000f1ba
    6eb4:			; <UNDEFINED> instruction: 0xf8dad003
    6eb8:	addsmi	r2, r0, #4
    6ebc:			; <UNDEFINED> instruction: 0xf04fdd09
    6ec0:	stmdbls	r1, {r8, r9, fp}
    6ec4:	svclt	0x000842ac
    6ec8:			; <UNDEFINED> instruction: 0xd1154299
    6ecc:	pop	{r0, r2, ip, sp, pc}
    6ed0:	stmdavs	r8!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    6ed4:	lfmle	f4, 2, [r2], #520	; 0x208
    6ed8:			; <UNDEFINED> instruction: 0xf00045a2
    6edc:	strmi	r8, [sl, #146]!	; 0x92
    6ee0:			; <UNDEFINED> instruction: 0xf04fbf18
    6ee4:	mvnle	r0, r1, lsl #22
    6ee8:	addsmi	r6, sl, #75776	; 0x12800
    6eec:			; <UNDEFINED> instruction: 0xf04fbf8c
    6ef0:			; <UNDEFINED> instruction: 0xf04f0b00
    6ef4:	strb	r0, [r4, r1, lsl #22]!
    6ef8:	strtmi	r4, [r0], -sl, lsr #12
    6efc:			; <UNDEFINED> instruction: 0xf9d6f009
    6f00:	strtmi	r4, [r0], -r9, lsr #12
    6f04:			; <UNDEFINED> instruction: 0xf9eef015
    6f08:	bmi	10e1004 <wprintw@plt+0x10ddbac>
    6f0c:	bne	2214b8 <wprintw@plt+0x21e060>
    6f10:			; <UNDEFINED> instruction: 0xf8586168
    6f14:	ldmdavs	r1, {r1, sp}
    6f18:	rsble	r2, r1, r0, lsl #18
    6f1c:			; <UNDEFINED> instruction: 0xf8584a3f
    6f20:	ldmdavs	sl, {r1, ip, sp}
    6f24:	ldmdavs	r1, {r1, r2, r3, r4, r9, sl, lr}
    6f28:	strmi	r9, [r8], -r3, lsl #4
    6f2c:			; <UNDEFINED> instruction: 0xf7fc9102
    6f30:	stmdavs	fp!, {r1, r5, r7, fp, sp, lr, pc}^
    6f34:	ldmdavs	r8, {r0, r2, r9, sl, lr}
    6f38:	ldm	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f3c:	stmdane	fp!, {r1, r8, fp, ip, pc}
    6f40:	mrrcne	6, 0, r4, r9, cr8
    6f44:			; <UNDEFINED> instruction: 0xff76f014
    6f48:	ldmdavs	r1!, {r0, r1, r3, r4, r5, fp, sp, lr}
    6f4c:	ldmdavs	fp, {r0, r1, r9, fp, ip, pc}^
    6f50:	stmdavs	r8, {r4, sp, lr}
    6f54:			; <UNDEFINED> instruction: 0xf7fb6819
    6f58:	ldmdavs	sl!, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    6f5c:	ldmdavs	r0, {r0, r1, r4, r5, fp, sp, lr}^
    6f60:	addsvs	r6, sl, r2, lsl #17
    6f64:			; <UNDEFINED> instruction: 0xf92cf009
    6f68:	ldmdavs	sp!, {r0, r4, r5, fp, sp, lr}
    6f6c:	tstlt	r2, sl, lsl #17
    6f70:	stmiavs	sl!, {r0, r4, r6, r7, sp, lr}
    6f74:	andcs	r6, r0, r2, lsr r0
    6f78:			; <UNDEFINED> instruction: 0xf8fcf009
    6f7c:	rsbvs	r6, r8, sl, lsr r8
    6f80:	ldmdavs	r5, {r0, r1, r2, r5, fp, lr}^
    6f84:			; <UNDEFINED> instruction: 0xf0144478
    6f88:	ldmdavs	fp!, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6f8c:	ldmdavs	sl, {r0, r8, fp, ip, pc}^
    6f90:	bicsvs	r6, r9, r8, lsr #32
    6f94:			; <UNDEFINED> instruction: 0x611a609a
    6f98:	svceq	0x0000f1bb
    6f9c:	stmib	r3, {r2, r3, r4, ip, lr, pc}^
    6fa0:			; <UNDEFINED> instruction: 0xf009210c
    6fa4:	ldmdavs	fp!, {r0, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    6fa8:			; <UNDEFINED> instruction: 0xf0096918
    6fac:			; <UNDEFINED> instruction: 0xf1b9f975
    6fb0:	tstle	sp, r0, lsl #30
    6fb4:			; <UNDEFINED> instruction: 0xf8584b1b
    6fb8:	ldmdavs	fp, {r0, r1, ip, sp}
    6fbc:	strle	r0, [r5], #91	; 0x5b
    6fc0:	ldmvs	fp, {r0, r1, r3, r4, r5, fp, sp, lr}
    6fc4:	ldmdavc	fp, {r0, r1, r3, r4, fp, sp, lr}
    6fc8:			; <UNDEFINED> instruction: 0xf43f2b00
    6fcc:	andlt	sl, r5, pc, ror pc
    6fd0:	svcmi	0x00f0e8bd
    6fd4:	stmialt	sl!, {r0, r2, r4, ip, sp, lr, pc}
    6fd8:	svclt	0x000845a2
    6fdc:			; <UNDEFINED> instruction: 0xe7e0631a
    6fe0:	stmdbmi	lr, {r3, r5, r6, fp, sp, lr}
    6fe4:	stmiavs	r8!, {r4, sp, lr}
    6fe8:	andcs	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    6fec:	bfi	r6, r0, #0, #3
    6ff0:			; <UNDEFINED> instruction: 0xf0182002
    6ff4:	blmi	346e38 <wprintw@plt+0x3439e0>
    6ff8:			; <UNDEFINED> instruction: 0xf8582201
    6ffc:	andsvc	r3, sl, r3
    7000:	blvs	12c0f68 <wprintw@plt+0x12bdb10>
    7004:	addmi	r9, r2, #65536	; 0x10000
    7008:	svcge	0x0059f4ff
    700c:	svclt	0x0000e767
    7010:	andeq	sl, r3, r4, lsr #22
    7014:	andeq	r0, r0, r0, lsl #6
    7018:	andeq	r0, r0, r4, lsr #12
    701c:	andeq	r0, r0, r8, lsl r4
    7020:	andeq	r5, r2, r4, ror #21
    7024:	andeq	r0, r0, r4, lsr #11
    7028:	andeq	r0, r0, r4, lsl #12
    702c:	svcmi	0x00f0e92d
    7030:			; <UNDEFINED> instruction: 0xf8df4605
    7034:	addlt	r9, r3, r4, lsl #2
    7038:	ldrbtmi	r4, [r9], #2880	; 0xb40
    703c:	andvc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    7040:			; <UNDEFINED> instruction: 0xf8d16839
    7044:			; <UNDEFINED> instruction: 0xf8d18030
    7048:	ldmib	r1, {r2, r3, r4, ip, sp, pc}^
    704c:			; <UNDEFINED> instruction: 0xf1b8a603
    7050:	subsle	r0, r3, r0, lsl #30
    7054:			; <UNDEFINED> instruction: 0xf8d86873
    7058:	addsmi	r2, sl, #4
    705c:	movwcs	fp, #8124	; 0x1fbc
    7060:	ble	febc6c <wprintw@plt+0xfe8814>
    7064:			; <UNDEFINED> instruction: 0x465b4632
    7068:			; <UNDEFINED> instruction: 0x46304659
    706c:			; <UNDEFINED> instruction: 0xf91ef009
    7070:	ldmdavs	r8, {r0, r1, r3, r4, r5, fp, sp, lr}^
    7074:			; <UNDEFINED> instruction: 0xf8a4f009
    7078:	stmiavs	sl!, {r0, r1, r3, r4, r5, fp, sp, lr}
    707c:	strpl	lr, [r1, #-2499]	; 0xfffff63d
    7080:	suble	r2, r8, r0, lsl #20
    7084:	ldmvs	r2, {r2, r4, r9, sl, lr}
    7088:	mvnsle	r2, r0, lsl #20
    708c:	addsvs	r6, ip, r0, lsr #16
    7090:	movwls	r6, #284	; 0x11c
    7094:	svc	0x00eef7fb
    7098:	adcmi	r9, r5, #0, 22
    709c:	ldrdle	r6, [r1], #-24	; 0xffffffe8
    70a0:	eorle	r4, lr, r6, asr #10
    70a4:	strtmi	r4, [r8], -r1, lsr #12
    70a8:			; <UNDEFINED> instruction: 0xf91cf015
    70ac:	ldrmi	r6, [r2, #2106]!	; 0x83a
    70b0:	ldrmi	r6, [r8], #-2387	; 0xfffff6ad
    70b4:	ldmdavs	r3, {r3, r8, r9, sl, fp, ip, sp, pc}^
    70b8:	svclt	0x00086150
    70bc:			; <UNDEFINED> instruction: 0xf00960d3
    70c0:			; <UNDEFINED> instruction: 0x4628f953
    70c4:			; <UNDEFINED> instruction: 0xf8e8f009
    70c8:			; <UNDEFINED> instruction: 0xf8594b1d
    70cc:	ldmdavs	fp, {r0, r1, ip, sp}
    70d0:	strle	r0, [r4], #-91	; 0xffffffa5
    70d4:	ldmvs	fp, {r0, r1, r3, r4, r5, fp, sp, lr}
    70d8:	ldmdavc	fp, {r0, r1, r3, r4, fp, sp, lr}
    70dc:	andlt	fp, r3, fp, lsr #22
    70e0:	svchi	0x00f0e8bd
    70e4:	svclt	0x001c4546
    70e8:	movwls	r2, #4864	; 0x1300
    70ec:	blvs	12fb7dc <wprintw@plt+0x12f8384>
    70f0:	svclt	0x008c455b
    70f4:	movwcs	r2, #4864	; 0x1300
    70f8:	ldr	r9, [r3, r1, lsl #6]!
    70fc:	andhi	pc, r4, sp, asr #17
    7100:	bls	80fc8 <wprintw@plt+0x7db70>
    7104:	blvs	16b57d4 <wprintw@plt+0x16b237c>
    7108:	tstvs	ip, #216, 18	; 0x360000
    710c:	bl	fe89811c <wprintw@plt+0xfe894cc4>
    7110:	cmpvs	sl, #-1342177280	; 0xb0000000
    7114:	tstvs	sp, r6, asr #15
    7118:	stmdavs	r8!, {r2, r3, r5, r9, sl, lr}
    711c:			; <UNDEFINED> instruction: 0xf7fb9300
    7120:	blls	42fd0 <wprintw@plt+0x3fb78>
    7124:	bicsvs	r4, r8, r8, asr r4
    7128:			; <UNDEFINED> instruction: 0xb003e7ba
    712c:	svcmi	0x00f0e8bd
    7130:	svclt	0x00fcf014
    7134:			; <UNDEFINED> instruction: 0xe7b5631d
    7138:	andeq	sl, r3, lr, ror #18
    713c:	andeq	r0, r0, r0, lsl #6
    7140:	andeq	r0, r0, r4, lsr #11
    7144:			; <UNDEFINED> instruction: 0xf009b508
    7148:	pop	{r0, r1, r2, r3, r7, fp, ip, sp, lr, pc}
    714c:			; <UNDEFINED> instruction: 0xf7ff4008
    7150:	svclt	0x0000bf6d
    7154:	blmi	43463c <wprintw@plt+0x4311e4>
    7158:	ldrbtmi	r4, [fp], #-2576	; 0xfffff5f0
    715c:	stmdavs	fp!, {r0, r2, r3, r4, r7, fp, ip, lr}
    7160:	ldmvs	fp, {r2, r3, r4, r8, fp, sp, lr}
    7164:	mulle	r9, ip, r2
    7168:	stmiavs	r2!, {r8, r9, sp}
    716c:			; <UNDEFINED> instruction: 0x46204619
    7170:	mcr2	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    7174:	andcs	r6, r0, #2818048	; 0x2b0000
    7178:	lfmlt	f6, 4, [r8, #-104]!	; 0xffffff98
    717c:			; <UNDEFINED> instruction: 0xf7fb6820
    7180:	qsub16mi	lr, r2, sl
    7184:	strmi	r2, [r3], -r0, lsl #2
    7188:			; <UNDEFINED> instruction: 0xf7ff4620
    718c:	stmdavs	fp!, {r0, r1, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    7190:	andsvs	r2, sl, #0, 4
    7194:	svclt	0x0000bd38
    7198:	andeq	sl, r3, lr, asr #16
    719c:	andeq	r0, r0, r0, lsl #6
    71a0:	bmi	459de8 <wprintw@plt+0x456990>
    71a4:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    71a8:	ldmdavs	r5!, {r1, r2, r3, r4, r7, fp, ip, lr}
    71ac:	stmdavs	r0!, {r2, r3, r5, r8, fp, sp, lr}
    71b0:	svc	0x0060f7fb
    71b4:	addmi	r6, r1, #3817472	; 0x3a4000
    71b8:	stmiavs	fp!, {r2, r3, r8, r9, ip, lr, pc}
    71bc:	mulle	r8, ip, r2
    71c0:	strtmi	r6, [r0], -r2, lsr #17
    71c4:			; <UNDEFINED> instruction: 0xf7ff2300
    71c8:	ldmdavs	r4!, {r0, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    71cc:			; <UNDEFINED> instruction: 0xff74f014
    71d0:	lfmlt	f6, 2, [r0, #-128]!	; 0xffffff80
    71d4:	strtmi	r4, [r2], -r3, lsl #12
    71d8:	pop	{r5, r9, sl, lr}
    71dc:			; <UNDEFINED> instruction: 0xf7ff4070
    71e0:	svclt	0x0000be49
    71e4:	andeq	sl, r3, r4, lsl #16
    71e8:	andeq	r0, r0, r0, lsl #6
    71ec:	ldrsbgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    71f0:	ldrbtmi	fp, [ip], #1296	; 0x510
    71f4:	addlt	r4, r8, r5, lsl ip
    71f8:	bge	131e18 <wprintw@plt+0x12e9c0>
    71fc:	stmdbge	r5, {ip, pc}
    7200:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
    7204:	stmdavs	r4!, {r0, r1, fp, sp, pc}
    7208:			; <UNDEFINED> instruction: 0xf04f9407
    720c:			; <UNDEFINED> instruction: 0xf0140400
    7210:	ldmib	sp, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    7214:	blls	18f62c <wprintw@plt+0x18c1d4>
    7218:			; <UNDEFINED> instruction: 0xf7ff9803
    721c:	blmi	346ad0 <wprintw@plt+0x343678>
    7220:	ldrbtmi	r4, [fp], #-2572	; 0xfffff5f4
    7224:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
    7228:			; <UNDEFINED> instruction: 0xff46f014
    722c:	blmi	1d9a5c <wprintw@plt+0x1d6604>
    7230:	eorvs	r4, r0, #2046820352	; 0x7a000000
    7234:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7238:	subsmi	r9, sl, r7, lsl #22
    723c:	andlt	sp, r8, r1, lsl #2
    7240:			; <UNDEFINED> instruction: 0xf7fbbd10
    7244:	svclt	0x0000edcc
    7248:			; <UNDEFINED> instruction: 0x0003a7b6
    724c:	andeq	r0, r0, ip, ror #6
    7250:	andeq	sl, r3, r6, lsl #15
    7254:	andeq	r0, r0, r0, lsl #6
    7258:	andeq	sl, r3, r8, ror r7
    725c:	bmi	259e84 <wprintw@plt+0x256a2c>
    7260:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    7264:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
    7268:	stmdavs	r8!, {r0, r2, r5, r7, fp, sp, lr}
    726c:	svc	0x0002f7fb
    7270:	strtmi	r6, [sl], -r1, ror #19
    7274:	stmdbvs	r0!, {r0, r1, r9, sl, lr}
    7278:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    727c:	ldcllt	7, cr15, [sl, #1020]!	; 0x3fc
    7280:	andeq	sl, r3, r8, asr #14
    7284:	andeq	r0, r0, r0, lsl #6
    7288:	svcmi	0x00f0e92d
    728c:	cdpmi	0, 5, cr11, cr7, cr5, {4}
    7290:	stceq	0, cr15, [r1], {79}	; 0x4f
    7294:	tstmi	r1, #5504	; 0x1580
    7298:	cfldrdmi	mvd4, [r6], {126}	; 0x7e
    729c:	b	fe05affc <wprintw@plt+0xfe057ba4>
    72a0:	ldmdbpl	r5!, {r2, r3, r8, r9, fp}^
    72a4:			; <UNDEFINED> instruction: 0x4616447c
    72a8:	strls	r6, [r3, #-2093]	; 0xfffff7d3
    72ac:	streq	pc, [r0, #-79]	; 0xffffffb1
    72b0:			; <UNDEFINED> instruction: 0xf8544d52
    72b4:	strmi	r8, [r5], -r5
    72b8:	andgt	pc, fp, sp, lsl #17
    72bc:	andge	pc, r7, r4, asr r8	; <UNPREDICTABLE>
    72c0:			; <UNDEFINED> instruction: 0xf8d8461f
    72c4:			; <UNDEFINED> instruction: 0xf89a9000
    72c8:	mrslt	r3, (UNDEF: 11)
    72cc:	rsble	r2, r5, r0, lsl #18
    72d0:	rsbsle	r2, r1, r0, lsl #30
    72d4:	strtmi	r4, [pc], -sl, asr #22
    72d8:	andlt	pc, r0, sl, lsl #17
    72dc:	ldrbtmi	r4, [fp], #-1706	; 0xfffff956
    72e0:	orrlt	r7, sp, sp, lsl r0
    72e4:	ldrdlt	pc, [r0], -r8
    72e8:	stmiapl	r3!, {r1, r2, r6, r8, r9, fp, lr}^
    72ec:	ssatmi	r6, #27, pc, lsl #16	; <UNPREDICTABLE>
    72f0:	blmi	11737d4 <wprintw@plt+0x117037c>
    72f4:	ldmdavs	pc, {r0, r1, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
    72f8:			; <UNDEFINED> instruction: 0xf7fb6838
    72fc:			; <UNDEFINED> instruction: 0x4682eebc
    7300:	orrmi	pc, r0, #75	; 0x4b
    7304:	andcc	pc, r0, r8, asr #17
    7308:	cmple	r2, r0, lsl #28
    730c:	stmiapl	r6!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, lr}^
    7310:	blvs	6e13e4 <wprintw@plt+0x6ddf8c>
    7314:	eorsle	r2, r6, r0, lsl #22
    7318:	andeq	pc, fp, sp, lsl #2
    731c:			; <UNDEFINED> instruction: 0xff66f7ff
    7320:	andcs	r6, r0, #3342336	; 0x330000
    7324:	stccs	3, cr6, [r0, #-104]	; 0xffffff98
    7328:	blmi	dbb404 <wprintw@plt+0xdb7fac>
    732c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    7330:	svccs	0x0000b188
    7334:	ldmdavs	fp!, {r0, r1, r4, r6, ip, lr, pc}
    7338:	ldrbmi	r4, [r3], #-1592	; 0xfffff9c8
    733c:			; <UNDEFINED> instruction: 0xf008603b
    7340:			; <UNDEFINED> instruction: 0xf7ffff93
    7344:	ldmdavs	r8!, {r0, r1, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    7348:	andeq	lr, sl, r0, lsr #23
    734c:			; <UNDEFINED> instruction: 0xf89d6038
    7350:	blcs	13384 <wprintw@plt+0xff2c>
    7354:			; <UNDEFINED> instruction: 0xf019d13c
    7358:	smlabble	r5, r0, pc, r4	; <UNPREDICTABLE>
    735c:	ldrdcc	pc, [r0], -r8
    7360:	orrmi	pc, r0, #35	; 0x23
    7364:	andcc	pc, r0, r8, asr #17
    7368:	andcs	r4, r1, #41984	; 0xa400
    736c:	andsvc	r5, sl, r3, ror #17
    7370:	blmi	7d9c18 <wprintw@plt+0x7d67c0>
    7374:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7378:	blls	e13e8 <wprintw@plt+0xddf90>
    737c:	teqle	r3, sl, asr r0
    7380:	pop	{r0, r2, ip, sp, pc}
    7384:			; <UNDEFINED> instruction: 0xf8d88ff0
    7388:	ldreq	r3, [fp, #-0]
    738c:			; <UNDEFINED> instruction: 0xf7ffd51d
    7390:	stccs	15, cr15, [r0, #-28]	; 0xffffffe4
    7394:			; <UNDEFINED> instruction: 0xf000d1c9
    7398:			; <UNDEFINED> instruction: 0xe7e5ff75
    739c:	ldrbtmi	r4, [fp], #-2846	; 0xfffff4e2
    73a0:	addmi	r7, r3, #1769472	; 0x1b0000
    73a4:	pkhbtmi	sp, r2, r4, lsl #3
    73a8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    73ac:	strbmi	sp, [fp], lr, lsr #1
    73b0:			; <UNDEFINED> instruction: 0xf7ffe79a
    73b4:	sbfx	pc, r3, #30, #23
    73b8:	stmiapl	r3!, {r1, r4, r8, r9, fp, lr}^
    73bc:	movwls	r6, #6168	; 0x1818
    73c0:			; <UNDEFINED> instruction: 0xff32f008
    73c4:	andsvs	r9, r7, r1, lsl #20
    73c8:			; <UNDEFINED> instruction: 0xf7ffe784
    73cc:	str	pc, [sl, r3, asr #29]!
    73d0:	stmiapl	r3!, {r1, r2, r3, r8, r9, fp, lr}^
    73d4:			; <UNDEFINED> instruction: 0xf014681d
    73d8:	eorvs	pc, r8, #1776	; 0x6f0
    73dc:			; <UNDEFINED> instruction: 0xf008e7bb
    73e0:			; <UNDEFINED> instruction: 0xf7ffff43
    73e4:	ldr	pc, [r2, r3, lsr #28]!
    73e8:	ldcl	7, cr15, [r8], #1004	; 0x3ec
    73ec:	andeq	sl, r3, r0, lsl r7
    73f0:	andeq	r0, r0, ip, ror #6
    73f4:	andeq	sl, r3, r4, lsl #14
    73f8:	andeq	r0, r0, r0, ror r5
    73fc:	andeq	r0, r0, r4, lsr #11
    7400:	andeq	fp, r3, r7, asr r2
    7404:	andeq	r0, r0, r4, lsr #12
    7408:	andeq	r0, r0, r8, lsl r4
    740c:	andeq	r0, r0, r0, lsl #6
    7410:	andeq	r0, r0, r4, lsl #12
    7414:	andeq	sl, r3, r4, lsr r6
    7418:	muleq	r3, r7, r1
    741c:			; <UNDEFINED> instruction: 0xf04f4b2d
    7420:	push	{sl, fp}
    7424:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    7428:	addlt	r4, r3, fp, lsr #24
    742c:	bmi	b198e0 <wprintw@plt+0xb16488>
    7430:	ldmdapl	ip, {r0, r2, r3, r4, r8, fp, ip, lr}^
    7434:	ldrdhi	pc, [r0], -r5
    7438:	andgt	pc, r0, r5, asr #17
    743c:	stmdavs	r3!, {r1, r3, r4, r7, fp, ip, lr}
    7440:	ldmdbvs	pc, {r0, r4, fp, sp, lr}	; <UNPREDICTABLE>
    7444:			; <UNDEFINED> instruction: 0x901cf8d3
    7448:	smlalbtvc	pc, r0, r1, r3	; <UNPREDICTABLE>
    744c:			; <UNDEFINED> instruction: 0x4606b978
    7450:			; <UNDEFINED> instruction: 0xf0084608
    7454:	stmdavs	r4!, {r0, r1, r2, r6, r8, r9, fp, ip, sp, lr, pc}
    7458:	adcsmi	r6, fp, #573440	; 0x8c000
    745c:			; <UNDEFINED> instruction: 0xf1b9d012
    7460:	eorsle	r0, r0, r0, lsl #30
    7464:			; <UNDEFINED> instruction: 0x463b4630
    7468:	mvnvs	r6, r7, lsr #2
    746c:	strbtmi	lr, [r0], -fp
    7470:	blx	1d4349a <wprintw@plt+0x1d40042>
    7474:	stmdbvs	r3!, {r2, r5, fp, sp, lr}
    7478:			; <UNDEFINED> instruction: 0xd00342bb
    747c:			; <UNDEFINED> instruction: 0xf8106838
    7480:	ldmiblt	r2, {r0, r3, sp}^
    7484:			; <UNDEFINED> instruction: 0x632369e0
    7488:	cmnvs	r0, #0, 2
    748c:			; <UNDEFINED> instruction: 0x6127200e
    7490:	andsls	pc, ip, r4, asr #17
    7494:			; <UNDEFINED> instruction: 0xf9d0f011
    7498:	ldrmi	r2, [r8], -r0, lsl #6
    749c:	tstcs	r1, sl, lsl r6
    74a0:	mrc2	7, 7, pc, cr2, cr15, {7}
    74a4:			; <UNDEFINED> instruction: 0xf011200e
    74a8:	stmdavs	r8!, {r0, r1, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    74ac:	cdp2	0, 11, cr15, cr12, cr8, {0}
    74b0:	andhi	pc, r0, r5, asr #17
    74b4:	pop	{r0, r1, ip, sp, pc}
    74b8:	strdvs	r8, [r7, -r0]!
    74bc:	ldcl	7, cr15, [sl, #1004]	; 0x3ec
    74c0:	mvnvs	r4, fp, lsr r6
    74c4:	ldmdavs	r8, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    74c8:			; <UNDEFINED> instruction: 0xf7fb9301
    74cc:	blls	82c24 <wprintw@plt+0x7f7cc>
    74d0:	ldrb	r6, [r8, r0, ror #3]
    74d4:	andeq	sl, r3, r2, lsl #11
    74d8:	andeq	r0, r0, r4, lsr #12
    74dc:	andeq	r0, r0, r0, lsl #6
    74e0:	andeq	r0, r0, r4, lsr #11
    74e4:	blmi	33490c <wprintw@plt+0x3314b4>
    74e8:	ldrbtmi	r4, [fp], #-2572	; 0xfffff5f4
    74ec:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    74f0:	ldmvs	r2, {r1, r3, r4, r8, fp, sp, lr}^
    74f4:	pop	{r1, r5, r8, ip, sp, pc}
    74f8:	andcs	r4, r0, r8
    74fc:	svclt	0x008ef7ff
    7500:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr}
    7504:	stmdbmi	r6, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    7508:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    750c:	mrrc	7, 15, pc, r4, cr11	; <UNPREDICTABLE>
    7510:			; <UNDEFINED> instruction: 0x4008e8bd
    7514:	mcrlt	0, 2, pc, cr4, cr6, {0}	; <UNPREDICTABLE>
    7518:			; <UNDEFINED> instruction: 0x0003a4be
    751c:	andeq	r0, r0, r0, lsl #6
    7520:	andeq	r3, r2, lr, ror #4
    7524:	mrcmi	5, 0, fp, cr11, cr0, {3}
    7528:	ldrbtmi	r4, [lr], #-2843	; 0xfffff4e5
    752c:	stmdavs	r3!, {r2, r4, r5, r6, r7, fp, ip, lr}
    7530:	blvs	6619a0 <wprintw@plt+0x65e548>
    7534:	teqlt	r5, #9764864	; 0x950000
    7538:	andle	r4, sp, sl, lsl #5
    753c:	ldmdavs	r5, {r3, r8, r9, ip, sp, pc}
    7540:			; <UNDEFINED> instruction: 0x5c6969d9
    7544:	ldmdbmi	r5, {r0, r3, r4, r5, r8, fp, ip, sp, pc}
    7548:	ldmdapl	r3!, {r0, r2, r3, r4, r7, fp, sp, lr}^
    754c:	subseq	r6, fp, fp, lsl r8
    7550:	adcmi	sp, sl, #79691776	; 0x4c00000
    7554:	ldcllt	0, cr13, [r0, #-16]!
    7558:	ldmibvs	r9, {r0, r2, r3, r4, r6, r8, r9, fp, sp, lr}^
    755c:	mvnle	r4, sp, lsl #5
    7560:	andcs	r4, r5, #245760	; 0x3c000
    7564:	ldrbtmi	r2, [r9], #-0
    7568:	stc	7, cr15, [r6], #-1004	; 0xfffffc14
    756c:	mrc2	0, 0, pc, cr8, cr6, {0}
    7570:	movwcs	r6, #2082	; 0x822
    7574:	tstvs	r3, #24, 12	; 0x1800000
    7578:	stmiavs	fp!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    757c:	smlalle	r4, pc, sl, r2	; <UNPREDICTABLE>
    7580:	andcs	fp, r1, r0, ror sp
    7584:	ldmdavs	r5, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    7588:	stccs	8, cr7, [r0, #-180]	; 0xffffff4c
    758c:	stmdbcs	r0, {r2, r4, r6, r7, r8, ip, lr, pc}
    7590:	ubfx	sp, r2, #3, #6
    7594:	andeq	sl, r3, lr, ror r4
    7598:	andeq	r0, r0, r0, lsl #6
    759c:	andeq	r0, r0, r4, lsr #11
    75a0:	andeq	r3, r2, r2, lsl r2
    75a4:	tstcs	r0, r8, lsl #10
    75a8:	bmi	29a1d4 <wprintw@plt+0x296d7c>
    75ac:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    75b0:	ldmibvs	r8, {r0, r1, r3, r4, fp, sp, lr}^
    75b4:	bne	1020220 <wprintw@plt+0x101cdc8>
    75b8:	andcs	fp, r1, r8, lsl pc
    75bc:			; <UNDEFINED> instruction: 0xffb2f7ff
    75c0:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
    75c4:			; <UNDEFINED> instruction: 0x4008e8bd
    75c8:			; <UNDEFINED> instruction: 0xf7ff2001
    75cc:	svclt	0x0000bf27
    75d0:	strdeq	sl, [r3], -ip
    75d4:	andeq	r0, r0, r0, lsl #6
    75d8:	cfldr32mi	mvfx11, [fp], {56}	; 0x38
    75dc:	ldrbtmi	r4, [ip], #-2843	; 0xfffff4e5
    75e0:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    75e4:	andvs	pc, r0, r0, lsl r4	; <UNPREDICTABLE>
    75e8:	blmi	67b608 <wprintw@plt+0x6781b0>
    75ec:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    75f0:	blx	fec22258 <wprintw@plt+0xfec1ee00>
    75f4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    75f8:			; <UNDEFINED> instruction: 0xff94f7ff
    75fc:	blmi	534244 <wprintw@plt+0x530dec>
    7600:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    7604:	bcs	3a2a74 <wprintw@plt+0x39f61c>
    7608:	bmi	4bba20 <wprintw@plt+0x4b85c8>
    760c:	ldmdavc	r1, {r1, r5, r7, fp, ip, lr}
    7610:	and	fp, r1, r1, asr #18
    7614:	stmiapl	r2!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    7618:	andcs	r2, lr, r0, lsl #2
    761c:			; <UNDEFINED> instruction: 0xf0117011
    7620:	stmdavs	fp!, {r0, r1, r3, r8, fp, ip, sp, lr, pc}
    7624:	movwcs	r6, #2841	; 0xb19
    7628:			; <UNDEFINED> instruction: 0x461a4618
    762c:	svclt	0x00181ac9
    7630:			; <UNDEFINED> instruction: 0xf7ff2101
    7634:	andcs	pc, lr, r9, lsr #28
    7638:	blx	ffcc3686 <wprintw@plt+0xffcc022e>
    763c:	ldrhtmi	lr, [r8], -sp
    7640:	stclt	0, cr15, [lr, #84]!	; 0x54
    7644:	svclt	0x0000bd38
    7648:	andeq	sl, r3, sl, asr #7
    764c:	andeq	r0, r0, r4, lsr #11
    7650:	andeq	r0, r0, r0, lsl #6
    7654:	andeq	r0, r0, r0, ror r5
    7658:	ldrbmi	lr, [r0, sp, lsr #18]!
    765c:			; <UNDEFINED> instruction: 0xf8df2300
    7660:			; <UNDEFINED> instruction: 0x461a9074
    7664:	andcs	r4, r1, ip, lsl r9
    7668:			; <UNDEFINED> instruction: 0xf85944f9
    766c:	stmdavs	ip!, {r0, ip, lr}
    7670:	ldrsbthi	pc, [r0], -r4	; <UNPREDICTABLE>
    7674:			; <UNDEFINED> instruction: 0x7603e9d4
    7678:			; <UNDEFINED> instruction: 0x0103ebb8
    767c:			; <UNDEFINED> instruction: 0xa018f8d4
    7680:	svclt	0x001869e4
    7684:	ldmdavs	pc!, {r0, r8, sp}^	; <UNPREDICTABLE>
    7688:			; <UNDEFINED> instruction: 0xf7ff6876
    768c:			; <UNDEFINED> instruction: 0xf1b8fdfd
    7690:	andsle	r0, r4, r0, lsl #30
    7694:			; <UNDEFINED> instruction: 0xf8d54638
    7698:			; <UNDEFINED> instruction: 0xf0148000
    769c:	stmdavs	pc!, {r0, r3, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    76a0:	ldrtmi	r4, [r0], -r3, lsl #12
    76a4:	andcc	pc, ip, r8, asr #17
    76a8:	andsge	pc, r8, r7, asr #17
    76ac:	mcr2	0, 0, pc, cr0, cr4, {0}	; <UNPREDICTABLE>
    76b0:	andscs	r6, r4, #2818048	; 0x2b0000
    76b4:	bicsvs	r6, ip, r8, lsr r1
    76b8:	pop	{r1, r3, r4, r8, sl, sp, lr}
    76bc:	bmi	1e9684 <wprintw@plt+0x1e622c>
    76c0:			; <UNDEFINED> instruction: 0xf859682b
    76c4:			; <UNDEFINED> instruction: 0xf8822002
    76c8:	andscs	r8, r4, #0
    76cc:	pop	{r1, r3, r4, r8, sl, sp, lr}
    76d0:	svclt	0x000087f0
    76d4:	andeq	sl, r3, r0, asr #6
    76d8:	andeq	r0, r0, r0, lsl #6
    76dc:	strdeq	r0, [r0], -r4
    76e0:	bmi	71a354 <wprintw@plt+0x716efc>
    76e4:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    76e8:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
    76ec:	ldmvs	r0, {r0, r4, r8, fp, sp, lr}
    76f0:	andsle	r4, r8, r1, lsl #5
    76f4:	ldmdbpl	fp, {r3, r4, sl, fp, lr}
    76f8:	subseq	r6, fp, fp, lsl r8
    76fc:	stmvs	fp, {r1, sl, ip, lr, pc}
    7700:	mulsle	r5, r8, r2
    7704:	andcs	r2, pc, r0, lsl #2
    7708:			; <UNDEFINED> instruction: 0xf896f011
    770c:	ldrmi	r2, [r8], -r0, lsl #6
    7710:	andcs	r4, r1, #26214400	; 0x1900000
    7714:	ldc2	7, cr15, [r8, #1020]!	; 0x3fc
    7718:			; <UNDEFINED> instruction: 0xf011200f
    771c:	pop	{r0, r7, r8, r9, fp, ip, sp, lr, pc}
    7720:			; <UNDEFINED> instruction: 0xf0154010
    7724:	stmdavs	ip, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, pc}
    7728:	stccs	8, cr7, [r0], {36}	; 0x24
    772c:	and	sp, r4, r2, ror #3
    7730:	ldmibvs	r3, {r0, r3, fp, sp, lr}^
    7734:	blcs	1ea68 <wprintw@plt+0x1b610>
    7738:	stmdbmi	r8, {r2, r5, r6, r7, r8, ip, lr, pc}
    773c:	andcs	r2, r0, r5, lsl #4
    7740:			; <UNDEFINED> instruction: 0xf7fb4479
    7744:	pop	{r1, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    7748:			; <UNDEFINED> instruction: 0xf0164010
    774c:	svclt	0x0000bd29
    7750:	andeq	sl, r3, r4, asr #5
    7754:	andeq	r0, r0, r0, lsl #6
    7758:	andeq	r0, r0, r4, lsr #11
    775c:	andeq	r3, r2, r8, lsr r0
    7760:	cfldr32mi	mvfx11, [fp], {248}	; 0xf8
    7764:	ldrbtmi	r4, [ip], #-2587	; 0xfffff5e5
    7768:	stmiapl	r2!, {r0, r1, r3, r4, r8, r9, fp, lr}
    776c:	ldmdavs	r0, {r0, r2, r5, r6, r7, fp, ip, lr}
    7770:			; <UNDEFINED> instruction: 0xf410682e
    7774:	andle	r6, r6, r0
    7778:	stmiapl	r3!, {r3, r4, r8, r9, fp, lr}^
    777c:	blvs	6217f0 <wprintw@plt+0x61e398>
    7780:			; <UNDEFINED> instruction: 0xf080fab0
    7784:			; <UNDEFINED> instruction: 0xf7ff0940
    7788:	movwlt	pc, #3789	; 0xecd	; <UNPREDICTABLE>
    778c:	stmiapl	r7!, {r0, r1, r4, r8, r9, fp, lr}^
    7790:	ldcvs	8, cr6, [sl, #-236]	; 0xffffff14
    7794:	tstle	r3, sp, lsl #20
    7798:	stmiapl	r2!, {r0, r4, r9, fp, lr}
    779c:	stmdblt	r2!, {r1, r4, fp, ip, sp, lr}
    77a0:	andcs	r2, sp, r0, lsl #2
    77a4:			; <UNDEFINED> instruction: 0xf848f011
    77a8:	ldcvs	8, cr6, [ip], {59}	; 0x3b
    77ac:	blvs	64ffb4 <wprintw@plt+0x64cb5c>
    77b0:	movwcs	r4, #5648	; 0x1610
    77b4:	bvs	90e1e0 <wprintw@plt+0x90ad88>
    77b8:	tstcs	r1, r8, lsl pc
    77bc:			; <UNDEFINED> instruction: 0xf7ff602c
    77c0:	andcs	pc, sp, r3, ror #26
    77c4:	blx	b43812 <wprintw@plt+0xb403ba>
    77c8:	stc2l	0, cr15, [sl], #84	; 0x54
    77cc:	ldcllt	0, cr6, [r8, #184]!	; 0xb8
    77d0:	andeq	sl, r3, r2, asr #4
    77d4:	andeq	r0, r0, r4, lsr #11
    77d8:	andeq	r0, r0, r4, lsr #12
    77dc:	andeq	r0, r0, r0, lsl #6
    77e0:	andeq	r0, r0, r0, ror r5
    77e4:	bmi	25a40c <wprintw@plt+0x256fb4>
    77e8:	ldmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    77ec:	blvs	4a183c <wprintw@plt+0x49e3e4>
    77f0:	bmi	1f3c80 <wprintw@plt+0x1f0828>
    77f4:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}^
    77f8:	strle	r0, [r2], #-1307	; 0xfffffae5
    77fc:			; <UNDEFINED> instruction: 0xf7ff2003
    7800:			; <UNDEFINED> instruction: 0xf7ffba5b
    7804:	svclt	0x0000bfad
    7808:	andeq	sl, r3, r0, asr #3
    780c:	andeq	r0, r0, r0, lsl #6
    7810:	andeq	r0, r0, r4, lsr #11
    7814:	strlt	r4, [r8, #-2575]	; 0xfffff5f1
    7818:	blmi	3d8a08 <wprintw@plt+0x3d55b0>
    781c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7820:			; <UNDEFINED> instruction: 0xb1216b19
    7824:	ldmdapl	r2, {r0, r2, r3, r8, fp, lr}^
    7828:	ldreq	r6, [r2, #-2130]	; 0xfffff7ae
    782c:	ldmdbvs	r9, {r1, r2, r3, sl, ip, lr, pc}
    7830:	addsmi	r6, r1, #5898240	; 0x5a0000
    7834:			; <UNDEFINED> instruction: 0xf008d006
    7838:	pop	{r0, r1, r3, r5, sl, fp, ip, sp, lr, pc}
    783c:	andcs	r4, r2, r8
    7840:	blt	ec5844 <wprintw@plt+0xec23ec>
    7844:	blcs	21fb8 <wprintw@plt+0x1eb60>
    7848:	stfltd	f5, [r8, #-980]	; 0xfffffc2c
    784c:			; <UNDEFINED> instruction: 0x4008e8bd
    7850:	svclt	0x0086f7ff
    7854:	muleq	r3, r0, r1
    7858:	andeq	r0, r0, r0, lsl #6
    785c:	andeq	r0, r0, r4, lsr #11
    7860:	mvnsmi	lr, sp, lsr #18
    7864:	blmi	91a8f8 <wprintw@plt+0x9174a0>
    7868:	stmiapl	r6!, {r2, r3, r4, r5, r6, sl, lr}^
    786c:	stmdacs	r0, {r4, r5, fp, sp, lr}
    7870:	blmi	8bb950 <wprintw@plt+0x8b84f8>
    7874:	andscs	r2, r0, r0, lsl #2
    7878:	ldmdavs	fp!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
    787c:			; <UNDEFINED> instruction: 0xf8d3691b
    7880:			; <UNDEFINED> instruction: 0xf0108004
    7884:	blmi	7c77f0 <wprintw@plt+0x7c4398>
    7888:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}^
    788c:	streq	pc, [r1, #-21]	; 0xffffffeb
    7890:	ldmdavs	r0!, {r1, r2, r3, r4, r8, ip, lr, pc}
    7894:	stc2l	0, cr15, [r8], #32
    7898:	blx	ff24589e <wprintw@plt+0xff242446>
    789c:			; <UNDEFINED> instruction: 0xf0112010
    78a0:			; <UNDEFINED> instruction: 0x4629fabf
    78a4:			; <UNDEFINED> instruction: 0xf0184640
    78a8:	tstlt	r8, pc, asr r9	; <UNPREDICTABLE>
    78ac:	andcs	r4, r0, #21504	; 0x5400
    78b0:	andsvc	r5, sl, r3, ror #17
    78b4:			; <UNDEFINED> instruction: 0xf014683d
    78b8:	eorvs	pc, r8, #261120	; 0x3fc00
    78bc:	stc2l	0, cr15, [r2]
    78c0:	stc2l	0, cr15, [lr], #-84	; 0xffffffac
    78c4:	andcs	r4, r1, #16, 22	; 0x4000
    78c8:	andsvc	r5, sl, r3, ror #17
    78cc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    78d0:	blx	ffcc392a <wprintw@plt+0xffcc04d2>
    78d4:	ldmdbvs	r9, {r0, r1, r3, r4, r5, fp, sp, lr}
    78d8:			; <UNDEFINED> instruction: 0xf9c2f018
    78dc:	ldrb	r4, [r8, r5, lsl #12]
    78e0:	andcs	r4, r5, #163840	; 0x28000
    78e4:			; <UNDEFINED> instruction: 0xf7fb4479
    78e8:	pop	{r3, r5, r6, r9, fp, sp, lr, pc}
    78ec:			; <UNDEFINED> instruction: 0xf01641f0
    78f0:	svclt	0x0000bc57
    78f4:	andeq	sl, r3, r0, asr #2
    78f8:	andeq	r0, r0, r4, lsr #12
    78fc:	andeq	r0, r0, r0, lsl #6
    7900:	andeq	r0, r0, r4, lsr #11
    7904:	strdeq	r0, [r0], -r4
    7908:	andeq	r0, r0, r4, lsl #12
    790c:	andeq	r2, r2, r4, lsr #29
    7910:	addslt	fp, pc, r0, lsr r5	; <UNPREDICTABLE>
    7914:	bge	a1950 <wprintw@plt+0x9e4f8>
    7918:	blmi	8d9da8 <wprintw@plt+0x8d6950>
    791c:	ldrbtmi	r6, [r9], #-2052	; 0xfffff7fc
    7920:	andcs	r9, r3, r1, lsl #4
    7924:	strtmi	r5, [r1], -fp, asr #17
    7928:	tstls	sp, #1769472	; 0x1b0000
    792c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7930:	ldc	7, cr15, [r6, #-1004]!	; 0xfffffc14
    7934:	andcc	r9, r1, r1, lsl #20
    7938:	blls	1bb954 <wprintw@plt+0x1b84fc>
    793c:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    7940:	svcmi	0x0080f5b3
    7944:			; <UNDEFINED> instruction: 0x4629d019
    7948:			; <UNDEFINED> instruction: 0xf7fb2003
    794c:	andcc	lr, r1, sl, lsr #26
    7950:	blls	1bb96c <wprintw@plt+0x1b8514>
    7954:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    7958:	svcmi	0x0080f5b3
    795c:			; <UNDEFINED> instruction: 0x4629d01d
    7960:			; <UNDEFINED> instruction: 0xf7fe4620
    7964:	bmi	486bd0 <wprintw@plt+0x483778>
    7968:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    796c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7970:	subsmi	r9, sl, sp, lsl fp
    7974:	andslt	sp, pc, r3, lsl r1	; <UNPREDICTABLE>
    7978:			; <UNDEFINED> instruction: 0x4629bd30
    797c:			; <UNDEFINED> instruction: 0xf7fb2003
    7980:	mcrrne	13, 1, lr, r3, cr0
    7984:	blls	1bbd48 <wprintw@plt+0x1b88f0>
    7988:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    798c:	svcmi	0x0080f5b3
    7990:			; <UNDEFINED> instruction: 0xf04fbf18
    7994:	strdle	r3, [r6, #15]!
    7998:	andcs	lr, r1, r1, ror #15
    799c:			; <UNDEFINED> instruction: 0xf7fbe7e3
    79a0:	svclt	0x0000ea1e
    79a4:	andeq	sl, r3, sl, lsl #1
    79a8:	andeq	r0, r0, ip, ror #6
    79ac:	andeq	sl, r3, lr, lsr r0
    79b0:	blmi	fda2b0 <wprintw@plt+0xfd6e58>
    79b4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    79b8:	ldmpl	r3, {r0, r1, r2, r3, r4, r7, ip, sp, pc}^
    79bc:	ldmdavs	fp, {r0, r2, r3, r4, r5, r8, sl, fp, lr}
    79c0:			; <UNDEFINED> instruction: 0xf04f931d
    79c4:			; <UNDEFINED> instruction: 0xf0140300
    79c8:	ldrbtmi	pc, [sp], #-2677	; 0xfffff58b	; <UNPREDICTABLE>
    79cc:			; <UNDEFINED> instruction: 0xf7fb4606
    79d0:	bge	c25f8 <wprintw@plt+0xbf1a0>
    79d4:	andcs	r4, r3, r4, lsl #12
    79d8:			; <UNDEFINED> instruction: 0xf7fb4621
    79dc:	andcc	lr, r1, r2, ror #25
    79e0:	blls	1bbaa8 <wprintw@plt+0x1b8650>
    79e4:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    79e8:	svcmi	0x0080f5b3
    79ec:	ldmdbmi	r2!, {r0, r3, r4, ip, lr, pc}
    79f0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    79f4:	strmi	r2, [r5], -r0
    79f8:	ldmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    79fc:	strmi	r4, [r1], -r2, lsr #12
    7a00:			; <UNDEFINED> instruction: 0xf0152003
    7a04:	ldrtmi	pc, [r0], -sp, lsl #24	; <UNPREDICTABLE>
    7a08:	ldmdb	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7a0c:	blmi	a1a2c0 <wprintw@plt+0xa16e68>
    7a10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7a14:	blls	761a84 <wprintw@plt+0x75e62c>
    7a18:	qdaddle	r4, sl, r4
    7a1c:	andslt	r4, pc, r8, lsr #12
    7a20:	strdcs	fp, [r1, -r0]
    7a24:			; <UNDEFINED> instruction: 0xf7fb4620
    7a28:	ldrdcc	lr, [r1], -r2
    7a2c:	blmi	93bac8 <wprintw@plt+0x938670>
    7a30:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}^
    7a34:	strle	r0, [r3, #-1874]	; 0xfffff8ae
    7a38:			; <UNDEFINED> instruction: 0xf015681d
    7a3c:	eorle	r0, r0, r0, lsl #11
    7a40:	strb	r2, [r0, r1, lsl #10]!
    7a44:	bl	1145a38 <wprintw@plt+0x11425e0>
    7a48:	stmdavs	r3, {r0, r2, r9, sp}
    7a4c:	blcs	99270 <wprintw@plt+0x95e18>
    7a50:	ldmdbmi	ip, {r4, ip, lr, pc}
    7a54:	strmi	r2, [r5], -r0
    7a58:			; <UNDEFINED> instruction: 0xf7fb4479
    7a5c:	andls	lr, r1, lr, lsr #19
    7a60:			; <UNDEFINED> instruction: 0xf7fb6838
    7a64:	stmdbls	r1, {r2, r3, r5, r7, r9, fp, sp, lr, pc}
    7a68:	strmi	r4, [r3], -r2, lsr #12
    7a6c:			; <UNDEFINED> instruction: 0xf0152003
    7a70:			; <UNDEFINED> instruction: 0xe7c8fbd7
    7a74:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
    7a78:	ldmdbmi	r4, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    7a7c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    7a80:			; <UNDEFINED> instruction: 0x2102e7b8
    7a84:			; <UNDEFINED> instruction: 0xf7fb4620
    7a88:	stmdacs	r0, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
    7a8c:	ldmdbmi	r0, {r3, r4, r6, r7, r9, fp, ip, lr, pc}
    7a90:	strtmi	r2, [r8], -r5, lsl #4
    7a94:			; <UNDEFINED> instruction: 0xf7fb4479
    7a98:			; <UNDEFINED> instruction: 0x4622e990
    7a9c:	andcs	r4, r2, r1, lsl #12
    7aa0:	blx	fefc3afe <wprintw@plt+0xfefc06a6>
    7aa4:			; <UNDEFINED> instruction: 0xf7fbe7af
    7aa8:	svclt	0x0000e99a
    7aac:	strdeq	r9, [r3], -r4
    7ab0:	andeq	r0, r0, ip, ror #6
    7ab4:	ldrdeq	r9, [r3], -lr
    7ab8:	ldrdeq	r2, [r2], -sl
    7abc:	muleq	r3, r8, pc	; <UNPREDICTABLE>
    7ac0:	andeq	r0, r0, r4, lsr #11
    7ac4:	andeq	r2, r2, r4, ror #26
    7ac8:	andeq	r2, r2, r6, lsr #26
    7acc:	andeq	r2, r2, lr, ror #26
    7ad0:	andeq	r2, r2, r4, ror sp
    7ad4:	strdcs	fp, [r8], #-88	; 0xffffffa8	; <UNPREDICTABLE>
    7ad8:			; <UNDEFINED> instruction: 0xf978f014
    7adc:	blmi	adaf8c <wprintw@plt+0xad7b34>
    7ae0:	stmiapl	lr!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    7ae4:			; <UNDEFINED> instruction: 0x46046833
    7ae8:	suble	r2, r7, r0, lsl #22
    7aec:	stmdbmi	r8!, {r1, r3, r4, r9, sl, fp, sp, lr}
    7af0:	tstcs	r8, #192, 18	; 0x300000
    7af4:	vnmlsvs.f32	s8, s16, s15
    7af8:	ldrvs	r6, [ip], -r4, asr #12
    7afc:	stmiapl	r9!, {r3, r5, r6, fp, ip, lr}
    7b00:	stmdavs	r2, {r0, r2, r5, r8, r9, fp, lr}
    7b04:	addsvs	r6, r1, r9, lsl #16
    7b08:	ldmdavc	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    7b0c:	teqle	r1, r0, lsl #22
    7b10:	andcs	r4, r1, #34816	; 0x8800
    7b14:	andsvc	r5, sl, fp, ror #17
    7b18:	eorsvs	r4, r4, r1, lsr #26
    7b1c:			; <UNDEFINED> instruction: 0x4628447d
    7b20:			; <UNDEFINED> instruction: 0xf9c8f014
    7b24:			; <UNDEFINED> instruction: 0x46036837
    7b28:	eorvs	r2, r3, r0
    7b2c:			; <UNDEFINED> instruction: 0xf0082414
    7b30:	ldmdavs	r3!, {r0, r5, r8, r9, fp, ip, sp, lr, pc}
    7b34:	strtmi	r4, [r8], -r2, lsl #12
    7b38:	ldmdavs	sp, {r1, r3, r4, r5, r6, sp, lr}^
    7b3c:			; <UNDEFINED> instruction: 0xf9baf014
    7b40:	andcs	r6, r0, #3342336	; 0x330000
    7b44:	eorvs	r6, r8, r9, asr r8
    7b48:	bicsvs	r6, sl, ip, lsl r5
    7b4c:	stmib	r3, {r0, r3, r4, r7, sp, lr}^
    7b50:	stmib	r3, {r0, r1, r8, ip}^
    7b54:	stmib	r3, {r3, r9, sp}^
    7b58:			; <UNDEFINED> instruction: 0xf8832205
    7b5c:	stmib	r3, {r2, r4, r6, sp}^
    7b60:	bicsvs	r2, sl, #-1342177280	; 0xb0000000
    7b64:	andscs	lr, r1, #3194880	; 0x30c000
    7b68:	addsvs	r6, sl, #-637534208	; 0xda000000
    7b6c:	stmib	r3, {r1, r3, r4, sl, sp, lr}^
    7b70:	lfmlt	f2, 2, [r8, #88]!	; 0x58
    7b74:	stmiapl	fp!, {r0, r3, r8, r9, fp, lr}^
    7b78:	bfi	r7, sl, (invalid: 16:12)
    7b7c:	stmib	r0, {r0, r3, r8, r9, fp, lr}^
    7b80:	stmiapl	fp!, {r3, r4}^
    7b84:	bfi	r6, r8, #0, #8
    7b88:	andeq	r9, r3, r8, asr #29
    7b8c:	andeq	r0, r0, r0, lsl #6
    7b90:	andeq	r0, r0, r0, asr #10
    7b94:	andeq	r0, r0, ip, asr #11
    7b98:	andeq	r0, r0, r0, asr r6
    7b9c:	andeq	r0, r0, r8, lsr r3
    7ba0:	andeq	r4, r2, ip, asr #30
    7ba4:	ldrdeq	r0, [r0], -r8
    7ba8:	addlt	fp, r3, r0, lsr r5
    7bac:			; <UNDEFINED> instruction: 0xf7fb4604
    7bb0:	stmdacs	r0, {r1, r5, r8, fp, sp, lr, pc}
    7bb4:	andcs	sp, r1, r2, lsl #22
    7bb8:	ldclt	0, cr11, [r0, #-12]!
    7bbc:	b	fe245bb0 <wprintw@plt+0xfe242758>
    7bc0:	strmi	r6, [r5], -r3, lsl #16
    7bc4:	rscsle	r2, r6, r2, lsl #22
    7bc8:	andcs	r4, r5, #147456	; 0x24000
    7bcc:	ldrbtmi	r2, [r9], #-0
    7bd0:	ldm	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7bd4:	stmdavs	r8!, {r0, ip, pc}
    7bd8:	ldmib	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7bdc:	strtmi	r9, [r2], -r1, lsl #18
    7be0:	andcs	r4, r2, r3, lsl #12
    7be4:	blx	743c42 <wprintw@plt+0x7407ea>
    7be8:	rscscc	pc, pc, pc, asr #32
    7bec:	ldclt	0, cr11, [r0, #-12]!
    7bf0:	andeq	r2, r2, sl, asr ip
    7bf4:	svcmi	0x00f0e92d
    7bf8:	blmi	fe633ea4 <wprintw@plt+0xfe630a4c>
    7bfc:	andls	r4, r3, #136, 12	; 0x8800000
    7c00:	bmi	fe5d9424 <wprintw@plt+0xfe5d5fcc>
    7c04:	subsls	pc, ip, #14614528	; 0xdf0000
    7c08:	ldrbtmi	r4, [r9], #1146	; 0x47a
    7c0c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7c10:			; <UNDEFINED> instruction: 0xf04f9327
    7c14:			; <UNDEFINED> instruction: 0xf7fb0300
    7c18:			; <UNDEFINED> instruction: 0x4604ea1c
    7c1c:	stmdb	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c20:	ldmda	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c24:	stmdacs	r0, {r0, r2, r9, sl, lr}
    7c28:	rschi	pc, r0, r0
    7c2c:	bleq	1f44068 <wprintw@plt+0x1f40c10>
    7c30:			; <UNDEFINED> instruction: 0x4658211f
    7c34:	ldmdb	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c38:	ble	251c40 <wprintw@plt+0x24e7e8>
    7c3c:	b	1245c30 <wprintw@plt+0x12427d8>
    7c40:	strmi	r6, [r6], -r3, lsl #16
    7c44:			; <UNDEFINED> instruction: 0xf0402b24
    7c48:	movwcs	r8, #220	; 0xdc
    7c4c:	addscc	pc, fp, sp, lsl #17
    7c50:	ldrtmi	sl, [r9], -r4, lsl #20
    7c54:			; <UNDEFINED> instruction: 0xf7fb2003
    7c58:	andcc	lr, r1, r4, lsr #23
    7c5c:	adchi	pc, sl, r0, asr #32
    7c60:	vqdmulh.s<illegal width 8>	d20, d16, d1
    7c64:	vmax.s8	q10, q0, <illegal reg q0.5>
    7c68:	vst4.<illegal width 64>	{d20,d22,d24,d26}, [pc], r1
    7c6c:			; <UNDEFINED> instruction: 0x463872db
    7c70:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    7c74:			; <UNDEFINED> instruction: 0xf413681b
    7c78:	svclt	0x00182f00
    7c7c:			; <UNDEFINED> instruction: 0xf7fb4631
    7c80:	vmlsne.f16	s28, s12, s5	; <UNPREDICTABLE>
    7c84:	addshi	pc, lr, r0, asr #5
    7c88:	ldrbtmi	r4, [r9], #-2424	; 0xfffff688
    7c8c:	svc	0x0070f7fa
    7c90:	stmdacs	r0, {r1, r7, r9, sl, lr}
    7c94:	sbchi	pc, sl, r0
    7c98:	addvs	pc, r0, pc, asr #8
    7c9c:			; <UNDEFINED> instruction: 0xf896f014
    7ca0:	addvs	pc, r0, #1325400064	; 0x4f000000
    7ca4:	strmi	r2, [r6], -r0, lsl #2
    7ca8:	b	11c5c9c <wprintw@plt+0x11c2844>
    7cac:	rsbcs	r4, r2, r0, ror sl
    7cb0:	teqcs	r0, #112, 18	; 0x1c0000
    7cb4:	ldrbtmi	r7, [sl], #-48	; 0xffffffd0
    7cb8:	ldrbtmi	r7, [r9], #-115	; 0xffffff8d
    7cbc:	mvnscc	pc, #79	; 0x4f
    7cc0:	tstls	r0, r1, lsl #4
    7cc4:	tstcs	sl, r1, lsl #4
    7cc8:			; <UNDEFINED> instruction: 0xf7fb1cb0
    7ccc:	rsbmi	lr, r0, #172, 22	; 0x2b000
    7cd0:	mvnseq	pc, r4, lsl #2
    7cd4:	sbclt	fp, r0, #536870926	; 0x2000000e
    7cd8:	cmnmi	pc, #4, 10	; 0x1000000	; <UNPREDICTABLE>
    7cdc:	submi	fp, r2, #88, 30	; 0x160
    7ce0:			; <UNDEFINED> instruction: 0x0124ea11
    7ce4:	qasxmi	fp, r1, r8
    7ce8:			; <UNDEFINED> instruction: 0x763233ff
    7cec:	andscs	r1, r0, #-1879048192	; 0x90000000
    7cf0:	mcreq	1, 0, pc, cr0, cr1, {6}	; <UNPREDICTABLE>
    7cf4:	ldfnep	f7, [pc], #16	; 7d0c <wprintw@plt+0x48b4>
    7cf8:			; <UNDEFINED> instruction: 0xf50cb2c9
    7cfc:	blx	17daf00 <wprintw@plt+0x17d7aa8>
    7d00:			; <UNDEFINED> instruction: 0xf106fe8e
    7d04:	svclt	0x0058001c
    7d08:	smlabteq	r0, lr, r1, pc	; <UNPREDICTABLE>
    7d0c:			; <UNDEFINED> instruction: 0x0324ea13
    7d10:	qasxmi	fp, r3, r8
    7d14:	tstmi	r3, r1, ror r6
    7d18:	sbcslt	r4, fp, #-1879048187	; 0x90000005
    7d1c:	svclt	0x0058b2c9
    7d20:	b	d18654 <wprintw@plt+0xd151fc>
    7d24:	svclt	0x00280424
    7d28:	ldrtvc	r4, [r3], r4, ror #12
    7d2c:	ldrbtvc	r1, [r4], r4, lsr #12
    7d30:			; <UNDEFINED> instruction: 0xf7fb6829
    7d34:			; <UNDEFINED> instruction: 0x4659ea16
    7d38:			; <UNDEFINED> instruction: 0xf1062220
    7d3c:			; <UNDEFINED> instruction: 0xf7fb0044
    7d40:			; <UNDEFINED> instruction: 0x4641ea10
    7d44:	subvc	pc, r0, #1325400064	; 0x4f000000
    7d48:	rsbeq	pc, ip, r6, lsl #2
    7d4c:	b	245d40 <wprintw@plt+0x2428e8>
    7d50:			; <UNDEFINED> instruction: 0xf44f9b03
    7d54:	smlabbcs	r1, r0, r2, r6
    7d58:	ldrtmi	r2, [r0], -r0, lsl #22
    7d5c:	cmpcs	r5, #20, 30	; 0x50
    7d60:			; <UNDEFINED> instruction: 0xf8862300
    7d64:	ldrbmi	r3, [r3], -pc, ror #7
    7d68:	ldm	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d6c:	ldrtmi	r4, [r0], -r4, lsl #12
    7d70:	svc	0x00c0f7fa
    7d74:			; <UNDEFINED> instruction: 0xf7fb4650
    7d78:			; <UNDEFINED> instruction: 0xf5b4ea38
    7d7c:	svclt	0x002c6f80
    7d80:	strcs	r2, [r1], #-1024	; 0xfffffc00
    7d84:	svccc	0x00fff1b0
    7d88:			; <UNDEFINED> instruction: 0xf044bf08
    7d8c:	cfstrscs	mvf0, [r0], {1}
    7d90:	blmi	e7c2b8 <wprintw@plt+0xe78e60>
    7d94:			; <UNDEFINED> instruction: 0xf8592001
    7d98:	ldmdavs	fp, {r0, r1, ip, sp}
    7d9c:	bmi	de0e20 <wprintw@plt+0xddd9c8>
    7da0:	ldrbtmi	r4, [sl], #-2862	; 0xfffff4d2
    7da4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7da8:	subsmi	r9, sl, r7, lsr #22
    7dac:	eorlt	sp, r9, r4, asr r1
    7db0:	svchi	0x00f0e8bd
    7db4:			; <UNDEFINED> instruction: 0xf7ff4638
    7db8:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    7dbc:	svcge	0x0050f6bf
    7dc0:	strb	r2, [ip, r0]!
    7dc4:	andcs	r4, r5, #753664	; 0xb8000
    7dc8:	andcs	r4, r0, r9, ror r4
    7dcc:	svc	0x00f4f7fa
    7dd0:			; <UNDEFINED> instruction: 0xf7fb9003
    7dd4:	stmdavs	r0, {r1, r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    7dd8:	ldm	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ddc:	ldrtmi	r9, [sl], -r3, lsl #18
    7de0:	andcs	r4, r2, r3, lsl #12
    7de4:	blx	743e40 <wprintw@plt+0x7409e8>
    7de8:	ldrb	r2, [r8, r0]
    7dec:	andcs	r4, r5, #606208	; 0x94000
    7df0:			; <UNDEFINED> instruction: 0xf7fa4479
    7df4:	strmi	lr, [r1], -r2, ror #31
    7df8:			; <UNDEFINED> instruction: 0xf0152002
    7dfc:			; <UNDEFINED> instruction: 0x4628fa11
    7e00:	stmdbmi	r1!, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    7e04:	andcs	r2, r0, r5, lsl #4
    7e08:			; <UNDEFINED> instruction: 0xf7fa4479
    7e0c:	ldrdls	lr, [r3], -r6
    7e10:			; <UNDEFINED> instruction: 0xf7fb6830
    7e14:	stmdbls	r3, {r2, r4, r6, r7, fp, sp, lr, pc}
    7e18:	andcs	r4, r2, r2, lsl #12
    7e1c:	blx	43e78 <wprintw@plt+0x40a20>
    7e20:	ldr	r2, [ip, r0]!
    7e24:	andcs	r4, r5, #409600	; 0x64000
    7e28:			; <UNDEFINED> instruction: 0xe7ce4479
    7e2c:	andcs	r4, r5, #24, 18	; 0x60000
    7e30:			; <UNDEFINED> instruction: 0xf7fa4479
    7e34:	andls	lr, r3, r2, asr #31
    7e38:	stmdb	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e3c:			; <UNDEFINED> instruction: 0xf7fb6800
    7e40:	stmdbls	r3, {r1, r2, r3, r4, r5, r7, fp, sp, lr, pc}
    7e44:			; <UNDEFINED> instruction: 0x4603463a
    7e48:			; <UNDEFINED> instruction: 0xf0152002
    7e4c:	ldrtmi	pc, [r0], -r9, ror #19	; <UNPREDICTABLE>
    7e50:	b	ff2c5e44 <wprintw@plt+0xff2c29ec>
    7e54:	sbfx	r4, r0, #12, #3
    7e58:	svc	0x00c0f7fa
    7e5c:	andeq	r0, r0, ip, ror #6
    7e60:	andeq	r9, r3, r0, lsr #27
    7e64:	muleq	r3, lr, sp
    7e68:	andeq	r0, r0, r4, lsr #11
    7e6c:	andeq	r2, r2, lr, lsr #24
    7e70:	andeq	r2, r2, r6, lsl #24
    7e74:	andeq	r2, r2, r6, lsl #24
    7e78:	andeq	r0, r0, r0, lsl #6
    7e7c:	andeq	r9, r3, r6, lsl #24
    7e80:	ldrdeq	r2, [r2], -r0
    7e84:	andeq	r2, r2, r8, asr sl
    7e88:	andeq	r2, r2, r0, ror sl
    7e8c:	andeq	r2, r2, r0, ror sl
    7e90:	andeq	r2, r2, r8, ror #20
    7e94:	blmi	ff71aa08 <wprintw@plt+0xff7175b0>
    7e98:	push	{r1, r3, r4, r5, r6, sl, lr}
    7e9c:	strdlt	r4, [r7], r0	; <UNPREDICTABLE>
    7ea0:	pkhtbmi	r5, r9, r3, asr #17
    7ea4:			; <UNDEFINED> instruction: 0xf8df4605
    7ea8:	ldmdavs	fp, {r2, r5, r6, r8, r9, ip, sp, pc}
    7eac:			; <UNDEFINED> instruction: 0xf04f9325
    7eb0:			; <UNDEFINED> instruction: 0xf0130300
    7eb4:	ldrbtmi	pc, [fp], #4095	; 0xfff	; <UNPREDICTABLE>
    7eb8:	strtmi	r4, [r8], -r7, lsl #12
    7ebc:			; <UNDEFINED> instruction: 0xfffaf013
    7ec0:	strtmi	r4, [r8], -r0, lsl #13
    7ec4:	ldm	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ec8:			; <UNDEFINED> instruction: 0xf8db4604
    7ecc:			; <UNDEFINED> instruction: 0xf7fb0000
    7ed0:			; <UNDEFINED> instruction: 0x4606e8d2
    7ed4:	ldrdeq	pc, [r4], -fp
    7ed8:	stmia	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7edc:	strcc	r4, [r3], #-1076	; 0xfffffbcc
    7ee0:	ldrbtmi	r4, [lr], #-3787	; 0xfffff135
    7ee4:	tstls	r7, r1, lsr #16
    7ee8:			; <UNDEFINED> instruction: 0xf0134608
    7eec:	strmi	pc, [r4], -pc, ror #30
    7ef0:			; <UNDEFINED> instruction: 0xf7fb4638
    7ef4:			; <UNDEFINED> instruction: 0xf8dbe876
    7ef8:	movwls	r3, #24576	; 0x6000
    7efc:	strbmi	r4, [r0], -r2, lsl #13
    7f00:	stmdb	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7f04:	ldrdcc	pc, [r4], -fp
    7f08:	movwgt	pc, #35039	; 0x88df	; <UNPREDICTABLE>
    7f0c:	ldrbtmi	r9, [ip], #2311	; 0x907
    7f10:			; <UNDEFINED> instruction: 0xf8cd9304
    7f14:			; <UNDEFINED> instruction: 0xf04fc000
    7f18:			; <UNDEFINED> instruction: 0xf8cd33ff
    7f1c:	strmi	sl, [r2], -r4
    7f20:	andls	r9, r3, #393216	; 0x60000
    7f24:	andls	r2, r2, r1, lsl #4
    7f28:			; <UNDEFINED> instruction: 0xf7fb4620
    7f2c:			; <UNDEFINED> instruction: 0x4640ea7c
    7f30:	mcr	7, 7, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    7f34:			; <UNDEFINED> instruction: 0xf7fa4638
    7f38:	bge	2c3ab8 <wprintw@plt+0x2c0660>
    7f3c:	svceq	0x0000f1b9
    7f40:	strtmi	sp, [r1], -r8, lsl #2
    7f44:	andls	r2, r6, #3
    7f48:	b	ac5f3c <wprintw@plt+0xac2ae4>
    7f4c:	andcc	r9, r1, r6, lsl #20
    7f50:	sbcshi	pc, sl, r0, asr #32
    7f54:	andcs	r4, r3, r1, lsr #12
    7f58:	b	8c5f4c <wprintw@plt+0x8c2af4>
    7f5c:	tstle	r4, r1
    7f60:	andcs	r4, r0, #42991616	; 0x2900000
    7f64:			; <UNDEFINED> instruction: 0xf7ff4620
    7f68:	cdpne	14, 0, cr15, cr5, cr5, {2}
    7f6c:	sbchi	pc, r8, r0, asr #6
    7f70:	blmi	fe95aa1c <wprintw@plt+0xfe9575c4>
    7f74:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7f78:	blls	961fe8 <wprintw@plt+0x95eb90>
    7f7c:			; <UNDEFINED> instruction: 0xf040405a
    7f80:			; <UNDEFINED> instruction: 0x4628813e
    7f84:	pop	{r0, r1, r2, r5, ip, sp, pc}
    7f88:	strdcs	r8, [r0, -r0]
    7f8c:			; <UNDEFINED> instruction: 0xf7fa4620
    7f90:	mcrne	15, 0, lr, cr7, cr10, {6}
    7f94:	sbcshi	pc, ip, r0, asr #5
    7f98:	addvs	pc, r0, pc, asr #8
    7f9c:			; <UNDEFINED> instruction: 0xff16f013
    7fa0:	addvs	pc, r0, #1325400064	; 0x4f000000
    7fa4:	strmi	r4, [r0], r1, lsl #12
    7fa8:			; <UNDEFINED> instruction: 0xf7fa4638
    7fac:	strmi	lr, [r3], -ip, ror #28
    7fb0:			; <UNDEFINED> instruction: 0x461f4638
    7fb4:	b	645fa8 <wprintw@plt+0x642b50>
    7fb8:	vpmax.f32	q9, q0, <illegal reg q1.5>
    7fbc:			; <UNDEFINED> instruction: 0xf89880b6
    7fc0:	blcs	1893fc8 <wprintw@plt+0x1890b70>
    7fc4:	adcshi	pc, r1, r0, asr #32
    7fc8:	mulcc	r1, r8, r8
    7fcc:			; <UNDEFINED> instruction: 0xf0402b30
    7fd0:	svcmi	0x009280ac
    7fd4:	tsteq	r2, r8, lsl #2	; <UNPREDICTABLE>
    7fd8:			; <UNDEFINED> instruction: 0xf04f220a
    7fdc:	ldrbtmi	r0, [pc], #-2304	; 7fe4 <wprintw@plt+0x4b8c>
    7fe0:	bleq	344404 <wprintw@plt+0x340fac>
    7fe4:			; <UNDEFINED> instruction: 0xf7fb4638
    7fe8:			; <UNDEFINED> instruction: 0xf898e8bc
    7fec:			; <UNDEFINED> instruction: 0xf898a01b
    7ff0:			; <UNDEFINED> instruction: 0xf108c01a
    7ff4:			; <UNDEFINED> instruction: 0xf898011c
    7ff8:	andscs	r3, r0, #25
    7ffc:			; <UNDEFINED> instruction: 0x2c0aeb0c
    8000:	mulsge	r8, r8, r8
    8004:			; <UNDEFINED> instruction: 0xf8874658
    8008:	bl	ec038 <wprintw@plt+0xe8be0>
    800c:	bl	290c44 <wprintw@plt+0x28d7ec>
    8010:			; <UNDEFINED> instruction: 0xf7fb2a03
    8014:	strbmi	lr, [r0], -r6, lsr #17
    8018:	andsls	pc, ip, r7, lsl #17
    801c:	mcr	7, 3, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    8020:			; <UNDEFINED> instruction: 0xf013200b
    8024:	blmi	1fc7b78 <wprintw@plt+0x1fc4720>
    8028:	rscscc	pc, pc, #79	; 0x4f
    802c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    8030:	andge	pc, r0, sp, asr #17
    8034:			; <UNDEFINED> instruction: 0xf7fb4680
    8038:	blmi	1ec21d8 <wprintw@plt+0x1ebed80>
    803c:	ldmdbmi	sl!, {r0, r2, r9, sp}^
    8040:	ldmpl	r3!, {r3, r6, r9, sl, lr}^
    8044:			; <UNDEFINED> instruction: 0xf8834479
    8048:			; <UNDEFINED> instruction: 0xf7fa9000
    804c:	blmi	1e03b2c <wprintw@plt+0x1e006d4>
    8050:	ldmdavs	sl, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    8054:	strmi	r9, [r2], r6, lsl #4
    8058:			; <UNDEFINED> instruction: 0xf83cf014
    805c:	ldrbmi	r4, [r8], -r3, lsl #12
    8060:			; <UNDEFINED> instruction: 0xf014469b
    8064:	bls	1c6148 <wprintw@plt+0x1c2cf0>
    8068:	ldrtmi	r4, [r8], -r3, lsl #12
    806c:	ldclne	3, cr9, [r7, #24]
    8070:			; <UNDEFINED> instruction: 0xf830f014
    8074:	ldrbmi	r9, [sl], #-2566	; 0xfffff5fa
    8078:			; <UNDEFINED> instruction: 0x46031aba
    807c:	stmib	sp, {r6, r9, sl, lr}^
    8080:			; <UNDEFINED> instruction: 0xf0143207
    8084:	ldmib	sp, {r0, r1, r2, r5, fp, ip, sp, lr, pc}^
    8088:	bne	ff4948ac <wprintw@plt+0xff491454>
    808c:	bcs	ce8dc <wprintw@plt+0xcb484>
    8090:	stmdami	r7!, {r1, r4, r5, r6, sl, fp, ip, lr, pc}^
    8094:			; <UNDEFINED> instruction: 0xf0134478
    8098:	strmi	pc, [r7], -sp, lsl #30
    809c:			; <UNDEFINED> instruction: 0xf7fa4650
    80a0:	strmi	lr, [r1], sl, ror #31
    80a4:			; <UNDEFINED> instruction: 0xf7fa4638
    80a8:	strbmi	lr, [r8], #-4070	; 0xfffff01a
    80ac:			; <UNDEFINED> instruction: 0xf013301d
    80b0:	stmdbmi	r0!, {r0, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}^
    80b4:			; <UNDEFINED> instruction: 0xf04f4653
    80b8:	ldrbtmi	r3, [r9], #-767	; 0xfffffd01
    80bc:			; <UNDEFINED> instruction: 0xf1019700
    80c0:	tstls	r2, ip, lsl #24
    80c4:	andgt	pc, r4, sp, asr #17
    80c8:			; <UNDEFINED> instruction: 0xf8cd2101
    80cc:	strmi	r8, [r1], ip
    80d0:	ldmda	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    80d4:			; <UNDEFINED> instruction: 0xf7fa4638
    80d8:	strbmi	lr, [r0], -lr, lsl #28
    80dc:	mcr	7, 0, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    80e0:	andcs	r4, r0, r9, asr #12
    80e4:	blx	1644118 <wprintw@plt+0x1640cc0>
    80e8:	strbmi	r4, [r8], -r7, lsl #12
    80ec:	mcr	7, 0, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    80f0:	blle	1cd3cf8 <wprintw@plt+0x1cd08a0>
    80f4:	svcge	0x0034f47f
    80f8:			; <UNDEFINED> instruction: 0xf852f015
    80fc:	ldrbcc	pc, [pc, #79]!	; 8153 <wprintw@plt+0x4cfb>	; <UNPREDICTABLE>
    8100:			; <UNDEFINED> instruction: 0xf7fa4620
    8104:			; <UNDEFINED> instruction: 0xe733edf8
    8108:	andcs	r4, r5, #1228800	; 0x12c000
    810c:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    8110:	mrc	7, 2, APSR_nzcv, cr2, cr10, {7}
    8114:			; <UNDEFINED> instruction: 0xf848f016
    8118:	andcs	r4, r0, #42991616	; 0x2900000
    811c:			; <UNDEFINED> instruction: 0xf7ff4620
    8120:	cdpne	13, 0, cr15, cr5, cr9, {3}
    8124:	svcge	0x0024f73f
    8128:	stmdbmi	r4, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    812c:	andcs	r2, r0, r5, lsl #4
    8130:			; <UNDEFINED> instruction: 0x46054479
    8134:	mcr	7, 2, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    8138:	strmi	r4, [r1], -r2, lsr #12
    813c:			; <UNDEFINED> instruction: 0xf0152003
    8140:	strbmi	pc, [r0], -pc, ror #16	; <UNPREDICTABLE>
    8144:	ldcl	7, cr15, [r6, #1000]	; 0x3e8
    8148:			; <UNDEFINED> instruction: 0xf7fa4620
    814c:			; <UNDEFINED> instruction: 0xe70fedd4
    8150:	andcs	r4, r5, #966656	; 0xec000
    8154:	ldrbtmi	r2, [r9], #-0
    8158:			; <UNDEFINED> instruction: 0xf7fa4605
    815c:	andls	lr, r6, lr, lsr #28
    8160:	svc	0x00b6f7fa
    8164:			; <UNDEFINED> instruction: 0xf7fa6800
    8168:	stmdbls	r6, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    816c:	strmi	r4, [r3], -r2, lsr #12
    8170:			; <UNDEFINED> instruction: 0xf0152003
    8174:			; <UNDEFINED> instruction: 0xe7c3f855
    8178:	andcs	lr, r8, sp, asr #19
    817c:			; <UNDEFINED> instruction: 0xf0134628
    8180:	bls	24802c <wprintw@plt+0x244bd4>
    8184:	eorsle	r4, r1, #536870920	; 0x20000008
    8188:			; <UNDEFINED> instruction: 0xf1c74628
    818c:			; <UNDEFINED> instruction: 0xf0130703
    8190:	bls	1c801c <wprintw@plt+0x1c4bc4>
    8194:			; <UNDEFINED> instruction: 0x464b445f
    8198:	ldmib	sp, {r0, r1, r2, r4, sl, lr}^
    819c:			; <UNDEFINED> instruction: 0xf8cd1207
    81a0:	strmi	r9, [pc], #-0	; 81a8 <wprintw@plt+0x4d50>
    81a4:	ldrtmi	r9, [r9], #-2313	; 0xfffff6f7
    81a8:	strtmi	r4, [r8], -r4, lsl #13
    81ac:			; <UNDEFINED> instruction: 0xf0154461
    81b0:	pkhbtmi	pc, r1, r9, lsl #22	; <UNPREDICTABLE>
    81b4:	svc	0x005ef7fa
    81b8:			; <UNDEFINED> instruction: 0xf0133004
    81bc:	bmi	8879e0 <wprintw@plt+0x884588>
    81c0:	ldrbtmi	r4, [sl], #-1609	; 0xfffff9b7
    81c4:	strmi	r4, [r7], -r3, lsl #12
    81c8:			; <UNDEFINED> instruction: 0xf8436810
    81cc:	ldrmi	r0, [r8], -r3, lsl #22
    81d0:	mcr	7, 4, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    81d4:			; <UNDEFINED> instruction: 0xf7fa4648
    81d8:	ldrb	lr, [pc, -lr, lsl #27]
    81dc:	ldmpl	r3!, {r1, r3, r4, r8, r9, fp, lr}^
    81e0:	blcs	26254 <wprintw@plt+0x22dfc>
    81e4:			; <UNDEFINED> instruction: 0xf008d188
    81e8:			; <UNDEFINED> instruction: 0xe785f97b
    81ec:	strbmi	r4, [r9], -fp, asr #12
    81f0:			; <UNDEFINED> instruction: 0xf8cd4628
    81f4:			; <UNDEFINED> instruction: 0xf0159000
    81f8:			; <UNDEFINED> instruction: 0x4607faf5
    81fc:			; <UNDEFINED> instruction: 0xf7fae74e
    8200:	svclt	0x0000edee
    8204:	andeq	r9, r3, r0, lsl fp
    8208:	andeq	r0, r0, ip, ror #6
    820c:	andeq	sl, r3, lr, asr #2
    8210:	andeq	r9, r3, r6, asr #21
    8214:			; <UNDEFINED> instruction: 0x000229ba
    8218:	andeq	r9, r3, r4, lsr sl
    821c:	andeq	sl, r3, sl, asr r5
    8220:	andeq	r2, r2, lr, lsl #18
    8224:	andeq	r0, r0, r4, lsl #8
    8228:	strdeq	r2, [r2], -ip
    822c:	andeq	r0, r0, r0, lsl #10
    8230:	andeq	r2, r2, ip, ror #17
    8234:	andeq	sl, r3, lr, ror r4
    8238:	andeq	r2, r2, r6, asr #15
    823c:	andeq	r2, r2, ip, ror #15
    8240:	andeq	r2, r2, r6, lsr #15
    8244:	andeq	r2, r2, r6, lsr r4
    8248:	andeq	r0, r0, r0, lsr #12
    824c:			; <UNDEFINED> instruction: 0x460cb510
    8250:	addlt	r6, r2, r2, lsr #16
    8254:	cmnlt	r2, r1, lsl #12
    8258:			; <UNDEFINED> instruction: 0xf7fb2003
    825c:	stmdblt	r8, {r1, r5, r7, fp, sp, lr, pc}
    8260:	ldclt	0, cr11, [r0, #-8]
    8264:			; <UNDEFINED> instruction: 0xf7fa6820
    8268:	movwcs	lr, #3398	; 0xd46
    826c:	andlt	r6, r2, r3, lsr #32
    8270:	andls	fp, r1, r0, lsl sp
    8274:			; <UNDEFINED> instruction: 0xf0132068
    8278:	stmdbls	r1, {r0, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    827c:	eorvs	r4, r0, r2, lsl #12
    8280:	svclt	0x0000e7ea
    8284:	blmi	33576c <wprintw@plt+0x332314>
    8288:	ldrbtmi	r4, [fp], #-2572	; 0xfffff5f4
    828c:	stmdavs	r3!, {r2, r3, r4, r7, fp, ip, lr}
    8290:			; <UNDEFINED> instruction: 0x0054f893
    8294:	ldfltd	f3, [r8, #-0]
    8298:			; <UNDEFINED> instruction: 0xf8832501
    829c:			; <UNDEFINED> instruction: 0xf0155054
    82a0:	stmdavs	r3!, {r0, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    82a4:	stmdacs	r0, {r3, r4, sl, fp, sp, lr}
    82a8:	ldmdavs	r9, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
    82ac:	pop	{r1, r3, r5, r9, sl, lr}
    82b0:			; <UNDEFINED> instruction: 0xf7ff4038
    82b4:	svclt	0x0000bc9f
    82b8:	andeq	r9, r3, lr, lsl r7
    82bc:	andeq	r0, r0, r0, lsl #6
    82c0:	cfldr32mi	mvfx11, [r0], {16}
    82c4:	ldrbtmi	r4, [ip], #-2832	; 0xfffff4f0
    82c8:	ldmdavc	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    82cc:	blmi	3f4934 <wprintw@plt+0x3f14dc>
    82d0:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    82d4:			; <UNDEFINED> instruction: 0xb12b6d93
    82d8:	blcs	22f4c <wprintw@plt+0x1faf4>
    82dc:	ldmdavs	r3, {r1, r8, sl, fp, ip, lr, pc}^
    82e0:	cmplt	fp, fp, lsl r9
    82e4:	andcs	r4, r0, sl, lsl #20
    82e8:	tstcs	r1, sl, lsl #22
    82ec:	andsvc	r5, r0, r2, lsr #17
    82f0:	andsvc	r5, r9, r3, ror #17
    82f4:			; <UNDEFINED> instruction: 0xf015bd10
    82f8:	strb	pc, [r8, r5, lsl #25]!	; <UNPREDICTABLE>
    82fc:	stc2	7, cr15, [lr], {254}	; 0xfe
    8300:	svclt	0x0000e7f0
    8304:	andeq	r9, r3, r2, ror #13
    8308:	andeq	r0, r0, r0, asr r6
    830c:	andeq	r0, r0, r0, lsl #6
    8310:	andeq	r0, r0, r0, ror #9
    8314:	andeq	r0, r0, r4, lsl #12
    8318:	bmi	d5aff0 <wprintw@plt+0xd57b98>
    831c:	ldrblt	r4, [r0, #1147]!	; 0x47b
    8320:	ldmpl	sp, {r0, r1, r7, ip, sp, pc}
    8324:	ldmvs	r3, {r1, r3, r5, fp, sp, lr}
    8328:	ldmib	r3, {r4, r6, r7, r8, r9, fp, sp, lr}^
    832c:	ldmdavc	r3, {sl, sp}
    8330:	svclt	0x00082b00
    8334:	teqlt	r0, #256	; 0x100
    8338:	strtmi	r4, [r3], -lr, lsr #20
    833c:	strcs	r4, [r5, -lr, lsr #18]
    8340:	andcs	r4, r0, sl, ror r4
    8344:	smlsdxls	r0, r9, r4, r4
    8348:	ldmda	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    834c:	ldmdavs	fp, {r0, r1, r3, r5, fp, sp, lr}
    8350:	ldmdavc	r8, {r1, r2, r9, sl, lr}
    8354:	eorsle	r2, r7, r0, lsl #16
    8358:			; <UNDEFINED> instruction: 0xf0134618
    835c:	stmdavs	fp!, {r0, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    8360:	blvs	ff6d0b7c <wprintw@plt+0xff6cd724>
    8364:	strmi	r2, [r7], -r1, lsl #22
    8368:	stmdbmi	r4!, {r0, r3, r4, r5, ip, lr, pc}
    836c:	ldrbtmi	r2, [r9], #-0
    8370:	stc	7, cr15, [r2, #-1000]!	; 0xfffffc18
    8374:	strtmi	r9, [r3], -r0
    8378:			; <UNDEFINED> instruction: 0x4631463a
    837c:			; <UNDEFINED> instruction: 0xf0142000
    8380:	andlt	pc, r3, pc, asr #30
    8384:	bmi	7b7b4c <wprintw@plt+0x7b46f4>
    8388:	ldmdbmi	lr, {r0, r1, r5, r9, sl, lr}
    838c:	ldrbtmi	r2, [sl], #-1541	; 0xfffff9fb
    8390:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
    8394:	ldmda	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8398:	ldmdavs	fp, {r0, r1, r3, r5, fp, sp, lr}
    839c:	ldmdavc	r8, {r0, r2, r9, sl, lr}
    83a0:			; <UNDEFINED> instruction: 0x4618b158
    83a4:	blx	fea443fa <wprintw@plt+0xfea40fa2>
    83a8:	strtmi	r4, [r3], -r2, lsl #12
    83ac:	andcs	r4, r0, r9, lsr #12
    83b0:	pop	{r0, r1, ip, sp, pc}
    83b4:			; <UNDEFINED> instruction: 0xf01440f0
    83b8:	ldmdbmi	r3, {r0, r1, r4, r5, r8, r9, sl, fp, ip, sp, pc}
    83bc:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    83c0:	ldcl	7, cr15, [sl], #1000	; 0x3e8
    83c4:	ldrb	r4, [r0, r2, lsl #12]!
    83c8:			; <UNDEFINED> instruction: 0x463a4910
    83cc:			; <UNDEFINED> instruction: 0xf7fa4479
    83d0:	stmdavs	fp!, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    83d4:	blvs	ff6d0bf0 <wprintw@plt+0xff6cd798>
    83d8:	strmi	r2, [r7], -r1, lsl #22
    83dc:	stmdbmi	ip, {r0, r2, r6, r7, r8, ip, lr, pc}
    83e0:	ldrbtmi	r2, [r9], #-0
    83e4:	stcl	7, cr15, [r8], #1000	; 0x3e8
    83e8:	svclt	0x0000e7c4
    83ec:	andeq	r9, r3, ip, lsl #13
    83f0:	andeq	r0, r0, r0, lsl #6
    83f4:	andeq	r2, r2, r4, asr #12
    83f8:	andeq	r2, r2, r8, asr r6
    83fc:	andeq	r2, r2, r2, asr r6
    8400:	andeq	r2, r2, r6, lsr r6
    8404:	andeq	r2, r2, r2, asr #12
    8408:	strdeq	r2, [r2], -r2	; <UNPREDICTABLE>
    840c:	andeq	r2, r2, r4, ror #11
    8410:	ldrdeq	r2, [r2], -sl
    8414:	cfldr32mi	mvfx11, [r6], {16}
    8418:	ldrbtmi	r4, [ip], #-2838	; 0xfffff4ea
    841c:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    8420:	addsmi	r6, sl, #304	; 0x130
    8424:	blmi	53c490 <wprintw@plt+0x539038>
    8428:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}^
    842c:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
    8430:	orrsvs	fp, r3, r8, lsl #30
    8434:			; <UNDEFINED> instruction: 0xf7ffd10e
    8438:	bmi	44814c <wprintw@plt+0x444cf4>
    843c:			; <UNDEFINED> instruction: 0xf64d4b10
    8440:	strdcs	r2, [r1, -pc]
    8444:	andsvs	r5, r0, r2, lsr #17
    8448:	pop	{r0, r1, r5, r6, r7, fp, ip, lr}
    844c:	andsvc	r4, r9, r0, lsl r0
    8450:	svclt	0x0062f7ff
    8454:	mcrr2	0, 1, pc, sl, cr7	; <UNPREDICTABLE>
    8458:	stmdbmi	sl, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    845c:	andcs	r2, r0, r5, lsl #4
    8460:			; <UNDEFINED> instruction: 0xf7fa4479
    8464:	pop	{r1, r3, r5, r7, sl, fp, sp, lr, pc}
    8468:			; <UNDEFINED> instruction: 0xf0154010
    846c:	svclt	0x0000be99
    8470:	andeq	r9, r3, lr, lsl #11
    8474:	andeq	r0, r0, r0, lsl #6
    8478:	andeq	r0, r0, r4, lsr #11
    847c:	ldrdeq	r0, [r0], -r8
    8480:	andeq	r0, r0, r4, lsl r3
    8484:	andeq	r2, r2, r4, lsl #11
    8488:	bmi	15b0a0 <wprintw@plt+0x157c48>
    848c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8490:	mrcvs	8, 2, r6, cr2, cr10, {0}
    8494:			; <UNDEFINED> instruction: 0xf7ff601a
    8498:	svclt	0x0000bfbd
    849c:	andeq	r9, r3, ip, lsl r5
    84a0:	andeq	r0, r0, r0, lsl #6
    84a4:	bmi	15b0bc <wprintw@plt+0x157c64>
    84a8:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    84ac:	mrcvs	8, 0, r6, cr2, cr10, {0}
    84b0:			; <UNDEFINED> instruction: 0xf7ff601a
    84b4:	svclt	0x0000bfaf
    84b8:	andeq	r9, r3, r0, lsl #10
    84bc:	andeq	r0, r0, r0, lsl #6
    84c0:	cfldr32mi	mvfx11, [sl, #-448]	; 0xfffffe40
    84c4:	blmi	6dad34 <wprintw@plt+0x6d78dc>
    84c8:	stmiapl	lr!, {r0, r2, r3, r4, r5, r6, sl, lr}
    84cc:	ldmdavs	r4!, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    84d0:	adcmi	r6, r2, #1703936	; 0x1a0000
    84d4:	svclt	0x00046820
    84d8:	andsvs	r6, sl, r2, lsr #28
    84dc:	tstcs	r8, #212, 18	; 0x350000
    84e0:	mcrvs	6, 1, r6, cr2, cr10, {0}
    84e4:			; <UNDEFINED> instruction: 0xf7fa6653
    84e8:	stmdavs	r0!, {r1, r2, sl, fp, sp, lr, pc}^
    84ec:	cdp2	0, 9, cr15, cr12, cr7, {0}
    84f0:			; <UNDEFINED> instruction: 0xf7fa6aa0
    84f4:	stcvs	12, cr14, [r0], #-0
    84f8:	bl	fff464e8 <wprintw@plt+0xfff43090>
    84fc:	strtmi	r2, [r1], -r1, lsl #4
    8500:			; <UNDEFINED> instruction: 0xf0102000
    8504:	vnmulvs.f16	s31, s6, s7	; <UNPREDICTABLE>
    8508:	eorsvs	r4, r3, r0, lsr #12
    850c:	bl	ffcc64fc <wprintw@plt+0xffcc30a4>
    8510:	mrcvs	8, 0, r6, cr10, cr3, {1}
    8514:	mulle	r0, r3, r2
    8518:	bmi	1f7ae0 <wprintw@plt+0x1f4688>
    851c:	stmiapl	r9!, {r0, r1, r2, r8, r9, fp, lr}
    8520:	stmdavs	fp, {r1, r3, r5, r6, r7, fp, ip, lr}
    8524:	addsvs	r6, sl, r2, lsl r8
    8528:	svclt	0x0000bd70
    852c:	andeq	r9, r3, r0, ror #9
    8530:	andeq	r0, r0, r0, lsl #6
    8534:	ldrdeq	r0, [r0], -r8
    8538:	andeq	r0, r0, r0, asr #10
    853c:	strdeq	r0, [r0], -ip
    8540:			; <UNDEFINED> instruction: 0x4604b538
    8544:			; <UNDEFINED> instruction: 0xf013460d
    8548:	movwcs	pc, #2885	; 0xb45	; <UNPREDICTABLE>
    854c:	strbpl	r4, [r3, #-1568]!	; 0xfffff9e0
    8550:	ldrhtmi	lr, [r8], -sp
    8554:	stclt	0, cr15, [lr], #76	; 0x4c
    8558:	svcmi	0x00f0e92d
    855c:			; <UNDEFINED> instruction: 0xf8dfb08f
    8560:	ldrmi	r4, [pc], -r8, lsl #8
    8564:	strpl	pc, [r4], #-2271	; 0xfffff721
    8568:	ldrbtmi	r4, [ip], #-1542	; 0xfffff9fa
    856c:	addcs	r9, r0, r6, lsl #8
    8570:	movwls	r5, #35173	; 0x8965
    8574:	stmdavs	fp!, {r2, r3, r9, ip, pc}
    8578:	tstls	sl, r7, lsl #10
    857c:	ldmdavs	sl, {r0, r1, r3, r4, r8, fp, sp, lr}^
    8580:			; <UNDEFINED> instruction: 0xf013920d
    8584:	strmi	pc, [r3], r3, lsr #24
    8588:			; <UNDEFINED> instruction: 0xf0402f00
    858c:	blls	1a8b2c <wprintw@plt+0x1a56d4>
    8590:			; <UNDEFINED> instruction: 0xf8534af7
    8594:			; <UNDEFINED> instruction: 0xf8daa002
    8598:			; <UNDEFINED> instruction: 0xf0100004
    859c:	movwls	r0, #45825	; 0xb301
    85a0:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
    85a4:	orrcs	r2, r0, #0
    85a8:			; <UNDEFINED> instruction: 0xf0079304
    85ac:	strmi	pc, [r2], -r3, ror #27
    85b0:	ldrmi	r2, [r0], r1
    85b4:			; <UNDEFINED> instruction: 0xf0099209
    85b8:			; <UNDEFINED> instruction: 0x4630fa99
    85bc:	mrc	7, 4, APSR_nzcv, cr6, cr10, {7}
    85c0:	blls	19b178 <wprintw@plt+0x197d20>
    85c4:	strmi	r2, [r9], r0, lsl #2
    85c8:	strmi	r4, [pc], -sp, lsl #12
    85cc:	movwls	r5, #14491	; 0x389b
    85d0:	ldmib	r6, {r0, r3, r4, ip, sp, lr}^
    85d4:	addsmi	r3, r3, #268435456	; 0x10000000
    85d8:	mrrcne	15, 3, fp, sl, cr14
    85dc:	ldmdavc	r8, {r1, r4, r5, r6, sp, lr}
    85e0:	addhi	pc, r7, r0, lsl #1
    85e4:	ldmdavc	fp, {r0, r1, r8, r9, fp, ip, pc}
    85e8:			; <UNDEFINED> instruction: 0xf0402b00
    85ec:	blx	fede8a50 <wprintw@plt+0xfede55f8>
    85f0:	sbclt	pc, r4, #469762050	; 0x1c000002
    85f4:			; <UNDEFINED> instruction: 0xf1b9095b
    85f8:	svclt	0x00180f00
    85fc:	stccs	3, cr2, [sl], {1}
    8600:	cmplt	fp, r8, lsl r0
    8604:	ldrdcc	pc, [r0], -sl
    8608:	vst3.<illegal width 64>	{d1[0],d2[0],d3[0]}, [r3], sl
    860c:	svclt	0x00183300
    8610:	b	490e1c <wprintw@plt+0x48d9c4>
    8614:	cmple	r1, r3, asr r3
    8618:			; <UNDEFINED> instruction: 0xf80b9b04
    861c:	strcc	r4, [r1, #-5]
    8620:	bicsle	r4, r6, fp, lsr #5
    8624:	ldrbmi	r3, [r8], -r0, lsl #7
    8628:	ldrmi	r9, [r9], -r4, lsl #6
    862c:	stc2	0, cr15, [r2], {19}
    8630:	strb	r4, [lr, r3, lsl #13]
    8634:			; <UNDEFINED> instruction: 0xf8dab1eb
    8638:	orrseq	r3, r9, #0
    863c:	cfstrscs	mvf13, [r0, #-104]	; 0xffffff98
    8640:	sbcshi	pc, lr, r0, asr #32
    8644:	ldrbmi	r2, [r8], -r0, lsl #2
    8648:	blx	ff14469c <wprintw@plt+0xff141244>
    864c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8650:	andcc	pc, r0, fp, lsl #17
    8654:	smlsdcc	r1, r8, r6, r4
    8658:	stc2	0, cr15, [ip], #-76	; 0xffffffb4
    865c:	strmi	r2, [r3], -r0, lsl #10
    8660:			; <UNDEFINED> instruction: 0xf8c84640
    8664:			; <UNDEFINED> instruction: 0xf0073000
    8668:			; <UNDEFINED> instruction: 0xf8c8fd85
    866c:	strmi	r0, [r0], r8
    8670:	ldrmi	lr, [r9], pc, lsr #15
    8674:	rscle	r2, r5, r0, lsl #26
    8678:	bl	2d0024 <wprintw@plt+0x2ccbcc>
    867c:			; <UNDEFINED> instruction: 0xf81b0301
    8680:	bcs	35068c <wprintw@plt+0x34d234>
    8684:	mrshi	pc, (UNDEF: 8)	; <UNPREDICTABLE>
    8688:	streq	lr, [r5], #-2827	; 0xfffff4f5
    868c:	ldrbmi	r4, [r8], -r9, lsr #12
    8690:	blx	fe8446e4 <wprintw@plt+0xfe84128c>
    8694:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8698:	ldrb	r7, [fp, r3, lsr #32]
    869c:	bl	2d0048 <wprintw@plt+0x2ccbf0>
    86a0:			; <UNDEFINED> instruction: 0xf81b0301
    86a4:	bcs	3506b0 <wprintw@plt+0x34d258>
    86a8:			; <UNDEFINED> instruction: 0xf1b9d1b6
    86ac:	svclt	0x00d80f01
    86b0:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    86b4:	streq	pc, [r0, #-79]	; 0xffffffb1
    86b8:	andsvc	r4, sp, r8, asr r6
    86bc:	movwls	r3, #22273	; 0x5701
    86c0:	blx	fe244714 <wprintw@plt+0xfe2412bc>
    86c4:	ldrbmi	r9, [r8], -r5, lsl #22
    86c8:			; <UNDEFINED> instruction: 0xf013701d
    86cc:			; <UNDEFINED> instruction: 0x4603fbf3
    86d0:			; <UNDEFINED> instruction: 0xf8c84640
    86d4:			; <UNDEFINED> instruction: 0xf0073000
    86d8:	stccs	13, cr15, [sl], {77}	; 0x4d
    86dc:	strcs	fp, [r1, #-3860]	; 0xfffff0ec
    86e0:			; <UNDEFINED> instruction: 0xf8c82500
    86e4:	svclt	0x00160008
    86e8:	strmi	r4, [r0], r0, lsl #13
    86ec:	andmi	pc, r0, fp, lsl #17
    86f0:	ldrtmi	lr, [r0], -pc, ror #14
    86f4:	ldc	7, cr15, [r0, #1000]	; 0x3e8
    86f8:			; <UNDEFINED> instruction: 0xf47f1c44
    86fc:			; <UNDEFINED> instruction: 0xf7faaf73
    8700:	strmi	lr, [r2], -r8, ror #25
    8704:	ldmdavs	r4, {r4, r5, r9, sl, lr}
    8708:	bl	fe9466f8 <wprintw@plt+0xfe9432a0>
    870c:			; <UNDEFINED> instruction: 0xf0092000
    8710:			; <UNDEFINED> instruction: 0xf7faf9ed
    8714:	stmdacs	r0, {r1, r2, r3, r7, r8, r9, fp, sp, lr, pc}
    8718:	addhi	pc, fp, r0, asr #32
    871c:			; <UNDEFINED> instruction: 0xf7fa4630
    8720:			; <UNDEFINED> instruction: 0xb118eafc
    8724:	movweq	pc, #16436	; 0x4034	; <UNPREDICTABLE>
    8728:	rschi	pc, r8, r0, asr #32
    872c:			; <UNDEFINED> instruction: 0xf7fa4630
    8730:	blls	243ca8 <wprintw@plt+0x240850>
    8734:	streq	pc, [r1], #-131	; 0xffffff7d
    8738:	blcs	2f368 <wprintw@plt+0x2bf10>
    873c:	strcs	fp, [r0], #-4052	; 0xfffff02c
    8740:	streq	pc, [r1], #-4
    8744:	subsle	r2, r1, r0, lsl #24
    8748:	ldrdcs	pc, [r0], -sl
    874c:			; <UNDEFINED> instruction: 0xf1400611
    8750:	stccs	0, cr8, [r0, #-884]	; 0xfffffc8c
    8754:	cdpne	0, 6, cr13, cr9, cr13, {2}
    8758:	streq	lr, [r1], -fp, lsl #22
    875c:	andcs	pc, r1, fp, lsl r8	; <UNPREDICTABLE>
    8760:			; <UNDEFINED> instruction: 0xf0002a0d
    8764:	strtmi	r8, [r9], -r7, lsr #1
    8768:			; <UNDEFINED> instruction: 0xf0134658
    876c:	andcs	pc, r0, #208896	; 0x33000
    8770:			; <UNDEFINED> instruction: 0xf80b4658
    8774:			; <UNDEFINED> instruction: 0xf0132005
    8778:			; <UNDEFINED> instruction: 0x3701fb9d
    877c:	andeq	pc, r0, r8, asr #17
    8780:			; <UNDEFINED> instruction: 0xf7fa4658
    8784:	stmdals	r9, {r3, r4, r5, r7, r9, fp, sp, lr, pc}
    8788:	mrrc2	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    878c:	ldmdavs	sp, {r0, r1, r2, r8, r9, fp, ip, pc}
    8790:	ldc2	0, cr15, [r2], {19}
    8794:	sfmcs	f6, 4, [r0], {40}	; 0x28
    8798:			; <UNDEFINED> instruction: 0xf1b9d072
    879c:			; <UNDEFINED> instruction: 0xf0000f03
    87a0:			; <UNDEFINED> instruction: 0xf1b980ca
    87a4:			; <UNDEFINED> instruction: 0xf0000f02
    87a8:			; <UNDEFINED> instruction: 0xf1b980cf
    87ac:			; <UNDEFINED> instruction: 0xf0000f01
    87b0:	andcs	r8, r5, #181	; 0xb5
    87b4:	andls	r4, r0, #112, 18	; 0x1c0000
    87b8:	bmi	1c1a0ac <wprintw@plt+0x1c16c54>
    87bc:	andcs	r4, r0, r9, ror r4
    87c0:			; <UNDEFINED> instruction: 0xf7fa447a
    87c4:			; <UNDEFINED> instruction: 0x463aee1e
    87c8:	andcs	r4, r0, r1, lsl #12
    87cc:	stc2	0, cr15, [r8, #-80]!	; 0xffffffb0
    87d0:	blcs	2f3f8 <wprintw@plt+0x2bfa0>
    87d4:			; <UNDEFINED> instruction: 0xf8dad146
    87d8:	ldrbeq	r3, [fp], r4
    87dc:	blls	1fdbf0 <wprintw@plt+0x1fa798>
    87e0:	ldmdavs	fp, {r9, sp}
    87e4:	ldrdlt	r6, [pc], -sl
    87e8:	svchi	0x00f0e8bd
    87ec:	cfstrscs	mvf2, [r0, #-4]
    87f0:	stmdami	r3!, {r0, r4, r5, r7, r8, ip, lr, pc}^
    87f4:			; <UNDEFINED> instruction: 0xf0134478
    87f8:			; <UNDEFINED> instruction: 0xf8c8fb5d
    87fc:	ldr	r0, [pc, r0]!
    8800:	bl	2d01ac <wprintw@plt+0x2ccd54>
    8804:			; <UNDEFINED> instruction: 0xf81b0301
    8808:	bcs	350814 <wprintw@plt+0x34d3bc>
    880c:	svcge	0x003cf47f
    8810:	andeq	pc, r2, #57	; 0x39
    8814:			; <UNDEFINED> instruction: 0xf109bf08
    8818:	strb	r0, [fp, -r1, lsl #18]
    881c:	andcs	r4, r5, #1458176	; 0x164000
    8820:	ldrbtmi	r2, [r9], #-0
    8824:	b	ff246814 <wprintw@plt+0xff2433bc>
    8828:	andcs	r4, r3, r1, lsl #12
    882c:	ldc2l	0, cr15, [r8], #80	; 0x50
    8830:	andcs	lr, r0, r5, ror #14
    8834:	ldc	7, cr15, [sl, #1000]!	; 0x3e8
    8838:			; <UNDEFINED> instruction: 0xf0002800
    883c:			; <UNDEFINED> instruction: 0xf0098092
    8840:			; <UNDEFINED> instruction: 0xf7faf84f
    8844:			; <UNDEFINED> instruction: 0xe769ecb8
    8848:	ldc2	0, cr15, [r6], #-76	; 0xffffffb4
    884c:	ldmdavs	sl, {r0, r1, r2, r8, r9, fp, ip, pc}
    8850:			; <UNDEFINED> instruction: 0xf0176911
    8854:	andls	pc, fp, r5, lsl #20
    8858:	smlatbcs	r0, r4, r6, lr
    885c:			; <UNDEFINED> instruction: 0xf00f2011
    8860:	ldr	pc, [r4], fp, ror #31
    8864:	stmdals	sp, {r0, r1, r3, r8, fp, ip, pc}
    8868:			; <UNDEFINED> instruction: 0xf97ef017
    886c:	blmi	11b4cf4 <wprintw@plt+0x11b189c>
    8870:	stmdbls	r6, {r9, sp}
    8874:	andsvc	r5, sl, fp, asr #17
    8878:			; <UNDEFINED> instruction: 0xf0102011
    887c:	sbfx	pc, r1, #21, #11
    8880:	strtmi	r4, [r0], -r2, asr #18
    8884:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8888:	b	fe5c6878 <wprintw@plt+0xfe5c3420>
    888c:	strmi	r9, [r1], -ip, lsl #20
    8890:			; <UNDEFINED> instruction: 0xf0142003
    8894:	ldr	pc, [fp, r5, asr #25]
    8898:	ldrdcs	pc, [r0], -sl
    889c:			; <UNDEFINED> instruction: 0xf57f0392
    88a0:	strtmi	sl, [r9], -r9, lsl #30
    88a4:			; <UNDEFINED> instruction: 0xf0134658
    88a8:			; <UNDEFINED> instruction: 0xf04ff995
    88ac:			; <UNDEFINED> instruction: 0xf80b0300
    88b0:	strb	r3, [pc], r5
    88b4:	ldrdcs	pc, [r0], -sl
    88b8:			; <UNDEFINED> instruction: 0xf53f0392
    88bc:			; <UNDEFINED> instruction: 0xf1b9af54
    88c0:			; <UNDEFINED> instruction: 0xf04f0f01
    88c4:	ldrbmi	r0, [r8], -r0, lsl #10
    88c8:	svclt	0x00d87035
    88cc:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    88d0:			; <UNDEFINED> instruction: 0xf980f013
    88d4:			; <UNDEFINED> instruction: 0x46587035
    88d8:	blx	ffb4492c <wprintw@plt+0xffb414d4>
    88dc:	strmi	r3, [r2], -r1, lsl #14
    88e0:			; <UNDEFINED> instruction: 0xf8c84640
    88e4:			; <UNDEFINED> instruction: 0xf0072000
    88e8:	strmi	pc, [r5], -r5, asr #24
    88ec:			; <UNDEFINED> instruction: 0xf8c84828
    88f0:	ldrbtmi	r5, [r8], #-8
    88f4:	blx	ff7c4948 <wprintw@plt+0xff7c14f0>
    88f8:	strb	r6, [r1, -r8, lsr #32]
    88fc:			; <UNDEFINED> instruction: 0xf7fa4620
    8900:			; <UNDEFINED> instruction: 0x4601eb5e
    8904:			; <UNDEFINED> instruction: 0xf0142003
    8908:	str	pc, [pc, -fp, lsl #25]
    890c:	tstcs	r2, ip, lsl #16
    8910:	mrrc	7, 15, pc, ip, cr10	; <UNPREDICTABLE>
    8914:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
    8918:	ldr	r0, [sl, -r4, ror #18]
    891c:	tstcs	r5, r7, lsl #22
    8920:	ldmdavs	r8, {r2, r3, r4, r9, fp, lr}
    8924:			; <UNDEFINED> instruction: 0x463b447a
    8928:	eorsls	pc, ip, r0, asr #17
    892c:	mrsls	r2, (UNDEF: 0)
    8930:	ldrbtmi	r4, [r9], #-2329	; 0xfffff6e7
    8934:	andcs	lr, r5, #18087936	; 0x1140000
    8938:	andls	r4, r0, #24, 18	; 0x60000
    893c:	bmi	61a230 <wprintw@plt+0x616dd8>
    8940:	andcs	r4, r0, r9, ror r4
    8944:			; <UNDEFINED> instruction: 0xe73c447a
    8948:	tstcs	r5, r7, lsl #22
    894c:	ldmdavs	r8, {r0, r2, r4, r9, fp, lr}
    8950:			; <UNDEFINED> instruction: 0x463b447a
    8954:	eorsls	pc, ip, r0, asr #17
    8958:	mrsls	r2, (UNDEF: 0)
    895c:	ldrbtmi	r4, [r9], #-2322	; 0xfffff6ee
    8960:			; <UNDEFINED> instruction: 0xf008e72f
    8964:	strb	pc, [sl, -r7, lsr #26]!	; <UNPREDICTABLE>
    8968:	andeq	r9, r3, lr, lsr r4
    896c:	andeq	r0, r0, r0, lsl #6
    8970:	andeq	r0, r0, r4, lsr #11
    8974:			; <UNDEFINED> instruction: 0x000005b0
    8978:	muleq	r2, r0, r3
    897c:	andeq	r2, r2, ip, ror r3
    8980:	andeq	r4, r2, r4, ror r2
    8984:	ldrdeq	r2, [r2], -lr
    8988:	strdeq	r0, [r0], -r4
    898c:	andeq	r2, r2, r6, lsl #3
    8990:	andeq	r4, r2, r6, ror r1
    8994:	andeq	r2, r2, r0, asr #3
    8998:	ldrdeq	r2, [r2], -lr
    899c:	andeq	r2, r2, r8, lsl r1
    89a0:	andeq	r2, r2, r0, ror #1
    89a4:	andeq	r2, r2, ip, lsr r1
    89a8:	andeq	r2, r2, sl, asr r1
    89ac:	blmi	a1b250 <wprintw@plt+0xa17df8>
    89b0:	push	{r1, r3, r4, r5, r6, sl, lr}
    89b4:			; <UNDEFINED> instruction: 0xb09f43f0
    89b8:			; <UNDEFINED> instruction: 0x460c58d3
    89bc:			; <UNDEFINED> instruction: 0xf8df4605
    89c0:	ldmdavs	fp, {r2, r4, r7, ip, pc}
    89c4:			; <UNDEFINED> instruction: 0xf04f931d
    89c8:			; <UNDEFINED> instruction: 0xf7fa0300
    89cc:	vpadd.i8	q15, q4, q2
    89d0:	ldrbtmi	r6, [r9], #1952	; 0x7a0
    89d4:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    89d8:	streq	pc, [r1, -r0, asr #5]
    89dc:	strtmi	r4, [r0], -r6, lsl #12
    89e0:	bl	12469d0 <wprintw@plt+0x1243578>
    89e4:	cfldrdne	mvd4, [r0, #24]!
    89e8:			; <UNDEFINED> instruction: 0xf9f0f013
    89ec:	strls	r4, [r1], #-2842	; 0xfffff4e6
    89f0:	rscscc	pc, pc, #79	; 0x4f
    89f4:	ldrbtmi	r9, [fp], #-1280	; 0xfffffb00
    89f8:	strcs	r2, [r0], #-257	; 0xfffffeff
    89fc:			; <UNDEFINED> instruction: 0xf7fa4605
    8a00:	and	lr, sl, r2, lsl #23
    8a04:	adcsmi	r3, ip, #16777216	; 0x1000000
    8a08:	stmibne	r8!, {r1, r3, r4, ip, lr, pc}
    8a0c:			; <UNDEFINED> instruction: 0xf04f464b
    8a10:	strdcs	r3, [r1, -pc]
    8a14:			; <UNDEFINED> instruction: 0xf7fa9400
    8a18:			; <UNDEFINED> instruction: 0x4642eb76
    8a1c:	andcs	r4, r3, r9, lsr #12
    8a20:	ldc	7, cr15, [lr], #1000	; 0x3e8
    8a24:	mvnle	r3, r1
    8a28:	blmi	25b260 <wprintw@plt+0x257e08>
    8a2c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8a30:	blls	762aa0 <wprintw@plt+0x75f648>
    8a34:	qaddle	r4, sl, r6
    8a38:	andslt	r4, pc, r8, lsr #12
    8a3c:	mvnshi	lr, #12386304	; 0xbd0000
    8a40:	eorvc	r2, fp, r0, lsl #6
    8a44:			; <UNDEFINED> instruction: 0xf7fae7f0
    8a48:	svclt	0x0000e9ca
    8a4c:	strdeq	r8, [r3], -r8	; <UNPREDICTABLE>
    8a50:	andeq	r0, r0, ip, ror #6
    8a54:	andeq	r2, r2, sl, lsl #3
    8a58:	andeq	r7, r2, r6, asr #8
    8a5c:	andeq	r8, r3, ip, ror pc
    8a60:			; <UNDEFINED> instruction: 0x4604b538
    8a64:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    8a68:	tstlt	r1, r9, lsl sl
    8a6c:	stmia	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8a70:	stmdbmi	ip, {r4, r7, r8, ip, sp, pc}
    8a74:	andcs	r2, r0, r5, lsl #4
    8a78:	ldrbtmi	r4, [r9], #-3339	; 0xfffff2f5
    8a7c:	ldmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8a80:			; <UNDEFINED> instruction: 0x4601447d
    8a84:			; <UNDEFINED> instruction: 0xf00a2000
    8a88:	strtmi	pc, [r1], -r7, lsl #27
    8a8c:	bvs	a1a2a0 <wprintw@plt+0xa16e48>
    8a90:			; <UNDEFINED> instruction: 0xf013626b
    8a94:	eorvs	pc, r8, #3817472	; 0x3a4000
    8a98:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    8a9c:	vldmdblt	r8!, {s12-s99}
    8aa0:	ldrdeq	r9, [r3], -r2
    8aa4:	andeq	r2, r2, sl, ror #1
    8aa8:			; <UNDEFINED> instruction: 0x00039ab8
    8aac:	muleq	r3, lr, sl
    8ab0:	mvnsmi	lr, sp, lsr #18
    8ab4:	stmdami	sp!, {r1, r2, r9, sl, lr}
    8ab8:	pushmi	{r0, r1, r2, r3, r9, sl, lr}
    8abc:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    8ac0:	addlt	r4, r2, r8, ror r4
    8ac4:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    8ac8:	movwcc	r5, #18497	; 0x4841
    8acc:	andsvs	r6, r9, r9, lsl #16
    8ad0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    8ad4:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
    8ad8:	teqle	lr, r0, lsl #20
    8adc:			; <UNDEFINED> instruction: 0xf8534a26
    8ae0:	stcge	0, cr8, [r1, #-8]
    8ae4:	vst1.8	{d20-d22}, [pc :256], r3
    8ae8:	mrscs	r5, R9_usr
    8aec:			; <UNDEFINED> instruction: 0xf7fa4628
    8af0:	strmi	lr, [r4], -sl, lsl #20
    8af4:			; <UNDEFINED> instruction: 0x4630bb38
    8af8:	stmdb	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8afc:	bllt	fe01a314 <wprintw@plt+0xfe016ebc>
    8b00:	ldrtmi	r4, [fp], -r8, lsr #12
    8b04:	tstcs	r1, r2, lsr #12
    8b08:	stmib	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8b0c:			; <UNDEFINED> instruction: 0xf7fa4630
    8b10:	andcc	lr, r1, ip, ror #22
    8b14:	svclt	0x00084638
    8b18:	streq	pc, [r2], #-111	; 0xffffff91
    8b1c:	ldmdbmi	r7, {r6, r7, r8, r9, sl, lr}
    8b20:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    8b24:	movwcc	r4, #18962	; 0x4a12
    8b28:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    8b2c:	svclt	0x00083001
    8b30:	ldmdavs	r1, {r2, sl, sp}
    8b34:	subsmi	r6, r1, sl, lsl r8
    8b38:			; <UNDEFINED> instruction: 0x4620d116
    8b3c:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    8b40:	pop	{r1, ip, sp, pc}
    8b44:			; <UNDEFINED> instruction: 0x460281f0
    8b48:	tstcs	r1, fp, lsr r6
    8b4c:			; <UNDEFINED> instruction: 0xf7fa4628
    8b50:	addmi	lr, r4, #168, 18	; 0x2a0000
    8b54:	strcs	sp, [r2], #-2502	; 0xfffff63a
    8b58:	bmi	282ac0 <wprintw@plt+0x27f668>
    8b5c:	andhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    8b60:			; <UNDEFINED> instruction: 0xf04fe7bf
    8b64:			; <UNDEFINED> instruction: 0xe7d134ff
    8b68:	ldmdb	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8b6c:	andeq	r8, r3, r8, ror #29
    8b70:	andeq	r0, r0, ip, ror #6
    8b74:	ldrdeq	r8, [r3], -r2
    8b78:	andeq	r0, r0, r4, asr #6
    8b7c:	andeq	r8, r3, r0, lsl #29
    8b80:	andeq	r0, r0, r4, asr #10
    8b84:	mvnsmi	lr, sp, lsr #18
    8b88:	stmdavc	r3, {r1, r7, ip, sp, pc}
    8b8c:	ldrdhi	pc, [r8], #143	; 0x8f
    8b90:	ldrbtmi	r2, [r8], #2942	; 0xb7e
    8b94:	stmdavc	r3, {r0, r1, r4, r6, r8, ip, lr, pc}^
    8b98:	blcs	bda3bc <wprintw@plt+0xbd6f64>
    8b9c:	blcs	38804 <wprintw@plt+0x353ac>
    8ba0:	stcne	15, cr11, [r2], {28}
    8ba4:	eorsle	r2, pc, r1, lsl #10
    8ba8:			; <UNDEFINED> instruction: 0x46167813
    8bac:	andcc	r4, r1, #42991616	; 0x2900000
    8bb0:	svclt	0x00182b2f
    8bb4:			; <UNDEFINED> instruction: 0xf1052b00
    8bb8:	svclt	0x00140501
    8bbc:	strcs	r2, [r0], #-1025	; 0xfffffbff
    8bc0:	stfcsd	f5, [r1, #-968]	; 0xfffffc38
    8bc4:			; <UNDEFINED> instruction: 0x4638d031
    8bc8:			; <UNDEFINED> instruction: 0xf0133102
    8bcc:			; <UNDEFINED> instruction: 0xf100f963
    8bd0:	strmi	r0, [r7], -r1, lsl #16
    8bd4:	and	r5, r3, r4, asr #10
    8bd8:			; <UNDEFINED> instruction: 0xf7fa6800
    8bdc:	orrslt	lr, r8, #2752512	; 0x2a0000
    8be0:	ldm	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8be4:	strmi	r4, [r4], -r1, asr #12
    8be8:	mvnsle	r2, r0, lsl #16
    8bec:	bl	bc6bdc <wprintw@plt+0xbc3784>
    8bf0:			; <UNDEFINED> instruction: 0xf7fa4638
    8bf4:	strmi	lr, [r4], -r0, asr #20
    8bf8:			; <UNDEFINED> instruction: 0xf7fa4630
    8bfc:	strtmi	lr, [r0], #-2620	; 0xfffff5c4
    8c00:			; <UNDEFINED> instruction: 0xf0133001
    8c04:	blmi	586f98 <wprintw@plt+0x583b40>
    8c08:	rscscc	pc, pc, #79	; 0x4f
    8c0c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    8c10:	strls	r9, [r0, -r1, lsl #12]
    8c14:			; <UNDEFINED> instruction: 0xf7fa4604
    8c18:			; <UNDEFINED> instruction: 0x4638ea76
    8c1c:	stmda	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8c20:	andlt	r4, r2, r0, lsr #12
    8c24:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8c28:			; <UNDEFINED> instruction: 0xf0131c46
    8c2c:	blmi	347188 <wprintw@plt+0x343d30>
    8c30:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    8c34:			; <UNDEFINED> instruction: 0xf0136818
    8c38:			; <UNDEFINED> instruction: 0x4607f93d
    8c3c:	ldrdlt	lr, [r2], -r8
    8c40:	ldrhmi	lr, [r0, #141]!	; 0x8d
    8c44:	ldmdblt	r6!, {r0, r1, r4, ip, sp, lr, pc}
    8c48:	bl	46c38 <wprintw@plt+0x437e0>
    8c4c:	stmdbvs	r1!, {r3, r4, r5, r9, sl, lr}^
    8c50:			; <UNDEFINED> instruction: 0xf90af013
    8c54:	strb	r4, [fp, r7, lsl #12]
    8c58:	andeq	r8, r3, r6, lsl lr
    8c5c:	andeq	r7, r2, lr, lsr #4
    8c60:	ldrdeq	r0, [r0], -r4
    8c64:	blmi	1edb654 <wprintw@plt+0x1ed81fc>
    8c68:	push	{r1, r3, r4, r5, r6, sl, lr}
    8c6c:			; <UNDEFINED> instruction: 0xb09c41f0
    8c70:	pkhtbmi	r5, r0, r3, asr #17
    8c74:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    8c78:			; <UNDEFINED> instruction: 0xf04f931b
    8c7c:	stmdacs	r0, {r8, r9}
    8c80:	vqadd.s8	<illegal reg q14.5>, <illegal reg q0.5>, <illegal reg q2.5>
    8c84:			; <UNDEFINED> instruction: 0xf0130001
    8c88:	vadd.i8	d31, d17, d17
    8c8c:	strmi	r0, [r6], -r1, lsl #2
    8c90:	ldmib	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8c94:	ldmiblt	r8, {r2, r9, sl, lr}
    8c98:	strmi	r4, [r5], -pc, ror #30
    8c9c:			; <UNDEFINED> instruction: 0x4638447f
    8ca0:			; <UNDEFINED> instruction: 0xf7fa3501
    8ca4:	vadd.i8	q15, <illegal reg q8.5>, q6
    8ca8:	ldrtmi	r0, [r0], -r1, lsl #2
    8cac:	stmib	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8cb0:	svclt	0x00d82d13
    8cb4:	strmi	r2, [r4], -r0, lsl #16
    8cb8:	stmdacs	r0, {r0, r4, r5, r6, r7, ip, lr, pc}
    8cbc:	adchi	pc, r0, r0
    8cc0:	blcs	be6d54 <wprintw@plt+0xbe38fc>
    8cc4:	stmdavc	r3!, {r6, r8, ip, lr, pc}^
    8cc8:	teqle	sp, r0, lsl #22
    8ccc:			; <UNDEFINED> instruction: 0xf7ff4640
    8cd0:	uqsaxmi	pc, sl, r9	; <UNPREDICTABLE>
    8cd4:	strmi	r4, [r7], -r1, lsl #12
    8cd8:			; <UNDEFINED> instruction: 0xf7fa2003
    8cdc:	andcc	lr, r1, r2, ror #22
    8ce0:	blls	13ccfc <wprintw@plt+0x1398a4>
    8ce4:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    8ce8:	svcmi	0x0080f5b3
    8cec:			; <UNDEFINED> instruction: 0x212fd03c
    8cf0:			; <UNDEFINED> instruction: 0xf7fa4638
    8cf4:			; <UNDEFINED> instruction: 0x4605eab8
    8cf8:	cmnle	r9, r0, lsl #16
    8cfc:	ldrtmi	r1, [r8], r6, lsr #28
    8d00:	svclt	0x00184625
    8d04:	cmnlt	lr, r1, lsl #12
    8d08:			; <UNDEFINED> instruction: 0xf7fa4628
    8d0c:			; <UNDEFINED> instruction: 0x4604e9b4
    8d10:			; <UNDEFINED> instruction: 0xf7fa4640
    8d14:	stmdane	r1!, {r4, r5, r7, r8, fp, sp, lr, pc}
    8d18:	tstcc	r1, r8, lsr #12
    8d1c:			; <UNDEFINED> instruction: 0xf88af013
    8d20:	strmi	r4, [r5], -r1, asr #12
    8d24:	stmia	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8d28:			; <UNDEFINED> instruction: 0xf7f94640
    8d2c:	bmi	1304cc4 <wprintw@plt+0x130186c>
    8d30:	ldrbtmi	r4, [sl], #-2888	; 0xfffff4b8
    8d34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8d38:	subsmi	r9, sl, fp, lsl fp
    8d3c:	addhi	pc, r5, r0, asr #32
    8d40:	andslt	r4, ip, r8, lsr #12
    8d44:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8d48:			; <UNDEFINED> instruction: 0xf7fa4620
    8d4c:			; <UNDEFINED> instruction: 0x4601e994
    8d50:	tstcc	r2, r0, lsr #12
    8d54:			; <UNDEFINED> instruction: 0xf86ef013
    8d58:			; <UNDEFINED> instruction: 0xf7fa4604
    8d5c:	blmi	1043394 <wprintw@plt+0x103ff3c>
    8d60:	ldmdahi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8d64:	ldr	r5, [r1, r3, lsr #4]!
    8d68:			; <UNDEFINED> instruction: 0xf7fa4638
    8d6c:	ldmdane	fp!, {r2, r7, r8, fp, sp, lr, pc}
    8d70:	stccc	8, cr15, [r1], {19}
    8d74:	andle	r2, sl, pc, lsr #22
    8d78:	ldrtmi	r1, [r8], -r1, lsl #25
    8d7c:			; <UNDEFINED> instruction: 0xf85af013
    8d80:			; <UNDEFINED> instruction: 0xf7fa4607
    8d84:	blmi	e0336c <wprintw@plt+0xdfff14>
    8d88:	ldmdahi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8d8c:			; <UNDEFINED> instruction: 0x212f523b
    8d90:			; <UNDEFINED> instruction: 0xf7fa4638
    8d94:	stmdacs	r0, {r3, r5, r6, r9, fp, sp, lr, pc}
    8d98:			; <UNDEFINED> instruction: 0x2601d054
    8d9c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8da0:			; <UNDEFINED> instruction: 0xf7fa4638
    8da4:	andcc	lr, r1, ip, asr #16
    8da8:	andsle	r4, sl, r8, lsr r6
    8dac:	svc	0x00a2f7f9
    8db0:	andeq	pc, r1, r1, asr #4
    8db4:			; <UNDEFINED> instruction: 0xf80af013
    8db8:	tsteq	r1, r1, asr #4	; <UNPREDICTABLE>
    8dbc:			; <UNDEFINED> instruction: 0xf7fa4607
    8dc0:	strmi	lr, [r5], -r2, asr #18
    8dc4:	stmdavc	r3, {r5, r7, r8, r9, ip, sp, pc}
    8dc8:	streq	pc, [r1], -r6, lsl #1
    8dcc:	svclt	0x00083b2f
    8dd0:	ldmiblt	r3!, {r0, r1, r6, fp, ip, sp, lr}^
    8dd4:			; <UNDEFINED> instruction: 0xf7fa4620
    8dd8:			; <UNDEFINED> instruction: 0x4620e832
    8ddc:	svc	0x008af7f9
    8de0:			; <UNDEFINED> instruction: 0xf7f9e791
    8de4:	strtmi	lr, [r0], -r8, lsl #31
    8de8:			; <UNDEFINED> instruction: 0xf7f92500
    8dec:	ldr	lr, [fp, r4, lsl #31]
    8df0:			; <UNDEFINED> instruction: 0xf0131c68
    8df4:	movwcs	pc, #2143	; 0x85f	; <UNPREDICTABLE>
    8df8:	rsbvc	r4, fp, lr, lsl r6
    8dfc:	strb	r4, [pc, r0, lsl #13]
    8e00:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    8e04:			; <UNDEFINED> instruction: 0xf856f013
    8e08:	ldrtmi	r4, [r0], -r4, lsl #12
    8e0c:	svc	0x0072f7f9
    8e10:			; <UNDEFINED> instruction: 0xf7fae75c
    8e14:			; <UNDEFINED> instruction: 0x4601e930
    8e18:	tstcc	r2, r8, lsr #12
    8e1c:			; <UNDEFINED> instruction: 0xf80af013
    8e20:			; <UNDEFINED> instruction: 0xf7fa4605
    8e24:	blmi	4832cc <wprintw@plt+0x47fe74>
    8e28:	ldmdahi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8e2c:	ldrb	r5, [r1, fp, lsr #4]
    8e30:			; <UNDEFINED> instruction: 0xf7f94638
    8e34:	strtmi	lr, [r0], -r0, ror #30
    8e38:	stmda	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8e3c:			; <UNDEFINED> instruction: 0xf7f94620
    8e40:			; <UNDEFINED> instruction: 0xe771ef5a
    8e44:			; <UNDEFINED> instruction: 0x462546b8
    8e48:			; <UNDEFINED> instruction: 0xf7f9e76e
    8e4c:	svclt	0x0000efc8
    8e50:	andeq	r8, r3, r0, asr #26
    8e54:	andeq	r0, r0, ip, ror #6
    8e58:	andeq	r7, r2, r4, asr #21
    8e5c:	andeq	r8, r3, r6, ror ip
    8e60:	andeq	r1, r2, r4, lsr #29
    8e64:	andeq	r1, r2, ip, ror lr
    8e68:	andeq	r3, r2, r6, ror #24
    8e6c:	ldrdeq	r1, [r2], -ip
    8e70:	mvnsmi	lr, sp, lsr #18
    8e74:	bmi	189a6d8 <wprintw@plt+0x1897280>
    8e78:	blmi	18b5160 <wprintw@plt+0x18b1d08>
    8e7c:	ldrbtmi	r4, [sl], #-1672	; 0xfffff978
    8e80:	stcge	6, cr4, [r2, #-24]	; 0xffffffe8
    8e84:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8e88:			; <UNDEFINED> instruction: 0xf04f9337
    8e8c:			; <UNDEFINED> instruction: 0xf7ff0300
    8e90:	strmi	pc, [r4], -r9, ror #29
    8e94:	subsle	r2, ip, r0, lsl #16
    8e98:	strtmi	r4, [sl], -r1, lsl #12
    8e9c:			; <UNDEFINED> instruction: 0xf7fa2003
    8ea0:	andcc	lr, r1, r0, lsl #21
    8ea4:	strtmi	sp, [sl], -lr, asr #32
    8ea8:	andcs	r4, r3, r1, lsr #12
    8eac:	b	1e46e9c <wprintw@plt+0x1e43a44>
    8eb0:	strmi	r1, [r5], -r2, asr #24
    8eb4:	blls	1bd008 <wprintw@plt+0x1b9bb0>
    8eb8:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    8ebc:	svcpl	0x0080f5b3
    8ec0:	andcs	sp, r1, sp, ror r0
    8ec4:	cdp2	0, 1, cr15, cr2, cr8, {0}
    8ec8:	ldc2	0, cr15, [r8], {8}
    8ecc:	strtmi	r2, [r0], -r0, lsl #2
    8ed0:	ldmda	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ed4:			; <UNDEFINED> instruction: 0xf0084605
    8ed8:	andcs	pc, r0, r3, asr ip	; <UNPREDICTABLE>
    8edc:	cdp2	0, 0, cr15, cr6, cr8, {0}
    8ee0:	tstle	r0, fp, ror #24
    8ee4:	ldm	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8ee8:	strmi	r2, [r7], -r5, lsl #4
    8eec:			; <UNDEFINED> instruction: 0xf0306800
    8ef0:	cmple	r4, r4
    8ef4:	ldrbtmi	r4, [r9], #-2372	; 0xfffff6bc
    8ef8:	svc	0x005ef7f9
    8efc:	andcs	r4, r3, r1, lsl #12
    8f00:			; <UNDEFINED> instruction: 0xf98ef014
    8f04:	stmdbmi	r1, {r0, r1, r2, r3, sp, lr, pc}^
    8f08:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8f0c:	mrc	7, 1, APSR_nzcv, cr0, cr9, {7}
    8f10:	eorsvs	r2, r8, r5, lsl #4
    8f14:	subsle	r2, fp, r0, lsl #16
    8f18:	andcs	r4, r0, sp, lsr r9
    8f1c:			; <UNDEFINED> instruction: 0xf7f94479
    8f20:			; <UNDEFINED> instruction: 0xf015ef4c
    8f24:			; <UNDEFINED> instruction: 0x4620f93d
    8f28:	mcr	7, 7, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    8f2c:	blmi	d5b818 <wprintw@plt+0xd583c0>
    8f30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8f34:	blls	de2fa4 <wprintw@plt+0xddfb4c>
    8f38:	cmple	pc, sl, asr r0	; <UNPREDICTABLE>
    8f3c:	eorslt	r4, r8, r8, lsr #12
    8f40:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8f44:			; <UNDEFINED> instruction: 0x4631aa1c
    8f48:			; <UNDEFINED> instruction: 0xf7fa2003
    8f4c:	andcc	lr, r1, sl, lsr #20
    8f50:	strtmi	sp, [r0], -r9, lsr #1
    8f54:			; <UNDEFINED> instruction: 0xf0124631
    8f58:	strmi	pc, [r4], -r7, lsl #31
    8f5c:			; <UNDEFINED> instruction: 0xf1b8e7a3
    8f60:	andle	r0, sp, r0, lsl #30
    8f64:	andcs	r4, r5, #44, 18	; 0xb0000
    8f68:			; <UNDEFINED> instruction: 0xf06f2000
    8f6c:	ldrbtmi	r0, [r9], #-1281	; 0xfffffaff
    8f70:	svc	0x0022f7f9
    8f74:			; <UNDEFINED> instruction: 0xf914f015
    8f78:			; <UNDEFINED> instruction: 0xf7f94620
    8f7c:			; <UNDEFINED> instruction: 0xe7d5eebc
    8f80:	strbmi	r4, [r0], -r6, lsr #18
    8f84:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8f88:	svc	0x0016f7f9
    8f8c:			; <UNDEFINED> instruction: 0x46014632
    8f90:			; <UNDEFINED> instruction: 0xf0142003
    8f94:	strtmi	pc, [r0], -r5, asr #18
    8f98:	mcr	7, 5, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    8f9c:	stmdbmi	r0!, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    8fa0:	ldrbtmi	r2, [r9], #-0
    8fa4:	svc	0x0008f7f9
    8fa8:	ldmdavs	r8!, {r0, ip, pc}
    8fac:	stmda	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8fb0:	ldrtmi	r9, [r2], -r1, lsl #18
    8fb4:	andcs	r4, r3, r3, lsl #12
    8fb8:			; <UNDEFINED> instruction: 0xf932f014
    8fbc:	ldmdbmi	r9, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    8fc0:	andcs	r2, r0, r5, lsl #4
    8fc4:			; <UNDEFINED> instruction: 0xf7f94479
    8fc8:			; <UNDEFINED> instruction: 0xf015eef8
    8fcc:	ldrb	pc, [r8, -r9, ror #17]!	; <UNPREDICTABLE>
    8fd0:	ldrbtmi	r4, [r9], #-2325	; 0xfffff6eb
    8fd4:	mrc	7, 7, APSR_nzcv, cr0, cr9, {7}
    8fd8:			; <UNDEFINED> instruction: 0xf7fa9001
    8fdc:	stmdavs	r0, {r1, r3, r4, r5, r6, fp, sp, lr, pc}
    8fe0:	svc	0x00ecf7f9
    8fe4:	ldrtmi	r9, [r2], -r1, lsl #18
    8fe8:	andcs	r4, r3, r3, lsl #12
    8fec:			; <UNDEFINED> instruction: 0xf918f014
    8ff0:			; <UNDEFINED> instruction: 0xf7fa4628
    8ff4:			; <UNDEFINED> instruction: 0xf04fe9fa
    8ff8:			; <UNDEFINED> instruction: 0xe79435ff
    8ffc:	mcr	7, 7, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    9000:	andeq	r8, r3, sl, lsr #22
    9004:	andeq	r0, r0, ip, ror #6
    9008:	andeq	r1, r2, sl, lsl #22
    900c:	ldrdeq	r1, [r2], -r6
    9010:	andeq	r1, r2, r8, asr #25
    9014:	andeq	r8, r3, r8, ror sl
    9018:	andeq	r1, r2, sl, lsr ip
    901c:	andeq	r1, r2, lr, lsr #24
    9020:	andeq	r1, r2, lr, ror #14
    9024:	andeq	r1, r2, r4, lsl #24
    9028:	andeq	r1, r2, lr, lsr r7
    902c:	svcmi	0x00f0e92d
    9030:	stcmi	0, cr11, [ip, #-532]!	; 0xfffffdec
    9034:	stcmi	6, cr4, [ip], #-56	; 0xffffffc8
    9038:	ldrbtmi	r2, [sp], #-256	; 0xffffff00
    903c:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
    9040:	stmdbpl	ip!, {r0, r7, r9, sl, lr}
    9044:	cfstrsmi	mvf4, [sl, #-992]!	; 0xfffffc20
    9048:	strls	r6, [r3], #-2084	; 0xfffff7dc
    904c:	streq	pc, [r0], #-79	; 0xffffffb1
    9050:	bge	9a8a8 <wprintw@plt+0x97450>
    9054:	andvc	pc, r5, r8, asr r8	; <UNPREDICTABLE>
    9058:			; <UNDEFINED> instruction: 0xf8d7461d
    905c:			; <UNDEFINED> instruction: 0xf7ffa000
    9060:			; <UNDEFINED> instruction: 0xf1b0ff07
    9064:	svclt	0x00b80b00
    9068:	blle	991070 <wprintw@plt+0x98dc18>
    906c:	andscs	r4, r2, r9, lsr #12
    9070:	blx	ff8c50b6 <wprintw@plt+0xff8c1c5e>
    9074:	andeq	pc, r1, #132	; 0x84
    9078:	movwcs	fp, #852	; 0x354
    907c:			; <UNDEFINED> instruction: 0x46194630
    9080:	eorsvs	r9, fp, r1, lsl #4
    9084:	blx	ff6450ca <wprintw@plt+0xff641c72>
    9088:	bls	51c90 <wprintw@plt+0x4e838>
    908c:			; <UNDEFINED> instruction: 0x46214618
    9090:			; <UNDEFINED> instruction: 0xf8faf7fe
    9094:			; <UNDEFINED> instruction: 0xf00f4630
    9098:	ldmdavs	r8!, {r0, r1, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    909c:			; <UNDEFINED> instruction: 0xf8c4f007
    90a0:	strbmi	r9, [sl], -r2, lsl #16
    90a4:	movwcs	r4, #5721	; 0x1659
    90a8:	andge	pc, r0, r7, asr #17
    90ac:	blx	15470b0 <wprintw@plt+0x1543c58>
    90b0:			; <UNDEFINED> instruction: 0x46292013
    90b4:	blx	ff0450fa <wprintw@plt+0xff041ca2>
    90b8:	bmi	3910c4 <wprintw@plt+0x38dc6c>
    90bc:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    90c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    90c4:	subsmi	r9, sl, r3, lsl #22
    90c8:	andlt	sp, r5, sl, lsl #2
    90cc:	svchi	0x00f0e8bd
    90d0:			; <UNDEFINED> instruction: 0xf8584b09
    90d4:	ldmdavs	fp, {r0, r1, ip, sp}
    90d8:	bicsvs	r6, ip, r9, asr r8
    90dc:	bfi	r6, r9, #2, #11
    90e0:	mrc	7, 3, APSR_nzcv, cr12, cr9, {7}
    90e4:	andeq	r8, r3, lr, ror #18
    90e8:	andeq	r0, r0, ip, ror #6
    90ec:	andeq	r8, r3, r4, ror #18
    90f0:	andeq	r0, r0, r4, lsr #12
    90f4:	andeq	r8, r3, sl, ror #17
    90f8:	andeq	r0, r0, r0, lsl #6
    90fc:			; <UNDEFINED> instruction: 0xf7ffb510
    9100:			; <UNDEFINED> instruction: 0x4604fdb1
    9104:			; <UNDEFINED> instruction: 0xf7f9b158
    9108:	strtmi	lr, [r0], #-4022	; 0xfffff04a
    910c:	stccc	8, cr15, [r1], {16}
    9110:	tstle	r6, pc, lsr #22
    9114:	strtmi	r2, [r0], -r2, lsl #2
    9118:	ldmda	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    911c:	strtmi	fp, [r0], -r8, lsl #18
    9120:			; <UNDEFINED> instruction: 0x4620bd10
    9124:			; <UNDEFINED> instruction: 0xf7f92400
    9128:	strtmi	lr, [r0], -r6, ror #27
    912c:	svclt	0x0000bd10
    9130:			; <UNDEFINED> instruction: 0x4606b5f8
    9134:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
    9138:	svc	0x0012f7f9
    913c:			; <UNDEFINED> instruction: 0xf7ffb358
    9140:			; <UNDEFINED> instruction: 0x4604ffdd
    9144:			; <UNDEFINED> instruction: 0x4620b338
    9148:	svc	0x0094f7f9
    914c:	strtmi	r4, [r0], -r1, lsl #12
    9150:			; <UNDEFINED> instruction: 0xf012310c
    9154:	strmi	pc, [r4], -pc, ror #28
    9158:	svc	0x008cf7f9
    915c:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    9160:	strmi	r1, [r5], -r7, lsr #16
    9164:	cmnpl	r0, r7, lsl #22
    9168:	rsbsvs	r2, r9, pc, lsr r0
    916c:			; <UNDEFINED> instruction: 0xf7fa60ba
    9170:	strmi	lr, [r7], -r4, lsl #18
    9174:			; <UNDEFINED> instruction: 0xf7f94620
    9178:			; <UNDEFINED> instruction: 0x4605eefa
    917c:			; <UNDEFINED> instruction: 0xf7fa4638
    9180:	stclne	8, cr14, [fp], #-1008	; 0xfffffc10
    9184:	stmdbmi	pc, {r2, r4, ip, lr, pc}	; <UNPREDICTABLE>
    9188:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    918c:	ldcl	7, cr15, [r0], #996	; 0x3e4
    9190:			; <UNDEFINED> instruction: 0x46206030
    9194:	stmdami	ip, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    9198:			; <UNDEFINED> instruction: 0xf7ff4478
    919c:	strmi	pc, [r4], -pc, lsr #31
    91a0:	bicsle	r2, r0, r0, lsl #16
    91a4:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    91a8:	mcr2	0, 4, pc, cr4, cr2, {0}	; <UNPREDICTABLE>
    91ac:	strb	r4, [sl, r4, lsl #12]
    91b0:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    91b4:	ldc	7, cr15, [lr, #996]	; 0x3e4
    91b8:	svclt	0x0000e7eb
    91bc:			; <UNDEFINED> instruction: 0x00021aba
    91c0:	andeq	r1, r2, sl, lsr #21
    91c4:	andeq	r1, r2, sl, lsl #21
    91c8:	andeq	r1, r2, r0, ror #20
    91cc:	andeq	r1, r2, sl, asr sl
    91d0:	blmi	4b66b8 <wprintw@plt+0x4b3260>
    91d4:	ldrbtmi	r4, [fp], #-2578	; 0xfffff5ee
    91d8:	stmdavs	r8!, {r0, r2, r3, r4, r7, fp, ip, lr}
    91dc:	stc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
    91e0:	orrlt	r4, r0, r4, lsl #12
    91e4:	mcr	7, 1, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    91e8:	andle	r3, ip, r1
    91ec:			; <UNDEFINED> instruction: 0xf7f96828
    91f0:	strtmi	lr, [r0], -r2, lsl #27
    91f4:	svc	0x003ef7f9
    91f8:	strtmi	r4, [r0], -r1, lsl #12
    91fc:			; <UNDEFINED> instruction: 0xf0123101
    9200:	eorvs	pc, r8, r9, lsl lr	; <UNPREDICTABLE>
    9204:	stmdbmi	r7, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    9208:	andcs	r2, r0, r5, lsl #4
    920c:			; <UNDEFINED> instruction: 0xf7f94479
    9210:	stmdavs	r9!, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    9214:	blx	945238 <wprintw@plt+0x941de0>
    9218:	svclt	0x0000e7e8
    921c:	ldrdeq	r8, [r3], -r2
    9220:	andeq	r0, r0, r4, asr #11
    9224:	andeq	r1, r2, ip, lsl #20
    9228:			; <UNDEFINED> instruction: 0x460fb5f8
    922c:	ldrbtmi	r4, [sp], #-3343	; 0xfffff2f1
    9230:	ldc2	7, cr15, [r8, #-1020]	; 0xfffffc04
    9234:	blmi	3b591c <wprintw@plt+0x3b24c4>
    9238:	stmiapl	fp!, {r2, r9, sl, lr}^
    923c:			; <UNDEFINED> instruction: 0x4631681e
    9240:	ldc	7, cr15, [lr], #996	; 0x3e4
    9244:	svclt	0x00181a25
    9248:	stmdblt	r7!, {r0, r8, sl, sp}
    924c:			; <UNDEFINED> instruction: 0xf7f94620
    9250:			; <UNDEFINED> instruction: 0x4628ed52
    9254:			; <UNDEFINED> instruction: 0x4621bdf8
    9258:			; <UNDEFINED> instruction: 0xf7f94630
    925c:	addmi	lr, r6, #45568	; 0xb200
    9260:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
    9264:			; <UNDEFINED> instruction: 0x463de7f2
    9268:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    926c:	andeq	r8, r3, sl, ror r7
    9270:	andeq	r0, r0, r4, asr #11
    9274:	bmi	15be8c <wprintw@plt+0x158a34>
    9278:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    927c:	tstlt	r3, fp, lsl r8
    9280:			; <UNDEFINED> instruction: 0x4618e7d2
    9284:	svclt	0x00004770
    9288:	andeq	r8, r3, r0, lsr r7
    928c:	andeq	r0, r0, r4, asr #11
    9290:	blmi	4f6778 <wprintw@plt+0x4f3320>
    9294:	ldrbtmi	r4, [fp], #-2579	; 0xfffff5ed
    9298:	stmdavs	r8!, {r0, r2, r3, r4, r7, fp, ip, lr}
    929c:	stc2l	7, cr15, [r2], #1020	; 0x3fc
    92a0:	teqlt	r0, r4, lsl #12
    92a4:	mcr	7, 7, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
    92a8:			; <UNDEFINED> instruction: 0xf8104420
    92ac:	blcs	bd82b8 <wprintw@plt+0xbd4e60>
    92b0:	stmdbmi	sp, {r3, ip, lr, pc}
    92b4:	andcs	r2, r0, r5, lsl #4
    92b8:			; <UNDEFINED> instruction: 0xf7f94479
    92bc:	stmdavs	r9!, {r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    92c0:			; <UNDEFINED> instruction: 0xf9cef007
    92c4:			; <UNDEFINED> instruction: 0xf7f96828
    92c8:			; <UNDEFINED> instruction: 0x4620ed16
    92cc:	mrc	7, 6, APSR_nzcv, cr2, cr9, {7}
    92d0:	strtmi	r4, [r0], -r1, lsl #12
    92d4:			; <UNDEFINED> instruction: 0xf0123101
    92d8:	eorvs	pc, r8, sp, lsr #27
    92dc:	svclt	0x0000bd38
    92e0:	andeq	r8, r3, r2, lsl r7
    92e4:	andeq	r0, r0, ip, lsl #11
    92e8:	andeq	r1, r2, r4, lsl #19
    92ec:	blmi	1b1bca0 <wprintw@plt+0x1b18848>
    92f0:	push	{r1, r3, r4, r5, r6, sl, lr}
    92f4:			; <UNDEFINED> instruction: 0xb09e41f0
    92f8:	strcs	r5, [r0], #-2259	; 0xfffff72d
    92fc:	strmi	r4, [r8], r9, ror #28
    9300:	ldmdavs	fp, {r0, r3, r5, r6, r9, fp, lr}
    9304:			; <UNDEFINED> instruction: 0xf04f931d
    9308:	ldrbtmi	r0, [lr], #-768	; 0xfffffd00
    930c:	strmi	r4, [r5], -r7, ror #22
    9310:			; <UNDEFINED> instruction: 0x701458b2
    9314:	ldmdavs	fp!, {r0, r1, r2, r4, r5, r6, r7, fp, ip, lr}
    9318:	strtmi	fp, [r1], -fp, lsr #2
    931c:			; <UNDEFINED> instruction: 0xff84f7ff
    9320:			; <UNDEFINED> instruction: 0xf0402800
    9324:			; <UNDEFINED> instruction: 0x46288092
    9328:	stc2	7, cr15, [ip], #-1020	; 0xfffffc04
    932c:	strmi	r7, [r7], -fp, lsr #16
    9330:	cmple	fp, r0, lsl #22
    9334:	svceq	0x0000f1b8
    9338:			; <UNDEFINED> instruction: 0xf7fed039
    933c:	ldrtmi	pc, [r8], -fp, asr #23	; <UNPREDICTABLE>
    9340:	blx	dc7342 <wprintw@plt+0xdc3eea>
    9344:	bmi	16b5acc <wprintw@plt+0x16b2674>
    9348:	ldmpl	r2!, {r0, r1, r3, r5, fp, ip, sp, lr}
    934c:	smlsldeq	r6, r8, r1, r8
    9350:	ldmdavs	r2, {r0, r1, r2, r4, r8, sl, ip, lr, pc}
    9354:	ldrle	r0, [r4], #-1553	; 0xfffff9ef
    9358:	smlabtcs	r1, fp, r1, fp
    935c:			; <UNDEFINED> instruction: 0xf7fe4638
    9360:	stmdacs	r0, {r0, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    9364:	blmi	14ffb9c <wprintw@plt+0x14fc744>
    9368:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    936c:	addsmi	r6, r3, #416	; 0x1a0
    9370:			; <UNDEFINED> instruction: 0xf7ffd001
    9374:	ldrtmi	pc, [r8], -r5, lsr #17	; <UNPREDICTABLE>
    9378:	ldc	7, cr15, [ip], #996	; 0x3e4
    937c:	ands	r2, sl, r0
    9380:			; <UNDEFINED> instruction: 0xb123782b
    9384:	ldmpl	r3!, {r1, r3, r6, r8, r9, fp, lr}^
    9388:			; <UNDEFINED> instruction: 0x071a685b
    938c:	blmi	127e854 <wprintw@plt+0x127b3fc>
    9390:	ldmpl	r5!, {r0, r3, r4, r5, r9, sl, lr}^
    9394:	stmdavs	r0!, {r2, r3, r5, fp, sp, lr}
    9398:	stc2l	0, cr15, [r6, #-72]!	; 0xffffffb8
    939c:	andcs	r6, r0, #2818048	; 0x2b0000
    93a0:	eorvs	r6, r0, r9, asr r8
    93a4:	andcs	lr, r7, #3194880	; 0x30c000
    93a8:			; <UNDEFINED> instruction: 0xf7fd6119
    93ac:	ldrtmi	pc, [r8], -r5, ror #20	; <UNPREDICTABLE>
    93b0:	stc	7, cr15, [r0], #996	; 0x3e4
    93b4:	bmi	10113c0 <wprintw@plt+0x100df68>
    93b8:	ldrbtmi	r4, [sl], #-2873	; 0xfffff4c7
    93bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    93c0:	subsmi	r9, sl, sp, lsl fp
    93c4:	andslt	sp, lr, r8, ror #2
    93c8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    93cc:	bge	9abd8 <wprintw@plt+0x97780>
    93d0:			; <UNDEFINED> instruction: 0xf7f92003
    93d4:	strmi	lr, [r4], -r6, ror #31
    93d8:			; <UNDEFINED> instruction: 0xf1b8b1e8
    93dc:			; <UNDEFINED> instruction: 0xd1ac0f00
    93e0:	blcs	27494 <wprintw@plt+0x2403c>
    93e4:	blmi	cbd778 <wprintw@plt+0xcba320>
    93e8:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}^
    93ec:	ldrble	r0, [lr], #1819	; 0x71b
    93f0:	strbmi	sl, [r1], -r1, lsl #20
    93f4:			; <UNDEFINED> instruction: 0xf7ff4638
    93f8:	mcrne	13, 0, pc, cr4, cr11, {1}	; <UNPREDICTABLE>
    93fc:			; <UNDEFINED> instruction: 0xf1b4dc32
    9400:	svclt	0x000c3fff
    9404:			; <UNDEFINED> instruction: 0xf0082400
    9408:	cfstrscs	mvf0, [r0], {1}
    940c:			; <UNDEFINED> instruction: 0xf1b8d1bf
    9410:	sbcle	r0, ip, r0, lsl #30
    9414:	blls	1c3340 <wprintw@plt+0x1bfee8>
    9418:	rsbsmi	pc, r0, #50331648	; 0x3000000
    941c:	svcmi	0x0080f5b2
    9420:	vst4.8	{d13-d16}, [r3 :256], r6
    9424:			; <UNDEFINED> instruction: 0xf5b34330
    9428:	bicsle	r5, r6, r0, lsl #30
    942c:	andcs	r4, r5, #573440	; 0x8c000
    9430:			; <UNDEFINED> instruction: 0xf7f94479
    9434:	ldrtmi	lr, [sl], -r2, asr #25
    9438:	andcs	r4, r3, r1, lsl #12
    943c:	mrc2	0, 7, pc, cr0, cr3, {0}
    9440:			; <UNDEFINED> instruction: 0xf7f94638
    9444:			; <UNDEFINED> instruction: 0x4620ec58
    9448:	ldmdbmi	sp, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    944c:	strtmi	r2, [r0], -r5, lsl #4
    9450:			; <UNDEFINED> instruction: 0xf7f94479
    9454:	ldmdavs	sl!, {r1, r4, r5, r7, sl, fp, sp, lr, pc}
    9458:	andcs	r4, r3, r1, lsl #12
    945c:	mcr2	0, 7, pc, cr0, cr3, {0}	; <UNPREDICTABLE>
    9460:	str	r4, [r8, r0, lsr #12]!
    9464:			; <UNDEFINED> instruction: 0xf9caf008
    9468:	movweq	pc, #4232	; 0x1088	; <UNPREDICTABLE>
    946c:	stmdals	r1, {r0, r5, r9, sl, lr}
    9470:			; <UNDEFINED> instruction: 0xf7ff463a
    9474:			; <UNDEFINED> instruction: 0xf008f871
    9478:	blmi	3c7a8c <wprintw@plt+0x3c4634>
    947c:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    9480:	blcs	23eb4 <wprintw@plt+0x20a5c>
    9484:			; <UNDEFINED> instruction: 0x3128d1bb
    9488:			; <UNDEFINED> instruction: 0xf7fe4638
    948c:	sbfx	pc, pc, #29, #23
    9490:	andcs	r4, r5, #12, 18	; 0x30000
    9494:			; <UNDEFINED> instruction: 0xe7cc4479
    9498:	stc	7, cr15, [r0], #996	; 0x3e4
    949c:			; <UNDEFINED> instruction: 0x000386b8
    94a0:	andeq	r0, r0, ip, ror #6
    94a4:	muleq	r3, lr, r6
    94a8:	andeq	r0, r0, r4, lsl #8
    94ac:	andeq	r0, r0, r4, asr #11
    94b0:	andeq	r0, r0, r4, lsr #11
    94b4:	andeq	r0, r0, r0, lsl #6
    94b8:	andeq	r8, r3, lr, ror #11
    94bc:	andeq	r1, r2, r4, ror #16
    94c0:	andeq	r1, r2, ip, lsl #16
    94c4:	andeq	r1, r2, ip, ror #15
    94c8:	svcmi	0x00f0e92d
    94cc:	stc	6, cr2, [sp, #-0]
    94d0:	ldrtmi	r8, [r0], r2, lsl #22
    94d4:	blmi	ff21bff8 <wprintw@plt+0xff218ba0>
    94d8:	stmiami	r8, {r1, r3, r4, r5, r6, sl, lr}^
    94dc:	stclmi	0, cr11, [r8], {145}	; 0x91
    94e0:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    94e4:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    94e8:			; <UNDEFINED> instruction: 0xf04f930f
    94ec:			; <UNDEFINED> instruction: 0xf0120300
    94f0:	bmi	ff14887c <wprintw@plt+0xff145424>
    94f4:	stmibmi	r5, {r2, r6, r7, r8, r9, fp, lr}^
    94f8:	andls	pc, r2, r4, asr r8	; <UNPREDICTABLE>
    94fc:	blmi	ff11f88c <wprintw@plt+0xff11c434>
    9500:	bmi	ff125560 <wprintw@plt+0xff122108>
    9504:			; <UNDEFINED> instruction: 0xf8d95866
    9508:			; <UNDEFINED> instruction: 0xf8541000
    950c:	ldmdavs	r3!, {r0, r1, ip, sp, pc}
    9510:	stmiami	r1, {r0, r2, r9, sl, lr}^
    9514:	andls	r5, r6, r0, lsr #16
    9518:	blvs	ff29f7bc <wprintw@plt+0xff29c364>
    951c:	bmi	fefedd50 <wprintw@plt+0xfefea8f8>
    9520:	mcr	4, 0, r4, cr8, cr10, {3}
    9524:	bmi	fef93d6c <wprintw@plt+0xfef90914>
    9528:	andls	r4, r9, #2046820352	; 0x7a000000
    952c:	ldrbtmi	r4, [sl], #-2749	; 0xfffff543
    9530:	vst1.8	{d9-d12}, [r3], sl
    9534:			; <UNDEFINED> instruction: 0xf1b85000
    9538:			; <UNDEFINED> instruction: 0xf0000f00
    953c:	andcs	r8, r5, #156	; 0x9c
    9540:			; <UNDEFINED> instruction: 0xf0002800
    9544:	ldmibmi	r8!, {r2, r4, r5, r7, pc}
    9548:	ldrbtmi	r2, [r9], #-0
    954c:	ldc	7, cr15, [r4], #-996	; 0xfffffc1c
    9550:	ldmibmi	r6!, {r1, r7, r9, sl, lr}
    9554:	ldrbtmi	r6, [r9], #-2104	; 0xfffff7c8
    9558:	stc2	0, cr15, [r6], {18}
    955c:	addcs	r4, r0, #180, 22	; 0x2d000
    9560:			; <UNDEFINED> instruction: 0xf8546038
    9564:			; <UNDEFINED> instruction: 0xf8dbc003
    9568:	blcs	15570 <wprintw@plt+0x12118>
    956c:	addshi	pc, ip, r0
    9570:	movwge	lr, #10701	; 0x29cd
    9574:	blls	191980 <wprintw@plt+0x18e528>
    9578:			; <UNDEFINED> instruction: 0xf8cd4608
    957c:	movwls	ip, #4096	; 0x1000
    9580:			; <UNDEFINED> instruction: 0xf009462b
    9584:	mcrrne	15, 5, pc, r3, cr1	; <UNPREDICTABLE>
    9588:			; <UNDEFINED> instruction: 0xf000900c
    958c:	andcc	r8, r2, fp, lsl r1
    9590:	ldmdavs	r3!, {r0, r1, r8, ip, lr, pc}
    9594:			; <UNDEFINED> instruction: 0xf1400499
    9598:			; <UNDEFINED> instruction: 0xf8d98115
    959c:	stmdage	ip, {ip, sp}
    95a0:	ldmibvs	fp, {r1, r3, r4, r8, fp, sp, lr}^
    95a4:	ldmdavs	r3, {r3, r8, r9, ip, pc}^
    95a8:			; <UNDEFINED> instruction: 0xf0019307
    95ac:	bmi	fe8891f0 <wprintw@plt+0xfe885d98>
    95b0:	ldmdavs	r9, {r0, r1, r5, r7, fp, ip, lr}
    95b4:	strmi	r9, [r2], r5, lsl #6
    95b8:			; <UNDEFINED> instruction: 0xf0124628
    95bc:	bmi	fe7c8718 <wprintw@plt+0xfe7c52c0>
    95c0:	ldrmi	r5, [r2, #2210]	; 0x8a2
    95c4:	rsbsle	r4, pc, r5, lsl #12
    95c8:	stmiapl	r2!, {r2, r3, r4, r7, r9, fp, lr}
    95cc:			; <UNDEFINED> instruction: 0xf0004592
    95d0:	bmi	fe6e97e0 <wprintw@plt+0xfe6e6388>
    95d4:	ldrmi	r5, [r2, #2210]	; 0x8a2
    95d8:			; <UNDEFINED> instruction: 0xf088bf04
    95dc:	ldmdavs	r3!, {r0, fp}
    95e0:	bmi	fe63d884 <wprintw@plt+0xfe63a42c>
    95e4:	ldrmi	r5, [r2, #2210]	; 0x8a2
    95e8:	sbcshi	pc, r2, r0
    95ec:	stmiapl	r2!, {r1, r2, r4, r7, r9, fp, lr}
    95f0:			; <UNDEFINED> instruction: 0xf0004592
    95f4:	bls	32985c <wprintw@plt+0x326404>
    95f8:			; <UNDEFINED> instruction: 0xf0002a00
    95fc:	ldmdavs	r3!, {r0, r1, r5, r7, pc}
    9600:	vst3.8	{d3[0],d4[0],d5[0]}, [r3], r2
    9604:	svclt	0x00185100
    9608:	vsubl.u8	q9, d1, d1
    960c:	movwmi	r3, #41280	; 0xa140
    9610:			; <UNDEFINED> instruction: 0xf1b8d18f
    9614:			; <UNDEFINED> instruction: 0xf0400f00
    9618:	blls	169998 <wprintw@plt+0x166540>
    961c:			; <UNDEFINED> instruction: 0xf8d32700
    9620:	strbmi	r8, [r0], -r0
    9624:	blx	febc7628 <wprintw@plt+0xfebc41d0>
    9628:	strbmi	r4, [r0], -r1, lsl #12
    962c:	ldc2	0, cr15, [r4], #72	; 0x48
    9630:	blls	1636fc <wprintw@plt+0x1602a4>
    9634:	smlalbtcc	pc, r0, r1, r3	; <UNPREDICTABLE>
    9638:			; <UNDEFINED> instruction: 0xf7ff6018
    963c:	ldmdavs	r3!, {r0, r1, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    9640:	ldrble	r0, [sl, #-1178]	; 0xfffffb66
    9644:			; <UNDEFINED> instruction: 0x079b6873
    9648:	svccs	0x0000d502
    964c:	adchi	pc, sl, r0
    9650:	mrc2	7, 1, pc, cr6, cr14, {7}
    9654:			; <UNDEFINED> instruction: 0xf7f94628
    9658:	bmi	1f44398 <wprintw@plt+0x1f40f40>
    965c:	ldrbtmi	r4, [sl], #-2918	; 0xfffff49a
    9660:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9664:	subsmi	r9, sl, pc, lsl #22
    9668:	sbchi	pc, r2, r0, asr #32
    966c:	ldc	0, cr11, [sp], #68	; 0x44
    9670:	pop	{r1, r8, r9, fp, pc}
    9674:			; <UNDEFINED> instruction: 0xf4038ff0
    9678:	andcs	r3, r5, #0, 6
    967c:	cmnlt	fp, #232, 2	; 0x3a
    9680:			; <UNDEFINED> instruction: 0x46404973
    9684:			; <UNDEFINED> instruction: 0xf7f94479
    9688:	pkhbtmi	lr, r2, r8, lsl #23
    968c:	bne	444ef4 <wprintw@plt+0x441a9c>
    9690:			; <UNDEFINED> instruction: 0xf0126838
    9694:			; <UNDEFINED> instruction: 0xf8dbfbe9
    9698:	subcs	r3, r0, #0
    969c:	stceq	0, cr15, [r0], {79}	; 0x4f
    96a0:	blcs	21788 <wprintw@plt+0x1e330>
    96a4:	svcge	0x0064f47f
    96a8:	ldrbtmi	r4, [fp], #-2922	; 0xfffff496
    96ac:	stmdbmi	sl!, {r5, r6, r8, r9, sl, sp, lr, pc}^
    96b0:			; <UNDEFINED> instruction: 0xf7f94479
    96b4:	strmi	lr, [r2], r2, lsl #23
    96b8:	biclt	lr, r3, fp, asr #14
    96bc:	strbmi	r9, [r0], -sl, lsl #18
    96c0:	bl	1ec76ac <wprintw@plt+0x1ec4254>
    96c4:	strb	r4, [r1, r2, lsl #13]!
    96c8:			; <UNDEFINED> instruction: 0x061a6833
    96cc:	vst1.16	{d13[1]}, [r3 :16], ip
    96d0:	eorsvs	r5, r3, r0, lsl #6
    96d4:	ldmdavs	r3!, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}
    96d8:	movwcc	pc, #1155	; 0x483	; <UNPREDICTABLE>
    96dc:			; <UNDEFINED> instruction: 0xe7286033
    96e0:			; <UNDEFINED> instruction: 0x4640495e
    96e4:			; <UNDEFINED> instruction: 0xf7f94479
    96e8:	strmi	lr, [r2], r8, ror #22
    96ec:	stmdbls	r9, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    96f0:			; <UNDEFINED> instruction: 0xf7f94640
    96f4:	strmi	lr, [r2], r2, ror #22
    96f8:			; <UNDEFINED> instruction: 0xf8d9e7c8
    96fc:	ldmdbvs	sl, {ip, sp}
    9700:	ldmdavs	r2, {r0, r1, r2, r8, fp, ip, pc}^
    9704:	smlabble	r3, sl, r2, r4
    9708:	stmdbls	r8, {r1, r3, r4, r6, r7, r8, fp, sp, lr}
    970c:	andle	r4, r3, sl, lsl #5
    9710:	ldc2	7, cr15, [r8, #1016]!	; 0x3f8
    9714:	ldrdcc	pc, [r0], -r9
    9718:	tstcs	r1, r1, asr sl
    971c:	bicsvs	r9, r8, #720896	; 0xb0000
    9720:	andsvc	r5, r9, r3, lsr #17
    9724:	blls	183584 <wprintw@plt+0x18012c>
    9728:			; <UNDEFINED> instruction: 0xf7fc6818
    972c:	stmdacs	r0, {r0, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}
    9730:	svcls	0x0005d05c
    9734:	ldmdavs	r8!, {r1, r2, ip, pc}
    9738:	b	ff747724 <wprintw@plt+0xff7442cc>
    973c:	eorsvs	r9, fp, r6, lsl #22
    9740:	movwls	r2, #49920	; 0xc300
    9744:	svceq	0x0000f1b8
    9748:	svcge	0x0067f43f
    974c:	ldreq	r6, [r8], #2099	; 0x833
    9750:	blls	17e85c <wprintw@plt+0x17b404>
    9754:	stmdavc	r3, {r3, r4, fp, sp, lr}
    9758:	sbcle	r2, lr, r0, lsl #22
    975c:	stc2l	0, cr15, [r8], #-60	; 0xffffffc4
    9760:	bls	15c434 <wprintw@plt+0x158fdc>
    9764:	ldmdavs	r1, {r5, r6, r7, fp, ip, lr}
    9768:			; <UNDEFINED> instruction: 0xf916f005
    976c:			; <UNDEFINED> instruction: 0xf8d96832
    9770:	ldreq	r3, [r1], #0
    9774:	ldmdavs	r9, {r0, r1, r6, r7, r8, sl, ip, lr, pc}^
    9778:	stmib	r3, {r9, sp}^
    977c:	strcs	r2, [r1, -r7, lsl #4]
    9780:			; <UNDEFINED> instruction: 0xf7fe6119
    9784:			; <UNDEFINED> instruction: 0xe75afd7f
    9788:	bl	ffe47774 <wprintw@plt+0xffe4431c>
    978c:			; <UNDEFINED> instruction: 0xe6d06833
    9790:	ldc2l	0, cr15, [lr], {9}
    9794:	strtmi	r9, [r8], -r5, lsl #22
    9798:			; <UNDEFINED> instruction: 0xf0126819
    979c:	ldmdavs	r3!, {r0, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    97a0:	strb	r4, [r6], r5, lsl #12
    97a4:	bge	3b03c0 <wprintw@plt+0x3acf68>
    97a8:	ldmdavs	r8, {r0, r2, r3, r8, fp, sp, pc}
    97ac:	cdp2	0, 5, cr15, cr14, cr5, {0}
    97b0:			; <UNDEFINED> instruction: 0xf43f2800
    97b4:	ldmib	sp, {r0, r2, r3, r6, r8, r9, sl, fp, sp, pc}^
    97b8:	ldrtmi	r0, [fp], -sp, lsl #2
    97bc:			; <UNDEFINED> instruction: 0xf00d463a
    97c0:	strb	pc, [r5, -r1, lsr #24]	; <UNPREDICTABLE>
    97c4:	andcs	r4, r5, #638976	; 0x9c000
    97c8:	ldrbtmi	r2, [r9], #-0
    97cc:	b	ffd477b8 <wprintw@plt+0xffd44360>
    97d0:	stc2l	0, cr15, [r6], #80	; 0x50
    97d4:	stmdami	r4!, {r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    97d8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    97dc:	stc2	7, cr15, [r6, #1020]	; 0x3fc
    97e0:	ldmdavs	r8, {r0, r2, r8, r9, fp, ip, pc}
    97e4:	blcs	277f8 <wprintw@plt+0x243a0>
    97e8:	ldr	sp, [r7, r0, asr #1]!
    97ec:			; <UNDEFINED> instruction: 0xe6a06833
    97f0:	b	ffd477dc <wprintw@plt+0xffd44384>
    97f4:	ldrdeq	r8, [r3], -r0
    97f8:	andeq	r0, r0, ip, ror #6
    97fc:	andeq	r3, r2, r6, lsl #11
    9800:	andeq	r8, r3, r4, asr #9
    9804:	andeq	r0, r0, r0, lsl #6
    9808:	andeq	r0, r0, r4, lsl #8
    980c:	andeq	r0, r0, r4, lsr #11
    9810:	andeq	r0, r0, r4, asr #11
    9814:	andeq	r0, r0, r4, asr #9
    9818:	andeq	r0, r0, ip, ror #8
    981c:	andeq	r1, r2, ip, lsl #15
    9820:	andeq	r1, r2, r4, asr #16
    9824:	andeq	r1, r2, r6, lsl r8
    9828:	andeq	r1, r2, r6, ror #14
    982c:	andeq	r1, r2, r6, asr r7
    9830:	andeq	r0, r0, ip, lsr #6
    9834:	andeq	r0, r0, r0, asr #9
    9838:	muleq	r0, r0, r5
    983c:	andeq	r0, r0, ip, asr r3
    9840:	andeq	r0, r0, r0, lsr r6
    9844:	muleq	r0, ip, r5
    9848:	andeq	r0, r0, r4, lsl #6
    984c:	andeq	r8, r3, sl, asr #6
    9850:	andeq	r1, r2, r4, ror #12
    9854:	andeq	r1, r2, r2, lsl #12
    9858:	andeq	r1, r2, r4, lsr #12
    985c:	andeq	r1, r2, r8, lsr r6
    9860:	andeq	r0, r0, r4, lsl #12
    9864:	andeq	r0, r2, lr, lsl #29
    9868:	andeq	r3, r2, lr, lsl #5
    986c:			; <UNDEFINED> instruction: 0xf006b508
    9870:	tstlt	r0, r5, lsl #28	; <UNPREDICTABLE>
    9874:	pop	{r3, r8, sl, fp, ip, sp, pc}
    9878:			; <UNDEFINED> instruction: 0xf7ff4008
    987c:	svclt	0x0000be25
    9880:	svcmi	0x00f0e92d
    9884:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    9888:			; <UNDEFINED> instruction: 0xf8df8b02
    988c:			; <UNDEFINED> instruction: 0xf8df5998
    9890:	ldrbtmi	r4, [sp], #-2456	; 0xfffff668
    9894:	ldmibls	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9898:	ldmibvc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    989c:	stmdbpl	ip!, {r0, r1, r2, r5, r7, ip, sp, pc}
    98a0:	stmdavc	r0, {r0, r3, r4, r5, r6, r7, sl, lr}
    98a4:	stmdavs	r4!, {r0, r2, r3, r9, sl, lr}
    98a8:			; <UNDEFINED> instruction: 0xf04f9425
    98ac:			; <UNDEFINED> instruction: 0xf8590400
    98b0:	stmib	sp, {r0, r1, r2, ip, sp, lr}^
    98b4:			; <UNDEFINED> instruction: 0xf89d2302
    98b8:	movwls	r3, #16584	; 0x40c8
    98bc:	ldmdavs	ip, {r0, r1, r3, r4, r5, fp, sp, lr}^
    98c0:			; <UNDEFINED> instruction: 0xf0002800
    98c4:			; <UNDEFINED> instruction: 0x463081bd
    98c8:			; <UNDEFINED> instruction: 0xf95cf7ff
    98cc:	strmi	r9, [r0], r2, lsl #18
    98d0:			; <UNDEFINED> instruction: 0xf0402900
    98d4:			; <UNDEFINED> instruction: 0xf8df80ea
    98d8:			; <UNDEFINED> instruction: 0xf859395c
    98dc:	ldmdavs	r3!, {r0, r1, sp, lr}
    98e0:			; <UNDEFINED> instruction: 0xf7ffb123
    98e4:	stmdacs	r0, {r0, r5, r7, sl, fp, ip, sp, lr, pc}
    98e8:	adcshi	pc, r5, #64	; 0x40
    98ec:	bge	29b1f8 <wprintw@plt+0x297da0>
    98f0:			; <UNDEFINED> instruction: 0xf7f92003
    98f4:	ldmdavs	r9!, {r1, r2, r4, r6, r8, sl, fp, sp, lr, pc}
    98f8:	blcs	2432c <wprintw@plt+0x20ed4>
    98fc:	addhi	pc, pc, #0
    9900:	ldmdbcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9904:	svclt	0x00183001
    9908:			; <UNDEFINED> instruction: 0xf8592001
    990c:	andls	r2, r5, #2
    9910:	b	423960 <wprintw@plt+0x420508>
    9914:			; <UNDEFINED> instruction: 0xf0004292
    9918:	stmdals	r3, {r1, r3, r4, r5, r6, r9, pc}
    991c:	ldmdblt	r8, {r1, r3, r4, r8, sl, fp, sp, lr}
    9920:	stmdbcs	r0, {r0, r3, r8, r9, fp, sp, lr}
    9924:	movthi	pc, #12288	; 0x3000	; <UNPREDICTABLE>
    9928:			; <UNDEFINED> instruction: 0x46406c9e
    992c:	stmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9930:	stmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9934:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    9938:	tstvs	sl, #-536870903	; 0xe0000009
    993c:	ldcl	7, cr15, [ip], {249}	; 0xf9
    9940:	stmdacs	r0, {r1, r2, ip, pc}
    9944:	bicshi	pc, r8, #0
    9948:	ldmcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    994c:			; <UNDEFINED> instruction: 0xf8594640
    9950:	ldmdavs	r3!, {r0, r1, sp, lr}
    9954:			; <UNDEFINED> instruction: 0xf0002b00
    9958:			; <UNDEFINED> instruction: 0xf7ff8316
    995c:	strmi	pc, [r2], r3, lsl #19
    9960:			; <UNDEFINED> instruction: 0xf0002800
    9964:	stmdavc	r3, {r1, r6, r7, r8, r9, pc}
    9968:			; <UNDEFINED> instruction: 0x21214602
    996c:	blcs	bf5e40 <wprintw@plt+0xbf29e8>
    9970:	andsvc	fp, r1, r8, lsl #30
    9974:	svccc	0x0001f812
    9978:	mvnsle	r2, r0, lsl #22
    997c:			; <UNDEFINED> instruction: 0xf7f96830
    9980:			; <UNDEFINED> instruction: 0x4603eb7a
    9984:	movwls	r4, #30288	; 0x7650
    9988:	bl	1d47974 <wprintw@plt+0x1d4451c>
    998c:	ldrmi	r9, [r8], #-2823	; 0xfffff4f9
    9990:			; <UNDEFINED> instruction: 0xf0123001
    9994:	ldmdavs	r3!, {r0, r1, r3, r4, r9, fp, ip, sp, lr, pc}
    9998:	rscscc	pc, pc, #79	; 0x4f
    999c:			; <UNDEFINED> instruction: 0xf8cd2101
    99a0:	movwls	sl, #4
    99a4:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    99a8:			; <UNDEFINED> instruction: 0x4606447b
    99ac:	beq	4451d4 <wprintw@plt+0x441d7c>
    99b0:	bl	fea4799c <wprintw@plt+0xfea44544>
    99b4:			; <UNDEFINED> instruction: 0xf7f94650
    99b8:			; <UNDEFINED> instruction: 0xf8dfe99e
    99bc:			; <UNDEFINED> instruction: 0x46301890
    99c0:			; <UNDEFINED> instruction: 0xf7fe4479
    99c4:			; <UNDEFINED> instruction: 0xf890fff3
    99c8:	strmi	sl, [r6], -r0
    99cc:	svceq	0x0000f1ba
    99d0:	movwhi	pc, #32768	; 0x8000	; <UNPREDICTABLE>
    99d4:	beq	44523c <wprintw@plt+0x441de4>
    99d8:	stmib	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    99dc:			; <UNDEFINED> instruction: 0xf7f94630
    99e0:	stmdacs	r0, {r1, r3, r9, fp, sp, lr, pc}
    99e4:	adchi	pc, pc, #192, 4
    99e8:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
    99ec:	movwcs	pc, #1027	; 0x403	; <UNPREDICTABLE>
    99f0:	cmpmi	r1, r0, asr #4	; <UNPREDICTABLE>
    99f4:	sbcmi	pc, r1, #64, 4
    99f8:	svclt	0x00082b00
    99fc:	vst1.8	{d20-d22}, [pc :64], r1
    9a00:			; <UNDEFINED> instruction: 0x463072db
    9a04:	b	fe7c79f0 <wprintw@plt+0xfe7c4598>
    9a08:	bleq	460d0 <wprintw@plt+0x42c78>
    9a0c:	subhi	pc, ip, #192, 4
    9a10:	ldmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9a14:			; <UNDEFINED> instruction: 0xf7f94479
    9a18:	strmi	lr, [r2], ip, lsr #17
    9a1c:			; <UNDEFINED> instruction: 0xf0002800
    9a20:			; <UNDEFINED> instruction: 0xf7f98243
    9a24:	stmdblt	r8, {r1, r2, r3, r4, r9, fp, sp, lr, pc}^
    9a28:			; <UNDEFINED> instruction: 0x4658683b
    9a2c:	ldmib	r3, {r0, r1, r3, r4, r7, r9, fp, sp, lr}^
    9a30:			; <UNDEFINED> instruction: 0xf7f91206
    9a34:	andcc	lr, r1, r4, lsr fp
    9a38:	orrhi	pc, r3, #0
    9a3c:			; <UNDEFINED> instruction: 0x4658683b
    9a40:	ldmdbvs	r9, {r0, r1, r3, r4, r7, r9, fp, sp, lr}
    9a44:	ldcl	7, cr15, [sl], #996	; 0x3e4
    9a48:	tstle	r4, r1
    9a4c:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
    9a50:			; <UNDEFINED> instruction: 0xf1400319
    9a54:	stmdals	r6, {r0, r2, r3, r4, r7, r8, r9, pc}
    9a58:	ldrbmi	r2, [r1], -r0, lsl #4
    9a5c:			; <UNDEFINED> instruction: 0xf828f7ff
    9a60:	vmlal.s8	q9, d0, d0
    9a64:			; <UNDEFINED> instruction: 0xf00083b5
    9a68:			; <UNDEFINED> instruction: 0x465081be
    9a6c:	bl	fef47a58 <wprintw@plt+0xfef44600>
    9a70:			; <UNDEFINED> instruction: 0xf7fe4630
    9a74:			; <UNDEFINED> instruction: 0x4682fff5
    9a78:			; <UNDEFINED> instruction: 0xf0402800
    9a7c:			; <UNDEFINED> instruction: 0xf8df81c8
    9a80:	andcs	r1, r5, #212, 14	; 0x3500000
    9a84:			; <UNDEFINED> instruction: 0xf7f94479
    9a88:			; <UNDEFINED> instruction: 0xee08e998
    9a8c:			; <UNDEFINED> instruction: 0x46d3aa10
    9a90:			; <UNDEFINED> instruction: 0xf7f99002
    9a94:	stmdavs	r0, {r1, r2, r3, r4, r8, r9, fp, sp, lr, pc}
    9a98:	b	fe447a84 <wprintw@plt+0xfe44462c>
    9a9c:	ldrtmi	r9, [r2], -r2, lsl #18
    9aa0:	ldrbmi	r4, [r0], -r3, lsl #12
    9aa4:	blx	fef45afa <wprintw@plt+0xfef426a2>
    9aa8:	blls	101e4c <wprintw@plt+0xfe9f4>
    9aac:			; <UNDEFINED> instruction: 0xf0002b02
    9ab0:	movwcs	r8, #252	; 0xfc
    9ab4:	bcc	4452dc <wprintw@plt+0x441e84>
    9ab8:			; <UNDEFINED> instruction: 0xf0002d00
    9abc:	stfcsd	f0, [r0], {98}	; 0x62
    9ac0:	sbcshi	pc, r0, #0
    9ac4:	and	r2, lr, r0, lsl #12
    9ac8:	blcc	64a3c <wprintw@plt+0x615e4>
    9acc:	vqdmulh.s<illegal width 8>	d18, d0, d1
    9ad0:	strtmi	r8, [r9], -sl, lsr #1
    9ad4:			; <UNDEFINED> instruction: 0xf7f9200a
    9ad8:	strdcc	lr, [r1], -lr	; <UNPREDICTABLE>
    9adc:			; <UNDEFINED> instruction: 0x81b2f000
    9ae0:	strcc	r6, [r1], -r4, lsr #17
    9ae4:			; <UNDEFINED> instruction: 0xf8d4b30c
    9ae8:	ldrbmi	fp, [r8], -r0
    9aec:	b	ff0c7ad8 <wprintw@plt+0xff0c4680>
    9af0:	ldrbmi	r4, [r8], -r2, lsl #13
    9af4:			; <UNDEFINED> instruction: 0xf87af012
    9af8:	ldrbmi	r4, [r2], -fp, lsr #12
    9afc:	stmdavs	r0!, {r0, r8, sp}
    9b00:	stmib	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9b04:	pkhtbmi	r4, r3, r1, asr #12
    9b08:			; <UNDEFINED> instruction: 0xf0126820
    9b0c:	ldrbmi	pc, [sl, #2147]	; 0x863	; <UNPREDICTABLE>
    9b10:	addshi	pc, ip, r0, lsl #4
    9b14:	ldmvs	sl, {r0, r1, r3, r4, r5, fp, sp, lr}
    9b18:	bicsle	r4, r5, r2, lsr #5
    9b1c:	ldmdavc	fp, {r0, r1, r5, fp, sp, lr}
    9b20:	bicsle	r2, sp, r0, lsl #22
    9b24:	stccs	8, cr6, [r0], {164}	; 0xa4
    9b28:	blls	fe2a4 <wprintw@plt+0xfae4c>
    9b2c:			; <UNDEFINED> instruction: 0xf0002b02
    9b30:			; <UNDEFINED> instruction: 0x462880f0
    9b34:	bl	1647b20 <wprintw@plt+0x16446c8>
    9b38:			; <UNDEFINED> instruction: 0xf0402800
    9b3c:	ldmib	sp, {r2, r4, r5, r9, pc}^
    9b40:	bcs	12754 <wprintw@plt+0xf2fc>
    9b44:	movwcs	fp, #3860	; 0xf14
    9b48:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    9b4c:			; <UNDEFINED> instruction: 0xf0002b00
    9b50:	blls	a9f38 <wprintw@plt+0xa6ae0>
    9b54:			; <UNDEFINED> instruction: 0xf0402b00
    9b58:	ldmdavs	ip!, {r3, r4, r5, r6, r7, pc}
    9b5c:	stmdavs	r5!, {r0, r6, r9, sl, lr}
    9b60:			; <UNDEFINED> instruction: 0xf7f94628
    9b64:	stmdacs	r0, {r1, r2, r5, r6, fp, sp, lr, pc}
    9b68:	stcvs	0, cr13, [r0], #-232	; 0xffffff18
    9b6c:			; <UNDEFINED> instruction: 0xf7feb168
    9b70:	ldmdavs	fp!, {r0, r1, r3, r4, fp, ip, sp, lr, pc}
    9b74:			; <UNDEFINED> instruction: 0xf7f96c18
    9b78:	ldmdavs	fp!, {r1, r2, r3, r4, r5, r7, fp, sp, lr, pc}
    9b7c:	strbmi	r9, [r0], -r2, lsl #18
    9b80:			; <UNDEFINED> instruction: 0xf7fe6419
    9b84:	ldmdavs	ip!, {r0, r1, r2, r7, r8, fp, ip, sp, lr, pc}
    9b88:	stcvs	8, cr6, [r3, #148]!	; 0x94
    9b8c:	strbmi	r4, [r1], -r8, lsr #12
    9b90:			; <UNDEFINED> instruction: 0xf0002b00
    9b94:	ldmdavs	sp, {r0, r1, r3, r8, r9, pc}
    9b98:			; <UNDEFINED> instruction: 0xf966f012
    9b9c:			; <UNDEFINED> instruction: 0xf7fc6020
    9ba0:			; <UNDEFINED> instruction: 0xf7fcfe6b
    9ba4:	ldmdavs	ip!, {r0, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    9ba8:	blcs	2523c <wprintw@plt+0x21de4>
    9bac:	movwhi	pc, #53248	; 0xd000	; <UNPREDICTABLE>
    9bb0:			; <UNDEFINED> instruction: 0x46286819
    9bb4:	ldmda	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9bb8:	stmdavs	r4!, {r4, r7, r8, ip, sp, pc}^
    9bbc:	strcs	fp, [r0, #-316]	; 0xfffffec4
    9bc0:			; <UNDEFINED> instruction: 0xf7f96920
    9bc4:			; <UNDEFINED> instruction: 0x6125e898
    9bc8:	stccs	8, cr6, [r0], {164}	; 0xa4
    9bcc:			; <UNDEFINED> instruction: 0xf7fcd1f8
    9bd0:			; <UNDEFINED> instruction: 0xf8dfffa5
    9bd4:	ldmdavs	ip!, {r2, r7, r9, sl, ip, sp}
    9bd8:			; <UNDEFINED> instruction: 0xf8592201
    9bdc:	andsvc	r3, sl, r3
    9be0:	msreq	CPSR_f, r4, lsl #2
    9be4:			; <UNDEFINED> instruction: 0xf7fe4640
    9be8:	ldmdavs	fp!, {r0, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    9bec:	tstcs	r4, r0
    9bf0:	ldrvs	r6, [r9, #-3226]	; 0xfffff366
    9bf4:	subseq	pc, r4, r3, lsl #17
    9bf8:			; <UNDEFINED> instruction: 0xf01464da
    9bfc:	andcs	pc, r5, #196608	; 0x30000
    9c00:			; <UNDEFINED> instruction: 0x1658f8df
    9c04:	ldrtmi	r9, [r3], -r0, lsl #4
    9c08:			; <UNDEFINED> instruction: 0x2654f8df
    9c0c:	andcs	r4, r0, r9, ror r4
    9c10:	bleq	85d54 <wprintw@plt+0x828fc>
    9c14:			; <UNDEFINED> instruction: 0xf7f9447a
    9c18:			; <UNDEFINED> instruction: 0x4632ebf4
    9c1c:	andcs	r4, r0, r1, lsl #12
    9c20:	blx	fffc5c74 <wprintw@plt+0xfffc281c>
    9c24:	strtmi	lr, [r9], -r9, lsr #32
    9c28:			; <UNDEFINED> instruction: 0xf7f9200d
    9c2c:	andcc	lr, r1, r4, asr fp
    9c30:	orrhi	pc, r5, r0
    9c34:	blvs	ff6e3d28 <wprintw@plt+0xff6e08d0>
    9c38:			; <UNDEFINED> instruction: 0xf43f2b02
    9c3c:	smlsld	sl, r8, r1, pc	; <UNPREDICTABLE>
    9c40:			; <UNDEFINED> instruction: 0x0620f8df
    9c44:			; <UNDEFINED> instruction: 0xf0064478
    9c48:	ldrt	pc, [ip], -fp, lsl #26	; <UNPREDICTABLE>
    9c4c:			; <UNDEFINED> instruction: 0x1618f8df
    9c50:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9c54:	strmi	r2, [r3], r0
    9c58:	stmia	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9c5c:			; <UNDEFINED> instruction: 0xf7f99002
    9c60:	stmdavs	r0, {r3, r4, r5, r9, fp, sp, lr, pc}
    9c64:	stmib	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9c68:	strbmi	r9, [r2], -r2, lsl #18
    9c6c:	andcs	r4, r3, r3, lsl #12
    9c70:	blx	ff5c5cc4 <wprintw@plt+0xff5c286c>
    9c74:			; <UNDEFINED> instruction: 0xf7f94628
    9c78:			; <UNDEFINED> instruction: 0xee18eab8
    9c7c:			; <UNDEFINED> instruction: 0xf7f90a10
    9c80:			; <UNDEFINED> instruction: 0x4640e83a
    9c84:	ldmda	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9c88:	strbcs	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    9c8c:	ldrcc	pc, [r8, #2271]	; 0x8df
    9c90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9c94:	blls	963d04 <wprintw@plt+0x9608ac>
    9c98:			; <UNDEFINED> instruction: 0xf040405a
    9c9c:	ldrbmi	r8, [r8], -r0, asr #5
    9ca0:	ldc	0, cr11, [sp], #156	; 0x9c
    9ca4:	pop	{r1, r8, r9, fp, pc}
    9ca8:			; <UNDEFINED> instruction: 0xf8df8ff0
    9cac:	strbmi	r1, [r0], -r4, asr #11
    9cb0:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
    9cb4:	bl	847ca0 <wprintw@plt+0x844848>
    9cb8:	stmdacs	r0, {r0, r3, r9, sl, ip, pc}
    9cbc:	cmnhi	ip, r0	; <UNPREDICTABLE>
    9cc0:	stmdage	r9, {r0, r2, ip, pc}
    9cc4:	blx	d47cc8 <wprintw@plt+0xd44870>
    9cc8:	vmla.f64	d9, d8, d5
    9ccc:	stmdacs	r0, {r4, r9, fp}
    9cd0:			; <UNDEFINED> instruction: 0x81a7f000
    9cd4:	ldrmi	r9, [r8], -r9, lsl #18
    9cd8:			; <UNDEFINED> instruction: 0xf7fe2201
    9cdc:	stmdacs	r0, {r0, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    9ce0:	tsthi	r4, r0, asr #5	; <UNPREDICTABLE>
    9ce4:	bichi	pc, r0, r0, asr #32
    9ce8:	blcs	308f8 <wprintw@plt+0x2d4a0>
    9cec:	mcrge	4, 7, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
    9cf0:			; <UNDEFINED> instruction: 0xf4039b0e
    9cf4:			; <UNDEFINED> instruction: 0xf5b34370
    9cf8:	eorle	r5, r9, r0, lsl #31
    9cfc:			; <UNDEFINED> instruction: 0xf8dfb39d
    9d00:	andcs	r1, r5, #116, 10	; 0x1d000000
    9d04:	ldrbtmi	r2, [r9], #-0
    9d08:	ldmda	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9d0c:	blx	1245d64 <wprintw@plt+0x124290c>
    9d10:			; <UNDEFINED> instruction: 0xf8dfe6d5
    9d14:	cfmsc32	mvfx1, mvfx8, mvfx4
    9d18:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
    9d1c:	b	ffb47d08 <wprintw@plt+0xffb448b0>
    9d20:	stmdacs	r0, {r2, r9, sl, lr}
    9d24:			; <UNDEFINED> instruction: 0x81b6f000
    9d28:	andcs	r4, r1, #42991616	; 0x2900000
    9d2c:	mcr2	7, 6, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    9d30:	vmlal.s8	q9, d0, d0
    9d34:			; <UNDEFINED> instruction: 0xf04081f3
    9d38:	cdp	0, 1, cr8, cr8, cr2, {5}
    9d3c:			; <UNDEFINED> instruction: 0xf7f90a10
    9d40:	blls	c3eb0 <wprintw@plt+0xc0a58>
    9d44:			; <UNDEFINED> instruction: 0xf43f2b00
    9d48:			; <UNDEFINED> instruction: 0xf8ddaf5a
    9d4c:	ldr	fp, [r4, r8]
    9d50:	strne	pc, [r8, #-2271]!	; 0xfffff721
    9d54:	andcs	r2, r0, r5, lsl #4
    9d58:			; <UNDEFINED> instruction: 0xf7f94479
    9d5c:			; <UNDEFINED> instruction: 0xf014e82e
    9d60:	vstrcs	s30, [r0, #-124]	; 0xffffff84
    9d64:	andcs	sp, r1, fp, asr #3
    9d68:	cdp2	0, 12, cr15, cr0, cr7, {0}
    9d6c:	stc2l	0, cr15, [r6, #-28]	; 0xffffffe4
    9d70:	vpmax.s8	d25, d0, d3
    9d74:	vrhadd.s8	q10, q0, <illegal reg q0.5>
    9d78:	bcs	52a84 <wprintw@plt+0x4f62c>
    9d7c:	sadd16mi	fp, r9, r8
    9d80:	eorscs	lr, pc, lr
    9d84:	b	ffe47d70 <wprintw@plt+0xffe44918>
    9d88:	andcs	r4, r1, r5, lsl #12
    9d8c:	cdp2	0, 10, cr15, cr14, cr7, {0}
    9d90:	ldc2	0, cr15, [r4, #-28]!	; 0xffffffe4
    9d94:	vqdmulh.s<illegal width 8>	d25, d0, d3
    9d98:	blcs	5a2a4 <wprintw@plt+0x56e4c>
    9d9c:	biccs	fp, r1, r8, lsl pc
    9da0:	sbcsvc	pc, fp, #1325400064	; 0x4f000000
    9da4:			; <UNDEFINED> instruction: 0xf7f94640
    9da8:	strmi	lr, [r6], -lr, asr #17
    9dac:	stc2l	0, cr15, [r8], #28
    9db0:			; <UNDEFINED> instruction: 0xf0072000
    9db4:	blls	c9828 <wprintw@plt+0xc63d0>
    9db8:	cmple	r8, r0, lsl #22
    9dbc:			; <UNDEFINED> instruction: 0xf0001c73
    9dc0:	blls	e9ff8 <wprintw@plt+0xe6ba0>
    9dc4:	subsle	r2, r6, r1, lsl #22
    9dc8:	ldrtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    9dcc:			; <UNDEFINED> instruction: 0x46304479
    9dd0:	mcr	7, 6, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
    9dd4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    9dd8:	cmnhi	r1, r0	; <UNPREDICTABLE>
    9ddc:	blcs	309ec <wprintw@plt+0x2d594>
    9de0:	mcrge	4, 3, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    9de4:			; <UNDEFINED> instruction: 0xf8dfe78b
    9de8:			; <UNDEFINED> instruction: 0x4658149c
    9dec:			; <UNDEFINED> instruction: 0x31284479
    9df0:	b	1ac7ddc <wprintw@plt+0x1ac4984>
    9df4:	ldrbmi	r3, [r0], -r1
    9df8:	blls	17e210 <wprintw@plt+0x17adb8>
    9dfc:	tsteq	sl, #1769472	; 0x1b0000
    9e00:	andhi	pc, r0, #64, 2
    9e04:	ldmib	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9e08:			; <UNDEFINED> instruction: 0xf7f84630
    9e0c:	blls	105be4 <wprintw@plt+0x10278c>
    9e10:			; <UNDEFINED> instruction: 0xf43f2b02
    9e14:	movwcs	sl, #3914	; 0xf4a
    9e18:	bcc	445640 <wprintw@plt+0x4421e8>
    9e1c:	andcc	lr, r1, r8, ror #14
    9e20:	strdcc	sp, [r8, -r5]!
    9e24:			; <UNDEFINED> instruction: 0xf7fe4640
    9e28:			; <UNDEFINED> instruction: 0xf8dffa11
    9e2c:			; <UNDEFINED> instruction: 0xf859340c
    9e30:	movwls	r3, #20483	; 0x5003
    9e34:	cmpeq	lr, #1769472	; 0x1b0000
    9e38:	ldmdavs	r9!, {r0, r3, r5, r6, r7, r8, sl, ip, lr, pc}
    9e3c:	blcs	24870 <wprintw@plt+0x21418>
    9e40:	strb	sp, [sl, #-229]!	; 0xffffff1b
    9e44:	strbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9e48:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9e4c:	strtmi	lr, [r8], -r2, lsl #14
    9e50:	b	fe4c7e3c <wprintw@plt+0xfe4c49e4>
    9e54:	stmdals	r2, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    9e58:			; <UNDEFINED> instruction: 0xf8df2205
    9e5c:	ldrbtmi	r1, [r9], #-1072	; 0xfffffbd0
    9e60:			; <UNDEFINED> instruction: 0xf7f84683
    9e64:	ldmdavs	r2!, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    9e68:	blt	445690 <wprintw@plt+0x442238>
    9e6c:	andcs	r4, r3, r1, lsl #12
    9e70:			; <UNDEFINED> instruction: 0xf9d6f013
    9e74:			; <UNDEFINED> instruction: 0xf8dfe701
    9e78:	ldrbtmi	r1, [r9], #-1048	; 0xfffffbe8
    9e7c:			; <UNDEFINED> instruction: 0xf8dfe7a7
    9e80:	andcs	r1, r5, #20, 8	; 0x14000000
    9e84:	andcs	r4, r0, r9, ror r4
    9e88:			; <UNDEFINED> instruction: 0xf7f84683
    9e8c:	mulls	r2, r6, pc	; <UNPREDICTABLE>
    9e90:	ldmdb	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9e94:			; <UNDEFINED> instruction: 0xf7f96800
    9e98:	stmdbls	r2, {r1, r4, r7, fp, sp, lr, pc}
    9e9c:	strmi	r4, [r3], -r2, asr #12
    9ea0:			; <UNDEFINED> instruction: 0xf0132003
    9ea4:			; <UNDEFINED> instruction: 0xe6e8f9bd
    9ea8:	andcs	r4, r5, #4112384	; 0x3ec000
    9eac:	ldrbtmi	r2, [r9], #-0
    9eb0:			; <UNDEFINED> instruction: 0xf7f84683
    9eb4:	andls	lr, r2, r2, lsl #31
    9eb8:	stmdb	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9ebc:			; <UNDEFINED> instruction: 0xf7f96800
    9ec0:	stmdbls	r2, {r1, r2, r3, r4, r5, r6, fp, sp, lr, pc}
    9ec4:	mcr	6, 0, r4, cr8, cr2, {1}
    9ec8:			; <UNDEFINED> instruction: 0x4603ba10
    9ecc:			; <UNDEFINED> instruction: 0xf0134658
    9ed0:	ldrtmi	pc, [r0], -r7, lsr #19	; <UNPREDICTABLE>
    9ed4:	svc	0x000ef7f8
    9ed8:			; <UNDEFINED> instruction: 0xf7f9e6cf
    9edc:	andcs	lr, r5, #16384000	; 0xfa0000
    9ee0:	strmi	r6, [r4], -r3, lsl #16
    9ee4:	andeq	pc, r4, r3, lsr r0	; <UNPREDICTABLE>
    9ee8:	adchi	pc, ip, r0, asr #32
    9eec:	ldrbtmi	r4, [r9], #-2539	; 0xfffff615
    9ef0:	svc	0x0062f7f8
    9ef4:	andcs	r4, r3, r1, lsl #12
    9ef8:			; <UNDEFINED> instruction: 0xf992f013
    9efc:	beq	445764 <wprintw@plt+0x44230c>
    9f00:			; <UNDEFINED> instruction: 0xf04fb1d0
    9f04:			; <UNDEFINED> instruction: 0xf7f80b00
    9f08:			; <UNDEFINED> instruction: 0xe6b6ef76
    9f0c:	andcs	r4, r5, #228, 18	; 0x390000
    9f10:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    9f14:	svc	0x0050f7f8
    9f18:			; <UNDEFINED> instruction: 0xf7f99002
    9f1c:	stmdavs	r0, {r1, r3, r4, r6, r7, fp, sp, lr, pc}
    9f20:	stmda	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9f24:	strbmi	r9, [r2], -r2, lsl #18
    9f28:	andcs	r4, r3, r3, lsl #12
    9f2c:			; <UNDEFINED> instruction: 0xf978f013
    9f30:	beq	445798 <wprintw@plt+0x442340>
    9f34:	svc	0x005ef7f8
    9f38:	bleq	4607c <wprintw@plt+0x42c24>
    9f3c:	ldmibmi	r9, {r0, r2, r3, r4, r7, r9, sl, sp, lr, pc}^
    9f40:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9f44:			; <UNDEFINED> instruction: 0xf7f9e686
    9f48:	blls	184260 <wprintw@plt+0x180e08>
    9f4c:	vst2.8	{d6-d7}, [r3 :64], fp
    9f50:	stmdavs	r2, {r8, r9, sp}
    9f54:	bcs	9b964 <wprintw@plt+0x9850c>
    9f58:	cfstrdge	mvd15, [sl, #-252]	; 0xffffff04
    9f5c:	cmpmi	r1, r0, asr #4	; <UNPREDICTABLE>
    9f60:			; <UNDEFINED> instruction: 0xf47f2b00
    9f64:	ldrtmi	sl, [r0], -ip, asr #26
    9f68:	ldc2l	7, cr15, [sl, #-1016]!	; 0xfffffc08
    9f6c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    9f70:	svcge	0x004df47f
    9f74:	andcs	r4, r5, #204, 18	; 0x330000
    9f78:			; <UNDEFINED> instruction: 0xf7f84479
    9f7c:	andls	lr, r2, lr, lsl pc
    9f80:	ldrdeq	pc, [r0], -sl
    9f84:			; <UNDEFINED> instruction: 0xf7f9e79b
    9f88:	andcc	lr, r2, r6, ror r8
    9f8c:			; <UNDEFINED> instruction: 0xff1ef011
    9f90:			; <UNDEFINED> instruction: 0xf04f4bc6
    9f94:	strdcs	r3, [r1, -pc]
    9f98:			; <UNDEFINED> instruction: 0xf8cd447b
    9f9c:	strmi	r8, [r6], -r0
    9fa0:	ldm	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9fa4:	stmibmi	r2, {r1, r3, r4, r8, sl, sp, lr, pc}^
    9fa8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9fac:	ldmdbls	lr, {r0, r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    9fb0:			; <UNDEFINED> instruction: 0xf47f4291
    9fb4:	ldrt	sl, [r7], #3888	; 0xf30
    9fb8:	andcs	r4, r5, #3112960	; 0x2f8000
    9fbc:	ldrbtmi	r9, [r9], #-3
    9fc0:	mrc	7, 7, APSR_nzcv, cr10, cr8, {7}
    9fc4:			; <UNDEFINED> instruction: 0xf7f99002
    9fc8:	blls	1041e0 <wprintw@plt+0x100d88>
    9fcc:	bcc	4457f4 <wprintw@plt+0x44239c>
    9fd0:			; <UNDEFINED> instruction: 0xf7f86800
    9fd4:	stmdbls	r2, {r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    9fd8:	strmi	r4, [r3], -r2, asr #12
    9fdc:			; <UNDEFINED> instruction: 0xf0132003
    9fe0:			; <UNDEFINED> instruction: 0xe7a9f91f
    9fe4:	andcs	r4, r5, #180, 18	; 0x2d0000
    9fe8:			; <UNDEFINED> instruction: 0x46d34650
    9fec:			; <UNDEFINED> instruction: 0xf7f84479
    9ff0:	ldmibmi	r2!, {r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    9ff4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9ff8:	ldrbmi	r4, [r0], -r5, lsl #12
    9ffc:	mrc	7, 6, APSR_nzcv, cr12, cr8, {7}
    a000:	bcs	445868 <wprintw@plt+0x442410>
    a004:	strmi	r4, [r3], -r9, lsr #12
    a008:			; <UNDEFINED> instruction: 0xf0134650
    a00c:	ldrtmi	pc, [r0], -r9, lsl #18	; <UNPREDICTABLE>
    a010:	mrc	7, 3, APSR_nzcv, cr0, cr8, {7}
    a014:	beq	44587c <wprintw@plt+0x442424>
    a018:	mcr	7, 3, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    a01c:	bge	445844 <wprintw@plt+0x4423ec>
    a020:	stmibmi	r7!, {r0, r1, r3, r5, r9, sl, sp, lr, pc}
    a024:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    a028:	mcr	7, 6, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    a02c:			; <UNDEFINED> instruction: 0xf7f99002
    a030:	stmdavs	r0, {r4, r6, fp, sp, lr, pc}
    a034:	svc	0x00c2f7f8
    a038:	strmi	r9, [r2], -r2, lsl #18
    a03c:			; <UNDEFINED> instruction: 0xf0132003
    a040:	ldrb	pc, [r9, -pc, ror #17]!	; <UNPREDICTABLE>
    a044:	mulcs	r0, pc, r9	; <UNPREDICTABLE>
    a048:			; <UNDEFINED> instruction: 0xf7f84479
    a04c:			; <UNDEFINED> instruction: 0x9002eeb6
    a050:			; <UNDEFINED> instruction: 0xf7f86820
    a054:	stmdbls	r2, {r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    a058:	strmi	r4, [r3], -r2, asr #12
    a05c:			; <UNDEFINED> instruction: 0xf0132003
    a060:			; <UNDEFINED> instruction: 0xe74bf8df
    a064:	strb	r4, [r0, #-1574]!	; 0xfffff9da
    a068:	andcs	r4, r5, #2473984	; 0x25c000
    a06c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    a070:	mcr	7, 5, pc, cr2, cr8, {7}	; <UNPREDICTABLE>
    a074:			; <UNDEFINED> instruction: 0xf7f99002
    a078:	stmdavs	r0, {r2, r3, r5, fp, sp, lr, pc}
    a07c:	svc	0x009ef7f8
    a080:	strmi	r9, [r2], -r2, lsl #18
    a084:			; <UNDEFINED> instruction: 0xf0132003
    a088:	cdp	8, 1, cr15, cr8, cr11, {6}
    a08c:			; <UNDEFINED> instruction: 0xf7f80a10
    a090:			; <UNDEFINED> instruction: 0xe751eeb2
    a094:	andcs	r4, r5, #2310144	; 0x234000
    a098:	ldrbtmi	r4, [r9], #-1699	; 0xfffff95d
    a09c:	mcr	7, 4, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    a0a0:			; <UNDEFINED> instruction: 0xf7f99002
    a0a4:	stmdavs	r0, {r1, r2, r4, fp, sp, lr, pc}
    a0a8:	svc	0x0088f7f8
    a0ac:	strmi	r9, [r2], -r2, lsl #18
    a0b0:			; <UNDEFINED> instruction: 0xf0132003
    a0b4:			; <UNDEFINED> instruction: 0x4628f8b5
    a0b8:	ldm	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a0bc:	stmibmi	r4, {r0, r2, r3, r4, r6, r7, r8, sl, sp, lr, pc}
    a0c0:	strtmi	r2, [fp], r5, lsl #4
    a0c4:			; <UNDEFINED> instruction: 0xf7f84479
    a0c8:	andls	lr, r2, r8, ror lr
    a0cc:	stmda	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a0d0:			; <UNDEFINED> instruction: 0xf7f86800
    a0d4:	stmdbls	r2, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    a0d8:	strmi	r4, [r3], -r2, asr #12
    a0dc:			; <UNDEFINED> instruction: 0xf0132003
    a0e0:			; <UNDEFINED> instruction: 0x4630f89f
    a0e4:	stmib	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a0e8:	strbmi	lr, [r0], -r7, asr #11
    a0ec:	stc2	0, cr15, [r4, #-68]	; 0xffffffbc
    a0f0:	mcr2	0, 7, pc, cr0, cr1, {0}	; <UNPREDICTABLE>
    a0f4:	strb	r4, [r1], #-1666	; 0xfffff97e
    a0f8:	andcs	r4, r5, #1933312	; 0x1d8000
    a0fc:			; <UNDEFINED> instruction: 0xf7f84479
    a100:	andls	lr, r5, ip, asr lr
    a104:	svc	0x00e4f7f8
    a108:			; <UNDEFINED> instruction: 0xf7f86800
    a10c:	stmdbls	r5, {r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    a110:	strmi	r4, [r3], -r2, asr #12
    a114:			; <UNDEFINED> instruction: 0xf0132003
    a118:	ldrbt	pc, [r8], -r3, lsl #17	; <UNPREDICTABLE>
    a11c:	andcs	r4, r5, #1802240	; 0x1b8000
    a120:	ldrbtmi	r2, [r9], #-0
    a124:			; <UNDEFINED> instruction: 0xf7f84683
    a128:	andls	lr, r2, r8, asr #28
    a12c:	svc	0x00d0f7f8
    a130:			; <UNDEFINED> instruction: 0xf7f86800
    a134:	stmdbls	r2, {r2, r6, r8, r9, sl, fp, sp, lr, pc}
    a138:	andcs	r4, r3, r2, lsl #12
    a13c:			; <UNDEFINED> instruction: 0xf870f013
    a140:	blls	1837b4 <wprintw@plt+0x18035c>
    a144:	tsteq	r8, #1769472	; 0x1b0000
    a148:	cfldr64ge	mvdx15, [r8], #-252	; 0xffffff04
    a14c:			; <UNDEFINED> instruction: 0xf7f94650
    a150:	ldrtmi	lr, [r0], -ip, asr #16
    a154:	stc2	7, cr15, [r4], {254}	; 0xfe
    a158:	stmdacs	r0, {r1, r7, r9, sl, lr}
    a15c:	mrcge	4, 2, APSR_nzcv, cr7, cr15, {3}
    a160:	andcs	r4, r5, #1540096	; 0x178000
    a164:			; <UNDEFINED> instruction: 0xf7f84479
    a168:	cdp	14, 0, cr14, cr8, cr8, {1}
    a16c:			; <UNDEFINED> instruction: 0x46d3aa10
    a170:			; <UNDEFINED> instruction: 0xf7f89002
    a174:	stmdavs	r0, {r1, r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    a178:	svc	0x0020f7f8
    a17c:	ldrtmi	r9, [r2], -r2, lsl #18
    a180:	ldrbmi	r4, [r0], -r3, lsl #12
    a184:			; <UNDEFINED> instruction: 0xf84cf013
    a188:			; <UNDEFINED> instruction: 0xf7f84630
    a18c:	ldrb	lr, [r4, #-3508]!	; 0xfffff24c
    a190:			; <UNDEFINED> instruction: 0xf7f94650
    a194:	ldrtmi	lr, [r0], -sl, lsr #16
    a198:	stc2l	7, cr15, [r2], #-1016	; 0xfffffc08
    a19c:	stmdacs	r0, {r1, r7, r9, sl, lr}
    a1a0:	mrcge	4, 1, APSR_nzcv, cr5, cr15, {3}
    a1a4:	andcs	r4, r5, #1277952	; 0x138000
    a1a8:			; <UNDEFINED> instruction: 0xe7dc4479
    a1ac:	mrc2	0, 2, pc, cr12, cr1, {0}
    a1b0:			; <UNDEFINED> instruction: 0xf7fc6020
    a1b4:			; <UNDEFINED> instruction: 0xf7fcfb61
    a1b8:	ldmdavs	ip!, {r0, r1, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    a1bc:	blcs	25850 <wprintw@plt+0x223f8>
    a1c0:	cfstrsge	mvf15, [lr, #-252]	; 0xffffff04
    a1c4:	ldrbtmi	r4, [sp], #-3399	; 0xfffff2b9
    a1c8:	stmdbmi	r7, {r1, r4, r5, r6, r7, sl, sp, lr, pc}^
    a1cc:	ldrbt	r4, [r0], #1145	; 0x479
    a1d0:			; <UNDEFINED> instruction: 0xf04f4650
    a1d4:			; <UNDEFINED> instruction: 0xf7f90b00
    a1d8:	stmdbmi	r4, {r3, fp, sp, lr, pc}^
    a1dc:	ldrbmi	r2, [r8], -r5, lsl #4
    a1e0:	mcr	4, 0, r4, cr8, cr9, {3}
    a1e4:			; <UNDEFINED> instruction: 0xf7f8ba10
    a1e8:	andls	lr, r2, r8, ror #27
    a1ec:	svc	0x0070f7f8
    a1f0:			; <UNDEFINED> instruction: 0xf7f86800
    a1f4:	stmdbls	r2, {r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    a1f8:	strmi	r4, [r3], -r2, asr #12
    a1fc:			; <UNDEFINED> instruction: 0xf0132003
    a200:	ldr	pc, [sl, #-2063]!	; 0xfffff7f1
    a204:	svc	0x00f0f7f8
    a208:			; <UNDEFINED> instruction: 0xf7fe4630
    a20c:	strmi	pc, [r2], r9, lsr #24
    a210:			; <UNDEFINED> instruction: 0xf47f2800
    a214:	ldmdbmi	r6!, {r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, pc}
    a218:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    a21c:			; <UNDEFINED> instruction: 0xf7f8e433
    a220:	svclt	0x0000edde
    a224:	andeq	r8, r3, r6, lsl r1
    a228:	andeq	r0, r0, ip, ror #6
    a22c:	andeq	r8, r3, r8, lsl #2
    a230:	andeq	r0, r0, r0, lsl #6
    a234:	andeq	r0, r0, r4, asr #11
    a238:	andeq	r0, r0, r4, lsr #11
    a23c:	andeq	r8, r3, r4, lsl #24
    a240:	andeq	r1, r2, sl, lsr #5
    a244:	andeq	r0, r0, ip, lsl #11
    a248:	muleq	r2, r4, r4
    a24c:	andeq	r1, r2, ip, lsl r4
    a250:	andeq	r0, r2, r4, lsr #29
    a254:	andeq	r1, r2, ip, asr r3
    a258:	andeq	r0, r0, r4, lsl #12
    a25c:	muleq	r2, r4, r2
    a260:	andeq	r1, r2, ip, ror r2
    a264:	andeq	r1, r2, r4, asr #2
    a268:	strdeq	r1, [r2], -lr
    a26c:	andeq	r7, r3, r8, lsl sp
    a270:	andeq	r0, r2, lr, lsr #30
    a274:	andeq	r1, r2, r2, ror #2
    a278:	andeq	r0, r2, r6, asr #29
    a27c:	andeq	r1, r2, r4, ror #1
    a280:	andeq	r0, r2, ip, ror #21
    a284:	andeq	r8, r3, ip, asr #14
    a288:	andeq	r1, r2, r6
    a28c:	andeq	r0, r2, r2, ror #30
    a290:	andeq	r2, r2, r2, lsl #8
    a294:	andeq	r0, r2, ip, asr #31
    a298:	andeq	r0, r2, r2, lsr pc
    a29c:	andeq	r0, r2, r2, lsl fp
    a2a0:	strdeq	r0, [r2], -lr
    a2a4:	andeq	r0, r2, lr, lsl #30
    a2a8:	andeq	r0, r2, r8, ror #28
    a2ac:	andeq	r0, r2, r4, lsl #29
    a2b0:	andeq	r0, r2, r6, lsr #29
    a2b4:	andeq	r0, r2, r2, asr r7
    a2b8:	strdeq	r0, [r2], -r4
    a2bc:	andeq	r0, r2, lr, lsl #28
    a2c0:	strdeq	r0, [r2], -sl
    a2c4:	andeq	r0, r2, r8, lsl #28
    a2c8:			; <UNDEFINED> instruction: 0x00020db2
    a2cc:	ldrdeq	r0, [r2], -sl
    a2d0:	andeq	r0, r2, ip, lsl #27
    a2d4:	andeq	r0, r2, r4, lsl r6
    a2d8:	andeq	r0, r2, r2, asr sp
    a2dc:	andeq	r0, r2, ip, ror ip
    a2e0:	andeq	r0, r2, r8, lsr ip
    a2e4:	andeq	r2, r2, r2, lsr #17
    a2e8:	muleq	r2, ip, r8
    a2ec:	andeq	r0, r2, r0, lsr r5
    a2f0:	andeq	r0, r2, r6, asr #23
    a2f4:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
    a2f8:	mvnsmi	lr, sp, lsr #18
    a2fc:	cfstrsmi	mvf4, [r8], #-1008	; 0xfffffc10
    a300:	ldrmi	fp, [r7], -r8, lsl #1
    a304:	andls	r2, r0, #0, 4
    a308:			; <UNDEFINED> instruction: 0xf85c4605
    a30c:	bge	11a324 <wprintw@plt+0x116ecc>
    a310:	strmi	sl, [lr], -r3, lsl #16
    a314:	stmdbge	r5, {r3, r4, r7, r9, sl, lr}
    a318:	stmdavs	r4!, {r1, r2, r8, r9, fp, sp, pc}
    a31c:			; <UNDEFINED> instruction: 0xf04f9407
    a320:			; <UNDEFINED> instruction: 0xf0110400
    a324:	blls	1ca038 <wprintw@plt+0x1c6be0>
    a328:	ldrdcs	lr, [r4, -sp]
    a32c:			; <UNDEFINED> instruction: 0xf0059803
    a330:	bmi	74a22c <wprintw@plt+0x746dd4>
    a334:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    a338:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    a33c:	strmi	pc, [r0], #20
    a340:	blmi	6be760 <wprintw@plt+0x6bb308>
    a344:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    a348:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, sp, lr}
    a34c:	ldmiblt	r3!, {r0, r1, r3, r4, fp, ip, sp, lr}
    a350:	strbmi	r2, [r3], -r0, lsl #8
    a354:	ldrtmi	r9, [sl], -r0, lsl #8
    a358:			; <UNDEFINED> instruction: 0x46284631
    a35c:	blx	fe448360 <wprintw@plt+0xfe444f08>
    a360:			; <UNDEFINED> instruction: 0xf0064604
    a364:	bmi	4c8370 <wprintw@plt+0x4c4f18>
    a368:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    a36c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a370:	subsmi	r9, sl, r7, lsl #22
    a374:			; <UNDEFINED> instruction: 0x4620d110
    a378:	pop	{r3, ip, sp, pc}
    a37c:			; <UNDEFINED> instruction: 0xf01181f0
    a380:	strls	pc, [r0], #-3797	; 0xfffff12b
    a384:	ldrtmi	r4, [sl], -r3, asr #12
    a388:			; <UNDEFINED> instruction: 0x46284631
    a38c:	blx	1e48390 <wprintw@plt+0x1e44f38>
    a390:			; <UNDEFINED> instruction: 0xf0114604
    a394:	strb	pc, [r4, sp, ror #29]!	; <UNPREDICTABLE>
    a398:	stc	7, cr15, [r0, #-992]!	; 0xfffffc20
    a39c:	andeq	r7, r3, ip, lsr #13
    a3a0:	andeq	r0, r0, ip, ror #6
    a3a4:	andeq	r7, r3, r2, ror r6
    a3a8:	andeq	r0, r0, r4, lsr #11
    a3ac:	andeq	r0, r0, r0, lsl #6
    a3b0:	andeq	r7, r3, lr, lsr r6
    a3b4:	svcmi	0x00f0e92d
    a3b8:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    a3bc:	strcs	r8, [r0, #-2818]	; 0xfffff4fe
    a3c0:			; <UNDEFINED> instruction: 0x2650f8df
    a3c4:			; <UNDEFINED> instruction: 0x3650f8df
    a3c8:			; <UNDEFINED> instruction: 0xf8df447a
    a3cc:	adclt	r4, pc, r0, asr r6	; <UNPREDICTABLE>
    a3d0:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    a3d4:			; <UNDEFINED> instruction: 0x2648f8df
    a3d8:			; <UNDEFINED> instruction: 0x932d681b
    a3dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a3e0:			; <UNDEFINED> instruction: 0xf8df9008
    a3e4:	stmiapl	r6!, {r6, r9, sl, ip, sp}
    a3e8:	stmiapl	r2!, {r1, r3, r8, ip, pc}^
    a3ec:	ldmdavs	r8, {r0, r1, r4, r5, fp, sp, lr}
    a3f0:	stmdavc	r1, {r0, r1, r3, r4, r8, r9, fp, sp, lr}
    a3f4:	svclt	0x000842ab
    a3f8:	streq	pc, [r1, -r7, asr #32]
    a3fc:	blx	fec66458 <wprintw@plt+0xfec63000>
    a400:	ldmdbeq	r2, {r0, r7, r9, ip, sp, lr, pc}^
    a404:	ldmdblt	r7, {r1, r2, r3, r9, ip, pc}
    a408:			; <UNDEFINED> instruction: 0x061cf8df
    a40c:			; <UNDEFINED> instruction: 0xf8df4478
    a410:			; <UNDEFINED> instruction: 0xf04f361c
    a414:	ldrbtmi	r0, [fp], #-2816	; 0xfffff500
    a418:			; <UNDEFINED> instruction: 0xf011930f
    a41c:			; <UNDEFINED> instruction: 0xf8dffd4b
    a420:			; <UNDEFINED> instruction: 0xf8df2610
    a424:	ldmdavs	r3!, {r4, r9, sl, ip}
    a428:	stmdapl	r7!, {r1, r5, r7, fp, ip, lr}^
    a42c:	andls	r6, fp, #224256	; 0x36c00
    a430:			; <UNDEFINED> instruction: 0x2604f8df
    a434:	andls	r4, sp, #2046820352	; 0x7a000000
    a438:			; <UNDEFINED> instruction: 0x2600f8df
    a43c:	mcr	4, 0, r4, cr8, cr10, {3}
    a440:			; <UNDEFINED> instruction: 0xf8df2a10
    a444:	ldrbtmi	r2, [sl], #-1532	; 0xfffffa04
    a448:	strmi	r9, [r5], -ip, lsl #4
    a44c:			; <UNDEFINED> instruction: 0xf04f2b01
    a450:	andsls	r0, r1, r0
    a454:	orrshi	pc, r9, r0
    a458:			; <UNDEFINED> instruction: 0xf0002b02
    a45c:			; <UNDEFINED> instruction: 0xf8df81c9
    a460:	strls	r9, [r7], -r4, ror #11
    a464:	ldmdavs	fp!, {r0, r3, r4, r5, r6, r7, sl, lr}
    a468:	svclt	0x00580358
    a46c:	ldrsbtge	pc, [r4], -sp	; <UNPREDICTABLE>
    a470:	cmnhi	r2, r0, lsl #2	; <UNPREDICTABLE>
    a474:	bls	231098 <wprintw@plt+0x22dc40>
    a478:	blvs	6e44ec <wprintw@plt+0x6e1094>
    a47c:	svclt	0x00082b00
    a480:	andeq	pc, r1, #66	; 0x42
    a484:	andcs	r4, r5, #19922944	; 0x1300000
    a488:			; <UNDEFINED> instruction: 0xf0002b00
    a48c:			; <UNDEFINED> instruction: 0xf1bb8143
    a490:			; <UNDEFINED> instruction: 0xf0000f00
    a494:			; <UNDEFINED> instruction: 0xf1bb8169
    a498:			; <UNDEFINED> instruction: 0xf0000f02
    a49c:			; <UNDEFINED> instruction: 0xf8df8189
    a4a0:	andcs	r1, r0, r8, lsr #11
    a4a4:			; <UNDEFINED> instruction: 0xf7f84479
    a4a8:	strmi	lr, [r0], r8, lsl #25
    a4ac:			; <UNDEFINED> instruction: 0xf8df9e0b
    a4b0:	ldmdavs	r0!, {r2, r3, r4, r7, r8, sl, ip}
    a4b4:			; <UNDEFINED> instruction: 0xf0114479
    a4b8:	blls	2c981c <wprintw@plt+0x2c63c4>
    a4bc:	blcs	22584 <wprintw@plt+0x1f12c>
    a4c0:	mrshi	pc, (UNDEF: 67)	; <UNPREDICTABLE>
    a4c4:	stmdbls	r8, {r0, r1, r3, r4, r5, fp, sp, lr}
    a4c8:	addcs	pc, r0, #201326595	; 0xc000003
    a4cc:			; <UNDEFINED> instruction: 0xf0404211
    a4d0:	andseq	r8, r9, #60, 2
    a4d4:			; <UNDEFINED> instruction: 0xf8df9e0c
    a4d8:			; <UNDEFINED> instruction: 0xf04f1578
    a4dc:	svclt	0x004c0c00
    a4e0:	andcs	r9, r1, r7, lsl #22
    a4e4:	eoreq	pc, r0, #79	; 0x4f
    a4e8:	ldmdavs	fp, {r1, r6, r8, r9, sl, fp, ip, sp, pc}
    a4ec:	ldmdavc	r8, {r0, r1, r3, r4, fp, sp, lr}
    a4f0:	strls	r4, [r2], -fp, lsr #12
    a4f4:	andsge	pc, r4, sp, asr #17
    a4f8:	blx	fec3a220 <wprintw@plt+0xfec36dc8>
    a4fc:			; <UNDEFINED> instruction: 0xf8cdf080
    a500:			; <UNDEFINED> instruction: 0xf8cd9010
    a504:	svclt	0x0048800c
    a508:	stmdapl	r1!, {r6, r8, fp}^
    a50c:	andgt	pc, r0, sp, asr #17
    a510:	tstcs	r1, lr, lsl #12
    a514:			; <UNDEFINED> instruction: 0xf0089601
    a518:	strmi	pc, [r3], -r7, lsl #31
    a51c:	blcs	2e568 <wprintw@plt+0x2b110>
    a520:	andhi	pc, r5, #192, 4
    a524:			; <UNDEFINED> instruction: 0xf000a811
    a528:			; <UNDEFINED> instruction: 0xf8dfff51
    a52c:	stmiapl	r3!, {r3, r5, r8, sl, ip, sp}^
    a530:	pkhbtmi	r4, r0, r8, lsl #5
    a534:	andhi	pc, r5, #0
    a538:	ldrcc	pc, [ip, #-2271]	; 0xfffff721
    a53c:	stmiapl	r3!, {r3, r5, r9, sl, lr}^
    a540:	movwls	r6, #38937	; 0x9819
    a544:	ldc2	0, cr15, [r0], {17}
    a548:	ldrcc	pc, [r0, #-2271]	; 0xfffff721
    a54c:	ldrmi	r5, [r8, #2275]	; 0x8e3
    a550:			; <UNDEFINED> instruction: 0xf0004605
    a554:			; <UNDEFINED> instruction: 0xf8df8134
    a558:	stmiapl	r3!, {r3, r8, sl, ip, sp}^
    a55c:			; <UNDEFINED> instruction: 0xf0004598
    a560:			; <UNDEFINED> instruction: 0xf8df814f
    a564:	cfsh32ls	mvfx3, mvfx7, #0
    a568:	ldrmi	r5, [r8, #2275]	; 0x8e3
    a56c:	teqhi	r7, r0	; <UNPREDICTABLE>
    a570:	ldrbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    a574:	ldrmi	r5, [r8, #2275]	; 0x8e3
    a578:			; <UNDEFINED> instruction: 0x81a2f000
    a57c:	strbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    a580:	ldrmi	r5, [r8, #2275]	; 0x8e3
    a584:			; <UNDEFINED> instruction: 0x81a3f000
    a588:	strbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    a58c:	ldrmi	r5, [r8, #2275]	; 0x8e3
    a590:			; <UNDEFINED> instruction: 0x81b2f000
    a594:	ldrbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    a598:	ldrmi	r5, [r8, #2275]	; 0x8e3
    a59c:	rschi	pc, sp, r0
    a5a0:	ldrbge	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    a5a4:	ldrbtmi	r9, [sl], #2312	; 0x908
    a5a8:			; <UNDEFINED> instruction: 0xf89a9b09
    a5ac:	ldmdavs	fp, {r3, r4, r5, sp}
    a5b0:	andeq	pc, r1, #130	; 0x82
    a5b4:			; <UNDEFINED> instruction: 0xf0404211
    a5b8:			; <UNDEFINED> instruction: 0xf1bb8137
    a5bc:			; <UNDEFINED> instruction: 0xf0400f00
    a5c0:	ldrmi	r8, [r8], -r6, asr #3
    a5c4:	blx	13c85c6 <wprintw@plt+0x13c516e>
    a5c8:			; <UNDEFINED> instruction: 0x46806833
    a5cc:			; <UNDEFINED> instruction: 0xf7fe6818
    a5d0:	bge	4c92fc <wprintw@plt+0x4c5ea4>
    a5d4:			; <UNDEFINED> instruction: 0xf1b84682
    a5d8:			; <UNDEFINED> instruction: 0xf0000f00
    a5dc:	strbmi	r8, [r1], -r2, ror #2
    a5e0:			; <UNDEFINED> instruction: 0xf7f82003
    a5e4:	ldmdavs	r3!, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    a5e8:	stmdavc	fp, {r0, r3, r4, fp, sp, lr}
    a5ec:	blcs	1bff8 <wprintw@plt+0x18ba0>
    a5f0:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
    a5f4:	movweq	pc, #4377	; 0x1119	; <UNPREDICTABLE>
    a5f8:	movwcs	fp, #7960	; 0x1f18
    a5fc:	ldrbmi	r9, [r0], -r7, lsl #6
    a600:	bl	1e485e8 <wprintw@plt+0x1e45190>
    a604:			; <UNDEFINED> instruction: 0xf7f84640
    a608:	blls	2053e8 <wprintw@plt+0x201f90>
    a60c:			; <UNDEFINED> instruction: 0xf0002b00
    a610:	ldmdavs	fp!, {r0, r5, r7, r8, pc}
    a614:			; <UNDEFINED> instruction: 0xf100021b
    a618:	blls	3aabb0 <wprintw@plt+0x3a7758>
    a61c:	blls	238b70 <wprintw@plt+0x235718>
    a620:			; <UNDEFINED> instruction: 0xf0402b00
    a624:	ldmdavs	r3!, {r4, r5, r8, pc}
    a628:	blcs	2529c <wprintw@plt+0x21e44>
    a62c:	msrhi	CPSR_fxc, r0
    a630:	movwls	r9, #31496	; 0x7b08
    a634:	svccc	0x00fff1b9
    a638:			; <UNDEFINED> instruction: 0xf8dfd044
    a63c:	andcs	r1, r5, #64, 8	; 0x40000000
    a640:	ldrbtmi	r2, [r9], #-0
    a644:			; <UNDEFINED> instruction: 0xf7f84682
    a648:	blls	285530 <wprintw@plt+0x2820d8>
    a64c:	ldrtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a650:	movwls	r6, #59419	; 0xe81b
    a654:			; <UNDEFINED> instruction: 0xf8d258a2
    a658:			; <UNDEFINED> instruction: 0xf1088000
    a65c:	strmi	r0, [r1], r1, lsl #16
    a660:	ldc2	0, cr15, [r8, #-68]!	; 0xffffffbc
    a664:	ldrbmi	r9, [r1], -lr, lsl #22
    a668:	andge	pc, r0, sp, asr #17
    a66c:	ldrmi	r4, [r8], -r2, lsl #12
    a670:	andeq	lr, r2, #168, 22	; 0x2a000
    a674:			; <UNDEFINED> instruction: 0xf0134653
    a678:			; <UNDEFINED> instruction: 0x4680f8b5
    a67c:			; <UNDEFINED> instruction: 0xf7f84648
    a680:			; <UNDEFINED> instruction: 0x4603ecfa
    a684:	movwls	r4, #58944	; 0xe640
    a688:	ldcl	7, cr15, [r4], #992	; 0x3e0
    a68c:	ldrmi	r9, [r8], #-2830	; 0xfffff4f2
    a690:			; <UNDEFINED> instruction: 0xf0113001
    a694:			; <UNDEFINED> instruction: 0x464bfb9b
    a698:	rscscc	pc, pc, #79	; 0x4f
    a69c:			; <UNDEFINED> instruction: 0xf8cd2101
    a6a0:	strmi	r8, [r1], r0
    a6a4:	stc	7, cr15, [lr, #-992]!	; 0xfffffc20
    a6a8:	ldrbmi	r4, [r0], -r9, asr #12
    a6ac:			; <UNDEFINED> instruction: 0xff74f008
    a6b0:	strbmi	r4, [r8], -r3, lsl #12
    a6b4:			; <UNDEFINED> instruction: 0xf7f84699
    a6b8:			; <UNDEFINED> instruction: 0x4640eb1e
    a6bc:	bl	6c86a4 <wprintw@plt+0x6c524c>
    a6c0:	cfldr64le	mvdx4, [r8, #-836]	; 0xfffffcbc
    a6c4:	blls	26479c <wprintw@plt+0x261344>
    a6c8:	ldrdhi	pc, [r0], -r3
    a6cc:	teqlt	r3, r3, lsr #22
    a6d0:			; <UNDEFINED> instruction: 0xf0839b08
    a6d4:	blls	28a6e0 <wprintw@plt+0x287288>
    a6d8:			; <UNDEFINED> instruction: 0xf0404203
    a6dc:	andcs	r8, r0, #200	; 0xc8
    a6e0:			; <UNDEFINED> instruction: 0x4640465b
    a6e4:	strcs	r4, [r1], #-1553	; 0xfffff9ef
    a6e8:			; <UNDEFINED> instruction: 0xf7ff9400
    a6ec:	strmi	pc, [r1], r9, asr #17
    a6f0:			; <UNDEFINED> instruction: 0xf7f84628
    a6f4:	bmi	ff9052fc <wprintw@plt+0xff901ea4>
    a6f8:	ldrbtmi	r4, [sl], #-3015	; 0xfffff439
    a6fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a700:	subsmi	r9, sl, sp, lsr #22
    a704:	cmnhi	sl, r0, asr #32	; <UNPREDICTABLE>
    a708:	eorlt	r4, pc, r8, asr #12
    a70c:	blhi	c5a08 <wprintw@plt+0xc25b0>
    a710:	svchi	0x00f0e8bd
    a714:			; <UNDEFINED> instruction: 0xf4106838
    a718:			; <UNDEFINED> instruction: 0xf47f0000
    a71c:			; <UNDEFINED> instruction: 0xf1bbaeb8
    a720:			; <UNDEFINED> instruction: 0xf0000f02
    a724:			; <UNDEFINED> instruction: 0xf1bb80fe
    a728:			; <UNDEFINED> instruction: 0xf0000f01
    a72c:	ldmibmi	r6, {r0, r2, r3, r5, r6, r7, pc}^
    a730:			; <UNDEFINED> instruction: 0xf7f84479
    a734:	strmi	lr, [r0], r2, asr #22
    a738:	ldmibmi	r4, {r0, r1, r3, r9, sl, fp, ip, pc}^
    a73c:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
    a740:	blx	fe4c678e <wprintw@plt+0xfe4c3336>
    a744:	eorsvs	r9, r0, sl, lsl #22
    a748:	blls	1f8bdc <wprintw@plt+0x1f5784>
    a74c:	ldmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    a750:	bllt	4e8784 <wprintw@plt+0x4e532c>
    a754:			; <UNDEFINED> instruction: 0xe6bc683b
    a758:	bne	445fc0 <wprintw@plt+0x442b68>
    a75c:	andcs	r2, r0, r5, lsl #4
    a760:	bl	ac8748 <wprintw@plt+0xac52f0>
    a764:	str	r4, [r5], r2, lsl #13
    a768:	ldrbmi	r4, [r8], -r9, asr #19
    a76c:			; <UNDEFINED> instruction: 0xf7f84479
    a770:	strmi	lr, [r0], r4, lsr #22
    a774:	blls	2041e4 <wprintw@plt+0x200d8c>
    a778:	ldmdavs	r3!, {r1, r2, r3, r8, r9, ip, pc}
    a77c:	blcs	656f0 <wprintw@plt+0x62298>
    a780:	andeq	pc, r0, pc, asr #32
    a784:			; <UNDEFINED> instruction: 0xf47f9011
    a788:	stmibmi	r2, {r0, r1, r2, r5, r6, r9, sl, fp, sp, pc}^
    a78c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    a790:	bl	4c8778 <wprintw@plt+0x4c5320>
    a794:	strmi	r9, [r1], r7, lsl #12
    a798:	blmi	fec04134 <wprintw@plt+0xfec00cdc>
    a79c:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    a7a0:	ldrdeq	pc, [r0], -r8
    a7a4:	blx	18467f2 <wprintw@plt+0x184339a>
    a7a8:			; <UNDEFINED> instruction: 0xf8c89b11
    a7ac:	ldrt	r0, [r6], r0
    a7b0:			; <UNDEFINED> instruction: 0x200049b9
    a7b4:			; <UNDEFINED> instruction: 0xf7f84479
    a7b8:	strmi	lr, [r0], r0, lsl #22
    a7bc:	blls	28419c <wprintw@plt+0x280d44>
    a7c0:	ldmdavs	r8, {r0, r1, r2, r9, sl, fp, ip, pc}
    a7c4:			; <UNDEFINED> instruction: 0xf920f7fb
    a7c8:	stmdacs	r0, {r0, r7, r9, sl, lr}
    a7cc:	blls	27eb28 <wprintw@plt+0x27b6d0>
    a7d0:			; <UNDEFINED> instruction: 0xf7f86818
    a7d4:	blls	28521c <wprintw@plt+0x281dc4>
    a7d8:	andls	pc, r0, r3, asr #17
    a7dc:	ldmdavs	r3!, {r1, r3, r4, r6, r7, r9, sl, sp, lr, pc}
    a7e0:	bcs	a5750 <wprintw@plt+0xa22f8>
    a7e4:	addshi	pc, r6, r0
    a7e8:	bicsvs	r2, sl, #536870912	; 0x20000000
    a7ec:	tstls	r1, #0, 6
    a7f0:	andcs	r9, r5, #245760	; 0x3c000
    a7f4:			; <UNDEFINED> instruction: 0xf7f82000
    a7f8:	strls	lr, [r7], -r0, ror #21
    a7fc:	ldrt	r4, [r2], -r1, lsl #13
    a800:	ldmdavs	r2!, {r0, r1, r2, r9, sl, fp, ip, pc}
    a804:	blcc	65758 <wprintw@plt+0x62300>
    a808:	movwcs	fp, #7960	; 0x1f18
    a80c:			; <UNDEFINED> instruction: 0xe61d63d3
    a810:			; <UNDEFINED> instruction: 0xf1ba4640
    a814:	svclt	0x00180f00
    a818:			; <UNDEFINED> instruction: 0xf7f84651
    a81c:	vmlane.f32	s28, s6, s20
    a820:	movwcs	fp, #7960	; 0x1f18
    a824:	strbt	r9, [sl], r7, lsl #6
    a828:	ldrbeq	r6, [r2, #-2106]	; 0xfffff7c6
    a82c:	mcrge	5, 6, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
    a830:			; <UNDEFINED> instruction: 0x4618499a
    a834:	ldrbtmi	r9, [r9], #-775	; 0xfffffcf9
    a838:	bl	1c8820 <wprintw@plt+0x1c53c8>
    a83c:	stmdacs	r0, {r0, r1, r2, r8, r9, fp, ip, pc}
    a840:	mrcge	4, 5, APSR_nzcv, cr11, cr15, {3}
    a844:	pkhbtmi	r4, r1, r6, lsl #23
    a848:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    a84c:	vstrle	d2, [r5, #-20]	; 0xffffffec
    a850:	stmiapl	r3!, {r0, r1, r3, r7, r8, r9, fp, lr}^
    a854:	blcs	7e48c8 <wprintw@plt+0x7e1470>
    a858:	sbchi	pc, sl, r0, lsl #6
    a85c:	andcs	r4, r5, #2375680	; 0x244000
    a860:	ldrbtmi	r2, [r9], #-0
    a864:	b	fea4884c <wprintw@plt+0xfea453f4>
    a868:	ldc2	0, cr15, [sl], {19}
    a86c:	ldmdavs	sl!, {r6, r8, r9, sl, sp, lr, pc}
    a870:	andeq	pc, r0, #301989888	; 0x12000000
    a874:	svcge	0x0033f47f
    a878:			; <UNDEFINED> instruction: 0x4640465b
    a87c:			; <UNDEFINED> instruction: 0xf7ff4611
    a880:			; <UNDEFINED> instruction: 0x4681fd39
    a884:	stmibmi	r8, {r2, r4, r5, r8, r9, sl, sp, lr, pc}
    a888:	andcs	r2, r0, r5, lsl #4
    a88c:			; <UNDEFINED> instruction: 0xf7f84479
    a890:			; <UNDEFINED> instruction: 0x4601ea94
    a894:			; <UNDEFINED> instruction: 0xf0082000
    a898:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    a89c:	mcrge	7, 6, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    a8a0:	blls	284654 <wprintw@plt+0x2811fc>
    a8a4:	ldmdavs	r9, {r0, r1, sp}
    a8a8:	ldcl	7, cr15, [sl, #-992]!	; 0xfffffc20
    a8ac:	ldmdavs	r9, {r0, r1, r4, r5, fp, sp, lr}
    a8b0:	strmi	r7, [r1], fp, lsl #16
    a8b4:			; <UNDEFINED> instruction: 0xf43f2b00
    a8b8:	blls	276334 <wprintw@plt+0x272edc>
    a8bc:			; <UNDEFINED> instruction: 0xe7a86818
    a8c0:	ldmdavs	sl!, {r0, r1, r4, r5, fp, sp, lr}
    a8c4:	vst4.32	{d6[1],d8[1],d10[1],d12[1]}, [r2 :64], fp
    a8c8:	eorsvs	r2, sl, r0, lsl #5
    a8cc:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r7, r8, sl, sp, lr, pc}
    a8d0:	svceq	0x0002f1bb
    a8d4:			; <UNDEFINED> instruction: 0xf04fbf0c
    a8d8:			; <UNDEFINED> instruction: 0xf04f0b00
    a8dc:	blvs	ff6cd4ec <wprintw@plt+0xff6ca094>
    a8e0:	ldmdbmi	r2!, {r2, r4, r5, r7, r8, sl, sp, lr, pc}^
    a8e4:	andcs	r2, r0, r5, lsl #4
    a8e8:			; <UNDEFINED> instruction: 0xf7f84479
    a8ec:			; <UNDEFINED> instruction: 0xf013ea66
    a8f0:	ldmdavs	r3!, {r0, r1, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    a8f4:			; <UNDEFINED> instruction: 0xe7426bdb
    a8f8:			; <UNDEFINED> instruction: 0xf1bb6833
    a8fc:	svclt	0x00180b01
    a900:	bleq	86a44 <wprintw@plt+0x835ec>
    a904:	str	r6, [r1, #3035]!	; 0xbdb
    a908:	ldrbtmi	r4, [r9], #-2409	; 0xfffff697
    a90c:	b	15488f4 <wprintw@plt+0x154549c>
    a910:	ldr	r4, [r1, -r0, lsl #13]
    a914:			; <UNDEFINED> instruction: 0x919cf8df
    a918:	bicsvs	r2, sl, #0, 4
    a91c:	andsls	r4, r1, #-117440512	; 0xf9000000
    a920:	stmdbmi	r5!, {r0, r5, r7, r8, sl, sp, lr, pc}^
    a924:			; <UNDEFINED> instruction: 0xf7f84479
    a928:	strmi	lr, [r0], r8, asr #20
    a92c:	stmdbmi	r3!, {r2, r8, r9, sl, sp, lr, pc}^
    a930:	andcs	r2, r0, r5, lsl #4
    a934:	sxtab16mi	r4, r1, r9, ror #8
    a938:	b	fc8920 <wprintw@plt+0xfc54c8>
    a93c:	ldc2	0, cr15, [r0], #-76	; 0xffffffb4
    a940:			; <UNDEFINED> instruction: 0x4628e6d6
    a944:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a948:	ldmib	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a94c:	ldmdavs	r4!, {r0, r1, r4, r6, r7, r9, sl, sp, lr, pc}
    a950:	ssat	r4, #28, r8, lsl #13
    a954:	svccc	0x00fff1b9
    a958:			; <UNDEFINED> instruction: 0xf43f6834
    a95c:	bvs	fe8f6434 <wprintw@plt+0xfe8f2fdc>
    a960:			; <UNDEFINED> instruction: 0xf43f2b00
    a964:	ldcvs	14, cr10, [sl, #-704]	; 0xfffffd40
    a968:	addmi	r9, sl, #622592	; 0x98000
    a96c:	ldmib	r3, {r0, r1, r2, r8, r9, fp, ip, lr, pc}^
    a970:	ldmib	sp, {r8}^
    a974:	strbmi	r8, [r9, #-2322]	; 0xfffff6ee
    a978:	strbmi	fp, [r0, #-3848]	; 0xfffff0f8
    a97c:	ldmdbmi	r0, {r0, r1, r5, ip, lr, pc}^
    a980:	andcs	r2, r0, r5, lsl #4
    a984:			; <UNDEFINED> instruction: 0xf7f84479
    a988:			; <UNDEFINED> instruction: 0xf013ea18
    a98c:	stmdbmi	sp, {r0, r2, r3, sl, fp, ip, sp, lr, pc}^
    a990:	andcs	r2, r0, r5, lsl #4
    a994:			; <UNDEFINED> instruction: 0xf7f84479
    a998:			; <UNDEFINED> instruction: 0x4601ea10
    a99c:			; <UNDEFINED> instruction: 0xf0082000
    a9a0:			; <UNDEFINED> instruction: 0x4604fdfb
    a9a4:	blx	fff469f6 <wprintw@plt+0xfff4359e>
    a9a8:	bls	2a4a9c <wprintw@plt+0x2a1644>
    a9ac:	orrcs	pc, r0, #201326595	; 0xc000003
    a9b0:	tstle	r1, sl, lsl r2
    a9b4:			; <UNDEFINED> instruction: 0xf43f2c01
    a9b8:	strtmi	sl, [r8], -r5, lsl #29
    a9bc:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a9c0:	ldmib	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a9c4:	ldmib	r3, {r0, r1, r2, r4, r7, r9, sl, sp, lr, pc}^
    a9c8:	ldmib	sp, {r3, r4, r8}^
    a9cc:	addsmi	r2, r9, #-1476395008	; 0xa8000000
    a9d0:	addsmi	fp, r0, #8, 30
    a9d4:			; <UNDEFINED> instruction: 0xe676d1d3
    a9d8:			; <UNDEFINED> instruction: 0xf7f84628
    a9dc:			; <UNDEFINED> instruction: 0x2c01e98c
    a9e0:	stccs	0, cr13, [r0], {14}
    a9e4:			; <UNDEFINED> instruction: 0xf04fbf0c
    a9e8:			; <UNDEFINED> instruction: 0xf04f0902
    a9ec:	str	r0, [r2], r0, lsl #18
    a9f0:			; <UNDEFINED> instruction: 0xf8c8f016
    a9f4:			; <UNDEFINED> instruction: 0xf88a2301
    a9f8:			; <UNDEFINED> instruction: 0xe6793038
    a9fc:	stmib	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aa00:	movwcs	r6, #2096	; 0x830
    aa04:	ldrmi	r9, [sl], -r0, lsl #8
    aa08:	stmdavs	r0, {r0, r3, r4, r9, sl, lr}
    aa0c:			; <UNDEFINED> instruction: 0xff38f7fe
    aa10:	ldrbt	r4, [r0], -r1, lsl #13
    aa14:	andeq	r7, r3, r0, ror #11
    aa18:	andeq	r0, r0, ip, ror #6
    aa1c:	ldrdeq	r7, [r3], -r6
    aa20:	andeq	r0, r0, r0, lsl #6
    aa24:	andeq	r0, r0, r4, lsl #8
    aa28:	andeq	r2, r2, ip, asr r6
    aa2c:	andeq	r0, r2, sl, lsr #21
    aa30:	andeq	r0, r0, r4, asr #9
    aa34:	andeq	r0, r0, r4, lsr #11
    aa38:	andeq	r2, r2, r4, lsr r6
    aa3c:	muleq	r2, r4, sl
    aa40:	andeq	r0, r2, sl, lsl #4
    aa44:	andeq	r2, r2, r4, lsl #12
    aa48:	andeq	r0, r2, r0, lsr #21
    aa4c:	strdeq	r0, [r2], -r8
    aa50:	andeq	r0, r0, ip, ror #8
    aa54:			; <UNDEFINED> instruction: 0x000003b0
    aa58:	andeq	r0, r0, r0, asr #9
    aa5c:	andeq	r0, r0, r4, lsl #6
    aa60:			; <UNDEFINED> instruction: 0x000004b0
    aa64:	muleq	r0, r4, r4
    aa68:	andeq	r0, r0, ip, lsl #8
    aa6c:	ldrdeq	r0, [r0], -r8
    aa70:	andeq	r0, r0, r4, lsl #9
    aa74:	andeq	r0, r0, r4, lsl #10
    aa78:	muleq	r3, r2, pc	; <UNPREDICTABLE>
    aa7c:	andeq	r0, r2, r2, lsl #19
    aa80:	andeq	r0, r0, r0, lsl #10
    aa84:	andeq	r7, r3, lr, lsr #5
    aa88:	andeq	r0, r2, r4, ror #15
    aa8c:	andeq	r0, r2, lr, ror #10
    aa90:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
    aa94:	andeq	r0, r2, r2, lsr #14
    aa98:	andeq	r0, r2, r8, ror r7
    aa9c:	andeq	r0, r2, sl, lsr r7
    aaa0:			; <UNDEFINED> instruction: 0x000005b4
    aaa4:	andeq	r0, r2, r2, lsl r7
    aaa8:	andeq	r0, r2, r4, lsl r7
    aaac:	muleq	r2, r8, r6
    aab0:	andeq	r0, r2, lr, ror #11
    aab4:	andeq	r2, r2, ip, asr #2
    aab8:			; <UNDEFINED> instruction: 0x000205b8
    aabc:	andeq	pc, r1, r4, lsr #26
    aac0:	andeq	r0, r2, r0, ror #12
    aac4:	andeq	r0, r2, ip, ror #12
    aac8:	andcs	r2, r0, r1, lsl #2
    aacc:			; <UNDEFINED> instruction: 0xf7ffb508
    aad0:	stmdacs	r2, {r0, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    aad4:	stclt	0, cr13, [r8, #-0]
    aad8:			; <UNDEFINED> instruction: 0x4008e8bd
    aadc:	bllt	ff946afc <wprintw@plt+0xff9436a4>
    aae0:	strmi	r2, [r8], -r0, lsl #2
    aae4:			; <UNDEFINED> instruction: 0xf7ffb508
    aae8:	stmdacs	r2, {r0, r2, r5, r6, sl, fp, ip, sp, lr, pc}
    aaec:	stclt	0, cr13, [r8, #-0]
    aaf0:			; <UNDEFINED> instruction: 0x4008e8bd
    aaf4:	bllt	ff646b14 <wprintw@plt+0xff6436bc>
    aaf8:	blmi	5dd358 <wprintw@plt+0x5d9f00>
    aafc:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    ab00:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
    ab04:	tstls	fp, #1769472	; 0x1b0000
    ab08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ab0c:			; <UNDEFINED> instruction: 0xf83af7fe
    ab10:	strmi	r4, [r4], -sl, ror #12
    ab14:	strtmi	r2, [r1], -r3
    ab18:	mcrr	7, 15, pc, r2, cr8	; <UNPREDICTABLE>
    ab1c:	strtmi	r3, [r0], -r1
    ab20:	stcls	15, cr11, [r4, #-92]	; 0xffffffa4
    ab24:	vst3.8	{d2,d4,d6}, [r5], r0
    ab28:			; <UNDEFINED> instruction: 0xf5a54570
    ab2c:	svclt	0x001c4580
    ab30:			; <UNDEFINED> instruction: 0xf585fab5
    ab34:			; <UNDEFINED> instruction: 0xf7f8096d
    ab38:	bmi	244eb8 <wprintw@plt+0x241a60>
    ab3c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    ab40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ab44:	subsmi	r9, sl, fp, lsl fp
    ab48:	strtmi	sp, [r8], -r2, lsl #2
    ab4c:	ldclt	0, cr11, [r0, #-116]!	; 0xffffff8c
    ab50:	stmdb	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ab54:	andeq	r6, r3, ip, lsr #29
    ab58:	andeq	r0, r0, ip, ror #6
    ab5c:	andeq	r6, r3, sl, ror #28
    ab60:	svcmi	0x00f0e92d
    ab64:			; <UNDEFINED> instruction: 0xf8df2700
    ab68:	addlt	sl, r5, r0, lsr #1
    ab6c:			; <UNDEFINED> instruction: 0xb09cf8df
    ab70:	strmi	r4, [r1], r8, lsl #13
    ab74:	cdpne	0, 5, cr6, cr5, cr15, {0}
    ab78:	ldrbtmi	r4, [fp], #1274	; 0x4fa
    ab7c:	streq	pc, [r1], -r9, lsl #2
    ab80:	stmdavs	r0!, {r0, r1, sp, lr, pc}
    ab84:	ldc	7, cr15, [lr], {248}	; 0xf8
    ab88:			; <UNDEFINED> instruction: 0xf7f8b160
    ab8c:			; <UNDEFINED> instruction: 0x462ae91c
    ab90:			; <UNDEFINED> instruction: 0x46044631
    ab94:	mvnsle	r2, r0, lsl #16
    ab98:	bl	1648b80 <wprintw@plt+0x1645728>
    ab9c:	andlt	r4, r5, r8, lsr r6
    aba0:	svchi	0x00f0e8bd
    aba4:			; <UNDEFINED> instruction: 0xf85a4b1a
    aba8:	ldmdavs	fp, {r0, r1, ip, sp}
    abac:	stmdbvs	r0!, {r0, r1, r3, r5, r8, ip, sp, pc}^
    abb0:			; <UNDEFINED> instruction: 0xf7fe2101
    abb4:	stmdacs	r0, {r0, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    abb8:			; <UNDEFINED> instruction: 0xf8d8d1e0
    abbc:	ldrtmi	r1, [r8], -r0
    abc0:	addeq	r3, r9, r1, lsl #2
    abc4:			; <UNDEFINED> instruction: 0xf936f011
    abc8:	stmdavs	r0!, {r0, r1, r2, r9, sl, lr}
    abcc:	b	14c8bb4 <wprintw@plt+0x14c575c>
    abd0:	ldrdcs	pc, [r0], -r8
    abd4:	andcc	r9, r2, r3, lsl #4
    abd8:			; <UNDEFINED> instruction: 0xf8f8f011
    abdc:			; <UNDEFINED> instruction: 0xf8d89a03
    abe0:	ldrbmi	r6, [fp], -r0
    abe4:			; <UNDEFINED> instruction: 0xf8472101
    abe8:			; <UNDEFINED> instruction: 0xf04f0022
    abec:	stmdavs	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    abf0:	eoreq	pc, r6, r7, asr r8	; <UNPREDICTABLE>
    abf4:			; <UNDEFINED> instruction: 0xf7f89400
    abf8:			; <UNDEFINED> instruction: 0xf8d8ea86
    abfc:	movwcc	r3, #4096	; 0x1000
    ac00:	andcc	pc, r0, r8, asr #17
    ac04:	svclt	0x0000e7ba
    ac08:	andeq	r6, r3, r0, lsr lr
    ac0c:	andeq	r0, r2, r2, asr #9
    ac10:	andeq	r0, r0, r4, asr #11
    ac14:	svcmi	0x00f0e92d
    ac18:	stc	6, cr4, [sp, #-112]!	; 0xffffff90
    ac1c:	ldrmi	r8, [r2], r2, lsl #22
    ac20:	addlt	r2, r5, r0, lsl #14
    ac24:			; <UNDEFINED> instruction: 0xf0119103
    ac28:			; <UNDEFINED> instruction: 0xf8caf945
    ac2c:			; <UNDEFINED> instruction: 0x212f7000
    ac30:	strmi	r5, [r6], -r7, lsl #10
    ac34:	bl	5c8c1c <wprintw@plt+0x5c57c4>
    ac38:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
    ac3c:	ldrmi	r9, [r9], r2, lsl #6
    ac40:			; <UNDEFINED> instruction: 0xf0002800
    ac44:			; <UNDEFINED> instruction: 0x460480be
    ac48:			; <UNDEFINED> instruction: 0xf0113001
    ac4c:	rsbvc	pc, r7, r3, lsr r9	; <UNPREDICTABLE>
    ac50:	ldrtmi	r4, [r0], -r5, lsl #12
    ac54:			; <UNDEFINED> instruction: 0xff96f7fd
    ac58:	strmi	r7, [r0], r3, lsl #16
    ac5c:			; <UNDEFINED> instruction: 0xf0402b2f
    ac60:	ldrtmi	r8, [r0], -pc, lsl #1
    ac64:	stmda	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ac68:			; <UNDEFINED> instruction: 0xf7f84640
    ac6c:	strmi	lr, [r6], -r6, ror #18
    ac70:			; <UNDEFINED> instruction: 0xf0002800
    ac74:	strtmi	r8, [r8], -pc, lsr #1
    ac78:	bleq	46dbc <wprintw@plt+0x43964>
    ac7c:	ldmib	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ac80:	ldrbtmi	r4, [fp], #-2906	; 0xfffff4a6
    ac84:	bcc	4464ac <wprintw@plt+0x443054>
    ac88:	ldrtmi	r4, [r0], -r7, lsl #12
    ac8c:	bl	5c8c74 <wprintw@plt+0x5c581c>
    ac90:	stmdacs	r0, {r2, r9, sl, lr}
    ac94:			; <UNDEFINED> instruction: 0xf104d03b
    ac98:			; <UNDEFINED> instruction: 0x463a0913
    ac9c:	strbmi	r4, [r8], -r9, lsr #12
    aca0:	bl	fe448c88 <wprintw@plt+0xfe445830>
    aca4:	mvnsle	r2, r0, lsl #16
    aca8:	blcs	ba8d5c <wprintw@plt+0xba5904>
    acac:	stclvc	0, cr13, [r3], #20
    acb0:	eorsle	r2, fp, lr, lsr #22
    acb4:	blcs	baa048 <wprintw@plt+0xba6bf0>
    acb8:			; <UNDEFINED> instruction: 0x4640d03f
    acbc:	ldmib	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    acc0:	strbmi	r4, [r8], -r4, lsl #12
    acc4:	ldmib	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    acc8:	andcc	r4, r1, r0, lsr #8
    accc:			; <UNDEFINED> instruction: 0xf87ef011
    acd0:	bcc	446538 <wprintw@plt+0x4430e0>
    acd4:	rscscc	pc, pc, #79	; 0x4f
    acd8:			; <UNDEFINED> instruction: 0xf8cd2101
    acdc:			; <UNDEFINED> instruction: 0xf8cd9004
    ace0:	strmi	r8, [r4], -r0
    ace4:	b	3c8ccc <wprintw@plt+0x3c5874>
    ace8:	bls	9d9f4 <wprintw@plt+0x9a59c>
    acec:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    acf0:	tstcs	r1, r3, ror #6
    acf4:			; <UNDEFINED> instruction: 0xf7fe4620
    acf8:	teqlt	r8, #618496	; 0x97000	; <UNPREDICTABLE>
    acfc:			; <UNDEFINED> instruction: 0xf7f74620
    ad00:	shsub8mi	lr, r0, sl
    ad04:	b	ff6c8cec <wprintw@plt+0xff6c5894>
    ad08:	stmdacs	r0, {r2, r9, sl, lr}
    ad0c:	ldrtmi	sp, [r0], -r3, asr #3
    ad10:	bl	1f48cf8 <wprintw@plt+0x1f458a0>
    ad14:			; <UNDEFINED> instruction: 0xf7f74640
    ad18:	strtmi	lr, [r8], -lr, ror #31
    ad1c:	svc	0x00eaf7f7
    ad20:	andlt	r4, r5, r8, asr r6
    ad24:	blhi	c6020 <wprintw@plt+0xc2bc8>
    ad28:	svchi	0x00f0e8bd
    ad2c:	mulcc	r1, r9, r8
    ad30:	adcle	r2, sl, r0, lsl #22
    ad34:	blcs	baa0c8 <wprintw@plt+0xba6c70>
    ad38:			; <UNDEFINED> instruction: 0xf899d1bf
    ad3c:	blcs	b96d48 <wprintw@plt+0xb938f0>
    ad40:			; <UNDEFINED> instruction: 0xf899d1bb
    ad44:	blcs	16d54 <wprintw@plt+0x138fc>
    ad48:			; <UNDEFINED> instruction: 0xe7b6d09f
    ad4c:	orrslt	r9, r3, #3072	; 0xc00
    ad50:			; <UNDEFINED> instruction: 0xf7f74620
    ad54:			; <UNDEFINED> instruction: 0xf8daefd0
    ad58:	ldrbmi	r1, [r8], -r0
    ad5c:	addeq	r3, r9, r1, lsl #2
    ad60:			; <UNDEFINED> instruction: 0xf868f011
    ad64:	ldrdmi	pc, [r0], -sl
    ad68:	strbmi	r4, [r8], -r3, lsl #13
    ad6c:			; <UNDEFINED> instruction: 0xf8a2f011
    ad70:	ldrdcc	pc, [r0], -sl
    ad74:			; <UNDEFINED> instruction: 0xf84b3301
    ad78:			; <UNDEFINED> instruction: 0xf8ca0024
    ad7c:	str	r3, [r4, r0]
    ad80:			; <UNDEFINED> instruction: 0xf8594b1c
    ad84:	ldmdavs	r8!, {r0, r1, ip, sp, lr}
    ad88:	ldmdb	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ad8c:	ldrtmi	r4, [r0], -r4, lsl #12
    ad90:	ldmdb	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ad94:	strbmi	r1, [r0], -r1, lsr #16
    ad98:			; <UNDEFINED> instruction: 0xf0113101
    ad9c:	ldmdavs	ip!, {r0, r1, r3, r6, fp, ip, sp, lr, pc}
    ada0:			; <UNDEFINED> instruction: 0xf04f4b15
    ada4:	strdcs	r3, [r1, -pc]
    ada8:	ldrbtmi	r9, [fp], #-1537	; 0xfffff9ff
    adac:	strmi	r9, [r0], r0, lsl #8
    adb0:	stmib	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    adb4:			; <UNDEFINED> instruction: 0x4620e755
    adb8:	mrc2	7, 4, pc, cr14, cr15, {7}
    adbc:	bicle	r2, r7, r0, lsl #16
    adc0:	bls	c4c38 <wprintw@plt+0xc17e0>
    adc4:	blmi	2dc6a0 <wprintw@plt+0x2d9248>
    adc8:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    adcc:			; <UNDEFINED> instruction: 0xf872f011
    add0:	strb	r4, [r9, -r0, lsl #13]
    add4:	ldm	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    add8:			; <UNDEFINED> instruction: 0xf7f74628
    addc:	strbmi	lr, [r0], -ip, lsl #31
    ade0:	svc	0x0088f7f7
    ade4:			; <UNDEFINED> instruction: 0xe79b46b3
    ade8:	andeq	r6, r3, lr, ror #26
    adec:			; <UNDEFINED> instruction: 0x000251ba
    adf0:	andeq	r0, r0, r4, asr #11
    adf4:	andeq	r0, r0, r4, asr #9
    adf8:	muleq	r2, r2, r0
    adfc:	svcmi	0x00f0e92d
    ae00:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    ae04:	strmi	r8, [r2], r2, lsl #22
    ae08:	addslt	r6, r1, r5, lsl r8
    ae0c:	movwls	r9, #24093	; 0x5e1d
    ae10:	stmib	sp, {r1, r3, r4, r6, r7, r8, r9, fp, lr}^
    ae14:	bmi	ff6a3624 <wprintw@plt+0xff6a01cc>
    ae18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ae1c:	movwls	r6, #63515	; 0xf81b
    ae20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ae24:	eorsvc	r2, r3, r0, lsl #6
    ae28:	blmi	ff5afa58 <wprintw@plt+0xff5ac600>
    ae2c:	movwls	r4, #25723	; 0x647b
    ae30:	movwls	r9, #19228	; 0x4b1c
    ae34:	stmdavc	r3, {r0, r2, r4, r8, ip, sp, pc}
    ae38:	eorle	r2, fp, lr, ror fp
    ae3c:	strtmi	sl, [fp], -sl, lsl #28
    ae40:			; <UNDEFINED> instruction: 0x46214632
    ae44:			; <UNDEFINED> instruction: 0xf7ff4650
    ae48:	strmi	pc, [r3], r5, ror #29
    ae4c:	teqlt	fp, sl, lsl #22
    ae50:			; <UNDEFINED> instruction: 0xf7f84650
    ae54:	blls	10529c <wprintw@plt+0x101e44>
    ae58:	addmi	r6, r3, #1769472	; 0x1b0000
    ae5c:	eorle	r9, sp, r7
    ae60:	stm	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ae64:	ldrbmi	r9, [r8], -sl, lsl #18
    ae68:	mcr2	0, 6, pc, cr12, cr0, {0}	; <UNPREDICTABLE>
    ae6c:	ldmdavc	fp, {r1, r8, r9, fp, ip, pc}
    ae70:	blls	1392a4 <wprintw@plt+0x135e4c>
    ae74:	bmi	ff11ccdc <wprintw@plt+0xff119884>
    ae78:	ldrbtmi	r4, [sl], #-3008	; 0xfffff440
    ae7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ae80:	subsmi	r9, sl, pc, lsl #22
    ae84:	cmnhi	r8, r0, asr #32	; <UNPREDICTABLE>
    ae88:	andslt	r4, r1, r0, asr r6
    ae8c:	blhi	c6188 <wprintw@plt+0xc2d30>
    ae90:	svchi	0x00f0e8bd
    ae94:	adfgeep	f2, f2, #10.0
    ae98:	ldm	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ae9c:	bl	2b7304 <wprintw@plt+0x2b3eac>
    aea0:	addsmi	r0, r8, #335544320	; 0x14000000
    aea4:	strtmi	sp, [sl], -fp, asr #7
    aea8:			; <UNDEFINED> instruction: 0x46314650
    aeac:	mrc2	7, 2, pc, cr8, cr15, {7}
    aeb0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    aeb4:	blls	ff5e4 <wprintw@plt+0xfc18c>
    aeb8:	bfi	r6, sp, (invalid: 16:0)
    aebc:	ldrbmi	r9, [r0], -r7, lsl #22
    aec0:	bl	29d590 <wprintw@plt+0x29a138>
    aec4:	ldrbtmi	r0, [r9], #-515	; 0xfffffdfd
    aec8:	blx	648ebc <wprintw@plt+0x645a64>
    aecc:			; <UNDEFINED> instruction: 0xf0002800
    aed0:	bl	fe82b3c0 <wprintw@plt+0xfe827f68>
    aed4:	mcrrne	0, 0, r0, r3, cr10
    aed8:			; <UNDEFINED> instruction: 0xf8db9308
    aedc:			; <UNDEFINED> instruction: 0xf10d0000
    aee0:	svcge	0x000d092c
    aee4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    aee8:	strbmi	r4, [r9], -r0, asr #8
    aeec:			; <UNDEFINED> instruction: 0xf880f7fb
    aef0:	blcs	71b20 <wprintw@plt+0x6e6c8>
    aef4:	ldmdble	r7, {r0, r2, r9, sl, lr}
    aef8:	strcs	r4, [r1], #-1630	; 0xfffff9a2
    aefc:	strtmi	lr, [sl], -r9
    af00:			; <UNDEFINED> instruction: 0x46484639
    af04:	b	17c8eec <wprintw@plt+0x17c5a94>
    af08:	ldmdblt	r8, {r1, r3, r8, r9, fp, ip, pc}^
    af0c:	addsmi	r3, ip, #16777216	; 0x1000000
    af10:			; <UNDEFINED> instruction: 0xf856d20a
    af14:	ldrtmi	r0, [r9], -r4, lsl #30
    af18:			; <UNDEFINED> instruction: 0xf7fb4440
    af1c:	addmi	pc, r5, #6881280	; 0x690000
    af20:	blls	2bf2dc <wprintw@plt+0x2bbe84>
    af24:	movwle	r4, #25244	; 0x629c
    af28:	ldrdeq	pc, [r0], -fp
    af2c:	andcc	pc, r8, r0, lsl r8	; <UNPREDICTABLE>
    af30:	strtmi	fp, [r8], #267	; 0x10b
    af34:	svcls	0x0008e7d8
    af38:	streq	lr, [r7], #-2824	; 0xfffff4f8
    af3c:	ldrtmi	r1, [r0], -r6, ror #24
    af40:			; <UNDEFINED> instruction: 0xff44f010
    af44:			; <UNDEFINED> instruction: 0x4651463a
    af48:			; <UNDEFINED> instruction: 0xf7f84605
    af4c:			; <UNDEFINED> instruction: 0xf8dbe90a
    af50:	strbmi	r1, [r2], -r0
    af54:	stmdbne	pc!, {r3, r5, r6, r7, r8, fp, ip}	; <UNPREDICTABLE>
    af58:	stmdb	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    af5c:	andcs	r4, r0, #140, 22	; 0x23000
    af60:	bls	1a0410 <wprintw@plt+0x19cfb8>
    af64:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    af68:	ldrdeq	pc, [r0], -r9
    af6c:	stm	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    af70:	strtmi	r4, [r8], -r0, lsl #13
    af74:	ldmda	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    af78:	andcc	r4, r1, r0, asr #8
    af7c:			; <UNDEFINED> instruction: 0xff26f010
    af80:	ldrdcc	pc, [r0], -r9
    af84:			; <UNDEFINED> instruction: 0xf04f2101
    af88:	strls	r3, [r1, #-767]	; 0xfffffd01
    af8c:	blmi	fe06fb94 <wprintw@plt+0xfe06c73c>
    af90:	mcr	4, 0, r4, cr8, cr11, {3}
    af94:			; <UNDEFINED> instruction: 0xf7f80a10
    af98:	stmdbls	sl, {r1, r2, r4, r5, r7, fp, sp, lr, pc}
    af9c:			; <UNDEFINED> instruction: 0xf0002901
    afa0:	blls	eb2f8 <wprintw@plt+0xe7ea0>
    afa4:	ldmdavs	fp, {r0, r8, fp, sp}
    afa8:	addsmi	sp, ip, #8, 18	; 0x20000
    afac:	blls	17f3bc <wprintw@plt+0x17bf64>
    afb0:	bllt	18e9024 <wprintw@plt+0x18e5bcc>
    afb4:	svc	0x00e2f7f7
    afb8:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    afbc:			; <UNDEFINED> instruction: 0xf000429c
    afc0:	mcrls	0, 0, r8, cr7, cr15, {5}
    afc4:	ldclne	6, cr4, [r1], #-320	; 0xfffffec0
    afc8:	bne	ff25c054 <wprintw@plt+0xff258bfc>
    afcc:			; <UNDEFINED> instruction: 0xff32f010
    afd0:	ldmdavs	r9!, {r0, r1, r8, r9, sl, fp, ip, pc}
    afd4:	andeq	pc, r1, #1073741872	; 0x40000030
    afd8:			; <UNDEFINED> instruction: 0x46824432
    afdc:	ldrbmi	r4, [r1], #-1056	; 0xfffffbe0
    afe0:	mrc	7, 3, APSR_nzcv, cr10, cr7, {7}
    afe4:	strtmi	r4, [r9], -r2, lsr #12
    afe8:			; <UNDEFINED> instruction: 0xf7f84650
    afec:	blls	1852dc <wprintw@plt+0x181e84>
    aff0:	eorsvs	r7, ip, fp, lsl r8
    aff4:	ldmdblt	r3, {r1, r3, r8, fp, ip, pc}^
    aff8:	movwcs	r9, #6661	; 0x1a05
    affc:	mrc	0, 0, r7, cr8, cr3, {0}
    b000:			; <UNDEFINED> instruction: 0xf7f70a10
    b004:			; <UNDEFINED> instruction: 0x4628ee78
    b008:	mrc	7, 3, APSR_nzcv, cr4, cr7, {7}
    b00c:	stmdbcs	r1, {r1, r3, r5, r8, r9, sl, sp, lr, pc}
    b010:	blmi	18817ec <wprintw@plt+0x187e394>
    b014:	ldrbmi	r2, [r8], -r4, lsl #4
    b018:			; <UNDEFINED> instruction: 0xf7f8447b
    b01c:			; <UNDEFINED> instruction: 0x9e0ae974
    b020:			; <UNDEFINED> instruction: 0x2600b176
    b024:	streq	pc, [r4, -fp, lsr #3]
    b028:			; <UNDEFINED> instruction: 0xf8574634
    b02c:	strcc	r0, [r1], #-3844	; 0xfffff0fc
    b030:			; <UNDEFINED> instruction: 0xf850f011
    b034:	addmi	r9, r6, #10240	; 0x2800
    b038:			; <UNDEFINED> instruction: 0x4606bf38
    b03c:	ldmle	r4!, {r0, r1, r5, r7, r9, lr}^
    b040:	blmi	15b2060 <wprintw@plt+0x15aec08>
    b044:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    b048:	andcc	r1, r1, r3, asr #28
    b04c:	svclt	0x002842b3
    b050:	ldcne	6, cr4, [sl], {51}	; 0x33
    b054:	ldrmi	r9, [r1], -r5, lsl #6
    b058:			; <UNDEFINED> instruction: 0xf01f9203
    b05c:	strmi	pc, [r7], -sp, lsl #16
    b060:			; <UNDEFINED> instruction: 0xf86af012
    b064:			; <UNDEFINED> instruction: 0xf7f72000
    b068:	blmi	13868e0 <wprintw@plt+0x1383488>
    b06c:	andcs	r9, r0, #100663296	; 0x6000000
    b070:			; <UNDEFINED> instruction: 0xf8544611
    b074:			; <UNDEFINED> instruction: 0xf8d88003
    b078:			; <UNDEFINED> instruction: 0xf7f70000
    b07c:	blls	2c6724 <wprintw@plt+0x2c32cc>
    b080:	subsle	r2, r5, r0, lsl #22
    b084:			; <UNDEFINED> instruction: 0xf1ab2600
    b088:	stmib	sp, {r2, r8, fp}^
    b08c:	ldrtmi	fp, [r4], -r7, lsl #10
    b090:	eorge	pc, r4, sp, asr #17
    b094:	blge	185810 <wprintw@plt+0x1823b8>
    b098:	movwcs	lr, #28
    b09c:	svceq	0x0004f859
    b0a0:	movwls	r4, #1561	; 0x619
    b0a4:	strcc	r4, [r1], #-1618	; 0xfffff9ae
    b0a8:	blx	fe7470fa <wprintw@plt+0xfe743ca2>
    b0ac:	rscscc	pc, pc, #79	; 0x4f
    b0b0:	strmi	r4, [r5], -r1, lsl #12
    b0b4:	ldrdeq	pc, [r0], -r8
    b0b8:	mcr	7, 1, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
    b0bc:			; <UNDEFINED> instruction: 0xf7f74628
    b0c0:			; <UNDEFINED> instruction: 0x4620ee1a
    b0c4:			; <UNDEFINED> instruction: 0xf01f4639
    b0c8:	stmdblt	r1, {r0, r2, r8, fp, ip, sp, lr, pc}
    b0cc:	blls	2988d8 <wprintw@plt+0x295480>
    b0d0:	suble	r4, r3, #156, 4	; 0xc0000009
    b0d4:			; <UNDEFINED> instruction: 0x46204639
    b0d8:			; <UNDEFINED> instruction: 0xf8fcf01f
    b0dc:			; <UNDEFINED> instruction: 0xf8d89b03
    b0e0:	strmi	r0, [sp], -r0
    b0e4:	blx	15c9b2 <wprintw@plt+0x15955a>
    b0e8:			; <UNDEFINED> instruction: 0xf7f7f203
    b0ec:	stccs	13, cr14, [r0, #-448]	; 0xfffffe40
    b0f0:	bmi	b3f844 <wprintw@plt+0xb3c3ec>
    b0f4:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    b0f8:	bcc	65148 <wprintw@plt+0x61cf0>
    b0fc:	strhle	r4, [ip, #34]	; 0x22
    b100:	blne	4b1930 <wprintw@plt+0x4ae4d8>
    b104:	stmible	r8, {r1, r3, r4, r5, r7, r9, lr}^
    b108:	strtmi	r4, [fp], -r7, lsr #18
    b10c:	ldrmi	r2, [r8], -r5, lsl #4
    b110:			; <UNDEFINED> instruction: 0xf8d84479
    b114:			; <UNDEFINED> instruction: 0xf8dd4000
    b118:			; <UNDEFINED> instruction: 0xf8ddb01c
    b11c:	stcls	0, cr10, [r8, #-144]	; 0xffffff70
    b120:	mcr	7, 2, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
    b124:	rscscc	pc, pc, #79	; 0x4f
    b128:	strtmi	r4, [r0], -r1, lsl #12
    b12c:	stcl	7, cr15, [lr, #988]!	; 0x3dc
    b130:	ldrdeq	pc, [r0], -r8
    b134:	svc	0x00baf7f7
    b138:	movwcs	r9, #6658	; 0x1a02
    b13c:	smmla	lr, r3, r0, r7
    b140:	ldmdavc	fp, {r0, r2, r8, r9, fp, ip, pc}
    b144:	andls	lr, r8, r6, asr r7
    b148:	strtmi	lr, [r8], -r7, asr #13
    b14c:	ldc2l	7, cr15, [r4], {255}	; 0xff
    b150:			; <UNDEFINED> instruction: 0x232fb148
    b154:	stmdbls	sl, {r0, r1, r3, r4, r5, ip, sp, lr}
    b158:			; <UNDEFINED> instruction: 0xe7224634
    b15c:	strlt	lr, [r7, #-2525]	; 0xfffff623
    b160:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
    b164:	cdp	7, 1, cr14, cr8, cr4, {7}
    b168:			; <UNDEFINED> instruction: 0xf7ff0a10
    b16c:	stmdbls	sl, {r0, r2, r6, r7, sl, fp, ip, sp, lr, pc}
    b170:			; <UNDEFINED> instruction: 0xf43f2800
    b174:			; <UNDEFINED> instruction: 0xe7ecaf16
    b178:	mrc	7, 1, APSR_nzcv, cr0, cr7, {7}
    b17c:	andeq	r0, r0, ip, ror #6
    b180:	muleq	r3, r0, fp
    b184:	andeq	r6, r3, ip, ror fp
    b188:	andeq	r6, r3, lr, lsr #22
    b18c:	andeq	pc, r1, lr, lsr sp	; <UNPREDICTABLE>
    b190:	andeq	r0, r0, r4, asr #9
    b194:	andeq	r4, r2, ip, lsr #29
    b198:			; <UNDEFINED> instruction: 0xffffc8f5
    b19c:	andeq	r0, r0, r0, lsl #10
    b1a0:	andeq	r0, r0, r4, asr #7
    b1a4:	andeq	r0, r0, ip, lsl r3
    b1a8:	andeq	pc, r1, r0, lsr pc	; <UNPREDICTABLE>
    b1ac:	svclt	0x00004770
    b1b0:	svclt	0x00004770
    b1b4:	svclt	0x00004770
    b1b8:	svclt	0x00004770
    b1bc:	svclt	0x00004770
    b1c0:	svclt	0x00004770
    b1c4:	svclt	0x00004770
    b1c8:	svclt	0x00004770
    b1cc:	svclt	0x00004770
    b1d0:	svclt	0x00004770
    b1d4:	svclt	0x00004770
    b1d8:	svclt	0x00004770
    b1dc:	svclt	0x00004770
    b1e0:	svclt	0x00004770
    b1e4:	svclt	0x00004770
    b1e8:	svclt	0x00004770
    b1ec:	svclt	0x00004770
    b1f0:	svclt	0x00004770
    b1f4:	svclt	0x00004770
    b1f8:	svclt	0x00004770
    b1fc:	mvnsmi	lr, #737280	; 0xb4000
    b200:	andscs	r4, ip, r7, lsl #12
    b204:	ldrmi	r4, [r5], -lr, lsl #12
    b208:			; <UNDEFINED> instruction: 0xf89d461c
    b20c:			; <UNDEFINED> instruction: 0xf89d8020
    b210:			; <UNDEFINED> instruction: 0xf0109024
    b214:	stmdbmi	sp, {r0, r1, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    b218:	ldrbtmi	r4, [r9], #-2829	; 0xfffff4f3
    b21c:	stmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    b220:	bmi	337830 <wprintw@plt+0x3343d8>
    b224:	ldmdavs	sl, {r0, r1, r3, r4, r7, fp, ip, lr}
    b228:	mulsvs	r8, r0, r1
    b22c:	stmib	r0, {r8, r9, sp}^
    b230:	addvs	r7, r5, r0, lsl #12
    b234:	andsls	pc, r1, r0, lsl #17
    b238:			; <UNDEFINED> instruction: 0xf88060c4
    b23c:	orrvs	r8, r3, r0, lsl r0
    b240:	mvnshi	lr, #12386304	; 0xbd0000
    b244:	andvs	r4, r8, r3, lsl #20
    b248:			; <UNDEFINED> instruction: 0xe7ee589b
    b24c:	andeq	r7, r3, sl, asr r3
    b250:	andeq	r6, r3, ip, lsl #15
    b254:	andeq	r0, r0, ip, lsl #9
    b258:	strmi	r4, [r2], -r7, lsl #22
    b25c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    b260:	stmvs	r3, {r6, r8, ip, sp, pc}
    b264:	andle	r4, r2, sl, lsl r2
    b268:	addmi	r6, fp, #12779520	; 0xc30000
    b26c:	stmibvs	r0, {r1, ip, lr, pc}^
    b270:	mvnsle	r2, r0, lsl #16
    b274:	svclt	0x00004770
    b278:	andeq	r7, r3, r8, lsl r3
    b27c:	bmi	49dec8 <wprintw@plt+0x49aa70>
    b280:	ldrtlt	r4, [r0], #-1147	; 0xfffffb85
    b284:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}^
    b288:	ldmdami	r0, {r0, r2, r9, sl, lr}
    b28c:	ldrbtmi	r6, [r8], #-2068	; 0xfffff7ec
    b290:	ldmvs	sl, {r0, r1, r6, r8, ip, sp, pc}
    b294:	andle	r4, r2, r4, lsl r2
    b298:	addsmi	r6, r5, #14286848	; 0xda0000
    b29c:	ldmibvs	fp, {r0, r2, ip, lr, pc}^
    b2a0:	mvnsle	r2, r0, lsl #22
    b2a4:	ldclt	6, cr4, [r0], #-32	; 0xffffffe0
    b2a8:	bmi	25d070 <wprintw@plt+0x259c18>
    b2ac:	ldclt	8, cr6, [r0], #-356	; 0xfffffe9c
    b2b0:	msreq	CPSR_, #1073741864	; 0x40000028
    b2b4:	blcs	17a14c4 <wprintw@plt+0x179e06c>
    b2b8:	svclt	0x008c4608
    b2bc:	movwcs	r2, #4864	; 0x1300
    b2c0:			; <UNDEFINED> instruction: 0x47707013
    b2c4:	strdeq	r7, [r3], -r4
    b2c8:	andeq	r6, r3, r8, lsl #27
    b2cc:	andeq	r6, r3, sl, lsl r7
    b2d0:	andeq	r0, r0, r4, ror #10
    b2d4:	vpadd.i8	d20, d6, d14
    b2d8:	ldrtlt	r6, [r0], #-359	; 0xfffffe99
    b2dc:	cfldrsmi	mvf4, [sp, #-492]	; 0xfffffe14
    b2e0:	bmi	75caf8 <wprintw@plt+0x7596a0>
    b2e4:	msrvs	(UNDEF: 102), r6
    b2e8:	ldrbtmi	r5, [sl], #-2392	; 0xfffff6a8
    b2ec:	stmdavs	r2, {r0, r1, r4, fp, sp, lr}
    b2f0:	blx	fe057b9a <wprintw@plt+0xfe054742>
    b2f4:	ldrbne	r1, [r1, r2]
    b2f8:	mvneq	lr, r1, asr #23
    b2fc:	svclt	0x00140049
    b300:	andcs	r2, r0, #268435456	; 0x10000000
    b304:	svclt	0x00082b00
    b308:	mvnslt	r2, r0, lsl #4
    b30c:	ldmdavs	sl, {sp}^
    b310:	andsmi	r6, r4, #2539520	; 0x26c000
    b314:	andcc	fp, r1, r8, lsl pc
    b318:	svclt	0x00182b00
    b31c:	mvnsle	r4, #136, 4	; 0x80000008
    b320:	andle	r2, r1, r0, lsr #24
    b324:			; <UNDEFINED> instruction: 0x4770bc30
    b328:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    b32c:	cmplt	r3, fp, asr r8
    b330:	ldrbtmi	r4, [r9], #-2315	; 0xfffff6f5
    b334:			; <UNDEFINED> instruction: 0x0692689a
    b338:	ldmvs	sl, {r1, r8, sl, ip, lr, pc}^
    b33c:	rscsle	r4, r1, sl, lsl #5
    b340:	blcs	25ab4 <wprintw@plt+0x2265c>
    b344:	stmdacc	r1, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    b348:			; <UNDEFINED> instruction: 0x4770bc30
    b34c:			; <UNDEFINED> instruction: 0xe7e74610
    b350:	andeq	r6, r3, ip, asr #13
    b354:	andeq	r0, r0, r0, lsl #10
    b358:	andeq	r7, r3, sl, lsl #5
    b35c:	andeq	r7, r3, sl, asr #4
    b360:			; <UNDEFINED> instruction: 0xfffffec3
    b364:	bmi	55dfbc <wprintw@plt+0x55ab64>
    b368:	stmdavs	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
    b36c:	ldmdavc	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
    b370:			; <UNDEFINED> instruction: 0xf1a1b9f0
    b374:	blcs	ff7cbffc <wprintw@plt+0xff7c8ba4>
    b378:	blmi	4817f4 <wprintw@plt+0x47e39c>
    b37c:	bvc	6dc570 <wprintw@plt+0x6d9118>
    b380:	blmi	439994 <wprintw@plt+0x43653c>
    b384:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    b388:	blmi	3f79b0 <wprintw@plt+0x3f4558>
    b38c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    b390:	andsmi	r6, sl, #8585216	; 0x830000
    b394:	stmdavs	r3, {r1, ip, lr, pc}^
    b398:	andle	r4, r8, fp, lsl #5
    b39c:	stmdacs	r0, {r6, r7, r8, fp, sp, lr}
    b3a0:			; <UNDEFINED> instruction: 0x4770d1f6
    b3a4:	mvnsmi	pc, #64, 4
    b3a8:	smlalle	r4, sl, r9, r2
    b3ac:	ldrbmi	r2, [r0, -r0]!
    b3b0:			; <UNDEFINED> instruction: 0xdce2291f
    b3b4:			; <UNDEFINED> instruction: 0x4770e7fa
    b3b8:	andeq	r6, r3, r0, asr #12
    b3bc:	andeq	r0, r0, r4, ror #10
    b3c0:	strdeq	r7, [r3], -r8
    b3c4:	strdeq	r7, [r3], -r0
    b3c8:	andeq	r6, r3, r0, lsl #25
    b3cc:			; <UNDEFINED> instruction: 0xf7ffb508
    b3d0:	smlabtlt	r0, r9, pc, pc	; <UNPREDICTABLE>
    b3d4:	stclt	8, cr6, [r8, #-768]	; 0xfffffd00
    b3d8:			; <UNDEFINED> instruction: 0x4606b570
    b3dc:	blmi	171e950 <wprintw@plt+0x171b4f8>
    b3e0:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    b3e4:	stmiblt	r3!, {r0, r1, r3, r4, fp, ip, sp, lr}
    b3e8:	mcrrcs	8, 0, r6, lr, cr4
    b3ec:	adchi	pc, fp, r0
    b3f0:			; <UNDEFINED> instruction: 0xf0002c6e
    b3f4:			; <UNDEFINED> instruction: 0xf10480a5
    b3f8:			; <UNDEFINED> instruction: 0xf5b30380
    b3fc:	andle	r7, r4, #192, 30	; 0x300
    b400:	stcl	7, cr15, [r8, #988]!	; 0x3dc
    b404:			; <UNDEFINED> instruction: 0xf8536803
    b408:	ldccs	0, cr4, [pc], #-144	; b380 <wprintw@plt+0x7f28>
    b40c:	ldccs	12, cr13, [pc], {89}	; 0x59
    b410:	ldrtmi	sp, [r0], -r5, lsl #24
    b414:			; <UNDEFINED> instruction: 0xffa6f7ff
    b418:	stmiavs	r0, {r8, ip, sp, pc}^
    b41c:	stccc	13, cr11, [r0], #-448	; 0xfffffe40
    b420:	ldmle	r6!, {r0, r1, r2, r3, r4, sl, fp, sp}^
    b424:			; <UNDEFINED> instruction: 0xf853a302
    b428:	ldrmi	r2, [r3], #-36	; 0xffffffdc
    b42c:	svclt	0x00004718
    b430:	andeq	r0, r0, sp, lsl #1
    b434:			; <UNDEFINED> instruction: 0xffffffe3
    b438:			; <UNDEFINED> instruction: 0xffffffe3
    b43c:			; <UNDEFINED> instruction: 0xffffffe3
    b440:			; <UNDEFINED> instruction: 0xffffffe3
    b444:			; <UNDEFINED> instruction: 0xffffffe3
    b448:			; <UNDEFINED> instruction: 0xffffffe3
    b44c:			; <UNDEFINED> instruction: 0xffffffe3
    b450:			; <UNDEFINED> instruction: 0xffffffe3
    b454:			; <UNDEFINED> instruction: 0xffffffe3
    b458:			; <UNDEFINED> instruction: 0xffffffe3
    b45c:			; <UNDEFINED> instruction: 0xffffffe3
    b460:			; <UNDEFINED> instruction: 0xffffffe3
    b464:	andeq	r0, r0, r7, lsl #1
    b468:			; <UNDEFINED> instruction: 0xffffffe3
    b46c:	andeq	r0, r0, r1, lsl #1
    b470:			; <UNDEFINED> instruction: 0xffffffe3
    b474:			; <UNDEFINED> instruction: 0xffffffe3
    b478:			; <UNDEFINED> instruction: 0xffffffe3
    b47c:			; <UNDEFINED> instruction: 0xffffffe3
    b480:			; <UNDEFINED> instruction: 0xffffffe3
    b484:			; <UNDEFINED> instruction: 0xffffffe3
    b488:			; <UNDEFINED> instruction: 0xffffffe3
    b48c:			; <UNDEFINED> instruction: 0xffffffe3
    b490:			; <UNDEFINED> instruction: 0xffffffe3
    b494:			; <UNDEFINED> instruction: 0xffffffe3
    b498:			; <UNDEFINED> instruction: 0xffffffe3
    b49c:			; <UNDEFINED> instruction: 0xffffffe3
    b4a0:			; <UNDEFINED> instruction: 0xffffffe3
    b4a4:			; <UNDEFINED> instruction: 0xffffffe3
    b4a8:			; <UNDEFINED> instruction: 0xffffffe3
    b4ac:	andeq	r0, r0, fp, lsl #2
    b4b0:	stmiapl	r8!, {r3, r5, r8, r9, fp, lr}^
    b4b4:	blmi	a3aa7c <wprintw@plt+0xa37624>
    b4b8:	ldcllt	8, cr5, [r0, #-928]!	; 0xfffffc60
    b4bc:	stmiapl	r8!, {r0, r1, r2, r5, r8, r9, fp, lr}^
    b4c0:	stclcc	13, cr11, [r5], #-448	; 0xfffffe40
    b4c4:	stmiale	r4!, {r0, r1, r4, sl, fp, sp}
    b4c8:	stmiale	r2!, {r0, r1, r4, sl, fp, sp}
    b4cc:			; <UNDEFINED> instruction: 0xf853a302
    b4d0:	ldrmi	r2, [r3], #-36	; 0xffffffdc
    b4d4:	svclt	0x00004718
    b4d8:	andeq	r0, r0, sp, asr r0
    b4dc:			; <UNDEFINED> instruction: 0xffffff3b
    b4e0:	andeq	r0, r0, r7, asr r0
    b4e4:			; <UNDEFINED> instruction: 0xffffff3b
    b4e8:			; <UNDEFINED> instruction: 0xffffff3b
    b4ec:			; <UNDEFINED> instruction: 0xffffff3b
    b4f0:			; <UNDEFINED> instruction: 0xffffff3b
    b4f4:			; <UNDEFINED> instruction: 0xffffff3b
    b4f8:			; <UNDEFINED> instruction: 0xffffff3b
    b4fc:			; <UNDEFINED> instruction: 0xffffff3b
    b500:			; <UNDEFINED> instruction: 0xffffff3b
    b504:			; <UNDEFINED> instruction: 0xffffff3b
    b508:	andeq	r0, r0, sp, asr r0
    b50c:			; <UNDEFINED> instruction: 0xffffff3b
    b510:	andeq	r0, r0, r1, asr r0
    b514:			; <UNDEFINED> instruction: 0xffffff3b
    b518:			; <UNDEFINED> instruction: 0xffffff3b
    b51c:			; <UNDEFINED> instruction: 0xffffff3b
    b520:			; <UNDEFINED> instruction: 0xffffffd9
    b524:	andeq	r0, r0, sp, asr r0
    b528:	stmiapl	r8!, {r0, r2, r3, r8, r9, fp, lr}^
    b52c:	stmdami	sp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    b530:	cfldrdlt	mvd4, [r0, #-480]!	; 0xfffffe20
    b534:	stmiapl	r8!, {r2, r3, r8, r9, fp, lr}^
    b538:	blmi	33ab00 <wprintw@plt+0x3376a8>
    b53c:	ldcllt	8, cr5, [r0, #-928]!	; 0xfffffc60
    b540:	stmiapl	r8!, {r0, r1, r3, r8, r9, fp, lr}^
    b544:	blmi	2fab0c <wprintw@plt+0x2f76b4>
    b548:	ldcllt	8, cr5, [r0, #-928]!	; 0xfffffc60
    b54c:	andeq	r6, r3, r8, asr #11
    b550:	andeq	r0, r0, r4, ror #10
    b554:	andeq	r0, r0, r8, asr #12
    b558:	andeq	r0, r0, r0, lsl #9
    b55c:	muleq	r0, ip, r3
    b560:	andeq	r0, r0, r0, lsr #11
    b564:			; <UNDEFINED> instruction: 0xfffffc95
    b568:	muleq	r0, r0, r3
    b56c:	andeq	r0, r0, r4, lsl #10
    b570:	andeq	r0, r0, r8, lsl r3
    b574:	andeq	r0, r0, r0, ror #7
    b578:			; <UNDEFINED> instruction: 0x4604b538
    b57c:	ldclcs	8, cr7, [lr, #-20]	; 0xffffffec
    b580:	stclcs	0, cr13, [sp, #-176]	; 0xffffff50
    b584:	ldmdbmi	r4!, {r1, r2, r3, r4, ip, lr, pc}
    b588:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    b58c:	ldc	7, cr15, [r4, #988]!	; 0x3dc
    b590:	stmdbvc	r0!, {r3, r5, r8, fp, ip, sp, pc}^
    b594:	nopeq	{64}	; 0x40
    b598:	blcs	65a324 <wprintw@plt+0x656ecc>
    b59c:	vstrcs.16	s27, [r6, #-126]	; 0xffffff82	; <UNPREDICTABLE>
    b5a0:	stmdbmi	lr!, {r0, r1, r2, r6, ip, lr, pc}
    b5a4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    b5a8:	mcrr	7, 15, pc, lr, cr7	; <UNPREDICTABLE>
    b5ac:	suble	r2, fp, r0, lsl #16
    b5b0:	strtmi	r4, [r0], -fp, lsr #18
    b5b4:			; <UNDEFINED> instruction: 0xf7f74479
    b5b8:	stmdacs	r0, {r3, r6, sl, fp, sp, lr, pc}
    b5bc:	vst4.16	{d29,d31,d33,d35}, [pc], r9
    b5c0:	ldclt	0, cr7, [r8, #-660]!	; 0xfffffd6c
    b5c4:	blcs	b696d8 <wprintw@plt+0xb66280>
    b5c8:	stmdbmi	r6!, {r0, r1, r2, r3, r4, ip, lr, pc}
    b5cc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    b5d0:	ldc	7, cr15, [sl], #-988	; 0xfffffc24
    b5d4:	teqle	ip, r0, lsl #16
    b5d8:	ldclt	0, cr2, [r8, #-128]!	; 0xffffff80
    b5dc:	ldmdblt	fp, {r0, r1, r7, fp, ip, sp, lr}^
    b5e0:	stmdacs	pc!, {r6, fp, ip, sp, lr}	; <UNPREDICTABLE>
    b5e4:	ldmdacs	pc, {r0, r1, r4, r5, ip, lr, pc}^	; <UNPREDICTABLE>
    b5e8:	stmdacc	r0, {r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}^
    b5ec:	stmdacc	r0!, {r0, r3, r5, r6, r7, r8, fp, ip, lr, pc}^
    b5f0:			; <UNDEFINED> instruction: 0xf04fbf18
    b5f4:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    b5f8:	ldrbtmi	r4, [r9], #-2331	; 0xfffff6e5
    b5fc:	stc	7, cr15, [r4], #-988	; 0xfffffc24
    b600:	svclt	0x00183800
    b604:	submi	r2, r0, #1
    b608:	stmiavc	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    b60c:	bicsle	r2, ip, r0, lsl #22
    b610:	stcl	7, cr15, [r0], #988	; 0x3dc
    b614:	stmdavs	r3, {r1, r5, r7, fp, ip, sp, lr}
    b618:	eoreq	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    b61c:	stmibvc	r3!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    b620:			; <UNDEFINED> instruction: 0xd1bc2b00
    b624:	andcs	r4, r1, #17408	; 0x4400
    b628:	subseq	pc, pc, r0
    b62c:	subsvc	r4, sl, #2063597568	; 0x7b000000
    b630:	stclne	13, cr11, [r0], #-224	; 0xffffff20
    b634:	tstcs	r0, sl, lsl #4
    b638:	bl	34961c <wprintw@plt+0x3461c4>
    b63c:	blcs	5d2f50 <wprintw@plt+0x5cfaf8>
    b640:			; <UNDEFINED> instruction: 0xf500d807
    b644:	ldclt	0, cr7, [r8, #-528]!	; 0xfffffdf0
    b648:	subne	pc, fp, r0, asr #4
    b64c:	andscs	fp, pc, r8, lsr sp	; <UNPREDICTABLE>
    b650:			; <UNDEFINED> instruction: 0xf04fbd38
    b654:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    b658:	ldrdeq	pc, [r1], -r6
    b65c:	andeq	pc, r1, r2, asr #21
    b660:	andeq	r0, r2, r0, ror #25
    b664:	andeq	pc, r1, sl, lsl #21
    b668:	andeq	pc, r1, r6, asr sl	; <UNPREDICTABLE>
    b66c:	andeq	r6, r3, r8, asr #30
    b670:	ldrbmi	lr, [r8, #2349]!	; 0x92d
    b674:	eorcs	r4, r0, r2, lsl #13
    b678:			; <UNDEFINED> instruction: 0x461d4617
    b67c:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
    b680:			; <UNDEFINED> instruction: 0xf010460e
    b684:	blmi	54a518 <wprintw@plt+0x5470c0>
    b688:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    b68c:	movwlt	r4, #42500	; 0xa604
    b690:	ldrsbvs	r6, [r8, #139]	; 0x8b
    b694:			; <UNDEFINED> instruction: 0xf8c42300
    b698:	stmib	r4, {r3, sp, pc}^
    b69c:	mvnvs	r5, r3, lsl #16
    b6a0:	svceq	0x0000f1b8
    b6a4:	bmi	37f6d0 <wprintw@plt+0x37c278>
    b6a8:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    b6ac:	stmdbvs	r9, {r0, r1, r8, r9, ip}
    b6b0:	svclt	0x001c4541
    b6b4:	tstvs	r3, r1, lsl #6
    b6b8:	eorvs	r6, r6, r3, ror #2
    b6bc:	blmi	237b80 <wprintw@plt+0x234728>
    b6c0:	ldrbtmi	r6, [fp], #-103	; 0xffffff99
    b6c4:	pop	{r2, r3, r4, r6, r7, sp, lr}
    b6c8:			; <UNDEFINED> instruction: 0x463085f8
    b6cc:			; <UNDEFINED> instruction: 0xff54f7ff
    b6d0:	ldrb	r4, [r4, r7, lsl #12]!
    b6d4:			; <UNDEFINED> instruction: 0xe7dd6058
    b6d8:	andeq	r6, r3, ip, ror #29
    b6dc:	andeq	r6, r3, ip, asr #29
    b6e0:			; <UNDEFINED> instruction: 0x00036eb2
    b6e4:	svcmi	0x00f0e92d
    b6e8:	mvnsvs	pc, r5, asr #12
    b6ec:	blhi	2c6ba8 <wprintw@plt+0x2c3750>
    b6f0:			; <UNDEFINED> instruction: 0xf8df2601
    b6f4:			; <UNDEFINED> instruction: 0xf04f5e70
    b6f8:			; <UNDEFINED> instruction: 0xf8df0a00
    b6fc:	ldrbtmi	r0, [sp], #-3692	; 0xfffff194
    b700:	mcrcc	8, 3, pc, cr8, cr15, {6}	; <UNPREDICTABLE>
    b704:			; <UNDEFINED> instruction: 0xf8dfb0b7
    b708:	stmdapl	r8!, {r3, r5, r6, r9, sl, fp, sp}
    b70c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    b710:	strge	lr, [r0], -sp, asr #19
    b714:	mrchi	8, 2, APSR_nzcv, cr12, cr15, {6}
    b718:			; <UNDEFINED> instruction: 0xf7ff9011
    b71c:			; <UNDEFINED> instruction: 0xf8dffd6f
    b720:			; <UNDEFINED> instruction: 0xf64f3e58
    b724:			; <UNDEFINED> instruction: 0xf8df21fe
    b728:	ldrbtmi	r2, [r8], #3668	; 0xe54
    b72c:	mrceq	8, 2, APSR_nzcv, cr0, cr15, {6}
    b730:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    b734:	strvs	lr, [r0], -sp, asr #19
    b738:			; <UNDEFINED> instruction: 0xf8df4478
    b73c:			; <UNDEFINED> instruction: 0xf7ff4e48
    b740:			; <UNDEFINED> instruction: 0xf8dffd5d
    b744:			; <UNDEFINED> instruction: 0xf8df0e44
    b748:	ldrtmi	r3, [r1], -r4, asr #28
    b74c:	ldrdcs	pc, [r0], -r8
    b750:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    b754:	strge	lr, [r0], -sp, asr #19
    b758:	beq	446f84 <wprintw@plt+0x443b2c>
    b75c:	stc2l	7, cr15, [lr, #-1020]	; 0xfffffc04
    b760:	mcrcc	8, 1, pc, cr12, cr15, {6}	; <UNPREDICTABLE>
    b764:	orrvs	pc, r0, pc, asr #8
    b768:			; <UNDEFINED> instruction: 0xf8d8592c
    b76c:	stmiapl	fp!, {r2, sp}^
    b770:	stmdavs	r7!, {r0, r9, sl, ip, pc}
    b774:	stcls	3, cr9, [r3], {3}
    b778:	mrccc	8, 0, APSR_nzcv, cr8, cr15, {6}
    b77c:	beq	446fe8 <wprintw@plt+0x443b90>
    b780:			; <UNDEFINED> instruction: 0xf8cd447b
    b784:	eorvs	sl, r7, r0
    b788:	ldc2	7, cr15, [r8, #-1020]!	; 0xfffffc04
    b78c:	mcreq	8, 0, pc, cr8, cr15, {6}	; <UNPREDICTABLE>
    b790:	mcrcc	8, 0, pc, cr8, cr15, {6}	; <UNPREDICTABLE>
    b794:			; <UNDEFINED> instruction: 0xf8df4631
    b798:	stmdapl	r8!, {r3, r9, sl, fp, sp}
    b79c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    b7a0:	bge	45edc <wprintw@plt+0x42a84>
    b7a4:			; <UNDEFINED> instruction: 0xf7ff900b
    b7a8:			; <UNDEFINED> instruction: 0xf8dffd29
    b7ac:	ldrbtmi	r3, [fp], #-3576	; 0xfffff208
    b7b0:	andseq	r6, fp, #1490944	; 0x16c000
    b7b4:	ldrbhi	pc, [r5], r1, lsl #2	; <UNPREDICTABLE>
    b7b8:	stcleq	8, cr15, [ip, #892]!	; 0x37c
    b7bc:			; <UNDEFINED> instruction: 0xf8df4631
    b7c0:			; <UNDEFINED> instruction: 0xf8df3dec
    b7c4:	stmdapl	r8!, {r2, r3, r5, r6, r7, r8, sl, fp, sp}
    b7c8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    b7cc:	strvs	lr, [r0], -sp, asr #19
    b7d0:	beq	fe447000 <wprintw@plt+0xfe443ba8>
    b7d4:	ldc2	7, cr15, [r2, #-1020]	; 0xfffffc04
    b7d8:	ldclcc	8, cr15, [r8, #892]	; 0x37c
    b7dc:	cdp	8, 0, cr5, cr10, cr11, {7}
    b7e0:			; <UNDEFINED> instruction: 0xf8df3a10
    b7e4:	strcs	r0, [r1], #-3540	; 0xfffff22c
    b7e8:	ldclcc	8, cr15, [r0, #892]	; 0x37c
    b7ec:			; <UNDEFINED> instruction: 0xf8df2600
    b7f0:			; <UNDEFINED> instruction: 0xf44f2dd0
    b7f4:	stmdapl	r8!, {r7, r8, ip, sp, lr}
    b7f8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    b7fc:	strvs	lr, [r0], #-2509	; 0xfffff633
    b800:	andls	r9, r7, r3, lsl #6
    b804:	ldc2l	7, cr15, [sl], #1020	; 0x3fc
    b808:	ldccs	8, cr15, [r8, #892]!	; 0x37c
    b80c:	orrvc	pc, r0, pc, asr #8
    b810:	ldrbtmi	r9, [sl], #-1536	; 0xfffffa00
    b814:	beq	447080 <wprintw@plt+0x443c28>
    b818:	strls	r9, [r1], #-2819	; 0xfffff4fd
    b81c:			; <UNDEFINED> instruction: 0xf7ff6852
    b820:			; <UNDEFINED> instruction: 0xf8dffced
    b824:			; <UNDEFINED> instruction: 0xf8df0da4
    b828:	vadd.f32	d19, d16, d20
    b82c:			; <UNDEFINED> instruction: 0xf8df1101
    b830:	stmdapl	r8!, {r5, r7, r8, sl, fp, sp}
    b834:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    b838:	strvs	lr, [r0], #-2509	; 0xfffff633
    b83c:			; <UNDEFINED> instruction: 0xf7ff9008
    b840:			; <UNDEFINED> instruction: 0xf8dffcdd
    b844:			; <UNDEFINED> instruction: 0x46210d90
    b848:	stccc	8, cr15, [ip, #892]	; 0x37c
    b84c:	stccs	8, cr15, [ip, #892]	; 0x37c
    b850:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    b854:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    b858:	andsls	r6, lr, r0, lsl #12
    b85c:	stc2l	7, cr15, [lr], {255}	; 0xff
    b860:	ldcleq	8, cr15, [ip, #-892]!	; 0xfffffc84
    b864:			; <UNDEFINED> instruction: 0xf8df4621
    b868:			; <UNDEFINED> instruction: 0xf8df3d7c
    b86c:	stmdapl	r8!, {r2, r3, r4, r5, r6, r8, sl, fp, sp}
    b870:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    b874:	strvs	lr, [r0], -sp, asr #19
    b878:			; <UNDEFINED> instruction: 0xf7ff900e
    b87c:			; <UNDEFINED> instruction: 0xf8dffcbf
    b880:	strtmi	r0, [r1], -ip, ror #26
    b884:	stclcc	8, cr15, [r8, #-892]!	; 0xfffffc84
    b888:	stclcs	8, cr15, [r8, #-892]!	; 0xfffffc84
    b88c:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    b890:	strmi	lr, [r0], -sp, asr #19
    b894:	andls	r4, pc, sl, ror r4	; <UNPREDICTABLE>
    b898:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    b89c:	ldclcc	8, cr15, [r8, #-892]	; 0xfffffc84
    b8a0:	ldmdbvs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}^
    b8a4:			; <UNDEFINED> instruction: 0x0600f416
    b8a8:	msrhi	CPSR_f, r2
    b8ac:	stclcc	8, cr15, [ip, #-892]	; 0xfffffc84
    b8b0:	cdp	8, 0, cr5, cr11, cr11, {7}
    b8b4:			; <UNDEFINED> instruction: 0xf8df3a10
    b8b8:	strcs	r2, [r1], #-3400	; 0xfffff2b8
    b8bc:	stclcc	8, cr15, [r4, #-892]	; 0xfffffc84
    b8c0:	strtmi	r2, [r1], -r0, lsl #12
    b8c4:	stclge	8, cr15, [r0, #-892]	; 0xfffffc84
    b8c8:	ldrbtmi	r5, [fp], #-2218	; 0xfffff756
    b8cc:	strvs	lr, [r0], #-2509	; 0xfffff633
    b8d0:			; <UNDEFINED> instruction: 0xf8df44fa
    b8d4:			; <UNDEFINED> instruction: 0x46109d38
    b8d8:			; <UNDEFINED> instruction: 0xf8df9214
    b8dc:	ldrbtmi	r2, [r9], #3380	; 0xd34
    b8e0:	ldclt	8, cr15, [r0, #-892]!	; 0xfffffc84
    b8e4:			; <UNDEFINED> instruction: 0xf8df447a
    b8e8:			; <UNDEFINED> instruction: 0xf7ff8d30
    b8ec:			; <UNDEFINED> instruction: 0xf8dffc87
    b8f0:	strbmi	r3, [sl], -ip, lsr #26
    b8f4:	ldrbtmi	r4, [fp], #1569	; 0x621
    b8f8:	stmiapl	r8!, {r3, r4, r5, r6, r7, sl, lr}^
    b8fc:	stmib	sp, {r0, r1, r4, r6, r9, sl, lr}^
    b900:			; <UNDEFINED> instruction: 0xf8df4400
    b904:	eorls	r7, r7, ip, lsl sp
    b908:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    b90c:	ldceq	8, cr15, [r4, #-892]	; 0xfffffc84
    b910:			; <UNDEFINED> instruction: 0xf8df4621
    b914:	ldrbtmi	r3, [pc], #-3348	; b91c <wprintw@plt+0x84c4>
    b918:	ldccs	8, cr15, [r0, #-892]	; 0xfffffc84
    b91c:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    b920:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    b924:	eorls	r6, r4, r0, lsl #12
    b928:	stc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    b92c:	stceq	8, cr15, [r0, #-892]	; 0xfffffc84
    b930:			; <UNDEFINED> instruction: 0xf8df4621
    b934:			; <UNDEFINED> instruction: 0xf8df3d00
    b938:	stmdapl	r8!, {r8, sl, fp, sp}
    b93c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    b940:	strmi	lr, [r0], -sp, asr #19
    b944:			; <UNDEFINED> instruction: 0xf7ff902b
    b948:			; <UNDEFINED> instruction: 0xf8dffc59
    b94c:			; <UNDEFINED> instruction: 0x46210cf0
    b950:	stclcc	8, cr15, [ip], #892	; 0x37c
    b954:	stclcs	8, cr15, [ip], #892	; 0x37c
    b958:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    b95c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    b960:	eorsls	r6, r3, r0, lsl #8
    b964:	mcrr2	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    b968:	ldcleq	8, cr15, [ip], {223}	; 0xdf
    b96c:			; <UNDEFINED> instruction: 0xf8df4621
    b970:			; <UNDEFINED> instruction: 0xf8df3cdc
    b974:	stmdapl	r8!, {r2, r3, r4, r6, r7, sl, fp, sp}
    b978:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    b97c:	strmi	lr, [r0], -sp, asr #19
    b980:			; <UNDEFINED> instruction: 0xf7ff901d
    b984:			; <UNDEFINED> instruction: 0xf8dffc3b
    b988:	smlabtcs	r6, ip, ip, r3
    b98c:	stclcs	8, cr15, [r8], {223}	; 0xdf
    b990:	stcleq	8, cr15, [r8], {223}	; 0xdf
    b994:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    b998:	strvs	lr, [r0], #-2509	; 0xfffff633
    b99c:			; <UNDEFINED> instruction: 0xf7ff4478
    b9a0:			; <UNDEFINED> instruction: 0xf8dffc2d
    b9a4:			; <UNDEFINED> instruction: 0xf8df3cbc
    b9a8:			; <UNDEFINED> instruction: 0x21062cbc
    b9ac:	ldceq	8, cr15, [r8], #892	; 0x37c
    b9b0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    b9b4:	strvs	lr, [r0], #-2509	; 0xfffff633
    b9b8:			; <UNDEFINED> instruction: 0xf7ff4478
    b9bc:			; <UNDEFINED> instruction: 0xf8dffc1f
    b9c0:			; <UNDEFINED> instruction: 0xf8df3cac
    b9c4:	smlatbcs	r6, ip, ip, r2
    b9c8:	stceq	8, cr15, [r8], #892	; 0x37c
    b9cc:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    b9d0:	strvs	lr, [r0], #-2509	; 0xfffff633
    b9d4:			; <UNDEFINED> instruction: 0xf7ff4478
    b9d8:			; <UNDEFINED> instruction: 0xf8dffc11
    b9dc:			; <UNDEFINED> instruction: 0xf8df3c9c
    b9e0:			; <UNDEFINED> instruction: 0x46582c9c
    b9e4:	tstcs	r2, fp, ror r4
    b9e8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    b9ec:			; <UNDEFINED> instruction: 0xf8cd4400
    b9f0:			; <UNDEFINED> instruction: 0xf7ffb00c
    b9f4:			; <UNDEFINED> instruction: 0xf8dffc03
    b9f8:	smlabbcs	r4, r8, ip, r3
    b9fc:	stccs	8, cr15, [r4], {223}	; 0xdf
    ba00:	ldrbtmi	r9, [fp], #-2051	; 0xfffff7fd
    ba04:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    ba08:			; <UNDEFINED> instruction: 0xf7ff4400
    ba0c:			; <UNDEFINED> instruction: 0xf8dffbf7
    ba10:			; <UNDEFINED> instruction: 0xf8df0c78
    ba14:			; <UNDEFINED> instruction: 0xf6403c78
    ba18:			; <UNDEFINED> instruction: 0xf8df010e
    ba1c:	stmdapl	r8!, {r2, r4, r5, r6, sl, fp, sp}
    ba20:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    ba24:	strvs	lr, [r0], #-2509	; 0xfffff633
    ba28:	stcllt	8, cr15, [r8], #-892	; 0xfffffc84
    ba2c:			; <UNDEFINED> instruction: 0xf7ff9018
    ba30:			; <UNDEFINED> instruction: 0xf8dffbe5
    ba34:			; <UNDEFINED> instruction: 0xf6400c64
    ba38:			; <UNDEFINED> instruction: 0xf8df010e
    ba3c:	ldrbtmi	r3, [fp], #3168	; 0xc60
    ba40:	mrrccs	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
    ba44:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    ba48:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    ba4c:	andsls	r4, r7, r0, lsl #8
    ba50:	blx	ff549a56 <wprintw@plt+0xff5465fe>
    ba54:	mcrreq	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
    ba58:			; <UNDEFINED> instruction: 0x464a4653
    ba5c:	ldrbtmi	r2, [r8], #-258	; 0xfffffefe
    ba60:	strvs	lr, [r0], #-2509	; 0xfffff633
    ba64:	blx	ff2c9a6a <wprintw@plt+0xff2c6612>
    ba68:	ldceq	8, cr15, [ip], #-892	; 0xfffffc84
    ba6c:	ldcls	8, cr15, [ip], #-892	; 0xfffffc84
    ba70:	tstcs	r2, r2, asr #12
    ba74:	ldcge	8, cr15, [r8], #-892	; 0xfffffc84
    ba78:	ldrbtmi	r5, [r9], #2088	; 0x828
    ba7c:	strmi	lr, [r0], -sp, asr #19
    ba80:			; <UNDEFINED> instruction: 0x464b44fa
    ba84:			; <UNDEFINED> instruction: 0xf7ff9019
    ba88:			; <UNDEFINED> instruction: 0xf8dffbb9
    ba8c:			; <UNDEFINED> instruction: 0xf44f3c28
    ba90:			; <UNDEFINED> instruction: 0xf8df6180
    ba94:			; <UNDEFINED> instruction: 0xf8df2c24
    ba98:	ldrbtmi	r0, [fp], #-3108	; 0xfffff3dc
    ba9c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    baa0:	ldrbtmi	r6, [r8], #-1024	; 0xfffffc00
    baa4:	blx	feac9aaa <wprintw@plt+0xfeac6652>
    baa8:	ldccc	8, cr15, [r4], {223}	; 0xdf
    baac:	stmdals	r7, {r1, r3, r4, r5, r9, sl, lr}
    bab0:	vst3.16	{d20-d22}, [pc :256], fp
    bab4:	stmib	sp, {r7, r8, sp, lr}^
    bab8:			; <UNDEFINED> instruction: 0xf7ff4400
    babc:			; <UNDEFINED> instruction: 0xf8dffb9f
    bac0:			; <UNDEFINED> instruction: 0xf8df3c04
    bac4:			; <UNDEFINED> instruction: 0xf44f2c04
    bac8:	stmdals	r8, {r7, r8, sp, lr}
    bacc:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    bad0:	strvs	lr, [r0], #-2509	; 0xfffff633
    bad4:	blx	fe4c9ada <wprintw@plt+0xfe4c6682>
    bad8:	bleq	ffc49e5c <wprintw@plt+0xffc46a04>
    badc:	blcc	ffc49e60 <wprintw@plt+0xffc46a08>
    bae0:	vst1.16	{d20-d22}, [pc :64], r2
    bae4:	stmdapl	r8!, {r7, r8, sp, lr}
    bae8:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    baec:	andsls	r6, fp, r0, lsl #8
    baf0:	blx	fe149af6 <wprintw@plt+0xfe14669e>
    baf4:	bleq	ff749e78 <wprintw@plt+0xff746a20>
    baf8:			; <UNDEFINED> instruction: 0xf8df4621
    bafc:			; <UNDEFINED> instruction: 0xf8df3bdc
    bb00:	stmdapl	r8!, {r2, r3, r4, r6, r7, r8, r9, fp, sp}
    bb04:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    bb08:	strmi	lr, [r0], #-2509	; 0xfffff633
    bb0c:			; <UNDEFINED> instruction: 0xf7ff9025
    bb10:			; <UNDEFINED> instruction: 0xf8dffb75
    bb14:	ldrbmi	r3, [r2], -ip, asr #23
    bb18:	vtst.8	d25, d0, d11
    bb1c:	ldrbtmi	r1, [fp], #-257	; 0xfffffeff
    bb20:	strvs	lr, [r0], #-2509	; 0xfffff633
    bb24:	blx	1ac9b2a <wprintw@plt+0x1ac66d2>
    bb28:	bleq	fee49eac <wprintw@plt+0xfee46a54>
    bb2c:	blcc	fee49eb0 <wprintw@plt+0xfee46a58>
    bb30:	tstpl	r1, r0, asr #4	; <UNPREDICTABLE>
    bb34:	blcs	fed49eb8 <wprintw@plt+0xfed46a60>
    bb38:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    bb3c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    bb40:			; <UNDEFINED> instruction: 0xf8df6400
    bb44:	eorls	sl, r3, ip, lsr #23
    bb48:	blx	1649b4e <wprintw@plt+0x16466f6>
    bb4c:	bleq	fe949ed0 <wprintw@plt+0xfe946a78>
    bb50:	tstpl	r1, r0, asr #4	; <UNPREDICTABLE>
    bb54:	blcc	fe849ed8 <wprintw@plt+0xfe846a80>
    bb58:			; <UNDEFINED> instruction: 0xf8df44fa
    bb5c:	stmdapl	r8!, {r5, r7, r8, r9, fp, sp}
    bb60:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    bb64:	strmi	lr, [r0], #-2509	; 0xfffff633
    bb68:			; <UNDEFINED> instruction: 0xf7ff9021
    bb6c:			; <UNDEFINED> instruction: 0xf8dffb47
    bb70:			; <UNDEFINED> instruction: 0x465a0b90
    bb74:	blcc	fe349ef8 <wprintw@plt+0xfe346aa0>
    bb78:	stmdapl	r8!, {r0, r5, r9, sl, lr}
    bb7c:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    bb80:	andls	r6, r9, r0, lsl #8
    bb84:	blx	ec9b8a <wprintw@plt+0xec6732>
    bb88:	bleq	1f49f0c <wprintw@plt+0x1f46ab4>
    bb8c:			; <UNDEFINED> instruction: 0xf8df4652
    bb90:			; <UNDEFINED> instruction: 0x46213b7c
    bb94:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    bb98:	strvs	lr, [r0], #-2509	; 0xfffff633
    bb9c:			; <UNDEFINED> instruction: 0xf7ff900a
    bba0:			; <UNDEFINED> instruction: 0xf8dffb2d
    bba4:	ldrbmi	r3, [sl], -ip, ror #22
    bba8:	vst2.8	{d25-d26}, [pc], r9
    bbac:	ldrbtmi	r6, [fp], #-384	; 0xfffffe80
    bbb0:	strvs	lr, [r0], #-2509	; 0xfffff633
    bbb4:	blx	8c9bba <wprintw@plt+0x8c6762>
    bbb8:	blcc	1649f3c <wprintw@plt+0x1646ae4>
    bbbc:	stmdals	sl, {r1, r4, r6, r9, sl, lr}
    bbc0:	vst3.16	{d20-d22}, [pc :256], fp
    bbc4:	stmib	sp, {r7, r8, sp, lr}^
    bbc8:			; <UNDEFINED> instruction: 0xf7ff6400
    bbcc:			; <UNDEFINED> instruction: 0xf8dffb17
    bbd0:			; <UNDEFINED> instruction: 0xf8df0b48
    bbd4:	strtmi	r3, [r1], -r8, asr #22
    bbd8:	blcs	1149f5c <wprintw@plt+0x1146b04>
    bbdc:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    bbe0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    bbe4:	andls	r6, r5, r0, lsl #8
    bbe8:	blx	249bee <wprintw@plt+0x246796>
    bbec:	bleq	d49f70 <wprintw@plt+0xd46b18>
    bbf0:			; <UNDEFINED> instruction: 0xf8df4621
    bbf4:			; <UNDEFINED> instruction: 0xf8df3b34
    bbf8:	stmdapl	r8!, {r2, r4, r5, r8, r9, fp, sp}
    bbfc:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    bc00:	strvs	lr, [r0], #-2509	; 0xfffff633
    bc04:			; <UNDEFINED> instruction: 0xf7ff9006
    bc08:			; <UNDEFINED> instruction: 0xf8dffaf9
    bc0c:	strtmi	r0, [r1], -r4, lsr #22
    bc10:	blcc	849f94 <wprintw@plt+0x846b3c>
    bc14:	blcs	849f98 <wprintw@plt+0x846b40>
    bc18:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    bc1c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    bc20:	eorls	r6, r2, r0, lsl #8
    bc24:	blx	ffac9c28 <wprintw@plt+0xffac67d0>
    bc28:	bleq	449fac <wprintw@plt+0x446b54>
    bc2c:			; <UNDEFINED> instruction: 0xf8df4621
    bc30:			; <UNDEFINED> instruction: 0xf8df3b10
    bc34:	stmdapl	r8!, {r4, r8, r9, fp, sp}
    bc38:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    bc3c:	strmi	lr, [r0], #-2509	; 0xfffff633
    bc40:			; <UNDEFINED> instruction: 0xf7ff902a
    bc44:			; <UNDEFINED> instruction: 0xf8dffadb
    bc48:	vqdmulh.s<illegal width 8>	d16, d0, d0
    bc4c:			; <UNDEFINED> instruction: 0xf8df5101
    bc50:			; <UNDEFINED> instruction: 0xf8df3afc
    bc54:	stmdapl	r8!, {r2, r3, r4, r5, r6, r7, r9, fp, sp}
    bc58:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    bc5c:	strvs	lr, [r0], #-2509	; 0xfffff633
    bc60:			; <UNDEFINED> instruction: 0xf7ff9015
    bc64:			; <UNDEFINED> instruction: 0xf8dffacb
    bc68:	vpmax.s8	q8, q8, q14
    bc6c:			; <UNDEFINED> instruction: 0xf8df5101
    bc70:			; <UNDEFINED> instruction: 0xf8df3ae8
    bc74:	stmdapl	r8!, {r3, r5, r6, r7, r9, fp, sp}
    bc78:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    bc7c:	strvs	lr, [r0], #-2509	; 0xfffff633
    bc80:			; <UNDEFINED> instruction: 0xf7ff9016
    bc84:			; <UNDEFINED> instruction: 0xf8dffabb
    bc88:			; <UNDEFINED> instruction: 0x46210ad8
    bc8c:	bcc	ff54a010 <wprintw@plt+0xff546bb8>
    bc90:	bcs	ff54a014 <wprintw@plt+0xff546bbc>
    bc94:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    bc98:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    bc9c:	andls	r6, sp, r0, lsl #8
    bca0:	blx	feb49ca4 <wprintw@plt+0xfeb4684c>
    bca4:	beq	ff14a028 <wprintw@plt+0xff146bd0>
    bca8:			; <UNDEFINED> instruction: 0xf8df4621
    bcac:			; <UNDEFINED> instruction: 0xf8df3ac4
    bcb0:	stmdapl	r8!, {r2, r6, r7, r9, fp, sp}
    bcb4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    bcb8:	strmi	lr, [r0], #-2509	; 0xfffff633
    bcbc:			; <UNDEFINED> instruction: 0xf7ff9012
    bcc0:			; <UNDEFINED> instruction: 0xf8dffa9d
    bcc4:			; <UNDEFINED> instruction: 0x46210ab4
    bcc8:	bcc	fec4a04c <wprintw@plt+0xfec46bf4>
    bccc:	bcs	fec4a050 <wprintw@plt+0xfec46bf8>
    bcd0:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    bcd4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    bcd8:	andls	r6, r4, r0, lsl #8
    bcdc:	blx	fe3c9ce0 <wprintw@plt+0xfe3c6888>
    bce0:	beq	fe84a064 <wprintw@plt+0xfe846c0c>
    bce4:			; <UNDEFINED> instruction: 0xf8df4621
    bce8:			; <UNDEFINED> instruction: 0xf8df3aa0
    bcec:	stmdapl	r8!, {r5, r7, r9, fp, sp}
    bcf0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    bcf4:	strvs	lr, [r0], #-2509	; 0xfffff633
    bcf8:			; <UNDEFINED> instruction: 0xf7ff9003
    bcfc:			; <UNDEFINED> instruction: 0xf8dffa7f
    bd00:			; <UNDEFINED> instruction: 0x21110a90
    bd04:	bcc	fe34a088 <wprintw@plt+0xfe346c30>
    bd08:	bcs	fe34a08c <wprintw@plt+0xfe346c34>
    bd0c:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    bd10:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    bd14:	andls	r6, ip, r0, lsl #8
    bd18:	blx	1c49d1c <wprintw@plt+0x1c468c4>
    bd1c:	beq	1f4a0a0 <wprintw@plt+0x1f46c48>
    bd20:			; <UNDEFINED> instruction: 0xf8df2111
    bd24:			; <UNDEFINED> instruction: 0xf8df3a7c
    bd28:	stmdapl	r8!, {r2, r3, r4, r5, r6, r9, fp, sp}
    bd2c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    bd30:	strmi	lr, [r0], #-2509	; 0xfffff633
    bd34:			; <UNDEFINED> instruction: 0xf7ff9010
    bd38:			; <UNDEFINED> instruction: 0xf8dffa61
    bd3c:	vpmax.s8	q8, q0, q14
    bd40:			; <UNDEFINED> instruction: 0xf8df1101
    bd44:			; <UNDEFINED> instruction: 0xf8df3a68
    bd48:			; <UNDEFINED> instruction: 0xf8552a68
    bd4c:	ldrbtmi	sl, [fp], #-0
    bd50:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    bd54:	ldrbmi	r6, [r0], -r0, lsl #8
    bd58:	blx	1449d5c <wprintw@plt+0x1446904>
    bd5c:	beq	154a0e0 <wprintw@plt+0x1546c88>
    bd60:	bcc	154a0e4 <wprintw@plt+0x1546c8c>
    bd64:	tstne	r1, r0, asr #4	; <UNPREDICTABLE>
    bd68:	bcs	144a0ec <wprintw@plt+0x1446c94>
    bd6c:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    bd70:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    bd74:	cfcpys	mvf6, mvf8
    bd78:			; <UNDEFINED> instruction: 0xf7ff0a10
    bd7c:			; <UNDEFINED> instruction: 0xf8dffa3f
    bd80:	vpmax.s8	q8, q0, q0
    bd84:			; <UNDEFINED> instruction: 0xf8df1111
    bd88:			; <UNDEFINED> instruction: 0xf8df3a3c
    bd8c:	stmdapl	r8!, {r2, r3, r4, r5, r9, fp, sp}
    bd90:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    bd94:	strvs	lr, [r0], #-2509	; 0xfffff633
    bd98:	beq	fe4475c0 <wprintw@plt+0xfe444168>
    bd9c:	blx	bc9da0 <wprintw@plt+0xbc6948>
    bda0:	beq	a4a124 <wprintw@plt+0xa46ccc>
    bda4:	tstne	r1, r0, asr #4	; <UNPREDICTABLE>
    bda8:	bcc	94a12c <wprintw@plt+0x946cd4>
    bdac:	bcs	94a130 <wprintw@plt+0x946cd8>
    bdb0:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    bdb4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    bdb8:	cfcpys	mvf4, mvf9
    bdbc:			; <UNDEFINED> instruction: 0xf7ff0a90
    bdc0:			; <UNDEFINED> instruction: 0xf8dffa1d
    bdc4:			; <UNDEFINED> instruction: 0x46210a14
    bdc8:	bcc	44a14c <wprintw@plt+0x446cf4>
    bdcc:	bcs	44a150 <wprintw@plt+0x446cf8>
    bdd0:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    bdd4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    bdd8:	andsls	r6, sl, r0, lsl #8
    bddc:	blx	3c9de0 <wprintw@plt+0x3c6988>
    bde0:	beq	4a164 <wprintw@plt+0x46d0c>
    bde4:			; <UNDEFINED> instruction: 0xf8df4621
    bde8:			; <UNDEFINED> instruction: 0xf8df3a00
    bdec:	stmdapl	r8!, {r9, fp, sp}
    bdf0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    bdf4:	strmi	lr, [r0], #-2509	; 0xfffff633
    bdf8:			; <UNDEFINED> instruction: 0xf7ff901c
    bdfc:			; <UNDEFINED> instruction: 0xf8dff9ff
    be00:			; <UNDEFINED> instruction: 0x462109f0
    be04:	stmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    be08:	stmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    be0c:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    be10:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    be14:	eorsls	r6, r4, r0, lsl #12
    be18:			; <UNDEFINED> instruction: 0xf9f0f7ff
    be1c:	ldmibeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    be20:			; <UNDEFINED> instruction: 0xf8df4621
    be24:			; <UNDEFINED> instruction: 0xf8df39dc
    be28:	stmdapl	r8!, {r2, r3, r4, r6, r7, r8, fp, sp}
    be2c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    be30:	strmi	lr, [r0], -sp, asr #19
    be34:			; <UNDEFINED> instruction: 0xf7ff9013
    be38:			; <UNDEFINED> instruction: 0xf8dff9e1
    be3c:	strtmi	r0, [r1], -ip, asr #19
    be40:	stmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    be44:	stmibcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    be48:	andlt	pc, r0, r5, asr r8	; <UNPREDICTABLE>
    be4c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    be50:	strvs	lr, [r0], -sp, asr #19
    be54:			; <UNDEFINED> instruction: 0xf7ff4658
    be58:			; <UNDEFINED> instruction: 0xf8dff9d1
    be5c:			; <UNDEFINED> instruction: 0xf8df09b8
    be60:			; <UNDEFINED> instruction: 0x462139b8
    be64:	ldmibcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    be68:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    be6c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    be70:	eorls	r6, lr, r0, lsl #12
    be74:			; <UNDEFINED> instruction: 0xf9c2f7ff
    be78:	stmibeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    be7c:			; <UNDEFINED> instruction: 0xf8df4621
    be80:			; <UNDEFINED> instruction: 0xf8df39a4
    be84:	stmdapl	r8!, {r2, r5, r7, r8, fp, sp}
    be88:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    be8c:	strvs	lr, [r0], -sp, asr #19
    be90:			; <UNDEFINED> instruction: 0xf7ff9026
    be94:			; <UNDEFINED> instruction: 0xf8dff9b3
    be98:			; <UNDEFINED> instruction: 0x46210994
    be9c:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bea0:	ldmibcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bea4:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    bea8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    beac:	eorsls	r6, r1, r0, lsl #12
    beb0:			; <UNDEFINED> instruction: 0xf9a4f7ff
    beb4:	stmibeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    beb8:			; <UNDEFINED> instruction: 0xf8df4621
    bebc:			; <UNDEFINED> instruction: 0xf8df3980
    bec0:	stmdapl	r8!, {r7, r8, fp, sp}
    bec4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    bec8:	strmi	lr, [r0], -sp, asr #19
    becc:			; <UNDEFINED> instruction: 0xf7ff901f
    bed0:			; <UNDEFINED> instruction: 0x4642f995
    bed4:			; <UNDEFINED> instruction: 0x464b9819
    bed8:	stmib	sp, {r0, r5, r9, sl, lr}^
    bedc:			; <UNDEFINED> instruction: 0xf7ff6600
    bee0:			; <UNDEFINED> instruction: 0xf8dff98d
    bee4:			; <UNDEFINED> instruction: 0xf8df0960
    bee8:	strtmi	r3, [r1], -r0, ror #18
    beec:	ldmdbcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    bef0:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    bef4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    bef8:	eorls	r6, sp, r0, lsl #8
    befc:			; <UNDEFINED> instruction: 0xf97ef7ff
    bf00:	stmdbeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    bf04:			; <UNDEFINED> instruction: 0xf8df4621
    bf08:			; <UNDEFINED> instruction: 0xf8df394c
    bf0c:	stmdapl	r8!, {r2, r3, r6, r8, fp, sp}
    bf10:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    bf14:	strmi	lr, [r0], -sp, asr #19
    bf18:			; <UNDEFINED> instruction: 0xf7ff9029
    bf1c:			; <UNDEFINED> instruction: 0xf8dff96f
    bf20:			; <UNDEFINED> instruction: 0x463a393c
    bf24:	strtmi	r9, [r1], -r7, lsl #16
    bf28:			; <UNDEFINED> instruction: 0x9600447b
    bf2c:			; <UNDEFINED> instruction: 0xf7ff9401
    bf30:			; <UNDEFINED> instruction: 0xf8dff965
    bf34:			; <UNDEFINED> instruction: 0xf8df092c
    bf38:	strtmi	r3, [r1], -ip, lsr #18
    bf3c:	stmdbcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bf40:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    bf44:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    bf48:	eorsls	r4, r2, r0, lsl #8
    bf4c:			; <UNDEFINED> instruction: 0xf956f7ff
    bf50:	ldmdbeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bf54:			; <UNDEFINED> instruction: 0xf8df4621
    bf58:			; <UNDEFINED> instruction: 0xf8df3918
    bf5c:			; <UNDEFINED> instruction: 0xf8552918
    bf60:	ldrbtmi	r8, [fp], #-0
    bf64:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    bf68:	strbmi	r6, [r0], -r0, lsl #12
    bf6c:			; <UNDEFINED> instruction: 0xf946f7ff
    bf70:	stmdbeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bf74:	stmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bf78:			; <UNDEFINED> instruction: 0xf8df4621
    bf7c:	stmdapl	pc!, {r2, r8, fp, sp}	; <UNPREDICTABLE>
    bf80:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    bf84:	strmi	lr, [r0], -sp, asr #19
    bf88:			; <UNDEFINED> instruction: 0xf7ff4638
    bf8c:			; <UNDEFINED> instruction: 0xf8dff937
    bf90:			; <UNDEFINED> instruction: 0xf8df08f4
    bf94:			; <UNDEFINED> instruction: 0x462138f4
    bf98:	ldmcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    bf9c:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    bfa0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    bfa4:	eorls	r6, ip, r0, lsl #12
    bfa8:			; <UNDEFINED> instruction: 0xf928f7ff
    bfac:	stmiaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    bfb0:			; <UNDEFINED> instruction: 0xf8df4621
    bfb4:			; <UNDEFINED> instruction: 0xf8df38e0
    bfb8:	stmdapl	r8!, {r5, r6, r7, fp, sp}
    bfbc:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    bfc0:	strmi	lr, [r0], -sp, asr #19
    bfc4:			; <UNDEFINED> instruction: 0xf7ff9020
    bfc8:			; <UNDEFINED> instruction: 0xf8dff919
    bfcc:			; <UNDEFINED> instruction: 0x462108d0
    bfd0:	stmiacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    bfd4:	stmiacs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    bfd8:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    bfdc:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    bfe0:	eorsls	r6, r0, r0, lsl #8
    bfe4:			; <UNDEFINED> instruction: 0xf90af7ff
    bfe8:	ldmeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bfec:			; <UNDEFINED> instruction: 0xf8df4621
    bff0:			; <UNDEFINED> instruction: 0xf8df38bc
    bff4:	stmdapl	r8!, {r2, r3, r4, r5, r7, fp, sp}
    bff8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    bffc:	strmi	lr, [r0], #-2509	; 0xfffff633
    c000:			; <UNDEFINED> instruction: 0xf7ff9028
    c004:			; <UNDEFINED> instruction: 0xf8dff8fb
    c008:	strtmi	r0, [r1], -ip, lsr #17
    c00c:	stmiacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c010:	stmiacs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c014:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    c018:	strmi	lr, [r0], -sp, asr #19
    c01c:	eorls	r4, pc, sl, ror r4	; <UNPREDICTABLE>
    c020:			; <UNDEFINED> instruction: 0xf8ecf7ff
    c024:	ldmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c028:	ldmdbvs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}^
    c02c:			; <UNDEFINED> instruction: 0x0600f416
    c030:	strbhi	pc, [r8, #-1]	; <UNPREDICTABLE>
    c034:	stmcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c038:	stmcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c03c:	stmiapl	fp!, {r1, r3, r5, r7, fp, ip, lr}^
    c040:	bcs	447878 <wprintw@plt+0x444420>
    c044:	bcc	fe447878 <wprintw@plt+0xfe444420>
    c048:	stmcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c04c:			; <UNDEFINED> instruction: 0xf8df2601
    c050:	strcs	r3, [r0], #-2176	; 0xfffff780
    c054:			; <UNDEFINED> instruction: 0xf8df4631
    c058:	stmiapl	sl!, {r2, r3, r4, r5, r6, fp, ip, pc}
    c05c:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    c060:	ldrbtmi	r6, [r9], #1024	; 0x400
    c064:	eorsls	r4, r5, #16, 12	; 0x1000000
    c068:	stmdacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    c06c:			; <UNDEFINED> instruction: 0xf7ff447a
    c070:			; <UNDEFINED> instruction: 0xf8dff8c5
    c074:			; <UNDEFINED> instruction: 0xf8df3868
    c078:	tstcs	r0, r8, ror #16
    c07c:	stmdaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    c080:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    c084:	strvs	lr, [r0], -sp, asr #19
    c088:			; <UNDEFINED> instruction: 0xf7ff4478
    c08c:			; <UNDEFINED> instruction: 0xf8dff8b7
    c090:			; <UNDEFINED> instruction: 0xf8df3858
    c094:			; <UNDEFINED> instruction: 0x21202858
    c098:	ldmdaeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    c09c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    c0a0:	ldrbtmi	r9, [r8], #-1025	; 0xfffffbff
    c0a4:			; <UNDEFINED> instruction: 0xf7ff9400
    c0a8:			; <UNDEFINED> instruction: 0xf8dff8a9
    c0ac:			; <UNDEFINED> instruction: 0xf8df3848
    c0b0:			; <UNDEFINED> instruction: 0x21202848
    c0b4:	stmdaeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    c0b8:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    c0bc:	ldrbtmi	r4, [sl], #-1024	; 0xfffffc00
    c0c0:			; <UNDEFINED> instruction: 0xf7ff4478
    c0c4:			; <UNDEFINED> instruction: 0xf8d9f89b
    c0c8:			; <UNDEFINED> instruction: 0xf4144014
    c0cc:			; <UNDEFINED> instruction: 0xf0010400
    c0d0:			; <UNDEFINED> instruction: 0xf8df84c5
    c0d4:	andcs	r6, r0, #44, 16	; 0x2c0000
    c0d8:	stmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c0dc:	stmib	sp, {r6, r8, sp}^
    c0e0:	ldrbtmi	r2, [lr], #-512	; 0xfffffe00
    c0e4:	stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c0e8:			; <UNDEFINED> instruction: 0xf8df447b
    c0ec:	ldrbtmi	r0, [sl], #-2080	; 0xfffff7e0
    c0f0:			; <UNDEFINED> instruction: 0xf7ff4478
    c0f4:	ldmdbvs	r3!, {r0, r1, r7, fp, ip, sp, lr, pc}^
    c0f8:	strne	pc, [r0], #19
    c0fc:	tsthi	r9, #1	; <UNPREDICTABLE>
    c100:	movweq	pc, #1043	; 0x413	; <UNPREDICTABLE>
    c104:	adcshi	pc, r8, #1
    c108:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c10c:			; <UNDEFINED> instruction: 0xf8df2400
    c110:	strcs	r2, [r1], -r4, lsl #16
    c114:	vst3.16	{d20-d22}, [pc :256], fp
    c118:	ldrbtmi	r6, [sl], #-384	; 0xfffffe80
    c11c:			; <UNDEFINED> instruction: 0x96014650
    c120:			; <UNDEFINED> instruction: 0xf7ff9400
    c124:			; <UNDEFINED> instruction: 0xf8dff86b
    c128:			; <UNDEFINED> instruction: 0xf8df37f0
    c12c:	vst1.64	{d18}, [pc :256], r0
    c130:	muf<illegal precision>	f6, f0, f0
    c134:	ldrbtmi	r0, [fp], #-2576	; 0xfffff5f0
    c138:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    c13c:			; <UNDEFINED> instruction: 0xf7ff4600
    c140:			; <UNDEFINED> instruction: 0xf8dff85d
    c144:			; <UNDEFINED> instruction: 0xf8df07dc
    c148:	vst1.64	{d19}, [pc :64], ip
    c14c:			; <UNDEFINED> instruction: 0xf8df6140
    c150:			; <UNDEFINED> instruction: 0xf85527d8
    c154:	ldrbtmi	r9, [fp], #-0
    c158:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    c15c:	strbmi	r4, [r8], -r0, lsl #12
    c160:			; <UNDEFINED> instruction: 0xf84cf7ff
    c164:			; <UNDEFINED> instruction: 0x07c4f8df
    c168:			; <UNDEFINED> instruction: 0x37c4f8df
    c16c:	cmpvs	r0, pc, asr #8	; <UNPREDICTABLE>
    c170:			; <UNDEFINED> instruction: 0x27c0f8df
    c174:	ldrbtmi	r5, [fp], #-2093	; 0xfffff7d3
    c178:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    c17c:	strtmi	r6, [r8], -r0, lsl #12
    c180:			; <UNDEFINED> instruction: 0xf83cf7ff
    c184:	sbfxcc	pc, pc, #17, #17
    c188:	sbfxcs	pc, pc, #17, #17
    c18c:	orrvs	pc, r0, pc, asr #8
    c190:	ldrbtmi	r9, [fp], #-2053	; 0xfffff7fb
    c194:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    c198:			; <UNDEFINED> instruction: 0xf7ff4600
    c19c:			; <UNDEFINED> instruction: 0xf8dff82f
    c1a0:			; <UNDEFINED> instruction: 0xf8df37a0
    c1a4:	vst1.32	{d18}, [pc :128], r0
    c1a8:	stmdals	r6, {r7, r8, sp, lr}
    c1ac:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    c1b0:	strmi	lr, [r0], -sp, asr #19
    c1b4:			; <UNDEFINED> instruction: 0xf822f7ff
    c1b8:			; <UNDEFINED> instruction: 0x378cf8df
    c1bc:			; <UNDEFINED> instruction: 0x278cf8df
    c1c0:	orrvs	pc, r0, pc, asr #8
    c1c4:	ldrbtmi	r9, [fp], #-2052	; 0xfffff7fc
    c1c8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    c1cc:			; <UNDEFINED> instruction: 0xf7ff4600
    c1d0:			; <UNDEFINED> instruction: 0xf8dff815
    c1d4:			; <UNDEFINED> instruction: 0xf8df377c
    c1d8:	vst1.16	{d18}, [pc :256], ip
    c1dc:	stmdals	r3, {r7, r8, sp, lr}
    c1e0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    c1e4:	strvs	lr, [r0], -sp, asr #19
    c1e8:			; <UNDEFINED> instruction: 0xf808f7ff
    c1ec:			; <UNDEFINED> instruction: 0x3768f8df
    c1f0:			; <UNDEFINED> instruction: 0x2768f8df
    c1f4:			; <UNDEFINED> instruction: 0xf8df2120
    c1f8:	ldrbtmi	r0, [fp], #-1896	; 0xfffff898
    c1fc:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    c200:	ldrbtmi	r6, [r8], #-1024	; 0xfffffc00
    c204:			; <UNDEFINED> instruction: 0xfffaf7fe
    c208:	smmlscc	r8, pc, r8, pc	; <UNPREDICTABLE>
    c20c:	smmlscs	r8, pc, r8, pc	; <UNPREDICTABLE>
    c210:	orrmi	pc, r0, pc, asr #8
    c214:			; <UNDEFINED> instruction: 0x4650447b
    c218:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    c21c:			; <UNDEFINED> instruction: 0xf7fe4600
    c220:			; <UNDEFINED> instruction: 0xf8dfffed
    c224:			; <UNDEFINED> instruction: 0xf8df3748
    c228:	vst1.16	{d18}, [pc], r8
    c22c:	muf<illegal precision>	f4, f0, f0
    c230:	ldrbtmi	r0, [fp], #-2576	; 0xfffff5f0
    c234:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    c238:			; <UNDEFINED> instruction: 0xf7fe4600
    c23c:			; <UNDEFINED> instruction: 0xf8dfffdf
    c240:	blls	4d1f18 <wprintw@plt+0x4ceac0>
    c244:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    c248:	rscsvs	pc, pc, sp, asr #12
    c24c:			; <UNDEFINED> instruction: 0xf7ff9400
    c250:			; <UNDEFINED> instruction: 0xf8dffa0f
    c254:	blls	4d1eec <wprintw@plt+0x4cea94>
    c258:	subsne	pc, r7, #64, 4
    c25c:			; <UNDEFINED> instruction: 0xf64d4479
    c260:	strls	r6, [r0], #-255	; 0xffffff01
    c264:	blx	14a268 <wprintw@plt+0x146e10>
    c268:			; <UNDEFINED> instruction: 0x1710f8df
    c26c:	andcs	r4, r8, #95420416	; 0x5b00000
    c270:			; <UNDEFINED> instruction: 0xf64d4479
    c274:	strls	r2, [r0], #-255	; 0xffffff01
    c278:			; <UNDEFINED> instruction: 0xf9faf7ff
    c27c:			; <UNDEFINED> instruction: 0x1700f8df
    c280:	vmin.s8	q10, q0, <illegal reg q5.5>
    c284:	ldrbtmi	r1, [r9], #-519	; 0xfffffdf9
    c288:	rscscs	pc, pc, sp, asr #12
    c28c:			; <UNDEFINED> instruction: 0xf7ff9400
    c290:			; <UNDEFINED> instruction: 0xf8dff9ef
    c294:			; <UNDEFINED> instruction: 0x465b16f0
    c298:	subsmi	pc, sp, #64, 4
    c29c:			; <UNDEFINED> instruction: 0xf64d4479
    c2a0:	strls	r2, [r0], #-255	; 0xffffff01
    c2a4:			; <UNDEFINED> instruction: 0xf9e4f7ff
    c2a8:	ldrsbtlt	pc, [r8], sp	; <UNPREDICTABLE>
    c2ac:			; <UNDEFINED> instruction: 0x16d8f8df
    c2b0:			; <UNDEFINED> instruction: 0xf64d4622
    c2b4:	strls	r2, [r0], #-255	; 0xffffff01
    c2b8:	ldrbtmi	r4, [r9], #-1627	; 0xfffff9a5
    c2bc:			; <UNDEFINED> instruction: 0xf9d8f7ff
    c2c0:			; <UNDEFINED> instruction: 0x16c8f8df
    c2c4:	vst1.16	{d20-d22}, [pc :64], fp
    c2c8:	ldrbtmi	r7, [r9], #-677	; 0xfffffd5b
    c2cc:	rscscs	pc, pc, sp, asr #12
    c2d0:			; <UNDEFINED> instruction: 0xf7ff9400
    c2d4:			; <UNDEFINED> instruction: 0xf8ddf9cd
    c2d8:			; <UNDEFINED> instruction: 0xf8dfb0d0
    c2dc:			; <UNDEFINED> instruction: 0x462216b4
    c2e0:	rscscs	pc, pc, sp, asr #12
    c2e4:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    c2e8:			; <UNDEFINED> instruction: 0xf7ff465b
    c2ec:			; <UNDEFINED> instruction: 0xf8dff9c1
    c2f0:	ldrbmi	r1, [fp], -r4, lsr #13
    c2f4:	ldrbtmi	r2, [r9], #-521	; 0xfffffdf7
    c2f8:	rscscs	pc, pc, sp, asr #12
    c2fc:			; <UNDEFINED> instruction: 0xf7ff9400
    c300:			; <UNDEFINED> instruction: 0xf8dff9b7
    c304:	blls	451d5c <wprintw@plt+0x44e904>
    c308:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    c30c:	rscsvs	pc, pc, r5, asr #12
    c310:			; <UNDEFINED> instruction: 0xf7ff9400
    c314:			; <UNDEFINED> instruction: 0xf8dff9ad
    c318:	cfmsub32	mvax4, mvfx1, mvfx9, mvfx4
    c31c:			; <UNDEFINED> instruction: 0x46223a10
    c320:	vqshl.s8	q10, <illegal reg q12.5>, q0
    c324:	strls	r5, [r0], #-1
    c328:			; <UNDEFINED> instruction: 0xf9a2f7ff
    c32c:			; <UNDEFINED> instruction: 0x3670f8df
    c330:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    c334:	andne	pc, r0, #301989888	; 0x12000000
    c338:	orrshi	pc, r5, r1
    c33c:			; <UNDEFINED> instruction: 0x1664f8df
    c340:	blls	2d5348 <wprintw@plt+0x2d1ef0>
    c344:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    c348:	strls	r2, [r0], #-1
    c34c:			; <UNDEFINED> instruction: 0xf990f7ff
    c350:			; <UNDEFINED> instruction: 0x1654f8df
    c354:	bcc	fe447bc4 <wprintw@plt+0xfe44476c>
    c358:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    c35c:	strls	r2, [r0], #-1
    c360:			; <UNDEFINED> instruction: 0xf986f7ff
    c364:			; <UNDEFINED> instruction: 0x1644f8df
    c368:	bcc	fe447bd8 <wprintw@plt+0xfe444780>
    c36c:	subne	pc, fp, #64, 4
    c370:	andcs	r4, r1, r9, ror r4
    c374:			; <UNDEFINED> instruction: 0xf7ff9400
    c378:			; <UNDEFINED> instruction: 0xf8dff97b
    c37c:	ldrbtmi	r3, [fp], #-1588	; 0xfffff9cc
    c380:			; <UNDEFINED> instruction: 0xf412695a
    c384:			; <UNDEFINED> instruction: 0xf0011200
    c388:			; <UNDEFINED> instruction: 0xf8df8164
    c38c:	strcs	r1, [r0], #-1576	; 0xfffff9d8
    c390:	strtmi	r9, [r2], -r8, lsl #22
    c394:	vqshl.s8	q10, <illegal reg q12.5>, q0
    c398:	strls	r5, [r0], #-1
    c39c:			; <UNDEFINED> instruction: 0xf968f7ff
    c3a0:			; <UNDEFINED> instruction: 0xf8df9e1e
    c3a4:			; <UNDEFINED> instruction: 0x46221614
    c3a8:	strls	r2, [r0], #-1
    c3ac:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    c3b0:			; <UNDEFINED> instruction: 0xf95ef7ff
    c3b4:			; <UNDEFINED> instruction: 0x1604f8df
    c3b8:			; <UNDEFINED> instruction: 0x46224633
    c3bc:	andcs	r4, r1, r9, ror r4
    c3c0:			; <UNDEFINED> instruction: 0xf7ff9400
    c3c4:			; <UNDEFINED> instruction: 0xf8dff955
    c3c8:	blls	391bb0 <wprintw@plt+0x38e758>
    c3cc:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    c3d0:	rscscs	pc, pc, sp, asr #12
    c3d4:			; <UNDEFINED> instruction: 0xf7ff9400
    c3d8:			; <UNDEFINED> instruction: 0xf8dff94b
    c3dc:	blls	3d1b84 <wprintw@plt+0x3ce72c>
    c3e0:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    c3e4:	rscscs	pc, pc, sp, asr #12
    c3e8:			; <UNDEFINED> instruction: 0xf7ff9400
    c3ec:			; <UNDEFINED> instruction: 0xf8dff941
    c3f0:	mrc	5, 0, r1, cr10, cr8, {6}
    c3f4:			; <UNDEFINED> instruction: 0x46223a10
    c3f8:	andcs	r4, r1, r9, ror r4
    c3fc:			; <UNDEFINED> instruction: 0xf7ff9400
    c400:			; <UNDEFINED> instruction: 0xf8dff937
    c404:	cdp	5, 1, cr1, cr11, cr8, {6}
    c408:			; <UNDEFINED> instruction: 0x46223a10
    c40c:	andcs	r4, r1, r9, ror r4
    c410:			; <UNDEFINED> instruction: 0xf7ff9400
    c414:			; <UNDEFINED> instruction: 0xf8dff92d
    c418:	cfcmp64	r1, mvdx12, mvdx8
    c41c:			; <UNDEFINED> instruction: 0x46223a10
    c420:	andcs	r4, r1, r9, ror r4
    c424:			; <UNDEFINED> instruction: 0xf7ff9400
    c428:			; <UNDEFINED> instruction: 0xf8dff923
    c42c:	cdp	5, 1, cr1, cr11, cr8, {5}
    c430:			; <UNDEFINED> instruction: 0x46223a90
    c434:	andcs	r4, r1, r9, ror r4
    c438:			; <UNDEFINED> instruction: 0xf7ff9400
    c43c:			; <UNDEFINED> instruction: 0xf8dff919
    c440:	blls	511aa8 <wprintw@plt+0x50e650>
    c444:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    c448:	strls	r2, [r0], #-1
    c44c:			; <UNDEFINED> instruction: 0xf910f7ff
    c450:			; <UNDEFINED> instruction: 0xf8df9e27
    c454:	strtmi	r1, [r2], -r8, lsl #11
    c458:	strls	r2, [r0], #-1
    c45c:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    c460:			; <UNDEFINED> instruction: 0xf906f7ff
    c464:	ldrbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    c468:			; <UNDEFINED> instruction: 0x46224633
    c46c:	andcs	r4, r1, r9, ror r4
    c470:			; <UNDEFINED> instruction: 0xf7ff9400
    c474:			; <UNDEFINED> instruction: 0xf8dff8fd
    c478:	strtmi	r1, [r2], -ip, ror #10
    c47c:	ldrbtmi	r4, [r9], #-1619	; 0xfffff9ad
    c480:	andpl	pc, r1, r4, asr #4
    c484:			; <UNDEFINED> instruction: 0xf7ff9400
    c488:			; <UNDEFINED> instruction: 0xf8dff8f3
    c48c:			; <UNDEFINED> instruction: 0x4653155c
    c490:	subsne	pc, r3, #64, 4
    c494:	vqshl.s8	q10, <illegal reg q12.5>, q2
    c498:	strls	r5, [r0], #-1
    c49c:			; <UNDEFINED> instruction: 0xf8e8f7ff
    c4a0:	strbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    c4a4:	bcc	447d0c <wprintw@plt+0x4448b4>
    c4a8:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    c4ac:	andpl	pc, r1, r4, asr #4
    c4b0:			; <UNDEFINED> instruction: 0xf7ff9400
    c4b4:			; <UNDEFINED> instruction: 0xf8dff8dd
    c4b8:	mrc	5, 0, r1, cr8, cr8, {1}
    c4bc:	vst1.8	{d19-d20}, [pc :64], r0
    c4c0:	ldrbtmi	r7, [r9], #-681	; 0xfffffd57
    c4c4:	andpl	pc, r1, r4, asr #4
    c4c8:			; <UNDEFINED> instruction: 0xf7ff9400
    c4cc:			; <UNDEFINED> instruction: 0xf8dff8d1
    c4d0:	ldrbmi	r1, [r3], -r4, lsr #10
    c4d4:	andne	pc, r7, #64, 4
    c4d8:	vst3.16	{d20-d22}, [pc :256], r9
    c4dc:	strls	r6, [r0], #-160	; 0xffffff60
    c4e0:			; <UNDEFINED> instruction: 0xf8c6f7ff
    c4e4:	ldrne	pc, [r0, #-2271]	; 0xfffff721
    c4e8:	vmin.s8	q10, q0, <illegal reg q1.5>
    c4ec:	ldrbtmi	r4, [r9], #-605	; 0xfffffda3
    c4f0:	adcvs	pc, r0, pc, asr #8
    c4f4:			; <UNDEFINED> instruction: 0xf7ff9400
    c4f8:			; <UNDEFINED> instruction: 0xf8dff8bb
    c4fc:	cfmul32	mvfx1, mvfx8, mvfx0
    c500:	eorcs	r3, r0, #16, 20	; 0x10000
    c504:	vst3.16	{d20-d22}, [pc :256], r9
    c508:	strls	r6, [r0], #-160	; 0xffffff60
    c50c:			; <UNDEFINED> instruction: 0xf8b0f7ff
    c510:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    c514:	bcc	fe447d7c <wprintw@plt+0xfe444924>
    c518:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    c51c:	andne	pc, r1, r0, asr #4
    c520:			; <UNDEFINED> instruction: 0xf7ff9400
    c524:			; <UNDEFINED> instruction: 0xf8dff8a5
    c528:	mrc	4, 0, r1, cr8, cr12, {6}
    c52c:	vpmin.s8	d19, d16, d0
    c530:	ldrbtmi	r4, [r9], #-517	; 0xfffffdfb
    c534:	andne	pc, r1, r0, asr #4
    c538:			; <UNDEFINED> instruction: 0xf7ff9400
    c53c:			; <UNDEFINED> instruction: 0xf8dff899
    c540:	cdp	4, 1, cr1, cr9, cr8, {6}
    c544:			; <UNDEFINED> instruction: 0x46223a90
    c548:	vqshl.s8	q10, <illegal reg q12.5>, q0
    c54c:	strls	r1, [r0], #-1
    c550:			; <UNDEFINED> instruction: 0xf88ef7ff
    c554:	ldrtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    c558:	bcc	fe447dc4 <wprintw@plt+0xfe44496c>
    c55c:	andmi	pc, r6, #64, 4
    c560:	subs	r4, r5, #2030043136	; 0x79000000
    c564:	andeq	r6, r3, sl, lsr #5
    c568:	andeq	r0, r0, r4, lsl #10
    c56c:	andeq	pc, r1, r0, ror #18
    c570:	andeq	pc, r1, r6, ror r9	; <UNPREDICTABLE>
    c574:	strdeq	r6, [r3], -sl
    c578:	andeq	pc, r1, r0, ror #18
    c57c:	andeq	pc, r1, sl, ror r9	; <UNPREDICTABLE>
    c580:			; <UNDEFINED> instruction: 0xfffffa75
    c584:	andeq	r0, r0, ip, lsl #9
    c588:	muleq	r0, r0, r3
    c58c:	andeq	pc, r1, r2, ror #18
    c590:	andeq	r0, r0, r0, asr #10
    c594:	andeq	pc, r1, r0, ror #18
    c598:	andeq	r0, r0, r0, asr #6
    c59c:	andeq	pc, r1, r0, ror #18
    c5a0:	muleq	r1, r6, r9
    c5a4:	andeq	r6, r3, r6, asr #27
    c5a8:	andeq	r0, r0, r0, lsr #10
    c5ac:	andeq	pc, r1, r8, ror r9	; <UNPREDICTABLE>
    c5b0:			; <UNDEFINED> instruction: 0x0001f9b6
    c5b4:			; <UNDEFINED> instruction: 0x000005b8
    c5b8:	andeq	r0, r0, ip, lsr #7
    c5bc:			; <UNDEFINED> instruction: 0x0001f9bc
    c5c0:			; <UNDEFINED> instruction: 0x0001f9be
    c5c4:	andeq	r6, r3, r2, lsl r8
    c5c8:	andeq	r0, r0, r8, asr #12
    c5cc:	andeq	pc, r1, ip, lsl #19
    c5d0:			; <UNDEFINED> instruction: 0x0001f9be
    c5d4:	andeq	r0, r0, r4, lsr #7
    c5d8:	andeq	pc, r1, lr, lsr #19
    c5dc:	ldrdeq	pc, [r1], -r8
    c5e0:	andeq	r0, r0, ip, ror #9
    c5e4:	andeq	pc, r1, r4, asr #19
    c5e8:	andeq	pc, r1, r2, lsl #20
    c5ec:	andeq	r0, r0, r4, asr r4
    c5f0:	strdeq	pc, [r1], -r2
    c5f4:	andeq	pc, r1, r8, lsr #20
    c5f8:	ldrdeq	r6, [r3], -r4
    c5fc:	andeq	r0, r0, r8, asr #8
    c600:	andeq	r0, r0, ip, lsr #11
    c604:	andeq	pc, r1, r2, lsr sl	; <UNPREDICTABLE>
    c608:	andeq	pc, r1, r8, asr sl	; <UNPREDICTABLE>
    c60c:	andeq	pc, r1, sl, ror #20
    c610:	andeq	pc, r1, ip, lsr sl	; <UNPREDICTABLE>
    c614:			; <UNDEFINED> instruction: 0xfffff8c3
    c618:	andeq	pc, r1, r8, asr #24
    c61c:	andeq	r0, r0, r8, lsr #7
    c620:	andeq	pc, r1, r2, lsr #17
    c624:	andeq	r0, r0, r0, lsr r5
    c628:	andeq	pc, r1, r6, lsr sl	; <UNPREDICTABLE>
    c62c:	andeq	pc, r1, ip, asr #20
    c630:	andeq	r0, r0, r4, lsr #10
    c634:	andeq	pc, r1, r8, lsr sl	; <UNPREDICTABLE>
    c638:	andeq	pc, r1, r6, asr sl	; <UNPREDICTABLE>
    c63c:	andeq	r0, r0, r8, ror #11
    c640:	andeq	pc, r1, r2, asr #20
    c644:	andeq	pc, r1, ip, ror #20
    c648:	andeq	r0, r0, r4, ror #9
    c64c:	andeq	pc, r1, ip, asr sl	; <UNPREDICTABLE>
    c650:	muleq	r1, sl, sl
    c654:	andeq	pc, r1, ip, lsl #21
    c658:			; <UNDEFINED> instruction: 0x0001fab6
    c65c:			; <UNDEFINED> instruction: 0xfffff80d
    c660:	andeq	pc, r1, r8, lsr #21
    c664:	andeq	pc, r1, lr, asr #21
    c668:			; <UNDEFINED> instruction: 0xfffff7f9
    c66c:			; <UNDEFINED> instruction: 0x0001fabc
    c670:	ldrdeq	pc, [r1], -lr
    c674:			; <UNDEFINED> instruction: 0xfffff7e1
    c678:	andeq	pc, r1, ip, lsl r8	; <UNPREDICTABLE>
    c67c:	andeq	pc, r1, r4, asr #16
    c680:			; <UNDEFINED> instruction: 0x0001f7be
    c684:			; <UNDEFINED> instruction: 0x0001fab4
    c688:	andeq	r0, r0, ip, asr r5
    c68c:	andeq	pc, r1, r4, lsr #21
    c690:	andeq	pc, r1, lr, asr #21
    c694:	andeq	pc, r1, r6, asr ip	; <UNPREDICTABLE>
    c698:	andeq	r0, r0, r0, lsl #12
    c69c:			; <UNDEFINED> instruction: 0x0001fab2
    c6a0:	ldrdeq	pc, [r1], -r8
    c6a4:			; <UNDEFINED> instruction: 0xfffff75f
    c6a8:	andeq	r0, r0, ip, lsr #8
    c6ac:	andeq	pc, r1, lr, lsr #21
    c6b0:	andeq	pc, r1, ip, lsr fp	; <UNPREDICTABLE>
    c6b4:			; <UNDEFINED> instruction: 0x0001fab2
    c6b8:	andeq	pc, r1, r0, asr #21
    c6bc:			; <UNDEFINED> instruction: 0xfffff723
    c6c0:			; <UNDEFINED> instruction: 0x0001fab8
    c6c4:			; <UNDEFINED> instruction: 0x0001fab4
    c6c8:	andeq	pc, r1, r6, lsr #14
    c6cc:	andeq	r0, r0, r4, lsl #11
    c6d0:			; <UNDEFINED> instruction: 0x0001fab4
    c6d4:			; <UNDEFINED> instruction: 0x000003bc
    c6d8:	andeq	pc, r1, r4, asr #21
    c6dc:	ldrdeq	pc, [r1], -lr
    c6e0:	ldrdeq	pc, [r1], -r2
    c6e4:	andeq	r0, r0, r0, ror #7
    c6e8:	andeq	pc, r1, lr, ror #21
    c6ec:	andeq	pc, r1, ip, lsl #22
    c6f0:	andeq	pc, r1, r0, ror #22
    c6f4:	andeq	r0, r0, r8, lsl r3
    c6f8:	strdeq	pc, [r1], -r4
    c6fc:	andeq	pc, r1, r2, lsl fp	; <UNPREDICTABLE>
    c700:	andeq	r0, r0, r8, asr r4
    c704:	andeq	pc, r1, r0, lsl #22
    c708:	andeq	r0, r0, ip, lsl #6
    c70c:	andeq	pc, r1, r6, lsl #22
    c710:	andeq	pc, r1, r2, lsl fp	; <UNPREDICTABLE>
    c714:	andeq	pc, r1, r4, lsr #22
    c718:	andeq	r0, r0, r8, ror #6
    c71c:	andeq	pc, r1, r6, lsr #22
    c720:	andeq	pc, r1, r8, lsr fp	; <UNPREDICTABLE>
    c724:	strdeq	r0, [r0], -r4
    c728:	andeq	pc, r1, r8, lsr #22
    c72c:	andeq	pc, r1, sl, lsr fp	; <UNPREDICTABLE>
    c730:	andeq	r0, r0, r8, lsl r6
    c734:	andeq	pc, r1, sl, lsr #22
    c738:	andeq	pc, r1, r8, asr #22
    c73c:	andeq	r0, r0, r8, asr #11
    c740:	andeq	pc, r1, r4, lsr fp	; <UNPREDICTABLE>
    c744:	andeq	pc, r1, lr, asr #22
    c748:	andeq	r0, r0, r0, lsr #6
    c74c:	andeq	pc, r1, r4, lsr fp	; <UNPREDICTABLE>
    c750:	andeq	pc, r1, r6, asr #22
    c754:	andeq	r0, r0, r0, asr #11
    c758:	andeq	pc, r1, r4, lsr fp	; <UNPREDICTABLE>
    c75c:	andeq	pc, r1, r2, asr #22
    c760:	andeq	r0, r0, r8, lsl r5
    c764:	andeq	pc, r1, r2, lsr fp	; <UNPREDICTABLE>
    c768:	andeq	pc, r1, r8, ror #22
    c76c:	andeq	r0, r0, r4, lsr r6
    c770:	andeq	pc, r1, r8, asr fp	; <UNPREDICTABLE>
    c774:	muleq	r1, r2, fp
    c778:	andeq	r0, r0, r8, asr #7
    c77c:	andeq	pc, r1, r2, lsl #23
    c780:	andeq	pc, r1, r0, lsr #23
    c784:	andeq	r0, r0, r4, lsr #8
    c788:	muleq	r1, r0, fp
    c78c:	andeq	pc, r1, sl, lsr #23
    c790:	andeq	r0, r0, r8, ror #7
    c794:	muleq	r1, sl, fp
    c798:	ldrdeq	pc, [r1], -r4
    c79c:	andeq	r0, r0, r8, lsr r5
    c7a0:	andeq	pc, r1, r4, asr #23
    c7a4:	strdeq	pc, [r1], -sl
    c7a8:	andeq	r0, r0, r0, lsl #9
    c7ac:	andeq	pc, r1, r6, ror #23
    c7b0:	strdeq	pc, [r1], -r8
    c7b4:	muleq	r0, ip, r3
    c7b8:	andeq	pc, r1, r6, ror #23
    c7bc:	strdeq	pc, [r1], -ip
    c7c0:	andeq	r0, r0, r8, lsl #6
    c7c4:	andeq	pc, r1, r8, ror #23
    c7c8:	andeq	pc, r1, sl, lsl #24
    c7cc:	strdeq	r0, [r0], -ip
    c7d0:	strdeq	pc, [r1], -r6
    c7d4:	andeq	pc, r1, r4, lsl ip	; <UNPREDICTABLE>
    c7d8:	andeq	r0, r0, r8, ror r3
    c7dc:	andeq	pc, r1, r2, lsl #24
    c7e0:	andeq	pc, r1, r4, lsr #24
    c7e4:	andeq	r0, r0, ip, lsr r5
    c7e8:	andeq	pc, r1, r4, lsl ip	; <UNPREDICTABLE>
    c7ec:	andeq	pc, r1, r2, lsr ip	; <UNPREDICTABLE>
    c7f0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c7f4:	andeq	pc, r1, r2, lsr #24
    c7f8:	andeq	pc, r1, r4, asr #24
    c7fc:	andeq	r0, r0, r0, lsr #11
    c800:	andeq	pc, r1, ip, lsr #24
    c804:	andeq	pc, r1, r2, asr ip	; <UNPREDICTABLE>
    c808:	ldrdeq	r0, [r0], -r4
    c80c:	andeq	pc, r1, ip, lsr ip	; <UNPREDICTABLE>
    c810:	andeq	pc, r1, sl, ror #24
    c814:	muleq	r0, r4, r3
    c818:	andeq	pc, r1, sl, asr ip	; <UNPREDICTABLE>
    c81c:	andeq	pc, r1, r0, lsl #25
    c820:	andeq	r0, r0, r4, asr #8
    c824:	andeq	pc, r1, ip, ror #24
    c828:	muleq	r1, r6, ip
    c82c:	andeq	r0, r0, r4, ror #7
    c830:	andeq	pc, r1, r6, lsl #25
    c834:			; <UNDEFINED> instruction: 0x0001fcb4
    c838:	andeq	r0, r0, r4, lsl r4
    c83c:	andeq	pc, r1, r4, lsr #25
    c840:	ldrdeq	pc, [r1], -r6
    c844:	andeq	r0, r0, r4, lsl #7
    c848:			; <UNDEFINED> instruction: 0x0001fcb6
    c84c:	andeq	pc, r1, r8, ror #25
    c850:	andeq	r0, r0, r8, lsr #9
    c854:	ldrdeq	pc, [r1], -r8
    c858:	strdeq	pc, [r1], -sl
    c85c:	strdeq	pc, [r1], -r0
    c860:	andeq	r0, r0, r0, ror r3
    c864:	strdeq	pc, [r1], -sl
    c868:	andeq	pc, r1, r8, lsr #26
    c86c:	muleq	r0, r4, r5
    c870:	andeq	pc, r1, r2, lsl sp	; <UNPREDICTABLE>
    c874:	andeq	pc, r1, ip, lsr sp	; <UNPREDICTABLE>
    c878:	andeq	r0, r0, r0, lsl r3
    c87c:	andeq	pc, r1, r8, lsr #26
    c880:	andeq	pc, r1, r2, asr sp	; <UNPREDICTABLE>
    c884:	andeq	r0, r0, r8, lsl #12
    c888:	andeq	pc, r1, r2, asr #26
    c88c:	andeq	pc, r1, r8, ror sp	; <UNPREDICTABLE>
    c890:	andeq	r0, r0, r8, lsr #10
    c894:	andeq	pc, r1, ip, ror #26
    c898:	andeq	pc, r1, lr, lsl #27
    c89c:	andeq	r0, r0, r8, ror #9
    c8a0:	andeq	pc, r1, lr, ror sp	; <UNPREDICTABLE>
    c8a4:	muleq	r1, ip, sp
    c8a8:	strdeq	r0, [r0], -r8
    c8ac:	andeq	pc, r1, r8, lsl #27
    c8b0:	andeq	pc, r1, r2, lsr #27
    c8b4:	andeq	r0, r0, r8, lsl #8
    c8b8:	muleq	r1, r2, sp
    c8bc:			; <UNDEFINED> instruction: 0x0001fdbc
    c8c0:	andeq	r6, r3, ip, asr #10
    c8c4:	andeq	r0, r0, r8, ror r5
    c8c8:	muleq	r0, ip, r4
    c8cc:	andeq	r0, r0, r0, lsr r4
    c8d0:	strdeq	pc, [r1], -ip
    c8d4:	andeq	r6, r3, r2, lsl r5
    c8d8:	andeq	pc, r1, r8, lsl #28
    c8dc:	andeq	pc, r1, r0, asr #2
    c8e0:	strdeq	pc, [r1], -sl
    c8e4:			; <UNDEFINED> instruction: 0xfffff135
    c8e8:	andeq	pc, r1, ip, ror #27
    c8ec:	andeq	pc, r1, sl, lsl #28
    c8f0:			; <UNDEFINED> instruction: 0xfffff12f
    c8f4:	strdeq	pc, [r1], -ip
    c8f8:	andeq	pc, r1, r6, lsl lr	; <UNPREDICTABLE>
    c8fc:			; <UNDEFINED> instruction: 0xfffff115
    c900:	muleq	r3, r2, r4
    c904:	andeq	pc, r1, r4, lsl #29
    c908:	andeq	pc, r1, r2, lsr #29
    c90c:			; <UNDEFINED> instruction: 0xfffff0fd
    c910:	andeq	pc, r1, r0, lsr #16
    c914:	andeq	pc, r1, lr, lsr #16
    c918:	andeq	pc, r1, lr, lsl r8	; <UNPREDICTABLE>
    c91c:	andeq	pc, r1, r4, lsr r8	; <UNPREDICTABLE>
    c920:			; <UNDEFINED> instruction: 0x000004b4
    c924:	ldrdeq	pc, [r1], -lr
    c928:	andeq	pc, r1, r0, lsl #30
    c92c:	andeq	r0, r0, r0, ror #6
    c930:	andeq	pc, r1, lr, ror #29
    c934:	andeq	pc, r1, ip, lsl #30
    c938:	strdeq	pc, [r1], -lr
    c93c:	andeq	pc, r1, r4, lsl pc	; <UNPREDICTABLE>
    c940:	andeq	pc, r1, r8, lsl #30
    c944:	andeq	pc, r1, lr, lsl pc	; <UNPREDICTABLE>
    c948:	andeq	pc, r1, r6, lsl pc	; <UNPREDICTABLE>
    c94c:	andeq	pc, r1, r4, lsr pc	; <UNPREDICTABLE>
    c950:	andeq	pc, r1, r4, lsr #30
    c954:	andeq	pc, r1, r2, asr #30
    c958:	andeq	pc, r1, r6, lsr pc	; <UNPREDICTABLE>
    c95c:	andeq	pc, r1, r4, asr pc	; <UNPREDICTABLE>
    c960:			; <UNDEFINED> instruction: 0xffffeff3
    c964:	andeq	pc, r1, ip, asr #30
    c968:	andeq	pc, r1, r4, ror #30
    c96c:	andeq	pc, r1, sl, asr pc	; <UNPREDICTABLE>
    c970:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
    c974:	andeq	pc, r1, lr, ror #30
    c978:	andeq	pc, r1, r4, lsr #16
    c97c:	andeq	pc, r1, r8, asr #30
    c980:	andeq	pc, r1, r6, lsr pc	; <UNPREDICTABLE>
    c984:	andeq	pc, r1, r4, lsr #30
    c988:	andeq	pc, r1, lr, lsl #30
    c98c:	andeq	pc, r1, sl, asr #31
    c990:	andeq	pc, r1, r6, ror #29
    c994:	andeq	pc, r1, lr, asr r7	; <UNPREDICTABLE>
    c998:	andeq	pc, r1, r6, asr #29
    c99c:			; <UNDEFINED> instruction: 0x0001feb4
    c9a0:	andeq	r6, r3, r4, asr #4
    c9a4:	muleq	r1, r6, lr
    c9a8:	andeq	pc, r1, r6, lsl #29
    c9ac:	strdeq	lr, [r1], -r8
    c9b0:	strdeq	r6, [r3], -r6	; <UNPREDICTABLE>
    c9b4:	andeq	pc, r1, r4, asr lr	; <UNPREDICTABLE>
    c9b8:	andeq	pc, r1, lr, lsr lr	; <UNPREDICTABLE>
    c9bc:	andeq	pc, r1, r4, lsr lr	; <UNPREDICTABLE>
    c9c0:	andeq	pc, r1, r6, lsr #28
    c9c4:	andeq	pc, r1, r6, lsl lr	; <UNPREDICTABLE>
    c9c8:	andeq	pc, r1, r4, lsl #28
    c9cc:	strdeq	pc, [r1], -r4
    c9d0:	andeq	pc, r1, r4, ror #27
    c9d4:	ldrdeq	pc, [r1], -r4
    c9d8:	andeq	pc, r1, r6, asr #27
    c9dc:			; <UNDEFINED> instruction: 0x0001fdb2
    c9e0:	andeq	pc, r1, r8, lsr #27
    c9e4:	muleq	r1, sl, sp
    c9e8:	andeq	pc, r1, r8, lsl #27
    c9ec:	andeq	pc, r1, sl, ror sp	; <UNPREDICTABLE>
    c9f0:	andeq	pc, r1, r6, ror #26
    c9f4:	andeq	pc, r1, r4, ror #25
    c9f8:	ldrdeq	pc, [r1], -r2
    c9fc:	andeq	pc, r1, ip, lsr #26
    ca00:	andeq	pc, r1, lr, lsl sp	; <UNPREDICTABLE>
    ca04:	andeq	pc, r1, sl, lsl #26
    ca08:	strdeq	pc, [r1], -ip
    ca0c:	andeq	pc, r1, r8, ror #25
    ca10:	andne	pc, r1, r0, asr #4
    ca14:			; <UNDEFINED> instruction: 0xf7fe9400
    ca18:			; <UNDEFINED> instruction: 0xf8dffe2b
    ca1c:	blls	853fa4 <wprintw@plt+0x850b4c>
    ca20:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    ca24:	andpl	pc, r1, r0, asr #4
    ca28:			; <UNDEFINED> instruction: 0xf7fe9400
    ca2c:			; <UNDEFINED> instruction: 0xf8dffe21
    ca30:	blls	8d3f78 <wprintw@plt+0x8d0b20>
    ca34:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    ca38:	andpl	pc, r1, r0, asr #4
    ca3c:			; <UNDEFINED> instruction: 0xf7fe9400
    ca40:			; <UNDEFINED> instruction: 0xf8dffe17
    ca44:	blls	953f4c <wprintw@plt+0x950af4>
    ca48:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    ca4c:	strls	r2, [r0], #-1
    ca50:	mcr2	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    ca54:			; <UNDEFINED> instruction: 0xf8df9e33
    ca58:			; <UNDEFINED> instruction: 0x46221d30
    ca5c:	strls	r2, [r0], #-1
    ca60:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    ca64:	mcr2	7, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    ca68:	stcne	8, cr15, [r0, #-892]!	; 0xfffffc84
    ca6c:			; <UNDEFINED> instruction: 0x46224633
    ca70:	andcs	r4, r1, r9, ror r4
    ca74:			; <UNDEFINED> instruction: 0xf7fe9400
    ca78:			; <UNDEFINED> instruction: 0xf8dffdfb
    ca7c:			; <UNDEFINED> instruction: 0x46331d14
    ca80:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    ca84:	strls	r2, [r0], #-1
    ca88:	ldc2l	7, cr15, [r2, #1016]!	; 0x3f8
    ca8c:			; <UNDEFINED> instruction: 0xf8df9e1d
    ca90:	strtmi	r1, [r2], -r4, lsl #26
    ca94:	strls	r2, [r0], #-1
    ca98:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    ca9c:	stc2l	7, cr15, [r8, #1016]!	; 0x3f8
    caa0:	ldclne	8, cr15, [r4], #892	; 0x37c
    caa4:			; <UNDEFINED> instruction: 0x46224633
    caa8:	andcs	r4, r1, r9, ror r4
    caac:			; <UNDEFINED> instruction: 0xf7fe9400
    cab0:			; <UNDEFINED> instruction: 0xf8dffddf
    cab4:	strbmi	r1, [r3], -r8, ror #25
    cab8:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    cabc:	strls	r2, [r0], #-1
    cac0:	ldc2l	7, cr15, [r6, #1016]	; 0x3f8
    cac4:	ldclne	8, cr15, [r8], {223}	; 0xdf
    cac8:	vmax.s8	q10, q0, <illegal reg q1.5>
    cacc:	ldrbtmi	r4, [r9], #-753	; 0xfffffd0f
    cad0:	strls	r2, [r0], #-1
    cad4:	stc2l	7, cr15, [ip, #1016]	; 0x3f8
    cad8:	stclne	8, cr15, [r8], {223}	; 0xdf
    cadc:			; <UNDEFINED> instruction: 0x4622463b
    cae0:	andcs	r4, r1, r9, ror r4
    cae4:			; <UNDEFINED> instruction: 0xf7fe9400
    cae8:			; <UNDEFINED> instruction: 0xf8dffdc3
    caec:			; <UNDEFINED> instruction: 0x463b1cbc
    caf0:	subsmi	pc, pc, #64, 4
    caf4:	andcs	r4, r1, r9, ror r4
    caf8:			; <UNDEFINED> instruction: 0xf7fe9400
    cafc:			; <UNDEFINED> instruction: 0xf8dffdb9
    cb00:	blls	c13db8 <wprintw@plt+0xc10960>
    cb04:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    cb08:	strls	r2, [r0], #-1
    cb0c:	ldc2	7, cr15, [r0, #1016]!	; 0x3f8
    cb10:	ldcne	8, cr15, [ip], {223}	; 0xdf
    cb14:	strtmi	r9, [r2], -r8, lsr #22
    cb18:	andcs	r4, r1, r9, ror r4
    cb1c:			; <UNDEFINED> instruction: 0xf7fe9400
    cb20:			; <UNDEFINED> instruction: 0xf8dffda7
    cb24:	blls	913d6c <wprintw@plt+0x910914>
    cb28:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    cb2c:	strls	r2, [r0], #-1
    cb30:	ldc2	7, cr15, [lr, #1016]	; 0x3f8
    cb34:	stcne	8, cr15, [r0], {223}	; 0xdf
    cb38:	strtmi	r9, [r2], -fp, lsr #22
    cb3c:	andcs	r4, r1, r9, ror r4
    cb40:			; <UNDEFINED> instruction: 0xf7fe9400
    cb44:			; <UNDEFINED> instruction: 0xf8dffd95
    cb48:	blls	993d20 <wprintw@plt+0x9908c8>
    cb4c:	andsmi	pc, sp, #64, 4
    cb50:	andcs	r4, r1, r9, ror r4
    cb54:			; <UNDEFINED> instruction: 0xf7fe9400
    cb58:			; <UNDEFINED> instruction: 0xf8dffd8b
    cb5c:	blls	c53cf4 <wprintw@plt+0xc5089c>
    cb60:	andmi	pc, sp, #64, 4
    cb64:	andcs	r4, r1, r9, ror r4
    cb68:			; <UNDEFINED> instruction: 0xf7fe9400
    cb6c:			; <UNDEFINED> instruction: 0xf8dffd81
    cb70:	blls	bd3cc8 <wprintw@plt+0xbd0870>
    cb74:	eormi	pc, sp, #64, 4
    cb78:	andcs	r4, r1, r9, ror r4
    cb7c:			; <UNDEFINED> instruction: 0xf7fe9400
    cb80:			; <UNDEFINED> instruction: 0xf8dffd77
    cb84:	blls	813c9c <wprintw@plt+0x810844>
    cb88:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    cb8c:	strls	r2, [r0], #-1
    cb90:	stc2l	7, cr15, [lr, #-1016]!	; 0xfffffc08
    cb94:	ldcne	8, cr15, [r4], #-892	; 0xfffffc84
    cb98:	strtmi	r9, [r2], -ip, lsr #22
    cb9c:	andcs	r4, r1, r9, ror r4
    cba0:			; <UNDEFINED> instruction: 0xf7fe9400
    cba4:			; <UNDEFINED> instruction: 0xf8ddfd65
    cba8:			; <UNDEFINED> instruction: 0xf8df8024
    cbac:	strtmi	r1, [r2], -r4, lsr #24
    cbb0:	rscsvs	pc, pc, sp, asr #12
    cbb4:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    cbb8:			; <UNDEFINED> instruction: 0xf7fe4643
    cbbc:	svcls	0x000afd59
    cbc0:	ldcne	8, cr15, [r0], {223}	; 0xdf
    cbc4:			; <UNDEFINED> instruction: 0xf64d4622
    cbc8:	strls	r6, [r0], #-255	; 0xffffff01
    cbcc:			; <UNDEFINED> instruction: 0x463b4479
    cbd0:	stc2l	7, cr15, [lr, #-1016]	; 0xfffffc08
    cbd4:			; <UNDEFINED> instruction: 0xf814f7f9
    cbd8:	stmdacs	r0, {r1, r2, r9, sl, lr}
    cbdc:	ldrbthi	pc, [r7], #-0	; <UNPREDICTABLE>
    cbe0:	blne	ffd4af64 <wprintw@plt+0xffd47b0c>
    cbe4:	vst1.16	{d20-d22}, [pc], r3
    cbe8:			; <UNDEFINED> instruction: 0xf64d7282
    cbec:	ldrbtmi	r7, [r9], #-255	; 0xffffff01
    cbf0:			; <UNDEFINED> instruction: 0xf7fe9400
    cbf4:			; <UNDEFINED> instruction: 0xf8dffd3d
    cbf8:	ldrtmi	r1, [fp], -r4, ror #23
    cbfc:	andne	pc, r5, #64, 4
    cc00:			; <UNDEFINED> instruction: 0xf64d4479
    cc04:	strls	r7, [r0], #-255	; 0xffffff01
    cc08:	ldc2	7, cr15, [r2, #-1016]!	; 0xfffffc08
    cc0c:	blne	ff44af90 <wprintw@plt+0xff447b38>
    cc10:	vqdmulh.s<illegal width 8>	d25, d0, d5
    cc14:	ldrbtmi	r4, [r9], #-513	; 0xfffffdff
    cc18:	rscsvs	pc, pc, sp, asr #12
    cc1c:			; <UNDEFINED> instruction: 0xf7fe9400
    cc20:			; <UNDEFINED> instruction: 0xf8dffd27
    cc24:	blls	193b2c <wprintw@plt+0x1906d4>
    cc28:	andmi	pc, r2, #64, 4
    cc2c:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    cc30:	rscsvs	pc, pc, sp, asr #12
    cc34:	ldc2	7, cr15, [ip, #-1016]	; 0xfffffc08
    cc38:	blcc	feb4afbc <wprintw@plt+0xfeb47b64>
    cc3c:			; <UNDEFINED> instruction: 0xf893447b
    cc40:	stccs	0, cr4, [r0], {36}	; 0x24
    cc44:	ldrbhi	pc, [pc, -r0]!	; <UNPREDICTABLE>
    cc48:	blne	fe84afcc <wprintw@plt+0xfe847b74>
    cc4c:	blls	155c54 <wprintw@plt+0x1527fc>
    cc50:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    cc54:	rscscs	pc, pc, sp, asr #12
    cc58:			; <UNDEFINED> instruction: 0xf7fe9400
    cc5c:			; <UNDEFINED> instruction: 0xf8dffd09
    cc60:	blls	193aa8 <wprintw@plt+0x190650>
    cc64:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    cc68:	rscscs	pc, pc, sp, asr #12
    cc6c:			; <UNDEFINED> instruction: 0xf7fe9400
    cc70:	mcrls	12, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    cc74:	blne	1f4aff8 <wprintw@plt+0x1f47ba0>
    cc78:			; <UNDEFINED> instruction: 0xf64d4622
    cc7c:	strls	r2, [r0], #-255	; 0xffffff01
    cc80:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    cc84:	ldc2l	7, cr15, [r4], #1016	; 0x3f8
    cc88:	blne	1b4b00c <wprintw@plt+0x1b47bb4>
    cc8c:	vst1.8	{d20-d22}, [pc :256], r3
    cc90:	ldrbtmi	r7, [r9], #-643	; 0xfffffd7d
    cc94:	rscscs	pc, pc, sp, asr #12
    cc98:			; <UNDEFINED> instruction: 0xf7fe9400
    cc9c:	cdpls	12, 2, cr15, cr10, cr9, {7}
    cca0:	blne	164b024 <wprintw@plt+0x1647bcc>
    cca4:			; <UNDEFINED> instruction: 0xf64d4622
    cca8:	strls	r2, [r0], #-255	; 0xffffff01
    ccac:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    ccb0:	ldc2l	7, cr15, [lr], {254}	; 0xfe
    ccb4:	blne	124b038 <wprintw@plt+0x1247be0>
    ccb8:	vst1.8	{d20-d22}, [pc :256], r3
    ccbc:	ldrbtmi	r7, [r9], #-692	; 0xfffffd4c
    ccc0:	rscscs	pc, pc, sp, asr #12
    ccc4:			; <UNDEFINED> instruction: 0xf7fe9400
    ccc8:			; <UNDEFINED> instruction: 0xf8ddfcd3
    cccc:			; <UNDEFINED> instruction: 0xf8df8054
    ccd0:			; <UNDEFINED> instruction: 0x46221b34
    ccd4:	andpl	pc, r1, r0, asr #4
    ccd8:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    ccdc:			; <UNDEFINED> instruction: 0xf7fe4643
    cce0:	svcls	0x0016fcc7
    cce4:	blne	84b068 <wprintw@plt+0x847c10>
    cce8:	vmax.s8	d20, d0, d18
    ccec:	strls	r5, [r0], #-1
    ccf0:			; <UNDEFINED> instruction: 0x463b4479
    ccf4:	ldc2	7, cr15, [ip], #1016	; 0x3f8
    ccf8:			; <UNDEFINED> instruction: 0xff82f7f8
    ccfc:	stmdacs	r0, {r1, r2, r9, sl, lr}
    cd00:	ldrbthi	pc, [sp], #-0	; <UNPREDICTABLE>
    cd04:	blne	14b088 <wprintw@plt+0x147c30>
    cd08:	vmax.s8	q10, q0, <illegal reg q1.5>
    cd0c:	vhsub.s8	d17, d0, d3
    cd10:	ldrbtmi	r5, [r9], #-1
    cd14:			; <UNDEFINED> instruction: 0xf7fe9400
    cd18:			; <UNDEFINED> instruction: 0xf8dffcab
    cd1c:			; <UNDEFINED> instruction: 0x463b1af4
    cd20:	addvc	pc, r1, #1325400064	; 0x4f000000
    cd24:	vqshl.s8	q10, <illegal reg q12.5>, q0
    cd28:	strls	r5, [r0], #-1
    cd2c:	stc2	7, cr15, [r0], #1016	; 0x3f8
    cd30:	bne	ff84b0b4 <wprintw@plt+0xff847c5c>
    cd34:	vqdmulh.s<illegal width 8>	d25, d0, d4
    cd38:	ldrbtmi	r4, [r9], #-515	; 0xfffffdfd
    cd3c:	andmi	pc, r1, r4, asr #4
    cd40:			; <UNDEFINED> instruction: 0xf7fe9400
    cd44:			; <UNDEFINED> instruction: 0xf8dffc95
    cd48:	blls	d3890 <wprintw@plt+0xd0438>
    cd4c:	andmi	pc, r4, #64, 4
    cd50:	vqshl.s8	q10, <illegal reg q12.5>, q2
    cd54:	strls	r4, [r0], #-1
    cd58:	stc2	7, cr15, [sl], {254}	; 0xfe
    cd5c:	bne	fef4b0e0 <wprintw@plt+0xfef47c88>
    cd60:	blls	115d68 <wprintw@plt+0x112910>
    cd64:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    cd68:	strls	r2, [r0], #-1
    cd6c:	stc2	7, cr15, [r0], {254}	; 0xfe
    cd70:	bne	feb4b0f4 <wprintw@plt+0xfeb47c9c>
    cd74:	strtmi	r9, [r2], -r3, lsl #22
    cd78:	andcs	r4, r1, r9, ror r4
    cd7c:			; <UNDEFINED> instruction: 0xf7fe9400
    cd80:	mcrls	12, 0, pc, cr12, cr7, {3}	; <UNPREDICTABLE>
    cd84:	bne	fe74b108 <wprintw@plt+0xfe747cb0>
    cd88:	andcs	r4, r1, r2, lsr #12
    cd8c:	ldrtmi	r9, [r3], -r0, lsl #8
    cd90:			; <UNDEFINED> instruction: 0xf7fe4479
    cd94:			; <UNDEFINED> instruction: 0xf8dffc6d
    cd98:			; <UNDEFINED> instruction: 0x46331a90
    cd9c:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    cda0:	strls	r2, [r0], #-1
    cda4:	stc2l	7, cr15, [r4], #-1016	; 0xfffffc08
    cda8:			; <UNDEFINED> instruction: 0xf8df9e10
    cdac:	strtmi	r1, [r2], -r0, lsl #21
    cdb0:	strls	r2, [r0], #-1
    cdb4:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    cdb8:	mrrc2	7, 15, pc, sl, cr14	; <UNPREDICTABLE>
    cdbc:	bne	1c4b140 <wprintw@plt+0x1c47ce8>
    cdc0:			; <UNDEFINED> instruction: 0x46224633
    cdc4:	andcs	r4, r1, r9, ror r4
    cdc8:			; <UNDEFINED> instruction: 0xf7fe9400
    cdcc:			; <UNDEFINED> instruction: 0xf7f8fc51
    cdd0:			; <UNDEFINED> instruction: 0x4606ff17
    cdd4:			; <UNDEFINED> instruction: 0xf0002800
    cdd8:			; <UNDEFINED> instruction: 0xf8df83fd
    cddc:	vpmin.s8	<illegal reg q8.5>, q0, q4
    cde0:	blls	35d674 <wprintw@plt+0x35a21c>
    cde4:	andne	pc, r1, r0, asr #4
    cde8:	strls	r4, [r0], #-1145	; 0xfffffb87
    cdec:	mcrr2	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    cdf0:	bne	114b174 <wprintw@plt+0x1147d1c>
    cdf4:	vpadd.i8	d25, d0, d2
    cdf8:	ldrbtmi	r4, [r9], #-548	; 0xfffffddc
    cdfc:	andne	pc, r1, r0, asr #4
    ce00:			; <UNDEFINED> instruction: 0xf7fe9400
    ce04:	stcls	12, cr15, [sp], {53}	; 0x35
    ce08:			; <UNDEFINED> instruction: 0xf8df2600
    ce0c:			; <UNDEFINED> instruction: 0x46321a30
    ce10:	andne	pc, r1, r0, asr #4
    ce14:	strtmi	r9, [r3], -r0, lsl #12
    ce18:			; <UNDEFINED> instruction: 0xf7fe4479
    ce1c:			; <UNDEFINED> instruction: 0xf8dffc29
    ce20:	strtmi	r1, [r3], -r0, lsr #20
    ce24:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    ce28:	andne	pc, r1, r0, asr #4
    ce2c:			; <UNDEFINED> instruction: 0xf7fe9600
    ce30:	ldcls	12, cr15, [r2], {31}
    ce34:	bne	34b1b8 <wprintw@plt+0x347d60>
    ce38:	vmin.s8	d20, d0, d18
    ce3c:	strls	r1, [r0], -r1
    ce40:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
    ce44:	ldc2	7, cr15, [r4], {254}	; 0xfe
    ce48:	ldmibne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    ce4c:	ldrtmi	r4, [r2], -r3, lsr #12
    ce50:	vqshl.s8	q10, <illegal reg q12.5>, q0
    ce54:	strls	r1, [r0], -r1
    ce58:	stc2	7, cr15, [sl], {254}	; 0xfe
    ce5c:			; <UNDEFINED> instruction: 0xf8df9c1a
    ce60:	ldrtmi	r1, [r2], -ip, ror #19
    ce64:	strls	r2, [r0], -r1
    ce68:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
    ce6c:	stc2	7, cr15, [r0], {254}	; 0xfe
    ce70:	ldmibne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    ce74:	ldrtmi	r4, [r2], -r3, lsr #12
    ce78:	andcs	r4, r1, r9, ror r4
    ce7c:			; <UNDEFINED> instruction: 0xf7fe9600
    ce80:			; <UNDEFINED> instruction: 0x9c1cfbf7
    ce84:	stmibne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    ce88:	andcs	r4, r1, r2, lsr r6
    ce8c:	strtmi	r9, [r3], -r0, lsl #12
    ce90:			; <UNDEFINED> instruction: 0xf7fe4479
    ce94:			; <UNDEFINED> instruction: 0xf8dffbed
    ce98:	strtmi	r1, [r3], -r0, asr #19
    ce9c:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    cea0:	strls	r2, [r0], -r1
    cea4:	blx	ff94aea6 <wprintw@plt+0xff947a4e>
    cea8:	ldmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    ceac:	ldrtmi	r9, [r2], -r9, lsr #22
    ceb0:			; <UNDEFINED> instruction: 0xf64d4479
    ceb4:			; <UNDEFINED> instruction: 0x960020ff
    ceb8:	blx	ff6caeba <wprintw@plt+0xff6c7a62>
    cebc:	stmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    cec0:			; <UNDEFINED> instruction: 0x46329b1f
    cec4:	andcs	r4, r1, r9, ror r4
    cec8:	ldmibmi	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    cecc:			; <UNDEFINED> instruction: 0xf7fe9600
    ced0:			; <UNDEFINED> instruction: 0xf8dffbcf
    ced4:	ldrbtmi	r1, [ip], #-2452	; 0xfffff66c
    ced8:	ldrtmi	r9, [r2], -sp, lsr #22
    cedc:	andcs	r4, r1, r9, ror r4
    cee0:			; <UNDEFINED> instruction: 0xf7fe9600
    cee4:	stmdbvs	r3!, {r0, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    cee8:	addeq	pc, r0, #19
    ceec:	ldrhi	pc, [r7], #-0
    cef0:	andne	pc, r0, #318767104	; 0x13000000
    cef4:	msrhi	SPSR_xc, #64	; 0x40
    cef8:	ldmdbne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    cefc:	andpl	pc, r1, r0, asr #4
    cf00:	ldrbtmi	r9, [r9], #-2823	; 0xfffff4f9
    cf04:			; <UNDEFINED> instruction: 0xf7fe9200
    cf08:			; <UNDEFINED> instruction: 0xf8dffbb3
    cf0c:	strcs	r1, [r0], #-2404	; 0xfffff69c
    cf10:	stmdblt	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    cf14:	blls	c9e7a4 <wprintw@plt+0xc9b34c>
    cf18:	andcs	r4, r1, r9, ror r4
    cf1c:	ldmdbvs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    cf20:	ldrbtmi	r9, [fp], #1024	; 0x400
    cf24:	blx	fe94af26 <wprintw@plt+0xfe947ace>
    cf28:	ldmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    cf2c:			; <UNDEFINED> instruction: 0x4622447e
    cf30:			; <UNDEFINED> instruction: 0x465b4479
    cf34:	andcs	r2, r1, r3, lsl #14
    cf38:			; <UNDEFINED> instruction: 0xf04f9700
    cf3c:			; <UNDEFINED> instruction: 0xf7fe0820
    cf40:			; <UNDEFINED> instruction: 0x4631fb97
    cf44:			; <UNDEFINED> instruction: 0x4622465b
    cf48:	andls	r2, r0, r2
    cf4c:	strcs	r2, [r7, -r1]!
    cf50:	blx	fe3caf52 <wprintw@plt+0xfe3c7afa>
    cf54:	stmdbne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    cf58:			; <UNDEFINED> instruction: 0x4622465b
    cf5c:	andcs	r4, r1, r9, ror r4
    cf60:	andhi	pc, r0, sp, asr #17
    cf64:	blx	fe14af66 <wprintw@plt+0xfe147b0e>
    cf68:	ldmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    cf6c:			; <UNDEFINED> instruction: 0x4622465b
    cf70:	andcs	r4, r1, r9, ror r4
    cf74:	andhi	pc, r0, sp, asr #17
    cf78:	stmdaeq	r6, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cf7c:	blx	1e4af7e <wprintw@plt+0x1e47b26>
    cf80:	stmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    cf84:			; <UNDEFINED> instruction: 0x4622465b
    cf88:	andcs	r4, r1, r9, ror r4
    cf8c:			; <UNDEFINED> instruction: 0xf7fe9700
    cf90:			; <UNDEFINED> instruction: 0xf8dffb6f
    cf94:			; <UNDEFINED> instruction: 0x465b18f8
    cf98:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    cf9c:	strls	r2, [r0, -r1]
    cfa0:			; <UNDEFINED> instruction: 0xf7fe2719
    cfa4:			; <UNDEFINED> instruction: 0xf8dffb65
    cfa8:	ldrbmi	r1, [fp], -r8, ror #17
    cfac:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    cfb0:	strls	r2, [r0, -r1]
    cfb4:			; <UNDEFINED> instruction: 0xf7fe2714
    cfb8:			; <UNDEFINED> instruction: 0xf8dffb5b
    cfbc:			; <UNDEFINED> instruction: 0x465b18d8
    cfc0:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    cfc4:	strls	r2, [r0, -r1]
    cfc8:			; <UNDEFINED> instruction: 0xf7fe2718
    cfcc:			; <UNDEFINED> instruction: 0xf8dffb51
    cfd0:	ldrbmi	r1, [fp], -r8, asr #17
    cfd4:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    cfd8:	strls	r2, [r0, -r1]
    cfdc:			; <UNDEFINED> instruction: 0xf7fe270b
    cfe0:			; <UNDEFINED> instruction: 0xf8dffb47
    cfe4:			; <UNDEFINED> instruction: 0x465b18b8
    cfe8:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    cfec:			; <UNDEFINED> instruction: 0xf8cd2001
    cff0:			; <UNDEFINED> instruction: 0xf7fe8000
    cff4:			; <UNDEFINED> instruction: 0xf8dffb3d
    cff8:	ldrbmi	r1, [fp], -r8, lsr #17
    cffc:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    d000:	strls	r2, [r0, -r1]
    d004:			; <UNDEFINED> instruction: 0xf7fe272c
    d008:			; <UNDEFINED> instruction: 0xf8dffb33
    d00c:			; <UNDEFINED> instruction: 0x465b1898
    d010:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    d014:	strls	r2, [r0, -r1]
    d018:			; <UNDEFINED> instruction: 0xf7fe271b
    d01c:			; <UNDEFINED> instruction: 0xf8dffb29
    d020:	ldrbmi	r1, [fp], -r8, lsl #17
    d024:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    d028:	strls	r2, [r0, -r1]
    d02c:			; <UNDEFINED> instruction: 0xf7fe2708
    d030:			; <UNDEFINED> instruction: 0xf8dffb1f
    d034:			; <UNDEFINED> instruction: 0x465b1878
    d038:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    d03c:	strls	r2, [r0, -r1]
    d040:			; <UNDEFINED> instruction: 0xf7fe2704
    d044:			; <UNDEFINED> instruction: 0xf8dffb15
    d048:	ldrbmi	r1, [fp], -r8, ror #16
    d04c:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    d050:	strls	r2, [r0, -r1]
    d054:	blx	34b056 <wprintw@plt+0x347bfe>
    d058:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    d05c:	ldmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    d060:	ldrbtmi	r4, [fp], #-1570	; 0xfffff9de
    d064:	rscscs	pc, lr, pc, asr #12
    d068:	strls	r4, [r0], #-1145	; 0xfffffb87
    d06c:	blx	4b06e <wprintw@plt+0x47c16>
    d070:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    d074:			; <UNDEFINED> instruction: 0x46404631
    d078:			; <UNDEFINED> instruction: 0x4622447b
    d07c:			; <UNDEFINED> instruction: 0xf7fe9400
    d080:			; <UNDEFINED> instruction: 0xf8dffaf7
    d084:			; <UNDEFINED> instruction: 0xf8df383c
    d088:			; <UNDEFINED> instruction: 0x4640183c
    d08c:			; <UNDEFINED> instruction: 0x4622447b
    d090:	strls	r4, [r0], #-1145	; 0xfffffb87
    d094:	blx	ffb4b094 <wprintw@plt+0xffb47c3c>
    d098:	stmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d09c:	stmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d0a0:	ldrbtmi	r4, [fp], #-1600	; 0xfffff9c0
    d0a4:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    d0a8:			; <UNDEFINED> instruction: 0xf7fe9400
    d0ac:			; <UNDEFINED> instruction: 0xf8dffae1
    d0b0:			; <UNDEFINED> instruction: 0xf8df3820
    d0b4:	strbmi	r1, [r0], -r0, lsr #16
    d0b8:			; <UNDEFINED> instruction: 0x4622447b
    d0bc:	strls	r4, [r0], #-1145	; 0xfffffb87
    d0c0:	blx	ff5cb0c0 <wprintw@plt+0xff5c7c68>
    d0c4:	ldmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d0c8:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d0cc:	ldrbtmi	r4, [fp], #-1570	; 0xfffff9de
    d0d0:	ldrbtmi	r2, [r9], #-18	; 0xffffffee
    d0d4:			; <UNDEFINED> instruction: 0xf7fe9400
    d0d8:			; <UNDEFINED> instruction: 0xf8ddfacb
    d0dc:			; <UNDEFINED> instruction: 0xf8df8060
    d0e0:	strtmi	r1, [r2], -r0, lsl #16
    d0e4:	addeq	pc, lr, r8, asr #12
    d0e8:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    d0ec:			; <UNDEFINED> instruction: 0xf7fe4643
    d0f0:	svcls	0x0017fabf
    d0f4:	ubfxne	pc, pc, #17, #13
    d0f8:			; <UNDEFINED> instruction: 0xf6484622
    d0fc:	strls	r0, [r0], #-142	; 0xffffff72
    d100:			; <UNDEFINED> instruction: 0x463b4479
    d104:	blx	fed4b104 <wprintw@plt+0xfed47cac>
    d108:	ldc2l	7, cr15, [sl, #-992]!	; 0xfffffc20
    d10c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    d110:	eorshi	pc, lr, #0
    d114:			; <UNDEFINED> instruction: 0x17d0f8df
    d118:	vmax.s8	q10, q0, <illegal reg q1.5>
    d11c:			; <UNDEFINED> instruction: 0xf6481203
    d120:	ldrbtmi	r0, [r9], #-142	; 0xffffff72
    d124:			; <UNDEFINED> instruction: 0xf7fe9400
    d128:			; <UNDEFINED> instruction: 0xf8dffaa3
    d12c:	ldrtmi	r1, [fp], -r0, asr #15
    d130:	addvc	pc, r1, #1325400064	; 0x4f000000
    d134:			; <UNDEFINED> instruction: 0xf6484479
    d138:	strls	r0, [r0], #-142	; 0xffffff72
    d13c:	blx	fe64b13c <wprintw@plt+0xfe647ce4>
    d140:	sbfxne	pc, pc, #17, #13
    d144:	blls	31614c <wprintw@plt+0x312cf4>
    d148:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    d14c:			; <UNDEFINED> instruction: 0xf8df2010
    d150:	strls	r7, [r0], #-1956	; 0xfffff85c
    d154:	blx	fe34b154 <wprintw@plt+0xfe347cfc>
    d158:			; <UNDEFINED> instruction: 0x679cf8df
    d15c:			; <UNDEFINED> instruction: 0x179cf8df
    d160:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
    d164:	ldrbtmi	r9, [r9], #-2832	; 0xfffff4f0
    d168:	andscs	r4, r0, r2, lsr #12
    d16c:			; <UNDEFINED> instruction: 0xf7fe9400
    d170:	mrc	10, 0, APSR_nzcv, cr8, cr15, {3}
    d174:			; <UNDEFINED> instruction: 0x46223a90
    d178:	andscs	r4, r0, r9, lsr r6
    d17c:			; <UNDEFINED> instruction: 0xf7fe9400
    d180:			; <UNDEFINED> instruction: 0x4631fa77
    d184:	bcc	fe4489f0 <wprintw@plt+0xfe445598>
    d188:	andscs	r4, r0, r2, lsr #12
    d18c:			; <UNDEFINED> instruction: 0xf7fe9400
    d190:	vnmla.f32	s30, s16, s31
    d194:			; <UNDEFINED> instruction: 0x46223a90
    d198:	andcs	r4, r2, r9, lsr r6
    d19c:			; <UNDEFINED> instruction: 0xf7fe9400
    d1a0:	ldrtmi	pc, [r1], -r7, ror #20	; <UNPREDICTABLE>
    d1a4:	bcc	fe448a10 <wprintw@plt+0xfe4455b8>
    d1a8:	andcs	r4, r2, r2, lsr #12
    d1ac:			; <UNDEFINED> instruction: 0xf7fe9400
    d1b0:			; <UNDEFINED> instruction: 0x4639fa5f
    d1b4:	strbmi	r4, [fp], -r2, lsr #12
    d1b8:	andvs	pc, r0, pc, asr #8
    d1bc:			; <UNDEFINED> instruction: 0xf7fe9400
    d1c0:			; <UNDEFINED> instruction: 0x4631fa57
    d1c4:	strtmi	r4, [fp], -r2, lsr #12
    d1c8:	andvs	pc, r0, pc, asr #8
    d1cc:			; <UNDEFINED> instruction: 0xf7fe9400
    d1d0:			; <UNDEFINED> instruction: 0xf8dffa4f
    d1d4:	strtmi	r1, [r2], -ip, lsr #14
    d1d8:	ldrbtmi	r4, [r9], #-1611	; 0xfffff9b5
    d1dc:	subvs	pc, r0, pc, asr #8
    d1e0:			; <UNDEFINED> instruction: 0xf7fe9400
    d1e4:			; <UNDEFINED> instruction: 0xf8dffa45
    d1e8:			; <UNDEFINED> instruction: 0x4622171c
    d1ec:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
    d1f0:	subvs	pc, r0, pc, asr #8
    d1f4:			; <UNDEFINED> instruction: 0xf7fe9400
    d1f8:			; <UNDEFINED> instruction: 0xf8dffa3b
    d1fc:	strbmi	r1, [fp], -ip, lsl #14
    d200:	addvc	pc, r3, #1325400064	; 0x4f000000
    d204:	vst3.16	{d20-d22}, [pc :256], r9
    d208:	strls	r6, [r0], #-128	; 0xffffff80
    d20c:	blx	c4b20c <wprintw@plt+0xc47db4>
    d210:	usatne	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    d214:	vst1.8	{d20-d22}, [pc :128], fp
    d218:	ldrbtmi	r7, [r9], #-692	; 0xfffffd4c
    d21c:	addvs	pc, r0, pc, asr #8
    d220:			; <UNDEFINED> instruction: 0xf7fe9400
    d224:			; <UNDEFINED> instruction: 0xf8dffa25
    d228:	strbmi	r1, [fp], -r8, ror #13
    d22c:	andmi	pc, r5, #64, 4
    d230:	vst3.16	{d20-d22}, [pc :256], r9
    d234:	strls	r6, [r0], #-128	; 0xffffff80
    d238:	blx	6cb238 <wprintw@plt+0x6c7de0>
    d23c:			; <UNDEFINED> instruction: 0x16d4f8df
    d240:			; <UNDEFINED> instruction: 0x66d4f8df
    d244:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
    d248:	andmi	pc, r6, #64, 4
    d24c:	addvs	pc, r0, pc, asr #8
    d250:			; <UNDEFINED> instruction: 0xf7fe9400
    d254:	ldrbtmi	pc, [lr], #-2573	; 0xfffff5f3	; <UNPREDICTABLE>
    d258:			; <UNDEFINED> instruction: 0x16c0f8df
    d25c:	ldrtmi	r4, [r3], -r2, lsr #12
    d260:	addvs	pc, r0, pc, asr #8
    d264:	strls	r4, [r0], #-1145	; 0xfffffb87
    d268:			; <UNDEFINED> instruction: 0xf7fe9603
    d26c:			; <UNDEFINED> instruction: 0xf8dffa01
    d270:			; <UNDEFINED> instruction: 0x462216b0
    d274:			; <UNDEFINED> instruction: 0xf44f9b03
    d278:	ldrbtmi	r6, [r9], #-128	; 0xffffff80
    d27c:			; <UNDEFINED> instruction: 0xf7fe9400
    d280:			; <UNDEFINED> instruction: 0xf8dff9f7
    d284:	vst1.32	{d18-d20}, [pc :128], r0
    d288:	vsubw.s8	q11, q8, d0
    d28c:	ldrbtmi	r0, [sl], #-800	; 0xfffffce0
    d290:	andsmi	r6, r3, r2, asr r9
    d294:	svcvs	0x0080f5b3
    d298:	strbhi	pc, [sl], #-0	; <UNPREDICTABLE>
    d29c:	pkhtbcc	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    d2a0:			; <UNDEFINED> instruction: 0xf8df2400
    d2a4:	strtmi	r1, [r2], -r8, lsl #13
    d2a8:	eorcs	r4, r0, fp, ror r4
    d2ac:	strls	r4, [r0], #-1145	; 0xfffffb87
    d2b0:			; <UNDEFINED> instruction: 0xf9def7fe
    d2b4:			; <UNDEFINED> instruction: 0x3678f8df
    d2b8:			; <UNDEFINED> instruction: 0x1678f8df
    d2bc:	ldrbtmi	r4, [fp], #-1570	; 0xfffff9de
    d2c0:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    d2c4:			; <UNDEFINED> instruction: 0xf7fe2020
    d2c8:			; <UNDEFINED> instruction: 0xf8dff9d3
    d2cc:	ldrbtmi	r3, [fp], #-1644	; 0xfffff994
    d2d0:			; <UNDEFINED> instruction: 0xf014695c
    d2d4:			; <UNDEFINED> instruction: 0xf0001480
    d2d8:			; <UNDEFINED> instruction: 0xf8df81fd
    d2dc:	andcs	r4, r0, #96, 12	; 0x6000000
    d2e0:			; <UNDEFINED> instruction: 0x365cf8df
    d2e4:			; <UNDEFINED> instruction: 0xf8df2040
    d2e8:	ldrbtmi	r1, [ip], #-1628	; 0xfffff9a4
    d2ec:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    d2f0:			; <UNDEFINED> instruction: 0xf7fe4479
    d2f4:	stmdbvs	r2!, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    d2f8:	streq	pc, [r0, #-1042]	; 0xfffffbee
    d2fc:	bichi	pc, sl, r0
    d300:			; <UNDEFINED> instruction: 0x1644f8df
    d304:	cfmuls	mvf2, mvf9, mvf0
    d308:			; <UNDEFINED> instruction: 0x46223a10
    d30c:	vst3.16	{d20-d22}, [pc :256], r9
    d310:	strls	r6, [r0], #-160	; 0xffffff60
    d314:			; <UNDEFINED> instruction: 0xf9acf7fe
    d318:			; <UNDEFINED> instruction: 0x1630f8df
    d31c:	bcc	448b88 <wprintw@plt+0x445730>
    d320:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    d324:	addvs	pc, r0, pc, asr #8
    d328:			; <UNDEFINED> instruction: 0xf8df9400
    d32c:			; <UNDEFINED> instruction: 0xf7fe5624
    d330:			; <UNDEFINED> instruction: 0xf8dff99f
    d334:	strtmi	r1, [r2], -r0, lsr #12
    d338:	mrc	4, 0, r4, cr9, cr13, {3}
    d33c:	ldrbtmi	r3, [r9], #-2576	; 0xfffff5f0
    d340:	addvc	pc, r0, pc, asr #8
    d344:			; <UNDEFINED> instruction: 0xf7fe9400
    d348:	mrc	9, 0, APSR_nzcv, cr9, cr3, {4}
    d34c:			; <UNDEFINED> instruction: 0x46293a10
    d350:	andne	pc, r9, #64, 4
    d354:	addvc	pc, r0, pc, asr #8
    d358:			; <UNDEFINED> instruction: 0xf7fe9400
    d35c:			; <UNDEFINED> instruction: 0xf8dff989
    d360:	mrc	5, 0, r1, cr8, cr8, {7}
    d364:	vst1.32	{d19-d20}, [pc :64], r0
    d368:	ldrbtmi	r7, [r9], #-643	; 0xfffffd7d
    d36c:	addvc	pc, r0, pc, asr #8
    d370:			; <UNDEFINED> instruction: 0xf7fe9400
    d374:			; <UNDEFINED> instruction: 0xf8dff97d
    d378:	cdp	5, 1, cr1, cr9, cr4, {7}
    d37c:	vst1.32	{d19-d20}, [pc :64], r0
    d380:	ldrbtmi	r7, [r9], #-692	; 0xfffffd4c
    d384:	addvc	pc, r0, pc, asr #8
    d388:			; <UNDEFINED> instruction: 0xf7fe9400
    d38c:			; <UNDEFINED> instruction: 0xf8dff971
    d390:			; <UNDEFINED> instruction: 0xf8df35d0
    d394:			; <UNDEFINED> instruction: 0x462215d0
    d398:	vst3.16	{d20-d22}, [pc :256], fp
    d39c:	ldrbtmi	r4, [r9], #-128	; 0xffffff80
    d3a0:			; <UNDEFINED> instruction: 0xf7fe9400
    d3a4:	blls	48b940 <wprintw@plt+0x4884e8>
    d3a8:	vmax.s8	d20, d0, d25
    d3ac:			; <UNDEFINED> instruction: 0xf6451209
    d3b0:	strls	r2, [r0], #-255	; 0xffffff01
    d3b4:			; <UNDEFINED> instruction: 0xf95cf7fe
    d3b8:	strne	pc, [ip, #2271]!	; 0x8df
    d3bc:	bcc	448c28 <wprintw@plt+0x4457d0>
    d3c0:	addvc	pc, r5, #1325400064	; 0x4f000000
    d3c4:	vqshl.s8	q10, <illegal reg q12.5>, q0
    d3c8:	strls	r5, [r0], #-1
    d3cc:			; <UNDEFINED> instruction: 0xf950f7fe
    d3d0:	ldrne	pc, [r8, #2271]	; 0x8df
    d3d4:	vqdmulh.s<illegal width 8>	d25, d0, d11
    d3d8:	ldrbtmi	r1, [r9], #-523	; 0xfffffdf5
    d3dc:	strls	r2, [r0], #-1
    d3e0:			; <UNDEFINED> instruction: 0xf946f7fe
    d3e4:	strne	pc, [r8, #2271]	; 0x8df
    d3e8:	bcc	448c58 <wprintw@plt+0x445800>
    d3ec:	addvc	pc, r6, #1325400064	; 0x4f000000
    d3f0:	andcs	r4, r1, r9, ror r4
    d3f4:			; <UNDEFINED> instruction: 0xf7fe9400
    d3f8:			; <UNDEFINED> instruction: 0xf8dff93b
    d3fc:	mrc	5, 0, r1, cr10, cr8, {3}
    d400:	vpmin.s8	d19, d16, d0
    d404:	ldrbtmi	r1, [r9], #-525	; 0xfffffdf3
    d408:	strls	r2, [r0], #-1
    d40c:			; <UNDEFINED> instruction: 0xf930f7fe
    d410:	strbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    d414:			; <UNDEFINED> instruction: 0xf44f9b08
    d418:	ldrbtmi	r7, [r9], #-647	; 0xfffffd79
    d41c:	andpl	pc, r1, r0, asr #4
    d420:			; <UNDEFINED> instruction: 0xf7fe9400
    d424:			; <UNDEFINED> instruction: 0xf8dff925
    d428:			; <UNDEFINED> instruction: 0x46531554
    d42c:	andne	pc, pc, #64, 4
    d430:	vqshl.s8	q10, <illegal reg q12.5>, q2
    d434:	strls	r5, [r0], #-1
    d438:			; <UNDEFINED> instruction: 0xf91af7fe
    d43c:	strbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    d440:	bcc	448ca8 <wprintw@plt+0x445850>
    d444:	addvc	pc, r8, #1325400064	; 0x4f000000
    d448:	vqshl.s8	q10, <illegal reg q12.5>, q2
    d44c:	strls	r5, [r0], #-1
    d450:			; <UNDEFINED> instruction: 0xf90ef7fe
    d454:	strne	pc, [ip, #-2271]!	; 0xfffff721
    d458:	vqdmulh.s<illegal width 8>	d25, d0, d14
    d45c:	ldrbtmi	r1, [r9], #-529	; 0xfffffdef
    d460:	rscscs	pc, pc, sp, asr #12
    d464:			; <UNDEFINED> instruction: 0xf7fe9400
    d468:			; <UNDEFINED> instruction: 0xf8dff903
    d46c:	blls	3d28e4 <wprintw@plt+0x3cf48c>
    d470:	addvc	pc, r9, #1325400064	; 0x4f000000
    d474:			; <UNDEFINED> instruction: 0xf64d4479
    d478:	strls	r2, [r0], #-255	; 0xffffff01
    d47c:			; <UNDEFINED> instruction: 0xf8f8f7fe
    d480:	strne	pc, [r8, #-2271]	; 0xfffff721
    d484:	vpadd.i8	d25, d0, d4
    d488:	ldrbtmi	r1, [r9], #-531	; 0xfffffded
    d48c:	strls	r2, [r0], #-1
    d490:			; <UNDEFINED> instruction: 0xf8eef7fe
    d494:	ldrbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    d498:	bcc	448d0c <wprintw@plt+0x4458b4>
    d49c:	addvc	pc, sl, #1325400064	; 0x4f000000
    d4a0:	andcs	r4, r1, r9, ror r4
    d4a4:			; <UNDEFINED> instruction: 0xf7fe9400
    d4a8:			; <UNDEFINED> instruction: 0xf8dff8e3
    d4ac:			; <UNDEFINED> instruction: 0xf8df34e8
    d4b0:	vshl.s8	<illegal reg q8.5>, q12, q8
    d4b4:	ldrbtmi	r4, [fp], #-763	; 0xfffffd05
    d4b8:	rscsvc	pc, pc, pc, asr #12
    d4bc:	strls	r4, [r0], #-1145	; 0xfffffb87
    d4c0:			; <UNDEFINED> instruction: 0xf8d6f7fe
    d4c4:	ldc	0, cr11, [sp], #220	; 0xdc
    d4c8:	pop	{r1, r3, r8, r9, fp, pc}
    d4cc:			; <UNDEFINED> instruction: 0xf8df8ff0
    d4d0:	vst3.<illegal width 64>	{d17-d19}, [pc], ip
    d4d4:	blls	269ee4 <wprintw@plt+0x266a8c>
    d4d8:	andls	r4, r0, r9, ror r4
    d4dc:	rscsvc	pc, pc, sp, asr #12
    d4e0:			; <UNDEFINED> instruction: 0xf8c6f7fe
    d4e4:	ldrtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    d4e8:	vqdmulh.s<illegal width 8>	d25, d0, d10
    d4ec:	ldrbtmi	r1, [r9], #-517	; 0xfffffdfb
    d4f0:	rscsvc	pc, pc, sp, asr #12
    d4f4:			; <UNDEFINED> instruction: 0xf7fe9600
    d4f8:			; <UNDEFINED> instruction: 0xf8dff8bb
    d4fc:	blls	1527a4 <wprintw@plt+0x14f34c>
    d500:	andmi	pc, r1, #64, 4
    d504:			; <UNDEFINED> instruction: 0xf64d4479
    d508:			; <UNDEFINED> instruction: 0x960060ff
    d50c:			; <UNDEFINED> instruction: 0xf8b0f7fe
    d510:	ldrne	pc, [r4], #2271	; 0x8df
    d514:	vqdmulh.s<illegal width 8>	d25, d0, d6
    d518:	ldrbtmi	r4, [r9], #-514	; 0xfffffdfe
    d51c:	rscsvs	pc, pc, sp, asr #12
    d520:			; <UNDEFINED> instruction: 0xf7fe9600
    d524:			; <UNDEFINED> instruction: 0xf8dff8a5
    d528:	ldrbtmi	r3, [fp], #-1156	; 0xfffffb7c
    d52c:	mlami	r4, r3, r8, pc	; <UNPREDICTABLE>
    d530:			; <UNDEFINED> instruction: 0xf47f2c00
    d534:			; <UNDEFINED> instruction: 0xf8dfab89
    d538:	vqshl.s8	<illegal reg q8.5>, q12, q0
    d53c:	blls	69ddc8 <wprintw@plt+0x69a970>
    d540:	ldrbtmi	r2, [r9], #-1
    d544:			; <UNDEFINED> instruction: 0xf7fe9400
    d548:			; <UNDEFINED> instruction: 0xf8dff893
    d54c:	blls	7126f4 <wprintw@plt+0x70f29c>
    d550:	eormi	pc, r2, #64, 4
    d554:	andcs	r4, r1, r9, ror r4
    d558:			; <UNDEFINED> instruction: 0xf7fe9400
    d55c:			; <UNDEFINED> instruction: 0xf7fff889
    d560:			; <UNDEFINED> instruction: 0xf8dfbb73
    d564:			; <UNDEFINED> instruction: 0x46310454
    d568:	ldrbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d56c:	ldrbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d570:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    d574:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    d578:	vmla.f32	s12, s20, s0
    d57c:			; <UNDEFINED> instruction: 0xf7fd0a10
    d580:			; <UNDEFINED> instruction: 0xf8dffe3d
    d584:	stmiapl	fp!, {r6, sl, ip, sp}^
    d588:	bcc	fe448db8 <wprintw@plt+0xfe445960>
    d58c:	stmdblt	r9!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d590:	ldrtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d594:	andne	pc, r3, #64, 4
    d598:	andls	r9, r0, r8, lsl fp
    d59c:			; <UNDEFINED> instruction: 0xf6484479
    d5a0:			; <UNDEFINED> instruction: 0xf7fe008e
    d5a4:			; <UNDEFINED> instruction: 0xf8dff865
    d5a8:	blls	5d2640 <wprintw@plt+0x5cf1e8>
    d5ac:	addvc	pc, r1, #1325400064	; 0x4f000000
    d5b0:			; <UNDEFINED> instruction: 0xf6484479
    d5b4:	strls	r0, [r0], -lr, lsl #1
    d5b8:			; <UNDEFINED> instruction: 0xf85af7fe
    d5bc:			; <UNDEFINED> instruction: 0xf8dfe5c0
    d5c0:	andcs	r1, r0, #16, 8	; 0x10000000
    d5c4:	vqdmulh.s<illegal width 8>	d25, d0, d7
    d5c8:	ldrbtmi	r4, [r9], #-1
    d5cc:			; <UNDEFINED> instruction: 0xf7fe9200
    d5d0:	ldr	pc, [sl], #2127	; 0x84f
    d5d4:	vmul.i8	q10, q8, <illegal reg q15.5>
    d5d8:	blls	35de6c <wprintw@plt+0x35aa14>
    d5dc:	ldrbtmi	r9, [r9], #-0
    d5e0:	andne	pc, r1, r0, asr #4
    d5e4:			; <UNDEFINED> instruction: 0xf844f7fe
    d5e8:	blls	49fddc <wprintw@plt+0x49c984>
    d5ec:	eormi	pc, r4, #64, 4
    d5f0:	vqshl.s8	q10, <illegal reg q12.5>, q0
    d5f4:	strls	r1, [r0], -r1
    d5f8:			; <UNDEFINED> instruction: 0xf83af7fe
    d5fc:	ldmibmi	r7!, {r0, r1, sl, sp, lr, pc}^
    d600:	andne	pc, r3, #64, 4
    d604:	andls	r9, r0, r5, lsl fp
    d608:	vqshl.s8	q10, <illegal reg q12.5>, q0
    d60c:			; <UNDEFINED> instruction: 0xf7fe5001
    d610:	ldmibmi	r3!, {r0, r1, r2, r3, r5, fp, ip, sp, lr, pc}^
    d614:			; <UNDEFINED> instruction: 0xf44f9b16
    d618:	ldrbtmi	r7, [r9], #-641	; 0xfffffd7f
    d61c:	andpl	pc, r1, r0, asr #4
    d620:			; <UNDEFINED> instruction: 0xf7fe9600
    d624:	stmibmi	pc!, {r0, r2, r5, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    d628:	vqdmulh.s<illegal width 8>	d25, d0, d4
    d62c:	ldrbtmi	r4, [r9], #-515	; 0xfffffdfd
    d630:	andmi	pc, r1, r4, asr #4
    d634:			; <UNDEFINED> instruction: 0xf7fe9600
    d638:	stmibmi	fp!, {r0, r1, r3, r4, fp, ip, sp, lr, pc}^
    d63c:	vqdmulh.s<illegal width 8>	d25, d0, d3
    d640:	ldrbtmi	r4, [r9], #-516	; 0xfffffdfc
    d644:	andmi	pc, r1, r4, asr #4
    d648:			; <UNDEFINED> instruction: 0xf7fe9600
    d64c:			; <UNDEFINED> instruction: 0xf7fff811
    d650:	stmibmi	r6!, {r0, r2, r7, r8, r9, fp, ip, sp, pc}^
    d654:	andpl	pc, r1, r0, asr #4
    d658:	ldrbtmi	r9, [r9], #-2843	; 0xfffff4e5
    d65c:			; <UNDEFINED> instruction: 0xf7fe9200
    d660:			; <UNDEFINED> instruction: 0xf7fef807
    d664:	stmibmi	r2!, {r1, r4, r7, r9, sl, fp, ip, sp, pc}^
    d668:	blls	d5ef30 <wprintw@plt+0xd5bad8>
    d66c:	andls	r4, r0, #2030043136	; 0x79000000
    d670:			; <UNDEFINED> instruction: 0xfffef7fd
    d674:	mcrlt	7, 3, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    d678:	movwls	r2, #513	; 0x201
    d67c:	cmncs	r0, r1, lsl #4
    d680:	bmi	ff7605f8 <wprintw@plt+0xff75d1a0>
    d684:	ldrbtmi	r4, [fp], #-2269	; 0xfffff723
    d688:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    d68c:	ldc2	7, cr15, [r6, #1012]!	; 0x3f4
    d690:	ldclt	7, cr15, [sl, #-1016]!	; 0xfffffc08
    d694:			; <UNDEFINED> instruction: 0x462a4bda
    d698:	ldrdcs	r4, [r0], #154	; 0x9a
    d69c:	strls	r4, [r0, #-1147]	; 0xfffffb85
    d6a0:			; <UNDEFINED> instruction: 0xf7fd4479
    d6a4:	blmi	ff64d640 <wprintw@plt+0xff64a1e8>
    d6a8:			; <UNDEFINED> instruction: 0x462a49d8
    d6ac:	addcs	r4, r0, fp, ror r4
    d6b0:	strls	r4, [r0, #-1145]	; 0xfffffb87
    d6b4:			; <UNDEFINED> instruction: 0xffdcf7fd
    d6b8:			; <UNDEFINED> instruction: 0xf4126962
    d6bc:			; <UNDEFINED> instruction: 0xf47f0200
    d6c0:	blmi	ff4f8f44 <wprintw@plt+0xff4f5aec>
    d6c4:	ldmibmi	r3, {r5, r6, sp}^
    d6c8:	andls	r4, r0, #2063597568	; 0x7b000000
    d6cc:			; <UNDEFINED> instruction: 0xf7fd4479
    d6d0:	ldr	pc, [r5], -pc, asr #31
    d6d4:			; <UNDEFINED> instruction: 0x46224bd0
    d6d8:	ldrdcs	r4, [r0], -r0	; <UNPREDICTABLE>
    d6dc:	strls	r4, [r0], #-1147	; 0xfffffb85
    d6e0:			; <UNDEFINED> instruction: 0xf7fd4479
    d6e4:	blmi	ff3cd600 <wprintw@plt+0xff3ca1a8>
    d6e8:	strtmi	r4, [r2], -lr, asr #19
    d6ec:	eorcs	r4, r0, fp, ror r4
    d6f0:	strls	r4, [r0], #-1145	; 0xfffffb87
    d6f4:			; <UNDEFINED> instruction: 0xffbcf7fd
    d6f8:	stmibmi	ip, {r0, r1, r3, r6, r7, r8, r9, fp, lr}^
    d6fc:	ldrbtmi	r4, [fp], #-1570	; 0xfffff9de
    d700:	ldrbtmi	r2, [r9], #-32	; 0xffffffe0
    d704:			; <UNDEFINED> instruction: 0xf7fd9400
    d708:	blmi	ff28d5dc <wprintw@plt+0xff28a184>
    d70c:	strtmi	r4, [r2], -r9, asr #19
    d710:	sbccs	r4, r0, fp, ror r4
    d714:	strls	r4, [r0], #-1145	; 0xfffffb87
    d718:			; <UNDEFINED> instruction: 0xffaaf7fd
    d71c:	stmibmi	r6, {r0, r2, r3, r4, r6, r7, r8, sl, sp, lr, pc}^
    d720:	blls	655734 <wprintw@plt+0x6522dc>
    d724:	andls	r4, r0, #2030043136	; 0x79000000
    d728:			; <UNDEFINED> instruction: 0xffa2f7fd
    d72c:			; <UNDEFINED> instruction: 0xf7ff6963
    d730:			; <UNDEFINED> instruction: 0xf8dfbbdf
    d734:	cmpcs	r0, r8, lsl #6
    d738:	ldrbtmi	r4, [r9], #3009	; 0xbc1
    d73c:	ldrbtmi	r4, [fp], #-2753	; 0xfffff53f
    d740:	strmi	lr, [r0], #-2509	; 0xfffff633
    d744:			; <UNDEFINED> instruction: 0x4648447a
    d748:	ldc2l	7, cr15, [r8, #-1012]	; 0xfffffc0c
    d74c:	bmi	fefe064c <wprintw@plt+0xfefdd1f4>
    d750:	ldmmi	pc!, {r7, r8, sp}	; <UNPREDICTABLE>
    d754:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    d758:	strmi	lr, [r0], #-2509	; 0xfffff633
    d75c:			; <UNDEFINED> instruction: 0xf7fd4478
    d760:	blmi	fef4cc9c <wprintw@plt+0xfef49844>
    d764:			; <UNDEFINED> instruction: 0x46484abc
    d768:	orrcs	r4, r0, fp, ror r4
    d76c:	strls	r4, [r1], #-1146	; 0xfffffb86
    d770:			; <UNDEFINED> instruction: 0xf7fd9400
    d774:	ldmdbvs	r3!, {r0, r1, r6, r8, sl, fp, ip, sp, lr, pc}^
    d778:	stcllt	7, cr15, [r2], {254}	; 0xfe
    d77c:	andeq	pc, r1, lr, lsr #16
    d780:	andeq	pc, r1, lr, lsl r8	; <UNPREDICTABLE>
    d784:	andeq	pc, r1, lr, lsl #16
    d788:	strdeq	pc, [r1], -sl
    d78c:	strdeq	pc, [r1], -r0
    d790:	andeq	pc, r1, r2, ror #15
    d794:	andeq	pc, r1, lr, asr #15
    d798:	andeq	pc, r1, r4, asr #15
    d79c:			; <UNDEFINED> instruction: 0x0001f7b6
    d7a0:	andeq	lr, r1, r6, lsl #31
    d7a4:	muleq	r1, r4, r7
    d7a8:	andeq	pc, r1, r4, lsl #15
    d7ac:	andeq	pc, r1, sl, ror r7	; <UNPREDICTABLE>
    d7b0:	andeq	pc, r1, ip, ror #14
    d7b4:	andeq	pc, r1, lr, asr r7	; <UNPREDICTABLE>
    d7b8:	andeq	pc, r1, r0, asr r7	; <UNPREDICTABLE>
    d7bc:	andeq	pc, r1, r0, asr #14
    d7c0:	andeq	pc, r1, r4, lsr r7	; <UNPREDICTABLE>
    d7c4:	andeq	pc, r1, r8, lsr #14
    d7c8:	andeq	pc, r1, lr, lsl r7	; <UNPREDICTABLE>
    d7cc:	andeq	pc, r1, r0, lsl r7	; <UNPREDICTABLE>
    d7d0:	strdeq	pc, [r1], -sl
    d7d4:	andeq	pc, r1, r8, ror #13
    d7d8:	andeq	pc, r1, sl, asr #13
    d7dc:			; <UNDEFINED> instruction: 0x0001f6bc
    d7e0:	andeq	pc, r1, sl, lsr #13
    d7e4:	muleq	r1, sl, r6
    d7e8:	andeq	r5, r3, r8, lsr r9
    d7ec:	andeq	lr, r1, r6, lsl #8
    d7f0:	andeq	lr, r1, sl, ror #7
    d7f4:	andeq	pc, r1, lr, lsl #13
    d7f8:	ldrdeq	lr, [r1], -r2
    d7fc:	andeq	pc, r1, r6, ror #12
    d800:	andeq	lr, r1, sl, asr #21
    d804:	andeq	pc, r1, lr, lsr r6	; <UNPREDICTABLE>
    d808:	andeq	pc, r1, ip, lsr #12
    d80c:	andeq	pc, r1, lr, lsl #12
    d810:	andeq	pc, r1, r0, lsl #12
    d814:	andeq	pc, r1, lr, ror #11
    d818:	andeq	pc, r1, r0, ror #11
    d81c:	andeq	pc, r1, sl, ror #11
    d820:	ldrdeq	pc, [r1], -ip
    d824:	andeq	pc, r1, r8, asr #11
    d828:			; <UNDEFINED> instruction: 0x0001f5be
    d82c:	andeq	pc, r1, sl, lsr #11
    d830:	andeq	pc, r1, r0, lsr #11
    d834:	andeq	pc, r1, r0, lsl #11
    d838:	andeq	pc, r1, r6, ror r5	; <UNPREDICTABLE>
    d83c:	andeq	pc, r1, r0, ror r5	; <UNPREDICTABLE>
    d840:	andeq	pc, r1, r6, ror #10
    d844:	andeq	pc, r1, lr, asr #10
    d848:	andeq	pc, r1, r4, asr #10
    d84c:	andeq	pc, r1, lr, lsr #10
    d850:	andeq	pc, r1, r4, lsr #10
    d854:	andeq	pc, r1, r0, lsl r5	; <UNPREDICTABLE>
    d858:	andeq	pc, r1, r6, lsl #10
    d85c:	strdeq	pc, [r1], -r8
    d860:	andeq	pc, r1, r8, ror #9
    d864:	muleq	r3, lr, r6
    d868:	ldrdeq	pc, [r1], -r4
    d86c:			; <UNDEFINED> instruction: 0x0001f4b6
    d870:	andeq	pc, r1, r4, lsr #9
    d874:			; <UNDEFINED> instruction: 0xffffe2ab
    d878:	muleq	r1, r8, r4
    d87c:	muleq	r1, r0, r4
    d880:	andeq	pc, r1, ip, ror #8
    d884:	andeq	pc, r1, ip, asr r4	; <UNPREDICTABLE>
    d888:	andeq	pc, r1, r8, asr #8
    d88c:	andeq	pc, r1, sl, lsr r4	; <UNPREDICTABLE>
    d890:	andeq	pc, r1, sl, lsr #8
    d894:	andeq	pc, r1, sl, lsl r4	; <UNPREDICTABLE>
    d898:	andeq	pc, r1, sl, lsl #8
    d89c:	strdeq	pc, [r1], -sl
    d8a0:	andeq	pc, r1, sl, ror #7
    d8a4:	ldrdeq	pc, [r1], -sl
    d8a8:	andeq	pc, r1, sl, asr #7
    d8ac:			; <UNDEFINED> instruction: 0x0001f3ba
    d8b0:	andeq	pc, r1, sl, lsr #7
    d8b4:			; <UNDEFINED> instruction: 0xffffe14b
    d8b8:	andeq	pc, r1, r4, lsr #3
    d8bc:			; <UNDEFINED> instruction: 0xffffe131
    d8c0:			; <UNDEFINED> instruction: 0xffffe125
    d8c4:	andeq	pc, r1, r0, ror #2
    d8c8:			; <UNDEFINED> instruction: 0xffffe113
    d8cc:	andeq	pc, r1, lr, asr r1	; <UNPREDICTABLE>
    d8d0:			; <UNDEFINED> instruction: 0xffffe101
    d8d4:	andeq	pc, r1, r4, lsr #2
    d8d8:			; <UNDEFINED> instruction: 0xffffe0ef
    d8dc:	andeq	pc, r1, lr, lsr #2
    d8e0:	andeq	pc, r1, lr, lsr #4
    d8e4:	andeq	pc, r1, ip, lsl r2	; <UNPREDICTABLE>
    d8e8:	strdeq	pc, [r1], -lr
    d8ec:	strdeq	pc, [r1], -r0
    d8f0:	muleq	r1, lr, r0
    d8f4:	strheq	pc, [r1], -r8	; <UNPREDICTABLE>
    d8f8:	andeq	pc, r1, r2, asr #1
    d8fc:	andeq	pc, r1, r6, ror r0	; <UNPREDICTABLE>
    d900:	andeq	pc, r1, lr, asr r0	; <UNPREDICTABLE>
    d904:	andeq	pc, r1, r6, asr r0	; <UNPREDICTABLE>
    d908:	andeq	lr, r1, r0, ror #10
    d90c:	andeq	lr, r1, lr, ror #10
    d910:	andeq	pc, r1, ip
    d914:	andeq	pc, r1, r2
    d918:			; <UNDEFINED> instruction: 0xffffdf6f
    d91c:	andeq	lr, r1, ip, lsr #31
    d920:	muleq	r1, sl, pc	; <UNPREDICTABLE>
    d924:	andeq	r5, r3, r6, ror #5
    d928:			; <UNDEFINED> instruction: 0xffffdf29
    d92c:	andeq	pc, r1, r4, lsl #2
    d930:			; <UNDEFINED> instruction: 0xffffdf17
    d934:	andeq	pc, r1, r2, lsr r1	; <UNPREDICTABLE>
    d938:	andeq	r5, r3, r6, lsr #5
    d93c:	andeq	r5, r3, sl, lsl #5
    d940:			; <UNDEFINED> instruction: 0xffffdeff
    d944:	andeq	pc, r1, r0, ror #1
    d948:	andeq	lr, r1, r0, lsl #30
    d94c:	ldrdeq	lr, [r1], -lr	; <UNPREDICTABLE>
    d950:	andeq	pc, r1, r4, asr #1
    d954:	muleq	r1, r2, lr
    d958:	strdeq	lr, [r1], -sl
    d95c:	andeq	lr, r1, r6, lsl #8
    d960:			; <UNDEFINED> instruction: 0xffffde15
    d964:	andeq	lr, r1, r6, lsr lr
    d968:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
    d96c:	andeq	pc, r1, sl, lsr #32
    d970:	andeq	pc, r1, r8, lsl r0	; <UNPREDICTABLE>
    d974:	andeq	pc, r1, r6
    d978:	strdeq	lr, [r1], -r6
    d97c:	andeq	lr, r1, r4, ror #31
    d980:	ldrdeq	lr, [r1], -r0
    d984:			; <UNDEFINED> instruction: 0x0001efbe
    d988:	andeq	lr, r1, ip, lsr #31
    d98c:	muleq	r1, sl, pc	; <UNPREDICTABLE>
    d990:	andeq	lr, r1, r8, lsl #31
    d994:			; <UNDEFINED> instruction: 0xffffdd13
    d998:	andeq	pc, r1, ip, lsr #11
    d99c:	andeq	lr, r1, r8, lsl #28
    d9a0:	strdeq	lr, [r1], -sl
    d9a4:	andeq	lr, r1, ip, ror #27
    d9a8:	ldrdeq	lr, [r1], -lr	; <UNPREDICTABLE>
    d9ac:	andeq	r5, r3, sl, asr #32
    d9b0:			; <UNDEFINED> instruction: 0x0001edbe
    d9b4:			; <UNDEFINED> instruction: 0x0001edb4
    d9b8:			; <UNDEFINED> instruction: 0x000005b8
    d9bc:	andeq	sp, r1, sl, lsl ip
    d9c0:	andeq	sp, r1, r8, lsr ip
    d9c4:	andeq	r0, r0, r0, lsr #10
    d9c8:	muleq	r1, ip, sp
    d9cc:	andeq	lr, r1, ip, lsl #27
    d9d0:	andeq	lr, r1, lr, ror #27
    d9d4:	muleq	r1, sl, sp
    d9d8:	muleq	r1, r0, sp
    d9dc:	andeq	lr, r1, r0, lsr sp
    d9e0:	andeq	lr, r1, r2, lsr #26
    d9e4:	andeq	lr, r1, r6, lsl sp
    d9e8:	andeq	lr, r1, r6, lsl #26
    d9ec:	andeq	lr, r1, sl, lsl #23
    d9f0:	andeq	lr, r1, ip, ror #22
    d9f4:	andeq	lr, r1, lr, lsl #19
    d9f8:	andeq	lr, r1, r0, lsr #19
    d9fc:			; <UNDEFINED> instruction: 0xffffdb37
    da00:			; <UNDEFINED> instruction: 0xffffdb55
    da04:	andeq	lr, r1, r8, ror #22
    da08:			; <UNDEFINED> instruction: 0xffffdb3d
    da0c:	andeq	lr, r1, r8, lsl #23
    da10:			; <UNDEFINED> instruction: 0xffffdaf9
    da14:	andeq	lr, r1, r4, lsr fp
    da18:			; <UNDEFINED> instruction: 0xffffdafd
    da1c:	andeq	lr, r1, ip, ror fp
    da20:			; <UNDEFINED> instruction: 0xffffdaf1
    da24:	andeq	lr, r1, r8, ror #25
    da28:			; <UNDEFINED> instruction: 0xffffdae3
    da2c:	andeq	lr, r1, r2, lsl #22
    da30:			; <UNDEFINED> instruction: 0xffffdad5
    da34:	andeq	lr, r1, r0, asr #21
    da38:	muleq	r1, r0, ip
    da3c:			; <UNDEFINED> instruction: 0xffffdaab
    da40:	andeq	lr, r1, r2, ror #16
    da44:	andeq	lr, r1, r8, ror r8
    da48:	andeq	lr, r1, r8, ror r8
    da4c:			; <UNDEFINED> instruction: 0x0001e8b2
    da50:			; <UNDEFINED> instruction: 0xffffda8d
    da54:	ldrdeq	sp, [r1], -r8
    da58:	andeq	sp, r1, r4, lsl sl
    da5c:			; <UNDEFINED> instruction: 0x21204b44
    da60:	stmdami	r5, {r2, r6, r9, fp, lr}^
    da64:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    da68:	ldrbtmi	r9, [r8], #-1025	; 0xfffffbff
    da6c:			; <UNDEFINED> instruction: 0xf7fd9400
    da70:	blmi	10cc98c <wprintw@plt+0x10c9534>
    da74:			; <UNDEFINED> instruction: 0x21204a42
    da78:	ldrbtmi	r4, [fp], #-2114	; 0xfffff7be
    da7c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    da80:	ldrbtmi	r4, [r8], #-1024	; 0xfffffc00
    da84:	blx	feecba82 <wprintw@plt+0xfeec862a>
    da88:	bmi	102078c <wprintw@plt+0x101d334>
    da8c:	stmdami	r0, {r5, r8, sp}^
    da90:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    da94:	strvs	lr, [r0], #-2509	; 0xfffff633
    da98:			; <UNDEFINED> instruction: 0xf7fd4478
    da9c:			; <UNDEFINED> instruction: 0xf8d9fbaf
    daa0:			; <UNDEFINED> instruction: 0xf4133014
    daa4:			; <UNDEFINED> instruction: 0xf47e0300
    daa8:	movwls	sl, #6932	; 0x1b14
    daac:	movwls	r2, #448	; 0x1c0
    dab0:	blmi	e60398 <wprintw@plt+0xe5cf40>
    dab4:	ldrbtmi	r4, [sl], #-2105	; 0xfffff7c7
    dab8:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    dabc:	blx	fe7cbaba <wprintw@plt+0xfe7c8662>
    dac0:	bllt	20bac0 <wprintw@plt+0x208668>
    dac4:			; <UNDEFINED> instruction: 0x46214836
    dac8:	bmi	de07a8 <wprintw@plt+0xddd350>
    dacc:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    dad0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    dad4:	cfmadd32	mvax0, mvfx6, mvfx12, mvfx0
    dad8:			; <UNDEFINED> instruction: 0xf7fd0a10
    dadc:	ldmdami	r3!, {r0, r1, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}
    dae0:	blmi	cdf36c <wprintw@plt+0xcdbf14>
    dae4:	stmdapl	r8!, {r0, r1, r4, r5, r9, fp, lr}
    dae8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    daec:	strmi	lr, [r0], -sp, asr #19
    daf0:	beq	fe449324 <wprintw@plt+0xfe445ecc>
    daf4:	blx	fe0cbaf2 <wprintw@plt+0xfe0c869a>
    daf8:	blt	fe9cbaf8 <wprintw@plt+0xfe9c86a0>
    dafc:	strtmi	r4, [r1], -lr, lsr #22
    db00:	vnmls.f32	s8, s20, s29
    db04:	ldrbtmi	r0, [fp], #-2576	; 0xfffff5f0
    db08:			; <UNDEFINED> instruction: 0x9601447a
    db0c:			; <UNDEFINED> instruction: 0xf7fd9600
    db10:	stmdami	fp!, {r0, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    db14:	strtmi	r4, [r1], -fp, lsr #22
    db18:	stmdapl	r8!, {r0, r1, r3, r5, r9, fp, lr}
    db1c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    db20:	strmi	lr, [r0], -sp, asr #19
    db24:	beq	449358 <wprintw@plt+0x445f00>
    db28:	blx	1a4bb26 <wprintw@plt+0x1a486ce>
    db2c:	mcrlt	7, 6, pc, cr3, cr13, {7}	; <UNPREDICTABLE>
    db30:	strtmi	r4, [r2], -r6, lsr #22
    db34:	eorcs	r4, r0, r6, lsr #18
    db38:	strls	r4, [r0], #-1147	; 0xfffffb85
    db3c:			; <UNDEFINED> instruction: 0xf7fd4479
    db40:			; <UNDEFINED> instruction: 0xf7fffd97
    db44:	stmdbmi	r3!, {r0, r1, r3, r5, r7, r8, r9, fp, ip, sp, pc}
    db48:	eormi	pc, r1, #64, 4
    db4c:	andcs	r9, r1, sl, lsl fp
    db50:	strls	r4, [r0], #-1145	; 0xfffffb87
    db54:	stc2	7, cr15, [ip, #1012]	; 0x3f4
    db58:	blls	71ffdc <wprintw@plt+0x71cb84>
    db5c:	eormi	pc, r2, #64, 4
    db60:	andcs	r4, r1, r9, ror r4
    db64:			; <UNDEFINED> instruction: 0xf7fd9400
    db68:			; <UNDEFINED> instruction: 0xf7fffd83
    db6c:	svclt	0x0000b86d
    db70:	andeq	lr, r1, ip, ror r4
    db74:	andeq	lr, r1, lr, lsl #9
    db78:			; <UNDEFINED> instruction: 0xffffd76f
    db7c:	andeq	lr, r1, r2, lsl #9
    db80:	muleq	r1, r4, r4
    db84:			; <UNDEFINED> instruction: 0xffffd75b
    db88:	andeq	lr, r1, r8, lsl #9
    db8c:	andeq	lr, r1, lr, lsr #9
    db90:			; <UNDEFINED> instruction: 0xffffd749
    db94:	strdeq	ip, [r1], -sl
    db98:	muleq	r1, r4, r4
    db9c:			; <UNDEFINED> instruction: 0xffffd737
    dba0:	andeq	r0, r0, r8, ror r5
    dba4:	andeq	lr, r1, r6, lsl r3
    dba8:	andeq	lr, r1, r4, lsr r3
    dbac:	muleq	r0, ip, r4
    dbb0:	andeq	lr, r1, r8, lsr #6
    dbb4:	andeq	lr, r1, r2, ror #6
    dbb8:	andeq	sp, r1, r6, lsl #13
    dbbc:	andeq	sp, r1, r4, lsr #13
    dbc0:	andeq	r0, r0, r8, asr #8
    dbc4:	andeq	sp, r1, ip, lsr #15
    dbc8:	ldrdeq	sp, [r1], -r2
    dbcc:			; <UNDEFINED> instruction: 0xffffd6bd
    dbd0:	andeq	lr, r1, r8, lsr #13
    dbd4:	andeq	lr, r1, r0, lsl #15
    dbd8:	andeq	lr, r1, r8, ror r7
    dbdc:	stmdacs	sl!, {r1, fp, ip, sp}
    dbe0:	ldm	pc, {r0, r1, r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    dbe4:	bcc	f89bec <wprintw@plt+0xf86794>
    dbe8:			; <UNDEFINED> instruction: 0x161c1619
    dbec:	andscs	r1, r6, #32505856	; 0x1f00000
    dbf0:			; <UNDEFINED> instruction: 0x16161616
    dbf4:			; <UNDEFINED> instruction: 0x16161616
    dbf8:	ldrne	r1, [r6], -r5, lsr #12
    dbfc:	vnmlscs.f64	d2, d6, d24
    dc00:			; <UNDEFINED> instruction: 0x16161616
    dc04:			; <UNDEFINED> instruction: 0x16161631
    dc08:	ldrcc	r1, [r6], #-1558	; 0xfffff9ea
    dc0c:			; <UNDEFINED> instruction: 0x16161616
    dc10:	ldmdami	r5, {r0, r1, r2, r4, r5}
    dc14:			; <UNDEFINED> instruction: 0x47704478
    dc18:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    dc1c:	ldmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
    dc20:			; <UNDEFINED> instruction: 0x47704478
    dc24:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    dc28:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    dc2c:			; <UNDEFINED> instruction: 0x47704478
    dc30:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    dc34:	ldmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
    dc38:			; <UNDEFINED> instruction: 0x47704478
    dc3c:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    dc40:	ldmdami	r1, {r4, r5, r6, r8, r9, sl, lr}
    dc44:			; <UNDEFINED> instruction: 0x47704478
    dc48:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    dc4c:	ldmdami	r0, {r4, r5, r6, r8, r9, sl, lr}
    dc50:			; <UNDEFINED> instruction: 0x47704478
    dc54:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    dc58:	stmdami	pc, {r4, r5, r6, r8, r9, sl, lr}	; <UNPREDICTABLE>
    dc5c:			; <UNDEFINED> instruction: 0x47704478
    dc60:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    dc64:	svclt	0x00004770
    dc68:	andeq	lr, r1, r8, lsl r8
    dc6c:	andeq	lr, r1, lr, lsl #18
    dc70:	muleq	r1, ip, r8
    dc74:	strdeq	lr, [r1], -r2
    dc78:	muleq	r1, ip, r8
    dc7c:	andeq	lr, r1, lr, asr r8
    dc80:	andeq	lr, r1, r4, ror r8
    dc84:	andeq	lr, r1, lr, lsr r8
    dc88:			; <UNDEFINED> instruction: 0x0001e8b0
    dc8c:	andeq	lr, r1, r2, lsl r8
    dc90:	andeq	lr, r1, r4, ror #17
    dc94:	andeq	lr, r1, lr, ror r8
    dc98:	strdeq	lr, [r1], -r4
    dc9c:	andeq	lr, r1, r2, ror #17
    dca0:	svcmi	0x00f0e92d
    dca4:	ldclmi	0, cr11, [r5, #-540]	; 0xfffffde4
    dca8:	ldrbtmi	r4, [sp], #-2901	; 0xfffff4ab
    dcac:	andge	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    dcb0:	ldrdcc	pc, [r0], -sl
    dcb4:	svclt	0x00dc2b1f
    dcb8:	movwls	r2, #13088	; 0x3320
    dcbc:	blcs	12c50d0 <wprintw@plt+0x12c1c78>
    dcc0:	movtcs	fp, #44968	; 0xafa8
    dcc4:			; <UNDEFINED> instruction: 0xf8df9303
    dcc8:	ldrbtmi	r8, [r8], #316	; 0x13c
    dccc:	ldrdmi	pc, [r0], -r8
    dcd0:			; <UNDEFINED> instruction: 0xff00f7f9
    dcd4:	blcs	2bd68 <wprintw@plt+0x28910>
    dcd8:	addhi	pc, sp, r0
    dcdc:	bmi	12e0a0c <wprintw@plt+0x12dd5b4>
    dce0:	ldrdlt	pc, [ip, -pc]!	; <UNPREDICTABLE>
    dce4:	andls	r4, r5, #2046820352	; 0x7a000000
    dce8:	ldrbtmi	r5, [fp], #2285	; 0x8ed
    dcec:	ldrdcc	pc, [r8], -r8
    dcf0:			; <UNDEFINED> instruction: 0xd079429c
    dcf4:			; <UNDEFINED> instruction: 0xf814d962
    dcf8:	blcs	29cd04 <wprintw@plt+0x2998ac>
    dcfc:			; <UNDEFINED> instruction: 0xf8dad05e
    dd00:	andcs	r1, r1, #0
    dd04:	stmdbcs	r0!, {r5, r9, sl, lr}
    dd08:			; <UNDEFINED> instruction: 0x2120bfb8
    dd0c:			; <UNDEFINED> instruction: 0xf00b3912
    dd10:	vstrne	d31, [r1, #-108]	; 0xffffff94
    dd14:	tstls	r4, r6, lsl #12
    dd18:			; <UNDEFINED> instruction: 0xf00e4608
    dd1c:	blls	18be80 <wprintw@plt+0x188a28>
    dd20:	andcs	r9, r1, #4, 18	; 0x10000
    dd24:	movwls	r9, #1025	; 0x401
    dd28:	mvnscc	pc, #79	; 0x4f
    dd2c:			; <UNDEFINED> instruction: 0xf7f54681
    dd30:	stmdavs	fp!, {r1, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    dd34:	mrcmi	4, 1, r4, cr7, cr4, {1}
    dd38:	ldrbtmi	r6, [lr], #-2331	; 0xfffff6e5
    dd3c:			; <UNDEFINED> instruction: 0xf7f46818
    dd40:	stmdavs	fp!, {r1, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    dd44:			; <UNDEFINED> instruction: 0xf8c7691f
    dd48:	stmdavc	r2!, {ip, pc}
    dd4c:	svclt	0x00182a0a
    dd50:	ldrbtcc	pc, [pc], #260	; dd58 <wprintw@plt+0xa900>	; <UNPREDICTABLE>
    dd54:	stmdavs	fp!, {r0, sp, lr, pc}
    dd58:			; <UNDEFINED> instruction: 0x4638691f
    dd5c:	blx	2c9d6c <wprintw@plt+0x2c6914>
    dd60:	strmi	r6, [r2], -fp, lsr #16
    dd64:	ldmdbvs	sl, {r1, r3, r4, r5, r7, sp, lr}
    dd68:	ldmvs	r7, {r4, r5, r9, sl, lr}
    dd6c:			; <UNDEFINED> instruction: 0xf00e611f
    dd70:	eorsvs	pc, r8, r1, lsr #17
    dd74:	svccc	0x0001f814
    dd78:	rscle	r2, ip, sl, lsl #22
    dd7c:			; <UNDEFINED> instruction: 0xd1b52b00
    dd80:	strcs	r6, [r0], -fp, lsr #16
    dd84:	ldmdavs	sl, {r0, r3, r4, r8, fp, sp, lr}^
    dd88:			; <UNDEFINED> instruction: 0x611a6099
    dd8c:			; <UNDEFINED> instruction: 0xf9f0f00e
    dd90:	ldc2l	7, cr15, [r2, #-992]!	; 0xfffffc20
    dd94:	blx	fe54bd84 <wprintw@plt+0xfe54892c>
    dd98:	stmdavs	sp!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}
    dd9c:	stmdbvs	ip!, {r0, r1, r3, r4, r5, r6, sl, lr}
    dda0:	and	r6, r1, pc, asr r8
    dda4:			; <UNDEFINED> instruction: 0x612c68a4
    dda8:			; <UNDEFINED> instruction: 0xf7f56820
    ddac:	strmi	lr, [r6], #-2404	; 0xfffff69c
    ddb0:	rscsle	r4, r7, #1879048203	; 0x7000000b
    ddb4:	andlt	r6, r7, ip, ror #1
    ddb8:	svchi	0x00f0e8bd
    ddbc:	andcs	r9, r1, #49152	; 0xc000
    ddc0:			; <UNDEFINED> instruction: 0xf00b4620
    ddc4:	strmi	pc, [r6], -r1, asr #21
    ddc8:			; <UNDEFINED> instruction: 0xf00d3001
    ddcc:	stmibne	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ddd0:	ldrbmi	r4, [sl], -r3, lsr #12
    ddd4:	stcne	8, cr15, [r1], {17}
    ddd8:	svclt	0x000c2920
    dddc:	ldclne	6, cr4, [r1], #-196	; 0xffffff3c
    dde0:			; <UNDEFINED> instruction: 0xf7f54681
    dde4:			; <UNDEFINED> instruction: 0xe7a4e996
    dde8:	ldrdne	pc, [r0], -sl
    ddec:	svclt	0x00b82920
    ddf0:	tstls	r3, r0, lsr #2
    ddf4:	blmi	147d88 <wprintw@plt+0x144930>
    ddf8:	strb	r5, [r1, sp, ror #17]
    ddfc:	strdeq	r3, [r3], -lr
    de00:	andeq	r0, r0, r0, lsl #10
    de04:	andeq	r4, r3, r2, ror #19
    de08:	andeq	r0, r0, r0, lsl #6
    de0c:	muleq	r1, r4, r8
    de10:	muleq	r1, r2, r8
    de14:	andeq	lr, r1, lr, lsr #26
    de18:	andeq	r4, r3, r0, lsl r9
    de1c:	svcmi	0x00f0e92d
    de20:	strtvs	pc, [r4], #-2271	; 0xfffff721
    de24:	blhi	c92e0 <wprintw@plt+0xc5e88>
    de28:	strtcc	pc, [r0], #-2271	; 0xfffff721
    de2c:	ldmpl	r4!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    de30:	stmdavs	r3!, {r0, r1, r2, r7, ip, sp, pc}
    de34:			; <UNDEFINED> instruction: 0xf0201e98
    de38:	stmdacs	r0, {r1}
    de3c:	blcs	23daa4 <wprintw@plt+0x23a64c>
    de40:	andcs	fp, r1, ip, lsl #30
    de44:			; <UNDEFINED> instruction: 0xf0402000
    de48:			; <UNDEFINED> instruction: 0xf8df8138
    de4c:			; <UNDEFINED> instruction: 0xf8df5404
    de50:	ldrbtmi	r1, [sp], #-1028	; 0xfffffbfc
    de54:	andcs	r4, r5, #2030043136	; 0x79000000
    de58:			; <UNDEFINED> instruction: 0xf7f42000
    de5c:	strtmi	lr, [r9], -lr, lsr #31
    de60:	strmi	r2, [r1], r5, lsl #4
    de64:			; <UNDEFINED> instruction: 0xf7f42000
    de68:	strmi	lr, [r0], r8, lsr #31
    de6c:			; <UNDEFINED> instruction: 0xf7f54648
    de70:	strbmi	lr, [r2], r2, lsl #18
    de74:			; <UNDEFINED> instruction: 0xf1b84605
    de78:	andle	r0, r5, r0, lsl #30
    de7c:			; <UNDEFINED> instruction: 0xf04f4640
    de80:			; <UNDEFINED> instruction: 0xf7f50a00
    de84:	strmi	lr, [r5], #-2296	; 0xfffff708
    de88:	stmdavs	r2!, {r0, r1, r4, r5, r6, r7, r8, r9, fp, lr}
    de8c:	andlt	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    de90:	ldrdvc	pc, [r0], -fp
    de94:	ands	fp, r1, r7, lsl r9
    de98:	ldrhlt	r6, [pc, #-159]	; de01 <wprintw@plt+0xa9a9>
    de9c:	andsmi	r6, sl, #8060928	; 0x7b0000
    dea0:	ldmvs	r9!, {r1, r3, r4, r5, r6, r7, ip, lr, pc}^
    dea4:	andcs	r2, r0, r5, lsl #4
    dea8:			; <UNDEFINED> instruction: 0xf7f43515
    deac:			; <UNDEFINED> instruction: 0xf7f5ef86
    deb0:	ldmibvs	pc!, {r1, r5, r6, r7, fp, sp, lr, pc}	; <UNPREDICTABLE>
    deb4:	strmi	r6, [r5], #-2082	; 0xfffff7de
    deb8:	mvnle	r2, r0, lsl #30
    debc:			; <UNDEFINED> instruction: 0xf0002a01
    dec0:	stfnep	f0, [r8], #-272	; 0xfffffef0
    dec4:			; <UNDEFINED> instruction: 0xff82f00d
    dec8:	strbmi	r4, [r9], -r4, ror #23
    decc:			; <UNDEFINED> instruction: 0x4605447b
    ded0:			; <UNDEFINED> instruction: 0xf7f460d8
    ded4:			; <UNDEFINED> instruction: 0xf1b8ef6a
    ded8:	andle	r0, r2, r0, lsl #30
    dedc:			; <UNDEFINED> instruction: 0xf7f54641
    dee0:			; <UNDEFINED> instruction: 0xf1bae806
    dee4:	andle	r0, r3, r0, lsl #30
    dee8:			; <UNDEFINED> instruction: 0x46284651
    deec:	svc	0x00def7f4
    def0:			; <UNDEFINED> instruction: 0xf7f54628
    def4:	bmi	ff6c81fc <wprintw@plt+0xff6c4da4>
    def8:	ldrdhi	pc, [r0], -fp
    defc:	stmdavs	r3!, {r1, r3, r4, r5, r6, sl, lr}
    df00:	addsvs	r4, r5, r5, lsl #8
    df04:	svceq	0x0000f1b8
    df08:			; <UNDEFINED> instruction: 0xf8dfd058
    df0c:			; <UNDEFINED> instruction: 0x4622a358
    df10:	cmpls	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    df14:	ldrbtmi	r4, [sl], #1604	; 0x644
    df18:	ldrbtmi	r4, [r9], #1680	; 0x690
    df1c:	stmibvs	r4!, {r1, sp, lr, pc}
    df20:	suble	r2, fp, r0, lsl #24
    df24:	andsmi	r6, r3, #6422528	; 0x620000
    df28:	bmi	ff442314 <wprintw@plt+0xff43eebc>
    df2c:	ldmdavs	r7, {r1, r4, r5, r7, fp, ip, lr}
    df30:	suble	r2, sl, r0, lsl #30
    df34:	stceq	0, cr15, [r0], {79}	; 0x4f
    df38:	ldmibvs	pc!, {r0, r1, sp, lr, pc}^	; <UNPREDICTABLE>
    df3c:			; <UNDEFINED> instruction: 0xf8d8b327
    df40:	ldmvs	sl!, {ip, sp}
    df44:	rscsle	r4, r8, r3, lsl r2
    df48:	stmdavs	r3!, {r1, r3, r4, r5, r6, r7, fp, sp, lr}
    df4c:			; <UNDEFINED> instruction: 0xd1f4429a
    df50:	ldrd	pc, [r0], -r7
    df54:			; <UNDEFINED> instruction: 0xf04f464b
    df58:	strdcs	r3, [r1, -pc]
    df5c:			; <UNDEFINED> instruction: 0xf8cd4628
    df60:			; <UNDEFINED> instruction: 0xf1bce000
    df64:	teqle	sp, r0, lsl #30
    df68:	stmia	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    df6c:	mvncs	r6, r8, lsr r8
    df70:	stm	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    df74:			; <UNDEFINED> instruction: 0xf04f69ff
    df78:	stmdacs	r0, {r0, sl, fp}
    df7c:	movwcs	fp, #40724	; 0x9f14
    df80:	ldrmi	r2, [sp], #-775	; 0xfffffcf9
    df84:	bicsle	r2, sl, r0, lsl #30
    df88:	streq	pc, [sl, -r5, lsl #2]
    df8c:	svceq	0x0000f1bc
    df90:	stmiavs	r1!, {r0, r1, r3, r4, ip, lr, pc}^
    df94:	andcs	r2, r0, r5, lsl #4
    df98:	svc	0x000ef7f4
    df9c:			; <UNDEFINED> instruction: 0xf04f4653
    dfa0:	strdcs	r3, [r1, -pc]
    dfa4:	ldrtmi	r9, [r8], -r0
    dfa8:	stmia	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dfac:	ldmdane	sp!, {r0, r1, r5, sl, fp, ip, sp, lr}
    dfb0:	stmibvs	r4!, {r0, r1, r4, r7, r8, fp, ip, sp, pc}
    dfb4:	ldrdcc	pc, [r0], -r8
    dfb8:			; <UNDEFINED> instruction: 0xd1b32c00
    dfbc:	eorle	r2, r2, r1, lsl #22
    dfc0:	ldc	0, cr11, [sp], #28
    dfc4:	pop	{r1, r8, r9, fp, pc}
    dfc8:	blmi	fea71f90 <wprintw@plt+0xfea6eb38>
    dfcc:	ldrbtmi	r4, [fp], #-1583	; 0xfffff9d1
    dfd0:			; <UNDEFINED> instruction: 0xf8476818
    dfd4:	ldrb	r0, [ip, r3, lsl #22]
    dfd8:	strcc	r4, [r1, #-2982]	; 0xfffff45a
    dfdc:	ldmdahi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    dfe0:			; <UNDEFINED> instruction: 0xe7e6523b
    dfe4:			; <UNDEFINED> instruction: 0xf04f4ba4
    dfe8:	strdcs	r3, [r1, -pc]
    dfec:			; <UNDEFINED> instruction: 0xf7f5447b
    dff0:	ldmdavs	r8!, {r1, r3, r7, fp, sp, lr, pc}
    dff4:			; <UNDEFINED> instruction: 0xf7f521e2
    dff8:	stmdacs	r0, {r1, r2, r6, fp, sp, lr, pc}
    dffc:	smladcs	ip, r4, pc, fp	; <UNPREDICTABLE>
    e000:	strtmi	r2, [pc], #-1802	; e008 <wprintw@plt+0xabb0>
    e004:	blmi	fe687f20 <wprintw@plt+0xfe684ac8>
    e008:	andhi	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    e00c:	ldrdmi	pc, [r0], -r8
    e010:	sbcsle	r2, r5, r0, lsl #24
    e014:	strcs	r4, [r0, -r6, lsr #12]
    e018:	tstlt	fp, r3, lsr r9
    e01c:	addsmi	r6, pc, #1884160	; 0x1cc000
    e020:			; <UNDEFINED> instruction: 0x461fbfb8
    e024:			; <UNDEFINED> instruction: 0x2e0069f6
    e028:	svccs	0x0000d1f6
    e02c:			; <UNDEFINED> instruction: 0xf8dfd0c8
    e030:			; <UNDEFINED> instruction: 0xf8dfb24c
    e034:	blmi	fe4f696c <wprintw@plt+0xfe4f3514>
    e038:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    e03c:	movwls	r4, #21627	; 0x547b
    e040:	teqlt	ip, r1, lsl #12
    e044:	tstlt	r0, r0, lsr #18
    e048:	adcsmi	r6, r3, #1622016	; 0x18c000
    e04c:	stmibvs	r4!, {r0, r1, r2, ip, lr, pc}^
    e050:	mvnsle	r2, r0, lsl #24
    e054:	ldrhtle	r4, [r3], r7
    e058:	ldrdmi	pc, [r0], -r8
    e05c:	stmiavs	r3!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    e060:	svclt	0x00082b01
    e064:	ldrdls	pc, [r0], -r4
    e068:			; <UNDEFINED> instruction: 0xf8dfd002
    e06c:	ldrbtmi	r9, [r9], #540	; 0x21c
    e070:	ldc2	7, cr15, [r4, #1020]!	; 0x3fc
    e074:	strmi	r2, [r1], -r5, lsl #4
    e078:			; <UNDEFINED> instruction: 0xf7f42000
    e07c:	andcs	lr, r5, #2528	; 0x9e0
    e080:			; <UNDEFINED> instruction: 0x46034659
    e084:	movwls	r2, #16384	; 0x4000
    e088:	mrc	7, 4, APSR_nzcv, cr6, cr4, {7}
    e08c:			; <UNDEFINED> instruction: 0xf04f9b04
    e090:	strdcs	r3, [r1, -pc]
    e094:	andls	pc, r0, sp, asr #17
    e098:	ldrbmi	r9, [r3], -r1, lsl #6
    e09c:	strtmi	r9, [r8], -r2
    e0a0:	ldmda	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e0a4:	blcs	6e8538 <wprintw@plt+0x6e50e0>
    e0a8:	blcs	53dd10 <wprintw@plt+0x53a8b8>
    e0ac:	bicsle	r4, r1, r5, lsl #8
    e0b0:	ldmdahi	fp, {r0, r2, r8, r9, fp, ip, pc}
    e0b4:	blcc	8c150 <wprintw@plt+0x88cf8>
    e0b8:	blcs	447ff0 <wprintw@plt+0x444b98>
    e0bc:	blcs	10422bc <wprintw@plt+0x103ee64>
    e0c0:	blcs	8422a4 <wprintw@plt+0x83ee4c>
    e0c4:	addhi	pc, ip, r0
    e0c8:	svcvs	0x0080f5b3
    e0cc:	addshi	pc, r2, r0
    e0d0:	svcvs	0x0000f5b3
    e0d4:			; <UNDEFINED> instruction: 0xf5b3d07f
    e0d8:			; <UNDEFINED> instruction: 0xf0005f80
    e0dc:			; <UNDEFINED> instruction: 0xf5b38095
    e0e0:			; <UNDEFINED> instruction: 0xf0007f00
    e0e4:	blcs	fe02e358 <wprintw@plt+0xfe02af00>
    e0e8:	adchi	pc, r7, r0
    e0ec:	svcmi	0x0080f5b3
    e0f0:	addshi	pc, lr, r0
    e0f4:	svcmi	0x00664d65
    e0f8:	ldrbtmi	r4, [sp], #-2406	; 0xfffff69a
    e0fc:	ldrbtmi	r4, [r9], #-1151	; 0xfffffb81
    e100:	andcs	r2, r0, r5, lsl #4
    e104:	mrc	7, 2, APSR_nzcv, cr8, cr4, {7}
    e108:	andcs	r4, r5, #59768832	; 0x3900000
    e10c:	andcs	r4, r0, r1, lsl #13
    e110:	mrc	7, 2, APSR_nzcv, cr2, cr4, {7}
    e114:	andcs	r4, r5, #42991616	; 0x2900000
    e118:	andcs	r4, r0, r0, lsl #13
    e11c:	mcr	7, 2, pc, cr12, cr4, {7}	; <UNPREDICTABLE>
    e120:	strbmi	r4, [r8], -r2, lsl #13
    e124:	svc	0x00a6f7f4
    e128:			; <UNDEFINED> instruction: 0xf1b84605
    e12c:	andle	r0, r3, r0, lsl #30
    e130:			; <UNDEFINED> instruction: 0xf7f44640
    e134:	strmi	lr, [r5], #-4000	; 0xfffff060
    e138:	svceq	0x0000f1ba
    e13c:	mcrge	4, 5, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
    e140:			; <UNDEFINED> instruction: 0xf7f44650
    e144:	strmi	lr, [r5], #-3992	; 0xfffff068
    e148:	ldmdbmi	r3, {r1, r2, r3, r4, r7, r9, sl, sp, lr, pc}^
    e14c:	andcs	r2, r0, r5, lsl #4
    e150:			; <UNDEFINED> instruction: 0xf7f44479
    e154:			; <UNDEFINED> instruction: 0xf7f4ee32
    e158:	blmi	1149f98 <wprintw@plt+0x1146b40>
    e15c:	ldmdavs	pc, {r0, r1, r4, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
    e160:			; <UNDEFINED> instruction: 0xf43f2f00
    e164:	blmi	1379c24 <wprintw@plt+0x13767cc>
    e168:	andeq	pc, r9, #0, 2
    e16c:	cdp	2, 0, cr9, cr8, cr4, {0}
    e170:	ssatmi	r9, #10, r0, lsl #20
    e174:	ldmpl	r3!, {r0, r2, r5, r9, sl, lr}^
    e178:	and	r4, r1, ip, lsl r6
    e17c:			; <UNDEFINED> instruction: 0xb19f69ff
    e180:	adcmi	r6, r3, #16449536	; 0xfb0000
    e184:	ldmdbvs	r8!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    e188:	stc2	7, cr15, [r8, #-1020]!	; 0xfffffc04
    e18c:	strmi	r2, [r1], -r5, lsl #4
    e190:			; <UNDEFINED> instruction: 0xf7f42000
    e194:			; <UNDEFINED> instruction: 0xf7f4ee12
    e198:	blls	149f58 <wprintw@plt+0x146b00>
    e19c:	strbmi	r6, [fp], #-2559	; 0xfffff601
    e1a0:	stmdbeq	r3, {r8, r9, fp, sp, lr, pc}
    e1a4:	mvnle	r2, r0, lsl #30
    e1a8:	strbmi	r4, [sp], -ip, lsr #12
    e1ac:	bls	449a14 <wprintw@plt+0x4465bc>
    e1b0:	ldcmi	6, cr14, [fp, #-540]!	; 0xfffffde4
    e1b4:	ldrbtmi	r4, [sp], #-2363	; 0xfffff6c5
    e1b8:			; <UNDEFINED> instruction: 0xe64c4479
    e1bc:	andcs	r4, r5, #950272	; 0xe8000
    e1c0:			; <UNDEFINED> instruction: 0xf7f44479
    e1c4:			; <UNDEFINED> instruction: 0x4681edfa
    e1c8:	svc	0x0054f7f4
    e1cc:			; <UNDEFINED> instruction: 0xf04f4605
    e1d0:	strbmi	r0, [r2], r0, lsl #16
    e1d4:	ldcmi	6, cr14, [r5, #-352]!	; 0xfffffea0
    e1d8:	ldrbtmi	r4, [sp], #-2357	; 0xfffff6cb
    e1dc:			; <UNDEFINED> instruction: 0xe63a4479
    e1e0:	andcs	r4, r5, #52, 18	; 0xd0000
    e1e4:			; <UNDEFINED> instruction: 0xf7f44479
    e1e8:	strmi	lr, [r1], r8, ror #27
    e1ec:	svc	0x0042f7f4
    e1f0:	strb	r4, [ip, r5, lsl #12]!
    e1f4:	andcs	r4, r5, #48, 18	; 0xc0000
    e1f8:			; <UNDEFINED> instruction: 0xf7f44479
    e1fc:	pkhtbmi	lr, r1, lr, asr #27
    e200:	svc	0x0038f7f4
    e204:	strb	r4, [r2, r5, lsl #12]!
    e208:	andcs	r4, r5, #44, 18	; 0xb0000
    e20c:			; <UNDEFINED> instruction: 0xf7f44479
    e210:	pkhtbmi	lr, r1, r4, asr #27
    e214:	svc	0x002ef7f4
    e218:	ldrb	r4, [r8, r5, lsl #12]
    e21c:	andcs	r4, r5, #40, 18	; 0xa0000
    e220:			; <UNDEFINED> instruction: 0xf7f44479
    e224:	strmi	lr, [r1], sl, asr #27
    e228:	svc	0x0024f7f4
    e22c:	strb	r4, [lr, r5, lsl #12]
    e230:	stmdbmi	r5!, {r2, r5, r8, sl, fp, lr}
    e234:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
    e238:	stcmi	6, cr14, [r4, #-52]!	; 0xffffffcc
    e23c:	stmdbmi	r5!, {r2, r5, r8, r9, sl, fp, lr}
    e240:	ldrbtmi	r4, [pc], #-1149	; e248 <wprintw@plt+0xadf0>
    e244:			; <UNDEFINED> instruction: 0xe75b4479
    e248:	andeq	r3, r3, ip, ror fp
    e24c:	ldrdeq	r0, [r0], -r8
    e250:	andeq	lr, r1, lr, lsl #18
    e254:	andeq	lr, r1, r4, asr #19
    e258:	andeq	r0, r0, r0, lsl r5
    e25c:	andeq	r4, r3, r0, ror #15
    e260:			; <UNDEFINED> instruction: 0x000347b0
    e264:	andeq	r1, r2, r6, asr #1
    e268:	andeq	pc, r1, r2, asr #22
    e26c:	andeq	r0, r0, ip, ror #11
    e270:	andeq	pc, r1, lr, lsr #21
    e274:	andeq	lr, r1, r0, lsr #27
    e278:	andeq	pc, r1, r4, lsl #21
    e27c:	andeq	pc, r1, r4, lsl sl	; <UNPREDICTABLE>
    e280:	andeq	pc, r1, r6, asr #20
    e284:	andeq	lr, r1, r0, asr #26
    e288:	strdeq	lr, [r1], -sl
    e28c:	andeq	lr, r1, sl, ror #27
    e290:	andeq	lr, r1, r8, ror #29
    e294:	andeq	pc, r1, sl, asr r0	; <UNPREDICTABLE>
    e298:	strdeq	pc, [r1], -ip
    e29c:	muleq	r0, r8, r5
    e2a0:	strdeq	lr, [r1], -r2
    e2a4:			; <UNDEFINED> instruction: 0x0001e8b4
    e2a8:	andeq	pc, r1, r0, asr r1	; <UNPREDICTABLE>
    e2ac:	andeq	lr, r1, r6, lsr #7
    e2b0:	andeq	lr, r1, ip, ror #7
    e2b4:	andeq	pc, r1, r4, lsr r2	; <UNPREDICTABLE>
    e2b8:	ldrdeq	pc, [r1], -r0
    e2bc:	andeq	pc, r1, r0, ror r5	; <UNPREDICTABLE>
    e2c0:	andeq	pc, r1, ip, lsl #13
    e2c4:	andeq	lr, r1, r8, ror #19
    e2c8:	andeq	lr, r1, r6, lsr #20
    e2cc:	strdeq	lr, [r1], -r8
    e2d0:	andeq	lr, r1, lr, lsr fp
    e2d4:	andeq	lr, r1, r0, lsl #23
    e2d8:	ldrtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    e2dc:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    e2e0:			; <UNDEFINED> instruction: 0xf8df447a
    e2e4:	push	{r2, r3, r4, r5, r7, sl}
    e2e8:	strdlt	r4, [sp], r0	; <UNPREDICTABLE>
    e2ec:			; <UNDEFINED> instruction: 0xf04f58d3
    e2f0:			; <UNDEFINED> instruction: 0xf8df32ff
    e2f4:	ldmdavs	fp, {r4, r5, r7, sl, pc}
    e2f8:			; <UNDEFINED> instruction: 0xf04f932b
    e2fc:			; <UNDEFINED> instruction: 0xf8df0300
    e300:	ldrbtmi	r3, [r8], #1192	; 0x4a8
    e304:			; <UNDEFINED> instruction: 0xf8df9224
    e308:			; <UNDEFINED> instruction: 0xf85814a4
    e30c:			; <UNDEFINED> instruction: 0xf8df3003
    e310:	ldrmi	r2, [ip], -r0, lsr #9
    e314:	stmdavs	r4!, {r0, r5, r8, r9, ip, pc}
    e318:	ldrcc	pc, [r8], #2271	; 0x8df
    e31c:			; <UNDEFINED> instruction: 0xf8589417
    e320:	andls	r0, r6, r0
    e324:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    e328:	tstls	r9, r0, lsl #16
    e32c:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    e330:	andsls	r6, sl, #589824	; 0x90000
    e334:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e338:	andsls	r6, r6, r2, lsl r8
    e33c:	ldmdavs	fp, {r3, r4, r8, r9, ip, pc}
    e340:	andsls	r9, ip, #-1073741818	; 0xc0000006
    e344:	tstlt	ip, sp, lsl r3
    e348:			; <UNDEFINED> instruction: 0xf00d4620
    e34c:			; <UNDEFINED> instruction: 0x9017fdb3
    e350:			; <UNDEFINED> instruction: 0xff12f00e
    e354:	strbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    e358:	strtls	sl, [r2], #-3111	; 0xfffff3d9
    e35c:	andls	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e360:	muleq	pc, r9, r8	; <UNPREDICTABLE>
    e364:	andeq	lr, pc, r4, lsl #17
    e368:	strle	r0, [r7, #-1795]	; 0xfffff8fd
    e36c:	strbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    e370:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e374:	blcs	1283e8 <wprintw@plt+0x124f90>
    e378:	andhi	pc, r3, #0, 6
    e37c:	strbmi	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    e380:	mvnspl	pc, #81788928	; 0x4e00000
    e384:	ldrdne	pc, [r4], -r9
    e388:	mvnspl	pc, #217055232	; 0xcf00000
    e38c:			; <UNDEFINED> instruction: 0xf8df4003
    e390:			; <UNDEFINED> instruction: 0xf8c92434
    e394:			; <UNDEFINED> instruction: 0xf0213000
    e398:			; <UNDEFINED> instruction: 0xf8c90188
    e39c:	strcs	r1, [r0, #-4]
    e3a0:	andmi	pc, r4, r8, asr r8	; <UNPREDICTABLE>
    e3a4:	tstcs	r8, r8, lsr #12
    e3a8:	stmdavs	r3!, {r0, r9, sl, sp}
    e3ac:	cfldrsls	mvf9, [r9], {31}
    e3b0:	andvc	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    e3b4:	ldrcs	pc, [r0], #-2271	; 0xfffff721
    e3b8:	eorsvs	r6, fp, r5, lsr #32
    e3bc:	blls	69f5ac <wprintw@plt+0x69c154>
    e3c0:			; <UNDEFINED> instruction: 0x97239c18
    e3c4:	eorvs	r6, r2, r9, lsl r0
    e3c8:	stcl	7, cr15, [sl], #-976	; 0xfffffc30
    e3cc:	stc2	7, cr15, [r6, #-1020]!	; 0xfffffc04
    e3d0:	vldmiami	pc!, {s9-s262}
    e3d4:	addvc	pc, r0, pc, asr #8
    e3d8:			; <UNDEFINED> instruction: 0xf8584bfe
    e3dc:	ldrbtmi	r2, [ip], #-2
    e3e0:	andsvc	r6, r6, r5, rrx
    e3e4:			; <UNDEFINED> instruction: 0xf858921e
    e3e8:	movwls	r3, #3
    e3ec:			; <UNDEFINED> instruction: 0xf00f601d
    e3f0:	ldrtmi	pc, [r2], -fp, asr #30	; <UNPREDICTABLE>
    e3f4:	stmiavs	r0!, {r7, r8, sp}^
    e3f8:			; <UNDEFINED> instruction: 0xffa6f00a
    e3fc:	stmiavs	r0!, {r1, r2, r9, sl, lr}^
    e400:			; <UNDEFINED> instruction: 0xf00d1c71
    e404:	blmi	ffd4d928 <wprintw@plt+0xffd4a4d0>
    e408:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e40c:	andsvs	r9, r8, r0, lsr #6
    e410:	ldmdavs	r8, {r0, r2, r7, r8, sl, ip, lr}
    e414:	blx	ffdca45a <wprintw@plt+0xffdc7002>
    e418:	ldmibne	r3, {r1, r5, r6, r7, fp, sp, lr}
    e41c:	ldcpl	0, cr6, [r2, #140]	; 0x8c
    e420:	tstle	r6, sl, lsl #20
    e424:	svccs	0x0001f813
    e428:	rscsle	r2, fp, sl, lsl #20
    e42c:	ldrbtmi	r4, [sl], #-2795	; 0xfffff515
    e430:	stclmi	0, cr6, [fp, #76]!	; 0x4c
    e434:	ldc2	7, cr15, [r4], #-1020	; 0xfffffc04
    e438:			; <UNDEFINED> instruction: 0xf10d4bea
    e43c:	vstmiami	sl!, {d16-d23}
    e440:	ldrbtmi	r2, [fp], #-1536	; 0xfffffa00
    e444:			; <UNDEFINED> instruction: 0xf0129308
    e448:			; <UNDEFINED> instruction: 0xf858fa89
    e44c:	stmiami	r7!, {r0, r2, ip, lr}^
    e450:	strls	r4, [r4, #-2535]	; 0xfffff619
    e454:	andmi	pc, r4, r8, asr r8	; <UNPREDICTABLE>
    e458:	blmi	ff9e0ff8 <wprintw@plt+0xff9ddba0>
    e45c:			; <UNDEFINED> instruction: 0xf8589401
    e460:			; <UNDEFINED> instruction: 0xf8df0000
    e464:			; <UNDEFINED> instruction: 0xf8dfc398
    e468:	mulls	r3, r8, r3
    e46c:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    e470:	smlattls	r2, r4, sp, r4
    e474:			; <UNDEFINED> instruction: 0xf858447d
    e478:	andls	r2, r7, #2
    e47c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e480:			; <UNDEFINED> instruction: 0xf8589309
    e484:	movwls	r3, #20492	; 0x500c
    e488:	andcc	pc, lr, r8, asr r8	; <UNPREDICTABLE>
    e48c:	blmi	ff7b30bc <wprintw@plt+0xff7afc64>
    e490:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e494:	blmi	ff7730c8 <wprintw@plt+0xff76fc70>
    e498:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e49c:	blmi	ff7330d4 <wprintw@plt+0xff72fc7c>
    e4a0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e4a4:	blmi	ff6f30ec <wprintw@plt+0xff6efc94>
    e4a8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e4ac:	blmi	ff6b30f8 <wprintw@plt+0xff6afca0>
    e4b0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e4b4:	blmi	ff6730f0 <wprintw@plt+0xff66fc98>
    e4b8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e4bc:	blmi	ff633100 <wprintw@plt+0xff62fca8>
    e4c0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e4c4:	blmi	ff5f3104 <wprintw@plt+0xff5efcac>
    e4c8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e4cc:	blmi	ff5b311c <wprintw@plt+0xff5afcc4>
    e4d0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e4d4:	blmi	ff573128 <wprintw@plt+0xff56fcd0>
    e4d8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e4dc:	blmi	ff533134 <wprintw@plt+0xff52fcdc>
    e4e0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e4e4:			; <UNDEFINED> instruction: 0x465b9315
    e4e8:	strbmi	r4, [r1], fp, asr #13
    e4ec:	blls	1ff54 <wprintw@plt+0x1cafc>
    e4f0:	ldmdavs	r9, {r2, r9, fp, ip, pc}
    e4f4:	andsvs	r2, r6, r1, lsl #6
    e4f8:	stmdbcs	r1, {r0, r9, fp, ip, pc}
    e4fc:			; <UNDEFINED> instruction: 0xf8dbbf18
    e500:	andsvc	r1, r3, r4
    e504:	svclt	0x00189b03
    e508:	orrne	pc, r0, r1, asr #7
    e50c:			; <UNDEFINED> instruction: 0xf0126818
    e510:	blls	cd03c <wprintw@plt+0xc9be4>
    e514:	rscsmi	pc, fp, #64, 4
    e518:	eorls	r7, r4, fp, lsl r8
    e51c:	svclt	0x00144290
    e520:			; <UNDEFINED> instruction: 0xf0434618
    e524:	blls	e530 <wprintw@plt+0xb0d8>
    e528:	stmdacs	r0, {r1, r2, r3, r4, sp, lr}
    e52c:	strbmi	sp, [r0], -sp, ror #2
    e530:			; <UNDEFINED> instruction: 0xff52f7fc
    e534:	addsmi	r9, r8, #7168	; 0x1c00
    e538:	adchi	pc, r0, r0
    e53c:			; <UNDEFINED> instruction: 0xf8db9a09
    e540:	bne	fe05a558 <wprintw@plt+0xfe057100>
    e544:			; <UNDEFINED> instruction: 0xf181fab1
    e548:	b	13cfecc <wprintw@plt+0x13cca74>
    e54c:	ldrle	r1, [r5, #-337]	; 0xfffffeaf
    e550:	bmi	fee61438 <wprintw@plt+0xfee5dfe0>
    e554:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    e558:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    e55c:	svclt	0x00144298
    e560:			; <UNDEFINED> instruction: 0xf041460b
    e564:	addsmi	r0, r0, #67108864	; 0x4000000
    e568:			; <UNDEFINED> instruction: 0xf043bf08
    e56c:	bls	14f178 <wprintw@plt+0x14bd20>
    e570:	svclt	0x00084290
    e574:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    e578:			; <UNDEFINED> instruction: 0xd1292b00
    e57c:	addsmi	r9, r8, #10240	; 0x2800
    e580:			; <UNDEFINED> instruction: 0xf041bf08
    e584:	stmdbcs	r0, {r0, r8}
    e588:	blls	182b58 <wprintw@plt+0x17f700>
    e58c:	addsmi	r9, r0, #45056	; 0xb000
    e590:	addsmi	fp, r8, #24, 30	; 0x60
    e594:	blls	342704 <wprintw@plt+0x33f2ac>
    e598:	addsmi	r9, r0, #16, 20	; 0x10000
    e59c:	addsmi	fp, r8, #24, 30	; 0x60
    e5a0:	svclt	0x000c9a11
    e5a4:	movwcs	r2, #769	; 0x301
    e5a8:	svclt	0x00084290
    e5ac:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    e5b0:	addsmi	r9, r0, #53248	; 0xd000
    e5b4:			; <UNDEFINED> instruction: 0xf043bf08
    e5b8:	bls	3cf1c4 <wprintw@plt+0x3cbd6c>
    e5bc:	svclt	0x00084290
    e5c0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    e5c4:	addsmi	r9, r0, #57344	; 0xe000
    e5c8:			; <UNDEFINED> instruction: 0xf043bf08
    e5cc:	mvnslt	r0, r1, lsl #6
    e5d0:	blmi	fe6a03d8 <wprintw@plt+0xfe69cf80>
    e5d4:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    e5d8:	vst1.8	{d25-d26}, [pc], r6
    e5dc:	andsvs	r7, r3, r0, lsl #7
    e5e0:			; <UNDEFINED> instruction: 0xf9bcf012
    e5e4:	bls	228678 <wprintw@plt+0x225220>
    e5e8:			; <UNDEFINED> instruction: 0xf8d3685c
    e5ec:	subsvs	sl, r6, ip
    e5f0:			; <UNDEFINED> instruction: 0xf43f4554
    e5f4:	smlsdxcs	r0, ip, pc, sl	; <UNPREDICTABLE>
    e5f8:			; <UNDEFINED> instruction: 0xf7f46820
    e5fc:	stmiavs	r4!, {r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    e600:	strmi	r4, [r7], #-1364	; 0xfffffaac
    e604:	mvnsle	r6, pc, rrx
    e608:			; <UNDEFINED> instruction: 0xf7f4e771
    e60c:			; <UNDEFINED> instruction: 0xe76eecb8
    e610:	andscc	lr, r2, #3620864	; 0x374000
    e614:	svclt	0x00184290
    e618:	svclt	0x000c4298
    e61c:	strcs	r2, [r0], #-1025	; 0xfffffbff
    e620:	blls	5426f0 <wprintw@plt+0x53f298>
    e624:			; <UNDEFINED> instruction: 0xf0004298
    e628:	blls	92e884 <wprintw@plt+0x92b42c>
    e62c:	addsne	pc, r9, #64, 4
    e630:	mlasle	r2, r3, r2, r4
    e634:	mulle	r5, sl, ip
    e638:	addsmi	r9, r0, #86016	; 0x15000
    e63c:			; <UNDEFINED> instruction: 0x4618d036
    e640:	blx	ff7ca654 <wprintw@plt+0xff7c71fc>
    e644:			; <UNDEFINED> instruction: 0xf8594b7d
    e648:	strb	r4, [r5, r3]
    e64c:	blmi	1f21040 <wprintw@plt+0x1f1dbe8>
    e650:	andmi	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    e654:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    e658:	ldmdavs	r9, {r1, r5, fp, sp, lr}
    e65c:	movwcs	lr, #10706	; 0x29d2
    e660:	ldmdavs	r2, {r0, r1, r3, r4, r6, fp, sp, lr}^
    e664:	addsmi	r4, r3, #184549376	; 0xb000000
    e668:			; <UNDEFINED> instruction: 0xf001dcb6
    e66c:	ldr	pc, [r3, r7, ror #25]!
    e670:	ldc2	0, cr15, [lr], #4
    e674:			; <UNDEFINED> instruction: 0xf8594b71
    e678:	str	r4, [sp, r3]!
    e67c:	ldc2	0, cr15, [r0], #68	; 0x44
    e680:			; <UNDEFINED> instruction: 0xf8594b6e
    e684:	str	r4, [r7, r3]!
    e688:	vst1.32	{d20}, [pc], r0
    e68c:			; <UNDEFINED> instruction: 0xf00f7080
    e690:	blmi	1acde84 <wprintw@plt+0x1acaa2c>
    e694:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    e698:	stmdbge	r6!, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    e69c:	andcs	sl, r1, #2424832	; 0x250000
    e6a0:	stc2	0, cr15, [lr], #-56	; 0xffffffc8
    e6a4:			; <UNDEFINED> instruction: 0xf8594b65
    e6a8:	ldr	r4, [r5, r3]
    e6ac:			; <UNDEFINED> instruction: 0xff08f7f9
    e6b0:	blls	8b5b34 <wprintw@plt+0x8b26dc>
    e6b4:	ldcls	8, cr6, [r9, #-184]	; 0xffffff48
    e6b8:	strtmi	ip, [pc], -pc, lsl #22
    e6bc:	blne	1db5b30 <wprintw@plt+0x1db26d8>
    e6c0:	svcls	0x0023603d
    e6c4:	stm	fp, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}
    e6c8:	eorsvs	r0, lr, pc
    e6cc:			; <UNDEFINED> instruction: 0x46379e1a
    e6d0:	eorsvs	r9, lr, ip, lsl lr
    e6d4:			; <UNDEFINED> instruction: 0x46379e18
    e6d8:	eorsvs	r9, lr, sp, lsl lr
    e6dc:	andcc	pc, r5, r9, asr r8	; <UNPREDICTABLE>
    e6e0:	andsvc	r9, ip, r0, lsr #26
    e6e4:			; <UNDEFINED> instruction: 0xf7f46828
    e6e8:	vmulls.f64	d14, d1, d6
    e6ec:	ldmdavs	r0!, {r2, r3, r5, sp, lr}
    e6f0:	bl	4c6c8 <wprintw@plt+0x49270>
    e6f4:	bls	5e144c <wprintw@plt+0x5ddff4>
    e6f8:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    e6fc:			; <UNDEFINED> instruction: 0xf7f46032
    e700:	blls	7c92f0 <wprintw@plt+0x7c5e98>
    e704:	andsvc	r4, ip, r0, lsr #12
    e708:	b	ff2cc6e0 <wprintw@plt+0xff2c9288>
    e70c:	ldrdcc	pc, [r0], -fp
    e710:	strle	r0, [fp, #-1819]!	; 0xfffff8e5
    e714:	ldrmi	r9, [sl], -r6, lsl #22
    e718:	andsvs	r9, r3, r6, lsl fp
    e71c:			; <UNDEFINED> instruction: 0xf81af002
    e720:			; <UNDEFINED> instruction: 0xf5a39b16
    e724:	vld4.32	{d6-d9}, [r0], r0
    e728:	stmdacs	r0, {r7, sp, lr}
    e72c:			; <UNDEFINED> instruction: 0xf5b3bf18
    e730:	svclt	0x000c5f80
    e734:	andcs	r2, r0, r1
    e738:			; <UNDEFINED> instruction: 0xf7f5d11e
    e73c:	bmi	110e6c0 <wprintw@plt+0x110b268>
    e740:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    e744:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e748:	subsmi	r9, sl, fp, lsr #22
    e74c:	eorlt	sp, sp, r2, lsr #2
    e750:	svchi	0x00f0e8bd
    e754:	vst1.8	{d20-d22}, [pc :64], r9
    e758:			; <UNDEFINED> instruction: 0xf7fc7080
    e75c:	stmibvs	r0, {r0, r2, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    e760:	cdp2	0, 15, cr15, cr2, cr13, {0}
    e764:			; <UNDEFINED> instruction: 0xf8594b35
    e768:	ldr	r4, [r5, -r3]!
    e76c:	ldc2	0, cr15, [r8, #-56]	; 0xffffffc8
    e770:			; <UNDEFINED> instruction: 0xf00f9816
    e774:	ldrb	pc, [r3, r9, lsl #27]	; <UNPREDICTABLE>
    e778:	blx	114a7bc <wprintw@plt+0x1147364>
    e77c:			; <UNDEFINED> instruction: 0xf8eef012
    e780:			; <UNDEFINED> instruction: 0xf020e7dd
    e784:			; <UNDEFINED> instruction: 0xf8c90008
    e788:			; <UNDEFINED> instruction: 0xf0010000
    e78c:			; <UNDEFINED> instruction: 0xf8d9ffe3
    e790:	ldrb	r0, [r3, #0]!
    e794:	bl	8cc76c <wprintw@plt+0x8c9314>
    e798:	andeq	r3, r3, r8, asr #13
    e79c:	andeq	r0, r0, ip, ror #6
    e7a0:	ldrdeq	r0, [r0], -r8
    e7a4:	andeq	r3, r3, r6, lsr #13
    e7a8:	andeq	r0, r0, r0, asr #9
    e7ac:	andeq	r0, r0, r8, asr #6
    e7b0:	andeq	r0, r0, ip, ror r4
    e7b4:	strdeq	r0, [r0], -r4
    e7b8:	andeq	r0, r0, r4, lsr #11
    e7bc:			; <UNDEFINED> instruction: 0x000005b4
    e7c0:	andeq	r0, r0, r0, lsl #10
    e7c4:	andeq	r0, r0, r4, ror r3
    e7c8:	ldrdeq	pc, [r1], -r0
    e7cc:	andeq	r0, r0, r0, asr r6
    e7d0:	andeq	r4, r3, lr, asr #5
    e7d4:	andeq	r0, r0, r8, lsr #11
    e7d8:	andeq	r0, r0, r8, ror #8
    e7dc:	andeq	r4, r3, lr, ror r2
    e7e0:	andeq	r0, r0, r4, asr r5
    e7e4:	andeq	r4, r3, sl, ror #4
    e7e8:	strdeq	r0, [r0], -r4
    e7ec:	andeq	r0, r0, r4, asr #7
    e7f0:	andeq	r0, r0, r0, asr #12
    e7f4:	andeq	r0, r0, ip, lsr #7
    e7f8:	andeq	r0, r0, r0, lsr #6
    e7fc:	andeq	r0, r0, r0, asr #11
    e800:	andeq	r0, r0, r8, lsl r5
    e804:	andeq	r4, r3, r8, lsr r2
    e808:	andeq	r0, r0, r4, lsr r6
    e80c:	andeq	r0, r0, r0, lsl #9
    e810:	muleq	r0, ip, r3
    e814:	andeq	r0, r0, r8, lsl #6
    e818:	strdeq	r0, [r0], -ip
    e81c:	andeq	r0, r0, r0, ror #7
    e820:	andeq	r0, r0, r8, lsl r3
    e824:	andeq	r0, r0, r4, lsl #11
    e828:	andeq	r0, r0, r8, asr #12
    e82c:	andeq	r0, r0, r0, lsl r4
    e830:	muleq	r0, r0, r3
    e834:	andeq	r0, r0, ip, lsl #6
    e838:	andeq	r0, r0, r8, asr r4
    e83c:	andeq	r0, r0, r0, lsl #6
    e840:	andeq	r0, r0, ip, lsl r3
    e844:	andeq	r0, r0, r0, ror #9
    e848:			; <UNDEFINED> instruction: 0x00033fb4
    e84c:	andeq	r3, r3, r6, ror #4
    e850:	stcllt	7, cr15, [r2, #-1020]	; 0xfffffc04
    e854:	strdcs	fp, [r0], -r8
    e858:	stc2	0, cr15, [ip], {1}
    e85c:	blmi	7618d4 <wprintw@plt+0x75e47c>
    e860:	cfldrsmi	mvf4, [sp, #-496]	; 0xfffffe10
    e864:	ldrbtmi	r5, [sp], #-2279	; 0xfffff719
    e868:	strtmi	r4, [r8], -r6, lsl #12
    e86c:			; <UNDEFINED> instruction: 0xf00d603e
    e870:	blmi	6cd4fc <wprintw@plt+0x6ca0a4>
    e874:	eorsvs	r6, r0, sl, lsr r8
    e878:	stmiapl	r1!, {sp}^
    e87c:	andvs	r4, sl, r8, lsl fp
    e880:	andsvs	r5, sl, r3, ror #17
    e884:	ldc2l	0, cr15, [r6], #-4
    e888:	stmiapl	r7!, {r1, r2, r4, r8, r9, fp, lr}^
    e88c:	strtmi	r4, [r8], -r6, lsl #12
    e890:			; <UNDEFINED> instruction: 0xf00d603e
    e894:	blmi	54d4d8 <wprintw@plt+0x54a080>
    e898:	eorsvs	r6, r0, sl, lsr r8
    e89c:	stmiapl	r1!, {sp}^
    e8a0:	andvs	r4, sl, r2, lsl fp
    e8a4:	andsvs	r5, sl, r3, ror #17
    e8a8:	stc2l	0, cr15, [r4], #-4
    e8ac:	stmiapl	r6!, {r4, r9, fp, lr}
    e8b0:	strtmi	r4, [r8], -r3, lsl #12
    e8b4:			; <UNDEFINED> instruction: 0x461d6033
    e8b8:	blx	fff4a8f4 <wprintw@plt+0xfff4749c>
    e8bc:	ldmdavs	r2!, {r0, r2, r3, r8, r9, fp, lr}
    e8c0:	stmiapl	r1!, {r3, r5, sp, lr}^
    e8c4:	andvs	r4, sl, ip, lsl #22
    e8c8:	andsvs	r5, sl, r3, ror #17
    e8cc:	svclt	0x0000bdf8
    e8d0:	andeq	r3, r3, r8, asr #2
    e8d4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e8d8:	andeq	lr, r1, r2, lsl #4
    e8dc:	andeq	r0, r0, ip, asr r4
    e8e0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e8e4:	andeq	r0, r0, r0, ror #11
    e8e8:	andeq	r0, r0, r8, asr r5
    e8ec:	andeq	r0, r0, ip, lsr r4
    e8f0:	andeq	r0, r0, ip, lsr #6
    e8f4:			; <UNDEFINED> instruction: 0x000003b4
    e8f8:	andeq	r0, r0, r0, ror #8
    e8fc:	bmi	461544 <wprintw@plt+0x45e0ec>
    e900:	ldmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    e904:	addmi	r6, r1, #1114112	; 0x110000
    e908:	bmi	40294c <wprintw@plt+0x3ff4f4>
    e90c:	ldmdavs	r1, {r1, r3, r4, r7, fp, ip, lr}
    e910:	andle	r4, r5, r1, lsl #5
    e914:	ldmpl	sl, {r0, r2, r3, r9, fp, lr}
    e918:	addmi	r6, r1, #1114112	; 0x110000
    e91c:	ldrbmi	sp, [r0, -sl]!
    e920:	ldmdapl	fp, {r0, r1, r3, r8, fp, lr}^
    e924:	andsvs	r6, r3, fp, lsl r8
    e928:	stmdbmi	sl, {r4, r5, r6, r8, r9, sl, lr}
    e92c:	ldmdavs	fp, {r0, r1, r3, r4, r6, fp, ip, lr}
    e930:			; <UNDEFINED> instruction: 0x47706013
    e934:	ldmdapl	fp, {r3, r8, fp, lr}^
    e938:	andsvs	r6, r3, fp, lsl r8
    e93c:	svclt	0x00004770
    e940:	andeq	r3, r3, r8, lsr #1
    e944:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e948:	andeq	r0, r0, r0, ror #11
    e94c:	andeq	r0, r0, ip, lsr #6
    e950:	andeq	r0, r0, ip, lsr r4
    e954:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e958:	andeq	r0, r0, r0, ror #8
    e95c:			; <UNDEFINED> instruction: 0x4604b5f8
    e960:	blne	1028c9c <wprintw@plt+0x1025844>
    e964:	andcs	fp, r1, r8, lsl pc
    e968:	svclt	0x00082c00
    e96c:	cmnlt	r8, r0
    e970:			; <UNDEFINED> instruction: 0x461e4617
    e974:	ldrtmi	r6, [r2], -r0, lsr #16
    e978:			; <UNDEFINED> instruction: 0xf7f44639
    e97c:	cmplt	r0, r4, lsr #26
    e980:	adcmi	r6, ip, #228, 16	; 0xe40000
    e984:	stccs	15, cr11, [r0], {24}
    e988:	andcs	fp, r1, r4, lsl pc
    e98c:	mvnsle	r2, r0
    e990:			; <UNDEFINED> instruction: 0x4620bdf8
    e994:	svclt	0x0000bdf8
    e998:	mvnsmi	lr, #737280	; 0xb4000
    e99c:	blmi	d601bc <wprintw@plt+0xd5cd64>
    e9a0:	ldcmi	6, cr4, [r5], #-60	; 0xffffffc4
    e9a4:	stmdavs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    e9a8:	ldmdavs	r2, {r1, r3, r4, r8, fp, ip, lr}
    e9ac:	umaalle	r4, sl, r0, r2
    e9b0:	ldmpl	sl, {r1, r4, r5, r9, fp, lr}
    e9b4:	addsmi	r6, r0, #1179648	; 0x120000
    e9b8:	bmi	c82abc <wprintw@plt+0xc7f664>
    e9bc:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
    e9c0:			; <UNDEFINED> instruction: 0xd1534290
    e9c4:	bmi	c20e88 <wprintw@plt+0xc1da30>
    e9c8:			; <UNDEFINED> instruction: 0xf853585c
    e9cc:	stmdavs	r5!, {r1, pc}
    e9d0:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    e9d4:	ldrdls	pc, [r0], -r8
    e9d8:			; <UNDEFINED> instruction: 0x4628463a
    e9dc:			; <UNDEFINED> instruction: 0xf7ff4649
    e9e0:	ldrhlt	pc, [r0, #-253]	; 0xffffff03	; <UNPREDICTABLE>
    e9e4:	strmi	r6, [r1, #2181]	; 0x885
    e9e8:			; <UNDEFINED> instruction: 0xf8c8bf08
    e9ec:			; <UNDEFINED> instruction: 0xf0015000
    e9f0:	strtmi	pc, [r8], -r3, lsl #24
    e9f4:	mrrc2	0, 0, pc, r0, cr1	; <UNPREDICTABLE>
    e9f8:	stmdavs	fp!, {r0, r2, r5, fp, sp, lr}^
    e9fc:	eorle	r2, r8, r5, ror #22
    ea00:	stmdavs	r8!, {r0, r3, r4, r5, r9, sl, lr}
    ea04:	blx	c4aa40 <wprintw@plt+0xc475e8>
    ea08:	eorvs	r6, r8, r7, lsr #16
    ea0c:			; <UNDEFINED> instruction: 0xf0014638
    ea10:			; <UNDEFINED> instruction: 0x4601fbb1
    ea14:			; <UNDEFINED> instruction: 0xf0014638
    ea18:	stmdavs	r3!, {r0, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    ea1c:	ldmvs	sp, {r0, r1, r3, r4, fp, lr}
    ea20:	eorvs	r4, r5, r8, ror r4
    ea24:	blx	11caa60 <wprintw@plt+0x11c7608>
    ea28:	stmdavs	r1!, {r0, r3, r4, r8, r9, fp, lr}
    ea2c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    ea30:	eorvs	r7, r8, sl, lsl r0
    ea34:	pop	{r0, r4, r5, sp, lr}
    ea38:	ldmdbmi	r6, {r3, r4, r5, r6, r7, r8, r9, pc}
    ea3c:	ldmdapl	ip, {r1, r2, r4, r9, fp, lr}^
    ea40:	andhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    ea44:	ldmdbmi	r5, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
    ea48:	ldmdapl	ip, {r0, r2, r4, r9, fp, lr}^
    ea4c:	andhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    ea50:			; <UNDEFINED> instruction: 0xf8d8e7bd
    ea54:	stmvs	r3, {}	; <UNPREDICTABLE>
    ea58:	andcc	pc, r0, r8, asr #17
    ea5c:	blx	ff34aa6a <wprintw@plt+0xff347612>
    ea60:	ldrdeq	pc, [r0], -r8
    ea64:	ldc2	0, cr15, [r8], {1}
    ea68:	strb	r6, [r9, r5, lsr #16]
    ea6c:	ldmdavs	fp, {r8, r9, sp}
    ea70:	svclt	0x0000deff
    ea74:	andeq	r3, r3, r4
    ea78:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ea7c:	andeq	r0, r0, r0, ror #11
    ea80:	andeq	r0, r0, ip, lsr #6
    ea84:	andeq	r0, r0, r0, ror #8
    ea88:			; <UNDEFINED> instruction: 0x000003b4
    ea8c:	andeq	lr, r1, r8, asr #32
    ea90:	andeq	r3, r3, lr, lsl #25
    ea94:	andeq	r0, r0, ip, lsr r4
    ea98:	andeq	r0, r0, r8, asr r5
    ea9c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    eaa0:	andeq	r0, r0, ip, asr r4
    eaa4:	strmi	r6, [r3], -r2, lsl #16
    eaa8:	ldrdlt	r6, [r8, -r0]
    eaac:	stmdavs	r0, {r3, r4, sp, lr}
    eab0:	svclt	0x00004770
    eab4:	strmi	r6, [r3], -r2, lsl #16
    eab8:			; <UNDEFINED> instruction: 0xb1086890
    eabc:	stmdavs	r0, {r3, r4, sp, lr}
    eac0:	svclt	0x00004770
    eac4:	svclt	0x00004770
    eac8:	svclt	0x00004770
    eacc:	svcmi	0x00f8e92d
    ead0:	blmi	f6030c <wprintw@plt+0xf5ceb4>
    ead4:	bcs	1fcc8 <wprintw@plt+0x1c870>
    ead8:			; <UNDEFINED> instruction: 0x4616d036
    eadc:	stmdavs	r7, {r0, r1, r3, r4, r5, r9, fp, lr}
    eae0:	ldmpl	sl, {r7, r9, sl, lr}
    eae4:	addsmi	r6, r7, #1179648	; 0x120000
    eae8:	bmi	e82c3c <wprintw@plt+0xe7f7e4>
    eaec:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
    eaf0:	mlsle	r0, r7, r2, r4
    eaf4:	ldmpl	sl, {r0, r1, r2, r4, r5, r9, fp, lr}
    eaf8:	addsmi	r6, r7, #1179648	; 0x120000
    eafc:			; <UNDEFINED> instruction: 0xf04fbf1c
    eb00:	ldrbmi	r0, [sl], r0, lsl #22
    eb04:	ldmvs	r8!, {r1, r2, r3, r6, ip, lr, pc}^
    eb08:			; <UNDEFINED> instruction: 0x462a4633
    eb0c:			; <UNDEFINED> instruction: 0xf7ff4651
    eb10:	strmi	pc, [r4], -r5, lsr #30
    eb14:	ands	fp, sl, r8, lsr #18
    eb18:			; <UNDEFINED> instruction: 0xf7ff68e0
    eb1c:			; <UNDEFINED> instruction: 0x4604ff1f
    eb20:			; <UNDEFINED> instruction: 0xf8d4b1a8
    eb24:	strtmi	r9, [r9], -r0
    eb28:			; <UNDEFINED> instruction: 0xf7f44648
    eb2c:	ldrtmi	lr, [r3], -r2, lsl #17
    eb30:	ldrbmi	r4, [r1], -sl, lsr #12
    eb34:	rscle	r2, pc, r0, lsl #16
    eb38:	strtmi	r4, [r8], -r9, asr #12
    eb3c:	andmi	pc, r0, r8, asr #17
    eb40:	svcmi	0x00f8e8bd
    eb44:	ldmiblt	r0, {r0, r2, r3, ip, sp, lr, pc}
    eb48:	pop	{r3, r5, r9, sl, lr}
    eb4c:	usub8mi	r8, r8, r8
    eb50:			; <UNDEFINED> instruction: 0x462a4633
    eb54:			; <UNDEFINED> instruction: 0xf7ff4639
    eb58:	strmi	pc, [r4], -r1, lsl #30
    eb5c:			; <UNDEFINED> instruction: 0xe7f3b930
    eb60:			; <UNDEFINED> instruction: 0xf7ff68e0
    eb64:			; <UNDEFINED> instruction: 0x4604fefb
    eb68:	rscle	r2, sp, r0, lsl #16
    eb6c:	ldrdls	pc, [r0], -r4
    eb70:	strbmi	r4, [r8], -r9, lsr #12
    eb74:	ldmda	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    eb78:			; <UNDEFINED> instruction: 0x462a4633
    eb7c:	stmdacs	r0, {r0, r3, r4, r5, r9, sl, lr}
    eb80:	strbmi	sp, [r9], -lr, ror #1
    eb84:			; <UNDEFINED> instruction: 0xf8c84628
    eb88:	ldmfd	sp!, {lr}
    eb8c:			; <UNDEFINED> instruction: 0xf00d4ff8
    eb90:	ldmdbmi	r1, {r0, r1, r3, r5, r6, r8, fp, ip, sp, pc}
    eb94:	ldmdapl	r9, {r0, r4, r9, fp, lr}^
    eb98:			; <UNDEFINED> instruction: 0xf8d1589b
    eb9c:			; <UNDEFINED> instruction: 0xf8d3a000
    eba0:	ldr	fp, [r0, r0]!
    eba4:	bmi	3e0fe4 <wprintw@plt+0x3ddb8c>
    eba8:	ldmpl	fp, {r0, r3, r4, r6, fp, ip, lr}
    ebac:	ldrdge	pc, [r0], -r1
    ebb0:	ldrdlt	pc, [r0], -r3
    ebb4:	stmdbmi	ip, {r0, r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    ebb8:	ldmdapl	r9, {r2, r3, r9, fp, lr}^
    ebbc:			; <UNDEFINED> instruction: 0xf8d1589b
    ebc0:			; <UNDEFINED> instruction: 0xf8d3a000
    ebc4:	ldr	fp, [lr, r0]
    ebc8:	ldrdeq	r2, [r3], -r4
    ebcc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ebd0:	andeq	r0, r0, r0, ror #11
    ebd4:	andeq	r0, r0, ip, lsr #6
    ebd8:	andeq	r0, r0, ip, asr r4
    ebdc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ebe0:			; <UNDEFINED> instruction: 0x000003b4
    ebe4:	andeq	r0, r0, r0, ror #8
    ebe8:	andeq	r0, r0, r8, asr r5
    ebec:	andeq	r0, r0, ip, lsr r4
    ebf0:	blmi	16a155c <wprintw@plt+0x169e104>
    ebf4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    ebf8:	ldmpl	r3, {r1, r2, r3, r4, r7, ip, sp, pc}^
    ebfc:	ldmdavs	fp, {r3, r4, r6, sl, fp, lr}
    ec00:			; <UNDEFINED> instruction: 0xf04f931d
    ec04:			; <UNDEFINED> instruction: 0xf00d0300
    ec08:	blmi	15cd1ac <wprintw@plt+0x15c9d54>
    ec0c:	stmiapl	r5!, {r2, r3, r4, r5, r6, sl, lr}^
    ec10:	stmdacs	r0, {r3, r5, fp, sp, lr}
    ec14:	addshi	pc, r0, r0
    ec18:	ldrbtmi	r4, [r9], #-2387	; 0xfffff6ad
    ec1c:			; <UNDEFINED> instruction: 0xf8f0f00d
    ec20:	bge	a1970 <wprintw@plt+0x9e518>
    ec24:	strmi	r5, [r1], -r4, ror #17
    ec28:	eorvs	r2, r1, r3
    ec2c:	bl	fee4cc04 <wprintw@plt+0xfee497ac>
    ec30:	eorsle	r2, r1, r0, lsl #16
    ec34:			; <UNDEFINED> instruction: 0xf7f46820
    ec38:	stmdami	sp, {r1, r2, r3, r4, r6, fp, sp, lr, pc}^
    ec3c:			; <UNDEFINED> instruction: 0xf7f44478
    ec40:	stmdavs	fp!, {r4, r7, r8, fp, sp, lr, pc}
    ec44:	rsbsle	r2, sl, r0, lsl #22
    ec48:	eorsle	r2, r6, r0, lsl #16
    ec4c:	ldrbtmi	r4, [r9], #-2377	; 0xfffff6b7
    ec50:			; <UNDEFINED> instruction: 0xf8d6f00d
    ec54:	strmi	sl, [r1], -r2, lsl #20
    ec58:	eorvs	r2, r1, r3
    ec5c:	bl	fe84cc34 <wprintw@plt+0xfe8497dc>
    ec60:	subsle	r3, r1, r1
    ec64:	stmdavs	r0!, {r1, r2, r8, r9, fp, ip, pc}
    ec68:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    ec6c:	svcmi	0x0080f5b3
    ec70:	stmdbmi	r1, {r3, r5, r6, r8, ip, lr, pc}^
    ec74:			; <UNDEFINED> instruction: 0xf00d4479
    ec78:	blmi	104cf8c <wprintw@plt+0x1049b34>
    ec7c:			; <UNDEFINED> instruction: 0x4602447b
    ec80:	subsvs	r2, sl, r1
    ec84:	blmi	d61584 <wprintw@plt+0xd5e12c>
    ec88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ec8c:	blls	768cfc <wprintw@plt+0x7658a4>
    ec90:	cmple	lr, sl, asr r0
    ec94:	ldcllt	0, cr11, [r0, #-120]!	; 0xffffff88
    ec98:	stmdavs	r0!, {r1, r2, r8, r9, fp, ip, pc}
    ec9c:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    eca0:	svcmi	0x0080f5b3
    eca4:	ldmdbmi	r7!, {r0, r1, r2, r6, r7, r8, ip, lr, pc}
    eca8:			; <UNDEFINED> instruction: 0xf00d4479
    ecac:	blmi	dccf58 <wprintw@plt+0xdc9b00>
    ecb0:			; <UNDEFINED> instruction: 0x4602447b
    ecb4:	subsvs	r2, sl, r1
    ecb8:	ldmdbmi	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    ecbc:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    ecc0:			; <UNDEFINED> instruction: 0xf89ef00d
    ecc4:	strmi	sl, [r1], -r2, lsl #20
    ecc8:	eorvs	r2, r1, r3
    eccc:	bl	1a4cca4 <wprintw@plt+0x1a4984c>
    ecd0:	bicle	r3, r7, r1
    ecd4:	stmdavs	r8!, {r1, r2, r3, r5, r8, fp, lr}
    ecd8:			; <UNDEFINED> instruction: 0xf00d4479
    ecdc:	vtst.8	d31, d16, d1
    ece0:			; <UNDEFINED> instruction: 0x460611ff
    ece4:	b	6cccbc <wprintw@plt+0x6c9864>
    ece8:			; <UNDEFINED> instruction: 0xf7f44630
    ecec:	stmdbmi	r9!, {r2, fp, sp, lr, pc}
    ecf0:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
    ecf4:			; <UNDEFINED> instruction: 0xf884f00d
    ecf8:	mvnvc	pc, pc, asr #8
    ecfc:			; <UNDEFINED> instruction: 0xf7f44605
    ed00:	strtmi	lr, [r8], -lr, lsl #20
    ed04:	svc	0x00f6f7f3
    ed08:	vst2.8	{d22-d23}, [pc :128], r0
    ed0c:			; <UNDEFINED> instruction: 0xf7f471e0
    ed10:	andcc	lr, r1, r6, lsl #20
    ed14:	stmdavs	r0!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    ed18:			; <UNDEFINED> instruction: 0xf7f4d1ab
    ed1c:	stmdavs	r1!, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    ed20:	stmdavs	r0, {r0, r8, ip, pc}
    ed24:	stmdb	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ed28:	strmi	r9, [r2], -r1, lsl #18
    ed2c:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    ed30:	cdp2	0, 10, cr15, cr2, cr4, {0}
    ed34:	str	r2, [r5, r0]!
    ed38:	stmiapl	r4!, {r2, r3, r8, r9, fp, lr}^
    ed3c:	stmdacs	r0, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    ed40:	ldr	sp, [pc, r4, lsl #3]
    ed44:	ldmdami	r5, {r0, r9, sl, lr}
    ed48:			; <UNDEFINED> instruction: 0xf0044478
    ed4c:	mulcs	r0, r5, lr
    ed50:			; <UNDEFINED> instruction: 0xf7f4e798
    ed54:	svclt	0x0000e844
    ed58:			; <UNDEFINED> instruction: 0x00032db4
    ed5c:	andeq	r0, r0, ip, ror #6
    ed60:	muleq	r3, ip, sp
    ed64:	ldrdeq	r0, [r0], -r4
    ed68:	andeq	lr, r1, lr, ror lr
    ed6c:	andeq	r0, r0, ip, ror #10
    ed70:	andeq	lr, r1, r4, ror lr
    ed74:	andeq	lr, r1, r2, ror lr
    ed78:	andeq	lr, r1, ip, lsr #28
    ed7c:	andeq	r3, r3, r0, asr #20
    ed80:	andeq	r2, r3, r0, lsr #26
    ed84:	strdeq	lr, [r1], -r8
    ed88:	andeq	r3, r3, ip, lsl #20
    ed8c:	andeq	lr, r1, sl, lsl #28
    ed90:	andeq	lr, r1, r4, lsl #28
    ed94:	strdeq	lr, [r1], -r2
    ed98:	andeq	lr, r1, r6, asr #27
    ed9c:	andeq	lr, r1, r8, lsl lr
    eda0:	blmi	e61688 <wprintw@plt+0xe5e230>
    eda4:	ldmdbmi	r9!, {r1, r3, r4, r5, r6, sl, lr}
    eda8:	svcmi	0x00f0e92d
    edac:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    edb0:	cfldrsmi	mvf4, [r7, #-484]!	; 0xfffffe1c
    edb4:	movwls	r6, #14363	; 0x381b
    edb8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    edbc:	ldrbtmi	r4, [sp], #-2869	; 0xfffff4cb
    edc0:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    edc4:			; <UNDEFINED> instruction: 0xf81cf00d
    edc8:	ldrbtmi	r4, [r9], #-2355	; 0xfffff6cd
    edcc:			; <UNDEFINED> instruction: 0xf7f44682
    edd0:	stmdacs	r0, {r2, r4, r7, r9, fp, sp, lr, pc}
    edd4:	blmi	c82ed8 <wprintw@plt+0xc7fa80>
    edd8:	andls	r2, r1, #0, 4
    eddc:	andls	sl, r2, #2, 30
    ede0:			; <UNDEFINED> instruction: 0xf855ae01
    ede4:	strmi	r9, [r3], r3
    ede8:			; <UNDEFINED> instruction: 0x464c4690
    edec:	andcs	r4, sl, #95420416	; 0x5b00000
    edf0:			; <UNDEFINED> instruction: 0x46304639
    edf4:	svc	0x0002f7f3
    edf8:	ldcle	8, cr2, [r4, #-0]
    edfc:	vmlane.f64	d25, d1, d1
    ee00:	andhi	pc, r1, r3, lsl #16
    ee04:	strbmi	fp, [ip, #-2337]	; 0xfffff6df
    ee08:	blmi	982e38 <wprintw@plt+0x97f9e0>
    ee0c:	strb	r5, [sp, ip, ror #17]!
    ee10:			; <UNDEFINED> instruction: 0xf00c9801
    ee14:	stmdbls	r1, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    ee18:			; <UNDEFINED> instruction: 0xf7ff4620
    ee1c:			; <UNDEFINED> instruction: 0xe7e5fdbd
    ee20:	stmiapl	ip!, {r5, r8, r9, fp, lr}^
    ee24:	ldrbmi	lr, [r8], -r2, ror #15
    ee28:	ldmib	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ee2c:			; <UNDEFINED> instruction: 0xf7f39801
    ee30:	blmi	78abc0 <wprintw@plt+0x787768>
    ee34:	andcs	r4, r0, #80, 12	; 0x5000000
    ee38:	andsvc	r4, sl, fp, ror r4
    ee3c:	svc	0x005af7f3
    ee40:	blmi	4616b0 <wprintw@plt+0x45e258>
    ee44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ee48:	blls	e8eb8 <wprintw@plt+0xe5a60>
    ee4c:	tstle	r7, sl, asr r0
    ee50:	pop	{r0, r2, ip, sp, pc}
    ee54:			; <UNDEFINED> instruction: 0xf7f48ff0
    ee58:	stmdavs	r3, {r2, r3, r4, r5, r8, fp, sp, lr, pc}
    ee5c:	rscle	r2, r8, r2, lsl #22
    ee60:	stmiapl	sl!, {r0, r1, r4, r8, r9, fp, lr}^
    ee64:	vld2.8	{d6-d7}, [r3 :64], r3
    ee68:	andsvs	r0, r3, r0, lsl #7
    ee6c:			; <UNDEFINED> instruction: 0xf7f46800
    ee70:	ldrbmi	lr, [r1], -r6, lsr #17
    ee74:	stmdami	pc, {r1, r9, sl, lr}	; <UNPREDICTABLE>
    ee78:			; <UNDEFINED> instruction: 0xf0044478
    ee7c:			; <UNDEFINED> instruction: 0xe7d8fdfd
    ee80:	svc	0x00acf7f3
    ee84:	andeq	r2, r3, r4, lsl #24
    ee88:	andeq	r0, r0, ip, ror #6
    ee8c:	andeq	lr, r1, r8, lsr #28
    ee90:	andeq	r2, r3, sl, ror #23
    ee94:	andeq	r0, r0, ip, ror #10
    ee98:	andeq	fp, r1, r6, lsl lr
    ee9c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    eea0:	andeq	r0, r0, ip, lsr #6
    eea4:	andeq	r0, r0, r0, ror #11
    eea8:	andeq	r3, r3, r4, lsl #17
    eeac:	andeq	r2, r3, r4, ror #22
    eeb0:	andeq	r0, r0, r4, lsr #11
    eeb4:	muleq	r1, r8, r8
    eeb8:	ldrblt	fp, [r8, #776]!	; 0x308
    eebc:	strmi	r4, [r4], -pc, lsl #12
    eec0:			; <UNDEFINED> instruction: 0xf7f4e005
    eec4:	andcc	lr, r1, r8, lsl #20
    eec8:	stmiavs	r4!, {r0, r2, r4, ip, lr, pc}
    eecc:	stmdavs	r6!, {r2, r3, r5, r7, r8, ip, sp, pc}
    eed0:			; <UNDEFINED> instruction: 0xf7f44630
    eed4:			; <UNDEFINED> instruction: 0x4605e8d0
    eed8:			; <UNDEFINED> instruction: 0xf00c4630
    eedc:	ldrtmi	pc, [fp], -r7, lsl #29	; <UNPREDICTABLE>
    eee0:	stmdavs	r0!, {r0, r8, sp}
    eee4:			; <UNDEFINED> instruction: 0xf7f3462a
    eee8:			; <UNDEFINED> instruction: 0x4639efdc
    eeec:	adcmi	r4, fp, #3145728	; 0x300000
    eef0:	andeq	pc, sl, pc, asr #32
    eef4:	andcs	sp, r0, r5, ror #5
    eef8:	strdcs	fp, [r1], -r8
    eefc:	strdcs	fp, [r1], -r8
    ef00:	svclt	0x00004770
    ef04:	ldrblt	r4, [r0, #-2872]!	; 0xfffff4c8
    ef08:	cfldrsmi	mvf4, [r8], #-492	; 0xfffffe14
    ef0c:	ldmdavc	fp, {r2, r7, ip, sp, pc}
    ef10:	stmdblt	fp, {r2, r3, r4, r5, r6, sl, lr}
    ef14:	ldcllt	0, cr11, [r0, #-16]!
    ef18:	ldmdbmi	r6!, {r0, r2, r4, r5, r8, r9, fp, lr}
    ef1c:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    ef20:			; <UNDEFINED> instruction: 0xf00c6818
    ef24:	ldmdbmi	r4!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    ef28:			; <UNDEFINED> instruction: 0x46064479
    ef2c:	stmib	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ef30:	stmdacs	r0, {r0, r2, r9, sl, lr}
    ef34:	vst4.8	{d29-d32}, [pc :256], ip
    ef38:	ldrtmi	r7, [r0], -r0, asr #3
    ef3c:	b	8ccf14 <wprintw@plt+0x8c9abc>
    ef40:	strtmi	r4, [r9], -lr, lsr #22
    ef44:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    ef48:			; <UNDEFINED> instruction: 0xffb6f7ff
    ef4c:	blmi	b3d734 <wprintw@plt+0xb3a2dc>
    ef50:	stmdbmi	ip!, {r0, r2, r9, sp}
    ef54:	stmiapl	r3!, {sp}^
    ef58:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    ef5c:	svc	0x002cf7f3
    ef60:			; <UNDEFINED> instruction: 0xf7f49003
    ef64:	stmdavs	r0, {r1, r2, r4, r5, r7, fp, sp, lr, pc}
    ef68:	stmda	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ef6c:	tstcs	r1, r3, lsl #20
    ef70:	strtmi	r4, [r0], -r3, lsl #12
    ef74:	ldrtmi	r9, [r3], -r0, lsl #6
    ef78:	stmdb	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ef7c:			; <UNDEFINED> instruction: 0xf7f44628
    ef80:			; <UNDEFINED> instruction: 0x4630e934
    ef84:	pop	{r2, ip, sp, pc}
    ef88:			; <UNDEFINED> instruction: 0xf7f34070
    ef8c:	blmi	7bea58 <wprintw@plt+0x7bb600>
    ef90:	stmiapl	r3!, {r0, r3, r5, r9, sl, lr}^
    ef94:			; <UNDEFINED> instruction: 0xf7ff6818
    ef98:	stmdacs	r0, {r0, r1, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ef9c:	blmi	703300 <wprintw@plt+0x6ffea8>
    efa0:	stmiapl	r3!, {r0, r3, r5, r9, sl, lr}^
    efa4:			; <UNDEFINED> instruction: 0xf7ff6818
    efa8:	stmdacs	r0, {r0, r1, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    efac:	strb	sp, [r5, pc, asr #1]!
    efb0:	andcs	r4, r5, #19456	; 0x4c00
    efb4:	stmiapl	r3!, {r1, r2, r4, r8, fp, lr}^
    efb8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    efbc:	mrc	7, 7, APSR_nzcv, cr12, cr3, {7}
    efc0:			; <UNDEFINED> instruction: 0xf7f49003
    efc4:	stmdavs	r0, {r1, r2, r7, fp, sp, lr, pc}
    efc8:	svc	0x00f8f7f3
    efcc:	tstcs	r1, r3, lsl #20
    efd0:	strtmi	r4, [r0], -r3, lsl #12
    efd4:	ldrtmi	r9, [r3], -r0, lsl #6
    efd8:	ldm	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    efdc:	andlt	r4, r4, r0, lsr r6
    efe0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    efe4:	mcrlt	7, 4, pc, cr4, cr3, {7}	; <UNPREDICTABLE>
    efe8:			; <UNDEFINED> instruction: 0x000337b4
    efec:	muleq	r3, r8, sl
    eff0:	andeq	r0, r0, ip, ror #10
    eff4:			; <UNDEFINED> instruction: 0x0001ecba
    eff8:	muleq	r1, r0, r9
    effc:	andeq	r0, r0, ip, asr r4
    f000:	andeq	r0, r0, ip, lsl r4
    f004:	muleq	r1, r0, ip
    f008:	andeq	r0, r0, r8, asr r5
    f00c:			; <UNDEFINED> instruction: 0x000003b4
    f010:	andeq	lr, r1, r0, lsr ip
    f014:	push	{r0, r3, r4, r6, r9, fp, lr}
    f018:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
    f01c:	addlt	r4, r9, r8, asr sp
    f020:	ldmdbmi	r9, {r3, r4, r6, r8, r9, fp, lr}^
    f024:	cfldrdmi	mvd4, [r9], {125}	; 0x7d
    f028:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    f02c:	ldrbtmi	r6, [ip], #-2152	; 0xfffff798
    f030:	movwls	r6, #30747	; 0x781b
    f034:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f038:	ldmdb	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f03c:			; <UNDEFINED> instruction: 0xf0002800
    f040:	svcmi	0x00538084
    f044:	beq	64b480 <wprintw@plt+0x648028>
    f048:	ldrdlt	pc, [r8, #-143]	; 0xffffff71
    f04c:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    f050:			; <UNDEFINED> instruction: 0x46d0447f
    f054:			; <UNDEFINED> instruction: 0x468244fb
    f058:	andlt	pc, ip, sp, asr #17
    f05c:	movwcs	r4, #1739	; 0x6cb
    f060:	stmib	sp, {r1, r8, r9, ip, pc}^
    f064:	movwls	r3, #4869	; 0x1305
    f068:	andcs	r4, sl, #87031808	; 0x5300000
    f06c:	ldrbmi	r4, [r8], -r1, asr #12
    f070:	stcl	7, cr15, [r4, #972]	; 0x3cc
    f074:	strmi	r2, [r4], -r5, lsl #16
    f078:	stmdals	r5, {r1, r2, r3, r6, r8, sl, fp, ip, lr, pc}
    f07c:			; <UNDEFINED> instruction: 0xf00c4621
    f080:	stmdals	r5, {r0, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    f084:	ldrtmi	r1, [r9], -r2, ror #29
    f088:			; <UNDEFINED> instruction: 0xf7f74402
    f08c:			; <UNDEFINED> instruction: 0x4605f937
    f090:	rscle	r2, r9, r0, lsl #16
    f094:	ldrtmi	r1, [r9], -r2, lsl #29
    f098:			; <UNDEFINED> instruction: 0xf7f79805
    f09c:	stmdacs	r0, {r0, r1, r2, r3, r5, r8, fp, ip, sp, lr, pc}
    f0a0:	strmi	sp, [r4], -r2, ror #1
    f0a4:	andscs	r2, r0, r0, lsl #12
    f0a8:	blvs	8d0c4 <wprintw@plt+0x89c6c>
    f0ac:	blvs	8d0c4 <wprintw@plt+0x89c6c>
    f0b0:	cdp2	0, 8, cr15, cr12, cr12, {0}
    f0b4:	stmdals	r5, {r0, r7, r9, sl, lr}
    f0b8:	cdp2	0, 15, cr15, cr12, cr12, {0}
    f0bc:	andcs	r4, sl, #51380224	; 0x3100000
    f0c0:	andeq	pc, r0, r9, asr #17
    f0c4:			; <UNDEFINED> instruction: 0xf7f34620
    f0c8:	ldrtmi	lr, [r1], -r6, asr #27
    f0cc:			; <UNDEFINED> instruction: 0xf8c9220a
    f0d0:	strtmi	r0, [r8], -r4
    f0d4:	ldc	7, cr15, [lr, #972]!	; 0x3cc
    f0d8:	ldmvs	fp, {r0, r1, r8, r9, fp, ip, pc}
    f0dc:	streq	lr, [r2], -r9, asr #19
    f0e0:	blls	bb7b4 <wprintw@plt+0xb835c>
    f0e4:	andls	pc, ip, r3, asr #17
    f0e8:	movwcc	r9, #6913	; 0x1b01
    f0ec:	blcs	ff233cf8 <wprintw@plt+0xff2308a0>
    f0f0:			; <UNDEFINED> instruction: 0xf8cddc02
    f0f4:	ldr	r9, [r7, r8]!
    f0f8:	ldrbtmi	r4, [sl], #-2599	; 0xfffff5d9
    f0fc:	stmiavs	r3!, {r2, r4, r7, fp, sp, lr}^
    f100:	addsvs	r6, r3, r0, lsr #16
    f104:	ldcl	7, cr15, [r6, #972]!	; 0x3cc
    f108:			; <UNDEFINED> instruction: 0xf7f34620
    f10c:	udf	#3796	; 0xed4
    f110:			; <UNDEFINED> instruction: 0xf8c39b03
    f114:	strb	r9, [r7, r8]!
    f118:			; <UNDEFINED> instruction: 0xf7f44650
    f11c:	stmdals	r5, {r1, r2, r5, r6, fp, sp, lr, pc}
    f120:	stcl	7, cr15, [r8, #972]!	; 0x3cc
    f124:	andcs	r4, r3, sp, lsl fp
    f128:			; <UNDEFINED> instruction: 0xf103447b
    f12c:	ldmdavs	r9, {r4, r9}^
    f130:	ldmdb	r6!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f134:	blmi	4e19a4 <wprintw@plt+0x4de54c>
    f138:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f13c:	blls	1e91ac <wprintw@plt+0x1e5d54>
    f140:	tstle	r9, sl, asr r0
    f144:	pop	{r0, r3, ip, sp, pc}
    f148:			; <UNDEFINED> instruction: 0xf7f38ff0
    f14c:	stmdavs	r3, {r1, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    f150:	rscle	r2, pc, r2, lsl #22
    f154:	blmi	4e9300 <wprintw@plt+0x4e5ea8>
    f158:	stmiapl	r2!, {r0, r8, ip, pc}^
    f15c:			; <UNDEFINED> instruction: 0xf0236853
    f160:	subsvs	r0, r3, r2, lsl #6
    f164:			; <UNDEFINED> instruction: 0xf7f36800
    f168:	stmdbls	r1, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    f16c:	stmdami	lr, {r1, r9, sl, lr}
    f170:			; <UNDEFINED> instruction: 0xf0044478
    f174:	ldrb	pc, [sp, r1, lsl #25]	; <UNPREDICTABLE>
    f178:	mrc	7, 1, APSR_nzcv, cr0, cr3, {7}
    f17c:	andeq	r2, r3, lr, lsl #19
    f180:	muleq	r3, r8, r6
    f184:	andeq	r0, r0, ip, ror #6
    f188:			; <UNDEFINED> instruction: 0x0001bbb6
    f18c:	andeq	r2, r3, sl, ror r9
    f190:	andeq	lr, r1, r4, lsl #2
    f194:	andeq	r3, r3, r8, ror #12
    f198:	andeq	r3, r3, r2, asr #11
    f19c:	muleq	r3, r4, r5
    f1a0:	andeq	r2, r3, r0, ror r8
    f1a4:	andeq	r0, r0, r4, lsr #11
    f1a8:	andeq	fp, r1, r0, lsr #11
    f1ac:	ldrbmi	lr, [r0, sp, lsr #18]!
    f1b0:	mcrrmi	0, 8, fp, r9, cr6
    f1b4:	ldrbtmi	r4, [ip], #-2377	; 0xfffff6b7
    f1b8:	ldrdls	pc, [r4, -pc]!	; <UNPREDICTABLE>
    f1bc:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}^
    f1c0:			; <UNDEFINED> instruction: 0xf7f444f9
    f1c4:	stmdacs	r0, {r1, r3, r4, r7, fp, sp, lr, pc}
    f1c8:	strmi	sp, [r7], -sl, rrx
    f1cc:	bicvc	pc, r0, pc, asr #8
    f1d0:			; <UNDEFINED> instruction: 0xf7f46860
    f1d4:	stmiavs	r5!, {r3, r4, r6, r7, fp, sp, lr, pc}
    f1d8:	subsle	r2, r3, r0, lsl #26
    f1dc:	ldrdhi	pc, [r4, -pc]
    f1e0:	ldrdge	pc, [r4, -pc]
    f1e4:	ldrbtmi	r4, [sl], #1272	; 0x4f8
    f1e8:	strtmi	lr, [r0], -r5
    f1ec:	stc	7, cr15, [r2, #972]	; 0x3cc
    f1f0:	stccs	8, cr6, [r0, #-948]	; 0xfffffc4c
    f1f4:	stmdavs	r8!, {r1, r2, r6, ip, lr, pc}
    f1f8:	svc	0x003cf7f3
    f1fc:			; <UNDEFINED> instruction: 0xf00c302c
    f200:	stmiavs	lr!, {r0, r2, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    f204:			; <UNDEFINED> instruction: 0xf04f4643
    f208:	strdcs	r3, [r1, -pc]
    f20c:	stmdavs	lr!, {r1, r9, sl, ip, pc}^
    f210:	stmdavs	lr!, {r0, r9, sl, ip, pc}
    f214:	strmi	r9, [r4], -r0, lsl #12
    f218:	svc	0x0074f7f3
    f21c:			; <UNDEFINED> instruction: 0xf7f34620
    f220:	strmi	lr, [r6], -sl, lsr #30
    f224:			; <UNDEFINED> instruction: 0xf00c4620
    f228:	stmibne	r3!, {r0, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    f22c:	ldrtmi	r2, [r2], -sl, lsl #2
    f230:	stcne	8, cr15, [r1], {3}
    f234:	ldrtmi	r4, [fp], -r0, lsr #12
    f238:			; <UNDEFINED> instruction: 0xf7f32101
    f23c:	adcsmi	lr, r0, #800	; 0x320
    f240:	blmi	ac3d94 <wprintw@plt+0xac093c>
    f244:	ldrbmi	r2, [r1], -r5, lsl #4
    f248:			; <UNDEFINED> instruction: 0xf8592000
    f24c:	ldmdavs	lr, {r0, r1, ip, sp}
    f250:	ldc	7, cr15, [r2, #972]!	; 0x3cc
    f254:	ldrbtmi	r4, [fp], #-2854	; 0xfffff4da
    f258:	movwls	r6, #18523	; 0x485b
    f25c:			; <UNDEFINED> instruction: 0xf7f39005
    f260:	stmdavs	r0, {r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    f264:	mcr	7, 5, pc, cr10, cr3, {7}	; <UNPREDICTABLE>
    f268:	andcc	lr, r4, #3620864	; 0x374000
    f26c:	ldrtmi	r4, [r0], -r1, lsl #12
    f270:	mrscs	r9, (UNDEF: 17)
    f274:	svc	0x00a4f7f3
    f278:			; <UNDEFINED> instruction: 0xf7f34620
    f27c:	stmiavs	sp!, {r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}^
    f280:			; <UNDEFINED> instruction: 0xd1b82d00
    f284:			; <UNDEFINED> instruction: 0xf7f34638
    f288:	blmi	6cb150 <wprintw@plt+0x6c7cf8>
    f28c:	ldrbtmi	r2, [fp], #-3
    f290:	andseq	pc, r0, #-1073741824	; 0xc0000000
    f294:	andlt	r6, r6, r9, asr r8
    f298:			; <UNDEFINED> instruction: 0x47f0e8bd
    f29c:	ldmdalt	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f2a0:	andcs	r4, r5, #18432	; 0x4800
    f2a4:			; <UNDEFINED> instruction: 0xf8594914
    f2a8:	ldrbtmi	r3, [r9], #-3
    f2ac:			; <UNDEFINED> instruction: 0xf7f3681d
    f2b0:	stmdavs	r3!, {r2, r7, r8, sl, fp, sp, lr, pc}^
    f2b4:	andls	r9, r4, r5, lsl #6
    f2b8:	svc	0x000af7f3
    f2bc:			; <UNDEFINED> instruction: 0xf7f36800
    f2c0:	ldmib	sp, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    f2c4:	strmi	r2, [r1], -r4, lsl #6
    f2c8:	tstls	r0, r8, lsr #12
    f2cc:			; <UNDEFINED> instruction: 0xf7f32101
    f2d0:	andlt	lr, r6, r8, ror pc
    f2d4:			; <UNDEFINED> instruction: 0x87f0e8bd
    f2d8:	andeq	r3, r3, r6, lsl #10
    f2dc:	strdeq	fp, [r1], -ip
    f2e0:	andeq	r2, r3, r8, ror #15
    f2e4:	andeq	lr, r1, ip, lsl sl
    f2e8:	andeq	lr, r1, r2, lsl #20
    f2ec:	andeq	r0, r0, ip, lsl r4
    f2f0:	andeq	r3, r3, r6, ror #8
    f2f4:	andeq	r3, r3, lr, lsr #8
    f2f8:	andeq	lr, r1, lr, lsr r9
    f2fc:	andcs	r4, r3, r9, lsl r9
    f300:	ldrbtmi	fp, [r9], #-1328	; 0xfffffad0
    f304:	addslt	r4, sp, r8, lsl ip
    f308:	ldrbtmi	r4, [ip], #-2840	; 0xfffff4e8
    f30c:	stmiapl	fp, {r1, r3, r5, r6, r9, sl, lr}^
    f310:	ldmdavs	fp, {r0, r5, r6, fp, sp, lr}
    f314:			; <UNDEFINED> instruction: 0xf04f931b
    f318:			; <UNDEFINED> instruction: 0xf7f40300
    f31c:	cdpvs	8, 2, cr14, cr3, cr2, {2}
    f320:	addsmi	r9, sl, #20, 20	; 0x14000
    f324:	stmiavs	r4!, {r0, r4, ip, lr, pc}
    f328:	strtmi	fp, [r5], -ip, asr #2
    f32c:	stmdavs	r8!, {r2, r5, r6, r7, fp, sp, lr}
    f330:	stcl	7, cr15, [r0], #972	; 0x3cc
    f334:			; <UNDEFINED> instruction: 0xf7f34628
    f338:	stccs	12, cr14, [r0], {222}	; 0xde
    f33c:	blmi	343b18 <wprintw@plt+0x3406c0>
    f340:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    f344:			; <UNDEFINED> instruction: 0xf7ff609a
    f348:	bmi	2cece4 <wprintw@plt+0x2cb88c>
    f34c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    f350:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f354:	subsmi	r9, sl, fp, lsl fp
    f358:	andslt	sp, sp, r1, lsl #2
    f35c:			; <UNDEFINED> instruction: 0xf7f3bd30
    f360:	svclt	0x0000ed3e
    f364:	andeq	r2, r3, r6, lsr #13
    f368:			; <UNDEFINED> instruction: 0x000333b2
    f36c:	andeq	r0, r0, ip, ror #6
    f370:	andeq	r3, r3, sl, ror r3
    f374:	andeq	r2, r3, sl, asr r6
    f378:	mvnsmi	lr, #737280	; 0xb4000
    f37c:	ldrmi	r4, [r0], r9, lsl #13
    f380:			; <UNDEFINED> instruction: 0xf7f94604
    f384:	strmi	pc, [r5], -pc, ror #24
    f388:	stmdavc	r3!, {r3, r8, ip, sp, pc}
    f38c:	strtmi	fp, [r8], -r3, lsr #18
    f390:	mvnsmi	lr, #12386304	; 0xbd0000
    f394:	stclt	7, cr15, [ip], #972	; 0x3cc
    f398:			; <UNDEFINED> instruction: 0xffb0f7ff
    f39c:	ldrbtmi	r4, [fp], #-2863	; 0xfffff4d1
    f3a0:	cmplt	ip, #156, 16	; 0x9c0000
    f3a4:	and	r2, r2, r0, lsl #14
    f3a8:	teqlt	fp, #40894464	; 0x2700000
    f3ac:	stmdavs	r6!, {r2, r3, r4, r9, sl, lr}
    f3b0:	ldrtmi	r4, [r0], -r9, lsr #12
    f3b4:	ldc	7, cr15, [ip], #-972	; 0xfffffc34
    f3b8:	stmdacs	r0, {r0, r1, r5, r6, r7, fp, sp, lr}
    f3bc:			; <UNDEFINED> instruction: 0xf1b9d1f4
    f3c0:	svclt	0x00080f01
    f3c4:	svceq	0x0001f1b8
    f3c8:	cmplt	r3, sp, lsr #32
    f3cc:	eorsle	r2, r9, r0, lsl #30
    f3d0:			; <UNDEFINED> instruction: 0x462260fb
    f3d4:	tstlt	fp, r3, ror #17
    f3d8:	ldmvs	fp, {r1, r3, r4, r9, sl, lr}^
    f3dc:	mvnsle	r2, r0, lsl #22
    f3e0:	movwcs	r6, #212	; 0xd4
    f3e4:			; <UNDEFINED> instruction: 0xf8c44628
    f3e8:			; <UNDEFINED> instruction: 0xf8c49004
    f3ec:	rscvs	r8, r3, r8
    f3f0:	stc	7, cr15, [r0], {243}	; 0xf3
    f3f4:	mvnsmi	lr, #12386304	; 0xbd0000
    f3f8:	mrclt	7, 6, APSR_nzcv, cr8, cr15, {7}
    f3fc:	svceq	0x0001f1b9
    f400:			; <UNDEFINED> instruction: 0xf1b8bf08
    f404:	sbcle	r0, r2, r1, lsl #30
    f408:			; <UNDEFINED> instruction: 0xf00c2010
    f40c:			; <UNDEFINED> instruction: 0x4606fcdf
    f410:			; <UNDEFINED> instruction: 0xf00c4628
    f414:	blmi	4ce958 <wprintw@plt+0x4cb500>
    f418:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    f41c:			; <UNDEFINED> instruction: 0xb1b26030
    f420:	ldrtmi	r6, [r4], -r6, ror #1
    f424:	ldrdlt	lr, [pc, sp]!
    f428:			; <UNDEFINED> instruction: 0x463060fb
    f42c:	stcl	7, cr15, [r2], #-972	; 0xfffffc34
    f430:			; <UNDEFINED> instruction: 0xf7f34620
    f434:			; <UNDEFINED> instruction: 0xf7ffec60
    f438:			; <UNDEFINED> instruction: 0x4628feb9
    f43c:	mvnsmi	lr, #12386304	; 0xbd0000
    f440:	mrrclt	7, 15, pc, r6, cr3	; <UNPREDICTABLE>
    f444:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
    f448:			; <UNDEFINED> instruction: 0x46226093
    f44c:	ldrtmi	lr, [r4], -r3, asr #15
    f450:	bfi	r6, lr, #1, #6
    f454:	ldrbtmi	r4, [sl], #-2564	; 0xfffff5fc
    f458:			; <UNDEFINED> instruction: 0xe7e66093
    f45c:	andeq	r3, r3, lr, lsl r3
    f460:	andeq	r3, r3, r4, lsr #5
    f464:	andeq	r3, r3, r6, ror r2
    f468:	andeq	r3, r3, r6, ror #4
    f46c:			; <UNDEFINED> instruction: 0x460fb5f8
    f470:			; <UNDEFINED> instruction: 0xf7f94616
    f474:			; <UNDEFINED> instruction: 0x4605fbf7
    f478:			; <UNDEFINED> instruction: 0xf7ffb1d0
    f47c:	blmi	38f180 <wprintw@plt+0x38bd28>
    f480:	ldmvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    f484:	ands	fp, r0, r4, lsl r9
    f488:	cmnlt	r4, r4, ror #17
    f48c:	strtmi	r6, [r9], -r0, lsr #16
    f490:	bl	ff3cd464 <wprintw@plt+0xff3ca00c>
    f494:	mvnsle	r2, r0, lsl #16
    f498:			; <UNDEFINED> instruction: 0xf7f34628
    f49c:	stmdavs	r3!, {r2, r3, r5, sl, fp, sp, lr, pc}^
    f4a0:	eorsvs	r2, fp, r1
    f4a4:	eorsvs	r6, r3, r3, lsr #17
    f4a8:			; <UNDEFINED> instruction: 0x4628bdf8
    f4ac:	stc	7, cr15, [r2], #-972	; 0xfffffc34
    f4b0:	ldcllt	0, cr2, [r8]
    f4b4:	andeq	r3, r3, ip, lsr r2
    f4b8:	mvnsmi	lr, sp, lsr #18
    f4bc:	ldcmi	6, cr4, [r2], {7}
    f4c0:	bmi	4a0d00 <wprintw@plt+0x49d8a8>
    f4c4:	blmi	4a06bc <wprintw@plt+0x49d264>
    f4c8:	andhi	pc, r2, r4, asr r8	; <UNPREDICTABLE>
    f4cc:			; <UNDEFINED> instruction: 0xf8d858e3
    f4d0:	ldmdavs	r8, {ip, lr}
    f4d4:			; <UNDEFINED> instruction: 0xf01a4629
    f4d8:	blx	4f10e <wprintw@plt+0x4bcb6>
    f4dc:			; <UNDEFINED> instruction: 0xf00c5505
    f4e0:	blmi	34ec94 <wprintw@plt+0x34b83c>
    f4e4:	stmdavs	r3!, {r2, r5, r6, r7, fp, ip, lr}
    f4e8:			; <UNDEFINED> instruction: 0xf0106919
    f4ec:	stmdavs	r3!, {r0, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    f4f0:	bvs	6e75d8 <wprintw@plt+0x6e4180>
    f4f4:	ldrdne	pc, [r0], -r8
    f4f8:	bne	6205ac <wprintw@plt+0x61d154>
    f4fc:	mcr2	0, 7, pc, cr10, cr10, {0}	; <UNPREDICTABLE>
    f500:	pop	{r0, r4, r5, sp, lr}
    f504:	svclt	0x000081f0
    f508:	andeq	r2, r3, r4, ror #9
    f50c:	andeq	r0, r0, r4, ror r3
    f510:	andeq	r0, r0, ip, ror r4
    f514:	andeq	r0, r0, r0, lsl #6
    f518:	andcs	r4, r0, r8, lsl #22
    f51c:	ldrbtmi	r4, [fp], #-2568	; 0xfffff5f8
    f520:	ldrtlt	r4, [r0], #-2312	; 0xfffff6f8
    f524:	ldmpl	sl, {r0, sl, sp}
    f528:	ldmdavs	r5, {r1, r4, fp, sp, lr}^
    f52c:	andeq	lr, r7, r2, asr #19
    f530:	ldmdapl	fp, {r0, r2, r4, r8, sp, lr}^
    f534:	ldclt	0, cr7, [r0], #-112	; 0xffffff90
    f538:	svclt	0x00004770
    f53c:	andeq	r2, r3, sl, lsl #9
    f540:	andeq	r0, r0, r0, lsl #6
    f544:	andeq	r0, r0, r4, lsl #12
    f548:			; <UNDEFINED> instruction: 0x2701b5f8
    f54c:	blmi	3a2588 <wprintw@plt+0x39f130>
    f550:	stmiapl	r6!, {r2, r3, r4, r5, r6, sl, lr}^
    f554:	stmiavs	fp!, {r0, r2, r4, r5, fp, sp, lr}
    f558:			; <UNDEFINED> instruction: 0x612b6818
    f55c:	stc	7, cr15, [sl, #972]	; 0x3cc
    f560:			; <UNDEFINED> instruction: 0xf00c61e8
    f564:	blmi	28ec10 <wprintw@plt+0x28b7b8>
    f568:	eorvs	r4, r8, #36864	; 0x9000
    f56c:	stmiapl	r3!, {sp}^
    f570:	ldmdavs	r9, {r0, r2, r4, r5, fp, sp, lr}
    f574:	stmdbcc	r1, {r0, r1, r2, r8, r9, fp, lr}
    f578:	stmiapl	r2!, {r0, r3, r5, r6, r9, sp, lr}
    f57c:	stmiapl	r3!, {r0, r1, r2, r4, ip, sp, lr}^
    f580:	ldcllt	0, cr7, [r8, #96]!	; 0x60
    f584:	andeq	r2, r3, r8, asr r4
    f588:	andeq	r0, r0, r0, lsl #6
    f58c:	andeq	r0, r0, ip, lsl r3
    f590:	andeq	r0, r0, r4, lsl #12
    f594:	strdeq	r0, [r0], -r4
    f598:	blmi	2a1dc4 <wprintw@plt+0x29e96c>
    f59c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f5a0:			; <UNDEFINED> instruction: 0xf013685b
    f5a4:	tstle	r9, r1, lsl #6
    f5a8:			; <UNDEFINED> instruction: 0x4604b430
    f5ac:	eorvs	r4, r3, r6, lsl #16
    f5b0:	ldmdapl	r3, {r4, r5, sl, fp, ip, sp, pc}
    f5b4:	bvs	6e9628 <wprintw@plt+0x6e61d0>
    f5b8:	ldrbmi	r6, [r0, -fp]!
    f5bc:	svclt	0x0000e77c
    f5c0:	andeq	r2, r3, ip, lsl #8
    f5c4:	andeq	r0, r0, r4, lsr #11
    f5c8:	andeq	r0, r0, r0, lsl #6
    f5cc:	ldrbmi	lr, [r0, sp, lsr #18]!
    f5d0:	addlt	r4, r2, r5, lsl #12
    f5d4:	strmi	r6, [pc], -r0, lsl #16
    f5d8:			; <UNDEFINED> instruction: 0x461e4619
    f5dc:			; <UNDEFINED> instruction: 0xf00c4690
    f5e0:			; <UNDEFINED> instruction: 0xf8dffd09
    f5e4:	blmi	bf38dc <wprintw@plt+0xbf0484>
    f5e8:			; <UNDEFINED> instruction: 0xf85944f9
    f5ec:	ldmdavs	sl, {r0, r1, ip, sp}^
    f5f0:			; <UNDEFINED> instruction: 0x460407d2
    f5f4:			; <UNDEFINED> instruction: 0xf8d5d50d
    f5f8:			; <UNDEFINED> instruction: 0xf81aa000
    f5fc:	bcs	257604 <wprintw@plt+0x2541ac>
    f600:	strtmi	sp, [r1], -fp
    f604:			; <UNDEFINED> instruction: 0xf00c4650
    f608:	strtmi	pc, [r9], -r5, lsr #26
    f60c:	blx	a4b656 <wprintw@plt+0xa481fe>
    f610:			; <UNDEFINED> instruction: 0x46206038
    f614:	pop	{r1, ip, sp, pc}
    f618:			; <UNDEFINED> instruction: 0xf1b887f0
    f61c:			; <UNDEFINED> instruction: 0xd1240f00
    f620:	ldrtmi	r4, [r0], -r1, lsr #22
    f624:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    f628:	tstls	r1, r9, lsl r8
    f62c:	stc2	0, cr15, [r4, #-104]!	; 0xffffff98
    f630:	ldrdhi	pc, [r0], -r7
    f634:	strmi	r9, [r6], -r1, lsl #18
    f638:	rscscc	pc, pc, r8, lsl #2
    f63c:	ldc2	0, cr15, [ip, #-104]	; 0xffffff98
    f640:	addmi	r9, r6, #16384	; 0x4000
    f644:	blmi	683dc0 <wprintw@plt+0x680968>
    f648:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    f64c:	stmdacc	r1, {r3, r4, fp, sp, lr}
    f650:			; <UNDEFINED> instruction: 0xf01a4440
    f654:	addmi	pc, r6, #1088	; 0x440
    f658:	blls	2c41ac <wprintw@plt+0x2c0d54>
    f65c:	blcs	1c668 <wprintw@plt+0x19210>
    f660:	bls	2c39a4 <wprintw@plt+0x2c054c>
    f664:	andsvc	r2, r3, r1, lsl #6
    f668:	ldrbmi	lr, [r0], -fp, asr #15
    f66c:	movwls	r4, #5665	; 0x1621
    f670:	ldc2l	0, cr15, [r0], #48	; 0x30
    f674:	ldmdavs	sl!, {r0, r8, r9, fp, ip, pc}
    f678:	addsmi	r6, r0, #5963776	; 0x5b0000
    f67c:			; <UNDEFINED> instruction: 0xf003bf28
    f680:	andle	r0, r7, #67108864	; 0x4000000
    f684:	strcc	r9, [r1], #-2570	; 0xfffff5f6
    f688:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    f68c:	stmdbls	sl, {r1, r4, r8, ip, sp, pc}
    f690:	andvc	r2, sl, r1, lsl #4
    f694:	adcsle	r2, ip, r0, lsl #22
    f698:	ldrdge	pc, [r0], -r5
    f69c:	svclt	0x0000e7b1
    f6a0:	andeq	r2, r3, r0, asr #7
    f6a4:	andeq	r0, r0, r4, lsr #11
    f6a8:	andeq	r0, r0, ip, ror r4
    f6ac:	andeq	r0, r0, r4, ror r3
    f6b0:	ldrbmi	lr, [r0, sp, lsr #18]!
    f6b4:	stcmi	0, cr11, [r9, #-528]!	; 0xfffffdf0
    f6b8:	stcmi	6, cr4, [r9], #-92	; 0xffffffa4
    f6bc:	stmdbeq	fp, {r0, r2, r3, r8, ip, sp, lr, pc}
    f6c0:	blmi	a208bc <wprintw@plt+0xa1d464>
    f6c4:	ldrdhi	pc, [r0], -r0
    f6c8:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
    f6cc:	stmdavs	r4!, {r1, r2, r5, r8, sl, fp, lr}
    f6d0:			; <UNDEFINED> instruction: 0xf04f9403
    f6d4:	strcs	r0, [r0], #-1024	; 0xfffffc00
    f6d8:	andmi	pc, fp, sp, lsl #17
    f6dc:	ldmdbpl	lr, {r2, r9, sl, lr}^
    f6e0:	strmi	r4, [sp], -r0, asr #12
    f6e4:			; <UNDEFINED> instruction: 0xf8d36833
    f6e8:			; <UNDEFINED> instruction: 0xf010a010
    f6ec:			; <UNDEFINED> instruction: 0xf8cdfb3b
    f6f0:	ldrtmi	r9, [sl], -r0
    f6f4:	strmi	r4, [r3], -r1, lsr #12
    f6f8:			; <UNDEFINED> instruction: 0xf8d64650
    f6fc:			; <UNDEFINED> instruction: 0xf7ffa000
    f700:			; <UNDEFINED> instruction: 0xf89dff65
    f704:			; <UNDEFINED> instruction: 0xf8ca300b
    f708:	stmdavs	r0!, {r2, r3, r4}
    f70c:	strbmi	fp, [r0, #-2427]	; 0xfffff685
    f710:	ldmdavs	r3!, {r0, r2, r3, r8, r9, ip, lr, pc}
    f714:	bmi	560730 <wprintw@plt+0x55d2d8>
    f718:	ldrbtmi	r6, [sl], #-541	; 0xfffffde3
    f71c:	ldmpl	r3, {r4, r8, r9, fp, lr}^
    f720:	blls	e9790 <wprintw@plt+0xe6338>
    f724:	tstle	r6, sl, asr r0
    f728:	pop	{r2, ip, sp, pc}
    f72c:	ldmdavs	r3!, {r4, r5, r6, r7, r8, r9, sl, pc}
    f730:			; <UNDEFINED> instruction: 0xf8d34629
    f734:			; <UNDEFINED> instruction: 0xf010a010
    f738:			; <UNDEFINED> instruction: 0xf8d6fb15
    f73c:	ldrtmi	r8, [sl], -r0
    f740:			; <UNDEFINED> instruction: 0xf8cd4621
    f744:	strmi	r9, [r3], -r0
    f748:			; <UNDEFINED> instruction: 0xf7ff4650
    f74c:			; <UNDEFINED> instruction: 0xf8c8ff3f
    f750:	stmdavs	r0!, {r2, r3, r4}
    f754:			; <UNDEFINED> instruction: 0xf7f3e7dd
    f758:	svclt	0x0000eb42
    f75c:	andeq	r2, r3, r8, ror #5
    f760:	andeq	r0, r0, ip, ror #6
    f764:	ldrdeq	r2, [r3], -lr
    f768:	andeq	r0, r0, r0, lsl #6
    f76c:	andeq	r2, r3, lr, lsl #5
    f770:	blmi	d22044 <wprintw@plt+0xd1ebec>
    f774:	ldrblt	r4, [r0, #1146]!	; 0x47a
    f778:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    f77c:	bmi	ce2c4c <wprintw@plt+0xcdf7f4>
    f780:	movwls	r6, #14363	; 0x381b
    f784:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f788:	blmi	c60984 <wprintw@plt+0xc5d52c>
    f78c:	stmiapl	fp!, {r1, r3, r5, r7, fp, ip, lr}^
    f790:	ldmdavs	fp, {r2, r4, fp, sp, lr}^
    f794:	svclt	0x00b82c03
    f798:	ldreq	r2, [sl], #1027	; 0x403
    f79c:	streq	pc, [r2], #-420	; 0xfffffe5c
    f7a0:	blmi	b44c3c <wprintw@plt+0xb417e4>
    f7a4:	andcs	sl, r0, #1, 30
    f7a8:	andls	r5, r2, #15597568	; 0xee0000
    f7ac:	stmiavs	r8, {r0, r4, r5, fp, sp, lr}^
    f7b0:	subvs	r6, sl, #2277376	; 0x22c000
    f7b4:	movwls	r6, #4360	; 0x1108
    f7b8:			; <UNDEFINED> instruction: 0x46203110
    f7bc:			; <UNDEFINED> instruction: 0xf010463a
    f7c0:	stmdacs	r0, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}
    f7c4:	ldmdavs	r3!, {r2, r5, r8, sl, fp, ip, lr, pc}
    f7c8:	bmi	8d7bd0 <wprintw@plt+0x8d4778>
    f7cc:	ldmdavs	ip, {r0, sp}^
    f7d0:	smlabtne	r7, r3, r9, lr
    f7d4:	stmiapl	fp!, {r2, r3, r4, r8, sp, lr}
    f7d8:	bmi	82b840 <wprintw@plt+0x8283e8>
    f7dc:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    f7e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f7e4:	subsmi	r9, sl, r3, lsl #22
    f7e8:	andlt	sp, r5, r8, lsr #2
    f7ec:			; <UNDEFINED> instruction: 0xf013bdf0
    f7f0:	tstle	sl, r1, lsl #6
    f7f4:	svcge	0x00014a17
    f7f8:	strtmi	r9, [r0], -r1, lsl #6
    f7fc:	ldrtmi	r5, [sl], -lr, lsr #17
    f800:	tstcc	r0, r1, lsr r8
    f804:	movwls	r6, #10507	; 0x290b
    f808:			; <UNDEFINED> instruction: 0xf926f010
    f80c:	ldclle	8, cr2, [sl], {0}
    f810:	stmdbls	r2, {r9, sp}
    f814:			; <UNDEFINED> instruction: 0xf7ff4638
    f818:	andcs	pc, r2, fp, asr #30
    f81c:	blx	1ecb866 <wprintw@plt+0x1ec840e>
    f820:	andcs	r4, r1, #13312	; 0x3400
    f824:	andsvc	r5, sl, fp, ror #17
    f828:	svcge	0x0001e7d7
    f82c:	ldrtmi	sl, [r8], -r2, lsl #18
    f830:	mcr2	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    f834:	stmiapl	lr!, {r0, r1, r2, r8, r9, fp, lr}^
    f838:			; <UNDEFINED> instruction: 0xe7bd6831
    f83c:	b	ff3cd810 <wprintw@plt+0xff3ca3b8>
    f840:	andeq	r2, r3, r4, lsr r2
    f844:	andeq	r0, r0, ip, ror #6
    f848:	andeq	r2, r3, r0, lsr #4
    f84c:	andeq	r0, r0, ip, lsl r3
    f850:	andeq	r0, r0, r4, lsr #11
    f854:	andeq	r0, r0, r0, lsl #6
    f858:	andeq	r0, r0, r4, lsl #12
    f85c:	andeq	r2, r3, sl, asr #3
    f860:	blmi	c22124 <wprintw@plt+0xc1eccc>
    f864:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    f868:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    f86c:	bmi	be2d2c <wprintw@plt+0xbdf8d4>
    f870:	movwls	r6, #14363	; 0x381b
    f874:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f878:	blmi	b60a74 <wprintw@plt+0xb5d61c>
    f87c:	stmiapl	fp!, {r1, r3, r5, r7, fp, ip, lr}^
    f880:	ldmdavs	fp, {r2, r4, fp, sp, lr}^
    f884:	svclt	0x00b82c03
    f888:	ldreq	r2, [sl], #1027	; 0x403
    f88c:	streq	pc, [r2], #-420	; 0xfffffe5c
    f890:	blmi	a44d34 <wprintw@plt+0xa418dc>
    f894:	andcs	sl, r0, #1, 28
    f898:	andls	r5, r2, #15400960	; 0xeb0000
    f89c:	stmiavs	r8, {r0, r3, r4, fp, sp, lr}^
    f8a0:	subvs	r6, sl, #2277376	; 0x22c000
    f8a4:	movwls	r6, #4360	; 0x1108
    f8a8:			; <UNDEFINED> instruction: 0x46203110
    f8ac:			; <UNDEFINED> instruction: 0xf00f4632
    f8b0:	stmdacs	r0, {r0, r1, r3, r6, r9, fp, ip, sp, lr, pc}
    f8b4:	andcs	sp, r1, #9728	; 0x2600
    f8b8:	ldrtmi	r9, [r0], -r2, lsl #18
    f8bc:	mrc2	7, 7, pc, cr8, cr15, {7}
    f8c0:			; <UNDEFINED> instruction: 0xf0102002
    f8c4:	blmi	74e568 <wprintw@plt+0x74b110>
    f8c8:	stmiapl	fp!, {r0, r9, sp}^
    f8cc:	bmi	6eb93c <wprintw@plt+0x6e84e4>
    f8d0:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    f8d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f8d8:	subsmi	r9, sl, r3, lsl #22
    f8dc:	andlt	sp, r4, lr, lsl r1
    f8e0:			; <UNDEFINED> instruction: 0xf013bd70
    f8e4:	tstle	r0, r1, lsl #6
    f8e8:			; <UNDEFINED> instruction: 0xae014a12
    f8ec:	strtmi	r9, [r0], -r1, lsl #6
    f8f0:	ldrtmi	r5, [r2], -fp, lsr #17
    f8f4:	tstcc	r0, r9, lsl r8
    f8f8:	movwls	r6, #10507	; 0x290b
    f8fc:	blx	94b940 <wprintw@plt+0x9484e8>
    f900:	ldclle	8, cr2, [r8]
    f904:	mcr2	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    f908:	cdpge	7, 0, cr14, cr1, cr1, {7}
    f90c:	ldrtmi	sl, [r0], -r2, lsl #18
    f910:	ldc2l	7, cr15, [r2, #1020]	; 0x3fc
    f914:	stmiapl	fp!, {r0, r1, r2, r8, r9, fp, lr}^
    f918:	bfi	r6, r9, (invalid: 16:5)
    f91c:	b	17cd8f0 <wprintw@plt+0x17ca498>
    f920:	andeq	r2, r3, r4, asr #2
    f924:	andeq	r0, r0, ip, ror #6
    f928:	andeq	r2, r3, r0, lsr r1
    f92c:	andeq	r0, r0, ip, lsl r3
    f930:	andeq	r0, r0, r4, lsr #11
    f934:	andeq	r0, r0, r0, lsl #6
    f938:	andeq	r0, r0, r4, lsl #12
    f93c:	ldrdeq	r2, [r3], -r6
    f940:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
    f944:	ldmvs	r8, {r2, r9, sl, lr}^
    f948:	and	fp, r8, r0, lsl r9
    f94c:	ldmvs	r8, {r0, r1, r5, fp, sp, lr}^
    f950:	tstcs	r0, r0, lsr #32
    f954:	cdp2	0, 12, cr15, cr10, cr9, {0}
    f958:	rscsle	r2, r7, r0, lsl #16
    f95c:			; <UNDEFINED> instruction: 0x4618bd10
    f960:	svclt	0x0000e7f7
    f964:			; <UNDEFINED> instruction: 0x4604b510
    f968:	stmvs	r3, {fp, sp, lr}
    f96c:	ands	fp, fp, fp, lsr #18
    f970:	ldmvs	r8, {r0, r1, r5, fp, sp, lr}
    f974:	stmvs	r3, {r5, sp, lr}
    f978:			; <UNDEFINED> instruction: 0xf009b1b3
    f97c:	stmdacs	r0, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    f980:	stmdavs	r3!, {r1, r2, r4, r5, r6, r7, ip, lr, pc}
    f984:	ldmdblt	r0, {r3, r4, r7, fp, sp, lr}^
    f988:	stmdavs	r3!, {r1, r2, r3, sp, lr, pc}
    f98c:			; <UNDEFINED> instruction: 0xf0096898
    f990:	stmdblt	r8, {r0, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    f994:	ldmvs	fp, {r0, r1, r5, fp, sp, lr}
    f998:	ldmvs	r8, {r0, r1, r5, sp, lr}
    f99c:			; <UNDEFINED> instruction: 0xf009b120
    f9a0:	strdcs	pc, [r0, -sp]
    f9a4:	mvnsle	r2, r0, lsl #16
    f9a8:	svclt	0x0000bd10
    f9ac:	blmi	23ce94 <wprintw@plt+0x239a3c>
    f9b0:	ldrbtmi	r4, [fp], #-2568	; 0xfffff5f8
    f9b4:	stmdavs	r0!, {r2, r3, r4, r7, fp, ip, lr}
    f9b8:	svcpl	0x0010f850
    f9bc:			; <UNDEFINED> instruction: 0xffc0f7ff
    f9c0:	tstcs	r0, r3, lsr #16
    f9c4:	bicsvs	r4, r9, r8, lsr #12
    f9c8:	ldrhtmi	lr, [r8], -sp
    f9cc:	svclt	0x005af010
    f9d0:	strdeq	r1, [r3], -r6
    f9d4:	andeq	r0, r0, r0, lsl #6
    f9d8:	blmi	43cec0 <wprintw@plt+0x439a68>
    f9dc:	ldrbtmi	r4, [fp], #-2576	; 0xfffff5f0
    f9e0:	stmdavs	r0!, {r2, r3, r4, r7, fp, ip, lr}
    f9e4:	svcpl	0x0010f850
    f9e8:			; <UNDEFINED> instruction: 0xffbcf7ff
    f9ec:	stmdbvs	r2!, {r2, r5, fp, sp, lr}
    f9f0:			; <UNDEFINED> instruction: 0xb1436893
    f9f4:	strtmi	r6, [r8], -r3, lsr #2
    f9f8:	mrscs	r2, LR_irq
    f9fc:	pop	{r0, r1, r5, r6, r7, r8, sp, lr}
    fa00:			; <UNDEFINED> instruction: 0xf0104038
    fa04:	ldmdavs	r0, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}
    fa08:	bl	d4d9dc <wprintw@plt+0xd4a584>
    fa0c:	mvnvs	r2, r0, lsl #2
    fa10:	pop	{r3, r5, r9, sl, lr}
    fa14:			; <UNDEFINED> instruction: 0xf0104038
    fa18:	svclt	0x0000bf35
    fa1c:	andeq	r1, r3, sl, asr #31
    fa20:	andeq	r0, r0, r0, lsl #6
    fa24:	blmi	5fd20c <wprintw@plt+0x5f9db4>
    fa28:	ldrbtmi	r4, [fp], #-2583	; 0xfffff5e9
    fa2c:	stmdavs	r2!, {r2, r3, r4, r7, fp, ip, lr}
    fa30:	stmiavs	fp!, {r0, r2, r4, r8, fp, sp, lr}^
    fa34:	strcs	fp, [r0, -r3, lsr #6]
    fa38:	andmi	lr, r8, #1
    fa3c:	tstvs	r3, sp, lsl #2
    fa40:			; <UNDEFINED> instruction: 0xf7f66818
    fa44:	stmdavs	r2!, {r0, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    fa48:	ldmdbvs	r6, {r0, r3, r4, r5, r9, sl, lr}
    fa4c:	movweq	pc, #4224	; 0x1080	; <UNPREDICTABLE>
    fa50:	sbcslt	r4, pc, #-335544320	; 0xec000000
    fa54:	blcs	29e28 <wprintw@plt+0x269d0>
    fa58:	ldmvs	r3!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    fa5c:	ldmdavs	r0!, {r0, r1, r4, r5, r6, r8, ip, sp, pc}
    fa60:	ldc2	7, cr15, [lr, #984]	; 0x3d8
    fa64:	tstlt	r0, r3, lsr #16
    fa68:	ldmvs	r2, {r1, r3, r4, r8, fp, sp, lr}
    fa6c:	tstcs	r0, sl, lsl r1
    fa70:	bicsvs	r4, r9, r8, lsr #12
    fa74:	ldrhtmi	lr, [r8], #141	; 0x8d
    fa78:	svclt	0x0004f010
    fa7c:	ldrb	r6, [r6, r3, lsr #16]!
    fa80:	strb	r4, [sl, lr, lsr #12]!
    fa84:	andeq	r1, r3, lr, ror pc
    fa88:	andeq	r0, r0, r0, lsl #6
    fa8c:	blmi	4fd274 <wprintw@plt+0x4f9e1c>
    fa90:	ldrbtmi	r4, [fp], #-2579	; 0xfffff5ed
    fa94:	stmdavs	fp!, {r0, r2, r3, r4, r7, fp, ip, lr}
    fa98:	ldmdavs	r0!, {r1, r2, r3, r4, r8, fp, sp, lr}
    fa9c:	stc2	7, cr15, [r0, #984]	; 0x3d8
    faa0:	ldmdbvs	fp!, {r0, r1, r2, r3, r5, fp, sp, lr}
    faa4:			; <UNDEFINED> instruction: 0xb192689a
    faa8:	and	r4, r2, r4, lsl #12
    faac:	svceq	0x00fff013
    fab0:	teqvs	sl, sp
    fab4:			; <UNDEFINED> instruction: 0xf7f66810
    fab8:	stmdavs	pc!, {r0, r1, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    fabc:	ldmvs	r2, {r1, r3, r4, r5, r8, fp, sp, lr}
    fac0:	rsclt	r4, r4, #4, 6	; 0x10000000
    fac4:	movweq	pc, #4228	; 0x1084	; <UNPREDICTABLE>
    fac8:	bcs	206dc <wprintw@plt+0x1d284>
    facc:	smlattcs	r0, lr, r1, sp
    fad0:	mvnsvs	r4, r0, lsr r6
    fad4:	ldrhtmi	lr, [r8], #141	; 0x8d
    fad8:	mrclt	0, 6, APSR_nzcv, cr4, cr0, {0}
    fadc:	andeq	r1, r3, r6, lsl pc
    fae0:	andeq	r0, r0, r0, lsl #6
    fae4:	bmi	722758 <wprintw@plt+0x71f300>
    fae8:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    faec:			; <UNDEFINED> instruction: 0x460641f0
    faf0:			; <UNDEFINED> instruction: 0x2700589d
    faf4:	stmibvs	r1!, {r2, r3, r5, fp, sp, lr}^
    faf8:	bllt	1069f8c <wprintw@plt+0x1066b34>
    fafc:	ldrdlt	r6, [fp, #139]	; 0x8b
    fb00:	ldrdhi	pc, [r0], -r3
    fb04:	strbmi	r6, [r0], -r3, lsr #2
    fb08:	b	fed4dadc <wprintw@plt+0xfed4a684>
    fb0c:	mvnvs	r4, r1, lsl #12
    fb10:			; <UNDEFINED> instruction: 0xf7f64640
    fb14:	stmdavs	fp!, {r0, r1, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    fb18:	ldmdbvs	sl, {r0, r4, r5, r9, sl, lr}
    fb1c:	ldmdavs	r0, {r5, r6, r7, r8, sp, lr}
    fb20:	ldrmi	r6, [r8], #-2523	; 0xfffff625
    fb24:	blx	1fcdb04 <wprintw@plt+0x1fca6ac>
    fb28:	stmdavs	fp!, {r4, r5, r8, ip, sp, pc}
    fb2c:	ldmibvs	fp, {r0, r1, r2, r9, sl, lr}^
    fb30:	bicsle	r2, pc, r0, lsl #22
    fb34:	ldrhhi	lr, [r0, #141]!	; 0x8d
    fb38:	sbcsle	r2, fp, r0, lsl #30
    fb3c:	stmdbvs	r3!, {r2, r3, r5, fp, sp, lr}
    fb40:	ldmdavs	r8, {r0, r5, r6, r7, r8, fp, sp, lr}
    fb44:	blx	3cdb26 <wprintw@plt+0x3ca6ce>
    fb48:	pop	{r5, r6, r7, r8, sp, lr}
    fb4c:			; <UNDEFINED> instruction: 0xf8d381f0
    fb50:	ldrb	r8, [sp, r0]
    fb54:	andeq	r1, r3, r0, asr #29
    fb58:	andeq	r0, r0, r0, lsl #6
    fb5c:	bmi	8e27ec <wprintw@plt+0x8df394>
    fb60:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    fb64:			; <UNDEFINED> instruction: 0x460747f0
    fb68:	umulllt	r5, r2, sp, r8
    fb6c:	stmdavs	fp!, {r1, r2, r3, r9, sl, lr}
    fb70:	ldmibvs	fp, {r1, r3, r4, r8, fp, sp, lr}^
    fb74:	ldrmi	r6, [r8], #-2064	; 0xfffff7f0
    fb78:	blx	154db58 <wprintw@plt+0x154a700>
    fb7c:	stmdaeq	r1, {r7, ip, sp, lr, pc}
    fb80:	strmi	r4, [r1], r2, lsl #13
    fb84:	blx	17f3b90 <wprintw@plt+0x17f0738>
    fb88:	stmdavs	ip!, {r3, r7, fp, ip, sp, lr, pc}
    fb8c:	stmibvs	r1!, {r0, r1, r5, r8, fp, sp, lr}^
    fb90:	mcrrpl	8, 1, r6, r2, cr8
    fb94:			; <UNDEFINED> instruction: 0xf7f6b1d2
    fb98:	stmdavs	sl!, {r0, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    fb9c:	mvnvs	r6, r3, lsl r9
    fba0:	ldmdavs	r8, {r0, r4, r6, r7, r8, fp, sp, lr}
    fba4:	ldrtmi	r4, [r1], -r8, lsl #8
    fba8:			; <UNDEFINED> instruction: 0xf7f6b14f
    fbac:	ldmiblt	r0!, {r0, r1, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    fbb0:	svceq	0x0000f1b9
    fbb4:	ldrbmi	sp, [r0], -r9, ror #1
    fbb8:	pop	{r1, ip, sp, pc}
    fbbc:			; <UNDEFINED> instruction: 0xf7f687f0
    fbc0:	cmnlt	r0, r1, lsr sl	; <UNPREDICTABLE>
    fbc4:	svceq	0x0000f1b8
    fbc8:	ubfx	sp, pc, #1, #21
    fbcc:	blcs	29e40 <wprintw@plt+0x269e8>
    fbd0:			; <UNDEFINED> instruction: 0x4611d0f1
    fbd4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    fbd8:	mvnvs	r6, r3, lsr #2
    fbdc:	strmi	lr, [r1], r1, ror #15
    fbe0:			; <UNDEFINED> instruction: 0xf04fe7d3
    fbe4:	ldrb	r0, [r0, r1, lsl #16]
    fbe8:	andeq	r1, r3, r8, asr #28
    fbec:	andeq	r0, r0, r0, lsl #6
    fbf0:	stmdbmi	sl, {r0, r3, r9, fp, lr}
    fbf4:	blmi	2a0de4 <wprintw@plt+0x29d98c>
    fbf8:	ldmdapl	r1, {r4, r8, sl, ip, sp, pc}^
    fbfc:	stmdavs	fp, {r1, r4, r6, r7, fp, ip, lr}
    fc00:	ldmdbvs	ip, {r4, fp, sp, lr}
    fc04:	subvc	pc, r0, r0, asr #7
    fc08:			; <UNDEFINED> instruction: 0xff6cf7ff
    fc0c:	strtmi	r2, [r0], -r1, lsl #2
    fc10:			; <UNDEFINED> instruction: 0x4010e8bd
    fc14:	mrclt	0, 1, APSR_nzcv, cr6, cr0, {0}
    fc18:			; <UNDEFINED> instruction: 0x00031db4
    fc1c:	andeq	r0, r0, r0, lsl #6
    fc20:	andeq	r0, r0, r4, lsr #11
    fc24:	stmdbmi	ip, {r0, r1, r3, r9, fp, lr}
    fc28:	blmi	320e18 <wprintw@plt+0x31d9c0>
    fc2c:	ldmdapl	r1, {r4, r8, sl, ip, sp, pc}^
    fc30:	stmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fc34:	ldrdne	lr, [r0], -r3
    fc38:	vorr.i16	d22, #148	; 0x0094
    fc3c:	vmla.f<illegal width 8>	<illegal reg q11.5>, q0, d0[0]
    fc40:			; <UNDEFINED> instruction: 0xf7ff2080
    fc44:	smlabbcs	r1, fp, pc, pc	; <UNPREDICTABLE>
    fc48:	pop	{r5, r9, sl, lr}
    fc4c:			; <UNDEFINED> instruction: 0xf0104010
    fc50:	svclt	0x0000be19
    fc54:	andeq	r1, r3, r0, lsl #27
    fc58:	andeq	r0, r0, r0, lsl #6
    fc5c:	andeq	r0, r0, r4, lsr #11
    fc60:	blmi	10a256c <wprintw@plt+0x109f114>
    fc64:	push	{r1, r3, r4, r5, r6, sl, lr}
    fc68:	strdlt	r4, [r4], r0
    fc6c:			; <UNDEFINED> instruction: 0x270058d3
    fc70:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, sl, fp, lr}
    fc74:			; <UNDEFINED> instruction: 0xf04f9303
    fc78:	blmi	f90880 <wprintw@plt+0xf8d428>
    fc7c:	stmiapl	r5!, {r2, r3, r4, r5, r6, sl, lr}^
    fc80:			; <UNDEFINED> instruction: 0xf8d3682b
    fc84:			; <UNDEFINED> instruction: 0xf00c8010
    fc88:	blmi	f0e4ec <wprintw@plt+0xf0b094>
    fc8c:			; <UNDEFINED> instruction: 0xf8549702
    fc90:			; <UNDEFINED> instruction: 0xf8daa003
    fc94:			; <UNDEFINED> instruction: 0xf0133004
    fc98:	strmi	r0, [r6], -r1, lsl #18
    fc9c:			; <UNDEFINED> instruction: 0xf8dad11c
    fca0:	bicseq	r3, fp, r0
    fca4:	stmdavs	ip!, {r2, r3, r5, sl, ip, lr, pc}
    fca8:	mvnvs	r2, r0, lsl #6
    fcac:	blx	14bce4 <wprintw@plt+0x14888c>
    fcb0:	ldrdcc	pc, [r4], -sl
    fcb4:	eorvs	r0, r0, #57147392	; 0x3680000
    fcb8:	strbmi	sp, [r0], -r1, asr #10
    fcbc:			; <UNDEFINED> instruction: 0xf0102101
    fcc0:	bmi	bcf44c <wprintw@plt+0xbcbff4>
    fcc4:	ldrbtmi	r4, [sl], #-2857	; 0xfffff4d7
    fcc8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fccc:	subsmi	r9, sl, r3, lsl #22
    fcd0:	andlt	sp, r4, r8, asr #2
    fcd4:			; <UNDEFINED> instruction: 0x87f0e8bd
    fcd8:	ldmdbvs	r9, {r0, r1, r3, r5, fp, sp, lr}
    fcdc:			; <UNDEFINED> instruction: 0xffc0f00f
    fce0:	ldrtmi	r6, [sl], -ip, lsr #16
    fce4:	strmi	sl, [r3], -r2, lsl #18
    fce8:	stmdbvs	r0!, {r1, ip, pc}
    fcec:			; <UNDEFINED> instruction: 0xf7ff9700
    fcf0:			; <UNDEFINED> instruction: 0xf8dafc6d
    fcf4:	strmi	r2, [r1], r0
    fcf8:	svclt	0x005801d0
    fcfc:	strle	r6, [r9, #-2092]	; 0xfffff7d4
    fd00:	ldmdbvs	fp, {r0, r1, r3, r5, fp, sp, lr}
    fd04:			; <UNDEFINED> instruction: 0xf0096818
    fd08:	stmdavs	ip!, {r0, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    fd0c:	ldmdavs	fp, {r0, r1, r5, r8, fp, sp, lr}
    fd10:	ldmiblt	fp!, {r0, r1, r3, r4, sl, fp, ip, lr}
    fd14:	ldrdcc	pc, [r4], -sl
    fd18:	strble	r0, [r4, #2009]	; 0x7d9
    fd1c:	ldrmi	r6, [r1, #2530]	; 0x9e2
    fd20:	stmdbls	r2, {r1, r6, r7, ip, lr, pc}
    fd24:	smlabtls	r7, r4, r9, lr
    fd28:			; <UNDEFINED> instruction: 0xf00e4630
    fd2c:	stmdacs	r0, {r0, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    fd30:	stmdavs	fp!, {r0, r1, r2, r6, r7, ip, lr, pc}
    fd34:	ldmdbvs	r8, {r0, r3, r4, r6, r7, r8, fp, sp, lr}
    fd38:	mcrr2	0, 1, pc, r0, cr0	; <UNPREDICTABLE>
    fd3c:	stmdavs	fp!, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
    fd40:			; <UNDEFINED> instruction: 0xe7f16a19
    fd44:	addmi	r6, r2, #3702784	; 0x388000
    fd48:			; <UNDEFINED> instruction: 0xf8dad0ae
    fd4c:	bicsmi	r3, fp, #4
    fd50:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    fd54:	svclt	0x00284548
    fd58:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    fd5c:	sbcsle	r2, lr, r0, lsl #22
    fd60:	str	r6, [r3, r0, ror #3]!
    fd64:	ldmda	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fd68:	andeq	r1, r3, r4, asr #26
    fd6c:	andeq	r0, r0, ip, ror #6
    fd70:	andeq	r1, r3, ip, lsr #26
    fd74:	andeq	r0, r0, r0, lsl #6
    fd78:	andeq	r0, r0, r4, lsr #11
    fd7c:	andeq	r1, r3, r2, ror #25
    fd80:	blmi	de2660 <wprintw@plt+0xddf208>
    fd84:	push	{r1, r3, r4, r5, r6, sl, lr}
    fd88:	strdlt	r4, [r3], r0
    fd8c:	ldcmi	8, cr5, [r5], #-844	; 0xfffffcb4
    fd90:	movwls	r6, #6171	; 0x181b
    fd94:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    fd98:	ldrbtmi	r4, [ip], #-2867	; 0xfffff4cd
    fd9c:	ldmdavs	r3!, {r1, r2, r5, r6, r7, fp, ip, lr}
    fda0:			; <UNDEFINED> instruction: 0x9010f8d3
    fda4:			; <UNDEFINED> instruction: 0xf988f00c
    fda8:			; <UNDEFINED> instruction: 0xf8d56835
    fdac:			; <UNDEFINED> instruction: 0x4607b010
    fdb0:	ldrdeq	pc, [r0], -fp
    fdb4:	ldmdb	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fdb8:			; <UNDEFINED> instruction: 0xf8544b2c
    fdbc:			; <UNDEFINED> instruction: 0xf8daa003
    fdc0:	ldrbeq	r3, [sl, r4]
    fdc4:	ldrle	r4, [r7], #-1664	; 0xfffff980
    fdc8:	andshi	pc, ip, r5, asr #17
    fdcc:			; <UNDEFINED> instruction: 0xf974f00c
    fdd0:	ldrdcc	pc, [r4], -sl
    fdd4:	eorvs	r0, r8, #57409536	; 0x36c0000
    fdd8:			; <UNDEFINED> instruction: 0x4648d539
    fddc:			; <UNDEFINED> instruction: 0xf0102101
    fde0:	bmi	90f32c <wprintw@plt+0x90bed4>
    fde4:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    fde8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fdec:	subsmi	r9, sl, r1, lsl #22
    fdf0:	andlt	sp, r3, r2, lsr r1
    fdf4:	svchi	0x00f0e8bd
    fdf8:			; <UNDEFINED> instruction: 0x46384659
    fdfc:			; <UNDEFINED> instruction: 0xf88d2300
    fe00:			; <UNDEFINED> instruction: 0xf00f3003
    fe04:	ldmdavs	r3!, {r0, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    fe08:	andeq	pc, r3, #1073741827	; 0x40000003
    fe0c:			; <UNDEFINED> instruction: 0x4601691b
    fe10:			; <UNDEFINED> instruction: 0xf00e6818
    fe14:			; <UNDEFINED> instruction: 0xf89dff03
    fe18:	strmi	r3, [r4], -r3
    fe1c:	ldmdavs	r3!, {r0, r1, r4, r6, r7, r8, ip, sp, pc}
    fe20:	ldmdbvs	fp, {r0, r5, r9, sl, lr}
    fe24:			; <UNDEFINED> instruction: 0xf00c6818
    fe28:	ldmdavs	r5!, {r0, r2, r5, r6, r7, fp, ip, sp, lr, pc}
    fe2c:	addmi	r6, r3, #3850240	; 0x3ac000
    fe30:	stmib	r5, {r1, r3, r6, r7, ip, lr, pc}^
    fe34:	strtmi	r0, [r1], -r7, lsl #8
    fe38:			; <UNDEFINED> instruction: 0xf00e4638
    fe3c:	stmdacs	r0, {r0, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    fe40:	ldmdavs	r3!, {r0, r1, r2, r3, r6, r7, ip, lr, pc}
    fe44:	ldmdbvs	r8, {r0, r3, r4, r6, r7, r8, fp, sp, lr}
    fe48:	blx	fee4be92 <wprintw@plt+0xfee48a3a>
    fe4c:	ldmdavs	r3!, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    fe50:			; <UNDEFINED> instruction: 0xe7f06a1c
    fe54:	strb	r1, [r2, r4, asr #28]!
    fe58:	svc	0x00c0f7f2
    fe5c:	andeq	r1, r3, r4, lsr #24
    fe60:	andeq	r0, r0, ip, ror #6
    fe64:	andeq	r1, r3, lr, lsl #24
    fe68:	andeq	r0, r0, r0, lsl #6
    fe6c:	andeq	r0, r0, r4, lsr #11
    fe70:	andeq	r1, r3, r2, asr #23
    fe74:	bmi	9e2314 <wprintw@plt+0x9deebc>
    fe78:	blmi	9e1064 <wprintw@plt+0x9ddc0c>
    fe7c:	strdlt	fp, [r5], r0
    fe80:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    fe84:	ldmdavs	r2, {r0, r2, r5, r8, fp, lr}
    fe88:			; <UNDEFINED> instruction: 0xf04f9203
    fe8c:	bmi	910694 <wprintw@plt+0x90d23c>
    fe90:	ldmpl	pc, {r2, r3, r4, r6, fp, ip, lr}	; <UNPREDICTABLE>
    fe94:	ldmdavs	fp!, {r0, r5, fp, sp, lr}^
    fe98:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
    fe9c:			; <UNDEFINED> instruction: 0xd12a690e
    fea0:	vstrge	s12, [r1, #-40]	; 0xffffffd8
    fea4:	andcc	lr, r1, #3358720	; 0x334000
    fea8:			; <UNDEFINED> instruction: 0x462a3110
    feac:			; <UNDEFINED> instruction: 0xf00f2001
    feb0:	stmdacs	r0, {r0, r1, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    feb4:	bmi	7072e0 <wprintw@plt+0x703e88>
    feb8:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    febc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fec0:	subsmi	r9, sl, r3, lsl #22
    fec4:	andlt	sp, r5, r1, lsr #2
    fec8:			; <UNDEFINED> instruction: 0x4628bdf0
    fecc:	andcs	r9, r0, #32768	; 0x8000
    fed0:	blx	ffbcded6 <wprintw@plt+0xffbcaa7e>
    fed4:	ldmdavs	r8!, {r0, r1, r5, fp, sp, lr}^
    fed8:	vst1.16	{d6-d7}, [r0 :64], fp
    fedc:	tstmi	r8, #0
    fee0:			; <UNDEFINED> instruction: 0x4630d010
    fee4:			; <UNDEFINED> instruction: 0xf0102101
    fee8:	stmdavs	r2!, {r0, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
    feec:	ldrdcc	lr, [r1, -sp]
    fef0:	andsvs	r4, r3, #184549376	; 0xb000000
    fef4:	stcge	7, cr14, [r1, #-892]	; 0xfffffc84
    fef8:	strtmi	sl, [r8], -r2, lsl #18
    fefc:	blx	ff74df00 <wprintw@plt+0xff74aaa8>
    ff00:	ldrb	r6, [r1, r1, lsr #16]
    ff04:	ldc2	0, cr15, [sl], {16}
    ff08:			; <UNDEFINED> instruction: 0xf7f2e7ef
    ff0c:	svclt	0x0000ef68
    ff10:	andeq	r1, r3, r0, lsr fp
    ff14:	andeq	r0, r0, ip, ror #6
    ff18:	andeq	r1, r3, r6, lsr #22
    ff1c:	andeq	r0, r0, r0, lsl #6
    ff20:	andeq	r0, r0, r4, lsr #11
    ff24:	andeq	r1, r3, lr, ror #21
    ff28:	blmi	ae27d8 <wprintw@plt+0xadf380>
    ff2c:	push	{r1, r3, r4, r5, r6, sl, lr}
    ff30:	strdlt	r4, [r4], r0
    ff34:	stcmi	8, cr5, [r9], #-844	; 0xfffffcb4
    ff38:	movwls	r6, #14363	; 0x381b
    ff3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ff40:	ldrbtmi	r4, [ip], #-2855	; 0xfffff4d9
    ff44:	stmiapl	r7!, {r0, r1, r2, r5, r9, fp, lr}^
    ff48:	ldmdavs	fp!, {r0, r2, r5, r7, fp, ip, lr}^
    ff4c:			; <UNDEFINED> instruction: 0xf0136829
    ff50:			; <UNDEFINED> instruction: 0xf8d10301
    ff54:			; <UNDEFINED> instruction: 0xd12f8010
    ff58:	vmlage.f32	s12, s2, s20
    ff5c:	andcc	lr, r1, #3358720	; 0x334000
    ff60:			; <UNDEFINED> instruction: 0x46323110
    ff64:			; <UNDEFINED> instruction: 0xf00e2001
    ff68:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    ff6c:	bmi	7c739c <wprintw@plt+0x7c3f44>
    ff70:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    ff74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ff78:	subsmi	r9, sl, r3, lsl #22
    ff7c:	andlt	sp, r4, r7, lsr #2
    ff80:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ff84:	stmdbls	r2, {r0, r9, sp}
    ff88:			; <UNDEFINED> instruction: 0xf7ff4630
    ff8c:	blmi	60edd8 <wprintw@plt+0x60b980>
    ff90:	stmiapl	r3!, {r1, r3, r5, fp, sp, lr}^
    ff94:	ldmdavs	fp, {r1, r4, r6, r9, fp, sp, lr}
    ff98:	addsmi	r3, sl, #1024	; 0x400
    ff9c:	ldmdavs	fp!, {r1, r8, ip, lr, pc}^
    ffa0:	ldrle	r0, [r0, #-1179]	; 0xfffffb65
    ffa4:	tstcs	r1, r0, asr #12
    ffa8:	stc2l	0, cr15, [ip], #-64	; 0xffffffc0
    ffac:	ldmib	sp, {r1, r3, r5, fp, sp, lr}^
    ffb0:	strmi	r3, [fp], #-257	; 0xfffffeff
    ffb4:	bfi	r6, r3, #4, #23
    ffb8:	stmdbge	r2, {r0, r9, sl, fp, sp, pc}
    ffbc:			; <UNDEFINED> instruction: 0xf7ff4630
    ffc0:	stmdavs	r9!, {r0, r1, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    ffc4:	andcs	lr, r1, ip, asr #15
    ffc8:	blx	fee4c012 <wprintw@plt+0xfee48bba>
    ffcc:			; <UNDEFINED> instruction: 0xf7f2e7ee
    ffd0:	svclt	0x0000ef06
    ffd4:	andeq	r1, r3, ip, ror sl
    ffd8:	andeq	r0, r0, ip, ror #6
    ffdc:	andeq	r1, r3, r6, ror #20
    ffe0:	andeq	r0, r0, r4, lsr #11
    ffe4:	andeq	r0, r0, r0, lsl #6
    ffe8:	andeq	r1, r3, r6, lsr sl
    ffec:	andeq	r0, r0, ip, lsl r3
    fff0:	bmi	422c34 <wprintw@plt+0x41f7dc>
    fff4:	ldmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    fff8:	stmiavs	sl, {r0, r4, fp, sp, lr}^
    fffc:	ldrsblt	r6, [sl, #-130]!	; 0xffffff7e
   10000:	ldrlt	r4, [r0, #-2573]	; 0xfffff5f3
   10004:	bvs	126627c <wprintw@plt+0x1262e24>
   10008:	cdpne	8, 5, cr6, cr10, cr3, {1}
   1000c:	mulle	fp, r1, r2
   10010:			; <UNDEFINED> instruction: 0xdc002b01
   10014:	pop	{r4, r8, sl, fp, ip, sp, pc}
   10018:	andcs	r4, r0, r0, lsl r0
   1001c:	bllt	fe3cc064 <wprintw@plt+0xfe3c8c0c>
   10020:	bcs	2a650 <wprintw@plt+0x271f8>
   10024:	ldrbmi	sp, [r0, -ip, ror #3]!
   10028:			; <UNDEFINED> instruction: 0xff24f7ff
   1002c:	strb	r6, [pc, r3, lsr #16]!
   10030:			; <UNDEFINED> instruction: 0x000319b4
   10034:	andeq	r0, r0, r0, lsl #6
   10038:	andeq	r0, r0, ip, lsl r3
   1003c:	cfldr32mi	mvfx11, [r1], {56}	; 0x38
   10040:	ldrbtmi	r4, [ip], #-2833	; 0xfffff4ef
   10044:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
   10048:	biclt	r6, r3, fp, asr sl
   1004c:	stmiapl	r3!, {r0, r1, r2, r3, r8, r9, fp, lr}^
   10050:	blcs	6a0c4 <wprintw@plt+0x66c6c>
   10054:	stmdavs	fp!, {r1, r4, r8, sl, fp, ip, lr, pc}
   10058:	stmvs	sl, {r0, r3, r4, r6, r7, fp, sp, lr}
   1005c:	pop	{r1, r5, r8, ip, sp, pc}
   10060:	andcs	r4, r1, r8, lsr r0
   10064:	bllt	1acc0ac <wprintw@plt+0x1ac8c54>
   10068:			; <UNDEFINED> instruction: 0xf00f6998
   1006c:	stmdavs	fp!, {r0, r1, r2, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   10070:	ldmvs	r8, {r2, r9, sl, lr}^
   10074:	cdp2	0, 2, cr15, cr6, cr15, {0}
   10078:	mvnsle	r4, #132, 4	; 0x40000008
   1007c:			; <UNDEFINED> instruction: 0xf7ffbd38
   10080:	ubfx	pc, r3, #30, #4
   10084:	andeq	r1, r3, r6, ror #18
   10088:	andeq	r0, r0, r0, lsl #6
   1008c:	andeq	r0, r0, ip, lsl r3
   10090:	blmi	43d578 <wprintw@plt+0x43a120>
   10094:	ldrbtmi	r4, [fp], #-2576	; 0xfffff5f0
   10098:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   1009c:	stmdbvs	r5!, {r0, r5, r6, r7, r8, fp, sp, lr}
   100a0:	stmdavs	r3!, {r0, r4, r5, r6, r8, fp, ip, sp, pc}^
   100a4:	andle	r4, r5, fp, lsr #5
   100a8:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
   100ac:			; <UNDEFINED> instruction: 0xf7f26123
   100b0:	mvnvs	lr, r2, ror #31
   100b4:	tstcs	r1, r8, lsr #12
   100b8:	ldrhtmi	lr, [r8], -sp
   100bc:	bllt	ff8cc104 <wprintw@plt+0xff8c8cac>
   100c0:			; <UNDEFINED> instruction: 0xf7f66828
   100c4:	tstcs	r1, r3, asr #16	; <UNPREDICTABLE>
   100c8:	strtmi	r6, [r8], -r0, ror #3
   100cc:	ldrhtmi	lr, [r8], -sp
   100d0:	bllt	ff64c118 <wprintw@plt+0xff648cc0>
   100d4:	andeq	r1, r3, r2, lsl r9
   100d8:	andeq	r0, r0, r0, lsl #6
   100dc:	blmi	3fd5c4 <wprintw@plt+0x3fa16c>
   100e0:	ldrbtmi	r4, [fp], #-2575	; 0xfffff5f1
   100e4:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   100e8:	stmibvs	r1!, {r0, r2, r5, r8, fp, sp, lr}^
   100ec:	mcrrpl	8, 2, r6, r3, cr8
   100f0:	stmiavs	r2!, {r0, r1, r3, r4, r6, r8, fp, ip, sp, pc}
   100f4:	tstcs	r1, r8, lsr #12
   100f8:	svclt	0x001e42aa
   100fc:	mvnvs	r6, sl, lsr #17
   10100:	pop	{r1, r5, r8, sp, lr}
   10104:			; <UNDEFINED> instruction: 0xf0104038
   10108:			; <UNDEFINED> instruction: 0xf7f6bbbd
   1010c:	tstcs	r1, fp, lsr #16	; <UNPREDICTABLE>
   10110:	strtmi	r6, [r8], -r0, ror #3
   10114:	ldrhtmi	lr, [r8], -sp
   10118:	bllt	fed4c160 <wprintw@plt+0xfed48d08>
   1011c:	andeq	r1, r3, r6, asr #17
   10120:	andeq	r0, r0, r0, lsl #6
   10124:	tstcs	r1, r3, lsl #22
   10128:	ldrbtmi	r4, [fp], #-2563	; 0xfffff5fd
   1012c:	mulsvc	r9, fp, r8
   10130:	svclt	0x00004770
   10134:	andeq	r1, r3, lr, ror r8
   10138:			; <UNDEFINED> instruction: 0x000005b0
   1013c:	tstcs	r1, r3, lsl #22
   10140:	ldrbtmi	r4, [fp], #-2563	; 0xfffff5fd
   10144:	mulsvs	r9, fp, r8
   10148:	svclt	0x00004770
   1014c:	andeq	r1, r3, r6, ror #16
   10150:	strdeq	r0, [r0], -r8
   10154:	andcs	r4, r5, #98304	; 0x18000
   10158:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
   1015c:			; <UNDEFINED> instruction: 0xf7f22000
   10160:			; <UNDEFINED> instruction: 0xf00eee2c
   10164:			; <UNDEFINED> instruction: 0xf7f2f81d
   10168:	andcs	lr, r1, sl, lsl #30
   1016c:	svclt	0x0000bd08
   10170:	strdeq	sp, [r1], -r2
   10174:			; <UNDEFINED> instruction: 0x4604b510
   10178:			; <UNDEFINED> instruction: 0xf00b2014
   1017c:	movwcs	pc, #3623	; 0xe27	; <UNPREDICTABLE>
   10180:	strcc	lr, [r2], #-2496	; 0xfffff640
   10184:	tstvs	r3, r3
   10188:	tstlt	ip, r1, lsl #6
   1018c:	movwcc	r6, #6243	; 0x1863
   10190:	ldclt	0, cr6, [r0, #-268]	; 0xfffffef4
   10194:	bmi	22a3a8 <wprintw@plt+0x226f50>
   10198:	andcc	lr, r2, r1, asr #19
   1019c:	tstlt	r3, sl, ror r4
   101a0:	blmi	1a850c <wprintw@plt+0x1a50b4>
   101a4:	ldmpl	r3, {r0, r7, sp, lr}^
   101a8:	tstlt	fp, fp, lsl r8
   101ac:	addmi	r6, r2, #10092544	; 0x9a0000
   101b0:	addsvs	fp, r9, r8, lsl #30
   101b4:	svclt	0x00004770
   101b8:	andeq	r1, r3, ip, lsl #16
   101bc:	andeq	r0, r0, r0, lsl #6
   101c0:	bmi	322df4 <wprintw@plt+0x31f99c>
   101c4:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   101c8:	ldmpl	fp, {r2, r9, sl, lr}
   101cc:	bvs	ff6aa240 <wprintw@plt+0xff6a6de8>
   101d0:	stmdavs	r0, {r1, r7, r9, lr}
   101d4:	andcs	fp, r0, #4, 30
   101d8:			; <UNDEFINED> instruction: 0xf7f262da
   101dc:	stmdbvs	r0!, {r2, r3, r7, r8, sl, fp, sp, lr, pc}
   101e0:	stc	7, cr15, [r8, #968]	; 0x3c8
   101e4:	pop	{r5, r9, sl, lr}
   101e8:			; <UNDEFINED> instruction: 0xf7f24010
   101ec:	svclt	0x0000bd81
   101f0:	andeq	r1, r3, r4, ror #15
   101f4:	andeq	r0, r0, r0, lsl #6
   101f8:	andcc	lr, r2, #208, 18	; 0x340000
   101fc:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
   10200:	addsvs	fp, r3, sl, lsl #2
   10204:	smlabblt	r3, r3, r8, r6
   10208:	blmi	1a8578 <wprintw@plt+0x1a5120>
   1020c:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   10210:	ldmvs	sl, {r0, r1, r5, r8, ip, sp, pc}
   10214:	svclt	0x00044282
   10218:	addsvs	r6, sl, r2, asr #17
   1021c:	svclt	0x00d0f7ff
   10220:	andeq	r1, r3, sl, lsr #15
   10224:	andeq	r0, r0, r0, lsl #6
   10228:	ldrlt	fp, [r0, #-360]	; 0xfffffe98
   1022c:	teqlt	r4, r4, lsl #17
   10230:			; <UNDEFINED> instruction: 0xf7ff68e0
   10234:	strtmi	pc, [r0], -r5, asr #31
   10238:	stccs	8, cr6, [r0], {164}	; 0xa4
   1023c:	pop	{r3, r4, r5, r6, r7, r8, ip, lr, pc}
   10240:			; <UNDEFINED> instruction: 0xf7ff4010
   10244:			; <UNDEFINED> instruction: 0x4770bfbd
   10248:			; <UNDEFINED> instruction: 0x4605b538
   1024c:			; <UNDEFINED> instruction: 0xf00b2014
   10250:			; <UNDEFINED> instruction: 0x4604fdbd
   10254:			; <UNDEFINED> instruction: 0xf00b6828
   10258:	stmdavs	fp!, {r0, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}^
   1025c:			; <UNDEFINED> instruction: 0x61222200
   10260:	eorvs	r6, r0, r3, rrx
   10264:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   10268:			; <UNDEFINED> instruction: 0x4604b570
   1026c:			; <UNDEFINED> instruction: 0xffecf7ff
   10270:	movwcs	r6, #2212	; 0x8a4
   10274:	sbcvs	r4, r3, r6, lsl #12
   10278:	cmplt	ip, r3, lsl #12
   1027c:	ldrmi	r4, [sp], -r0, lsr #12
   10280:			; <UNDEFINED> instruction: 0xffe2f7ff
   10284:	strmi	r6, [r3], -r8, lsr #1
   10288:	sbcvs	r6, r5, r4, lsr #17
   1028c:	mvnsle	r2, r0, lsl #24
   10290:	ldrtmi	r2, [r0], -r0, lsl #4
   10294:	ldcllt	0, cr6, [r0, #-616]!	; 0xfffffd98
   10298:	smlabtlt	r3, r3, r8, r6
   1029c:	movwcc	r6, #6235	; 0x185b
   102a0:	stmvs	r0, {r0, r1, r6, sp, lr}
   102a4:	mvnsle	r2, r0, lsl #16
   102a8:	svclt	0x00004770
   102ac:	mvnsmi	lr, #737280	; 0xb4000
   102b0:	svcmi	0x00264604
   102b4:			; <UNDEFINED> instruction: 0xf8df4698
   102b8:			; <UNDEFINED> instruction: 0x460ec098
   102bc:			; <UNDEFINED> instruction: 0x4615447f
   102c0:	andeq	pc, ip, r7, asr r8	; <UNPREDICTABLE>
   102c4:	stmdavs	r3, {r0, r3, r4, r5, r9, sl, lr}
   102c8:	adcmi	r6, r1, #5832704	; 0x590000
   102cc:	bmi	88439c <wprintw@plt+0x880f44>
   102d0:	ldrbtmi	r6, [sl], #-92	; 0xffffffa4
   102d4:	ldmvs	r9, {r0, r4, sp, lr}
   102d8:	eorsle	r4, r2, r9, lsr #5
   102dc:	addsvs	r4, sp, lr, lsl sl
   102e0:	subsvs	r4, r1, sl, ror r4
   102e4:	ldclne	15, cr4, [r1], #-116	; 0xffffff8c
   102e8:			; <UNDEFINED> instruction: 0xf04f68e3
   102ec:	ldrbtmi	r0, [pc], #-2304	; 102f4 <wprintw@plt+0xce9c>
   102f0:	andls	pc, ip, r4, asr #17
   102f4:	adcsvs	r6, fp, r0, lsr #16
   102f8:	stc2l	0, cr15, [ip, #44]	; 0x2c
   102fc:	andls	pc, r6, r0, lsl #16
   10300:	stmiavs	fp!, {r3, r4, r5, r6, r7, sp, lr}
   10304:			; <UNDEFINED> instruction: 0xf8c56828
   10308:	strbmi	r9, [r0], #-8
   1030c:			; <UNDEFINED> instruction: 0xf00b613b
   10310:	stmdavs	fp!, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   10314:	andls	pc, r8, r3, lsl #16
   10318:	cmnvs	r8, r4, lsr #16
   1031c:			; <UNDEFINED> instruction: 0xf7f24620
   10320:			; <UNDEFINED> instruction: 0xf1c6eeaa
   10324:	stmibne	r1!, {r0, r9}
   10328:	strtmi	r4, [r0], -r2, lsl #8
   1032c:	mvnsmi	lr, #12386304	; 0xbd0000
   10330:	ldcllt	7, cr15, [r0], {242}	; 0xf2
   10334:	tstcs	r0, sl, lsl #20
   10338:	andsvs	r4, r1, sl, ror r4
   1033c:	adcmi	r6, r9, #10027008	; 0x990000
   10340:	blmi	244a78 <wprintw@plt+0x241620>
   10344:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   10348:			; <UNDEFINED> instruction: 0xe7cb605a
   1034c:	andeq	r1, r3, ip, ror #13
   10350:	andeq	r0, r0, r0, lsl #6
   10354:	andeq	r2, r3, r2, ror #8
   10358:	andeq	r2, r3, r4, asr r4
   1035c:	andeq	r2, r3, r6, asr #8
   10360:	strdeq	r2, [r3], -ip
   10364:	andeq	r2, r3, lr, ror #7
   10368:	bmi	e2284c <wprintw@plt+0xe1f3f4>
   1036c:	blmi	e21558 <wprintw@plt+0xe1e100>
   10370:	mvnsmi	lr, sp, lsr #18
   10374:	stmpl	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   10378:	stmdavs	r2!, {r0, r1, r3, r4, r7, fp, sp, lr}
   1037c:	rscsvs	r6, fp, r7, asr r8
   10380:	addsvs	fp, pc, r3, lsl #2
   10384:			; <UNDEFINED> instruction: 0xf8d74d33
   10388:	ldrbtmi	r8, [sp], #-0
   1038c:			; <UNDEFINED> instruction: 0xf7f268e8
   10390:			; <UNDEFINED> instruction: 0x4606ee72
   10394:			; <UNDEFINED> instruction: 0xf7f24640
   10398:	ldmdane	r1!, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
   1039c:	tstcc	r1, r0, asr #12
   103a0:	stc2l	0, cr15, [r8, #-44]	; 0xffffffd4
   103a4:	stmiavs	lr!, {r0, r1, r5, fp, sp, lr}^
   103a8:	eorsvs	r6, r8, fp, asr r8
   103ac:	ldmdavs	pc, {r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
   103b0:	mcr	7, 3, pc, cr0, cr2, {7}	; <UNPREDICTABLE>
   103b4:	ldrtmi	r4, [r8], -r0, lsl #13
   103b8:	mrc	7, 2, APSR_nzcv, cr12, cr2, {7}
   103bc:			; <UNDEFINED> instruction: 0x46024639
   103c0:	andeq	lr, r8, r7, lsl #22
   103c4:			; <UNDEFINED> instruction: 0xf7f23201
   103c8:	ldrtmi	lr, [r0], -r8, lsl #25
   103cc:	mrc	7, 2, APSR_nzcv, cr2, cr2, {7}
   103d0:	ldrtmi	r6, [r1], -r3, lsr #16
   103d4:			; <UNDEFINED> instruction: 0x4602685b
   103d8:			; <UNDEFINED> instruction: 0xf7f26818
   103dc:	ldrtmi	lr, [r0], -sl, lsr #25
   103e0:	stc	7, cr15, [r8], {242}	; 0xf2
   103e4:	stmdbvs	fp!, {r1, r5, fp, sp, lr}
   103e8:	rscvs	r2, r9, r0, lsl #2
   103ec:	umlalsvs	r6, fp, r7, r8
   103f0:	sbcsvs	fp, pc, r3, lsl #2
   103f4:	ldrdhi	pc, [r0], -r7
   103f8:			; <UNDEFINED> instruction: 0x46404d17
   103fc:			; <UNDEFINED> instruction: 0xf7f2447d
   10400:			; <UNDEFINED> instruction: 0x4606ee3a
   10404:			; <UNDEFINED> instruction: 0xf7f26968
   10408:	ldmdane	r1!, {r1, r2, r4, r5, r9, sl, fp, sp, lr, pc}
   1040c:	tstcc	r1, r0, asr #12
   10410:	ldc2	0, cr15, [r0, #-44]	; 0xffffffd4
   10414:	stmdbvs	lr!, {r0, r1, r5, fp, sp, lr}^
   10418:			; <UNDEFINED> instruction: 0x4631689b
   1041c:	ldmdavs	r8, {r3, r4, r5, sp, lr}
   10420:	stcl	7, cr15, [r4, #-968]	; 0xfffffc38
   10424:			; <UNDEFINED> instruction: 0xf7f24630
   10428:	stmdavs	fp!, {r1, r2, r5, r6, sl, fp, sp, lr, pc}
   1042c:	cmnvs	sl, r0, lsl #4
   10430:	stmdavs	r2!, {r0, r1, r3, r8, ip, sp, pc}
   10434:	blmi	268588 <wprintw@plt+0x265130>
   10438:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1043c:	stmdavs	r2!, {r0, r1, r3, r8, ip, sp, pc}
   10440:	pop	{r0, r1, r4, r7, sp, lr}
   10444:	svclt	0x000081f0
   10448:	andeq	r1, r3, ip, lsr r6
   1044c:	andeq	r0, r0, r0, lsl #6
   10450:	andeq	r2, r3, r0, asr #7
   10454:	andeq	r2, r3, sl, lsr #7
   10458:	andeq	r2, r3, r8, lsr r3
   1045c:	strdeq	r2, [r3], -ip
   10460:	andcs	r4, r5, #81920	; 0x14000
   10464:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
   10468:			; <UNDEFINED> instruction: 0xf7f22000
   1046c:	pop	{r1, r2, r5, r7, sl, fp, sp, lr, pc}
   10470:			; <UNDEFINED> instruction: 0xf00d4008
   10474:	svclt	0x0000be95
   10478:	andeq	sp, r1, r6, lsl sl
   1047c:	bmi	163094 <wprintw@plt+0x15fc3c>
   10480:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   10484:			; <UNDEFINED> instruction: 0xf4106818
   10488:	mrsle	r0, (UNDEF: 0)
   1048c:			; <UNDEFINED> instruction: 0xe6614770
   10490:	andeq	r1, r3, r8, lsr #10
   10494:	andeq	r0, r0, r4, lsr #11
   10498:	andcs	fp, r1, r0, lsl r5
   1049c:	stc	7, cr15, [r0], {242}	; 0xf2
   104a0:			; <UNDEFINED> instruction: 0xf7f24c0b
   104a4:	stmdbmi	fp, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   104a8:	ldrbtmi	r2, [ip], #-1
   104ac:			; <UNDEFINED> instruction: 0xf7f24479
   104b0:	blmi	28be90 <wprintw@plt+0x288a38>
   104b4:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   104b8:	bl	ffece488 <wprintw@plt+0xffecb030>
   104bc:	tstcs	r0, r7, lsl #20
   104c0:			; <UNDEFINED> instruction: 0x4608447a
   104c4:			; <UNDEFINED> instruction: 0x4010e8bd
   104c8:			; <UNDEFINED> instruction: 0xf7f23218
   104cc:	svclt	0x0000bd07
   104d0:	strdeq	r1, [r3], -lr
   104d4:	andeq	sp, r1, ip, ror #19
   104d8:	andeq	r0, r0, r4, lsr r5
   104dc:	andeq	r2, r3, r4, ror r2
   104e0:	addlt	fp, r3, r0, lsl #10
   104e4:			; <UNDEFINED> instruction: 0xf00c4c1d
   104e8:			; <UNDEFINED> instruction: 0xf00cfe47
   104ec:	blmi	74feb8 <wprintw@plt+0x74ca60>
   104f0:	stmiapl	r5!, {r2, r3, r4, r5, r6, sl, lr}^
   104f4:			; <UNDEFINED> instruction: 0xf7f26828
   104f8:	blmi	6cb938 <wprintw@plt+0x6c84e0>
   104fc:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   10500:			; <UNDEFINED> instruction: 0xf7f2b108
   10504:	blmi	64b57c <wprintw@plt+0x648124>
   10508:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   1050c:	ldc	7, cr15, [r6], {242}	; 0xf2
   10510:			; <UNDEFINED> instruction: 0xf7f26828
   10514:			; <UNDEFINED> instruction: 0xf7ffec14
   10518:			; <UNDEFINED> instruction: 0xf003ffbf
   1051c:	blmi	50ef60 <wprintw@plt+0x50bb08>
   10520:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
   10524:	strle	r0, [r5], #-602	; 0xfffffda6
   10528:	ldreq	r6, [fp, fp, ror #16]
   1052c:	andcs	sp, r0, r5, lsl #8
   10530:	ldc	7, cr15, [r4, #968]	; 0x3c8
   10534:	stc2l	7, cr15, [r6], #1016	; 0x3f8
   10538:	blmi	38a518 <wprintw@plt+0x3870c0>
   1053c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   10540:	ldmdavs	ip, {r1, r3, r4, r8, fp, sp, lr}
   10544:	movwls	r6, #6227	; 0x1853
   10548:	ldc2	0, cr15, [r6, #44]!	; 0x2c
   1054c:	strmi	r9, [r2], -r1, lsl #18
   10550:	andcc	r4, r1, #32, 12	; 0x2000000
   10554:			; <UNDEFINED> instruction: 0xff10f7fe
   10558:	svclt	0x0000e7e9
   1055c:			; <UNDEFINED> instruction: 0x000314b8
   10560:	andeq	r0, r0, r8, lsr r6
   10564:	strdeq	r0, [r0], -ip
   10568:	andeq	r0, r0, r4, asr #7
   1056c:	andeq	r0, r0, r4, lsr #11
   10570:	andeq	r0, r0, r0, lsl #6
   10574:			; <UNDEFINED> instruction: 0x460db5f0
   10578:	addlt	r7, r5, r3, lsl #16
   1057c:	ldrbtmi	r4, [lr], #-3632	; 0xfffff1d0
   10580:	ldmdami	r0!, {r0, r1, r3, r8, fp, ip, sp, pc}
   10584:	ldmdbmi	r0!, {r3, r4, r5, r6, sl, lr}
   10588:			; <UNDEFINED> instruction: 0xf7f84479
   1058c:	stmdavc	r3, {r0, r1, r2, r3, r9, fp, ip, sp, lr, pc}
   10590:	bllt	ae1da8 <wprintw@plt+0xade950>
   10594:	ldmpl	r3!, {r0, r2, r3, r5, r8, r9, fp, lr}^
   10598:	andcs	r4, r5, #737280	; 0xb4000
   1059c:	ldmdavs	pc, {sp}	; <UNPREDICTABLE>
   105a0:			; <UNDEFINED> instruction: 0xf7f24479
   105a4:	stmdbmi	fp!, {r1, r3, sl, fp, sp, lr, pc}
   105a8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   105ac:	andcs	r4, r0, r6, lsl #12
   105b0:	stc	7, cr15, [r2], {242}	; 0xf2
   105b4:	tstcs	r1, r2, lsr r6
   105b8:	ldrtmi	r4, [r8], -r3, lsl #12
   105bc:	mcr	7, 0, pc, cr0, cr2, {7}	; <UNPREDICTABLE>
   105c0:	stmdbvs	r9!, {r0, r2, r6, r8, ip, sp, pc}
   105c4:			; <UNDEFINED> instruction: 0xf7f24620
   105c8:	ldmib	r5, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
   105cc:	strtmi	r1, [r0], -r6, lsl #4
   105d0:	ldcl	7, cr15, [r2, #-968]!	; 0xfffffc38
   105d4:	andlt	r4, r5, r0, lsr #12
   105d8:	ldrhtmi	lr, [r0], #141	; 0x8d
   105dc:	bllt	fe24e5ac <wprintw@plt+0xfe24b154>
   105e0:	andcs	r2, r1, #0, 14
   105e4:			; <UNDEFINED> instruction: 0x4639463b
   105e8:			; <UNDEFINED> instruction: 0xf7f99700
   105ec:	blmi	60eb18 <wprintw@plt+0x60b6c0>
   105f0:	ldmpl	r3!, {r3, r4, r5, r7, r8, fp, ip, sp, pc}^
   105f4:	ldmdavs	lr, {r1, r5, fp, ip, sp, lr}
   105f8:	sbcle	r2, sp, r0, lsl #20
   105fc:	andcs	r4, r5, #360448	; 0x58000
   10600:			; <UNDEFINED> instruction: 0xf7f24479
   10604:	ldrdls	lr, [r3], -sl
   10608:	stcl	7, cr15, [r2, #-968]!	; 0xfffffc38
   1060c:			; <UNDEFINED> instruction: 0xf7f26800
   10610:	bls	10b970 <wprintw@plt+0x108518>
   10614:	tstcs	r1, r3, lsr #12
   10618:	ldrtmi	r9, [r0], -r0
   1061c:	ldcl	7, cr15, [r0, #968]	; 0x3c8
   10620:	ldmpl	r3!, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   10624:	stmdbmi	sp, {r3, r4, r5, r9, sl, lr}
   10628:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1062c:			; <UNDEFINED> instruction: 0xf7f2681e
   10630:	strtmi	lr, [r3], -r4, asr #23
   10634:	strmi	r2, [r2], -r1, lsl #2
   10638:			; <UNDEFINED> instruction: 0xf7f24630
   1063c:	ldr	lr, [pc, r2, asr #27]!
   10640:	andeq	r1, r3, sl, lsr #8
   10644:	andeq	sp, r1, r0, lsr #18
   10648:	andeq	sp, r1, r4, lsr #18
   1064c:	andeq	r0, r0, ip, lsl r4
   10650:	andeq	sp, r1, ip, asr #18
   10654:	andeq	sl, r1, sl, asr r8
   10658:	andeq	sp, r1, ip, asr #17
   1065c:	andeq	sp, r1, sl, lsl #17
   10660:	bmi	9fd6a4 <wprintw@plt+0x9fa24c>
   10664:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
   10668:	ldrbmi	lr, [r0, sp, lsr #18]!
   1066c:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   10670:	cdpmi	12, 2, cr10, cr5, cr12, {0}
   10674:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10678:	blcs	14e7d0 <wprintw@plt+0x14b378>
   1067c:	movwls	r6, #14363	; 0x381b
   10680:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10684:	ldrbtmi	r4, [lr], #-2849	; 0xfffff4df
   10688:	ldrdge	pc, [r4], pc	; <UNPREDICTABLE>
   1068c:	ldmpl	r5!, {r0, r9, ip, pc}^
   10690:	svcmi	0x002044fa
   10694:	ldrdhi	pc, [r0], -r5
   10698:	mrc2	7, 7, pc, cr14, cr15, {7}
   1069c:			; <UNDEFINED> instruction: 0xf9cef003
   106a0:	strls	r4, [r2], #-2077	; 0xfffff7e3
   106a4:	bls	61f38 <wprintw@plt+0x5eae0>
   106a8:	ldmdapl	r0!, {r0, r8, sp}
   106ac:	stmdavs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   106b0:	stc	7, cr15, [sl], {242}	; 0xf2
   106b4:	movwlt	r6, #14379	; 0x382b
   106b8:	ldmpl	r4!, {r3, r4, r9, fp, lr}
   106bc:	ldrbeq	r6, [r1, -r2, ror #16]
   106c0:	cfldr32vs	mvfx13, [r8], {4}
   106c4:			; <UNDEFINED> instruction: 0xf7f7b110
   106c8:	stmdavs	fp!, {r0, r1, r2, r3, r5, r6, r9, fp, ip, sp, lr, pc}
   106cc:			; <UNDEFINED> instruction: 0x2054f893
   106d0:	stmdavs	r2!, {r1, r3, r5, r6, r8, ip, sp, pc}
   106d4:	strle	r0, [sl], #-530	; 0xfffffdee
   106d8:	ldrdcs	pc, [ip], -sl
   106dc:			; <UNDEFINED> instruction: 0xf7ffb112
   106e0:	stmdavs	fp!, {r0, r1, r6, r9, sl, fp, ip, sp, lr, pc}
   106e4:	ldmdavs	r8, {r0, r3, r4, r7, r9, fp, sp, lr}
   106e8:			; <UNDEFINED> instruction: 0xff44f7ff
   106ec:	cdpvs	8, 1, cr6, cr11, cr11, {1}
   106f0:	andls	pc, ip, r7, asr #17
   106f4:	eorvs	r4, fp, r3, asr #10
   106f8:	ldrdcs	sp, [r1], -sp	; <UNPREDICTABLE>
   106fc:	stc	7, cr15, [lr], #968	; 0x3c8
   10700:	andeq	r1, r3, r2, asr #6
   10704:	andeq	r0, r0, ip, ror #6
   10708:	andeq	r1, r3, r2, lsr #6
   1070c:	andeq	r0, r0, r0, lsl #6
   10710:	andeq	r2, r3, r4, lsr #1
   10714:	andeq	r2, r3, r8, lsl #1
   10718:	andeq	r0, r0, ip, lsl r4
   1071c:	andeq	r0, r0, r4, lsr #11
   10720:	andcs	r4, r5, #4, 18	; 0x10000
   10724:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
   10728:			; <UNDEFINED> instruction: 0xf7f22000
   1072c:			; <UNDEFINED> instruction: 0xf7ffeb46
   10730:	svclt	0x0000ff97
   10734:	andeq	sp, r1, r2, ror #15
   10738:	strmi	r4, [r4], -r5, lsl #18
   1073c:	andcs	r2, r0, r5, lsl #4
   10740:	strlt	r4, [r8, #-1145]	; 0xfffffb87
   10744:	bl	e4e714 <wprintw@plt+0xe4b2bc>
   10748:			; <UNDEFINED> instruction: 0xf7ff4621
   1074c:	svclt	0x0000ff89
   10750:	andeq	sp, r1, r4, ror #15
   10754:	svcmi	0x00f0e92d
   10758:	mrrcmi	0, 8, fp, sp, cr3
   1075c:	ldrbtmi	r4, [ip], #-2909	; 0xfffff4a3
   10760:	ldmdavs	r8!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
   10764:			; <UNDEFINED> instruction: 0xf0002800
   10768:	blmi	16f0a20 <wprintw@plt+0x16ed5c8>
   1076c:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   10770:	ldrdcc	pc, [r0], -sl
   10774:			; <UNDEFINED> instruction: 0x4618b11b
   10778:	b	ff84e748 <wprintw@plt+0xff84b2f0>
   1077c:			; <UNDEFINED> instruction: 0xf7f26838
   10780:	blmi	15cb300 <wprintw@plt+0x15c7ea8>
   10784:	andls	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   10788:	ldrdeq	pc, [r0], -r9
   1078c:	b	ff5ce75c <wprintw@plt+0xff5cb304>
   10790:	blmi	15230e4 <wprintw@plt+0x151fc8c>
   10794:	andhi	pc, r2, r4, asr r8	; <UNPREDICTABLE>
   10798:			; <UNDEFINED> instruction: 0xf8d858e5
   1079c:	stmdavs	r9!, {lr, pc}
   107a0:	svceq	0x0002f1bc
   107a4:	mrcmi	13, 2, sp, cr0, cr0, {3}
   107a8:	ldmdami	r0, {r8, r9, sp}^
   107ac:			; <UNDEFINED> instruction: 0xf854461a
   107b0:	stmdapl	r0!, {r1, r2, pc}
   107b4:	ldmib	r8, {ip, pc}^
   107b8:	vst1.8	{d6[0]}, [r0], r0
   107bc:	vaddl.u8	q10, d22, d0
   107c0:	vmlsl.u<illegal width 8>	q8, d16, d0[0]
   107c4:			; <UNDEFINED> instruction: 0xf1bc3080
   107c8:	svclt	0x00d80f05
   107cc:	andeq	pc, r1, r0, asr #32
   107d0:	svclt	0x000c4298
   107d4:	bleq	cc918 <wprintw@plt+0xc94c0>
   107d8:	bleq	8c91c <wprintw@plt+0x894c4>
   107dc:	svceq	0x0004f1bc
   107e0:			; <UNDEFINED> instruction: 0xf046bfd8
   107e4:	bl	feb11ff0 <wprintw@plt+0xfeb0eb98>
   107e8:	addsmi	r0, lr, #2816	; 0xb00
   107ec:	andcs	fp, r3, ip, lsl #30
   107f0:	strmi	r2, [r6], -r1
   107f4:			; <UNDEFINED> instruction: 0x0c06ebac
   107f8:	ldrbmi	r9, [r8], -r1, lsl #12
   107fc:			; <UNDEFINED> instruction: 0xf8c69e00
   10800:			; <UNDEFINED> instruction: 0xf7f2c000
   10804:	vmlals.f16	s28, s1, s21	; <UNPREDICTABLE>
   10808:	stmdavs	r9!, {r1, r3, r4, r6, r9, sl, lr}
   1080c:	strmi	r2, [r4], r0, lsl #6
   10810:			; <UNDEFINED> instruction: 0xf8ca6830
   10814:			; <UNDEFINED> instruction: 0xf7f2c000
   10818:	ldmdavs	r2!, {r5, r7, r8, fp, sp, lr, pc}
   1081c:	stmdavs	r9!, {r8, r9, sp}
   10820:	pkhtbmi	r4, r4, sl, asr #8
   10824:			; <UNDEFINED> instruction: 0xf8c79801
   10828:			; <UNDEFINED> instruction: 0xf7f2c000
   1082c:			; <UNDEFINED> instruction: 0xf8c9e996
   10830:			; <UNDEFINED> instruction: 0xf00c0000
   10834:			; <UNDEFINED> instruction: 0xf8d8fcb5
   10838:	bicseq	r3, fp, #0
   1083c:	bmi	b45cac <wprintw@plt+0xb42854>
   10840:	stmiapl	r2!, {r0, r1, r3, r5, fp, sp, lr}
   10844:	ldmne	r3, {r1, r4, fp, sp, lr}^
   10848:	bcs	45884 <wprintw@plt+0x4242c>
   1084c:	blmi	a87c68 <wprintw@plt+0xa84810>
   10850:	andsvs	r5, sl, r3, ror #17
   10854:	pop	{r0, r1, ip, sp, pc}
   10858:	bmi	9b4820 <wprintw@plt+0x9b13c8>
   1085c:	andsvs	r5, r3, r2, lsr #17
   10860:	pop	{r0, r1, ip, sp, pc}
   10864:	blmi	8f482c <wprintw@plt+0x8f13d4>
   10868:	stmiapl	r3!, {r9, sp}^
   1086c:	andlt	r6, r3, sl, lsl r0
   10870:	svchi	0x00f0e8bd
   10874:	tstcs	r1, r8, lsr r8
   10878:	bl	fce848 <wprintw@plt+0xfcb3f0>
   1087c:	ldrdeq	pc, [r0], -r9
   10880:			; <UNDEFINED> instruction: 0xf7f22101
   10884:			; <UNDEFINED> instruction: 0xe7daeb3a
   10888:	movwcs	r4, #2584	; 0xa18
   1088c:	andcc	pc, r0, sl, asr #17
   10890:	beq	8c9d4 <wprintw@plt+0x8957c>
   10894:	stmiapl	r6!, {r4, r6, r9, sl, lr}
   10898:			; <UNDEFINED> instruction: 0xf8c6461a
   1089c:			; <UNDEFINED> instruction: 0xf7f2a000
   108a0:			; <UNDEFINED> instruction: 0xf8d8e95c
   108a4:	movwcs	r2, #0
   108a8:	bcc	6a954 <wprintw@plt+0x674fc>
   108ac:	ldrbmi	r4, [r0], -r6, lsl #12
   108b0:			; <UNDEFINED> instruction: 0xf7f2603e
   108b4:	blmi	34ae04 <wprintw@plt+0x3479ac>
   108b8:	andeq	pc, r0, r9, asr #17
   108bc:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   108c0:	bmi	18a7a4 <wprintw@plt+0x18734c>
   108c4:			; <UNDEFINED> instruction: 0xf8544b05
   108c8:			; <UNDEFINED> instruction: 0xf854a002
   108cc:	ldrb	r9, [pc, -r3]
   108d0:	andeq	r1, r3, sl, asr #4
   108d4:	andeq	r0, r0, r4, asr #7
   108d8:	strdeq	r0, [r0], -ip
   108dc:	andeq	r0, r0, r8, lsr r6
   108e0:			; <UNDEFINED> instruction: 0x000005b4
   108e4:	andeq	r0, r0, r0, lsl #10
   108e8:	andeq	r0, r0, r4, lsr #11
   108ec:	andeq	r0, r0, ip, lsl r3
   108f0:	andeq	r0, r0, r4, ror r4
   108f4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   108f8:	strlt	r2, [r8, #-256]	; 0xffffff00
   108fc:			; <UNDEFINED> instruction: 0xf7f24608
   10900:	blmi	10bcc8 <wprintw@plt+0x108870>
   10904:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   10908:			; <UNDEFINED> instruction: 0x4008e8bd
   1090c:	bllt	84e8dc <wprintw@plt+0x84b484>
   10910:	andeq	r1, r3, r8, lsr #14
   10914:			; <UNDEFINED> instruction: 0xf7ffb510
   10918:			; <UNDEFINED> instruction: 0xf7ffffef
   1091c:	stmdami	pc, {r0, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   10920:	ldrbtmi	r4, [r8], #-3087	; 0xfffff3f1
   10924:	bl	cce8f4 <wprintw@plt+0xccb49c>
   10928:	andcs	r4, r5, #229376	; 0x38000
   1092c:	ldrbtmi	r2, [r9], #-0
   10930:			; <UNDEFINED> instruction: 0xf7f2447c
   10934:	strmi	lr, [r1], -r2, asr #20
   10938:			; <UNDEFINED> instruction: 0xf7f22001
   1093c:	blmi	2cba04 <wprintw@plt+0x2c85ac>
   10940:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   10944:	ldmib	r4!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10948:	andcs	r4, r1, #8, 22	; 0x2000
   1094c:	andcs	r2, r0, r3, lsl r1
   10950:	pop	{r0, r1, r5, r6, r7, fp, ip, lr}
   10954:	andsvc	r4, sl, r0, lsl r0
   10958:	bllt	184e928 <wprintw@plt+0x184b4d0>
   1095c:	andeq	ip, r1, sl, asr r4
   10960:	andeq	r1, r3, r8, ror r0
   10964:	andeq	sp, r1, lr, lsr #12
   10968:	andeq	r0, r0, r4, lsr r5
   1096c:	andeq	r0, r0, r8, lsr r4
   10970:	tstcs	r0, r8, lsl #10
   10974:	rsbsmi	pc, r0, pc, rrx
   10978:	ldc	7, cr15, [r2], #968	; 0x3c8
   1097c:			; <UNDEFINED> instruction: 0xf7f22032
   10980:	blmi	cb530 <wprintw@plt+0xc80d8>
   10984:	andsvs	r4, r8, fp, ror r4
   10988:	svclt	0x0000bd08
   1098c:	andeq	r1, r3, r8, lsr #13
   10990:	cfstr32mi	mvfx11, [sl], {16}
   10994:	ldrbtmi	r4, [ip], #-2826	; 0xfffff4f6
   10998:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1099c:	strle	r0, [r9], #-1499	; 0xfffffa25
   109a0:	andcs	r4, r1, #8, 22	; 0x2000
   109a4:	addvc	pc, r4, pc, asr #8
   109a8:	pop	{r0, r1, r5, r6, r7, fp, ip, lr}
   109ac:	andsvs	r4, sl, r0, lsl r0
   109b0:	bllt	fe54e980 <wprintw@plt+0xfe54b528>
   109b4:			; <UNDEFINED> instruction: 0xffdcf7ff
   109b8:	svclt	0x0000e7f2
   109bc:	andeq	r1, r3, r2, lsl r0
   109c0:	andeq	r0, r0, r4, lsr #11
   109c4:	strdeq	r0, [r0], -r8
   109c8:	bmi	1a35e4 <wprintw@plt+0x1a018c>
   109cc:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   109d0:	ldrbeq	r6, [fp, #2075]	; 0x81b
   109d4:			; <UNDEFINED> instruction: 0xf7ffd501
   109d8:			; <UNDEFINED> instruction: 0xf7ffbfcb
   109dc:	svclt	0x0000bf8d
   109e0:	ldrdeq	r0, [r3], -ip
   109e4:	andeq	r0, r0, r4, lsr #11
   109e8:	strdlt	fp, [r3], r0
   109ec:	ldrmi	r4, [r7], -ip, lsl #12
   109f0:			; <UNDEFINED> instruction: 0xf00b9001
   109f4:	strmi	pc, [r6], -pc, ror #22
   109f8:			; <UNDEFINED> instruction: 0xf00b4620
   109fc:	ldmdbmi	r7, {r0, r1, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   10a00:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
   10a04:	andcs	r4, r1, r5, lsl #12
   10a08:	bl	ff24e9d8 <wprintw@plt+0xff24b580>
   10a0c:	ldcle	14, cr2, [r1, #-52]	; 0xffffffcc
   10a10:			; <UNDEFINED> instruction: 0x46224913
   10a14:	ldrbtmi	r2, [r9], #-1
   10a18:	bl	ff04e9e8 <wprintw@plt+0xff04b590>
   10a1c:	ldcle	13, cr2, [r3, #-92]	; 0xffffffa4
   10a20:	andcs	r4, r5, #59768832	; 0x3900000
   10a24:			; <UNDEFINED> instruction: 0xf7f22000
   10a28:	andlt	lr, r3, r8, asr #19
   10a2c:	ldrhtmi	lr, [r0], #141	; 0x8d
   10a30:	blt	feacea00 <wprintw@plt+0xfeacb5a8>
   10a34:			; <UNDEFINED> instruction: 0xf1c64b0b
   10a38:	stmdbmi	fp, {r1, r2, r3, r9}
   10a3c:	ldrbtmi	r2, [fp], #-1
   10a40:			; <UNDEFINED> instruction: 0xf7f24479
   10a44:	strb	lr, [r3, ip, lsr #23]!
   10a48:			; <UNDEFINED> instruction: 0xf1c54b08
   10a4c:	stmdbmi	r8, {r3, r4, r9}
   10a50:	ldrbtmi	r2, [fp], #-1
   10a54:			; <UNDEFINED> instruction: 0xf7f24479
   10a58:	strb	lr, [r1, r2, lsr #23]!
   10a5c:	muleq	r1, r6, r6
   10a60:	andeq	pc, r1, r2, lsl #13
   10a64:	andeq	ip, r1, r6, lsl r7
   10a68:	andeq	r9, r1, r8, ror #23
   10a6c:	andeq	ip, r1, r2, lsl #14
   10a70:	ldrdeq	r9, [r1], -r4
   10a74:	ldrne	pc, [r4, #-2271]	; 0xfffff721
   10a78:	ldrlt	r2, [r8, #-517]!	; 0xfffffdfb
   10a7c:	andcs	r4, r0, r9, ror r4
   10a80:	strmi	pc, [ip, #-2271]	; 0xfffff721
   10a84:	ldmib	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10a88:			; <UNDEFINED> instruction: 0x4601447c
   10a8c:			; <UNDEFINED> instruction: 0xf7f22001
   10a90:			; <UNDEFINED> instruction: 0xf8dfeb86
   10a94:	andcs	r1, r5, #0, 10
   10a98:	ldrbtmi	r2, [r9], #-0
   10a9c:	stmib	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10aa0:	andcs	r4, r1, r1, lsl #12
   10aa4:	bl	1ecea74 <wprintw@plt+0x1ecb61c>
   10aa8:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   10aac:	andcs	r2, r0, r5, lsl #4
   10ab0:			; <UNDEFINED> instruction: 0xf7f24479
   10ab4:	strmi	lr, [r1], -r2, lsl #19
   10ab8:			; <UNDEFINED> instruction: 0xf7f22001
   10abc:			; <UNDEFINED> instruction: 0xf8dfeb70
   10ac0:	andcs	r1, r5, #220, 8	; 0xdc000000
   10ac4:	ldrbtmi	r2, [r9], #-0
   10ac8:	ldmdb	r6!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10acc:	ldrbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   10ad0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10ad4:	andcs	r4, r0, r5, lsl #12
   10ad8:	stmdb	lr!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10adc:	strbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   10ae0:			; <UNDEFINED> instruction: 0x4601447a
   10ae4:			; <UNDEFINED> instruction: 0xf7ff4628
   10ae8:			; <UNDEFINED> instruction: 0xf8dfff7f
   10aec:			; <UNDEFINED> instruction: 0xf8df24bc
   10af0:			; <UNDEFINED> instruction: 0xf8df14bc
   10af4:	ldrbtmi	r0, [sl], #-1212	; 0xfffffb44
   10af8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10afc:			; <UNDEFINED> instruction: 0xff74f7ff
   10b00:	ldrtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   10b04:	stmdavs	r0!, {r2, r5, r6, r7, fp, ip, lr}
   10b08:	streq	pc, [r0, #-1040]	; 0xfffffbf0
   10b0c:	bichi	pc, r9, r0
   10b10:	strtcs	pc, [r4], #2271	; 0x8df
   10b14:	strtne	pc, [r4], #2271	; 0x8df
   10b18:	strteq	pc, [r4], #2271	; 0x8df
   10b1c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   10b20:			; <UNDEFINED> instruction: 0xf7ff4478
   10b24:			; <UNDEFINED> instruction: 0xf8dfff61
   10b28:			; <UNDEFINED> instruction: 0xf8df249c
   10b2c:			; <UNDEFINED> instruction: 0xf8df149c
   10b30:	ldrbtmi	r0, [sl], #-1180	; 0xfffffb64
   10b34:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10b38:			; <UNDEFINED> instruction: 0xff56f7ff
   10b3c:	andseq	r6, sp, #2293760	; 0x230000
   10b40:	andshi	pc, sl, #64, 2
   10b44:	strcs	pc, [r8], #2271	; 0x8df
   10b48:	strne	pc, [r8], #2271	; 0x8df
   10b4c:	streq	pc, [r8], #2271	; 0x8df
   10b50:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   10b54:			; <UNDEFINED> instruction: 0xf7ff4478
   10b58:	stmdavs	r3!, {r0, r1, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   10b5c:			; <UNDEFINED> instruction: 0xf1400218
   10b60:			; <UNDEFINED> instruction: 0xf8df8202
   10b64:			; <UNDEFINED> instruction: 0xf8df2478
   10b68:			; <UNDEFINED> instruction: 0xf8df1478
   10b6c:	ldrbtmi	r0, [sl], #-1144	; 0xfffffb88
   10b70:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10b74:			; <UNDEFINED> instruction: 0xff38f7ff
   10b78:	strbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   10b7c:	andcs	r2, r0, r5, lsl #4
   10b80:			; <UNDEFINED> instruction: 0xf7f24479
   10b84:			; <UNDEFINED> instruction: 0xf8dfe91a
   10b88:	andcs	r1, r5, #100, 8	; 0x64000000
   10b8c:			; <UNDEFINED> instruction: 0x46054479
   10b90:			; <UNDEFINED> instruction: 0xf7f22000
   10b94:			; <UNDEFINED> instruction: 0xf8dfe912
   10b98:	ldrbtmi	r2, [sl], #-1112	; 0xfffffba8
   10b9c:	strtmi	r4, [r8], -r1, lsl #12
   10ba0:			; <UNDEFINED> instruction: 0xff22f7ff
   10ba4:	strbcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   10ba8:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   10bac:	strbeq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   10bb0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   10bb4:			; <UNDEFINED> instruction: 0xf7ff4478
   10bb8:			; <UNDEFINED> instruction: 0xf8dfff17
   10bbc:			; <UNDEFINED> instruction: 0xf8df2444
   10bc0:			; <UNDEFINED> instruction: 0xf8df1444
   10bc4:	ldrbtmi	r0, [sl], #-1092	; 0xfffffbbc
   10bc8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10bcc:			; <UNDEFINED> instruction: 0xff0cf7ff
   10bd0:	ldrtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   10bd4:	ldrtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   10bd8:	ldrteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   10bdc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   10be0:			; <UNDEFINED> instruction: 0xf7ff4478
   10be4:			; <UNDEFINED> instruction: 0xf8dfff01
   10be8:			; <UNDEFINED> instruction: 0xf8df2430
   10bec:			; <UNDEFINED> instruction: 0xf8df1430
   10bf0:	ldrbtmi	r0, [sl], #-1072	; 0xfffffbd0
   10bf4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10bf8:	mrc2	7, 7, pc, cr6, cr15, {7}
   10bfc:	andseq	r6, r9, #2293760	; 0x230000
   10c00:			; <UNDEFINED> instruction: 0x81a8f140
   10c04:	ldrne	pc, [ip], #-2271	; 0xfffff721
   10c08:	andcs	r2, r0, r5, lsl #4
   10c0c:			; <UNDEFINED> instruction: 0xf7f24479
   10c10:			; <UNDEFINED> instruction: 0xf8dfe8d4
   10c14:	andcs	r1, r5, #20, 8	; 0x14000000
   10c18:			; <UNDEFINED> instruction: 0x46054479
   10c1c:			; <UNDEFINED> instruction: 0xf7f22000
   10c20:			; <UNDEFINED> instruction: 0xf8dfe8cc
   10c24:	ldrbtmi	r2, [sl], #-1032	; 0xfffffbf8
   10c28:	strtmi	r4, [r8], -r1, lsl #12
   10c2c:	mrc2	7, 6, pc, cr12, cr15, {7}
   10c30:	andseq	r6, sl, #2293760	; 0x230000
   10c34:	orrhi	pc, r5, r0, asr #2
   10c38:	andcs	r4, r5, #4145152	; 0x3f4000
   10c3c:	ldrbtmi	r2, [r9], #-0
   10c40:	ldm	sl!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10c44:	andcs	r4, r5, #4112384	; 0x3ec000
   10c48:			; <UNDEFINED> instruction: 0x46054479
   10c4c:			; <UNDEFINED> instruction: 0xf7f22000
   10c50:	bmi	ffe8af28 <wprintw@plt+0xffe87ad0>
   10c54:			; <UNDEFINED> instruction: 0x4601447a
   10c58:			; <UNDEFINED> instruction: 0xf7ff4628
   10c5c:	bmi	ffe10778 <wprintw@plt+0xffe0d320>
   10c60:	ldmmi	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, fp, lr}^
   10c64:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   10c68:			; <UNDEFINED> instruction: 0xf7ff4478
   10c6c:	bmi	ffdd0768 <wprintw@plt+0xffdcd310>
   10c70:	ldmmi	r7!, {r1, r2, r4, r5, r6, r7, r8, fp, lr}^
   10c74:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   10c78:			; <UNDEFINED> instruction: 0xf7ff4478
   10c7c:	bmi	ffd90758 <wprintw@plt+0xffd8d300>
   10c80:	ldmmi	r6!, {r0, r2, r4, r5, r6, r7, r8, fp, lr}^
   10c84:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   10c88:			; <UNDEFINED> instruction: 0xf7ff4478
   10c8c:	ldmibmi	r4!, {r0, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   10c90:	andcs	r2, r0, r5, lsl #4
   10c94:			; <UNDEFINED> instruction: 0xf7f24479
   10c98:	ldmibmi	r2!, {r4, r7, fp, sp, lr, pc}^
   10c9c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10ca0:	andcs	r4, r0, r5, lsl #12
   10ca4:	stm	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10ca8:	ldrbtmi	r4, [sl], #-2799	; 0xfffff511
   10cac:	strtmi	r4, [r8], -r1, lsl #12
   10cb0:	mrc2	7, 4, pc, cr10, cr15, {7}
   10cb4:			; <UNDEFINED> instruction: 0xf4106820
   10cb8:			; <UNDEFINED> instruction: 0xf0000500
   10cbc:	bmi	ffaf1178 <wprintw@plt+0xffaedd20>
   10cc0:	stmiami	ip!, {r0, r1, r3, r5, r6, r7, r8, fp, lr}^
   10cc4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   10cc8:			; <UNDEFINED> instruction: 0xf7ff4478
   10ccc:	bmi	ffad0708 <wprintw@plt+0xffacd2b0>
   10cd0:	stmiami	fp!, {r1, r3, r5, r6, r7, r8, fp, lr}^
   10cd4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   10cd8:			; <UNDEFINED> instruction: 0xf7ff4478
   10cdc:	bmi	ffa906f8 <wprintw@plt+0xffa8d2a0>
   10ce0:	stmiami	sl!, {r0, r3, r5, r6, r7, r8, fp, lr}^
   10ce4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   10ce8:			; <UNDEFINED> instruction: 0xf7ff4478
   10cec:	bmi	ffa506e8 <wprintw@plt+0xffa4d290>
   10cf0:	stmiami	r9!, {r3, r5, r6, r7, r8, fp, lr}^
   10cf4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   10cf8:			; <UNDEFINED> instruction: 0xf7ff4478
   10cfc:	bmi	ffa106d8 <wprintw@plt+0xffa0d280>
   10d00:	stmiami	r8!, {r0, r1, r2, r5, r6, r7, r8, fp, lr}^
   10d04:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   10d08:			; <UNDEFINED> instruction: 0xf7ff4478
   10d0c:	bmi	ff9d06c8 <wprintw@plt+0xff9cd270>
   10d10:	stmiami	r7!, {r1, r2, r5, r6, r7, r8, fp, lr}^
   10d14:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   10d18:			; <UNDEFINED> instruction: 0xf7ff4478
   10d1c:	stmibmi	r5!, {r0, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   10d20:	andcs	r2, r0, r5, lsl #4
   10d24:			; <UNDEFINED> instruction: 0xf7f24479
   10d28:	stmibmi	r3!, {r3, r6, fp, sp, lr, pc}^
   10d2c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10d30:	andcs	r4, r0, r5, lsl #12
   10d34:	stmda	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10d38:	ldrbtmi	r4, [sl], #-2784	; 0xfffff520
   10d3c:	strtmi	r4, [r8], -r1, lsl #12
   10d40:	mrc2	7, 2, pc, cr2, cr15, {7}
   10d44:	ldmibmi	pc, {r1, r2, r3, r4, r6, r7, r9, fp, lr}^	; <UNPREDICTABLE>
   10d48:	ldrbtmi	r4, [sl], #-2271	; 0xfffff721
   10d4c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10d50:	mcr2	7, 2, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   10d54:	ldmibmi	lr, {r0, r2, r3, r4, r6, r7, r9, fp, lr}^
   10d58:	ldrbtmi	r4, [sl], #-2270	; 0xfffff722
   10d5c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10d60:	mcr2	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   10d64:	ldmibmi	sp, {r2, r3, r4, r6, r7, r9, fp, lr}^
   10d68:	ldrbtmi	r4, [sl], #-2269	; 0xfffff723
   10d6c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10d70:	mrc2	7, 1, pc, cr10, cr15, {7}
   10d74:	ldmibmi	ip, {r0, r1, r3, r4, r6, r7, r9, fp, lr}^
   10d78:	ldrbtmi	r4, [sl], #-2268	; 0xfffff724
   10d7c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10d80:	mrc2	7, 1, pc, cr2, cr15, {7}
   10d84:	ldmibmi	fp, {r1, r3, r4, r6, r7, r9, fp, lr}^
   10d88:	ldrbtmi	r4, [sl], #-2267	; 0xfffff725
   10d8c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10d90:	mcr2	7, 1, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   10d94:	ldmibmi	sl, {r0, r3, r4, r6, r7, r9, fp, lr}^
   10d98:	ldrbtmi	r4, [sl], #-2266	; 0xfffff726
   10d9c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10da0:	mcr2	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   10da4:	ldmibmi	r9, {r3, r4, r6, r7, r9, fp, lr}^
   10da8:	ldrbtmi	r4, [sl], #-2265	; 0xfffff727
   10dac:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10db0:	mrc2	7, 0, pc, cr10, cr15, {7}
   10db4:	ldmibmi	r8, {r0, r1, r2, r4, r6, r7, r9, fp, lr}^
   10db8:	ldrbtmi	r4, [sl], #-2264	; 0xfffff728
   10dbc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10dc0:	mrc2	7, 0, pc, cr2, cr15, {7}
   10dc4:	andcs	r4, r5, #3506176	; 0x358000
   10dc8:	ldrbtmi	r2, [r9], #-0
   10dcc:	svc	0x00f4f7f1
   10dd0:	andcs	r4, r5, #212, 18	; 0x350000
   10dd4:			; <UNDEFINED> instruction: 0x46054479
   10dd8:			; <UNDEFINED> instruction: 0xf7f12000
   10ddc:	bmi	ff4ccd9c <wprintw@plt+0xff4c9944>
   10de0:			; <UNDEFINED> instruction: 0x4601447a
   10de4:			; <UNDEFINED> instruction: 0xf7ff4628
   10de8:	bmi	ff4505ec <wprintw@plt+0xff44d194>
   10dec:	ldmmi	r1, {r4, r6, r7, r8, fp, lr}^
   10df0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   10df4:			; <UNDEFINED> instruction: 0xf7ff4478
   10df8:	stmibmi	pc, {r0, r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   10dfc:	andcs	r2, r0, r5, lsl #4
   10e00:			; <UNDEFINED> instruction: 0xf7f14479
   10e04:	stmibmi	sp, {r1, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
   10e08:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10e0c:	andcs	r4, r0, r5, lsl #12
   10e10:	svc	0x00d2f7f1
   10e14:	ldrbtmi	r4, [sl], #-2762	; 0xfffff536
   10e18:	strtmi	r4, [r8], -r1, lsl #12
   10e1c:	stc2l	7, cr15, [r4, #1020]!	; 0x3fc
   10e20:			; <UNDEFINED> instruction: 0xf4106820
   10e24:	rsble	r0, r2, r0, lsl #10
   10e28:	stmibmi	r7, {r1, r2, r6, r7, r9, fp, lr}^
   10e2c:	ldrbtmi	r4, [sl], #-2247	; 0xfffff739
   10e30:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10e34:	ldc2l	7, cr15, [r8, #1020]	; 0x3fc
   10e38:	stmibmi	r6, {r0, r2, r6, r7, r9, fp, lr}^
   10e3c:	ldrbtmi	r4, [sl], #-2246	; 0xfffff73a
   10e40:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10e44:	ldc2l	7, cr15, [r0, #1020]	; 0x3fc
   10e48:	stmibmi	r5, {r2, r6, r7, r9, fp, lr}^
   10e4c:	ldrbtmi	r4, [sl], #-2245	; 0xfffff73b
   10e50:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10e54:	stc2l	7, cr15, [r8, #1020]	; 0x3fc
   10e58:	stmibmi	r4, {r0, r1, r6, r7, r9, fp, lr}^
   10e5c:	ldrbtmi	r4, [sl], #-2244	; 0xfffff73c
   10e60:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10e64:	stc2l	7, cr15, [r0, #1020]	; 0x3fc
   10e68:	stmibmi	r3, {r1, r6, r7, r9, fp, lr}^
   10e6c:	ldrbtmi	r4, [sl], #-2243	; 0xfffff73d
   10e70:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10e74:	ldc2	7, cr15, [r8, #1020]!	; 0x3fc
   10e78:	stmibmi	r2, {r0, r6, r7, r9, fp, lr}^
   10e7c:	ldrbtmi	r4, [sl], #-2242	; 0xfffff73e
   10e80:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10e84:	ldc2	7, cr15, [r0, #1020]!	; 0x3fc
   10e88:	andseq	r6, fp, #2293760	; 0x230000
   10e8c:	bmi	ff00632c <wprintw@plt+0xff002ed4>
   10e90:	stmiami	r0, {r0, r1, r2, r3, r4, r5, r7, r8, fp, lr}^
   10e94:	pop	{r1, r3, r4, r5, r6, sl, lr}
   10e98:	ldrbtmi	r4, [r9], #-56	; 0xffffffc8
   10e9c:			; <UNDEFINED> instruction: 0xf7ff4478
   10ea0:	bmi	fef80534 <wprintw@plt+0xfef7d0dc>
   10ea4:	ldmmi	lr!, {r0, r2, r3, r4, r5, r7, r8, fp, lr}
   10ea8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   10eac:			; <UNDEFINED> instruction: 0xf7ff4478
   10eb0:	ldmibmi	ip!, {r0, r1, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   10eb4:	strtmi	r2, [r8], -r5, lsl #4
   10eb8:			; <UNDEFINED> instruction: 0xf7f14479
   10ebc:	ldmibmi	sl!, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   10ec0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10ec4:	strtmi	r4, [r8], -r3, lsl #12
   10ec8:			; <UNDEFINED> instruction: 0xf7f1461d
   10ecc:	bmi	fee0ccac <wprintw@plt+0xfee09854>
   10ed0:			; <UNDEFINED> instruction: 0x4601447a
   10ed4:			; <UNDEFINED> instruction: 0xf7ff4628
   10ed8:	ldr	pc, [r9], -r7, lsl #27
   10edc:	ldmibmi	r5!, {r2, r4, r5, r7, r9, fp, lr}
   10ee0:	ldrbtmi	r4, [sl], #-2229	; 0xfffff74b
   10ee4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10ee8:	ldc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
   10eec:	ldmibmi	r3!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   10ef0:	strtmi	r2, [r8], -r5, lsl #4
   10ef4:			; <UNDEFINED> instruction: 0xf7f14479
   10ef8:	ldmibmi	r1!, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
   10efc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10f00:	strtmi	r4, [r8], -r3, lsl #12
   10f04:			; <UNDEFINED> instruction: 0xf7f1461d
   10f08:	bmi	febccc70 <wprintw@plt+0xfebc9818>
   10f0c:			; <UNDEFINED> instruction: 0x4601447a
   10f10:			; <UNDEFINED> instruction: 0xf7ff4628
   10f14:	str	pc, [r7, r9, ror #26]
   10f18:	andcs	r4, r5, #2801664	; 0x2ac000
   10f1c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   10f20:	svc	0x004af7f1
   10f24:	andcs	r4, r5, #2768896	; 0x2a4000
   10f28:			; <UNDEFINED> instruction: 0x46034479
   10f2c:	ldrmi	r4, [sp], -r8, lsr #12
   10f30:	svc	0x0042f7f1
   10f34:	ldrbtmi	r4, [sl], #-2726	; 0xfffff55a
   10f38:	strtmi	r4, [r8], -r1, lsl #12
   10f3c:	ldc2l	7, cr15, [r4, #-1020]	; 0xfffffc04
   10f40:	bmi	fe94aa3c <wprintw@plt+0xfe9475e4>
   10f44:	stmiami	r5!, {r2, r5, r7, r8, fp, lr}
   10f48:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   10f4c:			; <UNDEFINED> instruction: 0xf7ff4478
   10f50:	ldrbt	pc, [r1], -fp, asr #26	; <UNPREDICTABLE>
   10f54:	stmibmi	r3!, {r1, r5, r7, r9, fp, lr}
   10f58:	ldrbtmi	r4, [sl], #-2211	; 0xfffff75d
   10f5c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10f60:	stc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
   10f64:	bmi	fe88a8a4 <wprintw@plt+0xfe88744c>
   10f68:	stmiami	r2!, {r0, r5, r7, r8, fp, lr}
   10f6c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   10f70:			; <UNDEFINED> instruction: 0xf7ff4478
   10f74:	ldrb	pc, [r4, #3385]!	; 0xd39	; <UNPREDICTABLE>
   10f78:	stmibmi	r0!, {r0, r1, r2, r3, r4, r7, r9, fp, lr}
   10f7c:	ldrbtmi	r4, [sl], #-2208	; 0xfffff760
   10f80:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10f84:	ldc2	7, cr15, [r0, #-1020]!	; 0xfffffc04
   10f88:	svclt	0x0000e5dc
   10f8c:	andeq	sp, r1, r0, lsl #10
   10f90:	andeq	r0, r3, r0, lsr #30
   10f94:	andeq	sp, r1, r6, lsl r5
   10f98:	muleq	r1, r8, r5
   10f9c:	andeq	sp, r1, r2, asr #11
   10fa0:			; <UNDEFINED> instruction: 0x0001d5be
   10fa4:			; <UNDEFINED> instruction: 0x0001d5bc
   10fa8:	andeq	sp, r1, lr, lsr #11
   10fac:	andeq	sp, r1, r4, asr #11
   10fb0:	andeq	sp, r1, lr, asr #11
   10fb4:	andeq	r0, r0, r4, lsr #11
   10fb8:	andeq	sp, r1, ip, lsr #12
   10fbc:	andeq	sp, r1, r2, asr r6
   10fc0:	andeq	sp, r1, ip, asr r6
   10fc4:	andeq	sp, r1, lr, asr #12
   10fc8:	andeq	sp, r1, ip, ror #12
   10fcc:	andeq	sp, r1, sl, ror r6
   10fd0:	andeq	sp, r1, r4, lsr #13
   10fd4:			; <UNDEFINED> instruction: 0x0001d6be
   10fd8:	andeq	sp, r1, r8, asr #13
   10fdc:	strdeq	sp, [r1], -r2
   10fe0:	andeq	sp, r1, ip, lsl #14
   10fe4:	andeq	sp, r1, sl, lsl r7
   10fe8:	andeq	sp, r1, r0, lsl r7
   10fec:	andeq	sp, r1, r0, lsl r7
   10ff0:	andeq	sp, r1, sl, lsl r7
   10ff4:	andeq	sp, r1, r8, lsr #14
   10ff8:	andeq	sp, r1, r2, asr r7
   10ffc:	andeq	sp, r1, r0, ror #14
   11000:	andeq	sp, r1, r2, asr r7
   11004:	andeq	sp, r1, r0, ror r7
   11008:	andeq	sp, r1, lr, ror r7
   1100c:	andeq	sp, r1, r0, ror r7
   11010:	muleq	r1, r2, r7
   11014:	andeq	sp, r1, r0, lsr #15
   11018:	muleq	r1, r2, r7
   1101c:			; <UNDEFINED> instruction: 0x0001d7b8
   11020:	andeq	sp, r1, r2, asr #15
   11024:	andeq	sp, r1, ip, ror #15
   11028:	andeq	sp, r1, ip, ror #15
   1102c:	strdeq	sp, [r1], -r2
   11030:	andeq	sp, r1, r6, lsr r8
   11034:	andeq	sp, r1, r8, lsr r8
   11038:	andeq	sp, r1, r0, asr #16
   1103c:	andeq	sp, r1, r4, asr r8
   11040:	andeq	sp, r1, r6, ror r8
   11044:	andeq	sp, r1, r4, lsl #17
   11048:	andeq	sp, r1, ip, ror r8
   1104c:	muleq	r1, lr, r8
   11050:	andeq	sp, r1, r8, lsr #17
   11054:	andeq	sp, r1, r0, lsr #17
   11058:	andeq	sp, r1, r6, asr #17
   1105c:	ldrdeq	sp, [r1], -r4
   11060:	andeq	sp, r1, ip, asr #17
   11064:	andeq	sp, r1, lr, asr #17
   11068:	ldrdeq	sp, [r1], -r6
   1106c:	andeq	sp, r1, r8, lsr #18
   11070:	andeq	sp, r1, lr, asr #18
   11074:	andeq	sp, r1, r4, asr r9
   11078:	andeq	sp, r1, ip, asr #18
   1107c:	andeq	sp, r1, r2, ror r9
   11080:	andeq	sp, r1, ip, ror r9
   11084:	andeq	sp, r1, r4, ror r9
   11088:	muleq	r1, sl, r9
   1108c:	andeq	sp, r1, ip, lsr #19
   11090:	andeq	sp, r1, r4, lsr #19
   11094:	andeq	sp, r1, r2, asr #19
   11098:	ldrdeq	sp, [r1], -r0
   1109c:	andeq	sp, r1, r8, asr #19
   110a0:	andeq	sp, r1, lr, ror #19
   110a4:	strdeq	sp, [r1], -ip
   110a8:	strdeq	sp, [r1], -r4
   110ac:	andeq	sp, r1, sl, lsl sl
   110b0:	andeq	sp, r1, r4, lsr #20
   110b4:	andeq	sp, r1, ip, lsl sl
   110b8:	andeq	sp, r1, lr, lsl sl
   110bc:	andeq	sp, r1, r2, lsr #20
   110c0:	andeq	sp, r1, sl, lsr sl
   110c4:	andeq	sp, r1, r0, ror #20
   110c8:	andeq	sp, r1, lr, ror #20
   110cc:	andeq	sp, r1, r6, ror #20
   110d0:	andeq	sp, r1, r4, lsl #21
   110d4:	andeq	sp, r1, sl, lsl #21
   110d8:	andeq	sp, r1, r2, lsl #21
   110dc:	andeq	sp, r1, r0, lsr #21
   110e0:	andeq	sp, r1, lr, lsr #21
   110e4:	andeq	sp, r1, r6, lsr #21
   110e8:	andeq	sp, r1, ip, asr #21
   110ec:	ldrdeq	sp, [r1], -lr
   110f0:	ldrdeq	sp, [r1], -r6
   110f4:	strdeq	sp, [r1], -r4
   110f8:	andeq	sp, r1, r2, lsl #22
   110fc:	strdeq	sp, [r1], -sl
   11100:	andeq	sp, r1, r0, lsr #22
   11104:	andeq	sp, r1, lr, lsr #22
   11108:	andeq	sp, r1, r6, lsr #22
   1110c:	andeq	sp, r1, r0, asr #22
   11110:	andeq	sp, r1, r6, asr #22
   11114:	andeq	sp, r1, lr, lsr fp
   11118:	andeq	sp, r1, r4, ror #22
   1111c:	andeq	sp, r1, lr, ror #22
   11120:	andeq	sp, r1, r6, ror #22
   11124:	andeq	sp, r1, r8, ror #22
   11128:	andeq	sp, r1, r4, ror fp
   1112c:	andeq	sp, r1, ip, ror fp
   11130:	andeq	sp, r1, r2, lsr #23
   11134:	andeq	sp, r1, ip, lsr #23
   11138:	andeq	sp, r1, r4, lsr #23
   1113c:	andeq	sp, r1, r6, lsr #23
   11140:	andeq	sp, r1, sl, lsr #23
   11144:	strdeq	sp, [r1], -r2
   11148:	andeq	sp, r1, r0, lsl ip
   1114c:	andeq	sp, r1, sl, lsl ip
   11150:	andeq	sp, r1, r2, lsl ip
   11154:	andeq	sp, r1, r8, lsr ip
   11158:	andeq	sp, r1, lr, lsr ip
   1115c:	andeq	sp, r1, r6, lsr ip
   11160:	andeq	sp, r1, ip, asr #24
   11164:	andeq	sp, r1, r2, asr ip
   11168:	andeq	sp, r1, sl, asr #24
   1116c:	andeq	sp, r1, r0, ror ip
   11170:	andeq	sp, r1, sl, ror ip
   11174:	andeq	sp, r1, r2, ror ip
   11178:	muleq	r1, r0, ip
   1117c:	muleq	r1, sl, ip
   11180:	muleq	r1, r2, ip
   11184:			; <UNDEFINED> instruction: 0x0001dcb4
   11188:			; <UNDEFINED> instruction: 0x0001dcbe
   1118c:	ldrdeq	sp, [r1], -r4
   11190:	andeq	sp, r1, sl, ror #25
   11194:	strdeq	sp, [r1], -r4
   11198:	andeq	sp, r1, r4, lsr #4
   1119c:	andeq	sp, r1, r2, asr #4
   111a0:	andeq	sp, r1, ip, asr #4
   111a4:	andeq	sp, r1, r4, asr #4
   111a8:	andeq	sp, r1, r6, asr #4
   111ac:	andeq	sp, r1, ip, asr #4
   111b0:	andeq	sp, r1, r2, ror #24
   111b4:	andeq	sp, r1, r4, ror ip
   111b8:	andeq	sp, r1, lr, ror ip
   111bc:	strdeq	sp, [r1], -r0
   111c0:	strdeq	sp, [r1], -r2
   111c4:	strdeq	sp, [r1], -r8
   111c8:	andeq	sp, r1, sl, lsl #13
   111cc:	andeq	sp, r1, ip, lsl #13
   111d0:	andeq	sp, r1, lr, lsl #13
   111d4:	strdeq	sp, [r1], -r4
   111d8:	andeq	sp, r1, r6, lsl r5
   111dc:	andeq	sp, r1, r4, lsr #10
   111e0:	andeq	sp, r1, r2, ror #8
   111e4:	andeq	sp, r1, r8, lsl #9
   111e8:	muleq	r1, r6, r4
   111ec:			; <UNDEFINED> instruction: 0x0001d2b4
   111f0:	ldrdeq	sp, [r1], -lr
   111f4:	andeq	sp, r1, ip, ror #5
   111f8:	andeq	sp, r1, r6, lsr r2
   111fc:	andeq	sp, r1, r0, ror #4
   11200:	andeq	sp, r1, lr, ror #4
   11204:	andcs	r4, r5, #507904	; 0x7c000
   11208:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
   1120c:			; <UNDEFINED> instruction: 0xf7f12000
   11210:	bmi	78c968 <wprintw@plt+0x789510>
   11214:			; <UNDEFINED> instruction: 0x4601447a
   11218:			; <UNDEFINED> instruction: 0xf7f12001
   1121c:	ldmdami	fp, {r6, r7, r8, r9, sl, fp, sp, lr, pc}
   11220:			; <UNDEFINED> instruction: 0xf7f14478
   11224:	ldmdbmi	sl, {r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
   11228:	andcs	r2, r0, r5, lsl #4
   1122c:			; <UNDEFINED> instruction: 0xf7f14479
   11230:	bmi	64c948 <wprintw@plt+0x6494f0>
   11234:			; <UNDEFINED> instruction: 0x4601447a
   11238:			; <UNDEFINED> instruction: 0xf7f12001
   1123c:	ldmdbmi	r6, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   11240:	andcs	r2, r0, r5, lsl #4
   11244:			; <UNDEFINED> instruction: 0xf7f14479
   11248:			; <UNDEFINED> instruction: 0x4601edb8
   1124c:			; <UNDEFINED> instruction: 0xf7f12001
   11250:	ldmdbmi	r2, {r1, r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   11254:	andcs	r2, r0, r5, lsl #4
   11258:			; <UNDEFINED> instruction: 0xf7f14479
   1125c:	strmi	lr, [r1], -lr, lsr #27
   11260:			; <UNDEFINED> instruction: 0xf7f12001
   11264:	stmdbmi	lr, {r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   11268:	ldrbtmi	r2, [r9], #-1
   1126c:	svc	0x0096f7f1
   11270:	andcs	r4, r1, ip, lsl #18
   11274:			; <UNDEFINED> instruction: 0xf7f14479
   11278:	pop	{r1, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   1127c:	andcs	r4, sl, r8
   11280:	svclt	0x0066f7f1
   11284:	andeq	sp, r1, sl, lsl #19
   11288:	andeq	r9, r1, r8, lsr #13
   1128c:	andeq	sp, r1, ip, lsl #19
   11290:			; <UNDEFINED> instruction: 0x0001d9bc
   11294:			; <UNDEFINED> instruction: 0x0001f3b0
   11298:	andeq	sp, r1, ip, asr #19
   1129c:	strdeq	sp, [r1], -r4
   112a0:	strdeq	sp, [r1], -r6
   112a4:	andeq	sp, r1, r0, lsl #20
   112a8:	ldmdbmi	fp, {r1, r3, r4, r9, fp, lr}
   112ac:	blmi	6e249c <wprintw@plt+0x6df044>
   112b0:	addlt	fp, r3, r0, lsr r5
   112b4:	ldmpl	r4, {r0, r2, r4, r6, fp, ip, lr}^
   112b8:	stmdavs	r3!, {r1, r3, r5, r6, fp, sp, lr}
   112bc:	strle	r0, [r4, #-1873]	; 0xfffff8af
   112c0:	tstlt	r0, r8, lsl ip
   112c4:	ldc2l	7, cr15, [r0], #-984	; 0xfffffc28
   112c8:	cdpvs	8, 1, cr6, cr10, cr3, {1}
   112cc:	mulsle	pc, sl, r2	; <UNPREDICTABLE>
   112d0:	ldreq	r6, [r2, sl, ror #16]
   112d4:			; <UNDEFINED> instruction: 0xf7f7d40f
   112d8:	stmdavs	r3!, {r0, r2, r5, r6, r7, fp, ip, sp, lr, pc}
   112dc:	eorvs	r6, r3, fp, asr lr
   112e0:			; <UNDEFINED> instruction: 0xf8eef7f7
   112e4:	andcs	r6, r0, r3, lsr #16
   112e8:	eorvs	r6, r3, fp, lsl lr
   112ec:	pop	{r0, r1, ip, sp, pc}
   112f0:			; <UNDEFINED> instruction: 0xf00c4030
   112f4:	ldmdbvs	sl, {r0, r1, r2, r7, sl, fp, ip, sp, pc}
   112f8:	ldmdavs	r1, {r0, r2, r3, r4, fp, sp, lr}^
   112fc:			; <UNDEFINED> instruction: 0xf00a9101
   11300:	stmdbls	r1, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   11304:	strtmi	r4, [r8], -r2, lsl #12
   11308:			; <UNDEFINED> instruction: 0xf7fe3201
   1130c:			; <UNDEFINED> instruction: 0xe7e2f835
   11310:			; <UNDEFINED> instruction: 0xf8e6f7ff
   11314:	strdeq	r0, [r3], -ip
   11318:	andeq	r0, r0, r4, lsr #11
   1131c:	andeq	r0, r0, r0, lsl #6
   11320:	blmi	7be748 <wprintw@plt+0x7bb2f0>
   11324:	ldrbtmi	r4, [fp], #-2590	; 0xfffff5e2
   11328:	ldmdavs	r1, {r1, r3, r4, r7, fp, ip, lr}
   1132c:			; <UNDEFINED> instruction: 0x2054f891
   11330:	bmi	73db20 <wprintw@plt+0x73a6c8>
   11334:	ldmpl	fp, {r0, r3, fp, sp, lr}
   11338:	ldmdavs	fp, {r3, fp, ip, sp, lr}
   1133c:	orrvs	pc, r0, #50331648	; 0x3000000
   11340:	bllt	8fdaa8 <wprintw@plt+0x8fa650>
   11344:	andcs	r4, r5, #24, 18	; 0x60000
   11348:	ldrbtmi	r2, [r9], #-0
   1134c:	ldc	7, cr15, [r4, #-964]!	; 0xfffffc3c
   11350:	andcs	r4, r0, r1, lsl #12
   11354:			; <UNDEFINED> instruction: 0xf920f002
   11358:	stmdacs	r1, {r3, r4, r6, r8, ip, sp, pc}
   1135c:	ldmdbmi	r3, {r0, r1, r2, r4, ip, lr, pc}
   11360:	andcs	r2, r0, r5, lsl #4
   11364:			; <UNDEFINED> instruction: 0xf7f14479
   11368:	pop	{r3, r5, r8, sl, fp, sp, lr, pc}
   1136c:			; <UNDEFINED> instruction: 0xf00c4008
   11370:	pop	{r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, pc}
   11374:			; <UNDEFINED> instruction: 0xf7ff4008
   11378:	blcs	411dc <wprintw@plt+0x3dd84>
   1137c:	stmdbmi	ip, {r1, r5, r6, r7, ip, lr, pc}
   11380:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11384:	ldc	7, cr15, [r8, #-964]	; 0xfffffc3c
   11388:			; <UNDEFINED> instruction: 0xff0ef00c
   1138c:	ldrdcs	lr, [r1, -sl]
   11390:			; <UNDEFINED> instruction: 0xf7f94608
   11394:	stmdacs	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
   11398:	stclt	12, cr13, [r8, #-940]	; 0xfffffc54
   1139c:	andeq	r0, r3, r2, lsl #13
   113a0:	andeq	r0, r0, r0, lsl #6
   113a4:	andeq	r0, r0, r4, lsr #11
   113a8:	andeq	sp, r1, sl, asr #18
   113ac:	strdeq	r9, [r1], -r4
   113b0:	andeq	sp, r1, r2, lsl #18
   113b4:	tstcs	r0, r1, lsl r8
   113b8:	ldrbtmi	fp, [r8], #-1336	; 0xfffffac8
   113bc:	stcl	7, cr15, [r2, #964]	; 0x3c4
   113c0:	ldrbtmi	r4, [sp], #-3343	; 0xfffff2f1
   113c4:	ldcle	14, cr1, [r1, #-16]
   113c8:			; <UNDEFINED> instruction: 0xf7f12100
   113cc:			; <UNDEFINED> instruction: 0x4620ed1a
   113d0:	stmda	sl, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   113d4:	stmiapl	fp!, {r0, r1, r3, r8, r9, fp, lr}^
   113d8:	tstlt	r0, r8, lsl r8
   113dc:	stmdbmi	sl, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   113e0:	ldrhtmi	lr, [r8], -sp
   113e4:	tstcc	r8, r9, ror r4
   113e8:	stmdalt	lr!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   113ec:	andcs	r4, r5, #114688	; 0x1c000
   113f0:	ldrbtmi	r2, [r9], #-0
   113f4:	stcl	7, cr15, [r0], #964	; 0x3c4
   113f8:			; <UNDEFINED> instruction: 0xf932f7ff
   113fc:	strdeq	sp, [r1], -r2
   11400:	andeq	r0, r3, r6, ror #11
   11404:			; <UNDEFINED> instruction: 0x000005b0
   11408:	andeq	r1, r3, r0, asr r3
   1140c:	andeq	sp, r1, r6, asr #17
   11410:	strdlt	fp, [r5], r0	; <UNPREDICTABLE>
   11414:	svcge	0x00014d3a
   11418:			; <UNDEFINED> instruction: 0x466c4b3a
   1141c:	addcs	r4, r8, #2097152000	; 0x7d000000
   11420:	ldrtmi	r2, [r8], -r0, lsl #2
   11424:	strcs	r5, [r1], -fp, ror #17
   11428:	ldmdavs	fp, {r0, r1, r2, r4, r5, r8, sl, fp, lr}
   1142c:			; <UNDEFINED> instruction: 0xf04f9323
   11430:			; <UNDEFINED> instruction: 0xf7f10300
   11434:	strtmi	lr, [r1], -r2, lsl #29
   11438:	andcs	r2, r2, r0, lsl #4
   1143c:			; <UNDEFINED> instruction: 0xf7f19600
   11440:	strtmi	lr, [r1], -r4, lsr #26
   11444:	andcs	r2, r3, r0, lsl #4
   11448:	ldc	7, cr15, [lr, #-964]	; 0xfffffc3c
   1144c:	strtmi	r4, [r1], -pc, lsr #22
   11450:	ldrtmi	r2, [r0], -r0, lsl #4
   11454:	movwls	r4, #1147	; 0x47b
   11458:	ldc	7, cr15, [r6, #-964]	; 0xfffffc3c
   1145c:	andcs	r4, r0, #34603008	; 0x2100000
   11460:	ldrbtmi	r2, [sp], #-15
   11464:	ldc	7, cr15, [r0, #-964]	; 0xfffffc3c
   11468:	andcs	r4, r0, #41984	; 0xa400
   1146c:	andscs	r4, ip, r1, lsr #12
   11470:	movwls	r4, #1147	; 0x47b
   11474:	stc	7, cr15, [r8, #-964]	; 0xfffffc3c
   11478:	stmiapl	fp!, {r1, r2, r5, r8, r9, fp, lr}^
   1147c:			; <UNDEFINED> instruction: 0xf012681a
   11480:	eorle	r0, r2, r0, lsl r2
   11484:			; <UNDEFINED> instruction: 0xf7f14638
   11488:	blmi	90cd08 <wprintw@plt+0x9098b0>
   1148c:	strtmi	r2, [r1], -r0, lsl #4
   11490:	ldrbtmi	r2, [fp], #-20	; 0xffffffec
   11494:			; <UNDEFINED> instruction: 0xf7f19300
   11498:	blmi	84c880 <wprintw@plt+0x849428>
   1149c:	strtmi	r2, [r1], -r0, lsl #4
   114a0:	ldrbtmi	r2, [fp], #-18	; 0xffffffee
   114a4:			; <UNDEFINED> instruction: 0xf7f19300
   114a8:	ldmdami	sp, {r4, r5, r6, r7, sl, fp, sp, lr, pc}
   114ac:			; <UNDEFINED> instruction: 0xf7f14478
   114b0:			; <UNDEFINED> instruction: 0x4605ed58
   114b4:	bmi	6fda9c <wprintw@plt+0x6fa644>
   114b8:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   114bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   114c0:	subsmi	r9, sl, r3, lsr #22
   114c4:	eorlt	sp, r5, r9, lsl r1
   114c8:			; <UNDEFINED> instruction: 0x4621bdf0
   114cc:			; <UNDEFINED> instruction: 0x96002014
   114d0:	ldcl	7, cr15, [sl], {241}	; 0xf1
   114d4:	blls	88b480 <wprintw@plt+0x888028>
   114d8:	cfmsub32mi	mvax0, mvfx4, mvfx3, mvfx2
   114dc:	andcs	r4, fp, r1, lsr #12
   114e0:	movwmi	pc, #67	; 0x43	; <UNPREDICTABLE>
   114e4:			; <UNDEFINED> instruction: 0x9321447e
   114e8:			; <UNDEFINED> instruction: 0xf7f19600
   114ec:	strtmi	lr, [sl], -lr, asr #25
   114f0:	andcs	r4, r6, r1, lsr #12
   114f4:	stcl	7, cr15, [r8], {241}	; 0xf1
   114f8:			; <UNDEFINED> instruction: 0xf7f1e7dd
   114fc:	svclt	0x0000ec70
   11500:	andeq	r0, r3, ip, lsl #11
   11504:	andeq	r0, r0, ip, ror #6
   11508:	andeq	r0, r3, r6, asr #10
   1150c:			; <UNDEFINED> instruction: 0xfffff2c9
   11510:			; <UNDEFINED> instruction: 0xffffecc9
   11514:	andeq	r0, r0, r4, lsr #11
   11518:			; <UNDEFINED> instruction: 0xfffff47f
   1151c:			; <UNDEFINED> instruction: 0xfffff4eb
   11520:	andeq	sp, r1, r4, lsr r8
   11524:	andeq	r0, r3, lr, ror #9
   11528:			; <UNDEFINED> instruction: 0xfffff251
   1152c:	blmi	33e954 <wprintw@plt+0x33b4fc>
   11530:	ldrbtmi	r4, [fp], #-2572	; 0xfffff5f4
   11534:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
   11538:	andseq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
   1153c:	pop	{r2, ip, lr, pc}
   11540:	andcs	r4, r0, r8
   11544:	stmiblt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11548:	andcs	r4, r5, #114688	; 0x1c000
   1154c:			; <UNDEFINED> instruction: 0xf7f14479
   11550:			; <UNDEFINED> instruction: 0xf00cec34
   11554:	pop	{r0, r2, r5, r9, sl, fp, ip, sp, lr, pc}
   11558:			; <UNDEFINED> instruction: 0xf7f14008
   1155c:	svclt	0x0000bd0d
   11560:	andeq	r0, r3, r6, ror r4
   11564:	andeq	r0, r0, r4, lsr #11
   11568:	andeq	sp, r1, r4, lsr #15
   1156c:	mvnsmi	lr, sp, lsr #18
   11570:	cdpmi	8, 4, cr2, cr9, cr4, {0}
   11574:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
   11578:	stmdami	r8, {r1, r2, r4, r6, ip, lr, pc}^
   1157c:	ldmdane	r5, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   11580:			; <UNDEFINED> instruction: 0xf0054947
   11584:	movwcs	r0, #5151	; 0x141f
   11588:	ldmdapl	r7!, {r1, r3, r5, r6, r7, r9, sl, fp, ip}
   1158c:			; <UNDEFINED> instruction: 0xf04f40a3
   11590:			; <UNDEFINED> instruction: 0xf8570c00
   11594:	submi	r0, r3, r8, lsr #32
   11598:	eorcc	pc, r8, r7, asr #16
   1159c:			; <UNDEFINED> instruction: 0xf8815871
   115a0:	bcs	7815a8 <wprintw@plt+0x77e150>
   115a4:	ldm	pc, {r2, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   115a8:	blne	16cd5b8 <wprintw@plt+0x16ca160>
   115ac:			; <UNDEFINED> instruction: 0x661b1b1b
   115b0:	blne	6d8224 <wprintw@plt+0x6d4dcc>
   115b4:	blne	6d8228 <wprintw@plt+0x6d4dd0>
   115b8:	blvs	6d822c <wprintw@plt+0x6d4dd4>
   115bc:	blne	6d8230 <wprintw@plt+0x6d4dd8>
   115c0:	blne	6d8308 <wprintw@plt+0x6d4eb0>
   115c4:	svceq	0x001b1b1b
   115c8:			; <UNDEFINED> instruction: 0xf012687a
   115cc:	tstle	r3, r1, lsl #4
   115d0:	ldmdapl	r1!, {r2, r4, r5, r8, fp, lr}^
   115d4:	orrvs	r6, sl, r9, lsl #16
   115d8:	tstcs	r1, r3, lsr sl
   115dc:			; <UNDEFINED> instruction: 0x701158b2
   115e0:			; <UNDEFINED> instruction: 0xf00340e3
   115e4:	strtmi	r0, [r8], -r1, lsl #8
   115e8:	blx	ffe4f5e0 <wprintw@plt+0xffe4c188>
   115ec:	strmi	r2, [r1], -r5, lsl #4
   115f0:			; <UNDEFINED> instruction: 0xf7f12000
   115f4:	strmi	lr, [r5], -r2, ror #23
   115f8:	stmdbmi	ip!, {r2, r4, r5, r6, r8, fp, ip, sp, pc}
   115fc:	andcs	r4, r5, #32, 12	; 0x2000000
   11600:			; <UNDEFINED> instruction: 0xf7f14479
   11604:			; <UNDEFINED> instruction: 0x4603ebda
   11608:	strtmi	r4, [sl], -r9, lsr #18
   1160c:	ldmfd	sp!, {sp}
   11610:	ldrbtmi	r4, [r9], #-496	; 0xfffffe10
   11614:	cdplt	0, 0, cr15, cr4, cr11, {0}
   11618:	andcs	r4, r5, #622592	; 0x98000
   1161c:	ldrbtmi	r2, [r9], #-0
   11620:	bl	ff2cf5ec <wprintw@plt+0xff2cc194>
   11624:	strb	r4, [pc, r3, lsl #12]!
   11628:	ldmpl	r7!, {r2, r3, r4, r8, r9, fp, lr}^
   1162c:	andseq	r6, sl, #3866624	; 0x3b0000
   11630:	bmi	7066e4 <wprintw@plt+0x70328c>
   11634:	tsteq	r0, #131	; 0x83	; <UNPREDICTABLE>
   11638:	tstcs	r0, fp, lsr r0
   1163c:	ldmpl	r3!, {r2, sl, sp}
   11640:			; <UNDEFINED> instruction: 0xf7ff7019
   11644:	ldmdavs	fp!, {r0, r2, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   11648:	andcs	lr, r0, sl, asr #15
   1164c:	blx	ff6cd684 <wprintw@plt+0xff6ca22c>
   11650:	tstcs	r1, r5, lsl sl
   11654:	eorcc	pc, r8, r7, asr r8	; <UNPREDICTABLE>
   11658:			; <UNDEFINED> instruction: 0x701158b2
   1165c:			; <UNDEFINED> instruction: 0xf7ffe7c0
   11660:			; <UNDEFINED> instruction: 0xf00ff879
   11664:			; <UNDEFINED> instruction: 0xf857fa3f
   11668:	blx	8dd710 <wprintw@plt+0x8da2b8>
   1166c:	mvnmi	pc, #4, 8	; 0x4000000
   11670:	streq	pc, [r1], #-4
   11674:			; <UNDEFINED> instruction: 0xf7ffe7b7
   11678:			; <UNDEFINED> instruction: 0xf857f9a7
   1167c:	str	r3, [pc, r8, lsr #32]!
   11680:	tstcs	r1, r9, lsl #20
   11684:			; <UNDEFINED> instruction: 0x701158b2
   11688:			; <UNDEFINED> instruction: 0xf7fee7ef
   1168c:	stmdblt	r8, {r0, r1, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   11690:			; <UNDEFINED> instruction: 0xe7ce683b
   11694:	ldrhhi	lr, [r0, #141]!	; 0x8d
   11698:	andeq	r0, r3, r2, lsr r4
   1169c:	andeq	r0, r0, r4, lsr #11
   116a0:	strdeq	r0, [r0], -r4
   116a4:	andeq	r0, r0, r0, lsl #6
   116a8:	andeq	r0, r0, r4, lsl #12
   116ac:	andeq	sp, r1, r4, lsl r7
   116b0:	andeq	sp, r1, lr, lsl #14
   116b4:	andeq	sp, r1, lr, ror #13
   116b8:	eorscs	r4, ip, #1441792	; 0x160000
   116bc:	tstcs	r0, r6, lsl fp
   116c0:	ldrbtmi	fp, [r8], #-1328	; 0xfffffad0
   116c4:	stmiapl	r3, {r0, r4, r7, ip, sp, pc}^
   116c8:	strtmi	r4, [r0], -ip, ror #12
   116cc:	movwls	r6, #63515	; 0xf81b
   116d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   116d4:	ldc	7, cr15, [r0, #-964]!	; 0xfffffc3c
   116d8:	andcs	r4, r0, r1, lsr #12
   116dc:	mrc	7, 5, APSR_nzcv, cr6, cr1, {7}
   116e0:	blls	78af4 <wprintw@plt+0x7569c>
   116e4:	strtmi	r2, [r2], -r0, lsl #2
   116e8:			; <UNDEFINED> instruction: 0xf0234608
   116ec:	vld2.8	{d0-d3}, [r5], r1
   116f0:	movwls	r4, #5376	; 0x1500
   116f4:			; <UNDEFINED> instruction: 0xf7f19503
   116f8:	bmi	24c6d0 <wprintw@plt+0x249278>
   116fc:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   11700:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11704:	subsmi	r9, sl, pc, lsl #22
   11708:	andslt	sp, r1, r1, lsl #2
   1170c:			; <UNDEFINED> instruction: 0xf7f1bd30
   11710:	svclt	0x0000eb66
   11714:	andeq	r0, r3, r6, ror #5
   11718:	andeq	r0, r0, ip, ror #6
   1171c:	andeq	r0, r3, sl, lsr #5
   11720:	eorscs	r4, ip, #20, 16	; 0x140000
   11724:	tstcs	r0, r4, lsl fp
   11728:	ldrbtmi	fp, [r8], #-1296	; 0xfffffaf0
   1172c:	stmiapl	r3, {r4, r7, ip, sp, pc}^
   11730:	strtmi	r4, [r0], -ip, ror #12
   11734:	movwls	r6, #63515	; 0xf81b
   11738:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1173c:	ldcl	7, cr15, [ip], #964	; 0x3c4
   11740:	andcs	r4, r0, r1, lsr #12
   11744:	mcr	7, 4, pc, cr2, cr1, {7}	; <UNPREDICTABLE>
   11748:	tstcs	r0, r3, lsl #22
   1174c:	strmi	r4, [r8], -r2, lsr #12
   11750:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
   11754:			; <UNDEFINED> instruction: 0xf7f19303
   11758:	bmi	24c670 <wprintw@plt+0x249218>
   1175c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   11760:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11764:	subsmi	r9, sl, pc, lsl #22
   11768:	andslt	sp, r0, r1, lsl #2
   1176c:			; <UNDEFINED> instruction: 0xf7f1bd10
   11770:	svclt	0x0000eb36
   11774:	andeq	r0, r3, lr, ror r2
   11778:	andeq	r0, r0, ip, ror #6
   1177c:	andeq	r0, r3, sl, asr #4
   11780:	andcs	r4, r0, #81920	; 0x14000
   11784:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
   11788:	andcs	r3, r2, r4, asr r1
   1178c:	bl	1f4f758 <wprintw@plt+0x1f4c300>
   11790:			; <UNDEFINED> instruction: 0x4008e8bd
   11794:	svclt	0x00c4f7ff
   11798:	andeq	r0, r3, lr, lsr #31
   1179c:	eorscs	r4, ip, #20, 16	; 0x140000
   117a0:	tstcs	r0, r4, lsl fp
   117a4:	ldrbtmi	fp, [r8], #-1296	; 0xfffffaf0
   117a8:	stmiapl	r3, {r4, r7, ip, sp, pc}^
   117ac:	strtmi	r4, [r0], -ip, ror #12
   117b0:	movwls	r6, #63515	; 0xf81b
   117b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   117b8:	ldc	7, cr15, [lr], #964	; 0x3c4
   117bc:	andcs	r4, r0, r1, lsr #12
   117c0:	mcr	7, 2, pc, cr4, cr1, {7}	; <UNPREDICTABLE>
   117c4:	tstcs	r0, r3, lsl #22
   117c8:	strmi	r4, [r8], -r2, lsr #12
   117cc:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   117d0:			; <UNDEFINED> instruction: 0xf7f19303
   117d4:	bmi	24c5f4 <wprintw@plt+0x24919c>
   117d8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   117dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   117e0:	subsmi	r9, sl, pc, lsl #22
   117e4:	andslt	sp, r0, r1, lsl #2
   117e8:			; <UNDEFINED> instruction: 0xf7f1bd10
   117ec:	svclt	0x0000eaf8
   117f0:	andeq	r0, r3, r2, lsl #4
   117f4:	andeq	r0, r0, ip, ror #6
   117f8:	andeq	r0, r3, lr, asr #3
   117fc:			; <UNDEFINED> instruction: 0xf7ffb538
   11800:	strcs	pc, [r0, #-4045]	; 0xfffff033
   11804:	andcs	r4, r2, r8, lsl #22
   11808:	ldrbtmi	r4, [fp], #-3080	; 0xfffff3f8
   1180c:			; <UNDEFINED> instruction: 0xf103447c
   11810:			; <UNDEFINED> instruction: 0xf1030254
   11814:			; <UNDEFINED> instruction: 0xf8c301e0
   11818:			; <UNDEFINED> instruction: 0xf8c35164
   1181c:	pop	{r5, r6, r7, lr}
   11820:			; <UNDEFINED> instruction: 0xf7f14038
   11824:	svclt	0x0000bb2f
   11828:	andeq	r0, r3, sl, lsr #30
   1182c:			; <UNDEFINED> instruction: 0xffffe915
   11830:	andcs	r4, r0, r2, lsl sl
   11834:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   11838:	addslt	fp, r3, r0, lsl #10
   1183c:	bge	a7b90 <wprintw@plt+0xa4738>
   11840:	ldmdavs	fp, {r0, r4, r9, sl, lr}
   11844:			; <UNDEFINED> instruction: 0xf04f9311
   11848:	andls	r0, r1, #0, 6
   1184c:	ldcl	7, cr15, [lr, #964]!	; 0x3c4
   11850:	tstcs	r0, r2, lsl #22
   11854:	strmi	r9, [r8], -r1, lsl #20
   11858:	orrvs	pc, r0, #587202560	; 0x23000000
   1185c:			; <UNDEFINED> instruction: 0xf7f19302
   11860:	bmi	24c568 <wprintw@plt+0x249110>
   11864:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   11868:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1186c:	subsmi	r9, sl, r1, lsl fp
   11870:	andslt	sp, r3, r2, lsl #2
   11874:	blx	14f9f2 <wprintw@plt+0x14c59a>
   11878:	b	fec4f844 <wprintw@plt+0xfec4c3ec>
   1187c:	andeq	r0, r3, r2, ror r1
   11880:	andeq	r0, r0, ip, ror #6
   11884:	andeq	r0, r3, r2, asr #2
   11888:	andcs	r4, r0, r2, lsl sl
   1188c:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   11890:	addslt	fp, r3, r0, lsl #10
   11894:	bge	a7be8 <wprintw@plt+0xa4790>
   11898:	ldmdavs	fp, {r0, r4, r9, sl, lr}
   1189c:			; <UNDEFINED> instruction: 0xf04f9311
   118a0:	andls	r0, r1, #0, 6
   118a4:	ldcl	7, cr15, [r2, #964]	; 0x3c4
   118a8:	tstcs	r0, r2, lsl #22
   118ac:	strmi	r9, [r8], -r1, lsl #20
   118b0:	orrvs	pc, r0, #1124073472	; 0x43000000
   118b4:			; <UNDEFINED> instruction: 0xf7f19302
   118b8:	bmi	24c510 <wprintw@plt+0x2490b8>
   118bc:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   118c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   118c4:	subsmi	r9, sl, r1, lsl fp
   118c8:	andslt	sp, r3, r2, lsl #2
   118cc:	blx	14fa4a <wprintw@plt+0x14c5f2>
   118d0:	b	fe14f89c <wprintw@plt+0xfe14c444>
   118d4:	andeq	r0, r3, sl, lsl r1
   118d8:	andeq	r0, r0, ip, ror #6
   118dc:	andeq	r0, r3, sl, ror #1
   118e0:			; <UNDEFINED> instruction: 0xf7f1b510
   118e4:			; <UNDEFINED> instruction: 0x4c0feb90
   118e8:	ldc	7, cr15, [r2, #-964]	; 0xfffffc3c
   118ec:	ldmdb	sl, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   118f0:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   118f4:	ldrbtmi	r4, [ip], #-2828	; 0xfffff4f4
   118f8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   118fc:	strle	r0, [sp], #-667	; 0xfffffd65
   11900:			; <UNDEFINED> instruction: 0xff0ef7ff
   11904:	andcs	r4, r1, r9, lsl #18
   11908:			; <UNDEFINED> instruction: 0xf7f14479
   1190c:	blmi	24ca34 <wprintw@plt+0x2495dc>
   11910:	pop	{r0, r1, r5, r6, r7, fp, ip, lr}
   11914:	ldmdavs	r8, {r4, lr}
   11918:	stmiblt	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1191c:			; <UNDEFINED> instruction: 0xffb4f7ff
   11920:	svclt	0x0000e7ee
   11924:	strheq	r0, [r3], -r2
   11928:	andeq	r0, r0, r4, lsr #11
   1192c:	andeq	sp, r1, r0, lsr #8
   11930:	andeq	r0, r0, r4, lsr r5
   11934:	addlt	fp, r3, r0, lsr r5
   11938:	stc2	7, cr15, [lr, #1016]!	; 0x3f8
   1193c:			; <UNDEFINED> instruction: 0xf7f12000
   11940:	stcmi	13, cr14, [pc, #-216]!	; 11870 <wprintw@plt+0xe418>
   11944:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
   11948:	stmdbmi	lr!, {r0, r4, r5, r8, ip, lr, pc}
   1194c:	ldrbtmi	r4, [r9], #-2094	; 0xfffff7d2
   11950:			; <UNDEFINED> instruction: 0xf7f14478
   11954:			; <UNDEFINED> instruction: 0x4604ecd2
   11958:	eorsle	r2, r7, r0, lsl #16
   1195c:			; <UNDEFINED> instruction: 0xff4ef7ff
   11960:			; <UNDEFINED> instruction: 0xf8b8f7f6
   11964:	movwcs	r4, #6697	; 0x1a29
   11968:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   1196c:			; <UNDEFINED> instruction: 0xf7f62100
   11970:			; <UNDEFINED> instruction: 0xf7f4fdf3
   11974:	stmdbmi	r6!, {r0, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   11978:	andcs	r2, r2, r0, lsl #4
   1197c:	cmpcc	r4, r9, ror r4
   11980:	b	fe0cf94c <wprintw@plt+0xfe0cc4f4>
   11984:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   11988:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
   1198c:			; <UNDEFINED> instruction: 0x061b681b
   11990:	andcs	sp, r1, r2, lsl #10
   11994:	ldclt	0, cr11, [r0, #-12]!
   11998:	stmiapl	fp!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
   1199c:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}^
   119a0:	rscsle	r2, r6, r0, lsl #22
   119a4:	stc2l	7, cr15, [lr], #-984	; 0xfffffc28
   119a8:	andlt	r2, r3, r1
   119ac:	blmi	700e74 <wprintw@plt+0x6fda1c>
   119b0:	ldmdbmi	fp, {r0, r2, r9, sp}
   119b4:	stmiapl	fp!, {sp}^
   119b8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
   119bc:	ldmib	ip!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   119c0:	strmi	r2, [r2], -r1, lsl #2
   119c4:			; <UNDEFINED> instruction: 0xf7f14620
   119c8:			; <UNDEFINED> instruction: 0xe7beebfc
   119cc:	bl	fe04f998 <wprintw@plt+0xfe04c540>
   119d0:			; <UNDEFINED> instruction: 0xf7ff6805
   119d4:			; <UNDEFINED> instruction: 0xf7f1ff85
   119d8:	ldmdbmi	r2, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   119dc:	strtmi	r2, [r0], -r5, lsl #4
   119e0:			; <UNDEFINED> instruction: 0xf7f14479
   119e4:	andls	lr, r1, sl, ror #19
   119e8:			; <UNDEFINED> instruction: 0xf7f14628
   119ec:	stmdbls	r1, {r3, r5, r6, r7, r9, fp, sp, lr, pc}
   119f0:	andcs	r4, r3, r2, lsl #12
   119f4:	ldc2	0, cr15, [r4], {11}
   119f8:	andlt	r4, r3, r0, lsr #12
   119fc:	svclt	0x0000bd30
   11a00:	andeq	r0, r3, r4, rrx
   11a04:	muleq	r1, r2, r2
   11a08:	andeq	sp, r1, ip, lsl r4
   11a0c:	andeq	sp, r1, sl, lsr #8
   11a10:			; <UNDEFINED> instruction: 0x00030db8
   11a14:	andeq	r0, r0, r4, lsr #11
   11a18:	andeq	r0, r0, r0, lsl #6
   11a1c:	andeq	r0, r0, ip, lsl r4
   11a20:	andeq	sp, r1, ip, ror r3
   11a24:	muleq	r1, r8, r3
   11a28:	andcs	r4, r0, r7, lsr #20
   11a2c:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
   11a30:	addlt	fp, r5, r0, lsr r5
   11a34:	stcmi	8, cr5, [r6], #-844	; 0xfffffcb4
   11a38:	movwls	r6, #14363	; 0x381b
   11a3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11a40:	bl	4cfa0c <wprintw@plt+0x4cc5b4>
   11a44:	ldrbtmi	r4, [ip], #-2851	; 0xfffff4dd
   11a48:	stmiapl	r3!, {r9, sp}^
   11a4c:	cmnlt	r0, #26
   11a50:			; <UNDEFINED> instruction: 0xf7f12102
   11a54:	mcrrne	10, 7, lr, r3, cr8
   11a58:	eorle	r4, r8, r5, lsl #12
   11a5c:	vpmax.s8	d26, d5, d1
   11a60:			; <UNDEFINED> instruction: 0xf7f14113
   11a64:	strmi	lr, [r3], -sl, lsr #20
   11a68:	ldrmi	r4, [sp], -r8, lsr #12
   11a6c:	ldc	7, cr15, [ip], #964	; 0x3c4
   11a70:	andsle	r3, ip, r1, lsl #10
   11a74:			; <UNDEFINED> instruction: 0xf8bd4918
   11a78:	bmi	61da98 <wprintw@plt+0x61a640>
   11a7c:			; <UNDEFINED> instruction: 0xf8bd5860
   11a80:	ldmdbmi	r7, {r2, ip, lr}
   11a84:	stmiapl	r0!, {r0, r1, sp, lr}
   11a88:	andvs	r4, r5, r6, lsl sl
   11a8c:	stmiapl	r2!, {r0, r5, r6, fp, ip, lr}
   11a90:	bne	16ebabc <wprintw@plt+0x16e8664>
   11a94:			; <UNDEFINED> instruction: 0xf00e6013
   11a98:			; <UNDEFINED> instruction: 0xf7f1f929
   11a9c:			; <UNDEFINED> instruction: 0xf7f1ec9a
   11aa0:			; <UNDEFINED> instruction: 0xf7ffeb8a
   11aa4:			; <UNDEFINED> instruction: 0xf7feff1d
   11aa8:			; <UNDEFINED> instruction: 0xf00ffe55
   11aac:	bmi	3cfb20 <wprintw@plt+0x3cc6c8>
   11ab0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   11ab4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11ab8:	subsmi	r9, sl, r3, lsl #22
   11abc:	andlt	sp, r5, r1, lsl #2
   11ac0:			; <UNDEFINED> instruction: 0xf7f1bd30
   11ac4:	svclt	0x0000e98c
   11ac8:	andeq	pc, r2, sl, ror pc	; <UNPREDICTABLE>
   11acc:	andeq	r0, r0, ip, ror #6
   11ad0:	andeq	pc, r2, r2, ror #30
   11ad4:	strdeq	r0, [r0], -r8
   11ad8:	andeq	r0, r0, r0, lsl #10
   11adc:			; <UNDEFINED> instruction: 0x000005b4
   11ae0:	andeq	r0, r0, r8, asr #6
   11ae4:	andeq	r0, r0, r4, ror r3
   11ae8:	strdeq	pc, [r2], -r6
   11aec:	blmi	5e434c <wprintw@plt+0x5e0ef4>
   11af0:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   11af4:	strmi	fp, [r6], -r2, lsr #1
   11af8:	ldmpl	r3, {r0, sl, fp, sp, pc}^
   11afc:			; <UNDEFINED> instruction: 0x46204d14
   11b00:			; <UNDEFINED> instruction: 0x9321681b
   11b04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11b08:	bl	fe54fad4 <wprintw@plt+0xfe54c67c>
   11b0c:			; <UNDEFINED> instruction: 0x4620211c
   11b10:			; <UNDEFINED> instruction: 0xf7f1447d
   11b14:			; <UNDEFINED> instruction: 0xf086ea48
   11b18:	strtmi	r0, [r1], -r1
   11b1c:			; <UNDEFINED> instruction: 0xf7f12200
   11b20:	blmi	34be78 <wprintw@plt+0x348a20>
   11b24:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   11b28:	bmi	30005c <wprintw@plt+0x2fcc04>
   11b2c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   11b30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11b34:	subsmi	r9, sl, r1, lsr #22
   11b38:	eorlt	sp, r2, r4, lsl #2
   11b3c:			; <UNDEFINED> instruction: 0xf7ffbd70
   11b40:			; <UNDEFINED> instruction: 0xe7f2ff73
   11b44:	stmdb	sl, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11b48:			; <UNDEFINED> instruction: 0x0002feb6
   11b4c:	andeq	r0, r0, ip, ror #6
   11b50:	muleq	r2, r8, lr
   11b54:	strdeq	r0, [r0], -r8
   11b58:	andeq	pc, r2, sl, ror lr	; <UNPREDICTABLE>
   11b5c:			; <UNDEFINED> instruction: 0x460db538
   11b60:	bl	fe1cfb2c <wprintw@plt+0xfe1cc6d4>
   11b64:	movwcc	r1, #15939	; 0x3e43
   11b68:	strtmi	sp, [r8], -r1, lsl #18
   11b6c:			; <UNDEFINED> instruction: 0x4604bd38
   11b70:	b	ff74fb3c <wprintw@plt+0xff74c6e4>
   11b74:	rscsle	r2, r8, r0, lsl #16
   11b78:	pop	{r5, r9, sl, lr}
   11b7c:			; <UNDEFINED> instruction: 0xf7f14038
   11b80:	svclt	0x0000bad3
   11b84:	cfldr32mi	mvfx11, [r7], {16}
   11b88:	ldrbtmi	r4, [ip], #-2839	; 0xfffff4e9
   11b8c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   11b90:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, sp, lr}^
   11b94:			; <UNDEFINED> instruction: 0xffbaf009
   11b98:	stmiapl	r3!, {r2, r4, r8, r9, fp, lr}^
   11b9c:			; <UNDEFINED> instruction: 0xf013685b
   11ba0:	svclt	0x00080380
   11ba4:	andle	r4, r7, r8, lsl r6
   11ba8:	andcc	r4, r1, r1, lsl fp
   11bac:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   11bb0:	addmi	r3, r3, #3072	; 0xc00
   11bb4:	ldrdcs	fp, [r0], -r8
   11bb8:	stmiapl	r3!, {r1, r2, r3, r8, r9, fp, lr}^
   11bbc:	addmi	r6, r2, #1703936	; 0x1a0000
   11bc0:	ldfltd	f5, [r0, #-0]
   11bc4:	bmi	323ff4 <wprintw@plt+0x320b9c>
   11bc8:	stmdapl	r1!, {r3, r4, sp, lr}^
   11bcc:	stmdavs	fp, {r1, r5, r7, fp, ip, lr}
   11bd0:	andsvs	r1, r0, r8, lsl sl
   11bd4:			; <UNDEFINED> instruction: 0xf88af00e
   11bd8:	andcs	r4, r1, #8, 22	; 0x2000
   11bdc:	andsvc	r5, sl, r3, ror #17
   11be0:	svclt	0x0000bd10
   11be4:	andeq	pc, r2, lr, lsl lr	; <UNPREDICTABLE>
   11be8:	andeq	r0, r0, r0, lsl #6
   11bec:	andeq	r0, r0, r4, lsr #11
   11bf0:	andeq	r0, r0, r0, lsl #10
   11bf4:	andeq	r0, r0, r8, asr #6
   11bf8:	andeq	r0, r0, r4, ror r3
   11bfc:	andeq	r0, r0, r4, lsl #12
   11c00:	ldmdacs	pc!, {r1, r4, r5, r8, r9, fp, lr}^	; <UNPREDICTABLE>
   11c04:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   11c08:	ldcle	0, cr11, [r5], #-520	; 0xfffffdf8
   11c0c:			; <UNDEFINED> instruction: 0x46044a30
   11c10:	ldmdavc	r0, {r1, r3, r4, r7, fp, ip, lr}
   11c14:	ldfcsp	f3, [fp], {240}	; 0xf0
   11c18:	ldccs	0, cr13, [pc], {80}	; 0x50
   11c1c:	bmi	b89128 <wprintw@plt+0xb85cd0>
   11c20:	andcs	r5, r5, #10158080	; 0x9b0000
   11c24:	tstlt	fp, fp, lsl r8
   11c28:	movteq	pc, #4516	; 0x11a4	; <UNPREDICTABLE>
   11c2c:	stmdble	r9, {r0, r3, r4, r8, r9, fp, sp}^
   11c30:	andcs	r4, r0, r9, lsr #18
   11c34:			; <UNDEFINED> instruction: 0xf7f14479
   11c38:	andls	lr, r1, r0, asr #17
   11c3c:	ldmib	r6, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11c40:	stmdavs	r3, {r0, r8, fp, ip, pc}
   11c44:			; <UNDEFINED> instruction: 0xf8532003
   11c48:	andlt	r2, r2, r4, lsr #32
   11c4c:			; <UNDEFINED> instruction: 0x4010e8bd
   11c50:	blt	ff9cdc84 <wprintw@plt+0xff9ca82c>
   11c54:			; <UNDEFINED> instruction: 0xf04f2c1b
   11c58:	eorle	r0, ip, r5, lsl #4
   11c5c:	ldcle	12, cr2, [r8, #-124]	; 0xffffff84
   11c60:	ldrbtmi	r4, [r9], #-2334	; 0xfffff6e2
   11c64:	stmia	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11c68:	strmi	r4, [r1], -r2, lsr #12
   11c6c:	andlt	r2, r2, r3
   11c70:			; <UNDEFINED> instruction: 0x4010e8bd
   11c74:	blt	ff54dca8 <wprintw@plt+0xff54a850>
   11c78:	andcs	r4, r5, #409600	; 0x64000
   11c7c:	andcs	r4, r0, r9, ror r4
   11c80:	ldm	sl, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11c84:	andcs	r4, r3, r1, lsl #12
   11c88:	pop	{r1, ip, sp, pc}
   11c8c:			; <UNDEFINED> instruction: 0xf00b4010
   11c90:	ldmdbmi	r4, {r0, r1, r2, r6, r7, r9, fp, ip, sp, pc}
   11c94:			; <UNDEFINED> instruction: 0xf7f14479
   11c98:			; <UNDEFINED> instruction: 0xf104e890
   11c9c:	strmi	r0, [r1], -r0, asr #4
   11ca0:	ldmdbmi	r1, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   11ca4:	andcs	r2, r0, r5, lsl #4
   11ca8:			; <UNDEFINED> instruction: 0xf7f14479
   11cac:			; <UNDEFINED> instruction: 0xf104e886
   11cb0:	strmi	r0, [r1], -r0, asr #4
   11cb4:	stmdbmi	sp, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   11cb8:			; <UNDEFINED> instruction: 0xe7e14479
   11cbc:	andcs	r4, r5, #12, 18	; 0x30000
   11cc0:			; <UNDEFINED> instruction: 0xe7dc4479
   11cc4:	andcs	r4, r0, fp, lsl #18
   11cc8:			; <UNDEFINED> instruction: 0xe7cb4479
   11ccc:	andeq	pc, r2, r2, lsr #27
   11cd0:	andeq	r0, r0, r4, ror #10
   11cd4:	andeq	r0, r0, r4, lsr r4
   11cd8:			; <UNDEFINED> instruction: 0x0001d1b8
   11cdc:	andeq	sp, r1, r6, asr #3
   11ce0:	andeq	sp, r1, r0, lsr #2
   11ce4:	andeq	sp, r1, r0, lsl #3
   11ce8:	andeq	sp, r1, r4, lsl r1
   11cec:	andeq	sp, r1, r8, asr #2
   11cf0:	andeq	sp, r1, r8, ror #1
   11cf4:	andeq	sp, r1, ip, lsl #2
   11cf8:	andcs	r4, r1, #1064960	; 0x104000
   11cfc:	push	{r0, r6, r8, r9, fp, lr}
   11d00:	ldrbtmi	r4, [r9], #-4080	; 0xfffff010
   11d04:	mcrrmi	0, 8, fp, r0, cr5
   11d08:	stmiapl	fp, {r0, r9, sl, fp, sp, pc}^
   11d0c:	ldrbtmi	r4, [ip], #-1645	; 0xfffff993
   11d10:			; <UNDEFINED> instruction: 0x46284631
   11d14:	movwls	r6, #14363	; 0x381b
   11d18:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11d1c:			; <UNDEFINED> instruction: 0xf8f0f00b
   11d20:	bmi	ebe268 <wprintw@plt+0xebae10>
   11d24:	ldrbtmi	r4, [sl], #-2871	; 0xfffff4c9
   11d28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11d2c:	subsmi	r9, sl, r3, lsl #22
   11d30:	andlt	sp, r5, r3, ror #2
   11d34:	svchi	0x00f0e8bd
   11d38:			; <UNDEFINED> instruction: 0x46034f35
   11d3c:			; <UNDEFINED> instruction: 0x46294632
   11d40:	stmdavs	r0, {r5, r6, r7, r8, fp, ip, lr}
   11d44:	b	fffcfd10 <wprintw@plt+0xfffcc8b8>
   11d48:	eorsle	r2, sl, r0, lsl #16
   11d4c:	blmi	ca4618 <wprintw@plt+0xca11c0>
   11d50:	stmiapl	r5!, {r9, sl, fp, ip, pc}
   11d54:	stmdavs	fp!, {r1, r5, r6, r7, fp, ip, lr}
   11d58:			; <UNDEFINED> instruction: 0xf8d36852
   11d5c:	ldmdbvs	pc, {r2, r5, pc}	; <UNPREDICTABLE>
   11d60:			; <UNDEFINED> instruction: 0x901cf8d3
   11d64:	bl	fe993cb8 <wprintw@plt+0xfe990860>
   11d68:	strtle	r0, [ip], #-2568	; 0xfffff5f8
   11d6c:			; <UNDEFINED> instruction: 0xf9a4f00a
   11d70:			; <UNDEFINED> instruction: 0xf918f00a
   11d74:			; <UNDEFINED> instruction: 0xf1ba6829
   11d78:			; <UNDEFINED> instruction: 0xf1010f00
   11d7c:	andls	r0, r2, r0, lsl r1
   11d80:	bge	c8a40 <wprintw@plt+0xc55e8>
   11d84:			; <UNDEFINED> instruction: 0xf00c4650
   11d88:	stmdavs	fp!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   11d8c:	ldrdne	lr, [r1], -sp
   11d90:			; <UNDEFINED> instruction: 0xf8d3691b
   11d94:			; <UNDEFINED> instruction: 0xf00db000
   11d98:			; <UNDEFINED> instruction: 0xf8d5ffe5
   11d9c:	strmi	sl, [r1], -r0
   11da0:			; <UNDEFINED> instruction: 0xf00a4658
   11da4:	strbmi	pc, [r6, #-2343]	; 0xfffff6d9	; <UNPREDICTABLE>
   11da8:	andseq	pc, ip, sl, asr #17
   11dac:	blmi	705e2c <wprintw@plt+0x7029d4>
   11db0:	stmiapl	r3!, {r9, sp}^
   11db4:			; <UNDEFINED> instruction: 0x4638701a
   11db8:			; <UNDEFINED> instruction: 0xf00e2100
   11dbc:	andcs	pc, r2, r3, ror #26
   11dc0:	andcs	lr, r2, pc, lsr #15
   11dc4:			; <UNDEFINED> instruction: 0xf00ae7ad
   11dc8:	stmdavs	fp!, {r0, r1, r2, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   11dcc:			; <UNDEFINED> instruction: 0xf00d6919
   11dd0:	stmdavs	r9!, {r0, r1, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   11dd4:	svceq	0x0000f1ba
   11dd8:	tsteq	r0, r1, lsl #2	; <UNPREDICTABLE>
   11ddc:	ble	ff435dec <wprintw@plt+0xff432994>
   11de0:	bl	fea3c5f0 <wprintw@plt+0xfea39198>
   11de4:			; <UNDEFINED> instruction: 0xf00d0006
   11de8:			; <UNDEFINED> instruction: 0xe7cefe37
   11dec:	ldmibvs	fp, {r0, r1, r3, r5, fp, sp, lr}^
   11df0:	bicsle	r4, ip, fp, asr #10
   11df4:	ldc2	0, cr15, [r8, #20]
   11df8:			; <UNDEFINED> instruction: 0xf7f0e7dd
   11dfc:	svclt	0x0000eff0
   11e00:	andeq	pc, r2, r6, lsr #25
   11e04:	andeq	r0, r0, ip, ror #6
   11e08:	muleq	r2, sl, ip
   11e0c:	andeq	pc, r2, r2, lsl #25
   11e10:	andeq	r0, r0, r4, asr #7
   11e14:	andeq	r0, r0, r0, lsl #6
   11e18:	andeq	r0, r0, r4, lsr #11
   11e1c:	andeq	r0, r0, r0, ror r5
   11e20:	ldrbtlt	r4, [r0], #-2609	; 0xfffff5cf
   11e24:	blmi	c63014 <wprintw@plt+0xc5fbbc>
   11e28:	ldcmi	13, cr4, [r2], #-196	; 0xffffff3c
   11e2c:	ldmpl	r3, {r1, r4, r5, r8, fp, lr}^
   11e30:	ldmdbpl	r6, {r0, r2, r4, r6, r8, fp, ip, lr}
   11e34:	adcmi	r4, r8, #12544	; 0x3100
   11e38:	addsmi	fp, r8, #24, 30	; 0x60
   11e3c:	ldmdbmi	r0!, {r0, r2, r4, r6, fp, ip, lr}
   11e40:	movwcs	fp, #7948	; 0x1f0c
   11e44:	adcsmi	r2, r0, #0, 6
   11e48:			; <UNDEFINED> instruction: 0xf043bf08
   11e4c:	ldmdbpl	r6, {r0, r8, r9}
   11e50:	svclt	0x000842a8
   11e54:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   11e58:	ldmdapl	r5, {r1, r3, r5, sl, fp, lr}^
   11e5c:	svclt	0x000842b0
   11e60:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   11e64:	ldmdbpl	r6, {r3, r5, r8, fp, lr}
   11e68:	svclt	0x000842a8
   11e6c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   11e70:	ldmdapl	r5, {r1, r2, r5, sl, fp, lr}^
   11e74:	svclt	0x000842b0
   11e78:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   11e7c:	ldmdbpl	r6, {r2, r5, r8, fp, lr}
   11e80:	svclt	0x000842a8
   11e84:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   11e88:	ldmdapl	r5, {r1, r5, sl, fp, lr}^
   11e8c:	svclt	0x000842b0
   11e90:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   11e94:	ldmdbpl	r6, {r5, r8, fp, lr}
   11e98:	svclt	0x000842a8
   11e9c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   11ea0:	ldmdapl	r5, {r1, r2, r3, r4, sl, fp, lr}^
   11ea4:	svclt	0x000842b0
   11ea8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   11eac:	ldmdbpl	r6, {r2, r3, r4, r8, fp, lr}
   11eb0:	svclt	0x000842a8
   11eb4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   11eb8:	ldmdapl	r5, {r1, r3, r4, sl, fp, lr}^
   11ebc:	svclt	0x000842b0
   11ec0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   11ec4:	ldmdbpl	r4, {r3, r4, r8, fp, lr}
   11ec8:	svclt	0x000842a8
   11ecc:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   11ed0:	adcmi	r5, r0, #5373952	; 0x520000
   11ed4:			; <UNDEFINED> instruction: 0xf043bf08
   11ed8:	ldcllt	3, cr0, [r0], #-4
   11edc:	svclt	0x00144290
   11ee0:			; <UNDEFINED> instruction: 0xf0434618
   11ee4:	ldrbmi	r0, [r0, -r1]!
   11ee8:	andeq	pc, r2, r4, lsl #23
   11eec:	andeq	r0, r0, r8, asr r4
   11ef0:	andeq	r0, r0, ip, lsl #6
   11ef4:	andeq	r0, r0, r0, lsr #6
   11ef8:	andeq	r0, r0, r0, asr #11
   11efc:	andeq	r0, r0, r8, lsl r6
   11f00:	andeq	r0, r0, r8, asr #11
   11f04:	andeq	r0, r0, r8, ror #6
   11f08:	strdeq	r0, [r0], -r4
   11f0c:	andeq	r0, r0, r8, ror #7
   11f10:	andeq	r0, r0, r8, lsr r5
   11f14:	andeq	r0, r0, r8, asr #7
   11f18:	andeq	r0, r0, r4, lsr #8
   11f1c:	andeq	r0, r0, r0, lsl #9
   11f20:	muleq	r0, ip, r3
   11f24:	andeq	r0, r0, r8, lsl #6
   11f28:	strdeq	r0, [r0], -ip
   11f2c:	bmi	264b54 <wprintw@plt+0x2616fc>
   11f30:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   11f34:	cmplt	r3, fp, lsl r8
   11f38:	and	r6, r1, r1, asr #17
   11f3c:			; <UNDEFINED> instruction: 0xb123699b
   11f40:	addmi	r6, sl, #1703936	; 0x1a0000
   11f44:	ldfvcp	f5, [r8], {250}	; 0xfa
   11f48:	andcs	r4, r1, r0, ror r7
   11f4c:	svclt	0x00004770
   11f50:	andeq	pc, r2, r8, ror sl	; <UNPREDICTABLE>
   11f54:	andeq	r0, r0, r0, lsl r5
   11f58:	svcmi	0x00f0e92d
   11f5c:			; <UNDEFINED> instruction: 0xf8dfb083
   11f60:	andscs	r8, r4, ip, ror #1
   11f64:	strcs	r4, [r0, #-2874]	; 0xfffff4c6
   11f68:			; <UNDEFINED> instruction: 0xf85844f8
   11f6c:	ldmdavs	r3!, {r0, r1, sp, lr}
   11f70:	movwls	r9, #1537	; 0x601
   11f74:			; <UNDEFINED> instruction: 0xff2af009
   11f78:	strmi	r2, [r4], -r1, lsl #6
   11f7c:	rsbvs	r4, r3, r5, lsr r8
   11f80:	stmib	r4, {r3, r4, r5, r6, sl, lr}^
   11f84:	eorvs	r5, r5, r2, lsl #10
   11f88:			; <UNDEFINED> instruction: 0xf0096125
   11f8c:	blmi	cd1de0 <wprintw@plt+0xcce988>
   11f90:	eorsvs	r6, r4, r0, lsr #32
   11f94:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   11f98:	blcs	3006c <wprintw@plt+0x2cc14>
   11f9c:	blmi	c060ac <wprintw@plt+0xc02c54>
   11fa0:	ldrsbtls	pc, [ip], pc	; <UNPREDICTABLE>
   11fa4:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   11fa8:			; <UNDEFINED> instruction: 0xe01b44f9
   11fac:			; <UNDEFINED> instruction: 0xf1052bdf
   11fb0:	svclt	0x008c0102
   11fb4:	movwcs	r2, #4864	; 0x1300
   11fb8:	svclt	0x0008287f
   11fbc:	stmdacs	r9, {r8, r9, sp}
   11fc0:			; <UNDEFINED> instruction: 0xf043bf08
   11fc4:	blcs	12bd0 <wprintw@plt+0xf778>
   11fc8:	stmdavs	r0!, {r0, r3, r4, r5, ip, lr, pc}
   11fcc:			; <UNDEFINED> instruction: 0xff32f009
   11fd0:	eorvs	r1, r0, fp, ror #24
   11fd4:	andge	pc, r5, r0, lsl #16
   11fd8:	stmdavs	r2!, {r0, r2, r3, r4, r9, sl, lr}
   11fdc:	andlt	pc, r3, r2, lsl #16
   11fe0:	mvnslt	r7, r3, lsr r8
   11fe4:	tstcs	r0, r8, lsr r8
   11fe8:	ldc2l	0, cr15, [ip, #-56]	; 0xffffffc8
   11fec:	svclt	0x0018280a
   11ff0:			; <UNDEFINED> instruction: 0xf1a0280d
   11ff4:	strmi	r0, [r2], r0, lsr #6
   11ff8:			; <UNDEFINED> instruction: 0xf04fbf0c
   11ffc:			; <UNDEFINED> instruction: 0xf04f0b01
   12000:	bicsle	r0, r3, r0, lsl #22
   12004:	strcs	r4, [r0, #-1568]	; 0xfffff9e0
   12008:			; <UNDEFINED> instruction: 0xf8b4f7fe
   1200c:	strbmi	r4, [r8], -r2, lsl #13
   12010:	andge	pc, r8, r4, asr #17
   12014:			; <UNDEFINED> instruction: 0xf0094654
   12018:	ldmdavc	r3!, {r0, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1201c:	andeq	pc, r0, sl, asr #17
   12020:	bicsle	r2, pc, r0, lsl #22
   12024:			; <UNDEFINED> instruction: 0xf8584b0f
   12028:	andsvs	r3, ip, r3
   1202c:	ldc2	7, cr15, [r8], {245}	; 0xf5
   12030:	ldrmi	r9, [sl], -r1, lsl #22
   12034:	andsvs	r9, r3, r0, lsl #22
   12038:	pop	{r0, r1, ip, sp, pc}
   1203c:	vrecps.f32	q12, q8, q8
   12040:	addsmi	r4, r8, #-335544317	; 0xec000003
   12044:			; <UNDEFINED> instruction: 0xf7f0d0cc
   12048:	bfi	lr, sl, (invalid: 31:9)
   1204c:	andeq	pc, r2, r0, asr #20
   12050:	andeq	r0, r0, r4, lsr #12
   12054:	andeq	sl, r1, r8, ror #21
   12058:	andeq	r0, r0, r0, asr #12
   1205c:	andeq	r0, r0, r4, asr #7
   12060:	andeq	sl, r1, r0, asr #21
   12064:	andeq	r0, r0, r8, lsl r4
   12068:	svcmi	0x00f0e92d
   1206c:	stcmi	0, cr11, [r0, #564]!	; 0x234
   12070:	blmi	fe823a78 <wprintw@plt+0xfe820620>
   12074:	cfstrsmi	mvf4, [r0], #500	; 0x1f4
   12078:	strls	r4, [r5], #-1148	; 0xfffffb84
   1207c:	strtmi	r5, [r1], fp, ror #17
   12080:	movwls	r6, #47131	; 0xb81b
   12084:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12088:			; <UNDEFINED> instruction: 0x91024b9c
   1208c:	andls	r5, r3, #15007744	; 0xe50000
   12090:	stmdbvs	r6!, {r2, r3, r5, fp, sp, lr}
   12094:			; <UNDEFINED> instruction: 0xf7f06830
   12098:	blmi	fe68e058 <wprintw@plt+0xfe68ac00>
   1209c:	andlt	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   120a0:			; <UNDEFINED> instruction: 0xf8db4607
   120a4:			; <UNDEFINED> instruction: 0xf0100004
   120a8:	movwls	r0, #25345	; 0x6301
   120ac:	sbchi	pc, lr, r0
   120b0:	bvs	18a4f08 <wprintw@plt+0x18a1ab0>
   120b4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   120b8:	blcc	6c12c <wprintw@plt+0x68cd4>
   120bc:	svclt	0x001c429a
   120c0:	movwls	r2, #25344	; 0x6300
   120c4:	rschi	pc, r1, r0
   120c8:			; <UNDEFINED> instruction: 0xf00d4630
   120cc:	blls	d18c0 <wprintw@plt+0xce468>
   120d0:	blcs	360f4 <wprintw@plt+0x32c9c>
   120d4:	rschi	pc, sl, r0
   120d8:			; <UNDEFINED> instruction: 0xf10d4b8b
   120dc:	bls	154974 <wprintw@plt+0x15151c>
   120e0:	ldmpl	r3, {r9, sl, sp}^
   120e4:			; <UNDEFINED> instruction: 0xf8189304
   120e8:	bl	21e108 <wprintw@plt+0x21acb0>
   120ec:	ldmdblt	fp, {r1, r2, r8, fp}
   120f0:	movweq	pc, #41039	; 0xa04f	; <UNPREDICTABLE>
   120f4:	andcc	pc, r6, r8, lsl #16
   120f8:			; <UNDEFINED> instruction: 0x46484651
   120fc:			; <UNDEFINED> instruction: 0xff78f7f3
   12100:	strmi	r9, [r6], #-2819	; 0xfffff4fd
   12104:			; <UNDEFINED> instruction: 0xb12b4604
   12108:	muleq	r0, r9, r8
   1210c:	mcr2	7, 2, pc, cr14, cr3, {7}	; <UNPREDICTABLE>
   12110:	cmple	fp, r0, lsl #16
   12114:	bl	12c1c8 <wprintw@plt+0x128d70>
   12118:			; <UNDEFINED> instruction: 0xf1090907
   1211c:	ldmdbvs	sl, {r0, r8}
   12120:	andls	r6, r1, #16, 16	; 0x100000
   12124:	cdp2	0, 8, cr15, cr6, cr9, {0}
   12128:	bls	6c1dc <wprintw@plt+0x68d84>
   1212c:			; <UNDEFINED> instruction: 0x601069d9
   12130:	ldmdbvs	sl, {r5, r6, fp, ip}
   12134:			; <UNDEFINED> instruction: 0xf1c16813
   12138:	ldrtmi	r0, [sl], #-513	; 0xfffffdff
   1213c:	ldrmi	r4, [r8], #-1049	; 0xfffffbe7
   12140:	stcl	7, cr15, [sl, #960]	; 0x3c0
   12144:	strtmi	r6, [r2], -fp, lsr #16
   12148:	ldmdbvs	r8, {r0, r4, r6, r9, sl, lr}
   1214c:	stmdavs	r0, {r0, r1, r3, r4, r6, r7, r8, fp, sp, lr}
   12150:			; <UNDEFINED> instruction: 0xf7f14418
   12154:	stmdavs	sl!, {r1, r2, fp, sp, lr, pc}
   12158:	movwcc	r6, #6483	; 0x1953
   1215c:			; <UNDEFINED> instruction: 0xf7f66153
   12160:	stmdavs	fp!, {r0, r4, r7, fp, ip, sp, lr, pc}
   12164:	stmdblt	sl!, {r1, r3, r4, r8, sl, fp, sp, lr}
   12168:	ldmdbvs	sl, {r0, r1, r2, r3, r4, r7, sl, fp, sp, lr}
   1216c:	ldmdavs	r1, {r3, r4, r5, r6, r9, fp, sp, lr}^
   12170:	rsble	r4, r6, r8, lsl #5
   12174:	strmi	r2, [r8], -r0, lsl #2
   12178:	blx	17ce19a <wprintw@plt+0x17cad42>
   1217c:	ldmdbvs	sl, {r0, r1, r3, r5, fp, sp, lr}
   12180:	addsmi	r6, r1, #25600	; 0x6400
   12184:	ldmvs	r9, {r1, r2, r4, r6, ip, lr, pc}^
   12188:	umaalle	r4, r8, r1, r2
   1218c:	ldrdcs	r6, [r0], -sl
   12190:	bicsvs	r4, ip, r4, lsl r4
   12194:	cdp2	0, 4, cr15, cr4, cr6, {0}
   12198:	ldmvs	sl, {r0, r1, r3, r5, fp, sp, lr}
   1219c:	addsmi	r6, sl, #442368	; 0x6c000
   121a0:			; <UNDEFINED> instruction: 0xf8dbd02d
   121a4:	ldrbeq	r3, [sl], #4
   121a8:			; <UNDEFINED> instruction: 0x464fd41f
   121ac:	adcsmi	r9, r3, #2048	; 0x800
   121b0:			; <UNDEFINED> instruction: 0xf8dbd899
   121b4:	stmdavs	ip!, {r2, ip, sp}
   121b8:	strle	r0, [r3, #-2011]	; 0xfffff825
   121bc:	ldmdavc	fp, {r2, r8, r9, fp, ip, pc}
   121c0:	subsle	r2, r7, r0, lsl #22
   121c4:			; <UNDEFINED> instruction: 0xff78f009
   121c8:	ldmdavc	fp, {r2, r8, r9, fp, ip, pc}
   121cc:	blcs	2aa54 <wprintw@plt+0x275fc>
   121d0:	bmi	13c62e0 <wprintw@plt+0x13c2e88>
   121d4:	ldrbtmi	r4, [sl], #-2887	; 0xfffff4b9
   121d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   121dc:	subsmi	r9, sl, fp, lsl #22
   121e0:	addhi	pc, r4, r0, asr #32
   121e4:	pop	{r0, r2, r3, ip, sp, pc}
   121e8:			; <UNDEFINED> instruction: 0xf0078ff0
   121ec:	stmdacs	r0, {r0, r1, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   121f0:	blls	146564 <wprintw@plt+0x14310c>
   121f4:	andeq	pc, r1, #79	; 0x4f
   121f8:	andsvc	r4, sl, pc, asr #12
   121fc:			; <UNDEFINED> instruction: 0xf8dbe7d6
   12200:	subseq	r3, r9, r0
   12204:			; <UNDEFINED> instruction: 0xf009d4cd
   12208:	bls	192054 <wprintw@plt+0x18ebfc>
   1220c:	ldmpl	r3, {r6, r8, r9, fp, lr}^
   12210:	blcs	2c284 <wprintw@plt+0x28e2c>
   12214:	blls	142124 <wprintw@plt+0x13eccc>
   12218:	andsvc	r2, sl, r1, lsl #4
   1221c:	ldmibvs	sl, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
   12220:	adcsle	r2, r3, r0, lsl #20
   12224:	stc2l	0, cr15, [r2, #-52]!	; 0xffffffcc
   12228:			; <UNDEFINED> instruction: 0xf04f9a04
   1222c:	stmdavs	fp!, {r0, r8}
   12230:			; <UNDEFINED> instruction: 0xe7ab7011
   12234:	ldmibvs	r8, {r0, r3, r4, r6, r8, r9, fp, sp, lr}^
   12238:	svclt	0x003c4288
   1223c:	cmpvs	r9, #147456	; 0x24000
   12240:	bvs	fee4c0cc <wprintw@plt+0xfee48c74>
   12244:	addmi	r6, r8, #3555328	; 0x364000
   12248:			; <UNDEFINED> instruction: 0xe799d194
   1224c:	blcs	38e5c <wprintw@plt+0x35a04>
   12250:	blls	1c631c <wprintw@plt+0x1c2ec4>
   12254:	ldr	r9, [pc, -r7, lsl #6]!
   12258:	ldmdbvs	r8, {r0, r1, r3, r5, fp, sp, lr}
   1225c:	blx	ff650236 <wprintw@plt+0xff64cdde>
   12260:	ldmdavc	fp, {r2, r8, r9, fp, ip, pc}
   12264:			; <UNDEFINED> instruction: 0xd1b42b00
   12268:	ldmibvs	r9, {r0, r1, r3, r5, fp, sp, lr}^
   1226c:			; <UNDEFINED> instruction: 0xf00e6918
   12270:	str	pc, [lr, r5, lsr #19]!
   12274:			; <UNDEFINED> instruction: 0xf00d6920
   12278:	blls	211714 <wprintw@plt+0x20e2bc>
   1227c:	mulsle	pc, r8, r2	; <UNPREDICTABLE>
   12280:	movwcs	r9, #6660	; 0x1a04
   12284:	andsvc	r6, r3, ip, lsr #16
   12288:			; <UNDEFINED> instruction: 0xf009e79c
   1228c:	stmdavs	fp!, {r0, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   12290:			; <UNDEFINED> instruction: 0xf00d6919
   12294:	stmdavs	fp!, {r0, r1, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   12298:	andls	r6, r6, lr, lsl r9
   1229c:			; <UNDEFINED> instruction: 0xf00d4630
   122a0:	blls	d16ec <wprintw@plt+0xce294>
   122a4:	blcs	362c8 <wprintw@plt+0x32e70>
   122a8:	svcge	0x0016f47f
   122ac:	bls	164f0c <wprintw@plt+0x161ab4>
   122b0:	movwls	r5, #18643	; 0x48d3
   122b4:	blmi	54c0b0 <wprintw@plt+0x548c58>
   122b8:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
   122bc:	str	r9, [r1, r4, lsl #6]
   122c0:	blmi	438adc <wprintw@plt+0x435684>
   122c4:	ldmpl	r3, {r2, r3, r5, fp, sp, lr}^
   122c8:	ldmdavs	fp, {r1, r5, r6, r9, fp, sp, lr}
   122cc:	addsmi	r3, sl, #1024	; 0x400
   122d0:	svcge	0x0078f47f
   122d4:	cdp2	0, 15, cr15, cr0, cr9, {0}
   122d8:	ldmdbvs	r9, {r0, r1, r3, r5, fp, sp, lr}
   122dc:	stc2	0, cr15, [lr], #52	; 0x34
   122e0:	addsmi	r9, r8, #6144	; 0x1800
   122e4:	stmdavs	ip!, {r3, r8, r9, sl, fp, ip, sp, pc}
   122e8:	strb	sp, [fp, -sl, asr #3]!
   122ec:	ldcl	7, cr15, [r6, #-960]!	; 0xfffffc40
   122f0:	andeq	pc, r2, r4, lsr r9	; <UNPREDICTABLE>
   122f4:	andeq	r0, r0, ip, ror #6
   122f8:	andeq	pc, r2, r0, lsr r9	; <UNPREDICTABLE>
   122fc:	andeq	r0, r0, r0, lsl #6
   12300:	andeq	r0, r0, r4, lsr #11
   12304:	andeq	r0, r0, ip, lsl r3
   12308:	andeq	r0, r0, r4, lsl #12
   1230c:	ldrdeq	pc, [r2], -r2
   12310:	andeq	r0, r0, r8, asr #6
   12314:	smlatbcs	r1, ip, sl, r4
   12318:	ldrbtmi	r4, [sl], #-2988	; 0xfffff454
   1231c:	ldrbmi	lr, [r0, sp, lsr #18]!
   12320:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   12324:	ldmdavs	fp, {r1, r3, r5, r7, sl, fp, lr}
   12328:			; <UNDEFINED> instruction: 0xf04f9303
   1232c:	blmi	fea52f34 <wprintw@plt+0xfea4fadc>
   12330:	stmiapl	r5!, {r2, r3, r4, r5, r6, sl, lr}^
   12334:			; <UNDEFINED> instruction: 0xf00e6828
   12338:	fstmiaxne	r1, {d15-d104}	;@ Deprecated
   1233c:	eorsle	r9, r1, r2
   12340:	orrsne	pc, r9, #64, 4
   12344:			; <UNDEFINED> instruction: 0xf0004298
   12348:	stmdage	r2, {r0, r2, r3, r4, r5, r7, pc}
   1234c:			; <UNDEFINED> instruction: 0xf80af7f9
   12350:	stmdacs	r0, {r0, r2, r9, sl, lr}
   12354:	sbchi	pc, r1, r0
   12358:	ldrbtmi	r4, [lr], #-3743	; 0xfffff161
   1235c:	ldrsbeq	pc, [r0, #-134]!	; 0xffffff7a	; <UNPREDICTABLE>
   12360:			; <UNDEFINED> instruction: 0xf8d6b160
   12364:	strcs	r1, [r0, -ip, ror #2]
   12368:	strbpl	r2, [r7], #-513	; 0xfffffdff
   1236c:	mrc2	7, 3, pc, cr12, cr15, {7}
   12370:	ldrsbeq	pc, [r0, #-134]!	; 0xffffff7a	; <UNPREDICTABLE>
   12374:	ldc	7, cr15, [lr], #960	; 0x3c0
   12378:	ldrbvc	lr, [fp, -r6, asr #19]
   1237c:	stmiavs	sl!, {r0, r1, r2, r4, r7, r8, r9, fp, lr}^
   12380:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12384:	ldrle	r0, [r9, #-1563]	; 0xfffff9e5
   12388:	stmiapl	r3!, {r0, r2, r4, r7, r8, r9, fp, lr}^
   1238c:	ldmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}
   12390:	ldmibvs	fp, {r2, r4, sp, lr, pc}
   12394:	ldmdavs	r9, {r0, r1, r4, r7, r8, ip, sp, pc}
   12398:	mvnsle	r4, sl, lsl #5
   1239c:	stmdblt	fp!, {r0, r1, r3, r4, r6, sl, fp, ip, sp, lr}^
   123a0:			; <UNDEFINED> instruction: 0xf85ef7fe
   123a4:	blmi	fe264de8 <wprintw@plt+0xfe261990>
   123a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   123ac:	blls	ec41c <wprintw@plt+0xe8fc4>
   123b0:			; <UNDEFINED> instruction: 0xf040405a
   123b4:	andlt	r8, r4, r7, lsl #2
   123b8:			; <UNDEFINED> instruction: 0x87f0e8bd
   123bc:	stmmi	fp, {r1, r3, r7, r8, r9, fp, lr}
   123c0:	stmiapl	r3!, {r0, r1, r3, r7, r8, fp, lr}^
   123c4:	stmdapl	r1!, {r5, fp, ip, lr}^
   123c8:	svclt	0x0018429a
   123cc:	svclt	0x00144282
   123d0:	movwcs	r2, #769	; 0x301
   123d4:	svclt	0x000c428a
   123d8:			; <UNDEFINED> instruction: 0xf0032300
   123dc:	tstlt	fp, r1, lsl #6
   123e0:	smlabbcs	r0, r4, fp, r4
   123e4:	andsvc	r5, r9, r3, ror #17
   123e8:	stmiapl	r3!, {r0, r1, r7, r8, r9, fp, lr}^
   123ec:	mulle	r3, sl, r2
   123f0:	smlabbcs	r0, r2, fp, r4
   123f4:	andsvs	r5, r9, r3, ror #17
   123f8:	stmiapl	r3!, {r0, r7, r8, r9, fp, lr}^
   123fc:			; <UNDEFINED> instruction: 0xf000429a
   12400:	blmi	fe03274c <wprintw@plt+0xfe02f2f4>
   12404:	addsmi	r5, sl, #14876672	; 0xe30000
   12408:	sbcshi	pc, r0, r0
   1240c:	blmi	1fe4a0c <wprintw@plt+0x1fe15b4>
   12410:	stmiapl	r6!, {r0, r1, r2, r5, r6, fp, ip, lr}^
   12414:	ldmdavc	r1!, {r0, r1, r3, r4, r5, fp, sp, lr}
   12418:			; <UNDEFINED> instruction: 0x8010f8d3
   1241c:			; <UNDEFINED> instruction: 0x901cf8d3
   12420:	blvs	67e8ac <wprintw@plt+0x67b454>
   12424:	stmib	r3, {r0, r4, r8, fp, ip, sp, pc}^
   12428:	orrsvs	r8, r9, #12, 18	; 0x30000
   1242c:			; <UNDEFINED> instruction: 0xf8d74790
   12430:			; <UNDEFINED> instruction: 0xf8daa000
   12434:	mvnlt	r3, r0, lsr r0
   12438:			; <UNDEFINED> instruction: 0xf8da7832
   1243c:	ldmiblt	sl, {r4, ip, sp}
   12440:	ldrsbtcs	pc, [r8], -sl	; <UNPREDICTABLE>
   12444:	strbmi	fp, [r3, #-2434]	; 0xfffff67e
   12448:	blmi	1c86630 <wprintw@plt+0x1c831d8>
   1244c:			; <UNDEFINED> instruction: 0xf8ca2200
   12450:	andcs	r2, r1, #48	; 0x30
   12454:	andsvc	r5, sl, r3, ror #17
   12458:	stmiapl	r3!, {r1, r2, r3, r5, r6, r8, r9, fp, lr}^
   1245c:	blcs	304d0 <wprintw@plt+0x2d078>
   12460:			; <UNDEFINED> instruction: 0xf7ffd0a0
   12464:			; <UNDEFINED> instruction: 0xe79dfd79
   12468:	andle	r4, r3, r3, asr #10
   1246c:	andcs	r4, r0, #108544	; 0x1a800
   12470:	andsvc	r5, sl, r3, ror #17
   12474:	stmiapl	r6!, {r1, r2, r5, r6, r8, r9, fp, lr}^
   12478:	blcs	3054c <wprintw@plt+0x2d0f4>
   1247c:	blmi	1646c34 <wprintw@plt+0x16437dc>
   12480:	stmiapl	r3!, {r0, r3, r5, r6, r7, fp, sp, lr}^
   12484:	ldmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}
   12488:	ldmibvs	fp, {r1, r2, r3, sp, lr, pc}
   1248c:	ldmdavs	sl, {r0, r1, r5, r6, r8, ip, sp, pc}
   12490:	mvnsle	r4, sl, lsl #5
   12494:	ldmdblt	fp!, {r0, r1, r3, r4, r6, sl, fp, ip, sp, lr}
   12498:			; <UNDEFINED> instruction: 0x0010f8da
   1249c:	blx	fee50474 <wprintw@plt+0xfee4d01c>
   124a0:	blcs	30574 <wprintw@plt+0x2d11c>
   124a4:	stmiavs	r9!, {r3, r4, r6, r7, r8, ip, lr, pc}^
   124a8:	blmi	1764e20 <wprintw@plt+0x17619c8>
   124ac:	stmiapl	r3!, {r1, r5, r7, fp, ip, lr}^
   124b0:	svclt	0x00184299
   124b4:			; <UNDEFINED> instruction: 0xd1cf4291
   124b8:	ldmibvs	r9, {r0, r1, r3, r4, r5, fp, sp, lr}^
   124bc:			; <UNDEFINED> instruction: 0xf00e6918
   124c0:			; <UNDEFINED> instruction: 0xe7c9f87d
   124c4:	ldc2	7, cr15, [r8], {255}	; 0xff
   124c8:			; <UNDEFINED> instruction: 0xf47f2801
   124cc:	stmdavs	r8!, {r0, r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}
   124d0:			; <UNDEFINED> instruction: 0xf00e2100
   124d4:	andls	pc, r2, r7, ror #21
   124d8:	stmdals	r2, {r0, r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}
   124dc:	stc2l	7, cr15, [r6], #-972	; 0xfffffc34
   124e0:	blmi	1441228 <wprintw@plt+0x143ddd0>
   124e4:	stmiapl	r3!, {r1, fp, ip, pc}^
   124e8:	tstlt	r3, #1769472	; 0x1b0000
   124ec:	blx	fe2504f2 <wprintw@plt+0xfe24d09a>
   124f0:	mvnscc	pc, #79	; 0x4f
   124f4:			; <UNDEFINED> instruction: 0xf00a9302
   124f8:	strmi	pc, [r5], -r3, lsl #16
   124fc:	stmiblt	r0, {r0, ip, pc}
   12500:	ldrbtmi	r4, [lr], #-3657	; 0xfffff1b7
   12504:	ldrsbeq	pc, [r0, #-134]!	; 0xffffff7a	; <UNPREDICTABLE>
   12508:			; <UNDEFINED> instruction: 0xf8d6b158
   1250c:	andcs	r1, r1, #108, 2
   12510:			; <UNDEFINED> instruction: 0xf7ff5445
   12514:			; <UNDEFINED> instruction: 0xf8d6fda9
   12518:			; <UNDEFINED> instruction: 0xf7f00170
   1251c:	stmib	r6, {r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
   12520:	bmi	da7a94 <wprintw@plt+0xda463c>
   12524:	blmi	cda92c <wprintw@plt+0xcd74d4>
   12528:	andsvs	r5, r1, r2, lsr #17
   1252c:	andsvc	r5, r9, r3, ror #17
   12530:			; <UNDEFINED> instruction: 0xf7f3e738
   12534:	ldmdblt	r8, {r0, r7, r8, r9, fp, ip, sp, lr, pc}^
   12538:	ldrb	r9, [r7, r2, lsl #16]
   1253c:			; <UNDEFINED> instruction: 0x301cf8da
   12540:	orrle	r4, r2, fp, asr #10
   12544:			; <UNDEFINED> instruction: 0xf7ff68e8
   12548:	stmdacs	r0, {r0, r1, r3, r5, r6, sl, fp, ip, sp, lr, pc}
   1254c:			; <UNDEFINED> instruction: 0xe77cd092
   12550:	movwcc	r9, #6914	; 0x1b02
   12554:	blmi	886898 <wprintw@plt+0x883440>
   12558:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1255c:	ldrle	r0, [r0, #-1562]	; 0xfffff9e6
   12560:			; <UNDEFINED> instruction: 0xff7ef7fd
   12564:	stmiapl	r3!, {r3, r5, r8, r9, fp, lr}^
   12568:	blvs	6ac5dc <wprintw@plt+0x6a9184>
   1256c:	sbcle	r2, r2, r0, lsl #20
   12570:	bcs	2d3e0 <wprintw@plt+0x29f88>
   12574:	stmdbmi	r6!, {r0, r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}
   12578:	tstvs	sl, #1
   1257c:	andsvc	r5, r8, r3, ror #16
   12580:	stcmi	7, cr14, [sl, #-740]!	; 0xfffffd1c
   12584:	ldmib	r5, {r0, r2, r3, r4, r5, r6, sl, lr}^
   12588:	qaddcc	r1, fp, r2
   1258c:	mrrc2	0, 0, pc, r2, cr9	; <UNPREDICTABLE>
   12590:	ldrdcs	pc, [ip, #-133]!	; 0xffffff7b
   12594:	strmi	r9, [r3], -r2, lsl #18
   12598:	ldrpl	r9, [r9], #1
   1259c:	stmib	r5, {r4, r6, sl, fp, ip}^
   125a0:			; <UNDEFINED> instruction: 0xe7df035b
   125a4:			; <UNDEFINED> instruction: 0xf00969a8
   125a8:	ldrbt	pc, [fp], pc, asr #31	; <UNPREDICTABLE>
   125ac:			; <UNDEFINED> instruction: 0xf7fe6928
   125b0:	stmdbvs	fp!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   125b4:			; <UNDEFINED> instruction: 0xf47f2b0b
   125b8:	blmi	3be194 <wprintw@plt+0x3bad3c>
   125bc:	stmiapl	r3!, {r9, sp}^
   125c0:	usat	r7, #15, sl
   125c4:	stc	7, cr15, [sl], {240}	; 0xf0
   125c8:	andeq	pc, r2, lr, lsl #13
   125cc:	andeq	r0, r0, ip, ror #6
   125d0:	andeq	pc, r2, r8, ror r6	; <UNPREDICTABLE>
   125d4:	andeq	r0, r0, r4, asr #7
   125d8:	ldrdeq	r0, [r3], -sl
   125dc:	andeq	r0, r0, r4, lsr #11
   125e0:	andeq	r0, r0, r0, lsl r5
   125e4:	andeq	pc, r2, r0, lsl #12
   125e8:	andeq	r0, r0, ip, ror #9
   125ec:	andeq	r0, r0, r4, ror #9
   125f0:	andeq	r0, r0, r8, lsl #8
   125f4:	andeq	r0, r0, r0, ror r5
   125f8:	andeq	r0, r0, r8, lsr #10
   125fc:	andeq	r0, r0, r8, lsl #10
   12600:	andeq	r0, r0, r0, lsl r4
   12604:	muleq	r0, r8, r5
   12608:	andeq	r0, r0, r0, lsl #6
   1260c:	andeq	r0, r0, r4, lsl r3
   12610:	andeq	r0, r0, r4, lsl #12
   12614:	andeq	r0, r0, r0, asr #12
   12618:	ldrdeq	r0, [r0], -r4
   1261c:	ldrdeq	r0, [r0], -r4
   12620:	muleq	r0, r4, r3
   12624:	andeq	r0, r0, r4, ror #10
   12628:	andeq	r0, r3, r2, lsr r2
   1262c:			; <UNDEFINED> instruction: 0x000301b0
   12630:	andcs	r4, r1, #819200	; 0xc8000
   12634:	push	{r1, r4, r5, r8, r9, fp, lr}
   12638:	ldrbtmi	r4, [r9], #-496	; 0xfffffe10
   1263c:	svcmi	0x0031b084
   12640:	stcge	14, cr10, [r1, #-8]
   12644:	ldrbtmi	r5, [pc], #-2251	; 1264c <wprintw@plt+0xf1f4>
   12648:			; <UNDEFINED> instruction: 0x46284631
   1264c:	movwls	r6, #14363	; 0x381b
   12650:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12654:	mrrc2	0, 0, pc, r4, cr10	; <UNPREDICTABLE>
   12658:	cmplt	r8, r4, lsl #12
   1265c:	blmi	a24f0c <wprintw@plt+0xa21ab4>
   12660:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12664:	blls	ec6d4 <wprintw@plt+0xe927c>
   12668:	qdaddle	r4, sl, r5
   1266c:	andlt	r4, r4, r0, lsr #12
   12670:	ldrhhi	lr, [r0, #141]!	; 0x8d
   12674:	ldrtmi	r4, [r2], -r5, lsr #16
   12678:	strtmi	r4, [r3], -r9, lsr #12
   1267c:	stmdavs	r0, {r3, r4, r5, fp, ip, lr}
   12680:	mcr	7, 3, pc, cr0, cr0, {7}	; <UNPREDICTABLE>
   12684:	rscle	r2, r9, r0, lsl #16
   12688:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
   1268c:			; <UNDEFINED> instruction: 0xf0096818
   12690:	blls	91b1c <wprintw@plt+0x8e6c4>
   12694:	blcs	23eb0 <wprintw@plt+0x20a58>
   12698:	blls	c6e20 <wprintw@plt+0xc39c8>
   1269c:	adcsmi	r1, r3, #34304	; 0x8600
   126a0:	bmi	747618 <wprintw@plt+0x7441c0>
   126a4:	ldmpl	sl!, {r2, r3, r4, r8, r9, fp, lr}
   126a8:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   126ac:	ldrdhi	pc, [r0], -r2
   126b0:			; <UNDEFINED> instruction: 0xf0094640
   126b4:	stmibne	r3, {r0, r1, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
   126b8:			; <UNDEFINED> instruction: 0xd01b42b3
   126bc:	ldmpl	sl!, {r0, r1, r2, r4, r9, fp, lr}
   126c0:	mrcne	8, 2, r6, cr1, cr2, {0}
   126c4:	tstle	r5, #-1342177272	; 0xb0000008
   126c8:	addsmi	r3, r5, #4, 10	; 0x1000000
   126cc:	cdpne	15, 9, cr11, cr9, cr8, {1}
   126d0:	cdpne	2, 4, cr13, cr5, cr6, {0}
   126d4:	blne	fe460ee4 <wprintw@plt+0xfe45da8c>
   126d8:			; <UNDEFINED> instruction: 0xf0174628
   126dc:	bne	1a91ed0 <wprintw@plt+0x1a8ea78>
   126e0:	strbmi	r9, [r0], -r2, lsl #22
   126e4:	ldrtmi	r1, [r1], #-2974	; 0xfffff462
   126e8:	stc2	0, cr15, [r4], {9}
   126ec:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
   126f0:			; <UNDEFINED> instruction: 0xe7b36018
   126f4:	ldrb	r4, [r3, r1, lsr #12]!
   126f8:	bl	1c506c0 <wprintw@plt+0x1c4d268>
   126fc:	andeq	pc, r2, lr, ror #6
   12700:	andeq	r0, r0, ip, ror #6
   12704:	andeq	pc, r2, r2, ror #6
   12708:	andeq	pc, r2, r8, asr #6
   1270c:	andeq	r0, r0, r8, lsr r6
   12710:	andeq	r0, r3, lr, lsl r2
   12714:	andeq	r0, r0, r0, asr #9
   12718:	ldrdeq	pc, [r2], -r8
   1271c:	andeq	r0, r0, r0, lsl #10
   12720:	muleq	r2, r2, ip
   12724:	svcmi	0x00f0e92d
   12728:	blmi	f7e954 <wprintw@plt+0xf7b4fc>
   1272c:	andls	r4, r2, #4, 12	; 0x400000
   12730:	bmi	f19858 <wprintw@plt+0xf16400>
   12734:			; <UNDEFINED> instruction: 0xf8df468a
   12738:	ldrbtmi	fp, [sl], #-240	; 0xffffff10
   1273c:	ldmpl	r3, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
   12740:	movwls	r6, #30747	; 0x781b
   12744:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12748:	blx	104e776 <wprintw@plt+0x104b31e>
   1274c:			; <UNDEFINED> instruction: 0xf1ba4680
   12750:	subsle	r0, r5, r0, lsl #30
   12754:	mvnscc	pc, sl, lsl #2
   12758:	strbmi	r1, [r1], #-3872	; 0xfffff0e0
   1275c:	mvnscc	pc, #8, 2
   12760:	svccs	0x0004f850
   12764:	svccs	0x0001f803
   12768:	mvnsle	r4, fp, lsl #5
   1276c:			; <UNDEFINED> instruction: 0xf10d4e2f
   12770:	strcs	r0, [r0, #-2324]	; 0xfffff6ec
   12774:	andge	pc, ip, sp, asr #17
   12778:			; <UNDEFINED> instruction: 0xf808447e
   1277c:			; <UNDEFINED> instruction: 0xf818500a
   12780:	bl	21e79c <wprintw@plt+0x21b344>
   12784:	ldmdblt	fp, {r0, r2, r8, r9, sl}
   12788:	movweq	pc, #41039	; 0xa04f	; <UNPREDICTABLE>
   1278c:	andcc	pc, r5, r8, lsl #16
   12790:	ldrtmi	r4, [r8], -r9, asr #12
   12794:	stc2	7, cr15, [ip], #-972	; 0xfffffc34
   12798:	strmi	r9, [r5], #-2818	; 0xfffff4fe
   1279c:	tstlt	fp, r4, lsl #12
   127a0:			; <UNDEFINED> instruction: 0xf7f37838
   127a4:	bllt	10513b8 <wprintw@plt+0x104df60>
   127a8:			; <UNDEFINED> instruction: 0xf85b4b21
   127ac:			; <UNDEFINED> instruction: 0xf8d77003
   127b0:	ldrbmi	sl, [r0], -r0
   127b4:	mrrc	7, 15, pc, lr, cr0	; <UNPREDICTABLE>
   127b8:	strmi	r1, [r1], -r2, ror #24
   127bc:	ldrmi	r4, [r1], #-1616	; 0xfffff9b0
   127c0:	blx	e4e7ee <wprintw@plt+0xe4b396>
   127c4:	tstls	r1, r1, lsr r8
   127c8:	eorsvs	r4, r8, r2, lsl #13
   127cc:	mrrc	7, 15, pc, r2, cr0	; <UNPREDICTABLE>
   127d0:	bl	78bdc <wprintw@plt+0x75784>
   127d4:			; <UNDEFINED> instruction: 0xf1c10c04
   127d8:	ldrbmi	r0, [r1], #-513	; 0xfffffdff
   127dc:	bl	2a37ec <wprintw@plt+0x2a0394>
   127e0:			; <UNDEFINED> instruction: 0xf7f0000c
   127e4:	ldmdavs	r8!, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
   127e8:			; <UNDEFINED> instruction: 0x46226833
   127ec:	ldrmi	r4, [r8], #-1609	; 0xfffff9b7
   127f0:	ldc	7, cr15, [r6], #960	; 0x3c0
   127f4:	strtmi	r6, [r0], #-2096	; 0xfffff7d0
   127f8:	blls	ea8c0 <wprintw@plt+0xe7468>
   127fc:	ldmle	lr!, {r0, r1, r3, r5, r7, r9, lr}
   12800:			; <UNDEFINED> instruction: 0xf7f04640
   12804:	bmi	30d1ec <wprintw@plt+0x309d94>
   12808:	ldrbtmi	r4, [sl], #-2821	; 0xfffff4fb
   1280c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12810:	subsmi	r9, sl, r7, lsl #22
   12814:	andlt	sp, r9, r2, lsl #2
   12818:	svchi	0x00f0e8bd
   1281c:	b	ff7d07e4 <wprintw@plt+0xff7cd38c>
   12820:	andeq	r0, r0, ip, ror #6
   12824:	andeq	pc, r2, lr, ror #4
   12828:	andeq	pc, r2, ip, ror #4
   1282c:	andeq	pc, r2, r8, lsl #24
   12830:	andeq	r0, r0, r0, asr #9
   12834:	muleq	r2, lr, r1
   12838:	andcs	r4, r0, #2048	; 0x800
   1283c:	andsvs	r4, sl, fp, ror r4
   12840:	svclt	0x00004770
   12844:	andeq	pc, r2, r4, asr #22
   12848:	blmi	17fc70 <wprintw@plt+0x17c818>
   1284c:	ldrbtmi	r4, [fp], #-2565	; 0xfffff5fb
   12850:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
   12854:	stc	7, cr15, [lr], {240}	; 0xf0
   12858:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   1285c:	stclt	0, cr6, [r8, #-96]	; 0xffffffa0
   12860:	andeq	pc, r2, sl, asr r1	; <UNPREDICTABLE>
   12864:	andeq	r0, r0, r0, asr #9
   12868:	andeq	pc, r2, r6, lsr #22
   1286c:	cfstr32mi	mvfx11, [r7], {16}
   12870:	ldrbtmi	r4, [ip], #-2823	; 0xfffff4f9
   12874:	stmdavs	r1!, {r0, r1, r3, r4, r5, r6, sl, lr}
   12878:	vldrlt.16	s22, [r0, #-2]	; <UNPREDICTABLE>
   1287c:	ldmpl	fp, {r0, r2, r9, fp, lr}
   12880:			; <UNDEFINED> instruction: 0xf7f36818
   12884:	eorvs	pc, r0, r3, ror #24
   12888:	svclt	0x0000bd10
   1288c:	andeq	pc, r2, lr, lsl #22
   12890:	andeq	pc, r2, r4, lsr r1	; <UNPREDICTABLE>
   12894:	andeq	r0, r0, r0, asr #9
   12898:	blmi	2250bc <wprintw@plt+0x221c64>
   1289c:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   128a0:	ldmpl	r3, {r0, r1, r2, sl, fp, lr}^
   128a4:	ldmdavs	r8, {r2, r3, r4, r5, r6, sl, lr}
   128a8:	mcrrpl	8, 2, r6, r3, cr1
   128ac:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
   128b0:	mrrc2	7, 15, pc, r8, cr3	; <UNPREDICTABLE>
   128b4:	ldclt	0, cr6, [r0, #-128]	; 0xffffff80
   128b8:	andeq	pc, r2, ip, lsl #2
   128bc:	andeq	r0, r0, r0, asr #9
   128c0:	ldrdeq	pc, [r2], -ip
   128c4:	blmi	425108 <wprintw@plt+0x421cb0>
   128c8:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   128cc:	ldmpl	r5, {r0, r1, r2, r3, sl, fp, lr}^
   128d0:	stmdavs	sl!, {r2, r3, r4, r5, r6, sl, lr}
   128d4:	ldmne	r0, {r0, r1, r5, fp, sp, lr}^
   128d8:	stmdblt	r3, {r0, r1, r4, r6, r7, sl, fp, ip, lr}
   128dc:			; <UNDEFINED> instruction: 0xf7f3bd70
   128e0:	stmdavs	lr!, {r0, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   128e4:	strmi	r6, [r5], -r4, lsr #16
   128e8:			; <UNDEFINED> instruction: 0xf7f04630
   128ec:			; <UNDEFINED> instruction: 0xf1c4ebc4
   128f0:	stmdbne	r1!, {r0, r8, r9}^
   128f4:	ldrmi	r4, [r8], #-1073	; 0xfffffbcf
   128f8:	ldmdbne	r0!, {r1, r6, r8, r9, fp, ip}
   128fc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   12900:	stmiblt	r8!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12904:	andeq	pc, r2, r0, ror #1
   12908:	andeq	r0, r0, r0, asr #9
   1290c:			; <UNDEFINED> instruction: 0x0002fab0
   12910:	cfstr32mi	mvfx11, [r8], {16}
   12914:	ldrbtmi	r4, [ip], #-2824	; 0xfffff4f8
   12918:	stmdavs	r1!, {r0, r1, r3, r4, r5, r6, sl, lr}
   1291c:	vldrlt.16	s22, [r0, #-2]	; <UNPREDICTABLE>
   12920:	ldmpl	fp, {r1, r2, r9, fp, lr}
   12924:			; <UNDEFINED> instruction: 0xf7f36818
   12928:	eorvs	pc, r0, r1, lsl ip	; <UNPREDICTABLE>
   1292c:			; <UNDEFINED> instruction: 0x4010e8bd
   12930:	svclt	0x00c8f7ff
   12934:	andeq	pc, r2, sl, ror #20
   12938:	muleq	r2, r0, r0
   1293c:	andeq	r0, r0, r0, asr #9
   12940:	blmi	2e4d70 <wprintw@plt+0x2e1918>
   12944:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   12948:			; <UNDEFINED> instruction: 0xf413681b
   1294c:	andle	r6, r8, r0, lsl #6
   12950:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   12954:	bmi	22c9c8 <wprintw@plt+0x229570>
   12958:	stmpl	sl, {sp}
   1295c:	ldrbpl	r6, [r0], #2066	; 0x812
   12960:	bmi	1a4728 <wprintw@plt+0x1a12d0>
   12964:	andsvs	r4, r3, sl, ror r4
   12968:	svclt	0x0000e7f5
   1296c:	andeq	pc, r2, r4, rrx
   12970:	andeq	r0, r0, r4, lsr #11
   12974:	andeq	pc, r2, lr, lsr #20
   12978:	andeq	r0, r0, r0, asr #9
   1297c:	andeq	pc, r2, ip, lsl sl	; <UNPREDICTABLE>
   12980:	mvnsmi	lr, #737280	; 0xb4000
   12984:	mufmie	f2, f6, f0
   12988:	ldrbtmi	r4, [lr], #-2846	; 0xfffff4e2
   1298c:	ldmpl	r4!, {r1, r2, r3, r4, r8, sl, fp, lr}^
   12990:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   12994:	ldrmi	r6, [r8], #-2080	; 0xfffff7e0
   12998:	blx	115096e <wprintw@plt+0x114d516>
   1299c:	strmi	r6, [r0], r9, lsr #16
   129a0:	mcrrpl	8, 2, r6, r3, cr0
   129a4:	blmi	67f658 <wprintw@plt+0x67c200>
   129a8:	stmdbeq	r1, {r3, r7, ip, sp, lr, pc}
   129ac:	blx	17e6614 <wprintw@plt+0x17e31bc>
   129b0:	ldmpl	r6!, {r0, r3, r7, r8, fp, ip, sp, lr, pc}^
   129b4:	and	r4, fp, pc, ror r4
   129b8:	ldrmi	r6, [r8], #-2083	; 0xfffff7dd
   129bc:	blx	cd0992 <wprintw@plt+0xccd53a>
   129c0:			; <UNDEFINED> instruction: 0xf1b8b9e0
   129c4:	tstle	r4, r0, lsl #30
   129c8:	ldmdavs	r9!, {r5, fp, sp, lr}
   129cc:	orrlt	r5, r3, r3, asr #24
   129d0:	blx	ff2509a6 <wprintw@plt+0xff24d54e>
   129d4:	tstcs	r0, r3, ror r8
   129d8:	orrvs	pc, r0, #318767104	; 0x13000000
   129dc:	mvnle	r6, r8, lsr #32
   129e0:	ldrmi	r6, [r9], -r2, lsr #16
   129e4:			; <UNDEFINED> instruction: 0xf7f34410
   129e8:	msrlt	LR_irq, sp
   129ec:	svceq	0x0000f1b9
   129f0:	pop	{r1, r3, r5, r6, r7, ip, lr, pc}
   129f4:			; <UNDEFINED> instruction: 0xf04f83f8
   129f8:	strb	r0, [r5, r1, lsl #18]!
   129fc:	strb	r4, [r3, r0, lsl #13]!
   12a00:	andeq	pc, r2, lr, lsl r0	; <UNPREDICTABLE>
   12a04:	andeq	r0, r0, r0, asr #9
   12a08:	strdeq	pc, [r2], -r0
   12a0c:	andeq	r0, r0, r4, lsr #11
   12a10:	andeq	pc, r2, ip, asr #19
   12a14:	cfldr32mi	mvfx11, [r2, #-992]	; 0xfffffc20
   12a18:	ldrbtmi	r4, [sp], #-2578	; 0xfffff5ee
   12a1c:	stmdavs	r9!, {r1, r3, r4, r5, r6, sl, lr}
   12a20:	blmi	47f10c <wprintw@plt+0x47bcb4>
   12a24:	svcmi	0x00112600
   12a28:	ldrbtmi	r5, [pc], #-2260	; 12a30 <wprintw@plt+0xf5d8>
   12a2c:	stmiblt	lr, {r1, sp, lr, pc}
   12a30:	cmnlt	r1, r9, lsr r8
   12a34:			; <UNDEFINED> instruction: 0xf7f36820
   12a38:	stmdavs	r3!, {r0, r3, r7, r8, r9, fp, ip, sp, lr, pc}
   12a3c:	eorvs	r2, r8, r0, lsl #2
   12a40:			; <UNDEFINED> instruction: 0xf7f34418
   12a44:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   12a48:	ldmdavs	r9!, {r0, r4, r5, r6, r7, ip, lr, pc}
   12a4c:	stmdbcs	r0, {r1, r2, r9, sl, lr}
   12a50:	ldfltp	f5, [r8, #960]!	; 0x3c0
   12a54:	stmdavs	r9!, {r5, fp, sp, lr}
   12a58:	blx	fe150a2e <wprintw@plt+0xfe14d5d6>
   12a5c:	ldcllt	0, cr6, [r8, #160]!	; 0xa0
   12a60:	andeq	pc, r2, r6, ror #18
   12a64:	andeq	lr, r2, ip, lsl #31
   12a68:	andeq	r0, r0, r0, asr #9
   12a6c:	andeq	pc, r2, r6, asr r9	; <UNPREDICTABLE>
   12a70:	bmi	4e4ec0 <wprintw@plt+0x4e1a68>
   12a74:	blmi	4e3c60 <wprintw@plt+0x4e0808>
   12a78:	addlt	fp, r2, r0, lsl r5
   12a7c:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   12a80:	ldmdavs	r2, {r0, r3, r5, r6, r9, sl, lr}
   12a84:			; <UNDEFINED> instruction: 0xf04f9201
   12a88:	bmi	3d3290 <wprintw@plt+0x3cfe38>
   12a8c:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
   12a90:	cdp2	0, 5, cr15, cr4, cr10, {0}
   12a94:	stmdbls	r0, {r9, sp}
   12a98:			; <UNDEFINED> instruction: 0xf7ff4604
   12a9c:	strtmi	pc, [r0], -r3, asr #28
   12aa0:	stmdb	r8!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12aa4:	blmi	1a52d0 <wprintw@plt+0x1a1e78>
   12aa8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12aac:	blls	6cb1c <wprintw@plt+0x696c4>
   12ab0:	qaddle	r4, sl, r1
   12ab4:	ldclt	0, cr11, [r0, #-8]
   12ab8:	ldmib	r0, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12abc:	andeq	lr, r2, r4, lsr pc
   12ac0:	andeq	r0, r0, ip, ror #6
   12ac4:	andeq	lr, r2, sl, lsr #30
   12ac8:	andeq	r0, r0, r8, lsr r6
   12acc:	andeq	lr, r2, r0, lsl #30
   12ad0:	mvnsmi	lr, sp, lsr #18
   12ad4:	blmi	6a6340 <wprintw@plt+0x6a2ee8>
   12ad8:	cfldrsmi	mvf4, [sl, #-504]	; 0xfffffe08
   12adc:	andhi	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   12ae0:			; <UNDEFINED> instruction: 0xf8d8447d
   12ae4:	ldmdavs	r8, {ip, sp}
   12ae8:	b	ff150ab0 <wprintw@plt+0xff14d658>
   12aec:	ldmpl	r6!, {r1, r2, r4, r8, r9, fp, lr}^
   12af0:	ldmdavs	r0!, {r2, r9, sl, lr}
   12af4:	b	fefd0abc <wprintw@plt+0xfefcd664>
   12af8:	andcc	r4, r1, r0, lsr #8
   12afc:			; <UNDEFINED> instruction: 0xf966f009
   12b00:	stmdavs	sl!, {r0, r4, r5, fp, sp, lr}
   12b04:			; <UNDEFINED> instruction: 0xf7f04607
   12b08:			; <UNDEFINED> instruction: 0xf8d8eb2c
   12b0c:	strtmi	r3, [r2], -r0
   12b10:	ldmdavs	r9, {r3, r5, fp, sp, lr}
   12b14:			; <UNDEFINED> instruction: 0xf7f04438
   12b18:	stmdavs	fp!, {r2, r5, r8, r9, fp, sp, lr, pc}
   12b1c:	ldmdbne	r8, {r0, r4, r5, fp, sp, lr}
   12b20:	ldrtmi	r4, [r8], #-1049	; 0xfffffbe7
   12b24:	stmib	r2!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12b28:			; <UNDEFINED> instruction: 0xf7f06830
   12b2c:	stmdavs	r8!, {r2, r5, r6, r7, fp, sp, lr, pc}
   12b30:	strtmi	r6, [r0], #-55	; 0xffffffc9
   12b34:	pop	{r3, r5, sp, lr}
   12b38:	svclt	0x000081f0
   12b3c:	ldrdeq	lr, [r2], -r0
   12b40:	andeq	r0, r0, r4, lsr #12
   12b44:	andeq	pc, r2, r0, lsr #17
   12b48:	andeq	r0, r0, r0, asr #9
   12b4c:	bmi	fefa5248 <wprintw@plt+0xfefa1df0>
   12b50:	blmi	fefa3d3c <wprintw@plt+0xfefa08e4>
   12b54:	mvnsmi	lr, sp, lsr #18
   12b58:	stmpl	sl, {r1, r7, ip, sp, pc}
   12b5c:	ldcmi	7, cr2, [ip]
   12b60:	ldmdavs	r2, {r0, r2, r9, sl, lr}
   12b64:			; <UNDEFINED> instruction: 0xf04f9201
   12b68:	andvc	r0, r7, r0, lsl #4
   12b6c:	tstcs	r1, ip, ror r4
   12b70:	ldmdavs	r0!, {r1, r2, r5, r6, r7, fp, ip, lr}
   12b74:			; <UNDEFINED> instruction: 0xff96f00d
   12b78:	andls	r1, r0, r3, lsl #25
   12b7c:	vqadd.s8	d29, d0, d20
   12b80:	addsmi	r1, r8, #1677721602	; 0x64000002
   12b84:			; <UNDEFINED> instruction: 0x4668d03c
   12b88:	blx	ffb50b72 <wprintw@plt+0xffb4d71a>
   12b8c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   12b90:	svcmi	0x00b0d046
   12b94:	ldmvs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   12b98:	ldmdavs	r9!, {r5, r6, r8, ip, sp, pc}^
   12b9c:			; <UNDEFINED> instruction: 0xf7ff2201
   12ba0:	ldmvs	r8!, {r0, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   12ba4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   12ba8:	andhi	pc, r4, r7, asr #17
   12bac:	stmia	r2!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12bb0:	andhi	pc, r8, r7, asr #17
   12bb4:	blmi	fea6565c <wprintw@plt+0xfea62204>
   12bb8:	ldmvs	r1!, {r0, r3, r5, r7, r8, r9, sl, fp, lr}^
   12bbc:	stmiapl	r2!, {r0, r1, r5, r6, r7, fp, ip, lr}
   12bc0:	addsmi	r4, r9, #168, 16	; 0xa80000
   12bc4:	addsmi	fp, r1, #24, 30	; 0x60
   12bc8:	stmdapl	r2!, {r0, r1, r2, r5, r6, r7, r8, fp, ip, lr}
   12bcc:	movwcs	fp, #7948	; 0x1f0c
   12bd0:	adcsmi	r2, r9, #0, 6
   12bd4:			; <UNDEFINED> instruction: 0xf043bf08
   12bd8:	addsmi	r0, r1, #67108864	; 0x4000000
   12bdc:			; <UNDEFINED> instruction: 0xf043bf08
   12be0:	blcs	137ec <wprintw@plt+0x10394>
   12be4:	stmdals	r0, {r1, r2, r3, r4, r5, ip, lr, pc}
   12be8:	blmi	fe5e566c <wprintw@plt+0xfe5e2214>
   12bec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12bf0:	blls	6cc60 <wprintw@plt+0x69808>
   12bf4:			; <UNDEFINED> instruction: 0xf040405a
   12bf8:	andlt	r8, r2, r2, lsr #2
   12bfc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   12c00:	ldc2	7, cr15, [r6, #-1020]	; 0xfffffc04
   12c04:			; <UNDEFINED> instruction: 0xf0402801
   12c08:	ldmdavs	r0!, {r0, r3, r4, r5, r7, pc}
   12c0c:			; <UNDEFINED> instruction: 0xf00d4639
   12c10:	andls	pc, r0, r9, asr #30
   12c14:			; <UNDEFINED> instruction: 0xf7f84668
   12c18:	strmi	pc, [r6], -r5, lsr #23
   12c1c:			; <UNDEFINED> instruction: 0xd1b82800
   12c20:			; <UNDEFINED> instruction: 0xf7f39800
   12c24:	stmdblt	r0!, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
   12c28:	stmiapl	r3!, {r4, r7, r8, r9, fp, lr}^
   12c2c:	blcs	30ca0 <wprintw@plt+0x2d848>
   12c30:			; <UNDEFINED> instruction: 0xf7f0d067
   12c34:			; <UNDEFINED> instruction: 0xf04fe9a4
   12c38:	movwls	r3, #1023	; 0x3ff
   12c3c:	stc2l	0, cr15, [r0], #-36	; 0xffffffdc
   12c40:	stmdacs	r0, {r2, r9, sl, lr}
   12c44:	stfmid	f5, [sl, #828]	; 0x33c
   12c48:	stmiavs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}
   12c4c:	sbcle	r2, sl, r0, lsl #16
   12c50:	andcs	r6, r1, #6881280	; 0x690000
   12c54:	stc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
   12c58:	rsbvs	r6, ip, r8, lsr #17
   12c5c:	stmda	sl, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12c60:	strb	r6, [r0, ip, lsr #1]
   12c64:	stmiapl	r2!, {r0, r1, r7, r9, fp, lr}
   12c68:			; <UNDEFINED> instruction: 0xd0774291
   12c6c:	stmiapl	r2!, {r1, r7, r9, fp, lr}
   12c70:			; <UNDEFINED> instruction: 0xd0764291
   12c74:	stmiapl	r2!, {r0, r7, r9, fp, lr}
   12c78:			; <UNDEFINED> instruction: 0xd0794291
   12c7c:	stmiapl	r2!, {r7, r9, fp, lr}
   12c80:			; <UNDEFINED> instruction: 0xd0784291
   12c84:	stmiapl	r2!, {r0, r1, r2, r3, r4, r5, r6, r9, fp, lr}
   12c88:	mlsle	sp, r1, r2, r4
   12c8c:	stmiapl	r3!, {r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}^
   12c90:	mlale	sp, r9, r2, r4
   12c94:	stmiapl	r3!, {r0, r2, r3, r4, r5, r6, r8, r9, fp, lr}^
   12c98:	andseq	r6, sl, #1769472	; 0x1b0000
   12c9c:	bmi	1f480b4 <wprintw@plt+0x1f44c5c>
   12ca0:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   12ca4:	rsbsle	r2, r8, r0, lsr #20
   12ca8:	stmiapl	r2!, {r1, r3, r4, r5, r6, r9, fp, lr}
   12cac:			; <UNDEFINED> instruction: 0xf0004291
   12cb0:	bmi	1e72f48 <wprintw@plt+0x1e6faf0>
   12cb4:	addsmi	r5, r1, #10616832	; 0xa20000
   12cb8:	adchi	pc, r3, r0
   12cbc:	stmiapl	r2!, {r0, r1, r2, r4, r5, r6, r9, fp, lr}
   12cc0:			; <UNDEFINED> instruction: 0xd05e4291
   12cc4:	stmiapl	r2!, {r1, r2, r4, r5, r6, r9, fp, lr}
   12cc8:			; <UNDEFINED> instruction: 0xf0004291
   12ccc:	bmi	1d72f7c <wprintw@plt+0x1d6fb24>
   12cd0:	addsmi	r5, r1, #10616832	; 0xa20000
   12cd4:	adcshi	pc, r0, r0
   12cd8:	stmiapl	r2!, {r0, r1, r4, r5, r6, r9, fp, lr}
   12cdc:			; <UNDEFINED> instruction: 0xf0004291
   12ce0:			; <UNDEFINED> instruction: 0x061b8097
   12ce4:	adchi	pc, r0, r0, lsl #2
   12ce8:	movwcs	r4, #6024	; 0x1788
   12cec:	ldrb	r7, [sl, -fp, lsr #32]!
   12cf0:	stmiapl	r3!, {r1, r2, r3, r5, r6, r8, r9, fp, lr}^
   12cf4:			; <UNDEFINED> instruction: 0xf7f06818
   12cf8:	blmi	1b8d3f8 <wprintw@plt+0x1b89fa0>
   12cfc:	andsvs	r4, r8, fp, ror r4
   12d00:	stmdals	r0, {r0, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   12d04:			; <UNDEFINED> instruction: 0xff98f7f2
   12d08:	addsle	r2, r2, r0, lsl #16
   12d0c:	movwcc	r9, #6912	; 0x1b00
   12d10:	blmi	17c6f68 <wprintw@plt+0x17c3b10>
   12d14:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12d18:	strle	r0, [r4, #-537]	; 0xfffffde7
   12d1c:	stmiapl	r3!, {r2, r3, r4, r6, r8, r9, fp, lr}^
   12d20:	blcs	82cd94 <wprintw@plt+0x82993c>
   12d24:	stclmi	0, cr13, [r3], #-68	; 0xffffffbc
   12d28:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
   12d2c:	tstcc	r1, r1
   12d30:	addeq	r6, r9, r1, rrx
   12d34:			; <UNDEFINED> instruction: 0xf87ef009
   12d38:	bls	2cecc <wprintw@plt+0x29a74>
   12d3c:	orrmi	pc, r0, #-1073741824	; 0xc0000000
   12d40:	adcvs	r3, r0, r1, lsl #22
   12d44:	eorcs	pc, r3, r0, asr #16
   12d48:	blmi	170cb30 <wprintw@plt+0x17096d8>
   12d4c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12d50:	ldmdavc	fp, {r0, r1, r3, r4, fp, sp, lr}
   12d54:			; <UNDEFINED> instruction: 0xf47f2b00
   12d58:			; <UNDEFINED> instruction: 0xe7e4af71
   12d5c:	stc2	7, cr15, [r6, #1020]	; 0x3fc
   12d60:			; <UNDEFINED> instruction: 0xf7ffe741
   12d64:			; <UNDEFINED> instruction: 0xe73efd99
   12d68:	ldrbtmi	r4, [sl], #-2644	; 0xfffff5ac
   12d6c:			; <UNDEFINED> instruction: 0xe73a6013
   12d70:	mrc2	7, 2, pc, cr0, cr15, {7}
   12d74:			; <UNDEFINED> instruction: 0xf7ffe737
   12d78:	ldr	pc, [r4, -r3, lsl #28]!
   12d7c:	rscscc	pc, pc, pc, asr #32
   12d80:			; <UNDEFINED> instruction: 0xf413e732
   12d84:	eorsle	r6, pc, r0, lsl #6
   12d88:	ldrbtmi	r4, [fp], #-2893	; 0xfffff4b3
   12d8c:	bmi	11ece00 <wprintw@plt+0x11e99a8>
   12d90:	stmiapl	r2!, {r8, sp}
   12d94:	ldrbpl	r6, [r1], #2066	; 0x812
   12d98:	bmi	120ca34 <wprintw@plt+0x12095dc>
   12d9c:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   12da0:	ldmdavc	r2, {r1, r4, fp, sp, lr}
   12da4:			; <UNDEFINED> instruction: 0xf43f2a00
   12da8:	bmi	efebac <wprintw@plt+0xefb754>
   12dac:	ldmdami	lr!, {r0, r1, r3, r4, r5, r8, r9, sl, fp, lr}
   12db0:	stmibpl	r7!, {r1, r5, r7, fp, ip, lr}^
   12db4:	ldrd	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   12db8:	ldrdgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   12dbc:	svclt	0x001842b9
   12dc0:	stmdapl	r0!, {r0, r4, r7, r9, lr}
   12dc4:	andvc	pc, lr, r4, asr r8	; <UNPREDICTABLE>
   12dc8:	andcs	fp, r1, #12, 30	; 0x30
   12dcc:	addmi	r2, r1, #0, 4
   12dd0:			; <UNDEFINED> instruction: 0xf042bf08
   12dd4:			; <UNDEFINED> instruction: 0xf8540201
   12dd8:	adcsmi	r0, r9, #12
   12ddc:			; <UNDEFINED> instruction: 0xf042bf08
   12de0:	addmi	r0, r1, #268435456	; 0x10000000
   12de4:			; <UNDEFINED> instruction: 0xf042bf08
   12de8:	bcs	135f4 <wprintw@plt+0x1019c>
   12dec:	mrcge	4, 7, APSR_nzcv, cr11, cr15, {3}
   12df0:	stmiapl	r2!, {r3, r5, r9, fp, lr}
   12df4:			; <UNDEFINED> instruction: 0xf47f4291
   12df8:	ldmibvs	r0!, {r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   12dfc:	blx	fe94ee2a <wprintw@plt+0xfe94b9d2>
   12e00:			; <UNDEFINED> instruction: 0xf7ffe6f1
   12e04:			; <UNDEFINED> instruction: 0xe6eefe35
   12e08:	ldrbtmi	r4, [sl], #-2606	; 0xfffff5d2
   12e0c:			; <UNDEFINED> instruction: 0xe7be6013
   12e10:	stmiapl	r3!, {r0, r2, r3, r5, r8, r9, fp, lr}^
   12e14:	blcs	2ce88 <wprintw@plt+0x29a30>
   12e18:	mcrge	4, 7, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
   12e1c:	mrc2	7, 2, pc, cr8, cr15, {7}
   12e20:			; <UNDEFINED> instruction: 0xf7ffe6e1
   12e24:	ldrb	pc, [lr], pc, asr #26	; <UNPREDICTABLE>
   12e28:			; <UNDEFINED> instruction: 0xf7ff4630
   12e2c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   12e30:	svcge	0x005bf43f
   12e34:	smmlsr	r7, r1, r8, r6
   12e38:	stc2l	7, cr15, [sl, #-1020]!	; 0xfffffc04
   12e3c:			; <UNDEFINED> instruction: 0xf7efe6d3
   12e40:	svclt	0x0000efce
   12e44:	andeq	lr, r2, r8, asr lr
   12e48:	andeq	r0, r0, ip, ror #6
   12e4c:	andeq	r0, r0, r8, lsr r6
   12e50:	andeq	lr, r2, ip, lsr lr
   12e54:	andeq	pc, r2, r4, lsl sp	; <UNPREDICTABLE>
   12e58:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   12e5c:	andeq	r0, r0, r0, lsr #11
   12e60:	andeq	r0, r0, ip, asr r5
   12e64:	andeq	r0, r0, r0, lsl #12
   12e68:			; <UNDEFINED> instruction: 0x0002edbc
   12e6c:	andeq	r0, r0, r4, ror #10
   12e70:	andeq	pc, r2, r0, ror #24
   12e74:	andeq	r0, r0, r8, asr r4
   12e78:	andeq	r0, r0, ip, lsl #6
   12e7c:	andeq	r0, r0, r8, ror #6
   12e80:	strdeq	r0, [r0], -r4
   12e84:	andeq	r0, r0, r8, lsl r6
   12e88:	andeq	r0, r0, r8, asr #11
   12e8c:	andeq	r0, r0, r4, lsr #11
   12e90:	ldrdeq	r0, [r0], -r8
   12e94:	andeq	r0, r0, r0, lsl r4
   12e98:	andeq	r0, r0, r8, lsr #9
   12e9c:	andeq	r0, r0, ip, ror #9
   12ea0:	muleq	r0, r4, r3
   12ea4:	ldrdeq	r0, [r0], -r4
   12ea8:	andeq	r0, r0, r4, asr r4
   12eac:	andeq	r0, r0, r0, asr #9
   12eb0:	andeq	pc, r2, r4, lsl #13
   12eb4:	andeq	pc, r2, r0, lsl #23
   12eb8:	andeq	r0, r0, r0, lsl #6
   12ebc:	andeq	pc, r2, r6, lsl r6	; <UNPREDICTABLE>
   12ec0:	strdeq	pc, [r2], -r6
   12ec4:	andeq	pc, r2, r6, ror r5	; <UNPREDICTABLE>
   12ec8:	andeq	r0, r0, r4, lsr #12
   12ecc:	addmi	r4, r1, #13312	; 0x3400
   12ed0:	andsle	r4, r4, fp, ror r4
   12ed4:	ldmpl	fp, {r2, r3, r9, fp, lr}
   12ed8:	mrcne	8, 2, r6, cr10, cr11, {0}
   12edc:	stmdale	lr, {r1, r3, r7, r9, lr}
   12ee0:	addsmi	r1, sl, #33280	; 0x8200
   12ee4:	ldrlt	sp, [r0, #-521]	; 0xfffffdf7
   12ee8:			; <UNDEFINED> instruction: 0x3c011a0c
   12eec:	bne	25a958 <wprintw@plt+0x257500>
   12ef0:			; <UNDEFINED> instruction: 0xf0174620
   12ef4:	bne	18516b8 <wprintw@plt+0x184e260>
   12ef8:	mcrne	13, 4, fp, cr8, cr0, {0}
   12efc:	andcs	r4, r0, r0, ror r7
   12f00:	svclt	0x00004770
   12f04:	ldrdeq	lr, [r2], -r8
   12f08:	andeq	r0, r0, r0, lsl #10
   12f0c:			; <UNDEFINED> instruction: 0xf06f4b02
   12f10:	ldrbtmi	r4, [fp], #-512	; 0xfffffe00
   12f14:			; <UNDEFINED> instruction: 0x4770601a
   12f18:	andeq	pc, r2, lr, ror #8
   12f1c:	push	{r0, r7, r8, r9, fp, lr}
   12f20:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   12f24:	stcmi	0, cr11, [r0], {133}	; 0x85
   12f28:			; <UNDEFINED> instruction: 0xf0096818
   12f2c:	bmi	2011280 <wprintw@plt+0x200de28>
   12f30:	blmi	1fe4128 <wprintw@plt+0x1fe0cd0>
   12f34:	andge	pc, r2, r4, asr r8	; <UNPREDICTABLE>
   12f38:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   12f3c:	strmi	r1, [r0], r6, lsl #25
   12f40:	ldrdeq	pc, [r0], -sl
   12f44:			; <UNDEFINED> instruction: 0xf886f009
   12f48:	stmibne	r7, {r1, r3, r4, r5, r6, r8, r9, fp, lr}
   12f4c:			; <UNDEFINED> instruction: 0xf00042b7
   12f50:			; <UNDEFINED> instruction: 0xf85480e4
   12f54:			; <UNDEFINED> instruction: 0xf8d99003
   12f58:	cdpne	0, 4, cr1, cr11, cr0, {0}
   12f5c:	svclt	0x0038429f
   12f60:	movwle	r2, #26368	; 0x6700
   12f64:	movweq	pc, #16648	; 0x4108	; <UNPREDICTABLE>
   12f68:	svclt	0x0028428b
   12f6c:			; <UNDEFINED> instruction: 0xf0c03f02
   12f70:			; <UNDEFINED> instruction: 0xf8da80bd
   12f74:			; <UNDEFINED> instruction: 0xf0090000
   12f78:	ldrtmi	pc, [r0], #-2221	; 0xfffff753	; <UNPREDICTABLE>
   12f7c:	adcsmi	r1, r3, #1072	; 0x430
   12f80:	adcshi	pc, ip, r0
   12f84:	ldrdcs	pc, [r0], -r9
   12f88:	addmi	r1, fp, #1296	; 0x510
   12f8c:	adcshi	pc, r6, r0, asr #1
   12f90:	tsteq	r4, r8, lsl #2	; <UNPREDICTABLE>
   12f94:			; <UNDEFINED> instruction: 0xf0c04291
   12f98:	stmdacc	r3, {r0, r3, r4, r7, pc}
   12f9c:	svclt	0x009442b8
   12fa0:	movwcs	r2, #4864	; 0x1300
   12fa4:	blmi	1937bb8 <wprintw@plt+0x1934760>
   12fa8:	stmdbmi	r4!, {r9, sp}^
   12fac:	andlt	pc, r1, r4, asr r8	; <UNPREDICTABLE>
   12fb0:			; <UNDEFINED> instruction: 0xf8db58e4
   12fb4:	stmdavs	r0!, {ip}
   12fb8:	cdp	7, 5, cr15, cr14, cr15, {7}
   12fbc:	ldrdgt	pc, [r0, pc]
   12fc0:	andcs	r6, r0, #32, 16	; 0x200000
   12fc4:			; <UNDEFINED> instruction: 0xf8cd44fc
   12fc8:			; <UNDEFINED> instruction: 0xf8d9c004
   12fcc:	ldrmi	r5, [r1], -r0
   12fd0:	strls	r4, [r0, #-2908]	; 0xfffff4a4
   12fd4:			; <UNDEFINED> instruction: 0xf7ef447b
   12fd8:	andcs	lr, r0, #8, 30
   12fdc:	ldrmi	r6, [r1], -r0, lsr #16
   12fe0:	ldcl	7, cr15, [r4, #956]!	; 0x3bc
   12fe4:	andle	r3, r7, r1
   12fe8:			; <UNDEFINED> instruction: 0xf04f4b57
   12fec:	stmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
   12ff0:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   12ff4:	cdp	7, 8, cr15, cr10, cr15, {7}
   12ff8:	stmdavs	r0!, {r1, r3, r4, r5, r8, sp}
   12ffc:	ldmib	r6!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13000:	stmdavs	r0!, {r8, r9, sl, fp, sp}
   13004:			; <UNDEFINED> instruction: 0x2120bf0c
   13008:			; <UNDEFINED> instruction: 0xf7f0213c
   1300c:			; <UNDEFINED> instruction: 0xf8d9e9b0
   13010:	ldrtmi	r2, [r9], -r0
   13014:	ldrdeq	pc, [r0], -sl
   13018:	movwcs	r1, #7058	; 0x1b92
   1301c:	movwcs	r9, #768	; 0x300
   13020:	blx	ff84f052 <wprintw@plt+0xff84bbfa>
   13024:	rscscc	pc, pc, #79	; 0x4f
   13028:	strmi	r4, [r7], -r1, lsl #12
   1302c:			; <UNDEFINED> instruction: 0xf7ef6820
   13030:	ldrtmi	lr, [r8], -lr, ror #28
   13034:	cdp	7, 5, cr15, cr14, cr15, {7}
   13038:	ldrdeq	pc, [r0], -sl
   1303c:			; <UNDEFINED> instruction: 0xf84af009
   13040:	ldrdcs	pc, [r0], -r9
   13044:	ldrtmi	r9, [r0], #-2819	; 0xfffff4fd
   13048:	svclt	0x000c4290
   1304c:			; <UNDEFINED> instruction: 0xf0032300
   13050:	blcs	13c5c <wprintw@plt+0x10804>
   13054:			; <UNDEFINED> instruction: 0xf8dbd155
   13058:	andcs	r1, r0, #0
   1305c:			; <UNDEFINED> instruction: 0xf7f06820
   13060:	andcs	lr, r0, #557056	; 0x88000
   13064:	stmdavs	r0!, {r0, r4, r9, sl, lr}
   13068:	ldc	7, cr15, [r0, #956]!	; 0x3bc
   1306c:			; <UNDEFINED> instruction: 0xf7ef6820
   13070:	blmi	dcedc0 <wprintw@plt+0xdcb968>
   13074:	ldrdeq	pc, [r0], -sl
   13078:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   1307c:			; <UNDEFINED> instruction: 0xffeaf008
   13080:	ldrdge	pc, [r0], -r4
   13084:	adcmi	r1, lr, #2179072	; 0x214000
   13088:	ldrtmi	fp, [r2], -r8, lsl #30
   1308c:			; <UNDEFINED> instruction: 0xf8d9d014
   13090:	cdpne	0, 4, cr1, cr11, cr0, {0}
   13094:	svclt	0x0038429d
   13098:	movwle	r4, #54826	; 0xd62a
   1309c:	stmdaeq	r4, {r3, r8, ip, sp, lr, pc}
   130a0:	svclt	0x00284588
   130a4:	andle	r2, r7, #536870912	; 0x20000000
   130a8:	stmdbcc	r2, {r0, r1, r2, r6, r9, sl, fp, ip}
   130ac:	ldrtmi	r1, [r8], -r9, lsl #23
   130b0:			; <UNDEFINED> instruction: 0xf910f017
   130b4:	stmdbne	sl, {r0, r3, r6, r7, r8, r9, fp, ip}^
   130b8:	tstcs	r0, r0, asr r6
   130bc:	stc	7, cr15, [r6, #956]	; 0x3bc
   130c0:	andlt	r6, r5, r0, lsr #16
   130c4:	svcmi	0x00f0e8bd
   130c8:	svclt	0x00eef7ef
   130cc:	bleq	1cda90 <wprintw@plt+0x1ca638>
   130d0:	bcc	a4344 <wprintw@plt+0xa0eec>
   130d4:			; <UNDEFINED> instruction: 0x46581b91
   130d8:			; <UNDEFINED> instruction: 0xf8fcf017
   130dc:	smlatbeq	r1, fp, fp, lr
   130e0:	svclt	0x009442b9
   130e4:	movwcs	r2, #4864	; 0x1300
   130e8:	ldrb	r9, [ip, -r3, lsl #6]
   130ec:	stmdbcc	r2, {r0, r1, r2, r6, r9, sl, fp, ip}
   130f0:	ldrtmi	r1, [r8], -r9, lsl #23
   130f4:			; <UNDEFINED> instruction: 0xf8eef017
   130f8:			; <UNDEFINED> instruction: 0xe73a1a7f
   130fc:	movwls	r2, #13056	; 0x3300
   13100:	stmdavs	r0!, {r0, r4, r6, r8, r9, sl, sp, lr, pc}
   13104:	tstcs	r0, r1, lsl #20
   13108:	stcl	7, cr15, [r0, #-956]!	; 0xfffffc44
   1310c:	adcle	r3, r2, r1
   13110:	teqcs	lr, r0, lsr #16
   13114:	stmdb	sl!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13118:			; <UNDEFINED> instruction: 0xf854e79d
   1311c:	strcs	r9, [r0, -r3]
   13120:	svclt	0x0000e727
   13124:	andeq	pc, r2, r6, lsl #19
   13128:	andeq	lr, r2, r8, ror sl
   1312c:	andeq	r0, r0, r0, asr #9
   13130:	andeq	pc, r2, r8, asr #8
   13134:	andeq	r0, r0, r0, lsl #10
   13138:	andeq	r0, r0, r8, lsr r6
   1313c:	andeq	r0, r0, ip, lsr #10
   13140:	muleq	r1, r0, r1
   13144:	andeq	r7, r1, r4, asr r6
   13148:			; <UNDEFINED> instruction: 0x0002f8b8
   1314c:	andeq	pc, r2, r8, lsl #6
   13150:	blmi	600638 <wprintw@plt+0x5fd1e0>
   13154:	ldrbtmi	r4, [fp], #-2583	; 0xfffff5e9
   13158:	stmdavs	ip!, {r0, r2, r3, r4, r7, fp, ip, lr}
   1315c:			; <UNDEFINED> instruction: 0xf7ef4620
   13160:	stmdavc	r3!, {r1, r3, r7, r8, r9, sl, fp, sp, lr, pc}
   13164:	andsle	r2, r5, ip, ror fp
   13168:	strtmi	r1, [r0], -r1, lsl #25
   1316c:	cdp2	0, 6, cr15, cr2, cr8, {0}
   13170:	eorvs	r4, r8, r4, lsl #12
   13174:	svc	0x007ef7ef
   13178:	mcrrne	6, 2, r4, r2, cr1
   1317c:			; <UNDEFINED> instruction: 0xf7ef1c60
   13180:	bmi	38e838 <wprintw@plt+0x38b3e0>
   13184:	cmncs	ip, fp, lsr #16
   13188:	andsvc	r4, r9, sl, ror r4
   1318c:	movwcc	r6, #6163	; 0x1813
   13190:	ldclt	0, cr6, [r8, #-76]!	; 0xffffffb4
   13194:	stclne	12, cr1, [r1], #-264	; 0xfffffef8
   13198:			; <UNDEFINED> instruction: 0xf7ef4620
   1319c:	bmi	20e81c <wprintw@plt+0x20b3c4>
   131a0:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
   131a4:	rscsle	r2, r4, r0, lsl #22
   131a8:	andsvs	r3, r3, r1, lsl #22
   131ac:	svclt	0x0000bd38
   131b0:	andeq	lr, r2, r2, asr r8
   131b4:	andeq	r0, r0, r0, asr #9
   131b8:	strdeq	pc, [r2], -r8
   131bc:	andeq	pc, r2, r0, ror #3
   131c0:	svcmi	0x00f0e92d
   131c4:	cdpmi	0, 8, cr11, cr6, cr15, {4}
   131c8:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   131cc:			; <UNDEFINED> instruction: 0xf04f4c85
   131d0:	ldrbtmi	r0, [lr], #-2560	; 0xfffff600
   131d4:			; <UNDEFINED> instruction: 0xf10d4d84
   131d8:	ldrbmi	r0, [r3], lr, lsr #16
   131dc:	ldrbtmi	r5, [sp], #-2356	; 0xfffff6cc
   131e0:	stmdavs	r4!, {r9, sl, sp}
   131e4:			; <UNDEFINED> instruction: 0xf04f940d
   131e8:	cfstrsmi	mvf0, [r0], {0}
   131ec:			; <UNDEFINED> instruction: 0xf04f970c
   131f0:			; <UNDEFINED> instruction: 0xf88d37ff
   131f4:			; <UNDEFINED> instruction: 0xf855602f
   131f8:	stmib	sp, {r2, ip, pc}^
   131fc:	stmib	sp, {r1, ip}^
   13200:			; <UNDEFINED> instruction: 0xf8d92306
   13204:			; <UNDEFINED> instruction: 0xf7ef0000
   13208:	blmi	1e8eee8 <wprintw@plt+0x1e8ba90>
   1320c:	andsvs	lr, r8, #3620864	; 0x374000
   13210:	andls	r4, r4, #2063597568	; 0x7b000000
   13214:	addsmi	r6, r0, #1703936	; 0x1a0000
   13218:	andsvs	fp, r8, r8, lsr pc
   1321c:	ldrbtmi	r4, [fp], #-2933	; 0xfffff48b
   13220:	blmi	1d77e48 <wprintw@plt+0x1d749f0>
   13224:	movwls	r4, #21627	; 0x547b
   13228:	ldrbtmi	r4, [fp], #-2932	; 0xfffff48c
   1322c:	ands	r9, r7, r9, lsl #6
   13230:	andcs	r4, r0, #117760	; 0x1cc00
   13234:	eorcs	pc, pc, sp, lsl #17
   13238:	addsmi	r5, r8, #15400960	; 0xeb0000
   1323c:	blmi	1c873bc <wprintw@plt+0x1c83f64>
   13240:	addsmi	r5, r8, #15400960	; 0xeb0000
   13244:	blmi	1c47424 <wprintw@plt+0x1c43fcc>
   13248:	addsmi	r5, r8, #15400960	; 0xeb0000
   1324c:	blmi	1c0740c <wprintw@plt+0x1c03fb4>
   13250:	addsmi	r5, r8, #15400960	; 0xeb0000
   13254:			; <UNDEFINED> instruction: 0xf89dd06a
   13258:	blcs	1f318 <wprintw@plt+0x1bec0>
   1325c:	svcls	0x000cd138
   13260:	mrc2	7, 2, pc, cr12, cr15, {7}
   13264:			; <UNDEFINED> instruction: 0xf7ff4640
   13268:	stcne	12, cr15, [r3], {113}	; 0x71
   1326c:			; <UNDEFINED> instruction: 0xf000900c
   13270:	stmdage	ip, {r0, r3, r5, r7, pc}
   13274:			; <UNDEFINED> instruction: 0xf8aaf7f8
   13278:	stmiapl	fp!, {r0, r2, r5, r6, r8, r9, fp, lr}^
   1327c:			; <UNDEFINED> instruction: 0x46044298
   13280:	blmi	1947320 <wprintw@plt+0x1943ec8>
   13284:	addsmi	r5, r8, #15400960	; 0xeb0000
   13288:	blmi	1907318 <wprintw@plt+0x1903ec0>
   1328c:	addsmi	r5, r8, #15400960	; 0xeb0000
   13290:	mvfcsdm	f5, #0.5
   13294:	tstcs	r9, r9, ror r0
   13298:			; <UNDEFINED> instruction: 0xfff0f7f7
   1329c:			; <UNDEFINED> instruction: 0xd00442b8
   132a0:	ldrdeq	pc, [r0], -r9
   132a4:	cdp	7, 14, cr15, cr6, cr15, {7}
   132a8:			; <UNDEFINED> instruction: 0xf1ba4682
   132ac:	sbcsle	r0, r2, r0, lsl #30
   132b0:	ldrdne	pc, [r0], -r9
   132b4:			; <UNDEFINED> instruction: 0x46304652
   132b8:	stc2	7, cr15, [r8], {251}	; 0xfb
   132bc:	andeq	pc, r0, r9, asr #17
   132c0:	cdp	7, 13, cr15, cr8, cr15, {7}
   132c4:	andsvs	r9, r8, r5, lsl #22
   132c8:	mlacc	lr, sp, r8, pc	; <UNPREDICTABLE>
   132cc:	sbcle	r2, r6, r0, lsl #22
   132d0:	ldmdavs	r0!, {r1, r2, r3, r5, r8, ip, sp, pc}
   132d4:	blx	4d12ca <wprintw@plt+0x4cde72>
   132d8:			; <UNDEFINED> instruction: 0xf7ef4658
   132dc:	blls	34e714 <wprintw@plt+0x34b2bc>
   132e0:	andsvs	r9, r3, r3, lsl #20
   132e4:	blmi	fe5c20 <wprintw@plt+0xfe27c8>
   132e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   132ec:	blls	36d35c <wprintw@plt+0x369f04>
   132f0:	cmnle	r2, sl, asr r0
   132f4:	andlt	r4, pc, r0, lsr #12
   132f8:	svchi	0x00f0e8bd
   132fc:	adcle	r2, sl, r0, lsl #28
   13300:	ldmvs	fp, {r0, r1, r4, r5, fp, sp, lr}
   13304:	subsle	r2, r3, r0, lsl #22
   13308:			; <UNDEFINED> instruction: 0xf7fb4630
   1330c:	strmi	pc, [r1], -fp, asr #23
   13310:	adcle	r2, r0, r0, lsl #16
   13314:	ldrdeq	pc, [r0], -r9
   13318:	stc2	0, cr15, [r6, #32]!
   1331c:	andeq	pc, r0, r9, asr #17
   13320:	cdp	7, 10, cr15, cr8, cr15, {7}
   13324:	ldrbtmi	r4, [fp], #-2878	; 0xfffff4c2
   13328:			; <UNDEFINED> instruction: 0xe7946018
   1332c:			; <UNDEFINED> instruction: 0xf88d2300
   13330:	ldr	r3, [r4, lr, lsr #32]
   13334:	addle	r2, lr, r0, lsl #28
   13338:			; <UNDEFINED> instruction: 0xf7fb4630
   1333c:			; <UNDEFINED> instruction: 0x4601fbbb
   13340:			; <UNDEFINED> instruction: 0xf8d9b150
   13344:			; <UNDEFINED> instruction: 0xf0080000
   13348:			; <UNDEFINED> instruction: 0xf8c9fd8f
   1334c:			; <UNDEFINED> instruction: 0xf7ef0000
   13350:	blmi	d4eda0 <wprintw@plt+0xd4b948>
   13354:	andsvs	r4, r8, fp, ror r4
   13358:	ldmvs	fp, {r0, r1, r4, r5, fp, sp, lr}
   1335c:			; <UNDEFINED> instruction: 0xf47f2b00
   13360:			; <UNDEFINED> instruction: 0xf8d9af7a
   13364:	stmdavc	r3, {}	; <UNPREDICTABLE>
   13368:			; <UNDEFINED> instruction: 0xf47f2b00
   1336c:			; <UNDEFINED> instruction: 0xf1bbaf74
   13370:			; <UNDEFINED> instruction: 0xf43f0f00
   13374:	usub16mi	sl, r9, r0
   13378:	ldc2l	0, cr15, [r6, #-32]!	; 0xffffffe0
   1337c:	andeq	pc, r0, r9, asr #17
   13380:	cdp	7, 7, cr15, cr8, cr15, {7}
   13384:	andsvs	r9, r8, r9, lsl #22
   13388:	blls	cd124 <wprintw@plt+0xc9ccc>
   1338c:			; <UNDEFINED> instruction: 0xf43f2b00
   13390:	bls	1ff120 <wprintw@plt+0x1fbcc8>
   13394:	msreq	CPSR_fsxc, #1073741827	; 0x40000003
   13398:			; <UNDEFINED> instruction: 0xf8d99904
   1339c:	andls	r0, r1, #0
   133a0:	bls	2377a8 <wprintw@plt+0x234350>
   133a4:			; <UNDEFINED> instruction: 0xf7f79906
   133a8:			; <UNDEFINED> instruction: 0xf8c9fd29
   133ac:	ldrb	r0, [r2, -r0]
   133b0:	ldrdne	pc, [r0], -r9
   133b4:	blcs	313e8 <wprintw@plt+0x2df90>
   133b8:	ldrbmi	sp, [r8], -r6, lsr #1
   133bc:	ldc2l	0, cr15, [r4, #-32]	; 0xffffffe0
   133c0:	str	r4, [r1, r3, lsl #13]!
   133c4:	strcs	r9, [r0], #-2820	; 0xfffff4fc
   133c8:	ldrmi	r9, [r8, r2]
   133cc:	movweq	lr, #10717	; 0x29dd
   133d0:			; <UNDEFINED> instruction: 0x46586018
   133d4:	stc	7, cr15, [lr], {239}	; 0xef
   133d8:			; <UNDEFINED> instruction: 0xf7efe784
   133dc:	svclt	0x0000ed00
   133e0:	ldrdeq	lr, [r2], -r6
   133e4:	andeq	r0, r0, ip, ror #6
   133e8:	andeq	lr, r2, sl, asr #15
   133ec:	andeq	r0, r0, r0, asr #9
   133f0:	andeq	pc, r2, r0, ror r1	; <UNPREDICTABLE>
   133f4:	andeq	pc, r2, r2, ror #2
   133f8:	andeq	pc, r2, ip, asr r1	; <UNPREDICTABLE>
   133fc:	andeq	pc, r2, r6, asr r1	; <UNPREDICTABLE>
   13400:	andeq	r0, r0, ip, asr r5
   13404:	andeq	r0, r0, r0, lsl #12
   13408:	andeq	r0, r0, r4, lsl #10
   1340c:	strdeq	r0, [r0], -r4
   13410:	andeq	r0, r0, r0, lsr #8
   13414:	andeq	r0, r0, r0, lsr #11
   13418:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1341c:	andeq	lr, r2, r0, asr #13
   13420:	andeq	pc, r2, sl, asr r0	; <UNPREDICTABLE>
   13424:	andeq	pc, r2, ip, lsr #32
   13428:	svcmi	0x00f0e92d
   1342c:	ldrmi	r4, [r0], -r1, lsl #13
   13430:	ldrmi	r4, [ip], -sp, asr #20
   13434:	ldrbtmi	r4, [sl], #-2893	; 0xfffff4b3
   13438:	addlt	r4, pc, sp, asr #28
   1343c:	ldmpl	r3, {r0, r2, r3, r6, r8, sl, fp, lr}^
   13440:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
   13444:	ldmdavs	fp, {r3, r4, r9, fp, ip, pc}
   13448:			; <UNDEFINED> instruction: 0xf04f930d
   1344c:	ldmdavs	r3!, {r8, r9}
   13450:	andls	r4, r4, #144703488	; 0x8a00000
   13454:	stmdavs	fp!, {r3, r8, r9, ip, pc}
   13458:	movwcs	r9, #771	; 0x303
   1345c:	eorcc	pc, fp, sp, lsl #17
   13460:	movwls	r9, #11033	; 0x2b19
   13464:	movwls	r9, #23322	; 0x5b1a
   13468:			; <UNDEFINED> instruction: 0xff0ef00a
   1346c:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
   13470:	ldrmi	r9, [sl], -r7, lsl #6
   13474:	ldmpl	r5, {r0, r6, r8, r9, fp, lr}^
   13478:	strls	r6, [r9, #-2088]	; 0xfffff7d8
   1347c:	andle	r4, r3, r0, lsr #5
   13480:			; <UNDEFINED> instruction: 0xf0084621
   13484:	strdvs	pc, [r8], -r1	; <UNPREDICTABLE>
   13488:	blmi	f7dcfc <wprintw@plt+0xf7a8a4>
   1348c:			; <UNDEFINED> instruction: 0xf10d9206
   13490:	bls	1d6144 <wprintw@plt+0x1d2cec>
   13494:	ldmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   13498:	smladxcs	r6, sl, ip, r4
   1349c:	ldrbtmi	r5, [ip], #-2262	; 0xfffff72a
   134a0:	blx	1ed56a <wprintw@plt+0x1ea112>
   134a4:	andcc	pc, r1, r0
   134a8:	ldc2	0, cr15, [r0], {8}
   134ac:	ldrdgt	pc, [r0], -r6
   134b0:			; <UNDEFINED> instruction: 0xf04f9d06
   134b4:	stmdbls	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
   134b8:	strls	r2, [r1, #-513]	; 0xfffffdff
   134bc:	blx	1f78c6 <wprintw@plt+0x1f446e>
   134c0:	strls	pc, [fp, #-268]	; 0xfffffef4
   134c4:			; <UNDEFINED> instruction: 0xf7ef6020
   134c8:	ldmdavs	r1!, {r1, r2, r3, r5, sl, fp, sp, lr, pc}
   134cc:	stmdbcs	r5, {r0, r2, r5, fp, sp, lr}
   134d0:	svclt	0x00b84628
   134d4:	stmdbcc	r5, {r0, r2, r8, sp}
   134d8:	stc2	0, cr15, [ip, #32]
   134dc:	andcs	r9, r0, #32768	; 0x8000
   134e0:	strtpl	r4, [sl], #-1627	; 0xfffff9a5
   134e4:	tstls	r1, r2, asr r6
   134e8:	stmdbls	r4, {r6, r9, sl, lr}
   134ec:	strbmi	r9, [r9], -r0, lsl #2
   134f0:	mcr2	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   134f4:	stmdavs	r0!, {r0, r2, r9, sl, lr}
   134f8:	bl	fff514bc <wprintw@plt+0xfff4e064>
   134fc:	bls	fa134 <wprintw@plt+0xf6cdc>
   13500:	eorvs	r3, r2, r2, lsl #6
   13504:	stmdbls	r7, {r2, r3, r6, r7, ip, lr, pc}
   13508:	blmi	825d8c <wprintw@plt+0x822934>
   1350c:	stmiapl	fp, {r1, r3, r7, fp, ip, lr}^
   13510:	svclt	0x0018429d
   13514:			; <UNDEFINED> instruction: 0xd1084295
   13518:	addsmi	r4, sp, #118784	; 0x1d000
   1351c:	ldrbtmi	r9, [sl], #-2312	; 0xfffff6f8
   13520:	tstle	r5, r1, lsl r0
   13524:	mvnscc	pc, #79	; 0x4f
   13528:			; <UNDEFINED> instruction: 0xf009930c
   1352c:			; <UNDEFINED> instruction: 0xf89dfe39
   13530:	tstlt	fp, fp, lsr #32
   13534:	ldrmi	r9, [r8, r2, lsl #22]
   13538:	blmi	325d98 <wprintw@plt+0x322940>
   1353c:	stmdals	ip, {r1, r3, r4, r5, r6, sl, lr}
   13540:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13544:	subsmi	r9, sl, sp, lsl #22
   13548:	andlt	sp, pc, ip, lsl #2
   1354c:	svchi	0x00f0e8bd
   13550:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}
   13554:	blcs	315c8 <wprintw@plt+0x2e170>
   13558:			; <UNDEFINED> instruction: 0xf06fbf0c
   1355c:	movwcs	r0, #769	; 0x301
   13560:	strb	r9, [r2, ip, lsl #6]!
   13564:	ldc	7, cr15, [sl], #-956	; 0xfffffc44
   13568:	andeq	lr, r2, r2, ror r5
   1356c:	andeq	r0, r0, ip, ror #6
   13570:	andeq	lr, r2, r0, asr #30
   13574:	andeq	pc, r2, r6, ror #8
   13578:	andeq	lr, r2, sl, lsr r5
   1357c:	andeq	r0, r0, r0, asr #9
   13580:	andeq	r0, r0, r0, lsl #10
   13584:	andeq	pc, r2, sl, lsl #8
   13588:	andeq	r0, r0, r0, lsr #11
   1358c:	andeq	r0, r0, r0, lsr #8
   13590:	andeq	lr, r2, r2, ror #28
   13594:	andeq	lr, r2, ip, ror #8
   13598:	svcmi	0x00f0e92d
   1359c:	stc	6, cr4, [sp, #-44]!	; 0xffffffd4
   135a0:	strmi	r8, [r4], -r4, lsl #22
   135a4:	ldrtpl	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   135a8:			; <UNDEFINED> instruction: 0xf8df2205
   135ac:	andcs	r1, r0, r4, lsr r4
   135b0:	bcc	44eddc <wprintw@plt+0x44b984>
   135b4:	strtcc	pc, [ip], #-2271	; 0xfffff721
   135b8:	ldrbtmi	fp, [sp], #-145	; 0xffffff6f
   135bc:			; <UNDEFINED> instruction: 0xf0844479
   135c0:	strls	r0, [r8], #-2305	; 0xfffff6ff
   135c4:	stmiapl	fp!, {r0, r2, r3, r8, r9, sl, fp, sp, pc}^
   135c8:	ldrpl	pc, [ip], #-2271	; 0xfffff721
   135cc:	movwls	r6, #63515	; 0xf81b
   135d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   135d4:	bl	ffc51598 <wprintw@plt+0xffc4e140>
   135d8:	ldrne	pc, [r0], #-2271	; 0xfffff721
   135dc:	ldrbtmi	r2, [sp], #-517	; 0xfffffdfb
   135e0:	strmi	pc, [ip], #-2271	; 0xfffff721
   135e4:			; <UNDEFINED> instruction: 0x462e4479
   135e8:	strpl	pc, [r8], #-2271	; 0xfffff721
   135ec:	andcs	r4, r0, r3, lsl #13
   135f0:	bl	ff8d15b4 <wprintw@plt+0xff8ce15c>
   135f4:	strne	pc, [r0], #-2271	; 0xfffff721
   135f8:	cdp	2, 0, cr2, cr8, cr5, {0}
   135fc:	ldrbtmi	fp, [r9], #-2704	; 0xfffff570
   13600:	andcs	r4, r0, r3, lsl #12
   13604:			; <UNDEFINED> instruction: 0xf7ef9305
   13608:			; <UNDEFINED> instruction: 0xf8dfebd8
   1360c:			; <UNDEFINED> instruction: 0xf04fc3f0
   13610:			; <UNDEFINED> instruction: 0x96070e10
   13614:	b	44ee3c <wprintw@plt+0x44b9e4>
   13618:	bmi	ffea5e04 <wprintw@plt+0xffea29ac>
   1361c:	strdls	r4, [r9], -sl
   13620:	andeq	pc, ip, r6, asr r8	; <UNPREDICTABLE>
   13624:	strtmi	r9, [r8], -r3
   13628:			; <UNDEFINED> instruction: 0x46355871
   1362c:	andge	pc, r0, r6, asr r8	; <UNPREDICTABLE>
   13630:	tstls	r2, r4, lsr r9
   13634:	andls	r5, r4, #11665408	; 0xb20000
   13638:	blmi	ffd29a14 <wprintw@plt+0xffd265bc>
   1363c:	mcr	4, 0, r4, cr9, cr11, {3}
   13640:	blls	e2088 <wprintw@plt+0xdec30>
   13644:			; <UNDEFINED> instruction: 0x071b681b
   13648:	addhi	pc, r5, r0, asr #2
   1364c:	andcs	r9, r0, #2048	; 0x800
   13650:	ldmdavs	r9, {r5, fp, sp, lr}
   13654:	bl	451618 <wprintw@plt+0x44e1c0>
   13658:			; <UNDEFINED> instruction: 0xc3b4f8df
   1365c:	andcs	r6, r0, #32, 16	; 0x200000
   13660:			; <UNDEFINED> instruction: 0xf8cd44fc
   13664:			; <UNDEFINED> instruction: 0xf8dac004
   13668:	ldrmi	r6, [r1], -r0
   1366c:	strls	r4, [r0], -r9, ror #23
   13670:			; <UNDEFINED> instruction: 0xf7ef447b
   13674:	andcs	lr, r0, #190464	; 0x2e800
   13678:	ldrmi	r6, [r1], -r0, lsr #16
   1367c:	b	fe9d1640 <wprintw@plt+0xfe9ce1e8>
   13680:	andle	r3, lr, r1
   13684:	ldrdne	pc, [r0], -sl
   13688:	beq	44eef4 <wprintw@plt+0x44ba9c>
   1368c:			; <UNDEFINED> instruction: 0xf8d43901
   13690:			; <UNDEFINED> instruction: 0xf0088000
   13694:	cdp	12, 1, cr15, cr9, cr15, {5}
   13698:			; <UNDEFINED> instruction: 0x46021a10
   1369c:			; <UNDEFINED> instruction: 0xf7ef4640
   136a0:	blls	ce380 <wprintw@plt+0xcaf28>
   136a4:	stmdavs	r0!, {r9, sp}
   136a8:			; <UNDEFINED> instruction: 0xf7ef6819
   136ac:	stmdavs	r0!, {r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   136b0:	ldcl	7, cr15, [ip], #956	; 0x3bc
   136b4:	stmdavs	r0!, {r2, r8, r9, fp, ip, pc}
   136b8:	ldrmi	r4, [sl], -r9, asr #12
   136bc:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   136c0:			; <UNDEFINED> instruction: 0xf00d6013
   136c4:	stmdavc	fp!, {r0, r1, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   136c8:	rscsmi	pc, fp, #64, 4
   136cc:	svclt	0x00144290
   136d0:			; <UNDEFINED> instruction: 0xf0032300
   136d4:	andls	r0, sl, r1, lsl #6
   136d8:			; <UNDEFINED> instruction: 0xf0402b00
   136dc:			; <UNDEFINED> instruction: 0xf88d80e9
   136e0:			; <UNDEFINED> instruction: 0xf7f20034
   136e4:	smlawblt	r8, sp, sl, pc	; <UNPREDICTABLE>
   136e8:			; <UNDEFINED> instruction: 0xf1a39b0a
   136ec:	bcs	dd41f4 <wprintw@plt+0xdd0d9c>
   136f0:	addshi	pc, lr, r0, asr #4
   136f4:	blge	41bf00 <wprintw@plt+0x418aa8>
   136f8:	beq	fe44ef60 <wprintw@plt+0xfe44bb08>
   136fc:			; <UNDEFINED> instruction: 0x4639441a
   13700:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13704:	stccc	8, cr15, [ip], {2}
   13708:	b	16d16cc <wprintw@plt+0x16ce274>
   1370c:			; <UNDEFINED> instruction: 0xf0002800
   13710:	stmdavc	fp!, {r1, r7, pc}
   13714:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   13718:	mrc	1, 0, fp, cr8, cr3, {3}
   1371c:	stmdavs	r0!, {r4, r9, fp, sp, lr}
   13720:			; <UNDEFINED> instruction: 0xf00d2100
   13724:	stmdavc	fp!, {r0, r1, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   13728:	blcs	37758 <wprintw@plt+0x34300>
   1372c:	mcr	1, 0, sp, cr8, cr7, {7}
   13730:			; <UNDEFINED> instruction: 0xf1186a10
   13734:	addle	r0, r4, r2, lsl #30
   13738:	blmi	feaa621c <wprintw@plt+0xfeaa2dc4>
   1373c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13740:	blls	3ed7b0 <wprintw@plt+0x3ea358>
   13744:			; <UNDEFINED> instruction: 0xf040405a
   13748:	strbmi	r8, [r0], -sl, lsl #2
   1374c:	ldc	0, cr11, [sp], #68	; 0x44
   13750:	pop	{r2, r8, r9, fp, pc}
   13754:	bls	1f771c <wprintw@plt+0x1f42c4>
   13758:	andpl	pc, r0, pc, asr #8
   1375c:	ldmpl	r3, {r0, r1, r2, r3, r5, r7, r8, r9, fp, lr}^
   13760:	movwls	r4, #26137	; 0x6619
   13764:	ldc2l	7, cr15, [r8, #-988]!	; 0xfffffc24
   13768:	ldrdcc	pc, [r0], -sl
   1376c:	svclt	0x00de2b1f
   13770:	bicsvc	lr, r3, #3072	; 0xc00
   13774:	mcr	0, 0, r1, cr8, cr11, {2}
   13778:	pkhbtmi	r3, r0, r0, lsl #20
   1377c:	stc2	0, cr15, [r8, #-36]!	; 0xffffffdc
   13780:	bcc	fe44efe8 <wprintw@plt+0xfe44bb90>
   13784:	tstcs	r1, r8, lsl #4
   13788:			; <UNDEFINED> instruction: 0xf8934638
   1378c:	cdp	0, 1, cr12, cr9, cr0, {0}
   13790:			; <UNDEFINED> instruction: 0xf8cd3a90
   13794:			; <UNDEFINED> instruction: 0xf7efc000
   13798:	andcs	lr, r0, #46592	; 0xb600
   1379c:	stmdavs	r0!, {r0, r8, sp}
   137a0:	b	551764 <wprintw@plt+0x54e30c>
   137a4:	andcs	r4, r5, #2588672	; 0x278000
   137a8:	ldrbtmi	r2, [r9], #-0
   137ac:	bl	151770 <wprintw@plt+0x14e318>
   137b0:	bcs	44f018 <wprintw@plt+0x44bbc0>
   137b4:	ldrtmi	r4, [r8], -r1, lsl #12
   137b8:	ldc2	0, cr15, [sl, #-40]	; 0xffffffd8
   137bc:	andcs	r9, r0, #5120	; 0x1400
   137c0:	stmdavs	r0!, {r1, r8, sp}
   137c4:			; <UNDEFINED> instruction: 0xf88d781b
   137c8:			; <UNDEFINED> instruction: 0xf7ef3035
   137cc:	ldmibmi	r5, {r9, fp, sp, lr, pc}
   137d0:	andcs	r2, r0, r5, lsl #4
   137d4:			; <UNDEFINED> instruction: 0xf7ef4479
   137d8:			; <UNDEFINED> instruction: 0xee18eaf0
   137dc:			; <UNDEFINED> instruction: 0x46012a10
   137e0:			; <UNDEFINED> instruction: 0xf00a4638
   137e4:	blls	252c00 <wprintw@plt+0x24f7a8>
   137e8:	cmple	sl, r0, lsl #22
   137ec:	bcs	44f054 <wprintw@plt+0x44bbfc>
   137f0:	stmdavs	r0!, {r1, r8, sp}
   137f4:	stmib	sl!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   137f8:	andcs	r4, r5, #2277376	; 0x22c000
   137fc:	ldrbtmi	r2, [r9], #-0
   13800:	ldrdhi	pc, [r0], -r8
   13804:	b	ff6517c8 <wprintw@plt+0xff64e370>
   13808:	bcs	44f070 <wprintw@plt+0x44bc18>
   1380c:	strbmi	r4, [r0], -r1, lsl #12
   13810:	stc2l	0, cr15, [lr], #40	; 0x28
   13814:	stmdals	r5, {r1, r3, r4, r8, r9, sl, sp, lr, pc}
   13818:			; <UNDEFINED> instruction: 0xf7ef4639
   1381c:	stmdacs	r0, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
   13820:	stmdavc	fp!, {r2, r3, r6, ip, lr, pc}
   13824:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   13828:			; <UNDEFINED> instruction: 0xf47f2b00
   1382c:			; <UNDEFINED> instruction: 0xe783af76
   13830:	andne	pc, r1, #201326595	; 0xc000003
   13834:	andsge	pc, r8, sp, asr #17
   13838:	svclt	0x00cc2bcf
   1383c:			; <UNDEFINED> instruction: 0xf1024693
   13840:	strtmi	r0, [sl], r1, lsl #22
   13844:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
   13848:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx5
   1384c:			; <UNDEFINED> instruction: 0xf10d6a10
   13850:			; <UNDEFINED> instruction: 0x461c0835
   13854:			; <UNDEFINED> instruction: 0xf1bbe008
   13858:	movwle	r0, #47873	; 0xbb01
   1385c:	strbmi	r6, [r9], -r8, lsr #16
   13860:			; <UNDEFINED> instruction: 0xf920f00d
   13864:	bleq	9188c <wprintw@plt+0x8e434>
   13868:	cdp2	0, 4, cr15, cr10, cr8, {0}
   1386c:	andeq	lr, fp, #164, 22	; 0x29000
   13870:	rscsle	r4, r0, #88, 10	; 0x16000000
   13874:	cfmadd32	mvax1, mvfx4, mvfx8, mvfx12
   13878:			; <UNDEFINED> instruction: 0x46556a10
   1387c:			; <UNDEFINED> instruction: 0xa018f8dd
   13880:	blls	28d56c <wprintw@plt+0x28a114>
   13884:	mufe	f2, f0, f1
   13888:	stmdavs	r0!, {r4, r9, fp, sp}
   1388c:			; <UNDEFINED> instruction: 0xf88d781b
   13890:			; <UNDEFINED> instruction: 0xf7ef3035
   13894:	stmdbmi	r5!, {r2, r3, r4, r7, r8, fp, sp, lr, pc}^
   13898:	andcs	r2, r0, r5, lsl #4
   1389c:			; <UNDEFINED> instruction: 0xf7ef4479
   138a0:	vnmls.f32	s28, s17, s24
   138a4:			; <UNDEFINED> instruction: 0x46012a10
   138a8:			; <UNDEFINED> instruction: 0xf00a4638
   138ac:	ldr	pc, [sp, r1, lsr #25]
   138b0:	tstcs	r0, r0, lsr #16
   138b4:			; <UNDEFINED> instruction: 0xf8f6f00d
   138b8:	ldr	r9, [r0, -sl]
   138bc:	cmplt	fp, r8, lsl #22
   138c0:	ldrtmi	r9, [r9], -r9, lsl #16
   138c4:	ldmdb	ip!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   138c8:	stmdavc	fp!, {r4, r5, r8, ip, sp, pc}
   138cc:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   138d0:			; <UNDEFINED> instruction: 0xf47f2b00
   138d4:	str	sl, [pc, -r2, lsr #30]!
   138d8:	ldmdami	r5, {r1, r3, r8, fp, ip, pc}^
   138dc:	tstls	r6, r8, ror r4
   138e0:	bl	ff4518a4 <wprintw@plt+0xff44e44c>
   138e4:	stmdacs	r0, {r1, r2, r8, fp, ip, pc}
   138e8:	svcge	0x0013f47f
   138ec:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
   138f0:	bl	ff2518b4 <wprintw@plt+0xff24e45c>
   138f4:	stmdacs	r0, {r1, r2, r8, fp, ip, pc}
   138f8:	blls	247f4c <wprintw@plt+0x244af4>
   138fc:	stmdami	lr, {r0, r1, r3, r5, r8, ip, sp, pc}^
   13900:			; <UNDEFINED> instruction: 0xf7ef4478
   13904:	stmdacs	r0, {r6, r7, r8, r9, fp, sp, lr, pc}
   13908:	stmdage	sl, {r0, r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
   1390c:	ldc2l	7, cr15, [lr, #-988]	; 0xfffffc24
   13910:	bls	1e6620 <wprintw@plt+0x1e31c8>
   13914:	addmi	r5, r3, #13828096	; 0xd30000
   13918:	blls	2c7988 <wprintw@plt+0x2c4530>
   1391c:	svclt	0x00182b11
   13920:	svclt	0x000c2b0e
   13924:	andcs	r2, r0, #268435456	; 0x10000000
   13928:	svcge	0x007bf43f
   1392c:			; <UNDEFINED> instruction: 0xf43f2b19
   13930:			; <UNDEFINED> instruction: 0xf240aef0
   13934:	addmi	r1, fp, #1073741862	; 0x40000026
   13938:			; <UNDEFINED> instruction: 0xf7efd013
   1393c:	stmdavc	fp!, {r5, r8, r9, fp, sp, lr, pc}
   13940:			; <UNDEFINED> instruction: 0xf43f2b00
   13944:	mrc	14, 0, sl, cr8, cr14, {3}
   13948:			; <UNDEFINED> instruction: 0xf06f6a10
   1394c:	strbt	r0, [r6], r1, lsl #16
   13950:			; <UNDEFINED> instruction: 0xf04f782b
   13954:	blcs	21d58 <wprintw@plt+0x1e900>
   13958:	mrcge	4, 6, APSR_nzcv, cr15, cr15, {3}
   1395c:			; <UNDEFINED> instruction: 0xf7efe6ec
   13960:			; <UNDEFINED> instruction: 0xf10dea3e
   13964:			; <UNDEFINED> instruction: 0xf10d0b2c
   13968:			; <UNDEFINED> instruction: 0x46590830
   1396c:			; <UNDEFINED> instruction: 0xf0094640
   13970:	strmi	pc, [r3], -r7, asr #21
   13974:	mvnle	r2, r0, lsl #16
   13978:	ldrbmi	r6, [sl], -r0, lsr #16
   1397c:			; <UNDEFINED> instruction: 0xf7ef4641
   13980:	stmdacs	r0, {r1, r5, r6, r7, sl, fp, sp, lr, pc}
   13984:	mrc	0, 0, sp, cr8, cr11, {6}
   13988:	stmdals	fp, {r4, r9, fp, ip, sp}
   1398c:	mullt	r0, r5, r8
   13990:	svceq	0x0043ebb0
   13994:			; <UNDEFINED> instruction: 0xf8ddda19
   13998:			; <UNDEFINED> instruction: 0xf1b88030
   1399c:	ldcle	15, cr0, [r4, #-0]
   139a0:	bne	44f208 <wprintw@plt+0x44bdb0>
   139a4:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   139a8:	stc2	0, cr15, [r2], #88	; 0x58
   139ac:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
   139b0:	vqdmulh.s<illegal width 8>	d15, d0, d8
   139b4:	movweq	pc, #15106	; 0x3b02	; <UNPREDICTABLE>
   139b8:	movweq	lr, #35747	; 0x8ba3
   139bc:			; <UNDEFINED> instruction: 0xf1032b01
   139c0:	tstle	r6, r1, lsl #16
   139c4:	svceq	0x0000f1b9
   139c8:			; <UNDEFINED> instruction: 0xf1bbd003
   139cc:			; <UNDEFINED> instruction: 0xd1ba0f00
   139d0:			; <UNDEFINED> instruction: 0xf1bbe637
   139d4:			; <UNDEFINED> instruction: 0xf47f0f00
   139d8:	strt	sl, [sl], r0, lsr #29
   139dc:	andeq	lr, r2, lr, ror #7
   139e0:	andeq	fp, r1, r8, lsl #23
   139e4:	andeq	r0, r0, ip, ror #6
   139e8:	andeq	lr, r2, sl, asr #7
   139ec:	andeq	fp, r1, r4, ror #22
   139f0:	andeq	r0, r0, r8, lsr r6
   139f4:	andeq	r0, r0, r0, lsl #10
   139f8:	andeq	fp, r1, lr, asr #22
   139fc:	andeq	r0, r0, r4, lsr #11
   13a00:	andeq	r0, r0, ip, lsr #10
   13a04:	ldrdeq	r0, [r0], -r8
   13a08:	andeq	r0, r0, r0, asr #12
   13a0c:	strdeq	fp, [r1], -r8
   13a10:	strdeq	r9, [r1], -r4
   13a14:			; <UNDEFINED> instruction: 0x00016fb8
   13a18:	andeq	lr, r2, ip, ror #4
   13a1c:	andeq	r0, r0, r0, lsr #8
   13a20:	andeq	fp, r1, r6, lsr #19
   13a24:	andeq	fp, r1, r0, lsl #19
   13a28:	andeq	r7, r1, lr, lsr #17
   13a2c:			; <UNDEFINED> instruction: 0x0001b8bc
   13a30:	andeq	fp, r1, r8, ror #16
   13a34:	andeq	fp, r1, sl, asr r8
   13a38:	andeq	fp, r1, ip, asr #16
   13a3c:	ldrblt	r4, [r0, #-2826]!	; 0xfffff4f6
   13a40:	bmi	2a4c34 <wprintw@plt+0x2a17dc>
   13a44:	ldrbtmi	r6, [sl], #-2076	; 0xfffff7e4
   13a48:	blmi	27ffe0 <wprintw@plt+0x27cb88>
   13a4c:	ldmpl	r5, {r0, r3, r9, sl, fp, lr}^
   13a50:	stmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
   13a54:	stmdavs	r8!, {r1, r4, r5, r9, sl, lr}
   13a58:			; <UNDEFINED> instruction: 0xf7ef2101
   13a5c:	stmiavs	r4!, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   13a60:	mvnsle	r2, r0, lsl #24
   13a64:	svclt	0x0000bd70
   13a68:	andeq	lr, r2, r4, ror lr
   13a6c:	andeq	sp, r2, r2, ror #30
   13a70:	andeq	r0, r0, ip, lsl r4
   13a74:	andeq	fp, r1, ip, lsl #11
   13a78:	ldmdbmi	r4, {r0, r1, r2, r3, sl, ip, sp, pc}^
   13a7c:	ldrbtmi	r4, [r9], #-2644	; 0xfffff5ac
   13a80:	ldrbmi	lr, [r0, sp, lsr #18]!
   13a84:	cfstr32pl	mvfx15, [r7, #692]	; 0x2b4
   13a88:			; <UNDEFINED> instruction: 0xf50d4c52
   13a8c:	stmpl	sl, {r1, r2, r7, r8, r9, ip, lr}
   13a90:	ldrbtmi	r3, [ip], #-796	; 0xfffffce4
   13a94:	ldmdavs	r2, {r4, r6, r9, sl, fp, lr}
   13a98:			; <UNDEFINED> instruction: 0xf04f601a
   13a9c:			; <UNDEFINED> instruction: 0xf50d0200
   13aa0:	stmdavs	r0!, {r3, r7, r8, r9, ip, lr}^
   13aa4:	ldmdavs	pc, {r1, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   13aa8:	blx	1951aa2 <wprintw@plt+0x194e64a>
   13aac:	strmi	r6, [r5], -r3, lsr #16
   13ab0:	rsbsle	r2, sl, r0, lsl #22
   13ab4:	addsvs	r6, r8, r3, ror #16
   13ab8:	blmi	12663e0 <wprintw@plt+0x1262f88>
   13abc:	subsvs	r4, r5, sl, ror r4
   13ac0:	stmdavs	r0!, {r2, r4, r5, r6, r7, fp, ip, lr}
   13ac4:	subsle	r2, r3, r0, lsl #16
   13ac8:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   13acc:			; <UNDEFINED> instruction: 0xf8dfae05
   13ad0:	ldrbtmi	r9, [r9], #276	; 0x114
   13ad4:	ldrdmi	pc, [ip], -r9
   13ad8:	vqdmulh.s<illegal width 8>	d27, d17, d4
   13adc:	ldrtmi	r0, [r2], r8, asr #19
   13ae0:	andcs	r4, r5, #59768832	; 0x3900000
   13ae4:	orrpl	pc, r8, #54525952	; 0x3400000
   13ae8:	movwcc	r2, #16384	; 0x4000
   13aec:	ldccc	8, cr15, [r0], {72}	; 0x48
   13af0:	stmdb	r2!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13af4:	ldccs	8, cr15, [r0], {88}	; 0x58
   13af8:	mvnscc	pc, #79	; 0x4f
   13afc:	andls	r4, r1, #76546048	; 0x4900000
   13b00:	andls	r2, r0, r1, lsl #4
   13b04:			; <UNDEFINED> instruction: 0xf7ef4650
   13b08:	strtmi	lr, [r0], #-2318	; 0xfffff6f2
   13b0c:			; <UNDEFINED> instruction: 0xf0083001
   13b10:			; <UNDEFINED> instruction: 0x4631f95d
   13b14:			; <UNDEFINED> instruction: 0xf7ef6028
   13b18:	ldmdbmi	r3!, {r1, r3, r5, r6, r7, r8, fp, sp, lr, pc}
   13b1c:			; <UNDEFINED> instruction: 0xf50d4a2c
   13b20:	ldrbtmi	r5, [r9], #-902	; 0xfffffc7a
   13b24:	stmpl	sl, {r2, r3, r4, r8, r9, ip, sp}
   13b28:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   13b2c:	qdaddle	r4, r1, fp
   13b30:	cfstr32pl	mvfx15, [r7, #52]	; 0x34
   13b34:			; <UNDEFINED> instruction: 0x47f0e8bd
   13b38:	ldrbmi	fp, [r0, -r4]!
   13b3c:	andcs	r4, r5, #704512	; 0xac000
   13b40:	ldrbtmi	r2, [r9], #-0
   13b44:	ldmdb	r8!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13b48:	ldrdcc	pc, [r8], -r9
   13b4c:	strls	r2, [r2], #-513	; 0xfffffdff
   13b50:	vcgt.s8	d25, d1, d1
   13b54:	ldrmi	r0, [r9], -r8, asr #7
   13b58:	ldrtmi	r9, [r0], -r0
   13b5c:	stcl	7, cr15, [r2], #-956	; 0xfffffc44
   13b60:	stmibpl	r6, {r6, r7, r8, sl, ip, sp, lr, pc}
   13b64:	beq	4e784 <wprintw@plt+0x4b32c>
   13b68:	stmdbeq	r8, {r0, r3, r8, ip, sp, lr, pc}
   13b6c:	ldr	r4, [r7, r4, lsl #12]!
   13b70:	ldrdls	pc, [r8], -r2
   13b74:	svceq	0x0000f1b9
   13b78:	ldmdbmi	sp, {r0, r3, r4, ip, lr, pc}
   13b7c:			; <UNDEFINED> instruction: 0xf10d2205
   13b80:	ldrbtmi	r0, [r9], #-2080	; 0xfffff7e0
   13b84:	streq	pc, [ip], -r8, lsr #3
   13b88:	ldmdb	r6, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13b8c:	biceq	pc, r8, #268435460	; 0x10000004
   13b90:	andcs	r4, r1, #26214400	; 0x1900000
   13b94:	andls	pc, r4, sp, asr #17
   13b98:	ldrtmi	r9, [r0], -r0
   13b9c:	mcrr	7, 14, pc, r2, cr15	; <UNPREDICTABLE>
   13ba0:			; <UNDEFINED> instruction: 0xf0084630
   13ba4:	eorvs	pc, r0, r7, lsl #19
   13ba8:	mlavs	r0, r1, r7, lr
   13bac:	ldmdbmi	r1, {r2, r7, r8, r9, sl, sp, lr, pc}
   13bb0:	strbmi	r2, [r8], -r5, lsl #4
   13bb4:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   13bb8:	mcrge	4, 0, r4, cr5, cr9, {3}
   13bbc:	ldm	ip!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13bc0:			; <UNDEFINED> instruction: 0xf978f008
   13bc4:	str	r6, [r2, r0, lsr #32]
   13bc8:	stmdb	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13bcc:	andeq	sp, r2, sl, lsr #30
   13bd0:	andeq	r0, r0, ip, ror #6
   13bd4:	andeq	lr, r2, r2, lsr #28
   13bd8:	andeq	sp, r2, r4, lsl #30
   13bdc:	strdeq	lr, [r2], -r8
   13be0:	andeq	r0, r0, r4, ror #11
   13be4:	andeq	lr, r2, r2, ror #27
   13be8:	andeq	sp, r2, r6, lsl #29
   13bec:	andeq	fp, r1, sl, asr #12
   13bf0:	ldrdeq	fp, [r1], -sl
   13bf4:			; <UNDEFINED> instruction: 0x0001b5b8
   13bf8:			; <UNDEFINED> instruction: 0x4605b570
   13bfc:			; <UNDEFINED> instruction: 0xf8df2020
   13c00:			; <UNDEFINED> instruction: 0xf0086998
   13c04:			; <UNDEFINED> instruction: 0xf8dff8e3
   13c08:	movwcs	r1, #2452	; 0x994
   13c0c:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   13c10:	strtmi	r4, [r8], -r4, lsl #12
   13c14:			; <UNDEFINED> instruction: 0xf7ef6123
   13c18:	stmdblt	r8!, {r2, r3, fp, sp, lr, pc}
   13c1c:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   13c20:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   13c24:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   13c28:	ldmdbne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   13c2c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   13c30:	svc	0x00fef7ee
   13c34:			; <UNDEFINED> instruction: 0xf8dfb928
   13c38:			; <UNDEFINED> instruction: 0x46203970
   13c3c:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   13c40:			; <UNDEFINED> instruction: 0xf8dfbd70
   13c44:	strtmi	r1, [r8], -r8, ror #18
   13c48:			; <UNDEFINED> instruction: 0xf7ee4479
   13c4c:	ldrshlt	lr, [r8, #-242]	; 0xffffff0e
   13c50:	ldmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   13c54:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   13c58:	svc	0x00eaf7ee
   13c5c:			; <UNDEFINED> instruction: 0xf8dfb950
   13c60:	ldmpl	r3!, {r2, r4, r6, r8, fp, ip, sp}^
   13c64:	ldrb	r6, [sp, r3, ror #1]
   13c68:	stmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   13c6c:	ldmpl	r3!, {r5, r9, sl, lr}^
   13c70:	ldcllt	0, cr6, [r0, #-908]!	; 0xfffffc74
   13c74:	stmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   13c78:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   13c7c:	svc	0x00d8f7ee
   13c80:			; <UNDEFINED> instruction: 0xf8dfb158
   13c84:			; <UNDEFINED> instruction: 0x4628193c
   13c88:			; <UNDEFINED> instruction: 0xf7ee4479
   13c8c:	stmdblt	r8, {r1, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
   13c90:	ldmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   13c94:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   13c98:			; <UNDEFINED> instruction: 0xf8dfe7c4
   13c9c:	ldmpl	r3!, {r2, r3, r5, r8, fp, ip, sp}^
   13ca0:	ldr	r6, [pc, r3, ror #1]!
   13ca4:	stmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   13ca8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   13cac:	svc	0x00c0f7ee
   13cb0:			; <UNDEFINED> instruction: 0xf8dfb920
   13cb4:	ldmpl	r3!, {r2, r3, r4, r8, fp, ip, sp}^
   13cb8:	ldr	r6, [r3, r3, ror #1]!
   13cbc:	ldmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   13cc0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   13cc4:	svc	0x00b4f7ee
   13cc8:			; <UNDEFINED> instruction: 0xf8dfb920
   13ccc:	ldmpl	r3!, {r2, r3, r8, fp, ip, sp}^
   13cd0:	str	r6, [r7, r3, ror #1]!
   13cd4:	stmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   13cd8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   13cdc:	svc	0x00a8f7ee
   13ce0:			; <UNDEFINED> instruction: 0xf8dfb920
   13ce4:	ldmpl	r3!, {r2, r3, r4, r5, r6, r7, fp, ip, sp}^
   13ce8:	ldr	r6, [fp, r3, ror #1]
   13cec:	ldmne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   13cf0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   13cf4:	svc	0x009cf7ee
   13cf8:			; <UNDEFINED> instruction: 0xf8dfb920
   13cfc:	ldmpl	r3!, {r2, r3, r5, r6, r7, fp, ip, sp}^
   13d00:	str	r6, [pc, r3, ror #1]
   13d04:	stmiane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   13d08:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   13d0c:	svc	0x0090f7ee
   13d10:			; <UNDEFINED> instruction: 0xf8dfb920
   13d14:	ldmpl	r3!, {r2, r3, r4, r6, r7, fp, ip, sp}^
   13d18:	str	r6, [r3, r3, ror #1]
   13d1c:	ldmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   13d20:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   13d24:	svc	0x0084f7ee
   13d28:			; <UNDEFINED> instruction: 0xf8dfb920
   13d2c:	ldmpl	r3!, {r2, r3, r6, r7, fp, ip, sp}^
   13d30:	ldrb	r6, [r7, -r3, ror #1]!
   13d34:	stmiane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   13d38:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   13d3c:	svc	0x0078f7ee
   13d40:			; <UNDEFINED> instruction: 0xf8dfb920
   13d44:	ldmpl	r3!, {r2, r3, r4, r5, r7, fp, ip, sp}^
   13d48:	strb	r6, [fp, -r3, ror #1]!
   13d4c:	ldmne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   13d50:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   13d54:	svc	0x006cf7ee
   13d58:			; <UNDEFINED> instruction: 0xf8dfb920
   13d5c:	ldmpl	r3!, {r2, r3, r5, r7, fp, ip, sp}^
   13d60:	ldrb	r6, [pc, -r3, ror #1]
   13d64:	stmiane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   13d68:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   13d6c:	svc	0x0060f7ee
   13d70:			; <UNDEFINED> instruction: 0xf8dfb920
   13d74:	ldmpl	r3!, {r2, r3, r4, r7, fp, ip, sp}^
   13d78:	ldrb	r6, [r3, -r3, ror #1]
   13d7c:	ldmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   13d80:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   13d84:	svc	0x0054f7ee
   13d88:			; <UNDEFINED> instruction: 0xf8dfb920
   13d8c:	ldmpl	r3!, {r2, r3, r7, fp, ip, sp}^
   13d90:	strb	r6, [r7, -r3, ror #1]
   13d94:	stmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   13d98:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   13d9c:	svc	0x0048f7ee
   13da0:			; <UNDEFINED> instruction: 0xf8dfb920
   13da4:	ldmpl	r3!, {r2, r3, r4, r5, r6, fp, ip, sp}^
   13da8:	ldr	r6, [fp, -r3, ror #1]!
   13dac:	ldmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   13db0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   13db4:	svc	0x003cf7ee
   13db8:			; <UNDEFINED> instruction: 0xf8dfb920
   13dbc:	ldmpl	r3!, {r2, r3, r5, r6, fp, ip, sp}^
   13dc0:	str	r6, [pc, -r3, ror #1]!
   13dc4:	stmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   13dc8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   13dcc:	svc	0x0030f7ee
   13dd0:			; <UNDEFINED> instruction: 0xf8dfb190
   13dd4:			; <UNDEFINED> instruction: 0x4628185c
   13dd8:			; <UNDEFINED> instruction: 0xf7ee4479
   13ddc:	cmplt	r8, sl, lsr #30
   13de0:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   13de4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   13de8:	svc	0x0022f7ee
   13dec:			; <UNDEFINED> instruction: 0xf8dfb948
   13df0:	ldmpl	r3!, {r3, r6, fp, ip, sp}^
   13df4:	ldr	r6, [r5, -r3, ror #1]
   13df8:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   13dfc:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   13e00:			; <UNDEFINED> instruction: 0xf8dfe710
   13e04:			; <UNDEFINED> instruction: 0x4628183c
   13e08:			; <UNDEFINED> instruction: 0xf7ee4479
   13e0c:	stmdblt	r0!, {r1, r4, r8, r9, sl, fp, sp, lr, pc}
   13e10:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   13e14:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   13e18:			; <UNDEFINED> instruction: 0xf8dfe704
   13e1c:	strtmi	r1, [r8], -ip, lsr #16
   13e20:			; <UNDEFINED> instruction: 0xf7ee4479
   13e24:	stmdblt	r0!, {r1, r2, r8, r9, sl, fp, sp, lr, pc}
   13e28:	stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   13e2c:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   13e30:			; <UNDEFINED> instruction: 0xf8dfe6f8
   13e34:			; <UNDEFINED> instruction: 0x4628181c
   13e38:			; <UNDEFINED> instruction: 0xf7ee4479
   13e3c:	stmdblt	r0!, {r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   13e40:	ldmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   13e44:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   13e48:			; <UNDEFINED> instruction: 0xf8dfe6ec
   13e4c:	strtmi	r1, [r8], -ip, lsl #16
   13e50:			; <UNDEFINED> instruction: 0xf7ee4479
   13e54:	stmdblt	r0!, {r1, r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   13e58:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   13e5c:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   13e60:			; <UNDEFINED> instruction: 0xf8dfe6e0
   13e64:			; <UNDEFINED> instruction: 0x462817fc
   13e68:			; <UNDEFINED> instruction: 0xf7ee4479
   13e6c:	stmdblt	r0!, {r1, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   13e70:	ubfxcc	pc, pc, #17, #17
   13e74:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   13e78:			; <UNDEFINED> instruction: 0xf8dfe6d4
   13e7c:	strtmi	r1, [r8], -ip, ror #15
   13e80:			; <UNDEFINED> instruction: 0xf7ee4479
   13e84:	stmdblt	r0!, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   13e88:	ubfxcc	pc, pc, #17, #1
   13e8c:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   13e90:			; <UNDEFINED> instruction: 0xf8dfe6c8
   13e94:			; <UNDEFINED> instruction: 0x462817dc
   13e98:			; <UNDEFINED> instruction: 0xf7ee4479
   13e9c:	stmdblt	r0!, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}
   13ea0:			; <UNDEFINED> instruction: 0x37d0f8df
   13ea4:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   13ea8:			; <UNDEFINED> instruction: 0xf8dfe6bc
   13eac:	strtmi	r1, [r8], -ip, asr #15
   13eb0:			; <UNDEFINED> instruction: 0xf7ee4479
   13eb4:	stmdblt	r0!, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
   13eb8:			; <UNDEFINED> instruction: 0x37c0f8df
   13ebc:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   13ec0:			; <UNDEFINED> instruction: 0xf8dfe6b0
   13ec4:			; <UNDEFINED> instruction: 0x462817bc
   13ec8:			; <UNDEFINED> instruction: 0xf7ee4479
   13ecc:	stmdblt	r0!, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}
   13ed0:	sbfxcc	pc, pc, #17, #17
   13ed4:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   13ed8:			; <UNDEFINED> instruction: 0xf8dfe6a4
   13edc:	strtmi	r1, [r8], -ip, lsr #15
   13ee0:			; <UNDEFINED> instruction: 0xf7ee4479
   13ee4:	stmdblt	r0!, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}
   13ee8:	sbfxcc	pc, pc, #17, #1
   13eec:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   13ef0:			; <UNDEFINED> instruction: 0xf8dfe698
   13ef4:			; <UNDEFINED> instruction: 0x4628179c
   13ef8:			; <UNDEFINED> instruction: 0xf7ee4479
   13efc:	stmdblt	r0!, {r1, r3, r4, r7, r9, sl, fp, sp, lr, pc}
   13f00:			; <UNDEFINED> instruction: 0x3790f8df
   13f04:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   13f08:			; <UNDEFINED> instruction: 0xf8dfe68c
   13f0c:	strtmi	r1, [r8], -ip, lsl #15
   13f10:			; <UNDEFINED> instruction: 0xf7ee4479
   13f14:	teqlt	r0, lr, lsl #29
   13f18:			; <UNDEFINED> instruction: 0x1780f8df
   13f1c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   13f20:	cdp	7, 8, cr15, cr6, cr14, {7}
   13f24:			; <UNDEFINED> instruction: 0xf8dfb920
   13f28:	ldmpl	r3!, {r3, r4, r5, r6, r8, r9, sl, ip, sp}^
   13f2c:	ldrbt	r6, [r9], -r3, ror #1
   13f30:			; <UNDEFINED> instruction: 0x1770f8df
   13f34:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   13f38:	cdp	7, 7, cr15, cr10, cr14, {7}
   13f3c:			; <UNDEFINED> instruction: 0xf8dfb130
   13f40:	strtmi	r1, [r8], -r8, ror #14
   13f44:			; <UNDEFINED> instruction: 0xf7ee4479
   13f48:	stmdblt	r0!, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   13f4c:	smmlscc	ip, pc, r8, pc	; <UNPREDICTABLE>
   13f50:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   13f54:			; <UNDEFINED> instruction: 0xf8dfe666
   13f58:			; <UNDEFINED> instruction: 0x46281758
   13f5c:			; <UNDEFINED> instruction: 0xf7ee4479
   13f60:	stmdblt	r0!, {r3, r5, r6, r9, sl, fp, sp, lr, pc}
   13f64:			; <UNDEFINED> instruction: 0x374cf8df
   13f68:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   13f6c:			; <UNDEFINED> instruction: 0xf8dfe65a
   13f70:	strtmi	r1, [r8], -r8, asr #14
   13f74:			; <UNDEFINED> instruction: 0xf7ee4479
   13f78:	stmdblt	r0!, {r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
   13f7c:			; <UNDEFINED> instruction: 0x373cf8df
   13f80:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   13f84:			; <UNDEFINED> instruction: 0xf8dfe64e
   13f88:			; <UNDEFINED> instruction: 0x46281738
   13f8c:			; <UNDEFINED> instruction: 0xf7ee4479
   13f90:	stmdblt	r0!, {r4, r6, r9, sl, fp, sp, lr, pc}
   13f94:			; <UNDEFINED> instruction: 0x372cf8df
   13f98:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   13f9c:			; <UNDEFINED> instruction: 0xf8dfe642
   13fa0:	strtmi	r1, [r8], -r8, lsr #14
   13fa4:			; <UNDEFINED> instruction: 0xf7ee4479
   13fa8:	stmdblt	r0!, {r2, r6, r9, sl, fp, sp, lr, pc}
   13fac:			; <UNDEFINED> instruction: 0x371cf8df
   13fb0:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   13fb4:			; <UNDEFINED> instruction: 0xf8dfe636
   13fb8:			; <UNDEFINED> instruction: 0x46281718
   13fbc:			; <UNDEFINED> instruction: 0xf7ee4479
   13fc0:	stmdblt	r0!, {r3, r4, r5, r9, sl, fp, sp, lr, pc}
   13fc4:			; <UNDEFINED> instruction: 0x370cf8df
   13fc8:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   13fcc:			; <UNDEFINED> instruction: 0xf8dfe62a
   13fd0:	strtmi	r1, [r8], -r8, lsl #14
   13fd4:			; <UNDEFINED> instruction: 0xf7ee4479
   13fd8:	stmdblt	r0!, {r2, r3, r5, r9, sl, fp, sp, lr, pc}
   13fdc:	usatcc	pc, #28, pc, asr #17	; <UNPREDICTABLE>
   13fe0:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   13fe4:			; <UNDEFINED> instruction: 0xf8dfe61e
   13fe8:			; <UNDEFINED> instruction: 0x462816f8
   13fec:			; <UNDEFINED> instruction: 0xf7ee4479
   13ff0:	teqlt	r0, r0, lsr #28
   13ff4:	usatne	pc, #12, pc, asr #17	; <UNPREDICTABLE>
   13ff8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   13ffc:	cdp	7, 1, cr15, cr8, cr14, {7}
   14000:			; <UNDEFINED> instruction: 0xf8dfb920
   14004:	ldmpl	r3!, {r2, r5, r6, r7, r9, sl, ip, sp}^
   14008:	str	r6, [fp], -r3, ror #1
   1400c:			; <UNDEFINED> instruction: 0x16dcf8df
   14010:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   14014:	cdp	7, 0, cr15, cr12, cr14, {7}
   14018:			; <UNDEFINED> instruction: 0xf8dfb130
   1401c:			; <UNDEFINED> instruction: 0x462816d4
   14020:			; <UNDEFINED> instruction: 0xf7ee4479
   14024:	stmdblt	r0!, {r1, r2, r9, sl, fp, sp, lr, pc}
   14028:			; <UNDEFINED> instruction: 0x36c8f8df
   1402c:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   14030:			; <UNDEFINED> instruction: 0xf8dfe5f8
   14034:	strtmi	r1, [r8], -r4, asr #13
   14038:			; <UNDEFINED> instruction: 0xf7ee4479
   1403c:	teqlt	r0, sl	; <illegal shifter operand>
   14040:	ssatne	pc, #25, pc, asr #17	; <UNPREDICTABLE>
   14044:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   14048:	ldcl	7, cr15, [r2, #952]!	; 0x3b8
   1404c:			; <UNDEFINED> instruction: 0xf8dfb920
   14050:	ldmpl	r3!, {r4, r5, r7, r9, sl, ip, sp}^
   14054:	strb	r6, [r5, #227]!	; 0xe3
   14058:	ssatne	pc, #9, pc, asr #17	; <UNPREDICTABLE>
   1405c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   14060:	stcl	7, cr15, [r6, #952]!	; 0x3b8
   14064:			; <UNDEFINED> instruction: 0xf8dfb130
   14068:	strtmi	r1, [r8], -r0, lsr #13
   1406c:			; <UNDEFINED> instruction: 0xf7ee4479
   14070:	stmdblt	r0!, {r5, r6, r7, r8, sl, fp, sp, lr, pc}
   14074:			; <UNDEFINED> instruction: 0x3694f8df
   14078:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   1407c:			; <UNDEFINED> instruction: 0xf8dfe5d2
   14080:			; <UNDEFINED> instruction: 0x46281690
   14084:			; <UNDEFINED> instruction: 0xf7ee4479
   14088:	stmdblt	r0!, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   1408c:	pkhtbcc	pc, r4, pc, asr #17	; <UNPREDICTABLE>
   14090:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   14094:			; <UNDEFINED> instruction: 0xf8dfe5c6
   14098:	strtmi	r1, [r8], -r0, lsl #13
   1409c:			; <UNDEFINED> instruction: 0xf7ee4479
   140a0:	stmdblt	r0!, {r3, r6, r7, r8, sl, fp, sp, lr, pc}
   140a4:			; <UNDEFINED> instruction: 0x3674f8df
   140a8:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   140ac:			; <UNDEFINED> instruction: 0xf8dfe5ba
   140b0:			; <UNDEFINED> instruction: 0x46281670
   140b4:			; <UNDEFINED> instruction: 0xf7ee4479
   140b8:	stmdblt	r0!, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   140bc:			; <UNDEFINED> instruction: 0x3664f8df
   140c0:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   140c4:			; <UNDEFINED> instruction: 0xf8dfe5ae
   140c8:	strtmi	r1, [r8], -r0, ror #12
   140cc:			; <UNDEFINED> instruction: 0xf7ee4479
   140d0:	stmdblt	r0!, {r4, r5, r7, r8, sl, fp, sp, lr, pc}
   140d4:			; <UNDEFINED> instruction: 0x3654f8df
   140d8:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   140dc:			; <UNDEFINED> instruction: 0xf8dfe5a2
   140e0:			; <UNDEFINED> instruction: 0x46281650
   140e4:			; <UNDEFINED> instruction: 0xf7ee4479
   140e8:	stmdblt	r0!, {r2, r5, r7, r8, sl, fp, sp, lr, pc}
   140ec:			; <UNDEFINED> instruction: 0x3644f8df
   140f0:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   140f4:			; <UNDEFINED> instruction: 0xf8dfe596
   140f8:	strtmi	r1, [r8], -r0, asr #12
   140fc:			; <UNDEFINED> instruction: 0xf7ee4479
   14100:	stmdblt	r0!, {r3, r4, r7, r8, sl, fp, sp, lr, pc}
   14104:			; <UNDEFINED> instruction: 0x3634f8df
   14108:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   1410c:			; <UNDEFINED> instruction: 0xf8dfe58a
   14110:			; <UNDEFINED> instruction: 0x46281630
   14114:			; <UNDEFINED> instruction: 0xf7ee4479
   14118:	stmdblt	r0!, {r2, r3, r7, r8, sl, fp, sp, lr, pc}
   1411c:			; <UNDEFINED> instruction: 0x3624f8df
   14120:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   14124:			; <UNDEFINED> instruction: 0xf8dfe57e
   14128:	strtmi	r1, [r8], -r0, lsr #12
   1412c:			; <UNDEFINED> instruction: 0xf7ee4479
   14130:	stmdblt	r0!, {r7, r8, sl, fp, sp, lr, pc}
   14134:			; <UNDEFINED> instruction: 0x3614f8df
   14138:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   1413c:			; <UNDEFINED> instruction: 0xf8dfe572
   14140:			; <UNDEFINED> instruction: 0x46281610
   14144:			; <UNDEFINED> instruction: 0xf7ee4479
   14148:	teqlt	r0, r4, ror sp
   1414c:			; <UNDEFINED> instruction: 0x1604f8df
   14150:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   14154:	stcl	7, cr15, [ip, #-952]!	; 0xfffffc48
   14158:			; <UNDEFINED> instruction: 0xf8dfb920
   1415c:	ldmpl	r3!, {r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}^
   14160:	ldrb	r6, [pc, #-227]	; 14085 <wprintw@plt+0x10c2d>
   14164:	ldrbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
   14168:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1416c:	stcl	7, cr15, [r0, #-952]!	; 0xfffffc48
   14170:			; <UNDEFINED> instruction: 0xf8dfb130
   14174:	strtmi	r1, [r8], -ip, ror #11
   14178:			; <UNDEFINED> instruction: 0xf7ee4479
   1417c:	stmdblt	r0!, {r1, r3, r4, r6, r8, sl, fp, sp, lr, pc}
   14180:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   14184:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   14188:			; <UNDEFINED> instruction: 0xf8dfe54c
   1418c:			; <UNDEFINED> instruction: 0x462815dc
   14190:			; <UNDEFINED> instruction: 0xf7ee4479
   14194:	stmdblt	r0!, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
   14198:	ldrbcc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
   1419c:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   141a0:			; <UNDEFINED> instruction: 0xf8dfe540
   141a4:	strtmi	r1, [r8], -ip, asr #11
   141a8:			; <UNDEFINED> instruction: 0xf7ee4479
   141ac:	stmdblt	r0!, {r1, r6, r8, sl, fp, sp, lr, pc}
   141b0:	strbcc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
   141b4:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   141b8:			; <UNDEFINED> instruction: 0xf8dfe534
   141bc:			; <UNDEFINED> instruction: 0x462815bc
   141c0:			; <UNDEFINED> instruction: 0xf7ee4479
   141c4:	stmdblt	r0!, {r1, r2, r4, r5, r8, sl, fp, sp, lr, pc}
   141c8:	ldrcc	pc, [r0, #2271]!	; 0x8df
   141cc:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   141d0:			; <UNDEFINED> instruction: 0xf8dfe528
   141d4:	strtmi	r1, [r8], -ip, lsr #11
   141d8:			; <UNDEFINED> instruction: 0xf7ee4479
   141dc:	stmdblt	r0!, {r1, r3, r5, r8, sl, fp, sp, lr, pc}
   141e0:	strcc	pc, [r0, #2271]!	; 0x8df
   141e4:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   141e8:			; <UNDEFINED> instruction: 0xf8dfe51c
   141ec:			; <UNDEFINED> instruction: 0x4628159c
   141f0:			; <UNDEFINED> instruction: 0xf7ee4479
   141f4:	stmdblt	r0!, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
   141f8:	ldrcc	pc, [r0, #2271]	; 0x8df
   141fc:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   14200:			; <UNDEFINED> instruction: 0xf8dfe510
   14204:	strtmi	r1, [r8], -ip, lsl #11
   14208:			; <UNDEFINED> instruction: 0xf7ee4479
   1420c:	stmdblt	r0!, {r1, r4, r8, sl, fp, sp, lr, pc}
   14210:	strcc	pc, [r0, #2271]	; 0x8df
   14214:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   14218:			; <UNDEFINED> instruction: 0xf8dfe504
   1421c:			; <UNDEFINED> instruction: 0x4628157c
   14220:			; <UNDEFINED> instruction: 0xf7ee4479
   14224:	stmdblt	r0!, {r1, r2, r8, sl, fp, sp, lr, pc}
   14228:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1422c:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   14230:			; <UNDEFINED> instruction: 0xf8dfe4f8
   14234:	strtmi	r1, [r8], -ip, ror #10
   14238:			; <UNDEFINED> instruction: 0xf7ee4479
   1423c:	stmdblt	r0!, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   14240:	strbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   14244:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   14248:			; <UNDEFINED> instruction: 0xf8dfe4ec
   1424c:			; <UNDEFINED> instruction: 0x4628155c
   14250:			; <UNDEFINED> instruction: 0xf7ee4479
   14254:	stmdblt	r0!, {r1, r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
   14258:	ldrbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   1425c:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   14260:			; <UNDEFINED> instruction: 0xf8dfe4e0
   14264:	strtmi	r1, [r8], -ip, asr #10
   14268:			; <UNDEFINED> instruction: 0xf7ee4479
   1426c:	stmdblt	r0!, {r1, r5, r6, r7, sl, fp, sp, lr, pc}
   14270:	strbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   14274:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   14278:			; <UNDEFINED> instruction: 0xf8dfe4d4
   1427c:			; <UNDEFINED> instruction: 0x4628153c
   14280:			; <UNDEFINED> instruction: 0xf7ee4479
   14284:	stmdblt	r0!, {r1, r2, r4, r6, r7, sl, fp, sp, lr, pc}
   14288:	ldrcc	pc, [r0, #-2271]!	; 0xfffff721
   1428c:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   14290:			; <UNDEFINED> instruction: 0xf8dfe4c8
   14294:	strtmi	r1, [r8], -ip, lsr #10
   14298:			; <UNDEFINED> instruction: 0xf7ee4479
   1429c:	stmdblt	r0!, {r1, r3, r6, r7, sl, fp, sp, lr, pc}
   142a0:	strcc	pc, [r0, #-2271]!	; 0xfffff721
   142a4:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   142a8:			; <UNDEFINED> instruction: 0xf8dfe4bc
   142ac:			; <UNDEFINED> instruction: 0x4628151c
   142b0:			; <UNDEFINED> instruction: 0xf7ee4479
   142b4:	stmdblt	r0!, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
   142b8:	ldrcc	pc, [r0, #-2271]	; 0xfffff721
   142bc:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   142c0:			; <UNDEFINED> instruction: 0xf8dfe4b0
   142c4:	strtmi	r1, [r8], -ip, lsl #10
   142c8:			; <UNDEFINED> instruction: 0xf7ee4479
   142cc:	stmdblt	r0!, {r1, r4, r5, r7, sl, fp, sp, lr, pc}
   142d0:	strcc	pc, [r0, #-2271]	; 0xfffff721
   142d4:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   142d8:			; <UNDEFINED> instruction: 0xf8dfe4a4
   142dc:			; <UNDEFINED> instruction: 0x462814fc
   142e0:			; <UNDEFINED> instruction: 0xf7ee4479
   142e4:	stmdblt	r0!, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
   142e8:	ldrbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   142ec:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   142f0:			; <UNDEFINED> instruction: 0xf8dfe498
   142f4:	strtmi	r1, [r8], -ip, ror #9
   142f8:			; <UNDEFINED> instruction: 0xf7ee4479
   142fc:	stmdblt	r0!, {r1, r3, r4, r7, sl, fp, sp, lr, pc}
   14300:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   14304:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   14308:			; <UNDEFINED> instruction: 0xf8dfe48c
   1430c:			; <UNDEFINED> instruction: 0x462814dc
   14310:			; <UNDEFINED> instruction: 0xf7ee4479
   14314:	stmdblt	r0!, {r1, r2, r3, r7, sl, fp, sp, lr, pc}
   14318:	ldrbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   1431c:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   14320:			; <UNDEFINED> instruction: 0xf8dfe480
   14324:	strtmi	r1, [r8], -ip, asr #9
   14328:			; <UNDEFINED> instruction: 0xf7ee4479
   1432c:	stmdblt	r0!, {r1, r7, sl, fp, sp, lr, pc}
   14330:	strbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   14334:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   14338:			; <UNDEFINED> instruction: 0xf8dfe474
   1433c:			; <UNDEFINED> instruction: 0x462814bc
   14340:			; <UNDEFINED> instruction: 0xf7ee4479
   14344:	stmdblt	r0!, {r1, r2, r4, r5, r6, sl, fp, sp, lr, pc}
   14348:	ldrtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   1434c:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   14350:			; <UNDEFINED> instruction: 0xf8dfe468
   14354:	strtmi	r1, [r8], -ip, lsr #9
   14358:			; <UNDEFINED> instruction: 0xf7ee4479
   1435c:	stmdblt	r0!, {r1, r3, r5, r6, sl, fp, sp, lr, pc}
   14360:	strtcc	pc, [r0], #2271	; 0x8df
   14364:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   14368:			; <UNDEFINED> instruction: 0xf8dfe45c
   1436c:			; <UNDEFINED> instruction: 0x4628149c
   14370:			; <UNDEFINED> instruction: 0xf7ee4479
   14374:	stmdblt	r0!, {r1, r2, r3, r4, r6, sl, fp, sp, lr, pc}
   14378:	ldrcc	pc, [r0], #2271	; 0x8df
   1437c:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   14380:			; <UNDEFINED> instruction: 0xf8dfe450
   14384:	strtmi	r1, [r8], -ip, lsl #9
   14388:			; <UNDEFINED> instruction: 0xf7ee4479
   1438c:	stmdblt	r0!, {r1, r4, r6, sl, fp, sp, lr, pc}
   14390:	strcc	pc, [r0], #2271	; 0x8df
   14394:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   14398:			; <UNDEFINED> instruction: 0xf8dfe444
   1439c:			; <UNDEFINED> instruction: 0x4628147c
   143a0:			; <UNDEFINED> instruction: 0xf7ee4479
   143a4:	stmdblt	r0!, {r1, r2, r6, sl, fp, sp, lr, pc}
   143a8:	ldrbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   143ac:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   143b0:			; <UNDEFINED> instruction: 0xf8dfe438
   143b4:	strtmi	r1, [r8], -ip, ror #8
   143b8:			; <UNDEFINED> instruction: 0xf7ee4479
   143bc:	stmdblt	r0!, {r1, r3, r4, r5, sl, fp, sp, lr, pc}
   143c0:	strbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   143c4:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   143c8:			; <UNDEFINED> instruction: 0xf8dfe42c
   143cc:			; <UNDEFINED> instruction: 0x4628145c
   143d0:			; <UNDEFINED> instruction: 0xf7ee4479
   143d4:	stmdblt	r0!, {r1, r2, r3, r5, sl, fp, sp, lr, pc}
   143d8:	ldrbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   143dc:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   143e0:			; <UNDEFINED> instruction: 0xf8dfe420
   143e4:	strtmi	r1, [r8], -ip, asr #8
   143e8:			; <UNDEFINED> instruction: 0xf7ee4479
   143ec:	stmdblt	r0!, {r1, r5, sl, fp, sp, lr, pc}
   143f0:	strbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   143f4:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   143f8:			; <UNDEFINED> instruction: 0xf8dfe414
   143fc:			; <UNDEFINED> instruction: 0x4628143c
   14400:			; <UNDEFINED> instruction: 0xf7ee4479
   14404:	stmdblt	r0!, {r1, r2, r4, sl, fp, sp, lr, pc}
   14408:	ldrtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1440c:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   14410:			; <UNDEFINED> instruction: 0xf8dfe408
   14414:	strtmi	r1, [r8], -ip, lsr #8
   14418:			; <UNDEFINED> instruction: 0xf7ee4479
   1441c:	teqlt	r0, sl, lsl #24
   14420:	strtne	pc, [r0], #-2271	; 0xfffff721
   14424:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   14428:	stc	7, cr15, [r2], {238}	; 0xee
   1442c:			; <UNDEFINED> instruction: 0xf8dfb928
   14430:	ldmpl	r3!, {r3, r4, sl, ip, sp}^
   14434:			; <UNDEFINED> instruction: 0xf7ff60e3
   14438:			; <UNDEFINED> instruction: 0xf8dfbbf5
   1443c:			; <UNDEFINED> instruction: 0x46281410
   14440:			; <UNDEFINED> instruction: 0xf7ee4479
   14444:	stmdblt	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   14448:	strcc	pc, [r4], #-2271	; 0xfffff721
   1444c:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   14450:	bllt	ffa52454 <wprintw@plt+0xffa4effc>
   14454:			; <UNDEFINED> instruction: 0x462849ff
   14458:			; <UNDEFINED> instruction: 0xf7ee4479
   1445c:	stmdblt	r0!, {r1, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   14460:	ldmpl	r3!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, lr}^
   14464:			; <UNDEFINED> instruction: 0xf7ff60e3
   14468:	ldmibmi	ip!, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, pc}^
   1446c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   14470:	bl	ff7d2430 <wprintw@plt+0xff7cefd8>
   14474:	blmi	ffec28fc <wprintw@plt+0xffebf4a4>
   14478:	strdvs	r5, [r3], #131	; 0x83	; <UNPREDICTABLE>
   1447c:	bllt	ff4d2480 <wprintw@plt+0xff4cf028>
   14480:			; <UNDEFINED> instruction: 0x46284bf8
   14484:	ldmpl	r3!, {r3, r4, r5, r6, r7, r8, fp, lr}^
   14488:	rscvs	r4, r3, r9, ror r4
   1448c:	bl	ff45244c <wprintw@plt+0xff44eff4>
   14490:	movwcs	fp, #14616	; 0x3918
   14494:			; <UNDEFINED> instruction: 0xf7ff6123
   14498:	ldmibmi	r4!, {r0, r2, r6, r7, r8, r9, fp, ip, sp, pc}^
   1449c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   144a0:	bl	ff1d2460 <wprintw@plt+0xff1cf008>
   144a4:	movwcs	fp, #10520	; 0x2918
   144a8:			; <UNDEFINED> instruction: 0xf7ff6123
   144ac:	ldmibmi	r0!, {r0, r1, r3, r4, r5, r7, r8, r9, fp, ip, sp, pc}^
   144b0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   144b4:	bl	fef52474 <wprintw@plt+0xfef4f01c>
   144b8:			; <UNDEFINED> instruction: 0x2320b918
   144bc:			; <UNDEFINED> instruction: 0xf7ff6123
   144c0:	stmibmi	ip!, {r0, r4, r5, r7, r8, r9, fp, ip, sp, pc}^
   144c4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   144c8:	bl	fecd2488 <wprintw@plt+0xfeccf030>
   144cc:			; <UNDEFINED> instruction: 0x2327b918
   144d0:			; <UNDEFINED> instruction: 0xf7ff6123
   144d4:	stmibmi	r8!, {r0, r1, r2, r5, r7, r8, r9, fp, ip, sp, pc}^
   144d8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   144dc:	bl	fea5249c <wprintw@plt+0xfea4f044>
   144e0:	tstcs	r9, #24, 18	; 0x60000
   144e4:			; <UNDEFINED> instruction: 0xf7ff6123
   144e8:	stmibmi	r4!, {r0, r2, r3, r4, r7, r8, r9, fp, ip, sp, pc}^
   144ec:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   144f0:	bl	fe7d24b0 <wprintw@plt+0xfe7cf058>
   144f4:	tstcs	r4, #24, 18	; 0x60000
   144f8:			; <UNDEFINED> instruction: 0xf7ff6123
   144fc:	stmibmi	r0!, {r0, r1, r4, r7, r8, r9, fp, ip, sp, pc}^
   14500:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   14504:	bl	fe5524c4 <wprintw@plt+0xfe54f06c>
   14508:	tstcs	r8, #24, 18	; 0x60000
   1450c:			; <UNDEFINED> instruction: 0xf7ff6123
   14510:	ldmibmi	ip, {r0, r3, r7, r8, r9, fp, ip, sp, pc}^
   14514:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   14518:	bl	fe2d24d8 <wprintw@plt+0xfe2cf080>
   1451c:	movwcs	fp, #26904	; 0x6918
   14520:			; <UNDEFINED> instruction: 0xf7ff6123
   14524:	ldmibmi	r8, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
   14528:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1452c:	bl	fe0524ec <wprintw@plt+0xfe04f094>
   14530:	movwcs	fp, #47384	; 0xb918
   14534:			; <UNDEFINED> instruction: 0xf7ff6123
   14538:	ldmibmi	r4, {r0, r2, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
   1453c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   14540:	bl	1dd2500 <wprintw@plt+0x1dcf0a8>
   14544:			; <UNDEFINED> instruction: 0x232cb918
   14548:			; <UNDEFINED> instruction: 0xf7ff6123
   1454c:	ldmibmi	r0, {r0, r1, r3, r5, r6, r8, r9, fp, ip, sp, pc}^
   14550:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   14554:	bl	1b52514 <wprintw@plt+0x1b4f0bc>
   14558:	tstcs	fp, #24, 18	; 0x60000
   1455c:			; <UNDEFINED> instruction: 0xf7ff6123
   14560:	stmibmi	ip, {r0, r5, r6, r8, r9, fp, ip, sp, pc}^
   14564:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   14568:	bl	18d2528 <wprintw@plt+0x18cf0d0>
   1456c:	movwcs	fp, #35096	; 0x8918
   14570:			; <UNDEFINED> instruction: 0xf7ff6123
   14574:	stmibmi	r8, {r0, r1, r2, r4, r6, r8, r9, fp, ip, sp, pc}^
   14578:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1457c:	bl	165253c <wprintw@plt+0x164f0e4>
   14580:	movwcs	fp, #18712	; 0x4918
   14584:			; <UNDEFINED> instruction: 0xf7ff6123
   14588:	strtmi	fp, [r0], -sp, asr #22
   1458c:			; <UNDEFINED> instruction: 0xf7ee2400
   14590:			; <UNDEFINED> instruction: 0xf7ffebb2
   14594:	svclt	0x0000bb47
   14598:	muleq	r2, ip, sp
   1459c:	muleq	r1, sl, r5
   145a0:	andeq	r0, r0, r0, lsr #8
   145a4:	ldrdeq	sl, [r1], -r6
   145a8:	andeq	r0, r0, r4, lsl #10
   145ac:	muleq	r1, r0, fp
   145b0:	andeq	fp, r1, sl, asr r5
   145b4:			; <UNDEFINED> instruction: 0x000003b0
   145b8:	muleq	r0, r0, r3
   145bc:	andeq	fp, r1, r6, asr #10
   145c0:	andeq	fp, r1, r4, asr #10
   145c4:	andeq	r0, r0, r0, lsr r4
   145c8:	andeq	r0, r0, r0, asr #6
   145cc:	andeq	fp, r1, lr, lsr #10
   145d0:	andeq	r0, r0, r0, lsr #10
   145d4:	andeq	fp, r1, lr, lsl r5
   145d8:	andeq	r0, r0, r8, asr #12
   145dc:	andeq	fp, r1, lr, lsl #10
   145e0:	andeq	r0, r0, r4, lsl #11
   145e4:	andeq	fp, r1, r2, lsl #10
   145e8:	andeq	r0, r0, r0, ror #7
   145ec:	strdeq	fp, [r1], -sl
   145f0:	andeq	r0, r0, r8, lsl r3
   145f4:	andeq	fp, r1, lr, lsl r7
   145f8:	andeq	r0, r0, r4, lsr #7
   145fc:	andeq	r6, r1, sl, asr #20
   14600:	andeq	r0, r0, ip, ror #9
   14604:			; <UNDEFINED> instruction: 0x0001b4be
   14608:	andeq	r0, r0, r4, asr r4
   1460c:	andeq	fp, r1, lr, lsr #9
   14610:	andeq	r0, r0, r4, lsl r4
   14614:	andeq	fp, r1, r6, lsr #9
   14618:	andeq	r0, r0, r4, ror #9
   1461c:	andeq	sl, r1, r6, rrx
   14620:	andeq	r0, r0, r8, lsl #8
   14624:	andeq	fp, r1, lr, ror r4
   14628:	andeq	r0, r0, r8, ror #11
   1462c:	andeq	fp, r1, lr, ror #8
   14630:	andeq	r9, r1, r4, asr pc
   14634:	andeq	fp, r1, sl, asr r4
   14638:	andeq	r0, r0, r8, ror r5
   1463c:	andeq	r0, r0, r8, asr #8
   14640:	andeq	fp, r1, r0, asr #8
   14644:	muleq	r0, ip, r4
   14648:	andeq	fp, r1, r4, lsr r4
   1464c:	andeq	r0, r0, ip, lsr #11
   14650:	andeq	fp, r1, r4, lsr #8
   14654:	andeq	r0, r0, r8, lsr #7
   14658:	andeq	sl, r1, ip, lsl #23
   1465c:			; <UNDEFINED> instruction: 0x000005b8
   14660:	andeq	fp, r1, r0, lsl #8
   14664:	andeq	r0, r0, ip, lsr #8
   14668:	strdeq	fp, [r1], -r4
   1466c:	andeq	r0, r0, r8, ror #7
   14670:	andeq	fp, r1, r8, ror #7
   14674:	andeq	r0, r0, r8, lsr r5
   14678:	ldrdeq	fp, [r1], -r8
   1467c:	andeq	r0, r0, r8, lsl #12
   14680:	andeq	fp, r1, r8, asr #7
   14684:	andeq	r0, r0, r8, lsr #10
   14688:	andeq	r9, r1, r4, lsr pc
   1468c:	muleq	r0, r4, r5
   14690:	andeq	fp, r1, r4, lsr #7
   14694:	andeq	r0, r0, r0, lsl r3
   14698:	muleq	r1, r8, r3
   1469c:	muleq	r1, sl, r3
   146a0:	andeq	r0, r0, r4, asr #8
   146a4:	andeq	fp, r1, lr, lsl #7
   146a8:	muleq	r1, r0, r3
   146ac:	andeq	r0, r0, r4, ror #7
   146b0:	andeq	fp, r1, r8, lsl #7
   146b4:			; <UNDEFINED> instruction: 0x000003bc
   146b8:	andeq	fp, r1, ip, ror r3
   146bc:	andeq	r0, r0, r4, lsl #7
   146c0:	andeq	fp, r1, r0, ror r3
   146c4:	andeq	r0, r0, r8, ror #9
   146c8:	andeq	fp, r1, r4, ror #6
   146cc:	strdeq	r0, [r0], -r8
   146d0:	andeq	fp, r1, r8, asr r3
   146d4:	andeq	r0, r0, r0, lsr r5
   146d8:	andeq	fp, r1, r8, asr #6
   146dc:	andeq	r0, r0, r4, lsr #10
   146e0:	andeq	fp, r1, r4, asr #5
   146e4:	andeq	fp, r1, sl, lsr #6
   146e8:	andeq	r0, r0, r8, asr r4
   146ec:			; <UNDEFINED> instruction: 0x0001b2ba
   146f0:	andeq	fp, r1, ip, lsl #6
   146f4:	andeq	r0, r0, ip, lsl #6
   146f8:	andeq	fp, r1, r8, ror #6
   146fc:	andeq	fp, r1, lr, ror #5
   14700:	andeq	r0, r0, r0, lsr #6
   14704:	andeq	fp, r1, r6, asr r3
   14708:	ldrdeq	fp, [r1], -r4
   1470c:	andeq	r0, r0, r0, asr #11
   14710:	andeq	fp, r1, r8, asr #5
   14714:	andeq	r0, r0, r8, lsl r5
   14718:			; <UNDEFINED> instruction: 0x0001b2bc
   1471c:	andeq	r0, r0, r4, lsr r6
   14720:			; <UNDEFINED> instruction: 0x0001b2b0
   14724:	andeq	r0, r0, r8, ror #6
   14728:	andeq	fp, r1, r4, lsr #5
   1472c:	strdeq	r0, [r0], -r4
   14730:	muleq	r1, r8, r2
   14734:	andeq	r0, r0, r8, lsl r6
   14738:	andeq	r7, r1, r8, lsl lr
   1473c:	andeq	r0, r0, r8, asr #11
   14740:	andeq	fp, r1, r0, ror r2
   14744:	andeq	r0, r0, r8, asr #7
   14748:	andeq	fp, r1, r4, ror #4
   1474c:	andeq	r0, r0, r4, lsr #8
   14750:	andeq	fp, r1, r8, asr r2
   14754:	andeq	fp, r1, r2, asr r2
   14758:	andeq	r0, r0, r0, lsl #9
   1475c:	andeq	fp, r1, r6, asr #4
   14760:	andeq	fp, r1, r4, asr #4
   14764:	muleq	r0, ip, r3
   14768:	andeq	fp, r1, r8, lsr r2
   1476c:	andeq	r0, r0, r8, lsl #6
   14770:	andeq	fp, r1, ip, lsr #4
   14774:	strdeq	r0, [r0], -ip
   14778:	andeq	fp, r1, r0, lsr #4
   1477c:	andeq	r0, r0, r8, ror r3
   14780:	andeq	fp, r1, r0, lsl r2
   14784:	andeq	r0, r0, ip, lsr r5
   14788:	andeq	fp, r1, r0, lsl #4
   1478c:	andeq	r0, r0, r8, lsr #9
   14790:	strdeq	fp, [r1], -r4
   14794:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14798:	andeq	fp, r1, r0, ror #3
   1479c:	andeq	r0, r0, r0, lsr #11
   147a0:	andeq	sl, r1, r4, asr #9
   147a4:	muleq	r0, r4, r3
   147a8:			; <UNDEFINED> instruction: 0x0001b1b8
   147ac:	ldrdeq	r0, [r0], -r4
   147b0:	andeq	fp, r1, ip, lsr #3
   147b4:	andeq	r0, r0, ip, lsr #7
   147b8:	ldrdeq	r9, [r1], -r8
   147bc:	andeq	r0, r0, r0, ror r3
   147c0:	andeq	fp, r1, r4, lsl #3
   147c4:	andeq	r0, r0, ip, lsr #9
   147c8:	andeq	fp, r1, r8, ror r1
   147cc:	andeq	r0, r0, r8, lsl #7
   147d0:	andeq	fp, r1, r8, ror #2
   147d4:	andeq	r0, r0, r8, lsl #11
   147d8:	andeq	fp, r1, ip, asr r1
   147dc:	andeq	r0, r0, r0, lsl r6
   147e0:	andeq	fp, r1, r0, asr r1
   147e4:	andeq	r0, r0, ip, asr #8
   147e8:	andeq	fp, r1, r4, asr #2
   147ec:	andeq	r0, r0, ip, asr r5
   147f0:	andeq	fp, r1, r4, lsr r1
   147f4:	andeq	r0, r0, r0, lsl #12
   147f8:	andeq	fp, r1, r4, lsr #2
   147fc:			; <UNDEFINED> instruction: 0x000004b0
   14800:	andeq	fp, r1, r8, lsl r1
   14804:	muleq	r0, r4, r4
   14808:	andeq	fp, r1, ip, lsl #2
   1480c:	andeq	r0, r0, r4, lsl #9
   14810:	strdeq	fp, [r1], -ip
   14814:	ldrdeq	r0, [r0], -r8
   14818:	andeq	r9, r1, ip, asr #19
   1481c:	andeq	r0, r0, ip, lsl #8
   14820:	ldrdeq	fp, [r1], -r4
   14824:	andeq	r0, r0, r0, lsr r6
   14828:	andeq	fp, r1, r8, asr #1
   1482c:	muleq	r0, ip, r5
   14830:	strheq	fp, [r1], -ip
   14834:	andeq	r0, r0, ip, asr r3
   14838:	strheq	fp, [r1], -r0
   1483c:	muleq	r0, r0, r5
   14840:	andeq	fp, r1, r8, lsr #1
   14844:	andeq	fp, r1, r2, lsr #1
   14848:	andeq	r0, r0, r4, lsl #6
   1484c:	muleq	r1, r0, r0
   14850:	andeq	r0, r0, r8, lsr #8
   14854:	andeq	fp, r1, r0, lsl #1
   14858:			; <UNDEFINED> instruction: 0x000004b4
   1485c:	andeq	fp, r1, r6, ror r0
   14860:	andeq	r0, r0, r0, ror #6
   14864:	muleq	r0, r8, r5
   14868:	andeq	r9, r1, r8, asr #17
   1486c:	strdeq	r9, [r1], -lr
   14870:	andeq	r9, r1, lr, lsl #19
   14874:	andeq	r9, r1, r6, lsr #16
   14878:	andeq	fp, r1, r6, lsl r0
   1487c:	andeq	fp, r1, r6, lsl r0
   14880:	andeq	r9, r1, lr, asr r8
   14884:	strdeq	r9, [r1], -sl
   14888:	strdeq	r9, [r1], -r2
   1488c:	andeq	r9, r1, sl, lsl #16
   14890:	andeq	r9, r1, lr, lsr #16
   14894:	muleq	r1, r2, r7
   14898:	muleq	r1, r6, pc	; <UNPREDICTABLE>
   1489c:			; <UNDEFINED> instruction: 0x4606b570
   148a0:	strcs	r4, [r0], #-3338	; 0xfffff2f6
   148a4:	cfstrscc	mvf4, [r4, #-500]	; 0xfffffe0c
   148a8:	svcne	0x0004f855
   148ac:			; <UNDEFINED> instruction: 0xf7ee4630
   148b0:	smlawtlt	r8, r0, r9, lr
   148b4:	cfldrscs	mvf3, [r0], {1}
   148b8:			; <UNDEFINED> instruction: 0xf04fd1f6
   148bc:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
   148c0:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   148c4:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   148c8:	svclt	0x0000bd70
   148cc:	andeq	sp, r2, r0, lsr fp
   148d0:	andeq	sp, r2, r2, asr #21
   148d4:	movwcs	r4, #2569	; 0xa09
   148d8:	bcc	125ac8 <wprintw@plt+0x122670>
   148dc:	svcne	0x0004f852
   148e0:	andle	r4, r5, r1, lsl #5
   148e4:	blcs	4214f0 <wprintw@plt+0x41e098>
   148e8:	stmdami	r5, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   148ec:			; <UNDEFINED> instruction: 0x47704478
   148f0:	ldrbtmi	r4, [sl], #-2564	; 0xfffff5fc
   148f4:	eoreq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   148f8:	svclt	0x00004770
   148fc:	andeq	sp, r2, ip, lsr #21
   14900:	andeq	sl, r1, r4, lsr ip
   14904:	andeq	sp, r2, r2, ror #21
   14908:			; <UNDEFINED> instruction: 0x4604b570
   1490c:	bl	fe5528cc <wprintw@plt+0xfe54f474>
   14910:	stmdavs	r5, {r0, r1, r5, r9, sl, lr}
   14914:	and	r4, r0, r6, lsl #12
   14918:	ldrmi	fp, [ip], -r2, asr #3
   1491c:	blcs	92970 <wprintw@plt+0x8f518>
   14920:	andsne	pc, r2, r5, lsr r8	; <UNPREDICTABLE>
   14924:	ldrble	r0, [r7, #1992]!	; 0x7c8
   14928:	cmnlt	r2, r0, lsr #12
   1492c:			; <UNDEFINED> instruction: 0xf8002300
   14930:	ldmdavs	r2!, {r0, r8, r9, fp, ip, sp}
   14934:			; <UNDEFINED> instruction: 0xf8327863
   14938:	bfieq	r3, r3, #0, #26
   1493c:			; <UNDEFINED> instruction: 0xf810d505
   14940:			; <UNDEFINED> instruction: 0xf8323f01
   14944:	bfieq	r3, r3, #0, #28
   14948:	cfldrdlt	mvd13, [r0, #-996]!	; 0xfffffc1c
   1494c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   14950:	stmdavc	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
   14954:	svclt	0x00022b22
   14958:	strcs	r4, [r0, #-1537]	; 0xfffff9ff
   1495c:	tstle	r7, sl, lsl #12
   14960:	svccc	0x0001f812
   14964:	andsle	r2, r1, r2, lsr #22
   14968:	mvnsle	r2, r0, lsl #22
   1496c:	strtmi	fp, [ip], -r5, lsr #3
   14970:	blcc	92988 <wprintw@plt+0x8f530>
   14974:	bl	1852934 <wprintw@plt+0x184f4dc>
   14978:	strtmi	r6, [r5], -r2, lsl #16
   1497c:	stmdavc	fp!, {r0, sl, ip, sp}
   14980:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
   14984:	ldrbtle	r0, [r8], #2011	; 0x7db
   14988:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   1498c:			; <UNDEFINED> instruction: 0xe7e74615
   14990:	ldrhtmi	lr, [r8], -sp
   14994:	svclt	0x00b8f7ff
   14998:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   1499c:			; <UNDEFINED> instruction: 0xf86cf7ff
   149a0:	svclt	0x0000e7f2
   149a4:	andeq	sl, r1, lr, lsl #23
   149a8:	stmdavc	r3, {r4, r5, r6, r8, sl, ip, sp, pc}
   149ac:	blcs	8c1600 <wprintw@plt+0x8be1a8>
   149b0:	strtmi	r4, [r6], -r4, lsl #12
   149b4:	svcpl	0x0001f814
   149b8:	bicslt	sp, sp, r6
   149bc:	blcs	8a6270 <wprintw@plt+0x8a2e18>
   149c0:			; <UNDEFINED> instruction: 0xf8144626
   149c4:	mvnsle	r5, r1, lsl #30
   149c8:	bl	dd2988 <wprintw@plt+0xdcf530>
   149cc:			; <UNDEFINED> instruction: 0xb125b22a
   149d0:			; <UNDEFINED> instruction: 0xf8336803
   149d4:	bfieq	r3, r2, #0, #26
   149d8:	strdcs	sp, [r0, -r0]
   149dc:	blne	929fc <wprintw@plt+0x8f5a4>
   149e0:	and	r6, r1, r1, lsl #16
   149e4:	svccs	0x0001f816
   149e8:	andscs	pc, r2, r1, lsr r8	; <UNPREDICTABLE>
   149ec:	ldrbtle	r0, [r9], #2003	; 0x7d3
   149f0:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
   149f4:	strcs	r4, [r0], -r2, lsl #16
   149f8:			; <UNDEFINED> instruction: 0xf7ff4478
   149fc:			; <UNDEFINED> instruction: 0xe7f7f83d
   14a00:	andeq	sl, r1, r4, asr fp
   14a04:			; <UNDEFINED> instruction: 0x4607b5f0
   14a08:	eorcs	fp, r0, r3, lsl #1
   14a0c:	ldrmi	r4, [r6], -ip, lsl #12
   14a10:			; <UNDEFINED> instruction: 0xf9dcf007
   14a14:	ldrtmi	r4, [r9], -r2, lsr #12
   14a18:			; <UNDEFINED> instruction: 0xf0154605
   14a1c:			; <UNDEFINED> instruction: 0x4604f91f
   14a20:	mvnlt	fp, r0, lsr r9
   14a24:			; <UNDEFINED> instruction: 0xf084fab4
   14a28:	stmdbeq	r0, {r0, r2, r4, r5, sp, lr}^
   14a2c:	ldcllt	0, cr11, [r0, #12]!
   14a30:	strtmi	r2, [r9], -r0, lsl #6
   14a34:			; <UNDEFINED> instruction: 0xf015461a
   14a38:	andls	pc, r1, r7, ror #18
   14a3c:			; <UNDEFINED> instruction: 0xf9c6f007
   14a40:	strtmi	r9, [r9], -r1, lsl #22
   14a44:	strmi	r4, [r2], -r6, lsl #12
   14a48:			; <UNDEFINED> instruction: 0xf0154620
   14a4c:	stmdami	sl, {r0, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
   14a50:			; <UNDEFINED> instruction: 0x46394632
   14a54:			; <UNDEFINED> instruction: 0xf7ff4478
   14a58:	ldrtmi	pc, [r0], -pc, lsl #16	; <UNPREDICTABLE>
   14a5c:	stmdb	sl, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14a60:			; <UNDEFINED> instruction: 0xf0154628
   14a64:			; <UNDEFINED> instruction: 0x4628f97b
   14a68:	stmdb	r4, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14a6c:			; <UNDEFINED> instruction: 0xf084fab4
   14a70:	andlt	r0, r3, r0, asr #18
   14a74:	svclt	0x0000bdf0
   14a78:	andeq	sl, r1, ip, lsr #22
   14a7c:	cfstr32mi	mvfx11, [fp], {56}	; 0x38
   14a80:	cfstrsvc	mvf4, [r3], #-496	; 0xfffffe10
   14a84:	stfvcp	f3, [r3], #-44	; 0xffffffd4
   14a88:	blmi	280f1c <wprintw@plt+0x27dac4>
   14a8c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   14a90:	cfldrslt	mvf7, [r8, #-104]!	; 0xffffff98
   14a94:	stmiavs	r5!, {r0, r1, r5, r6, r8, fp, sp, lr}^
   14a98:	ldmvs	sl, {r1, r2, fp, lr}
   14a9c:	ldrbtmi	r6, [r8], #-2073	; 0xfffff7e7
   14aa0:			; <UNDEFINED> instruction: 0xf7fe60e2
   14aa4:	rscvs	pc, r5, r9, ror #31
   14aa8:	svclt	0x0000e7ef
   14aac:	andeq	sp, r2, r4, lsr lr
   14ab0:	andeq	sp, r2, r6, lsr #28
   14ab4:	strdeq	sl, [r1], -r6
   14ab8:	ldrbtlt	r4, [r0], #-2601	; 0xfffff5d7
   14abc:	cfstrsmi	mvf4, [r9, #-488]!	; 0xfffffe18
   14ac0:	stmdbmi	sl!, {r0, r3, r5, r8, r9, fp, lr}
   14ac4:	ldmpl	r3, {r1, r2, r4, r6, r8, fp, ip, lr}^
   14ac8:	ldmdapl	r5, {r0, r3, r5, sl, fp, lr}^
   14acc:	svclt	0x001842b0
   14ad0:	stmdbmi	r8!, {r3, r4, r7, r9, lr}
   14ad4:	svclt	0x00085916
   14ad8:	stcmi	3, cr2, [r7], #-4
   14adc:	movwcs	fp, #3864	; 0xf18
   14ae0:	svclt	0x000842a8
   14ae4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   14ae8:	stmdbmi	r4!, {r0, r2, r4, r6, fp, ip, lr}
   14aec:	svclt	0x000842b0
   14af0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   14af4:	adcmi	r5, r8, #360448	; 0x58000
   14af8:			; <UNDEFINED> instruction: 0xf043bf08
   14afc:	stcmi	3, cr0, [r0], #-4
   14b00:	adcsmi	r5, r0, #5570560	; 0x550000
   14b04:			; <UNDEFINED> instruction: 0xf043bf08
   14b08:	ldmdbmi	lr, {r0, r8, r9}
   14b0c:	adcmi	r5, r8, #360448	; 0x58000
   14b10:			; <UNDEFINED> instruction: 0xf043bf08
   14b14:	ldcmi	3, cr0, [ip], {1}
   14b18:	adcsmi	r5, r0, #5570560	; 0x550000
   14b1c:			; <UNDEFINED> instruction: 0xf043bf08
   14b20:	ldmdbmi	sl, {r0, r8, r9}
   14b24:	adcmi	r5, r8, #360448	; 0x58000
   14b28:			; <UNDEFINED> instruction: 0xf043bf08
   14b2c:	ldcmi	3, cr0, [r8], {1}
   14b30:	adcsmi	r5, r0, #5570560	; 0x550000
   14b34:			; <UNDEFINED> instruction: 0xf043bf08
   14b38:	ldmdbmi	r6, {r0, r8, r9}
   14b3c:	adcmi	r5, r8, #20, 18	; 0x50000
   14b40:			; <UNDEFINED> instruction: 0xf043bf08
   14b44:	ldmdapl	r2, {r0, r8, r9}^
   14b48:	svclt	0x000842a0
   14b4c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   14b50:	addsmi	fp, r0, #112, 24	; 0x7000
   14b54:	sadd16mi	fp, r8, r4
   14b58:	andeq	pc, r1, r3, asr #32
   14b5c:	svclt	0x00004770
   14b60:	andeq	ip, r2, ip, ror #29
   14b64:	andeq	r0, r0, ip, lsl #6
   14b68:	andeq	r0, r0, r8, asr r4
   14b6c:	andeq	r0, r0, r8, lsl r6
   14b70:	andeq	r0, r0, r8, asr #11
   14b74:	andeq	r0, r0, r8, ror #6
   14b78:	strdeq	r0, [r0], -r4
   14b7c:	muleq	r0, r4, r3
   14b80:	ldrdeq	r0, [r0], -r4
   14b84:	andeq	r0, r0, ip, ror #9
   14b88:	andeq	r0, r0, r4, asr r4
   14b8c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14b90:	andeq	r0, r0, r0, lsr #11
   14b94:	andeq	r0, r0, r8, lsr #9
   14b98:	svcmi	0x00f0e92d
   14b9c:	addlt	r4, r3, r4, lsl #12
   14ba0:			; <UNDEFINED> instruction: 0xf7ff460e
   14ba4:	stmdavc	r3!, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   14ba8:	subsls	pc, ip, #14614528	; 0xdf0000
   14bac:	blcs	25f98 <wprintw@plt+0x22b40>
   14bb0:	addshi	pc, ip, r0
   14bb4:			; <UNDEFINED> instruction: 0xf7ff4620
   14bb8:	strmi	pc, [r7], -r7, lsr #29
   14bbc:			; <UNDEFINED> instruction: 0xf0074620
   14bc0:			; <UNDEFINED> instruction: 0x4604f979
   14bc4:	b	4d2b84 <wprintw@plt+0x4cf72c>
   14bc8:	blcs	17b2c5c <wprintw@plt+0x17af804>
   14bcc:	stmdavs	r1, {r0, r1, r2, r4, r5, r6, ip, lr, pc}
   14bd0:			; <UNDEFINED> instruction: 0xf8117862
   14bd4:	eorvc	r3, r3, r3, lsr #32
   14bd8:	rsbsle	r2, r7, r0, lsl #20
   14bdc:	tstle	r2, sp, asr #22
   14be0:	blcs	32e74 <wprintw@plt+0x2fa1c>
   14be4:			; <UNDEFINED> instruction: 0x4620d072
   14be8:	stc2l	7, cr15, [r6], {246}	; 0xf6
   14bec:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
   14bf0:	rschi	pc, sl, r0, asr #5
   14bf4:	mcrcs	6, 0, r4, cr0, cr8, {1}
   14bf8:			; <UNDEFINED> instruction: 0xf7ffd07f
   14bfc:	ldmdavc	fp!, {r0, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   14c00:	blcs	2641c <wprintw@plt+0x22fc4>
   14c04:	rscshi	pc, r4, r0
   14c08:			; <UNDEFINED> instruction: 0xf0002800
   14c0c:			; <UNDEFINED> instruction: 0xf7ff80db
   14c10:	stmdavc	fp!, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   14c14:			; <UNDEFINED> instruction: 0xf0002b00
   14c18:	ldmdavc	fp!, {r1, r2, r3, r6, r7, pc}
   14c1c:			; <UNDEFINED> instruction: 0xf0002b22
   14c20:			; <UNDEFINED> instruction: 0x46388095
   14c24:			; <UNDEFINED> instruction: 0xffe8f7fe
   14c28:	stmdacs	r0, {r1, r7, r9, sl, lr}
   14c2c:	rschi	pc, r6, r0
   14c30:			; <UNDEFINED> instruction: 0x462f46bb
   14c34:			; <UNDEFINED> instruction: 0xf7ff4638
   14c38:	mcrne	14, 0, pc, cr5, cr1, {1}	; <UNPREDICTABLE>
   14c3c:	sbcshi	pc, r2, r0, asr #6
   14c40:	b	1be7610 <wprintw@plt+0x1be41b8>
   14c44:			; <UNDEFINED> instruction: 0xf8590e05
   14c48:	ldmdavs	r9, {r1, ip, sp}
   14c4c:	strmi	r9, [r8], -r1, lsl #6
   14c50:	stmvs	r2, {r0, r3, r4, r6, r8, ip, sp, pc}
   14c54:	andle	r4, r5, r5, lsl r2
   14c58:	ldrmi	r6, [r8, #2115]	; 0x843
   14c5c:	b	3c4874 <wprintw@plt+0x3c141c>
   14c60:	addvs	r0, r2, r2, lsl #4
   14c64:	stmdacs	r0, {r6, r7, r8, fp, sp, lr}
   14c68:	mcrcs	1, 0, sp, cr0, cr3, {7}
   14c6c:			; <UNDEFINED> instruction: 0xf8dad035
   14c70:	tstls	r0, ip
   14c74:			; <UNDEFINED> instruction: 0xf7ff4630
   14c78:	stmdbls	r0, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   14c7c:	suble	r2, r4, r0, lsl #16
   14c80:	rscsvs	pc, pc, #80740352	; 0x4d00000
   14c84:	stccs	0, cr4, [r0, #-84]	; 0xffffffac
   14c88:			; <UNDEFINED> instruction: 0xf028d074
   14c8c:			; <UNDEFINED> instruction: 0xf8ca0240
   14c90:	bcs	6e8cb8 <wprintw@plt+0x6e5860>
   14c94:	stmdami	r0, {r1, r3, r6, r7, r8, fp, sp, lr, pc}
   14c98:	addshi	pc, lr, r0
   14c9c:			; <UNDEFINED> instruction: 0xf8594a5c
   14ca0:	adcmi	r4, r6, #2
   14ca4:	andcs	fp, r0, #28, 30	; 0x70
   14ca8:	andscs	pc, r4, sl, asr #17
   14cac:	blls	88e74 <wprintw@plt+0x85a1c>
   14cb0:	andsne	pc, ip, sl, asr #17
   14cb4:	andge	pc, r0, r3, asr #17
   14cb8:	pop	{r0, r1, ip, sp, pc}
   14cbc:	stmdavs	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14cc0:			; <UNDEFINED> instruction: 0xf8137862
   14cc4:	rsbvc	r3, r3, r2, lsr #32
   14cc8:	orrle	r2, ip, r0, lsl #22
   14ccc:			; <UNDEFINED> instruction: 0x46214851
   14cd0:	beq	50e14 <wprintw@plt+0x4d9bc>
   14cd4:			; <UNDEFINED> instruction: 0xf7fe4478
   14cd8:	strtmi	pc, [r0], -pc, asr #29
   14cdc:	stmda	sl, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14ce0:	andlt	r4, r3, r0, asr r6
   14ce4:	svcmi	0x00f0e8bd
   14ce8:	stmdalt	r2, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14cec:	ldrbtmi	r4, [r8], #-2122	; 0xfffff7b6
   14cf0:	pop	{r0, r1, ip, sp, pc}
   14cf4:			; <UNDEFINED> instruction: 0xf7fe4ff0
   14cf8:			; <UNDEFINED> instruction: 0xf7ffbebf
   14cfc:	ldmdavc	fp!, {r0, r2, r9, sl, fp, ip, sp, lr, pc}
   14d00:	subsle	r2, r8, r0, lsl #22
   14d04:			; <UNDEFINED> instruction: 0x46b246b3
   14d08:	bmi	108eb60 <wprintw@plt+0x108b708>
   14d0c:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   14d10:	svclt	0x00084296
   14d14:	streq	pc, [r1, #-5]
   14d18:	bmi	1048ff4 <wprintw@plt+0x1045b9c>
   14d1c:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   14d20:	svclt	0x00044296
   14d24:	rscsvc	pc, pc, #80740352	; 0x4d00000
   14d28:	adcle	r4, ip, r5, lsl r0
   14d2c:			; <UNDEFINED> instruction: 0xf8594a3c
   14d30:	ldmdavs	r3, {r1, sp}
   14d34:	ldmdavs	sl, {r0, r1, r4, r5, r6, r7, r8, ip, sp, pc}
   14d38:	svclt	0x00084296
   14d3c:	ldmibvs	fp, {r1, r3, r4, r6, fp, sp, lr}
   14d40:	tstmi	r0, #8, 30
   14d44:	mvnsle	r2, r0, lsl #22
   14d48:	ldr	r4, [ip, r5]
   14d4c:	ldrtmi	r2, [fp], r0, lsr #32
   14d50:			; <UNDEFINED> instruction: 0xf83cf007
   14d54:			; <UNDEFINED> instruction: 0xf8594a31
   14d58:	strmi	r2, [r2], r2
   14d5c:			; <UNDEFINED> instruction: 0xf8ca1c78
   14d60:	strtmi	r2, [pc], -ip
   14d64:			; <UNDEFINED> instruction: 0xf8a6f007
   14d68:			; <UNDEFINED> instruction: 0xf8ca2200
   14d6c:			; <UNDEFINED> instruction: 0xf8ca2010
   14d70:	smmla	pc, r8, r0, r0	; <UNPREDICTABLE>
   14d74:			; <UNDEFINED> instruction: 0xf8594a2b
   14d78:	ldmdavs	r2, {r1, sp}
   14d7c:	svcne	0x0080f012
   14d80:	stmdami	r9!, {r0, r1, r3, r5, r7, r8, ip, lr, pc}
   14d84:			; <UNDEFINED> instruction: 0x4659463a
   14d88:			; <UNDEFINED> instruction: 0xf7fe4478
   14d8c:			; <UNDEFINED> instruction: 0xe7a4fe75
   14d90:	addle	r2, ip, r0, lsl #18
   14d94:	and	r4, r2, sl, lsl #12
   14d98:	bcs	2f4e8 <wprintw@plt+0x2c090>
   14d9c:	ldmvs	r0, {r0, r1, r2, r7, ip, lr, pc}^
   14da0:	mvnsle	r4, r0, lsr #5
   14da4:			; <UNDEFINED> instruction: 0x0010f8da
   14da8:	addmi	r6, r5, #344064	; 0x54000
   14dac:	ldmdbvs	r0, {r2, r8, r9, sl, fp, ip, sp, pc}^
   14db0:	andseq	pc, r4, sl, asr #17
   14db4:	ldmdami	sp, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   14db8:	beq	50efc <wprintw@plt+0x4daa4>
   14dbc:			; <UNDEFINED> instruction: 0xf7fe4478
   14dc0:			; <UNDEFINED> instruction: 0xe78afe5b
   14dc4:	str	r4, [r8, r2, lsl #13]
   14dc8:			; <UNDEFINED> instruction: 0x46214819
   14dcc:	beq	50f10 <wprintw@plt+0x4dab8>
   14dd0:			; <UNDEFINED> instruction: 0xf7fe4478
   14dd4:			; <UNDEFINED> instruction: 0xe780fe51
   14dd8:			; <UNDEFINED> instruction: 0x46214816
   14ddc:			; <UNDEFINED> instruction: 0xf7fe4478
   14de0:	ldrb	pc, [sl, -fp, asr #28]!	; <UNPREDICTABLE>
   14de4:			; <UNDEFINED> instruction: 0x46394814
   14de8:			; <UNDEFINED> instruction: 0xf7fe4478
   14dec:	ldrb	pc, [r4, -r5, asr #28]!	; <UNPREDICTABLE>
   14df0:			; <UNDEFINED> instruction: 0x469a4812
   14df4:			; <UNDEFINED> instruction: 0xf7fe4478
   14df8:			; <UNDEFINED> instruction: 0xe76efe3f
   14dfc:			; <UNDEFINED> instruction: 0x46394810
   14e00:			; <UNDEFINED> instruction: 0xf7fe4478
   14e04:			; <UNDEFINED> instruction: 0xe768fe39
   14e08:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   14e0c:	andeq	r0, r0, ip, ror #11
   14e10:	muleq	r0, r8, r5
   14e14:	strdeq	sl, [r1], -r8
   14e18:	andeq	sl, r1, sl, asr #17
   14e1c:	andeq	r0, r0, r0, lsl r4
   14e20:	andeq	r0, r0, r0, lsl r5
   14e24:	andeq	r0, r0, r4, lsr #11
   14e28:	andeq	sl, r1, ip, lsl #18
   14e2c:	andeq	sl, r1, r4, asr r8
   14e30:	strdeq	sl, [r1], -ip
   14e34:	andeq	sl, r1, r4, ror #17
   14e38:	andeq	sl, r1, ip, lsl #17
   14e3c:	strdeq	sl, [r1], -r0
   14e40:	andeq	sl, r1, r0, asr r8
   14e44:	tstcs	r4, pc, lsl sl
   14e48:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
   14e4c:	addslt	fp, ip, r0, lsl r5
   14e50:			; <UNDEFINED> instruction: 0x460458d3
   14e54:	tstls	fp, #1769472	; 0x1b0000
   14e58:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14e5c:	ldmib	r6!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14e60:	andcs	fp, r0, r0, asr r1
   14e64:	blmi	6276d0 <wprintw@plt+0x624278>
   14e68:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14e6c:	blls	6eeedc <wprintw@plt+0x6eba84>
   14e70:	qsuble	r4, sl, r5
   14e74:	ldclt	0, cr11, [r0, #-112]	; 0xffffff90
   14e78:	strtmi	r4, [r1], -sl, ror #12
   14e7c:			; <UNDEFINED> instruction: 0xf7ee2003
   14e80:	mulcc	r1, r0, sl
   14e84:	blls	148eb4 <wprintw@plt+0x145a5c>
   14e88:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   14e8c:	andpl	pc, r0, #683671552	; 0x28c00000
   14e90:	andpl	pc, r0, #570425344	; 0x22000000
   14e94:			; <UNDEFINED> instruction: 0xf5b3b15a
   14e98:	andle	r4, r1, r0, asr #31
   14e9c:	strb	r2, [r1, r1]!
   14ea0:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   14ea4:			; <UNDEFINED> instruction: 0xf7fe4621
   14ea8:	andcs	pc, r0, r7, ror #27
   14eac:			; <UNDEFINED> instruction: 0xf5b3e7da
   14eb0:	smlabble	r2, r0, pc, r4	; <UNPREDICTABLE>
   14eb4:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   14eb8:	stmdami	r7, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   14ebc:			; <UNDEFINED> instruction: 0xe7f14478
   14ec0:	svc	0x008cf7ed
   14ec4:	andeq	ip, r2, lr, asr fp
   14ec8:	andeq	r0, r0, ip, ror #6
   14ecc:	andeq	ip, r2, r0, asr #22
   14ed0:	strdeq	r5, [r1], -r2
   14ed4:	andeq	r5, r1, sl, asr #27
   14ed8:	ldrdeq	r5, [r1], -r8
   14edc:	addlt	fp, r3, r0, lsr r5
   14ee0:	strmi	r4, [r4], -r8, lsl #26
   14ee4:	ldrbtmi	r9, [sp], #-257	; 0xfffffeff
   14ee8:			; <UNDEFINED> instruction: 0xf7ed68a8
   14eec:	stmdbls	r1, {r2, r8, r9, sl, fp, sp, lr, pc}
   14ef0:			; <UNDEFINED> instruction: 0xf0064620
   14ef4:	adcvs	pc, r8, r5, lsl #31
   14ef8:	pop	{r0, r1, ip, sp, pc}
   14efc:			; <UNDEFINED> instruction: 0xf7ff4030
   14f00:	svclt	0x0000bfa1
   14f04:	andeq	sp, r2, lr, asr #19
   14f08:			; <UNDEFINED> instruction: 0x460db538
   14f0c:	andcs	r4, r6, #44, 18	; 0xb0000
   14f10:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
   14f14:	b	15d2ed4 <wprintw@plt+0x15cfa7c>
   14f18:	stmdblt	r8, {r8, r9, sp}
   14f1c:	movwcs	r3, #5126	; 0x1406
   14f20:	strtmi	r4, [r0], -r8, lsr #18
   14f24:	ldrbtmi	r7, [r9], #-43	; 0xffffffd5
   14f28:	cdp	7, 8, cr15, cr2, cr13, {7}
   14f2c:	stmdbmi	r6!, {r5, r7, r8, r9, ip, sp, pc}
   14f30:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   14f34:	cdp	7, 7, cr15, cr12, cr13, {7}
   14f38:	stmdbmi	r4!, {r5, r6, r8, r9, ip, sp, pc}
   14f3c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   14f40:	cdp	7, 7, cr15, cr6, cr13, {7}
   14f44:	stmdbmi	r2!, {r4, r6, r8, r9, ip, sp, pc}
   14f48:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   14f4c:	cdp	7, 7, cr15, cr0, cr13, {7}
   14f50:	stmdbmi	r0!, {r6, r8, r9, ip, sp, pc}
   14f54:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   14f58:	cdp	7, 6, cr15, cr10, cr13, {7}
   14f5c:	ldmdbmi	lr, {r5, r8, r9, ip, sp, pc}
   14f60:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   14f64:	cdp	7, 6, cr15, cr4, cr13, {7}
   14f68:	ldmdbmi	ip, {r4, r6, r7, r8, ip, sp, pc}
   14f6c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   14f70:	cdp	7, 5, cr15, cr14, cr13, {7}
   14f74:	ldmdbmi	sl, {r4, r8, r9, ip, sp, pc}
   14f78:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   14f7c:	cdp	7, 5, cr15, cr8, cr13, {7}
   14f80:	ldmdbmi	r8, {r3, r4, r5, r8, ip, sp, pc}
   14f84:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   14f88:	cdp	7, 5, cr15, cr2, cr13, {7}
   14f8c:			; <UNDEFINED> instruction: 0xf04fb970
   14f90:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
   14f94:	ldclt	0, cr2, [r8, #-4]!
   14f98:	ldclt	0, cr2, [r8, #-8]!
   14f9c:	ldclt	0, cr2, [r8, #-16]!
   14fa0:	ldclt	0, cr2, [r8, #-24]!	; 0xffffffe8
   14fa4:	ldclt	0, cr2, [r8, #-28]!	; 0xffffffe4
   14fa8:	ldclt	0, cr2, [r8, #-12]!
   14fac:	strtmi	r4, [r1], -lr, lsl #16
   14fb0:			; <UNDEFINED> instruction: 0xf7fe4478
   14fb4:			; <UNDEFINED> instruction: 0xf06ffd61
   14fb8:	ldclt	0, cr0, [r8, #-4]!
   14fbc:	ldclt	0, cr2, [r8, #-20]!	; 0xffffffec
   14fc0:	andeq	sl, r1, lr, asr #15
   14fc4:	andeq	sl, r1, r2, asr #15
   14fc8:			; <UNDEFINED> instruction: 0x0001a7be
   14fcc:			; <UNDEFINED> instruction: 0x0001a7b6
   14fd0:			; <UNDEFINED> instruction: 0x0001a7b2
   14fd4:	andeq	sl, r1, lr, lsr #15
   14fd8:	andeq	sl, r1, sl, lsr #15
   14fdc:	andeq	sl, r1, r6, lsr #15
   14fe0:	andeq	sl, r1, r2, lsr #15
   14fe4:	muleq	r1, lr, r7
   14fe8:	andeq	sl, r1, ip, ror r7
   14fec:	ldrbmi	lr, [r0, sp, lsr #18]!
   14ff0:	bmi	a66854 <wprintw@plt+0xa633fc>
   14ff4:	blmi	a66874 <wprintw@plt+0xa6341c>
   14ff8:	ldrbtmi	fp, [sl], #-130	; 0xffffff7e
   14ffc:	smlawbcs	ip, r8, r6, r4
   15000:	ldmpl	r3, {r0, r7, r9, sl, lr}^
   15004:	ldmdavs	fp, {r8, sl, sp}
   15008:			; <UNDEFINED> instruction: 0xf04f9301
   1500c:			; <UNDEFINED> instruction: 0xf7ee0300
   15010:	eorsvs	lr, r5, sl, lsr r8
   15014:			; <UNDEFINED> instruction: 0xf10db300
   15018:	strmi	r0, [r4], -r3, lsl #20
   1501c:	ldrbmi	r3, [r1], -r1
   15020:			; <UNDEFINED> instruction: 0xff72f7ff
   15024:	mulcc	r3, sp, r8
   15028:	bllt	16f5110 <wprintw@plt+0x16f1cb8>
   1502c:	eorle	r3, pc, r2
   15030:	eorvc	r4, r3, r1, lsr #11
   15034:	andcs	fp, r1, r2, lsl #30
   15038:	mvnsvc	pc, #82837504	; 0x4f00000
   1503c:	andcc	pc, r0, r8, lsr #17
   15040:	bmi	609484 <wprintw@plt+0x60602c>
   15044:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
   15048:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1504c:	subsmi	r9, sl, r1, lsl #22
   15050:	andlt	sp, r2, r0, lsr #2
   15054:			; <UNDEFINED> instruction: 0x87f0e8bd
   15058:	beq	111494 <wprintw@plt+0x10e03c>
   1505c:	mvnsvc	pc, #82837504	; 0x4f00000
   15060:			; <UNDEFINED> instruction: 0x4651803b
   15064:			; <UNDEFINED> instruction: 0xf7ff4648
   15068:			; <UNDEFINED> instruction: 0xf8a8ff4f
   1506c:	andcc	r0, r2, r0
   15070:			; <UNDEFINED> instruction: 0xf89dd00e
   15074:	tstlt	r8, r3
   15078:	movwne	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   1507c:			; <UNDEFINED> instruction: 0xe7e06033
   15080:	ldrb	r2, [lr, r1]
   15084:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   15088:	ldc2l	7, cr15, [r6], #1016	; 0x3f8
   1508c:	ldrb	r4, [r8, r8, lsr #12]
   15090:	ldrb	r2, [r6, r0]
   15094:	cdp	7, 10, cr15, cr2, cr13, {7}
   15098:	andeq	ip, r2, lr, lsr #19
   1509c:	andeq	r0, r0, ip, ror #6
   150a0:	andeq	ip, r2, r2, ror #18
   150a4:	andeq	sl, r1, r2, asr #13
   150a8:	svcmi	0x00f0e92d
   150ac:	stc	6, cr4, [sp, #-556]!	; 0xfffffdd4
   150b0:	stmdbmi	r7!, {r1, r8, r9, fp, pc}^
   150b4:	ldrbtmi	r4, [r9], #-2663	; 0xfffff599
   150b8:	addlt	r7, r7, r3, lsl #16
   150bc:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   150c0:			; <UNDEFINED> instruction: 0xf04f9205
   150c4:	blcs	158cc <wprintw@plt+0x12474>
   150c8:	adchi	pc, r7, r0
   150cc:			; <UNDEFINED> instruction: 0xf7ff4605
   150d0:	blge	154144 <wprintw@plt+0x150cec>
   150d4:	andeq	pc, lr, #1073741827	; 0x40000003
   150d8:	strmi	sl, [r4], -r3, lsl #18
   150dc:			; <UNDEFINED> instruction: 0xf7ff4628
   150e0:	strmi	pc, [r2], r5, lsl #31
   150e4:	suble	r2, sp, r0, lsl #16
   150e8:	blcs	3317c <wprintw@plt+0x2fd24>
   150ec:	adchi	pc, r2, r0
   150f0:			; <UNDEFINED> instruction: 0xf8df4b59
   150f4:	ldrbtmi	r9, [fp], #-360	; 0xfffffe98
   150f8:	mcr	4, 0, r4, cr8, cr9, {7}
   150fc:	blmi	1623944 <wprintw@plt+0x16204ec>
   15100:	movwls	r4, #5243	; 0x147b
   15104:	ldmdami	r7, {r0, r1, r3, sp, lr, pc}^
   15108:			; <UNDEFINED> instruction: 0xf7fe4478
   1510c:			; <UNDEFINED> instruction: 0x4620fcb5
   15110:	mcrr2	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
   15114:	stmdacs	r0, {r2, r9, sl, lr}
   15118:	stmdavc	r3!, {r2, r4, r5, ip, lr, pc}
   1511c:	andcs	fp, r6, #1275068418	; 0x4c000002
   15120:	strtmi	r4, [r0], -r9, asr #12
   15124:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   15128:	stmdb	ip, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1512c:	strcc	fp, [r6], #-2312	; 0xfffff6f8
   15130:	stmdavc	r3!, {r4, r6, r7, r9, sl, lr}
   15134:	mvnle	r2, r2, lsr #22
   15138:	ldrtmi	r1, [r8], -r7, ror #24
   1513c:	ldc2	7, cr15, [r4], #-1020	; 0xfffffc04
   15140:	mvnslt	r4, r6, lsl #12
   15144:	bllt	15732e0 <wprintw@plt+0x156fe88>
   15148:	ldrbtmi	r4, [r8], #-2119	; 0xfffff7b9
   1514c:	ldc2	7, cr15, [r4], {254}	; 0xfe
   15150:	strcs	r4, [r0, -r8, lsr #12]
   15154:	stcl	7, cr15, [lr, #948]	; 0x3b4
   15158:	svceq	0x0000f1b8
   1515c:	cdp	0, 1, cr13, cr8, cr2, {2}
   15160:	andcs	r1, r4, #16, 20	; 0x10000
   15164:			; <UNDEFINED> instruction: 0xf7ee4630
   15168:	stmdacs	r0, {r1, r2, r3, r5, r8, fp, sp, lr, pc}
   1516c:	ldmdbvc	r3!, {r0, r3, r5, r6, r8, ip, lr, pc}
   15170:	eorsle	r2, r9, r2, lsr #22
   15174:	ldcne	8, cr4, [r4, #-244]!	; 0xffffff0c
   15178:			; <UNDEFINED> instruction: 0xf7fe4478
   1517c:	stmdavc	r3!, {r0, r2, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   15180:	bicle	r2, ip, r0, lsl #22
   15184:	blmi	ce7a74 <wprintw@plt+0xce461c>
   15188:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1518c:	blls	16f1fc <wprintw@plt+0x16bda4>
   15190:	cmple	fp, sl, asr r0
   15194:	ldc	0, cr11, [sp], #28
   15198:	pop	{r1, r8, r9, fp, pc}
   1519c:			; <UNDEFINED> instruction: 0x201c8ff0
   151a0:	cdp2	0, 1, cr15, cr4, cr6, {0}
   151a4:			; <UNDEFINED> instruction: 0x46054659
   151a8:			; <UNDEFINED> instruction: 0xf1054638
   151ac:			; <UNDEFINED> instruction: 0xf7ff020c
   151b0:	strmi	pc, [r7], -r9, lsr #24
   151b4:	sbcle	r2, fp, r0, lsl #16
   151b8:	movwcs	r4, #2350	; 0x92e
   151bc:			; <UNDEFINED> instruction: 0x000cf8bd
   151c0:			; <UNDEFINED> instruction: 0xf8bd4479
   151c4:			; <UNDEFINED> instruction: 0x612b400e
   151c8:	stmibvs	sl, {r3, r5, pc}
   151cc:	cmnvs	fp, r4, lsl #16
   151d0:	adcvs	r8, r8, ip, rrx
   151d4:	cmpvs	r5, r2, lsr r3
   151d8:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
   151dc:			; <UNDEFINED> instruction: 0xf1b8619d
   151e0:			; <UNDEFINED> instruction: 0xd1bc0f00
   151e4:			; <UNDEFINED> instruction: 0xe7984634
   151e8:	stmdaeq	r5, {r1, r2, r8, ip, sp, lr, pc}
   151ec:			; <UNDEFINED> instruction: 0xf7ff4640
   151f0:			; <UNDEFINED> instruction: 0x4604fbdb
   151f4:	sbcle	r2, r5, r0, lsl #16
   151f8:			; <UNDEFINED> instruction: 0xb1b37973
   151fc:	addle	r2, ip, r0, lsl #30
   15200:	andseq	pc, r0, #1073741825	; 0x40000001
   15204:			; <UNDEFINED> instruction: 0x46404659
   15208:	blx	fff5320e <wprintw@plt+0xfff4fdb6>
   1520c:	ldmdbvs	fp, {r0, r8, r9, fp, ip, pc}^
   15210:	vmovne	r6, r1, d10
   15214:	tstvs	r9, #-2147483606	; 0x8000002a
   15218:	ldmdami	r8, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   1521c:			; <UNDEFINED> instruction: 0xf7fe4478
   15220:	str	pc, [pc, fp, lsr #24]!
   15224:	sbcsvs	r6, sp, #1228800	; 0x12c000
   15228:	ldmdami	r5, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1522c:			; <UNDEFINED> instruction: 0xf7fe4478
   15230:	ldrb	pc, [r2, -r3, lsr #24]!	; <UNPREDICTABLE>
   15234:	ldmdami	r4, {r0, r1, r4, r8, fp, lr}
   15238:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1523c:	ldc2	7, cr15, [ip], {254}	; 0xfe
   15240:	ldmdami	r2, {r5, r7, r8, r9, sl, sp, lr, pc}
   15244:			; <UNDEFINED> instruction: 0xf7fe4478
   15248:			; <UNDEFINED> instruction: 0xe79bfc17
   1524c:	stcl	7, cr15, [r6, #948]	; 0x3b4
   15250:	strdeq	ip, [r2], -r2
   15254:	andeq	r0, r0, ip, ror #6
   15258:	andeq	sl, r1, lr, asr #13
   1525c:			; <UNDEFINED> instruction: 0x0001a6b0
   15260:			; <UNDEFINED> instruction: 0x0002d7b4
   15264:	andeq	sl, r1, r4, asr #8
   15268:	andeq	sl, r1, r6, ror #12
   1526c:	ldrdeq	sl, [r1], -r4
   15270:	andeq	ip, r2, r0, lsr #16
   15274:	strdeq	sp, [r2], -r4
   15278:	ldrdeq	sp, [r2], -sl
   1527c:	andeq	sl, r1, r0, asr r5
   15280:	andeq	sl, r1, r4, lsl #11
   15284:	andeq	sl, r1, r8, asr #16
   15288:	andeq	sl, r1, r6, asr #10
   1528c:	andeq	sl, r1, r8, lsl #11
   15290:			; <UNDEFINED> instruction: 0x4605b570
   15294:			; <UNDEFINED> instruction: 0xf006201c
   15298:			; <UNDEFINED> instruction: 0x4604fd99
   1529c:			; <UNDEFINED> instruction: 0xf1044628
   152a0:	stcne	3, cr0, [r2], #32
   152a4:			; <UNDEFINED> instruction: 0xf7ff4621
   152a8:	msrlt	R8_usr, r1
   152ac:			; <UNDEFINED> instruction: 0xf7ed4628
   152b0:	strtmi	lr, [r0], -r2, lsr #26
   152b4:			; <UNDEFINED> instruction: 0x4606bd70
   152b8:			; <UNDEFINED> instruction: 0xf7ed4628
   152bc:			; <UNDEFINED> instruction: 0x4620ed1c
   152c0:			; <UNDEFINED> instruction: 0xf7ed4634
   152c4:			; <UNDEFINED> instruction: 0x4620ed18
   152c8:	svclt	0x0000bd70
   152cc:	mvnsmi	lr, #737280	; 0xb4000
   152d0:	blmi	be6b08 <wprintw@plt+0xbe36b0>
   152d4:	ldrbtmi	r4, [fp], #-1541	; 0xfffff9fb
   152d8:	stmdbcs	r0, {r0, r3, r4, sl, fp, ip, sp, lr}
   152dc:	ldmdbvs	fp, {r2, r6, ip, lr, pc}^
   152e0:	stmdbmi	ip!, {r0, r1, r2, r4, r9, sl, lr}
   152e4:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   152e8:	stc	7, cr15, [r2], #948	; 0x3b4
   152ec:	stmdblt	r0, {r0, r1, r5, fp, ip, sp, lr}^
   152f0:	cmple	r6, r0, lsl #22
   152f4:	strtmi	r4, [r9], -r8, lsr #16
   152f8:	mvnsmi	lr, #12386304	; 0xbd0000
   152fc:			; <UNDEFINED> instruction: 0xf7fe4478
   15300:	blcs	441f4 <wprintw@plt+0x40d9c>
   15304:	ldmdavs	lr!, {r1, r2, r4, r5, r6, r7, ip, lr, pc}
   15308:	ldmdavs	r1!, {r1, r2, r5, r8, ip, sp, pc}^
   1530c:			; <UNDEFINED> instruction: 0x460eb111
   15310:	mvnsle	r2, r0, lsl #28
   15314:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   15318:	rsbsvs	lr, r5, r3
   1531c:	stmdavc	r3!, {r1, r2, r3, r5, r9, sl, lr}
   15320:			; <UNDEFINED> instruction: 0xf104b303
   15324:	blcs	897730 <wprintw@plt+0x8942d8>
   15328:			; <UNDEFINED> instruction: 0xd1244648
   1532c:	blx	f53332 <wprintw@plt+0xf4feda>
   15330:	mrscs	r2, R9_fiq
   15334:	strbmi	r4, [r8], -r4, lsl #12
   15338:			; <UNDEFINED> instruction: 0xf7ffb1a4
   1533c:	strmi	pc, [r3], -r3, ror #22
   15340:	blcs	1d368 <wprintw@plt+0x19f10>
   15344:			; <UNDEFINED> instruction: 0xf006d0eb
   15348:	strmi	pc, [r5], -r1, asr #26
   1534c:			; <UNDEFINED> instruction: 0xf0064648
   15350:	stmib	r5, {r0, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   15354:	cdpcs	8, 0, cr0, cr0, cr0, {0}
   15358:	ldrsbtvs	sp, [sp], -pc
   1535c:	stmdavc	r3!, {r1, r2, r3, r5, r9, sl, lr}
   15360:	bicsle	r2, lr, r0, lsl #22
   15364:	mvnshi	lr, #12386304	; 0xbd0000
   15368:	stmdami	ip, {r0, r9, sl, lr}
   1536c:	mvnsmi	lr, #12386304	; 0xbd0000
   15370:			; <UNDEFINED> instruction: 0xf7fe4478
   15374:	stmdami	sl, {r0, r7, r8, r9, fp, ip, sp, pc}
   15378:	mvnsmi	lr, #12386304	; 0xbd0000
   1537c:			; <UNDEFINED> instruction: 0xf7fe4478
   15380:	stmdami	r8, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}
   15384:	pop	{r0, r3, r5, r9, sl, lr}
   15388:	ldrbtmi	r4, [r8], #-1016	; 0xfffffc08
   1538c:	bllt	1d5338c <wprintw@plt+0x1d4ff34>
   15390:	ldrdeq	sp, [r2], -lr
   15394:	andeq	r5, r1, sl, lsl #9
   15398:	andeq	sl, r1, r4, lsl #9
   1539c:	andeq	sl, r1, r8, lsl #9
   153a0:	ldrdeq	sl, [r1], -r0
   153a4:	andeq	sl, r1, r6, lsr #9
   153a8:	mvnsmi	lr, #737280	; 0xb4000
   153ac:	cdpmi	8, 4, cr7, cr12, cr3, {0}
   153b0:	blcs	265b0 <wprintw@plt+0x23158>
   153b4:	blcs	8c9598 <wprintw@plt+0x8c6140>
   153b8:	tstle	r4, r4, lsl #12
   153bc:	blcs	8b34d0 <wprintw@plt+0x8b0078>
   153c0:	blcs	45028 <wprintw@plt+0x41bd0>
   153c4:	strtmi	sp, [r0], -pc, rrx
   153c8:	blx	fe7d33cc <wprintw@plt+0xfe7cff74>
   153cc:	strtmi	r4, [r0], -r7, lsl #12
   153d0:	cdp	7, 5, cr15, cr0, cr13, {7}
   153d4:			; <UNDEFINED> instruction: 0xf1a27822
   153d8:	blx	fec55868 <wprintw@plt+0xfec52410>
   153dc:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
   153e0:			; <UNDEFINED> instruction: 0xf8131823
   153e4:			; <UNDEFINED> instruction: 0xf1a33c01
   153e8:	blx	fecd6078 <wprintw@plt+0xfecd2c20>
   153ec:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   153f0:			; <UNDEFINED> instruction: 0xd1524299
   153f4:	tstle	r6, r2, lsr #20
   153f8:	strtmi	r1, [r8], -r5, ror #24
   153fc:	cdp	7, 3, cr15, cr10, cr13, {7}
   15400:	strtpl	r2, [r3], #-768	; 0xfffffd00
   15404:	ldmdbmi	r7!, {r2, r3, r5, r9, sl, lr}
   15408:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1540c:	ldc	7, cr15, [r0], {237}	; 0xed
   15410:	subsle	r2, r9, r0, lsl #16
   15414:			; <UNDEFINED> instruction: 0xf8df2038
   15418:			; <UNDEFINED> instruction: 0xf00680d0
   1541c:	ldrbtmi	pc, [r8], #3287	; 0xcd7	; <UNPREDICTABLE>
   15420:	strtmi	r4, [r0], -r5, lsl #12
   15424:	andspl	pc, r4, r8, asr #17
   15428:	stc2l	0, cr15, [r4, #-24]	; 0xffffffe8
   1542c:			; <UNDEFINED> instruction: 0x9014f8d8
   15430:	strmi	r2, [r3], -r0, lsl #8
   15434:	ldrdeq	pc, [r8], -r8
   15438:			; <UNDEFINED> instruction: 0xf006602b
   1543c:			; <UNDEFINED> instruction: 0xf8d8fd3b
   15440:			; <UNDEFINED> instruction: 0xf8d85014
   15444:			; <UNDEFINED> instruction: 0xf8c9300c
   15448:	stmdami	r8!, {r2}
   1544c:	strcc	lr, [r2], #-2501	; 0xfffff63b
   15450:	stmib	r5, {r3, r4, r5, r6, sl, lr}^
   15454:	stmib	r5, {r2, sl, lr}^
   15458:	stmib	r5, {r1, r2, sl, lr}^
   1545c:			; <UNDEFINED> instruction: 0xf0064408
   15460:			; <UNDEFINED> instruction: 0xf8d8fd29
   15464:	blmi	8b94bc <wprintw@plt+0x8b6064>
   15468:	adcvs	r2, r8, #1073741824	; 0x40000000
   1546c:	strmi	lr, [fp], #-2505	; 0xfffff637
   15470:			; <UNDEFINED> instruction: 0xf88858f3
   15474:	ldmdbmi	pc, {r4, ip}	; <UNPREDICTABLE>
   15478:			; <UNDEFINED> instruction: 0xf8d9681a
   1547c:	ldrbtmi	r0, [r9], #-0
   15480:	andls	pc, r0, r3, asr #17
   15484:	eorscs	pc, r4, r9, asr #17
   15488:	andsmi	pc, r1, r8, lsl #17
   1548c:	bl	ff453448 <wprintw@plt+0xff44fff0>
   15490:	ldmdblt	r0!, {r0, r1, r3, r4, r5, fp, ip, sp, lr}^
   15494:	pop	{r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, pc}
   15498:	ldmdami	r7, {r3, r4, r5, r6, r7, r8, r9, pc}
   1549c:	mvnsmi	lr, #12386304	; 0xbd0000
   154a0:			; <UNDEFINED> instruction: 0xf7fe4478
   154a4:	ldmdami	r5, {r0, r3, r5, r6, r7, r9, fp, ip, sp, pc}
   154a8:	mvnsmi	lr, #12386304	; 0xbd0000
   154ac:			; <UNDEFINED> instruction: 0xf7fe4478
   154b0:	blcs	44044 <wprintw@plt+0x40bec>
   154b4:	ldmdami	r2, {r0, r1, r2, r3, r5, r6, r7, ip, lr, pc}
   154b8:	andseq	pc, r0, #1073741826	; 0x40000002
   154bc:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   154c0:	mvnsmi	lr, #12386304	; 0xbd0000
   154c4:	svclt	0x0002f7ff
   154c8:	pop	{r1, r2, r3, fp, lr}
   154cc:	ldrbtmi	r4, [r8], #-1016	; 0xfffffc08
   154d0:	blt	ff4d34d0 <wprintw@plt+0xff4d0078>
   154d4:	pop	{r2, r3, fp, lr}
   154d8:	ldrbtmi	r4, [r8], #-1016	; 0xfffffc08
   154dc:	blt	ff3534dc <wprintw@plt+0xff350084>
   154e0:	strdeq	ip, [r2], -r8
   154e4:	andeq	r5, r1, r6, asr #6
   154e8:	muleq	r2, r6, r4
   154ec:	andeq	sl, r1, r8, ror #8
   154f0:			; <UNDEFINED> instruction: 0x000004bc
   154f4:	strdeq	r5, [r1], -r2
   154f8:	ldrdeq	sl, [r1], -r8
   154fc:			; <UNDEFINED> instruction: 0x0001a3b8
   15500:	andeq	sl, r1, lr, lsr #8
   15504:	andeq	sl, r1, sl, asr #7
   15508:	andeq	sl, r1, r2, ror #7
   1550c:	mvnsmi	lr, sp, lsr #18
   15510:	stmdavc	fp, {r7, r9, sl, lr}
   15514:	blcs	8c1c48 <wprintw@plt+0x8be7f0>
   15518:	ldrmi	r4, [r7], -ip, lsl #12
   1551c:	strmi	sp, [r8], -lr, lsl #2
   15520:	stc	7, cr15, [r8, #948]!	; 0x3b4
   15524:	and	r1, r1, r3, lsr #16
   15528:	mulsle	r5, ip, r2
   1552c:	blcc	66da8 <wprintw@plt+0x63950>
   15530:	cdpcs	8, 2, cr7, cr2, cr14, {1}
   15534:	strcc	sp, [r1], #-504	; 0xfffffe08
   15538:	eorvc	r2, fp, r0, lsl #6
   1553c:			; <UNDEFINED> instruction: 0x46216838
   15540:	ldc2	0, cr15, [r2], {6}
   15544:	pop	{r3, r4, r5, sp, lr}
   15548:			; <UNDEFINED> instruction: 0x460181f0
   1554c:	pop	{r1, r2, fp, lr}
   15550:	ldrbtmi	r4, [r8], #-496	; 0xfffffe10
   15554:	blt	fe453554 <wprintw@plt+0xfe4500fc>
   15558:	strbmi	r4, [r1], -r4, lsl #16
   1555c:	ldrhmi	lr, [r0, #141]!	; 0x8d
   15560:			; <UNDEFINED> instruction: 0xf7fe4478
   15564:	svclt	0x0000ba89
   15568:	andeq	sl, r1, r6, lsr #7
   1556c:			; <UNDEFINED> instruction: 0x0001a3b4
   15570:			; <UNDEFINED> instruction: 0x460db570
   15574:	strmi	r4, [r4], -lr, lsr #18
   15578:			; <UNDEFINED> instruction: 0xf7ed4479
   1557c:	orrlt	lr, r8, #92160	; 0x16800
   15580:	strtmi	r4, [r0], -ip, lsr #18
   15584:			; <UNDEFINED> instruction: 0xf7ed4479
   15588:			; <UNDEFINED> instruction: 0xb328eb54
   1558c:	strtmi	r4, [r0], -sl, lsr #28
   15590:			; <UNDEFINED> instruction: 0x4631447e
   15594:	bl	1353550 <wprintw@plt+0x13500f8>
   15598:	cdpmi	3, 2, cr11, cr8, cr0, {5}
   1559c:	ldrbtmi	r4, [lr], #-1568	; 0xfffff9e0
   155a0:			; <UNDEFINED> instruction: 0xf7ed4631
   155a4:			; <UNDEFINED> instruction: 0xb3b8eb46
   155a8:	strtmi	r4, [r0], -r5, lsr #28
   155ac:			; <UNDEFINED> instruction: 0x4631447e
   155b0:	bl	fd356c <wprintw@plt+0xfd0114>
   155b4:	absmidz	f3, f0
   155b8:	ldrbtmi	r4, [lr], #-1568	; 0xfffff9e0
   155bc:			; <UNDEFINED> instruction: 0xf7ed4631
   155c0:	bllt	fe6502a8 <wprintw@plt+0xfe64ce50>
   155c4:	ldrtmi	r4, [r0], -r0, lsr #22
   155c8:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
   155cc:	eorcc	r6, r0, #1474560	; 0x168000
   155d0:			; <UNDEFINED> instruction: 0xff9cf7ff
   155d4:	ldcllt	0, cr2, [r0, #-4]!
   155d8:	tstcs	r3, r8, lsr #12
   155dc:	stc2l	7, cr15, [r4, #-1020]!	; 0xfffffc04
   155e0:	ldcllt	0, cr2, [r0, #-4]!
   155e4:	tstcs	r1, r8, lsr #12
   155e8:	ldc2l	7, cr15, [lr, #-1020]	; 0xfffffc04
   155ec:	ldcllt	0, cr2, [r0, #-4]!
   155f0:			; <UNDEFINED> instruction: 0x46304b16
   155f4:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
   155f8:	andscc	r6, ip, #1474560	; 0x168000
   155fc:			; <UNDEFINED> instruction: 0xff86f7ff
   15600:	ldcllt	0, cr2, [r0, #-4]!
   15604:			; <UNDEFINED> instruction: 0x46304b12
   15608:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
   1560c:	eorcc	r6, r8, #1474560	; 0x168000
   15610:			; <UNDEFINED> instruction: 0xff7cf7ff
   15614:	ldcllt	0, cr2, [r0, #-4]!
   15618:	ldrtmi	r4, [r0], -lr, lsl #22
   1561c:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
   15620:	eorcc	r6, r4, #1474560	; 0x168000
   15624:			; <UNDEFINED> instruction: 0xff72f7ff
   15628:	ldcllt	0, cr2, [r0, #-4]!
   1562c:	ldcllt	0, cr2, [r0, #-0]
   15630:	andeq	sl, r1, r8, lsl #10
   15634:			; <UNDEFINED> instruction: 0x0001a3b4
   15638:	strdeq	r9, [r1], -r8
   1563c:	andeq	sl, r1, r2, lsr #7
   15640:	muleq	r1, r4, ip
   15644:	andeq	r9, r1, lr, lsl #25
   15648:	andeq	sp, r2, sl, ror #5
   1564c:			; <UNDEFINED> instruction: 0x0002d2be
   15650:	andeq	sp, r2, sl, lsr #5
   15654:	muleq	r2, r6, r2
   15658:	svcmi	0x00f0e92d
   1565c:	strmi	fp, [fp], -fp, lsl #1
   15660:	stmdbeq	r1, {r1, r7, ip, sp, lr, pc}
   15664:	b	f9a6c <wprintw@plt+0xf6614>
   15668:			; <UNDEFINED> instruction: 0xf8df0909
   1566c:			; <UNDEFINED> instruction: 0xf10d1828
   15670:	andls	r0, r1, #32, 22	; 0x8000
   15674:	beq	751ab0 <wprintw@plt+0x74e658>
   15678:	ldmdacs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1567c:			; <UNDEFINED> instruction: 0xf8df4479
   15680:	pkhbtmi	r3, r0, ip, lsl #16
   15684:	ldmdapl	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   15688:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   1568c:	ldmdavs	r2, {r0, r2, r3, r4, r5, r6, sl, lr}
   15690:			; <UNDEFINED> instruction: 0xf04f9209
   15694:	ldrmi	r0, [sl], -r0, lsl #4
   15698:	movwcs	r9, #771	; 0x303
   1569c:	movwcc	lr, #31181	; 0x79cd
   156a0:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   156a4:	movwls	r4, #17531	; 0x447b
   156a8:	andcs	r4, sl, #70254592	; 0x4300000
   156ac:			; <UNDEFINED> instruction: 0x46504659
   156b0:	b	fe95366c <wprintw@plt+0xfe950214>
   156b4:	vsub.i8	d18, d0, d0
   156b8:	stmiavs	fp!, {r3, r7, pc}^
   156bc:	rscvs	r3, fp, r1, lsl #6
   156c0:	svceq	0x0000f1b9
   156c4:	stmdbvs	sl!, {r0, r1, ip, lr, pc}^
   156c8:	addsmi	r6, r3, #9568256	; 0x920000
   156cc:			; <UNDEFINED> instruction: 0x9c07d9ec
   156d0:	stcpl	8, cr3, [r3], #-4
   156d4:	svclt	0x00022b0a
   156d8:	strtpl	r2, [r3], #-768	; 0xfffffd00
   156dc:			; <UNDEFINED> instruction: 0xf7ed9c07
   156e0:	strtmi	lr, [r3], -ip, lsr #25
   156e4:	ldmdavc	sl, {fp, sp, lr}
   156e8:	movwcc	r4, #5660	; 0x161c
   156ec:	andsne	pc, r2, r0, lsr r8	; <UNPREDICTABLE>
   156f0:	ldrbtle	r0, [r8], #1993	; 0x7c9
   156f4:	strteq	pc, [r3], -r2, lsr #3
   156f8:			; <UNDEFINED> instruction: 0xf686fab6
   156fc:	bcs	17cdc <wprintw@plt+0x14884>
   15700:	strcs	fp, [r1], -r8, lsl #30
   15704:	bicle	r2, pc, r0, lsl #28
   15708:			; <UNDEFINED> instruction: 0xf7ff4620
   1570c:	blls	53b08 <wprintw@plt+0x506b0>
   15710:	stmdblt	r3, {r0, r1, r2, r9, sl, lr}^
   15714:			; <UNDEFINED> instruction: 0x1790f8df
   15718:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1571c:	b	fe2536d8 <wprintw@plt+0xfe250280>
   15720:	stmdacs	r0, {r9, sl, fp, ip, pc}
   15724:			; <UNDEFINED> instruction: 0xf8dfd06e
   15728:	strtmi	r1, [r0], -r4, lsl #15
   1572c:			; <UNDEFINED> instruction: 0xf7ed4479
   15730:	ldmdblt	r8!, {r7, r9, fp, sp, lr, pc}^
   15734:	blcs	3c340 <wprintw@plt+0x38ee8>
   15738:			; <UNDEFINED> instruction: 0xf7ffd04b
   1573c:			; <UNDEFINED> instruction: 0x4638f99f
   15740:	mrc2	7, 1, pc, cr2, cr15, {7}
   15744:	adcle	r2, pc, r0, lsl #28
   15748:			; <UNDEFINED> instruction: 0x3764f8df
   1574c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   15750:			; <UNDEFINED> instruction: 0xe7a9741a
   15754:	smmlscc	ip, pc, r8, pc	; <UNPREDICTABLE>
   15758:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1575c:	ldrmi	r9, [r9], -r2, lsl #6
   15760:	b	19d371c <wprintw@plt+0x19d02c4>
   15764:	ldmib	sp, {r3, r5, r6, r8, fp, ip, sp, pc}^
   15768:	bcs	1e374 <wprintw@plt+0x1af1c>
   1576c:			; <UNDEFINED> instruction: 0xf8dfd0ea
   15770:	ldrtmi	r2, [r9], -r8, asr #14
   15774:	ldrbtmi	r4, [sl], #-1560	; 0xfffff9e8
   15778:	andscc	r6, r4, #1343488	; 0x148000
   1577c:	stc2	7, cr15, [r6, #1020]!	; 0x3fc
   15780:			; <UNDEFINED> instruction: 0xf8dfe7e0
   15784:			; <UNDEFINED> instruction: 0x46201738
   15788:			; <UNDEFINED> instruction: 0xf7ed4479
   1578c:	stmdacs	r0, {r1, r4, r6, r9, fp, sp, lr, pc}
   15790:	blls	49af8 <wprintw@plt+0x466a0>
   15794:			; <UNDEFINED> instruction: 0xf0002b00
   15798:			; <UNDEFINED> instruction: 0xf8df809b
   1579c:	strtmi	r1, [r0], -r4, lsr #14
   157a0:			; <UNDEFINED> instruction: 0xf7ed4479
   157a4:	teqlt	r8, r6, asr #20
   157a8:			; <UNDEFINED> instruction: 0x1718f8df
   157ac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   157b0:	b	fd376c <wprintw@plt+0xfd0314>
   157b4:	cmnle	r9, r0, lsl #16
   157b8:	cmplt	r3, r1, lsl #22
   157bc:			; <UNDEFINED> instruction: 0x0708f8df
   157c0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   157c4:			; <UNDEFINED> instruction: 0xf958f7fe
   157c8:	blls	8f6c0 <wprintw@plt+0x8c268>
   157cc:			; <UNDEFINED> instruction: 0xf7ffb10b
   157d0:			; <UNDEFINED> instruction: 0x4640f955
   157d4:	stc	7, cr15, [r8, #-948]	; 0xfffffc4c
   157d8:			; <UNDEFINED> instruction: 0xf7ed9807
   157dc:			; <UNDEFINED> instruction: 0xf8dfea8c
   157e0:	andcs	r3, r0, #236, 12	; 0xec00000
   157e4:	sbcsvs	r4, sl, fp, ror r4
   157e8:	usatcs	pc, #4, pc, asr #17	; <UNPREDICTABLE>
   157ec:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
   157f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   157f4:	blls	26f864 <wprintw@plt+0x26c40c>
   157f8:			; <UNDEFINED> instruction: 0xf040405a
   157fc:			; <UNDEFINED> instruction: 0xb00b82b6
   15800:	svchi	0x00f0e8bd
   15804:			; <UNDEFINED> instruction: 0xf93af7ff
   15808:			; <UNDEFINED> instruction: 0xf7ff4638
   1580c:			; <UNDEFINED> instruction: 0xf8dff87d
   15810:	bls	e3328 <wprintw@plt+0xdfed0>
   15814:	ldmdavs	lr, {r0, r1, r4, r6, r7, fp, ip, lr}
   15818:	stmdblt	lr, {r2, r9, sl, lr}^
   1581c:	ssateq	pc, #25, pc, asr #17	; <UNPREDICTABLE>
   15820:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   15824:			; <UNDEFINED> instruction: 0xf928f7fe
   15828:	blvs	1dcf528 <wprintw@plt+0x1dcc0d0>
   1582c:	rscsle	r2, r5, r0, lsl #28
   15830:			; <UNDEFINED> instruction: 0x46396830
   15834:	ldmib	ip!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15838:	mvnsle	r2, r0, lsl #16
   1583c:	strtmi	r9, [r0], -r5
   15840:	blx	e51862 <wprintw@plt+0xe4e40a>
   15844:	strtmi	r4, [r0], -r3, lsl #12
   15848:			; <UNDEFINED> instruction: 0xf7ff9302
   1584c:			; <UNDEFINED> instruction: 0xf8dff85d
   15850:	ldrbtmi	r1, [r9], #-1676	; 0xfffff974
   15854:	strtmi	r4, [r0], -r7, lsl #12
   15858:	stmib	sl!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1585c:	cmplt	r0, r5, lsl #20
   15860:			; <UNDEFINED> instruction: 0x167cf8df
   15864:	andls	r4, r5, #32, 12	; 0x2000000
   15868:			; <UNDEFINED> instruction: 0xf7ed4479
   1586c:	bls	18fffc <wprintw@plt+0x18cba4>
   15870:			; <UNDEFINED> instruction: 0xf0402800
   15874:	stmdals	r2, {r0, r3, r4, r5, r7, pc}
   15878:	b	f53834 <wprintw@plt+0xf503dc>
   1587c:			; <UNDEFINED> instruction: 0x2664f8df
   15880:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   15884:			; <UNDEFINED> instruction: 0x460e6156
   15888:	smlald	r7, ip, r1, r4
   1588c:			; <UNDEFINED> instruction: 0x1658f8df
   15890:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   15894:	stmib	ip, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15898:	addle	r2, sp, r0, lsl #16
   1589c:			; <UNDEFINED> instruction: 0x164cf8df
   158a0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   158a4:	stmib	r4, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   158a8:	addle	r2, r5, r0, lsl #16
   158ac:			; <UNDEFINED> instruction: 0x1640f8df
   158b0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   158b4:	ldmib	ip!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   158b8:			; <UNDEFINED> instruction: 0xf43f2800
   158bc:			; <UNDEFINED> instruction: 0xf8dfaf7d
   158c0:			; <UNDEFINED> instruction: 0x46201634
   158c4:			; <UNDEFINED> instruction: 0xf7ed4479
   158c8:	stmdacs	r0, {r2, r4, r5, r7, r8, fp, sp, lr, pc}
   158cc:	svcge	0x0074f43f
   158d0:	cmnlt	fp, #1024	; 0x400
   158d4:			; <UNDEFINED> instruction: 0x1620f8df
   158d8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   158dc:	stmib	r8!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   158e0:	rsble	r2, r6, r0, lsl #16
   158e4:			; <UNDEFINED> instruction: 0x1614f8df
   158e8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   158ec:	stmib	r0!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   158f0:	subsle	r2, lr, r0, lsl #16
   158f4:			; <UNDEFINED> instruction: 0x1608f8df
   158f8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   158fc:	ldmib	r8, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15900:	subsle	r2, r6, r0, lsl #16
   15904:	ldrbne	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   15908:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1590c:	ldmib	r0, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15910:	suble	r2, lr, r0, lsl #16
   15914:	ldrbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   15918:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1591c:	stmib	r8, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15920:	suble	r2, r6, r0, lsl #16
   15924:	strbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
   15928:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1592c:	stmib	r0, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15930:	eorsle	r2, lr, r0, lsl #16
   15934:			; <UNDEFINED> instruction: 0x46204639
   15938:	mrc2	7, 0, pc, cr10, cr15, {7}
   1593c:			; <UNDEFINED> instruction: 0xf47f2800
   15940:			; <UNDEFINED> instruction: 0xf8dfaf01
   15944:	strtmi	r1, [r0], -ip, asr #11
   15948:			; <UNDEFINED> instruction: 0xf7ed4479
   1594c:	stmdacs	r0, {r1, r4, r5, r6, r8, fp, sp, lr, pc}
   15950:	msrhi	SPSR_fx, r0
   15954:	ldrne	pc, [ip, #2271]!	; 0x8df
   15958:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1595c:	stmdb	r8!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15960:	subsle	r2, sp, r0, lsl #16
   15964:	ldrne	pc, [r0, #2271]!	; 0x8df
   15968:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1596c:	stmdb	r0!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15970:			; <UNDEFINED> instruction: 0xf0002800
   15974:			; <UNDEFINED> instruction: 0xf8df81aa
   15978:	strtmi	r1, [r0], -r4, lsr #11
   1597c:			; <UNDEFINED> instruction: 0xf7ed4479
   15980:	stmdacs	r0, {r3, r4, r6, r8, fp, sp, lr, pc}
   15984:	mvnhi	pc, r0
   15988:	ldrne	pc, [r4, #2271]	; 0x8df
   1598c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   15990:	stmdb	lr, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15994:	stmdacs	r0, {r0, r9, sl, lr}
   15998:	mvnhi	pc, r0
   1599c:	blcs	3c5a8 <wprintw@plt+0x39150>
   159a0:	mrcge	4, 6, APSR_nzcv, cr0, cr15, {1}
   159a4:	ldrbeq	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   159a8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   159ac:			; <UNDEFINED> instruction: 0xf864f7fe
   159b0:			; <UNDEFINED> instruction: 0xf8dfe6c8
   159b4:	ldrbtmi	r3, [fp], #-1396	; 0xfffffa8c
   159b8:	cmnlt	r3, fp, lsl ip
   159bc:	strbeq	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   159c0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   159c4:	stmdb	r8!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   159c8:			; <UNDEFINED> instruction: 0xf43f2800
   159cc:			; <UNDEFINED> instruction: 0xf8dfae6d
   159d0:	andcs	r3, r1, #96, 10	; 0x18000000
   159d4:	ldrbvc	r4, [sl], #-1147	; 0xfffffb85
   159d8:			; <UNDEFINED> instruction: 0xf8dfe666
   159dc:			; <UNDEFINED> instruction: 0x46210558
   159e0:			; <UNDEFINED> instruction: 0xf7fe4478
   159e4:	strb	pc, [r9, r9, asr #16]!	; <UNPREDICTABLE>
   159e8:	andls	r2, r5, #16
   159ec:			; <UNDEFINED> instruction: 0xf9eef006
   159f0:	strbvc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   159f4:			; <UNDEFINED> instruction: 0x4604447f
   159f8:			; <UNDEFINED> instruction: 0xf00668b8
   159fc:	ldmvs	r1!, {r0, r1, r3, r4, r6, r9, fp, ip, sp, lr, pc}^
   15a00:	blls	afe04 <wprintw@plt+0xac9ac>
   15a04:	rsbvs	r9, r7, r5, lsl #20
   15a08:	rscvs	r6, r2, r3, lsr #1
   15a0c:	stmdblt	r9, {r5, sp, lr}
   15a10:			; <UNDEFINED> instruction: 0xe64960f4
   15a14:	stmiavs	r9, {r0, r1, r3, r9, sl, lr}^
   15a18:	mvnsle	r2, r0, lsl #18
   15a1c:			; <UNDEFINED> instruction: 0xe64360dc
   15a20:			; <UNDEFINED> instruction: 0xf0002e00
   15a24:			; <UNDEFINED> instruction: 0xf8df813f
   15a28:	andcs	r3, r1, #20, 10	; 0x5000000
   15a2c:	ldrbtmi	r9, [fp], #-517	; 0xfffffdfb
   15a30:			; <UNDEFINED> instruction: 0xf7ff7418
   15a34:	ldmdavc	fp!, {r0, r1, r5, fp, ip, sp, lr, pc}
   15a38:			; <UNDEFINED> instruction: 0xf8dfb92b
   15a3c:	ldrbtmi	r0, [r8], #-1284	; 0xfffffafc
   15a40:			; <UNDEFINED> instruction: 0xf81af7fe
   15a44:			; <UNDEFINED> instruction: 0x4638e630
   15a48:			; <UNDEFINED> instruction: 0xf7fe2400
   15a4c:			; <UNDEFINED> instruction: 0xf8dfff5d
   15a50:			; <UNDEFINED> instruction: 0x464b14f4
   15a54:	strtmi	r9, [r9], r4, lsl #28
   15a58:			; <UNDEFINED> instruction: 0x461d4479
   15a5c:	and	r9, r4, r2
   15a60:			; <UNDEFINED> instruction: 0xf8563401
   15a64:	stmdbcs	r0, {r2, r4, r5, ip}
   15a68:			; <UNDEFINED> instruction: 0x4638d07e
   15a6c:	stmia	r0!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15a70:	mvnsle	r2, r0, lsl #16
   15a74:	strbmi	r4, [sp], -fp, lsr #12
   15a78:			; <UNDEFINED> instruction: 0xf8df4699
   15a7c:	cdpls	4, 0, cr3, cr2, cr12, {6}
   15a80:	bl	e6c74 <wprintw@plt+0xe381c>
   15a84:	stmdavs	r3!, {r2, r6, r7, sl}^
   15a88:	cmnle	r7, r0, lsl #22
   15a8c:	movwcc	r9, #6917	; 0x1b05
   15a90:	addshi	pc, pc, r0
   15a94:	blcs	33b68 <wprintw@plt+0x30710>
   15a98:	addhi	pc, sp, r0
   15a9c:	ldrtmi	r2, [r0], -r2, lsr #22
   15aa0:	ldclne	15, cr11, [r4], #-48	; 0xffffffd0
   15aa4:			; <UNDEFINED> instruction: 0xf7fe4634
   15aa8:			; <UNDEFINED> instruction: 0xf7f0ff53
   15aac:	teqlt	r8, r9, lsr #17	; <UNPREDICTABLE>
   15ab0:	strtmi	r2, [r1], -r0, lsl #4
   15ab4:			; <UNDEFINED> instruction: 0xf7ed4610
   15ab8:	strdcc	lr, [r1], -ip
   15abc:	adchi	pc, r7, r0
   15ac0:			; <UNDEFINED> instruction: 0xf0064620
   15ac4:			; <UNDEFINED> instruction: 0xf8dff9f7
   15ac8:	ldrbtmi	r1, [r9], #-1156	; 0xfffffb7c
   15acc:	ldrtmi	r4, [r8], -r4, lsl #12
   15ad0:	stmia	lr!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15ad4:	rsble	r2, r6, r0, lsl #16
   15ad8:	ldrbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   15adc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   15ae0:	stmia	r6!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15ae4:	rsble	r2, ip, r0, lsl #16
   15ae8:	strbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   15aec:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   15af0:	ldm	lr, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15af4:	rsbsle	r2, r2, r0, lsl #16
   15af8:	ldrbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   15afc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   15b00:	ldm	r6, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15b04:	rsbsle	r2, r2, r0, lsl #16
   15b08:	ldrbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   15b0c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   15b10:	stm	lr, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15b14:	rsbsle	r2, r2, r0, lsl #16
   15b18:	strbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   15b1c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   15b20:	stm	r6, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15b24:	rsbsle	r2, r7, r0, lsl #16
   15b28:	ldrtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   15b2c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   15b30:	ldmda	lr!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15b34:			; <UNDEFINED> instruction: 0xf0002800
   15b38:			; <UNDEFINED> instruction: 0xf8df80c0
   15b3c:	ldrtmi	r1, [r8], -ip, lsr #8
   15b40:			; <UNDEFINED> instruction: 0xf7ed4479
   15b44:	stmdacs	r0, {r1, r2, r4, r5, r6, fp, sp, lr, pc}
   15b48:	adchi	pc, pc, r0
   15b4c:	ldrne	pc, [ip], #-2271	; 0xfffff721
   15b50:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   15b54:	stmda	ip!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15b58:	cmnle	r9, r0, lsl #16
   15b5c:			; <UNDEFINED> instruction: 0xf8df9a03
   15b60:	ldmpl	r3, {r4, sl, ip, sp}^
   15b64:	ldr	r6, [pc, #28]	; 15b88 <wprintw@plt+0x12730>
   15b68:	streq	pc, [r8], #-2271	; 0xfffff721
   15b6c:	ldrtmi	r4, [r9], -fp, lsr #12
   15b70:	ldrbtmi	r4, [r8], #-1613	; 0xfffff9b3
   15b74:			; <UNDEFINED> instruction: 0xf7fd4699
   15b78:	ldr	pc, [r5, #3967]	; 0xf7f
   15b7c:	ldmdbeq	r8, {r1, r2, r3, r4, r5, r6, r7, r8, fp, lr}^
   15b80:			; <UNDEFINED> instruction: 0xf0032201
   15b84:	blx	96808 <wprintw@plt+0x933b0>
   15b88:	stcls	3, cr15, [r5], {3}
   15b8c:	stmdbls	r3, {r1, r3, r9, sl, lr}
   15b90:	stmpl	r9, {r0, sl, fp, sp}
   15b94:	eorcs	pc, r0, r1, asr r8	; <UNPREDICTABLE>
   15b98:	tstmi	r3, #12, 30	; 0x30
   15b9c:	movweq	lr, #14882	; 0x3a22
   15ba0:	eorcc	pc, r0, r1, asr #16
   15ba4:	strtmi	lr, [r0], -r0, lsl #11
   15ba8:	blx	1cd3bae <wprintw@plt+0x1cd0756>
   15bac:	bls	e8b80 <wprintw@plt+0xe5728>
   15bb0:			; <UNDEFINED> instruction: 0x601858d3
   15bb4:	ldmmi	r2!, {r3, r4, r5, r6, r8, sl, sp, lr, pc}^
   15bb8:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   15bbc:			; <UNDEFINED> instruction: 0xff5cf7fd
   15bc0:			; <UNDEFINED> instruction: 0x4620e572
   15bc4:	blx	1953bca <wprintw@plt+0x1950772>
   15bc8:	bls	e8b80 <wprintw@plt+0xe5728>
   15bcc:	ldrsbvs	r5, [r8], #-131	; 0xffffff7d
   15bd0:	stmiami	ip!, {r1, r3, r5, r6, r8, sl, sp, lr, pc}^
   15bd4:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   15bd8:			; <UNDEFINED> instruction: 0xff4ef7fd
   15bdc:	strtmi	lr, [r0], -r4, ror #10
   15be0:	blx	15d3be6 <wprintw@plt+0x15d078e>
   15be4:	bls	e8b80 <wprintw@plt+0xe5728>
   15be8:			; <UNDEFINED> instruction: 0x609858d3
   15bec:			; <UNDEFINED> instruction: 0x4620e55c
   15bf0:	blx	13d3bf6 <wprintw@plt+0x13d079e>
   15bf4:	bls	e8b80 <wprintw@plt+0xe5728>
   15bf8:	ldrsbvs	r5, [r8], #131	; 0x83
   15bfc:			; <UNDEFINED> instruction: 0x4620e554
   15c00:	blx	11d3c06 <wprintw@plt+0x11d07ae>
   15c04:	bls	e8b80 <wprintw@plt+0xe5728>
   15c08:			; <UNDEFINED> instruction: 0x611858d3
   15c0c:	ldmmi	lr, {r2, r3, r6, r8, sl, sp, lr, pc}^
   15c10:			; <UNDEFINED> instruction: 0xf7fd4478
   15c14:	strb	pc, [r7, #-3889]	; 0xfffff0cf	; <UNPREDICTABLE>
   15c18:			; <UNDEFINED> instruction: 0xf7ff4620
   15c1c:	blmi	ff614908 <wprintw@plt+0xff6114b0>
   15c20:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
   15c24:	ldr	r6, [pc, #-344]!	; 15ad4 <wprintw@plt+0x1267c>
   15c28:			; <UNDEFINED> instruction: 0xf0004638
   15c2c:	str	pc, [r9, #2643]	; 0xa53
   15c30:			; <UNDEFINED> instruction: 0x463849d6
   15c34:			; <UNDEFINED> instruction: 0xf7ec4479
   15c38:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   15c3c:	ldmibmi	r4, {r5, r6, ip, lr, pc}^
   15c40:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   15c44:	svc	0x00f4f7ec
   15c48:	suble	r2, sl, r0, lsl #16
   15c4c:			; <UNDEFINED> instruction: 0x463849d1
   15c50:			; <UNDEFINED> instruction: 0xf7ec4479
   15c54:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   15c58:	adcshi	pc, sl, r0
   15c5c:	ldrtmi	r4, [r8], -lr, asr #19
   15c60:			; <UNDEFINED> instruction: 0xf7ec4479
   15c64:	stmdacs	r0, {r1, r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   15c68:	addshi	pc, fp, r0
   15c6c:	ldrtmi	r4, [r8], -fp, asr #19
   15c70:			; <UNDEFINED> instruction: 0xf7ec4479
   15c74:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   15c78:	adchi	pc, r0, r0
   15c7c:	ldrtmi	r4, [r8], -r8, asr #19
   15c80:			; <UNDEFINED> instruction: 0xf7ec4479
   15c84:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   15c88:	addhi	pc, r1, r0
   15c8c:	ldrtmi	r4, [r8], -r5, asr #19
   15c90:			; <UNDEFINED> instruction: 0xf7ec4479
   15c94:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   15c98:	bls	10a1d0 <wprintw@plt+0x106d78>
   15c9c:	ldmpl	r3, {r1, r6, r7, r8, r9, fp, lr}^
   15ca0:	str	r6, [r1, #-28]	; 0xffffffe4
   15ca4:	movwls	r2, #21249	; 0x5301
   15ca8:	strtmi	lr, [r0], -r3, asr #13
   15cac:	blx	ffc53cb0 <wprintw@plt+0xffc50858>
   15cb0:	bls	e8b80 <wprintw@plt+0xe5728>
   15cb4:	ldrsbvs	r5, [r8, #131]	; 0x83
   15cb8:			; <UNDEFINED> instruction: 0x4620e4f6
   15cbc:	blx	ffa53cc0 <wprintw@plt+0xffa50868>
   15cc0:	bls	e8b80 <wprintw@plt+0xe5728>
   15cc4:			; <UNDEFINED> instruction: 0x619858d3
   15cc8:	teqlt	r6, lr, ror #9
   15ccc:			; <UNDEFINED> instruction: 0xf04f4bb7
   15cd0:	andls	r3, r5, #-268435441	; 0xf000000f
   15cd4:	ldrvc	r4, [r8], #-1147	; 0xfffffb85
   15cd8:			; <UNDEFINED> instruction: 0xf04fe6ab
   15cdc:	movwls	r3, #21503	; 0x53ff
   15ce0:	blmi	fed0f784 <wprintw@plt+0xfed0c32c>
   15ce4:	bls	e756c <wprintw@plt+0xe4114>
   15ce8:			; <UNDEFINED> instruction: 0x463158d6
   15cec:			; <UNDEFINED> instruction: 0xff3cf005
   15cf0:	ldmdavs	r3!, {r6, r7, r8, ip, sp, pc}
   15cf4:	vldrle	d2, [r5, #-0]
   15cf8:			; <UNDEFINED> instruction: 0xf7ec4620
   15cfc:	ldrb	lr, [r3], #4092	; 0xffc
   15d00:	strtmi	r4, [r0], -ip, lsr #23
   15d04:	ldmpl	r6, {r0, r1, r9, fp, ip, pc}^
   15d08:			; <UNDEFINED> instruction: 0xf0054631
   15d0c:	stmdacs	r0, {r0, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   15d10:	stmiami	r9!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
   15d14:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   15d18:	mcr2	7, 5, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
   15d1c:	movweq	pc, #28783	; 0x706f	; <UNPREDICTABLE>
   15d20:			; <UNDEFINED> instruction: 0xe7e96033
   15d24:	strtmi	r4, [r1], -r5, lsr #17
   15d28:			; <UNDEFINED> instruction: 0xf7fd4478
   15d2c:	movwcs	pc, #3749	; 0xea5	; <UNPREDICTABLE>
   15d30:			; <UNDEFINED> instruction: 0xe7e16033
   15d34:	ldrtmi	r4, [r8], -r2, lsr #19
   15d38:			; <UNDEFINED> instruction: 0xf7ec4479
   15d3c:	stmdblt	r8, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
   15d40:	blmi	fe83c554 <wprintw@plt+0xfe8390fc>
   15d44:			; <UNDEFINED> instruction: 0x601c58d3
   15d48:	ldrtmi	lr, [r8], -lr, lsr #9
   15d4c:			; <UNDEFINED> instruction: 0xf7fe2101
   15d50:	ldrbt	pc, [r7], #3875	; 0xf23	; <UNPREDICTABLE>
   15d54:			; <UNDEFINED> instruction: 0x4638499c
   15d58:			; <UNDEFINED> instruction: 0xf7ec4479
   15d5c:	ldmdblt	r0, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
   15d60:	blmi	fe6bc574 <wprintw@plt+0xfe6b911c>
   15d64:			; <UNDEFINED> instruction: 0x601c58d3
   15d68:			; <UNDEFINED> instruction: 0xf7ede49e
   15d6c:			; <UNDEFINED> instruction: 0x4638e838
   15d70:			; <UNDEFINED> instruction: 0xff12f7fe
   15d74:	ldmibmi	r6, {r1, r2, r5, r6, r7, sl, sp, lr, pc}
   15d78:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   15d7c:	svc	0x0058f7ec
   15d80:	teqle	r2, r0, lsl #16
   15d84:	blmi	fe4fc598 <wprintw@plt+0xfe4f9140>
   15d88:			; <UNDEFINED> instruction: 0x601c58d3
   15d8c:	strtmi	lr, [r0], -ip, lsl #9
   15d90:	blx	ff6d3d5a <wprintw@plt+0xff6d0902>
   15d94:	cmple	r5, r0, lsl #16
   15d98:	blmi	fe3fc5ac <wprintw@plt+0xfe3f9154>
   15d9c:			; <UNDEFINED> instruction: 0x601c58d3
   15da0:	strtmi	lr, [r0], -r2, lsl #9
   15da4:			; <UNDEFINED> instruction: 0xf906f7f0
   15da8:	suble	r2, fp, r2, lsl #16
   15dac:	ldrbtmi	r4, [r8], #-2187	; 0xfffff775
   15db0:	mcr2	7, 3, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
   15db4:			; <UNDEFINED> instruction: 0xf7ec4620
   15db8:	ldrbt	lr, [r5], #-3998	; 0xfffff062
   15dbc:			; <UNDEFINED> instruction: 0xf7f04620
   15dc0:	stmdacs	r0, {r0, r1, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   15dc4:	bls	10a2a4 <wprintw@plt+0x106e4c>
   15dc8:	ldmpl	r3, {r0, r2, r7, r8, r9, fp, lr}^
   15dcc:	strbt	r6, [fp], #-28	; 0xffffffe4
   15dd0:			; <UNDEFINED> instruction: 0xf7f04620
   15dd4:	stmdacs	r0, {r0, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   15dd8:	stmmi	r2, {r1, r3, r6, ip, lr, pc}
   15ddc:			; <UNDEFINED> instruction: 0xf7fd4478
   15de0:	strtmi	pc, [r0], -fp, asr #28
   15de4:	svc	0x0086f7ec
   15de8:	ldmdbmi	pc!, {r1, r2, r3, r4, r6, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   15dec:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   15df0:	svc	0x001ef7ec
   15df4:			; <UNDEFINED> instruction: 0xf47f2800
   15df8:	blmi	1f40f5c <wprintw@plt+0x1f3db04>
   15dfc:	bls	e7684 <wprintw@plt+0xe422c>
   15e00:			; <UNDEFINED> instruction: 0x463158d6
   15e04:	cdp2	0, 11, cr15, cr0, cr5, {0}
   15e08:	ldmdavs	r3!, {r3, r4, r8, ip, sp, pc}
   15e0c:			; <UNDEFINED> instruction: 0xf73f2b00
   15e10:	ldmdami	r7!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   15e14:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   15e18:	mcr2	7, 1, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
   15e1c:	mvnscc	pc, #79	; 0x4f
   15e20:			; <UNDEFINED> instruction: 0xe7696033
   15e24:	ldrbtmi	r4, [r8], #-2163	; 0xfffff78d
   15e28:	mcr2	7, 1, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
   15e2c:			; <UNDEFINED> instruction: 0xf7ec4620
   15e30:	ldrt	lr, [r9], #-3938	; 0xfffff09e
   15e34:	ldrbtmi	r4, [r8], #-2160	; 0xfffff790
   15e38:	mrc2	7, 0, pc, cr14, cr13, {7}
   15e3c:			; <UNDEFINED> instruction: 0xf7ec4620
   15e40:	ldrt	lr, [r1], #-3930	; 0xfffff0a6
   15e44:			; <UNDEFINED> instruction: 0xf0064620
   15e48:	stmdacs	r2, {r0, r2, r6, r8, fp, ip, sp, lr, pc}
   15e4c:	blmi	1b0a50c <wprintw@plt+0x1b070b4>
   15e50:	svcls	0x00034620
   15e54:	ldrshtvs	r5, [r4], -lr
   15e58:			; <UNDEFINED> instruction: 0xf8a4f7f0
   15e5c:	ldmdavs	r1!, {r3, r5, r6, r9, fp, lr}
   15e60:			; <UNDEFINED> instruction: 0x460358bc
   15e64:	eorvs	r1, r3, r8, lsl #16
   15e68:			; <UNDEFINED> instruction: 0xf89cf7f0
   15e6c:	ldr	r6, [fp], #-96	; 0xffffffa0
   15e70:			; <UNDEFINED> instruction: 0xf7f04620
   15e74:	bfceq	pc, (invalid: 17:3)	; <UNPREDICTABLE>
   15e78:	bls	10ae90 <wprintw@plt+0x107a38>
   15e7c:	ldmpl	r3, {r0, r5, r6, r8, r9, fp, lr}^
   15e80:	ldr	r6, [r1], #-28	; 0xffffffe4
   15e84:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
   15e88:	ldc2l	7, cr15, [r6, #1012]!	; 0x3f4
   15e8c:			; <UNDEFINED> instruction: 0xf7ec4620
   15e90:	str	lr, [r9], #-3890	; 0xfffff0ce
   15e94:	andeq	ip, r2, ip, lsr #6
   15e98:	andeq	r0, r0, ip, ror #6
   15e9c:	andeq	ip, r2, lr, lsl r3
   15ea0:	andeq	sp, r2, r8, lsr #4
   15ea4:	andeq	ip, r2, r4
   15ea8:	andeq	sl, r1, r2, lsr r2
   15eac:	andeq	r8, r1, r8, asr r5
   15eb0:	andeq	sp, r2, r6, ror #2
   15eb4:	andeq	sl, r1, sl, lsl #4
   15eb8:	andeq	sp, r2, lr, lsr r1
   15ebc:	ldrdeq	sl, [r1], -r4
   15ec0:	andeq	sl, r1, ip, asr #3
   15ec4:	andeq	sl, r1, r2, asr #3
   15ec8:	andeq	sl, r1, lr, asr #3
   15ecc:	ldrdeq	sp, [r2], -r0
   15ed0:			; <UNDEFINED> instruction: 0x0002c1b8
   15ed4:			; <UNDEFINED> instruction: 0x000004bc
   15ed8:	andeq	sl, r1, sl, asr #6
   15edc:	andeq	sl, r1, r2, lsl r1
   15ee0:	strdeq	sl, [r1], -r4
   15ee4:	andeq	sp, r2, r2, lsr r0
   15ee8:	andeq	sl, r1, r6, ror #1
   15eec:	ldrdeq	sl, [r1], -lr
   15ef0:	ldrdeq	sl, [r1], -r6
   15ef4:	andeq	sl, r1, r8, lsl #1
   15ef8:	andeq	sl, r1, r6, lsr #3
   15efc:	andeq	sl, r1, lr, asr #32
   15f00:	andeq	r9, r1, lr, lsl #19
   15f04:	andeq	sl, r1, r6, lsr r0
   15f08:	andeq	r9, r1, r6, lsr #18
   15f0c:	andeq	r9, r1, lr, lsl r9
   15f10:	andeq	sl, r1, r0, asr #32
   15f14:	andeq	sl, r1, r2, lsl r0
   15f18:	andeq	sl, r1, r6
   15f1c:	strdeq	r9, [r1], -ip
   15f20:	strdeq	r9, [r1], -r2
   15f24:	andeq	sl, r1, r2, lsl r0
   15f28:	strdeq	ip, [r2], -lr
   15f2c:	andeq	r9, r1, r6, ror pc
   15f30:	andeq	ip, r2, r0, ror #29
   15f34:	andeq	r9, r1, r8, lsl lr
   15f38:	andeq	ip, r2, r0, asr #29
   15f3c:	andeq	ip, r2, r6, lsl #29
   15f40:	muleq	r1, sl, pc	; <UNPREDICTABLE>
   15f44:			; <UNDEFINED> instruction: 0x000181b4
   15f48:	andeq	fp, r2, r8, lsr #24
   15f4c:	andeq	r9, r1, sl, lsl #31
   15f50:	andeq	r9, r1, r2, lsl #31
   15f54:	andeq	r9, r1, lr, ror pc
   15f58:	andeq	r9, r1, sl, ror pc
   15f5c:	andeq	r9, r1, sl, ror pc
   15f60:	andeq	r9, r1, r6, ror pc
   15f64:	andeq	r9, r1, r2, ror pc
   15f68:	andeq	r9, r1, ip, ror #30
   15f6c:			; <UNDEFINED> instruction: 0x000181b6
   15f70:	andeq	r0, r0, r4, asr #11
   15f74:	andeq	r9, r1, r6, ror #31
   15f78:	andeq	r0, r0, r4, lsr #11
   15f7c:	andeq	r0, r0, ip, ror r5
   15f80:	andeq	r9, r1, sl, asr #28
   15f84:	andeq	r9, r1, r2, lsl lr
   15f88:	andeq	r9, r1, r8, lsl lr
   15f8c:	strdeq	r8, [r1], -r0
   15f90:	andeq	r8, r1, r2, ror #2
   15f94:	andeq	r9, r1, ip, ror #28
   15f98:			; <UNDEFINED> instruction: 0x00019eb0
   15f9c:	ldrdeq	r9, [r1], -r4
   15fa0:	andeq	r9, r1, ip, asr #29
   15fa4:	andeq	r7, r1, r0, asr #31
   15fa8:	andeq	r0, r0, r4, ror r5
   15fac:	andeq	ip, r2, r0, ror #23
   15fb0:	andeq	r0, r0, ip, lsr #12
   15fb4:	andeq	r0, r0, r4, ror r4
   15fb8:	strdeq	r9, [r1], -r2
   15fbc:	andeq	r9, r1, r0, ror r1
   15fc0:	andeq	r8, r1, ip, lsr r0
   15fc4:	andeq	r0, r0, ip, lsl #11
   15fc8:	muleq	r1, ip, r0
   15fcc:	andeq	r0, r0, r0, asr #8
   15fd0:			; <UNDEFINED> instruction: 0x00017fb2
   15fd4:	andeq	r0, r0, r0, ror r4
   15fd8:			; <UNDEFINED> instruction: 0x000005bc
   15fdc:	andeq	r9, r1, lr, ror #26
   15fe0:	andeq	r0, r0, r0, lsr #7
   15fe4:	strdeq	r9, [r1], -r0
   15fe8:	andeq	r7, r1, sl, ror lr
   15fec:	andeq	r0, r0, ip, ror r4
   15ff0:	andeq	r9, r1, lr, asr #1
   15ff4:	andeq	r9, r1, r6, lsr #25
   15ff8:	muleq	r1, r6, ip
   15ffc:	andeq	r0, r0, ip, lsl r6
   16000:	andeq	r0, r0, r4, ror #6
   16004:	andeq	r0, r0, ip, ror r3
   16008:	andeq	r9, r1, r6, ror #24
   1600c:	ldrbmi	lr, [r0, sp, lsr #18]!
   16010:	stcmi	6, cr4, [fp, #-56]!	; 0xffffffc8
   16014:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
   16018:	bhi	d0774 <wprintw@plt+0xcd31c>
   1601c:			; <UNDEFINED> instruction: 0xff12f7fe
   16020:	pop	{r3, r8, fp, ip, sp, pc}
   16024:	stmdbmi	r7!, {r4, r5, r6, r7, r8, r9, sl, pc}
   16028:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1602c:	stmdb	r4!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16030:	eorsle	r2, r7, r0, lsl #16
   16034:	adcvs	r2, ip, r0, lsl #4
   16038:	cmnlt	r6, #234	; 0xea
   1603c:	stmib	r5, {r0, r8, sp}^
   16040:			; <UNDEFINED> instruction: 0xf7ff6205
   16044:	ldmvs	r4!, {r0, r3, r8, r9, fp, ip, sp, lr, pc}^
   16048:			; <UNDEFINED> instruction: 0xf8dfb1d4
   1604c:	ldrbtmi	r9, [r9], #124	; 0x7c
   16050:	stmiavs	r4!, {r0, sp, lr, pc}^
   16054:	stmiavs	r7!, {r2, r5, r7, r8, ip, sp, pc}
   16058:			; <UNDEFINED> instruction: 0xf7fe4638
   1605c:	ldmib	r4, {r0, r2, r4, r6, sl, fp, ip, sp, lr, pc}^
   16060:	stmib	r5, {r8, r9, sp}^
   16064:	strmi	r2, [r1], -r2, lsl #6
   16068:			; <UNDEFINED> instruction: 0xf7ff4638
   1606c:	stmdacs	r0, {r0, r7, r9, fp, ip, sp, lr, pc}
   16070:	ldrtmi	sp, [r9], -pc, ror #3
   16074:			; <UNDEFINED> instruction: 0xf7fd4648
   16078:	stmiavs	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   1607c:	mvnle	r2, r0, lsl #24
   16080:			; <UNDEFINED> instruction: 0xf7ec6870
   16084:	blmi	49196c <wprintw@plt+0x48e514>
   16088:	rsbsvs	r2, r2, r0, lsl #4
   1608c:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   16090:	pop	{r1, r9, fp, pc}
   16094:	andcs	r8, r1, #240, 14	; 0x3c00000
   16098:			; <UNDEFINED> instruction: 0xf7ff4611
   1609c:	stmib	r5, {r0, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
   160a0:	ldr	r8, [lr, r2, lsl #20]!
   160a4:	ldmda	r4, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   160a8:			; <UNDEFINED> instruction: 0xf7ec6800
   160ac:	strtmi	lr, [r1], -r8, lsl #31
   160b0:			; <UNDEFINED> instruction: 0x47f0e8bd
   160b4:	stmdami	r6, {r1, r9, sl, lr}
   160b8:			; <UNDEFINED> instruction: 0xf7fd4478
   160bc:	svclt	0x0000bcdd
   160c0:	muleq	r2, lr, r8
   160c4:			; <UNDEFINED> instruction: 0x00014bb6
   160c8:	andeq	r9, r1, lr, ror #18
   160cc:	andeq	ip, r2, r8, lsr #16
   160d0:	andeq	r4, r1, r8, asr r6
   160d4:	blmi	9e8974 <wprintw@plt+0x9e551c>
   160d8:	ldrblt	r4, [r0, #1146]!	; 0x47a
   160dc:	ldmpl	r3, {r2, r9, sl, lr}^
   160e0:	ldmdavs	fp, {r0, r1, r3, r7, ip, sp, pc}
   160e4:			; <UNDEFINED> instruction: 0xf04f9309
   160e8:			; <UNDEFINED> instruction: 0xf7fe0300
   160ec:	stmdavc	r3!, {r0, r1, r2, r6, r7, sl, fp, ip, sp, lr, pc}
   160f0:	strbtmi	r4, [lr], -r0, lsr #12
   160f4:	svclt	0x000c2b22
   160f8:	strtmi	r1, [r7], -r7, ror #24
   160fc:	stc2	7, cr15, [r8], #-1016	; 0xfffffc08
   16100:			; <UNDEFINED> instruction: 0xf7f24638
   16104:			; <UNDEFINED> instruction: 0x4633fd3f
   16108:	mrscs	r2, R9_usr
   1610c:			; <UNDEFINED> instruction: 0xf7ec4605
   16110:	stmiblt	r0!, {r1, r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}^
   16114:	cmplt	r3, r0, lsl #22
   16118:	blls	67930 <wprintw@plt+0x644d8>
   1611c:			; <UNDEFINED> instruction: 0xf8532100
   16120:	strcc	r0, [r1], #-36	; 0xffffffdc
   16124:			; <UNDEFINED> instruction: 0xff72f7ff
   16128:	adcmi	r9, r3, #0, 22
   1612c:			; <UNDEFINED> instruction: 0x4630d8f5
   16130:	ldm	r0!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16134:			; <UNDEFINED> instruction: 0xf7ec4628
   16138:	bmi	4118b8 <wprintw@plt+0x40e460>
   1613c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   16140:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16144:	subsmi	r9, sl, r9, lsl #22
   16148:	andlt	sp, fp, pc, lsl #2
   1614c:	stmdacs	r3, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   16150:			; <UNDEFINED> instruction: 0xf7ecd0ed
   16154:	stmdavs	r0, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   16158:	svc	0x0030f7ec
   1615c:			; <UNDEFINED> instruction: 0x46024639
   16160:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   16164:	stc2	7, cr15, [r8], {253}	; 0xfd
   16168:			; <UNDEFINED> instruction: 0xf7ece7e1
   1616c:	svclt	0x0000ee38
   16170:	ldrdeq	fp, [r2], -r0
   16174:	andeq	r0, r0, ip, ror #6
   16178:	andeq	fp, r2, sl, ror #16
   1617c:	andeq	r9, r1, r2, lsr sl
   16180:	addlt	fp, r2, r0, lsl r5
   16184:	ldmdbmi	r2, {r0, r4, sl, fp, lr}
   16188:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
   1618c:			; <UNDEFINED> instruction: 0xf7ed68a0
   16190:	teqlt	r0, r4	; <illegal shifter operand>
   16194:	tstcs	r0, r1, lsl #4
   16198:	pop	{r1, ip, sp, pc}
   1619c:			; <UNDEFINED> instruction: 0xf7ff4010
   161a0:			; <UNDEFINED> instruction: 0xf7ecba5b
   161a4:	stmdavs	r0, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   161a8:	andle	r2, ip, r2, lsl #16
   161ac:	smlatbls	r1, r1, r8, r6
   161b0:	svc	0x0004f7ec
   161b4:	strmi	r9, [r2], -r1, lsl #18
   161b8:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   161bc:	pop	{r1, ip, sp, pc}
   161c0:			; <UNDEFINED> instruction: 0xf7fd4010
   161c4:	andlt	fp, r2, r9, asr ip
   161c8:	svclt	0x0000bd10
   161cc:	andeq	ip, r2, ip, lsr #14
   161d0:	andeq	r4, r1, r6, asr sl
   161d4:	andeq	r4, r1, r6, asr r5
   161d8:			; <UNDEFINED> instruction: 0xf7feb108
   161dc:			; <UNDEFINED> instruction: 0x4770be7f
   161e0:	blmi	1e28bc4 <wprintw@plt+0x1e2576c>
   161e4:	push	{r1, r3, r4, r5, r6, sl, lr}
   161e8:	strdlt	r4, [sp], r0
   161ec:	mrcmi	8, 3, r5, cr6, cr3, {6}
   161f0:	movwls	r6, #47131	; 0xb81b
   161f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   161f8:	ldrbtmi	r4, [lr], #-2932	; 0xfffff48c
   161fc:	stmdavs	r8!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
   16200:			; <UNDEFINED> instruction: 0xf0002800
   16204:			; <UNDEFINED> instruction: 0xf7f2808b
   16208:	svcmi	0x0071fd2d
   1620c:	ldrbtmi	r2, [pc], #-256	; 16214 <wprintw@plt+0x12dbc>
   16210:	adcsvs	r4, r8, r4, lsl #12
   16214:	svc	0x00daf7ec
   16218:	cmple	r9, r0, lsl #16
   1621c:			; <UNDEFINED> instruction: 0xf7fe4620
   16220:	stmdacs	r0, {r0, r4, r9, sl, fp, ip, sp, lr, pc}
   16224:	stmdavs	fp!, {r1, r4, r6, r8, ip, lr, pc}
   16228:	subsle	r2, r4, r0, lsl #22
   1622c:			; <UNDEFINED> instruction: 0xac034b69
   16230:			; <UNDEFINED> instruction: 0xf10d4f69
   16234:	ldrbtmi	r0, [fp], #-2092	; 0xfffff7d4
   16238:	ldrdgt	pc, [r0, pc]!	; <UNPREDICTABLE>
   1623c:	ldrbtmi	r3, [pc], #-832	; 16244 <wprintw@plt+0x12dec>
   16240:	blgt	3e7adc <wprintw@plt+0x3e4684>
   16244:	andeq	lr, pc, r4, lsl #17
   16248:	ldm	r7, {r0, r1, r2, sl, fp, sp, pc}
   1624c:	strtmi	r0, [r7], -pc
   16250:	andeq	lr, pc, r4, lsl #17
   16254:	andlt	pc, ip, r6, asr r8	; <UNPREDICTABLE>
   16258:	ldrdmi	pc, [r0], -fp
   1625c:	stmdavs	r9!, {r2, r4, r7, r8, ip, sp, pc}
   16260:	stmibvs	r4!, {r0, sp, lr, pc}
   16264:	stmdavs	r3!, {r2, r4, r5, r6, r8, ip, sp, pc}
   16268:	mvnsle	r4, fp, lsl #5
   1626c:	ldrdge	pc, [r0], -r7
   16270:	b	6b0404 <wprintw@plt+0x6acfac>
   16274:	rscsle	r0, r4, r3, lsl #30
   16278:			; <UNDEFINED> instruction: 0xf7f44650
   1627c:	strmi	pc, [r1], sp, ror #31
   16280:	rsble	r2, fp, r0, lsl #16
   16284:	strcc	r3, [r4, #-1796]	; 0xfffff8fc
   16288:	mvnle	r4, r7, asr #10
   1628c:	ldrbtmi	r4, [ip], #-3156	; 0xfffff3ac
   16290:			; <UNDEFINED> instruction: 0xf7ec68a0
   16294:	bmi	151175c <wprintw@plt+0x150e304>
   16298:	adcvs	r2, r3, r0, lsl #6
   1629c:	ldrbtmi	r4, [sl], #-2889	; 0xfffff4b7
   162a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   162a4:	subsmi	r9, sl, fp, lsl #22
   162a8:	andlt	sp, sp, r6, asr r1
   162ac:	svchi	0x00f0e8bd
   162b0:	andcs	r4, r5, #1261568	; 0x134000
   162b4:	ldrbtmi	r2, [r9], #-0
   162b8:	ldcl	7, cr15, [lr, #-944]!	; 0xfffffc50
   162bc:			; <UNDEFINED> instruction: 0xf9d0f7fa
   162c0:			; <UNDEFINED> instruction: 0x462068bc
   162c4:	ldc2	7, cr15, [lr, #1016]!	; 0x3f8
   162c8:	adcle	r2, ip, r0, lsl #16
   162cc:			; <UNDEFINED> instruction: 0xff58f7ff
   162d0:	blcs	30384 <wprintw@plt+0x2cf2c>
   162d4:	stmdami	r5, {r1, r3, r5, r7, r8, ip, lr, pc}^
   162d8:			; <UNDEFINED> instruction: 0xf7ec4478
   162dc:	strmi	lr, [r4], -r2, asr #28
   162e0:	ldc2l	0, cr15, [sl, #20]!
   162e4:	ldmpl	r5!, {r1, r6, r8, r9, fp, lr}^
   162e8:	movwlt	r6, #34856	; 0x8828
   162ec:	ldrbtmi	r4, [r9], #-2369	; 0xfffff6bf
   162f0:	ldc2l	7, cr15, [r4, #1016]!	; 0x3f8
   162f4:	mvnslt	fp, r8, ror r9
   162f8:			; <UNDEFINED> instruction: 0x4620493f
   162fc:			; <UNDEFINED> instruction: 0xf7fe4479
   16300:	stmdblt	r0, {r0, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   16304:	stmdacs	r0, {r3, r5, fp, sp, lr}
   16308:	ldmdbmi	ip!, {r4, r7, ip, lr, pc}
   1630c:			; <UNDEFINED> instruction: 0xf7fe4479
   16310:	stmdacs	r0, {r0, r2, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   16314:			; <UNDEFINED> instruction: 0xf7ffd08a
   16318:			; <UNDEFINED> instruction: 0xe787ff33
   1631c:	ldmdbmi	r9!, {r3, r4, r5, r8, r9, sl, fp, lr}
   16320:	ldrbtmi	r4, [r9], #-1151	; 0xfffffb81
   16324:			; <UNDEFINED> instruction: 0xf00568b8
   16328:			; <UNDEFINED> instruction: 0x4604fd9f
   1632c:			; <UNDEFINED> instruction: 0xe77560b8
   16330:	mvnle	r2, r0, lsl #24
   16334:	stmdavs	r8!, {r0, r1, r3, sp, lr, pc}
   16338:	ldmdbmi	r3!, {r3, r6, r8, ip, sp, pc}
   1633c:			; <UNDEFINED> instruction: 0xf7fe4479
   16340:	stmdacs	r0, {r0, r2, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   16344:	stmdavs	fp!, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
   16348:			; <UNDEFINED> instruction: 0xf47f2b00
   1634c:	stmdami	pc!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
   16350:			; <UNDEFINED> instruction: 0xf7fd4478
   16354:			; <UNDEFINED> instruction: 0xe769fb91
   16358:	stcl	7, cr15, [r0, #-944]	; 0xfffffc50
   1635c:	andcs	r4, r5, #44, 22	; 0xb000
   16360:	ldmpl	r5!, {r2, r3, r5, r8, fp, lr}^
   16364:	stmdavs	lr!, {r0, r3, r4, r5, r6, sl, lr}
   16368:	stc	7, cr15, [r6, #-944]!	; 0xfffffc50
   1636c:	stmiavs	r3!, {r1, r3, r5, r8, fp, lr}
   16370:	stmdbcc	r4, {r0, r3, r4, r5, r6, sl, lr}
   16374:			; <UNDEFINED> instruction: 0xf8514602
   16378:	strmi	r4, [r2, #3844]!	; 0xf04
   1637c:			; <UNDEFINED> instruction: 0xf109d01a
   16380:			; <UNDEFINED> instruction: 0xf1b90901
   16384:	mvnsle	r0, r0, lsl pc
   16388:	ldrbtmi	r4, [r9], #-2340	; 0xfffff6dc
   1638c:	ldrtmi	r9, [r0], -r0, lsl #2
   16390:			; <UNDEFINED> instruction: 0xf7ec2101
   16394:	stmdbmi	r2!, {r1, r2, r4, r8, r9, sl, fp, sp, lr, pc}
   16398:	andcs	r2, r0, r5, lsl #4
   1639c:	stmdavs	ip!, {r0, r3, r4, r5, r6, sl, lr}
   163a0:	stc	7, cr15, [sl, #-944]	; 0xfffffc50
   163a4:	strmi	r2, [r2], -r1, lsl #2
   163a8:			; <UNDEFINED> instruction: 0xf7ec4620
   163ac:	andcs	lr, r1, sl, lsl #30
   163b0:	cdp	7, 5, cr15, cr4, cr12, {7}
   163b4:	ldrbtmi	r4, [r9], #-2331	; 0xfffff6e5
   163b8:	eorne	pc, r9, r1, asr r8	; <UNPREDICTABLE>
   163bc:	svclt	0x0000e7e6
   163c0:	andeq	fp, r2, r4, asr #15
   163c4:	andeq	r0, r0, ip, ror #6
   163c8:	andeq	fp, r2, lr, lsr #15
   163cc:	andeq	r0, r0, ip, lsl #10
   163d0:	andeq	ip, r2, r6, lsr #13
   163d4:	andeq	ip, r2, lr, asr #2
   163d8:	strdeq	r9, [r1], -r6
   163dc:	andeq	r0, r0, r0, lsl r5
   163e0:	andeq	ip, r2, r6, lsr #12
   163e4:	andeq	fp, r2, sl, lsl #14
   163e8:	strdeq	r9, [r1], -r6
   163ec:	andeq	r9, r1, r4, lsl #18
   163f0:	ldrdeq	r0, [r0], -r4
   163f4:	strdeq	r9, [r1], -lr
   163f8:	andeq	r9, r1, r4, lsl #18
   163fc:	andeq	r9, r1, ip, ror #17
   16400:	muleq	r2, r4, r5
   16404:	andeq	r9, r1, lr, lsr #17
   16408:			; <UNDEFINED> instruction: 0x000198bc
   1640c:	andeq	r9, r1, r0, asr #17
   16410:	andeq	r0, r0, ip, lsl r4
   16414:	ldrdeq	r9, [r1], -r4
   16418:	andeq	ip, r2, r4, lsl r0
   1641c:	muleq	r1, r6, r1
   16420:	ldrdeq	r9, [r1], -r8
   16424:	andeq	ip, r2, lr, lsl r0
   16428:			; <UNDEFINED> instruction: 0x46014b1e
   1642c:	ldrbtmi	fp, [fp], #-1520	; 0xfffffa10
   16430:			; <UNDEFINED> instruction: 0x46044d1d
   16434:	addlt	r4, r3, sp, lsl sl
   16438:	ldmpl	lr, {r3, r4, r6, r8, fp, ip, lr}
   1643c:	ldrtmi	r6, [r0], -r3, lsl #16
   16440:	svceq	0x0002f013
   16444:	andcs	fp, r1, #20, 30	; 0x50
   16448:			; <UNDEFINED> instruction: 0xf0132203
   1644c:	ldmdblt	r0!, {r0, r1, r2, sl, fp, ip, sp, lr, pc}
   16450:	andcs	r4, r1, #23552	; 0x5c00
   16454:	ldrbtmi	r4, [fp], #-1552	; 0xfffff9f0
   16458:	andlt	r7, r3, sl, lsl r0
   1645c:	movwcs	fp, #3568	; 0xdf0
   16460:			; <UNDEFINED> instruction: 0x461a4631
   16464:			; <UNDEFINED> instruction: 0xf0134605
   16468:	andls	pc, r1, pc, asr #24
   1646c:	stc2	0, cr15, [lr], #20
   16470:	ldrtmi	r9, [r1], -r1, lsl #22
   16474:	strtmi	r4, [r8], -r7, lsl #12
   16478:			; <UNDEFINED> instruction: 0xf013463a
   1647c:	stmdbmi	sp, {r0, r2, r6, sl, fp, ip, sp, lr, pc}
   16480:	andcs	r2, r0, r5, lsl #4
   16484:			; <UNDEFINED> instruction: 0xf7ec4479
   16488:			; <UNDEFINED> instruction: 0x463bec98
   1648c:	strmi	r4, [r1], -r2, lsr #12
   16490:			; <UNDEFINED> instruction: 0xf0062003
   16494:	ldrtmi	pc, [r8], -r5, asr #29	; <UNPREDICTABLE>
   16498:	stc	7, cr15, [ip], #-944	; 0xfffffc50
   1649c:	andlt	r2, r3, r0
   164a0:	svclt	0x0000bdf0
   164a4:	andeq	fp, r2, sl, ror r5
   164a8:	andeq	r0, r0, r4, lsr #11
   164ac:	andeq	r0, r0, r0, asr r3
   164b0:	andeq	ip, r2, sl, ror r4
   164b4:	strdeq	r9, [r1], -ip
   164b8:	cfstr32mi	mvfx11, [fp, #-224]	; 0xffffff20
   164bc:	ldrbtmi	r4, [sp], #-3083	; 0xfffff3f5
   164c0:	stmdavc	fp!, {r2, r3, r4, r5, r6, sl, lr}
   164c4:	blmi	2c49f8 <wprintw@plt+0x2c15a0>
   164c8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   164cc:	tstlt	fp, fp, lsl fp
   164d0:	andcs	r4, r1, #8, 22	; 0x2000
   164d4:	andsvc	r5, sl, r3, ror #17
   164d8:	blmi	2059c0 <wprintw@plt+0x202568>
   164dc:			; <UNDEFINED> instruction: 0xf01358e0
   164e0:	movwcs	pc, #3133	; 0xc3d	; <UNPREDICTABLE>
   164e4:	strb	r7, [lr, fp, lsr #32]!
   164e8:	andeq	ip, r2, r2, lsl r4
   164ec:	andeq	fp, r2, r8, ror #9
   164f0:	andeq	r0, r0, r0, lsl #6
   164f4:	andeq	r0, r0, r4, lsl #12
   164f8:	andeq	r0, r0, r0, asr r3
   164fc:	svcmi	0x00f0e92d
   16500:	cdpmi	0, 10, cr11, cr7, cr15, {4}
   16504:	bmi	fe9fad30 <wprintw@plt+0xfe9f78d8>
   16508:	movwls	r4, #29822	; 0x747e
   1650c:	ldrbtmi	r4, [sl], #-2982	; 0xfffff45a
   16510:	ldmpl	r3, {r1, r8, ip, pc}^
   16514:	movwls	r6, #55323	; 0xd81b
   16518:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1651c:			; <UNDEFINED> instruction: 0xf7ec9004
   16520:	ldcls	13, cr14, [r9, #-680]	; 0xfffffd58
   16524:			; <UNDEFINED> instruction: 0xf89d4ba1
   16528:	strls	r2, [r6, #-96]	; 0xffffffa0
   1652c:	andls	r5, r1, #15925248	; 0xf30000
   16530:	ldmdavs	fp, {r0, r2, r8, r9, ip, pc}
   16534:	ldmibvs	fp, {r2, r3, r4, r8, fp, sp, lr}^
   16538:	ldrmi	r6, [pc], #-2087	; 16540 <wprintw@plt+0x130e8>
   1653c:	andcs	r4, r0, r0, lsl #13
   16540:	stc	7, cr15, [r6], #-944	; 0xfffffc50
   16544:			; <UNDEFINED> instruction: 0xf0094683
   16548:	stccs	13, cr15, [r0, #-876]	; 0xfffffc94
   1654c:	rschi	pc, r0, r0
   16550:	mulcs	r0, r7, fp
   16554:	strls	r2, [r3, #-1280]	; 0xfffffb00
   16558:	movwls	r4, #46203	; 0xb47b
   1655c:	ldrbtmi	r4, [fp], #-2965	; 0xfffff46b
   16560:	blmi	fe57b188 <wprintw@plt+0xfe577d30>
   16564:	movwls	r4, #42107	; 0xa47b
   16568:	ldc	7, cr15, [r2], {236}	; 0xec
   1656c:	andeq	lr, fp, r0, lsr #23
   16570:	vsub.i8	d2, d0, d0
   16574:	blls	767e4 <wprintw@plt+0x7338c>
   16578:			; <UNDEFINED> instruction: 0xf0002b00
   1657c:	blmi	fe3f688c <wprintw@plt+0xfe3f3434>
   16580:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   16584:	ldrble	r0, [ip, #-1242]	; 0xfffffb26
   16588:	ldrdls	pc, [r0], -r4
   1658c:			; <UNDEFINED> instruction: 0xd00b45b9
   16590:	smlatbeq	r9, r7, fp, lr
   16594:			; <UNDEFINED> instruction: 0xf7ef4648
   16598:	stmdbls	r4, {r0, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1659c:	andeq	lr, r0, #9216	; 0x2400
   165a0:			; <UNDEFINED> instruction: 0xf0056820
   165a4:	strmi	pc, [r5], -r5, lsl #23
   165a8:	subsle	r2, r8, r0, lsl #26
   165ac:	ldmpl	r7!, {r0, r1, r7, r8, r9, fp, lr}^
   165b0:	ldreq	r6, [fp, #2107]	; 0x83b
   165b4:	blmi	fe0cb9d0 <wprintw@plt+0xfe0c8578>
   165b8:	ldmib	r3, {r0, r1, r4, r5, r6, r7, fp, ip, lr}^
   165bc:	bl	fe8a2dc4 <wprintw@plt+0xfe89f96c>
   165c0:	blls	985d4 <wprintw@plt+0x9517c>
   165c4:	bne	fea30654 <wprintw@plt+0xfea2d1fc>
   165c8:			; <UNDEFINED> instruction: 0xf0002b00
   165cc:	strbmi	r8, [r1], -r1, ror #1
   165d0:	blx	ad25ee <wprintw@plt+0xacf196>
   165d4:			; <UNDEFINED> instruction: 0xf0002800
   165d8:	stmdavs	r0!, {r1, r3, r5, r7, pc}
   165dc:	stmdbeq	r0, {r0, r2, r5, r7, r8, r9, fp, sp, lr, pc}
   165e0:	stc2	0, cr15, [r4, #36]!	; 0x24
   165e4:	ldrbtmi	r4, [fp], #-2935	; 0xfffff489
   165e8:	cmplt	fp, fp, asr r8
   165ec:	blls	6b06d4 <wprintw@plt+0x6ad27c>
   165f0:	addpl	pc, r0, r0, lsl r4	; <UNPREDICTABLE>
   165f4:	addshi	pc, r1, r0
   165f8:	svclt	0x0088454b
   165fc:	ldmdale	r4, {sp}
   16600:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
   16604:			; <UNDEFINED> instruction: 0xf8c3611c
   16608:	blls	1fa680 <wprintw@plt+0x1f7228>
   1660c:			; <UNDEFINED> instruction: 0xf8c3b10b
   16610:	blls	f6618 <wprintw@plt+0xf31c0>
   16614:	svclt	0x00d82b00
   16618:	stcle	0, cr2, [r6, #-4]
   1661c:	stc2l	0, cr15, [r0, #24]
   16620:	andcs	r4, r1, r9, ror #22
   16624:	ldmpl	r3!, {r9, sp}^
   16628:	bmi	1a32698 <wprintw@plt+0x1a2f240>
   1662c:	ldrbtmi	r4, [sl], #-2910	; 0xfffff4a2
   16630:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16634:	subsmi	r9, sl, sp, lsl #22
   16638:	adcshi	pc, r0, r0, asr #32
   1663c:	pop	{r0, r1, r2, r3, ip, sp, pc}
   16640:	ldmdavc	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16644:	adcle	r2, pc, r0, lsl #22
   16648:			; <UNDEFINED> instruction: 0xf7ef4638
   1664c:	stmdbls	r4, {r0, r1, r3, r5, r7, sl, fp, ip, sp, lr, pc}
   16650:	stmdavs	r0!, {r1, r3, r4, r5, fp, ip}
   16654:	blx	b52672 <wprintw@plt+0xb4f21a>
   16658:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
   1665c:	blls	24acfc <wprintw@plt+0x2478a4>
   16660:	blcs	347d4 <wprintw@plt+0x3137c>
   16664:	addshi	pc, r6, r0, asr #32
   16668:	ldmib	r4, {r2, r4, r6, r8, r9, fp, lr}^
   1666c:	ldmpl	r7!, {r1, sl, sp}^
   16670:			; <UNDEFINED> instruction: 0xf413683b
   16674:	svclt	0x00085380
   16678:	stccs	6, cr4, [r0], {20}
   1667c:	bls	1ca82c <wprintw@plt+0x1c73d4>
   16680:	addsmi	r6, r4, #2555904	; 0x270000
   16684:	stmdbls	sl, {r1, r8, r9, sl, fp, ip, sp, pc}
   16688:	subvc	r2, sl, r1, lsl #4
   1668c:			; <UNDEFINED> instruction: 0x4638b11b
   16690:	ldcl	7, cr15, [r0], #944	; 0x3b0
   16694:	andcs	r4, r0, r7, lsl #8
   16698:	movwls	r2, #4864	; 0x1300
   1669c:	bl	1e54654 <wprintw@plt+0x1e511fc>
   166a0:	andeq	lr, fp, r0, lsr #23
   166a4:			; <UNDEFINED> instruction: 0xf77f2800
   166a8:	blmi	1282448 <wprintw@plt+0x127eff0>
   166ac:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   166b0:	ldc2l	0, cr15, [sl], #32
   166b4:	andcs	r4, r0, r3, lsl #12
   166b8:			; <UNDEFINED> instruction: 0xf7ec930c
   166bc:	blls	35146c <wprintw@plt+0x34e014>
   166c0:	strmi	r3, [r3], r1, lsl #6
   166c4:	blmi	110a7ac <wprintw@plt+0x1107354>
   166c8:	beq	c52b04 <wprintw@plt+0xc4f6ac>
   166cc:	andls	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   166d0:	andcs	lr, r0, r5
   166d4:	stc2l	0, cr15, [r8], #32
   166d8:	andcc	r9, r1, ip
   166dc:	ldrbmi	sp, [r0], -ip, lsr #32
   166e0:	mrc2	7, 3, pc, cr4, cr4, {7}
   166e4:	mvnsle	r4, r1, lsl #11
   166e8:	andcs	r4, r5, #966656	; 0xec000
   166ec:	ldrbtmi	r2, [r9], #-0
   166f0:	bl	18d46a8 <wprintw@plt+0x18d1250>
   166f4:	ldc2l	0, cr15, [r4, #-28]	; 0xffffffe4
   166f8:	ldc2	0, cr15, [r8, #-36]	; 0xffffffdc
   166fc:	andeq	pc, r1, pc, rrx
   16700:	stmdbls	r4, {r0, r1, r4, r7, r8, r9, sl, sp, lr, pc}
   16704:	stmdavs	r0!, {r1, r3, r4, r5, r9, sl, lr}
   16708:	blx	ff4d2724 <wprintw@plt+0xff4cf2cc>
   1670c:	strb	r4, [fp, -r5, lsl #12]
   16710:	bls	1a93e0 <wprintw@plt+0x1a5f88>
   16714:	subsvc	r4, sl, fp, ror r4
   16718:	strbmi	lr, [fp, #-1818]	; 0xfffff8e6
   1671c:	blls	28b538 <wprintw@plt+0x2880e0>
   16720:	blcs	7cf90 <wprintw@plt+0x79b38>
   16724:	strbmi	fp, [sl, #-3848]	; 0xfffff0f8
   16728:	svcge	0x006af47f
   1672c:			; <UNDEFINED> instruction: 0x4628e77d
   16730:	ldc2	7, cr15, [r8], #-956	; 0xfffffc44
   16734:	str	r1, [lr, pc, lsr #16]!
   16738:	movwcc	r9, #6915	; 0x1b03
   1673c:	blcs	3b350 <wprintw@plt+0x37ef8>
   16740:	svcge	0x0019f77f
   16744:	andcs	r9, r5, #180224	; 0x2c000
   16748:			; <UNDEFINED> instruction: 0xf7ec2000
   1674c:			; <UNDEFINED> instruction: 0xf007eb36
   16750:	ldr	pc, [r0, -r7, lsr #26]
   16754:	stmdals	r9, {r1, r9, fp, ip, pc}
   16758:	svclt	0x00082802
   1675c:	andeq	pc, r1, #66	; 0x42
   16760:	bls	184e70 <wprintw@plt+0x181a18>
   16764:	ldmib	r2, {r1, r4, fp, sp, lr}^
   16768:	blcs	1b774 <wprintw@plt+0x1831c>
   1676c:	strmi	fp, [ip], -r8, lsl #30
   16770:	orrle	r2, r4, r0, lsl #16
   16774:	andcs	r4, r5, #425984	; 0x68000
   16778:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
   1677c:	ldrbtmi	r9, [r9], #-771	; 0xfffffcfd
   16780:	bl	6d4738 <wprintw@plt+0x6d12e0>
   16784:	stc2	0, cr15, [ip, #-28]	; 0xffffffe4
   16788:	vst2.8	{d6-d7}, [r3 :256], fp
   1678c:	ldrb	r5, [r6, -r0, lsl #7]!
   16790:	str	r4, [r5, -r1, lsl #13]!
   16794:	stc2l	0, cr15, [sl], {9}
   16798:	strb	r2, [r6, -r0]
   1679c:	bl	7d4754 <wprintw@plt+0x7d12fc>
   167a0:	andeq	fp, r2, r0, lsr #9
   167a4:	muleq	r2, sl, r4
   167a8:	andeq	r0, r0, ip, ror #6
   167ac:	andeq	r0, r0, r0, lsl #6
   167b0:	andeq	r9, r1, ip, ror #15
   167b4:	andeq	ip, r2, r2, ror r3
   167b8:	andeq	ip, r2, ip, ror #6
   167bc:	andeq	r0, r0, r4, lsr #11
   167c0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   167c4:	andeq	ip, r2, sl, ror #5
   167c8:	andeq	r0, r0, r8, lsr r4
   167cc:	andeq	fp, r2, sl, ror r3
   167d0:	andeq	r0, r0, r4, asr #7
   167d4:	andeq	r0, r0, r0, lsr #8
   167d8:	andeq	r3, r1, sl, ror #30
   167dc:			; <UNDEFINED> instruction: 0x0002c1bc
   167e0:	andeq	r3, r1, r6, ror #29
   167e4:	ldrblt	r4, [r0, #-2587]!	; 0xfffff5e5
   167e8:	cfldrsmi	mvf4, [fp], {122}	; 0x7a
   167ec:	strcs	fp, [r0], -r2, lsl #1
   167f0:			; <UNDEFINED> instruction: 0x46314633
   167f4:			; <UNDEFINED> instruction: 0x96005915
   167f8:	bl	b08a8 <wprintw@plt+0xad450>
   167fc:	ldrsbne	r7, [r2], #-34	; 0xffffffde
   16800:			; <UNDEFINED> instruction: 0xf0063201
   16804:	stmdavs	r9!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   16808:	bicsvc	lr, r1, r1, lsl #22
   1680c:	strmi	r1, [r4], -r9, asr #32
   16810:	stc2	0, cr15, [r0], #-20	; 0xffffffec
   16814:	strtmi	r4, [r0], -r1, lsl #12
   16818:	blx	ffb52836 <wprintw@plt+0xffb4f3de>
   1681c:	andcs	r4, r5, #245760	; 0x3c000
   16820:			; <UNDEFINED> instruction: 0x46054479
   16824:			; <UNDEFINED> instruction: 0xf7ec4630
   16828:	vstmdbpl	r3!, {s29-s228}
   1682c:	cmnlt	fp, r1, lsl #12
   16830:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
   16834:	strtmi	r9, [sl], -r0, lsl #6
   16838:	andcs	r4, r0, r3, lsr #12
   1683c:	ldc2l	0, cr15, [r0], #24
   16840:	andlt	r4, r2, r0, lsr #12
   16844:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   16848:	blt	14d4800 <wprintw@plt+0x14d13a8>
   1684c:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
   16850:	svclt	0x0000e7f0
   16854:	andeq	fp, r2, r0, asr #3
   16858:	andeq	r0, r0, r0, lsl #10
   1685c:	andeq	r9, r1, r4, lsr r5
   16860:	andeq	r3, r1, r6, asr #27
   16864:	andeq	r6, r1, sl, lsl r2
   16868:	mvnsmi	lr, #737280	; 0xb4000
   1686c:	cfstr32mi	mvfx2, [r0], #-0
   16870:	svcmi	0x0020b085
   16874:	ldrbtmi	r4, [ip], #-1579	; 0xfffff9d5
   16878:	stmdami	r0!, {r0, r1, r2, r3, r4, r9, sl, fp, lr}
   1687c:	stceq	0, cr15, [r1], {79}	; 0x4f
   16880:	ldrbtmi	r5, [lr], #-2535	; 0xfffff619
   16884:	strtmi	r4, [r9], -sl, lsr #12
   16888:			; <UNDEFINED> instruction: 0xf8d77075
   1688c:			; <UNDEFINED> instruction: 0xf854e000
   16890:			; <UNDEFINED> instruction: 0xf8de8000
   16894:			; <UNDEFINED> instruction: 0xf8de6010
   16898:			; <UNDEFINED> instruction: 0xf8d8901c
   1689c:	stmib	sp, {}^	; <UNPREDICTABLE>
   168a0:			; <UNDEFINED> instruction: 0xf8cdc600
   168a4:			; <UNDEFINED> instruction: 0xf7ff9008
   168a8:	blmi	596154 <wprintw@plt+0x592cfc>
   168ac:	stmdacs	r1, {r0, r1, r5, r6, r7, fp, ip, lr}
   168b0:	andle	r6, ip, r8, lsl r0
   168b4:			; <UNDEFINED> instruction: 0x4630b130
   168b8:	andlt	r2, r5, r0, lsl #2
   168bc:	mvnsmi	lr, #12386304	; 0xbd0000
   168c0:	svclt	0x00e0f009
   168c4:	ldrdeq	pc, [r0], -r8
   168c8:			; <UNDEFINED> instruction: 0xff8cf7ff
   168cc:	ldmdavs	fp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   168d0:	adcsmi	r6, r2, #425984	; 0x68000
   168d4:	ldmibvs	fp, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   168d8:	mvnle	r4, fp, asr #10
   168dc:	andcs	r4, r5, #147456	; 0x24000
   168e0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   168e4:	b	1a5489c <wprintw@plt+0x1a51444>
   168e8:	mrrc2	0, 0, pc, sl, cr7	; <UNPREDICTABLE>
   168ec:	svclt	0x0000e7e3
   168f0:	andeq	fp, r2, r2, lsr r1
   168f4:	andeq	r0, r0, r0, lsl #6
   168f8:	andeq	ip, r2, lr, asr #32
   168fc:	ldrdeq	r0, [r0], -ip
   16900:	andeq	r0, r0, r8, lsr #11
   16904:	muleq	r1, r2, sp
   16908:	cfldr32mi	mvfx11, [r8], {56}	; 0x38
   1690c:	ldrbtmi	r4, [ip], #-2840	; 0xfffff4e8
   16910:	stmdavs	r8!, {r0, r2, r5, r6, r7, fp, ip, lr}
   16914:	ldmdblt	r3, {r0, r1, fp, ip, sp, lr}^
   16918:	stmiapl	r3!, {r1, r2, r4, r8, r9, fp, lr}^
   1691c:	ldmvs	fp, {r0, r1, r3, r4, fp, sp, lr}^
   16920:	ldmdavs	r9, {r0, r1, r3, r6, r7, r8, ip, sp, pc}
   16924:	blx	fe852940 <wprintw@plt+0xfe84f4e8>
   16928:	stmdavc	r3, {r3, r5, sp, lr}
   1692c:	blmi	4c2fa0 <wprintw@plt+0x4bfb48>
   16930:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16934:	strle	r0, [r2, #-1435]	; 0xfffffa65
   16938:	ldc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
   1693c:	blmi	402fe4 <wprintw@plt+0x3ffb8c>
   16940:	stmiapl	r3!, {r1, r9, sp}^
   16944:			; <UNDEFINED> instruction: 0xf006601a
   16948:			; <UNDEFINED> instruction: 0xf7fffc2b
   1694c:	pop	{r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   16950:			; <UNDEFINED> instruction: 0xf7ff4038
   16954:	stmdbmi	sl, {r0, r4, r5, r7, r8, sl, fp, ip, sp, pc}
   16958:	andcs	r2, r0, r5, lsl #4
   1695c:			; <UNDEFINED> instruction: 0xf7ec4479
   16960:	pop	{r2, r3, r5, r9, fp, sp, lr, pc}
   16964:			; <UNDEFINED> instruction: 0xf0074038
   16968:	ldclt	12, cr11, [r8, #-108]!	; 0xffffff94
   1696c:	muleq	r2, sl, r0
   16970:	ldrdeq	r0, [r0], -ip
   16974:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   16978:	andeq	r0, r0, r4, lsr #11
   1697c:	ldrdeq	r0, [r0], -r8
   16980:	andeq	r3, r1, r4, lsr sp
   16984:	bmi	16959c <wprintw@plt+0x166144>
   16988:	ldmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   1698c:	vst2.8	{d22-d23}, [r3 :64], r3
   16990:	andsvs	r5, r3, r0, lsl #7
   16994:	svclt	0x00b8f7ff
   16998:	andeq	fp, r2, r0, lsr #32
   1699c:	andeq	r0, r0, r4, lsr #11
   169a0:	bmi	1695b8 <wprintw@plt+0x166160>
   169a4:	ldmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   169a8:	vld2.8	{d6-d7}, [r3 :64], r3
   169ac:	andsvs	r5, r3, r0, lsl #7
   169b0:	svclt	0x00aaf7ff
   169b4:	andeq	fp, r2, r4
   169b8:	andeq	r0, r0, r4, lsr #11
   169bc:	mvnsmi	lr, #737280	; 0xb4000
   169c0:			; <UNDEFINED> instruction: 0xf8df4605
   169c4:			; <UNDEFINED> instruction: 0x460f809c
   169c8:	ldrbtmi	r4, [r8], #2854	; 0xb26
   169cc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   169d0:	stmdavc	r3!, {r2, r3, r4, fp, sp, lr}
   169d4:	suble	r2, r1, r0, lsl #22
   169d8:	blcs	17201e0 <wprintw@plt+0x171cd88>
   169dc:	andle	r7, pc, r2, ror #16
   169e0:	strtmi	fp, [r8], -r7, ror #6
   169e4:	blcc	949ec <wprintw@plt+0x91594>
   169e8:	stmdavc	r3!, {r0, r2, r9, sl, lr}^
   169ec:	strcc	r3, [r1], -r1, lsl #8
   169f0:	mvnsle	r2, r0, lsl #22
   169f4:	tstlt	pc, r0, lsr r6	; <UNPREDICTABLE>
   169f8:	eorvc	r2, fp, r0, lsl #6
   169fc:	mvnshi	lr, #12386304	; 0xbd0000
   16a00:	teqeq	r1, r2, lsr #3	; <UNPREDICTABLE>
   16a04:	stmiale	fp!, {r3, r8, fp, sp}^
   16a08:			; <UNDEFINED> instruction: 0xf1a24917
   16a0c:			; <UNDEFINED> instruction: 0xf8580030
   16a10:	stmibvs	r9, {r0, ip}
   16a14:	stmiale	r3!, {r3, r7, r9, lr}^
   16a18:			; <UNDEFINED> instruction: 0xf1044b14
   16a1c:			; <UNDEFINED> instruction: 0xf8580902
   16a20:	bl	e2a34 <wprintw@plt+0xdf5dc>
   16a24:			; <UNDEFINED> instruction: 0xf85302c0
   16a28:	ldmdavs	r2, {r4, r5, ip}^
   16a2c:	ldrmi	r1, [r6], #-2642	; 0xfffff5ae
   16a30:	stmiavc	r3!, {r0, r1, r2, r4, r5, r8, fp, ip, sp, pc}
   16a34:	blcs	2836c <wprintw@plt+0x24f14>
   16a38:	ldrb	sp, [fp, pc, asr #3]
   16a3c:	bfi	r4, r3, #12, #10
   16a40:	strtmi	r4, [r8], -fp, lsl #22
   16a44:			; <UNDEFINED> instruction: 0xf8584415
   16a48:	ldmdavs	fp, {r0, r1, ip, sp}
   16a4c:	ldmdavs	fp, {r0, r1, r3, r4, r8, fp, sp, lr}
   16a50:			; <UNDEFINED> instruction: 0xf7ec4419
   16a54:	stmiavc	r3!, {r1, r2, r7, r8, r9, fp, sp, lr, pc}
   16a58:	strb	r4, [ip, ip, asr #12]!
   16a5c:	bfi	r4, r8, (invalid: 12:10)
   16a60:	ldrdeq	sl, [r2], -lr
   16a64:	andeq	r0, r0, r0, asr #9
   16a68:	andeq	r0, r0, r0, asr r3
   16a6c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   16a70:	andeq	r0, r0, r0, lsl #6
   16a74:	mvnsmi	lr, sp, lsr #18
   16a78:	cfmadda32mi	mvax0, mvax4, mvfx8, mvfx4
   16a7c:	ldrbtmi	r4, [lr], #-2856	; 0xfffff4d8
   16a80:	ldmdavs	fp!, {r0, r1, r2, r4, r5, r6, r7, fp, ip, lr}
   16a84:	ldmdavs	r8, {r0, r1, r3, r4, r8, fp, sp, lr}
   16a88:	b	ffd54a40 <wprintw@plt+0xffd515e8>
   16a8c:			; <UNDEFINED> instruction: 0xf8564b25
   16a90:			; <UNDEFINED> instruction: 0xf8d88003
   16a94:	ldreq	r3, [sl]
   16a98:	streq	pc, [r1, #-256]	; 0xffffff00
   16a9c:			; <UNDEFINED> instruction: 0x4620d432
   16aa0:	b	ffa54a58 <wprintw@plt+0xffa51600>
   16aa4:	ldmpl	r3!, {r5, r8, r9, fp, lr}^
   16aa8:	ldmdavs	r8, {r2, r9, sl, lr}
   16aac:	b	ff8d4a64 <wprintw@plt+0xff8d160c>
   16ab0:	blne	27b58 <wprintw@plt+0x24700>
   16ab4:			; <UNDEFINED> instruction: 0xf98af005
   16ab8:	ldmdbvs	r9, {r0, r1, r3, r4, r5, fp, sp, lr}
   16abc:	stmdavs	r9, {r1, r3, r4, r6, r7, r8, fp, sp, lr}
   16ac0:			; <UNDEFINED> instruction: 0xf7ec4605
   16ac4:			; <UNDEFINED> instruction: 0xf8d8eb4e
   16ac8:	ldreq	r3, [fp]
   16acc:	ldmdavs	fp!, {r0, r4, r8, sl, ip, lr, pc}
   16ad0:	ldmibvs	r8, {r0, r8, sp}^
   16ad4:			; <UNDEFINED> instruction: 0xf7ff4428
   16ad8:	ldmdavs	fp!, {r0, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   16adc:	ldmdbvs	sl, {r3, r5, r9, sl, lr}
   16ae0:	ldmdavs	r1, {r0, r1, r3, r4, r6, r7, r8, fp, sp, lr}
   16ae4:	strtmi	r4, [r1], #-1052	; 0xfffffbe4
   16ae8:	stmib	r0!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16aec:	pop	{r3, r5, r9, sl, lr}
   16af0:	blmi	3772b8 <wprintw@plt+0x373e60>
   16af4:	ldmpl	r3!, {r1, r3, r4, r5, fp, sp, lr}^
   16af8:	ldmdavs	r9, {r4, r6, r7, r8, fp, sp, lr}
   16afc:			; <UNDEFINED> instruction: 0xf7ec4428
   16b00:			; <UNDEFINED> instruction: 0xe7eae9f6
   16b04:	tstcs	r0, r9, lsl #22
   16b08:	ldmpl	r3!, {r3, r9, sl, lr}^
   16b0c:	strcc	lr, [r0], #-2515	; 0xfffff62d
   16b10:			; <UNDEFINED> instruction: 0xf7ff1ae4
   16b14:	blne	b96868 <wprintw@plt+0xb93410>
   16b18:	strb	r4, [fp, r8, lsr #8]
   16b1c:	andeq	sl, r2, sl, lsr #30
   16b20:	andeq	r0, r0, r0, lsl #6
   16b24:	andeq	r0, r0, r4, lsr #11
   16b28:	andeq	r0, r0, r0, asr #9
   16b2c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   16b30:	svcmi	0x00f0e92d
   16b34:	stc	6, cr4, [sp, #-616]!	; 0xfffffd98
   16b38:	strmi	r8, [r0], r4, lsl #22
   16b3c:	stclmi	13, cr4, [fp], {202}	; 0xca
   16b40:			; <UNDEFINED> instruction: 0xf8df447d
   16b44:	addslt	r9, r3, ip, lsr #6
   16b48:	bne	452370 <wprintw@plt+0x44ef18>
   16b4c:	ldrbtmi	r5, [r9], #2348	; 0x92c
   16b50:	stmdavs	r4!, {r3, r6, r7, r8, sl, fp, lr}
   16b54:			; <UNDEFINED> instruction: 0xf04f9411
   16b58:	cfstrdmi	mvd0, [r7], {0}
   16b5c:	andvs	pc, r5, r9, asr r8	; <UNPREDICTABLE>
   16b60:			; <UNDEFINED> instruction: 0xf8592500
   16b64:	andls	r7, r5, #4
   16b68:	ldmdavs	ip!, {r0, r1, r4, r5, fp, sp, lr}
   16b6c:	blvs	6fc78c <wprintw@plt+0x6f9334>
   16b70:	strcc	pc, [r0], #-964	; 0xfffffc3c
   16b74:	eorpl	pc, pc, sp, lsl #17
   16b78:	blcs	3b790 <wprintw@plt+0x38338>
   16b7c:	cmphi	pc, r0	; <UNPREDICTABLE>
   16b80:	blge	440fc4 <wprintw@plt+0x43db6c>
   16b84:	eoreq	pc, pc, #1073741827	; 0x40000003
   16b88:	andls	sl, r0, #851968	; 0xd0000
   16b8c:			; <UNDEFINED> instruction: 0xf005aa0e
   16b90:	ldmdavs	sl!, {r0, r2, r3, r8, r9, fp, ip, sp, lr, pc}
   16b94:	ldrbeq	r6, [r2], #2099	; 0x833
   16b98:	andcs	fp, r2, #348	; 0x15c
   16b9c:	stmdbls	sp, {r1, r9, sp}
   16ba0:	bcs	4523cc <wprintw@plt+0x44ef74>
   16ba4:	stmdbls	lr, {r0, r2, r6, r8, r9, sl, fp, ip, sp, pc}
   16ba8:	bcs	4523d4 <wprintw@plt+0x44ef7c>
   16bac:	bls	43d3f0 <wprintw@plt+0x439f98>
   16bb0:	bicsvs	r6, sl, sp, lsl r3
   16bb4:	blmi	fec6f020 <wprintw@plt+0xfec6bbc8>
   16bb8:	stmdbge	ip, {r9, sp}
   16bbc:	ldrbtmi	r4, [fp], #-1559	; 0xfffff9e9
   16bc0:	ldrbcc	pc, [pc, #79]!	; 16c17 <wprintw@plt+0x137bf>	; <UNPREDICTABLE>
   16bc4:	bne	fe4523ec <wprintw@plt+0xfe44ef94>
   16bc8:	blmi	feb72d38 <wprintw@plt+0xfeb6f8e0>
   16bcc:	mcr	4, 0, r4, cr9, cr11, {3}
   16bd0:			; <UNDEFINED> instruction: 0xf8da3a90
   16bd4:	bls	156bdc <wprintw@plt+0x153784>
   16bd8:	bcc	fe452440 <wprintw@plt+0xfe44efe8>
   16bdc:	strbmi	r9, [r0], -r2
   16be0:	cdp	2, 1, cr9, cr8, cr1, {0}
   16be4:	vmov	r1, s18
   16be8:	strls	r2, [r0], #-2576	; 0xfffff5f0
   16bec:	stc2	7, cr15, [r6], {255}	; 0xff
   16bf0:	vsub.i8	d18, d0, d0
   16bf4:	blls	13709c <wprintw@plt+0x133c44>
   16bf8:			; <UNDEFINED> instruction: 0xf8d6b1b3
   16bfc:	stmdals	lr, {sp, lr, pc}
   16c00:			; <UNDEFINED> instruction: 0x3010f8de
   16c04:	ldmdavs	r9, {r1, r6, fp, sp, lr}^
   16c08:	vqsub.u8	d4, d16, d1
   16c0c:			; <UNDEFINED> instruction: 0xf8dd80c6
   16c10:			; <UNDEFINED> instruction: 0xf8dcc034
   16c14:	addsmi	r2, r1, #4
   16c18:	adcshi	pc, pc, r0, asr #5
   16c1c:			; <UNDEFINED> instruction: 0xf0004283
   16c20:	strbmi	r8, [r3, #-180]!	; 0xffffff4c
   16c24:	sbcshi	pc, fp, r0
   16c28:	svclt	0x00081c6b
   16c2c:	svccs	0x00002500
   16c30:	tstcs	r0, r0, ror r0
   16c34:			; <UNDEFINED> instruction: 0xf0012005
   16c38:			; <UNDEFINED> instruction: 0x4640fdff
   16c3c:			; <UNDEFINED> instruction: 0xff1af7ff
   16c40:			; <UNDEFINED> instruction: 0xf7ec4683
   16c44:	ldmdavs	r2!, {r3, r4, r9, fp, sp, lr, pc}
   16c48:	andls	r6, r8, #278528	; 0x44000
   16c4c:	andls	r9, r9, r7, lsl #2
   16c50:			; <UNDEFINED> instruction: 0xf7ec6808
   16c54:	blls	29149c <wprintw@plt+0x28e044>
   16c58:	andne	lr, r7, #3620864	; 0x374000
   16c5c:	movwls	r1, #39451	; 0x9a1b
   16c60:	blcs	3d878 <wprintw@plt+0x3a420>
   16c64:	sbchi	pc, r4, r0
   16c68:	mla	pc, sp, r8, pc	; <UNPREDICTABLE>
   16c6c:	ldrsbtgt	pc, [r0], -sp	; <UNPREDICTABLE>
   16c70:	andeq	pc, r1, lr, lsl #1
   16c74:	svclt	0x00144299
   16c78:			; <UNDEFINED> instruction: 0xf0002000
   16c7c:	stmdacs	r0, {r0}
   16c80:	sbchi	pc, pc, r0, asr #32
   16c84:	svceq	0x0000f1be
   16c88:	blls	18ac9c <wprintw@plt+0x187844>
   16c8c:			; <UNDEFINED> instruction: 0xf0004299
   16c90:	blls	1b6f6c <wprintw@plt+0x1b3b14>
   16c94:			; <UNDEFINED> instruction: 0xf1bc681b
   16c98:			; <UNDEFINED> instruction: 0xf0000f00
   16c9c:			; <UNDEFINED> instruction: 0xf89880a7
   16ca0:	ldmdbcs	lr, {ip}^
   16ca4:			; <UNDEFINED> instruction: 0xf413d103
   16ca8:	svclt	0x00187f00
   16cac:	ldrbeq	r2, [r9], #1025	; 0x401
   16cb0:	ldmibvs	r3, {r2, sl, ip, lr, pc}^
   16cb4:	strmi	r9, [fp], #-2313	; 0xfffff6f7
   16cb8:	bicsvs	r4, r3, r3, ror #8
   16cbc:			; <UNDEFINED> instruction: 0xf7ef4658
   16cc0:	ldmdavs	r2!, {r0, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   16cc4:	andls	r6, r7, r2, lsl r9
   16cc8:			; <UNDEFINED> instruction: 0xf7ef6810
   16ccc:	ldmdavs	r2!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   16cd0:	movwne	lr, #18898	; 0x49d2
   16cd4:	blls	1e874c <wprintw@plt+0x1e52f4>
   16cd8:	bne	627e6c <wprintw@plt+0x624a14>
   16cdc:	stmdavs	r8, {r4, r6, r8, sp, lr}
   16ce0:	stmda	r8, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16ce4:	ldmdbvs	r8, {r0, r1, r4, r5, fp, sp, lr}
   16ce8:	andlt	pc, r0, r0, asr #17
   16cec:	vldrvs.16	s23, [sl, #158]	; 0x9e	; <UNPREDICTABLE>
   16cf0:	bls	1c3180 <wprintw@plt+0x1bfd28>
   16cf4:	sbcseq	r6, r2, #1179648	; 0x120000
   16cf8:	addshi	pc, r0, r0, asr #2
   16cfc:			; <UNDEFINED> instruction: 0xf00969d9
   16d00:			; <UNDEFINED> instruction: 0xf7f1fc5d
   16d04:	blmi	1815808 <wprintw@plt+0x18123b0>
   16d08:	strcc	r2, [r1, #-513]	; 0xfffffdff
   16d0c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   16d10:	smmla	lr, sl, r0, r7
   16d14:			; <UNDEFINED> instruction: 0xf04f4b5c
   16d18:			; <UNDEFINED> instruction: 0xf8590b01
   16d1c:			; <UNDEFINED> instruction: 0xf8844003
   16d20:			; <UNDEFINED> instruction: 0xf005b000
   16d24:	blmi	1695450 <wprintw@plt+0x1691ff8>
   16d28:			; <UNDEFINED> instruction: 0xf8596831
   16d2c:	movwls	r3, #28675	; 0x7003
   16d30:	strmi	r9, [r2], -ip, lsl #22
   16d34:	stmibvs	r9, {r3, r8, fp, sp, lr}^
   16d38:	blls	1e7da4 <wprintw@plt+0x1e494c>
   16d3c:	andsvs	r6, sl, r0, lsl #16
   16d40:			; <UNDEFINED> instruction: 0xf988f005
   16d44:			; <UNDEFINED> instruction: 0xf8594b52
   16d48:	andsvs	r3, r8, r3
   16d4c:	cdp2	0, 0, cr15, cr6, cr9, {0}
   16d50:	bne	fe4525bc <wprintw@plt+0xfe44f164>
   16d54:	ldrtmi	r2, [r8], -r5, lsl #4
   16d58:	stmda	lr!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16d5c:	ldrbmi	r4, [r8], -r1, lsl #12
   16d60:	ldc2	7, cr15, [sl], {252}	; 0xfc
   16d64:	mcrrne	0, 2, r7, r4, cr7
   16d68:			; <UNDEFINED> instruction: 0x465cd019
   16d6c:			; <UNDEFINED> instruction: 0xf43f2800
   16d70:	blls	1c2a38 <wprintw@plt+0x1bf5e0>
   16d74:	mcrne	8, 2, r6, cr3, cr12, {0}
   16d78:	vorr.i32	q10, #13303808	; 0x00cb0000
   16d7c:			; <UNDEFINED> instruction: 0xf63f3400
   16d80:	stmdacc	r2, {r3, r5, r8, r9, sl, fp, sp, pc}
   16d84:	cmpmi	r7, r7, asr #4
   16d88:			; <UNDEFINED> instruction: 0xf8dee753
   16d8c:	stmdals	ip, {r2, r3, r4, sp}
   16d90:	strmi	r9, [r2], #-2320	; 0xfffff6f0
   16d94:			; <UNDEFINED> instruction: 0xf67f428a
   16d98:	stclne	15, cr10, [r9], #-272	; 0xfffffef0
   16d9c:	qsublt	sp, sp, r5
   16da0:	andcs	r4, r1, #60, 22	; 0xf000
   16da4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   16da8:	bls	1b2e18 <wprintw@plt+0x1af9c0>
   16dac:	stmdbls	r4, {r0, r1, r4, r5, fp, sp, lr}
   16db0:	subseq	r6, r2, r2, lsl r8
   16db4:	strle	r6, [r4], #-793	; 0xfffffce7
   16db8:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, sp, lr}
   16dbc:	blcs	34e30 <wprintw@plt+0x319d8>
   16dc0:	bmi	d8b2e8 <wprintw@plt+0xd87e90>
   16dc4:	ldrbtmi	r4, [sl], #-2857	; 0xfffff4d7
   16dc8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16dcc:	subsmi	r9, sl, r1, lsl fp
   16dd0:	strtmi	sp, [r8], -r7, asr #2
   16dd4:	ldc	0, cr11, [sp], #76	; 0x4c
   16dd8:	pop	{r2, r8, r9, fp, pc}
   16ddc:			; <UNDEFINED> instruction: 0xf8de8ff0
   16de0:	blls	3dee58 <wprintw@plt+0x3dba00>
   16de4:			; <UNDEFINED> instruction: 0xf4bf429a
   16de8:	bfc	sl, (invalid: 30:22)
   16dec:	ldrb	r2, [lr, -r1, lsl #8]
   16df0:			; <UNDEFINED> instruction: 0xf8dd9b05
   16df4:	addsmi	ip, r9, #48	; 0x30
   16df8:	svcge	0x004bf47f
   16dfc:			; <UNDEFINED> instruction: 0xf8da69d3
   16e00:	addmi	r1, fp, #0
   16e04:	svcge	0x0045f4bf
   16e08:	strbtmi	r9, [r3], #-2057	; 0xfffff7f7
   16e0c:	svclt	0x002c428b
   16e10:	stmdane	r0, {r6, r7, fp, ip}^
   16e14:	andeq	pc, r0, sl, asr #17
   16e18:			; <UNDEFINED> instruction: 0xe73a9010
   16e1c:	ldc2	0, cr15, [lr, #36]	; 0x24
   16e20:	blvs	1490be4 <wprintw@plt+0x148d78c>
   16e24:	addsmi	r6, r9, #3457024	; 0x34c000
   16e28:	svcge	0x0033f67f
   16e2c:	vmlaeq.f64	d14, d12, d3
   16e30:	svclt	0x00244571
   16e34:	stmiane	fp, {r0, r3, r8, r9, fp, ip, pc}^
   16e38:	tstls	r0, #1275068417	; 0x4c000001
   16e3c:	movwcs	lr, #5929	; 0x1729
   16e40:	bcc	45266c <wprintw@plt+0x44f214>
   16e44:	svclt	0x0018e6b7
   16e48:	streq	pc, [r1, #-111]	; 0xffffff91
   16e4c:	stfnep	f5, [r9], #-692	; 0xfffffd4c
   16e50:	and	sp, r2, r5, lsr #3
   16e54:			; <UNDEFINED> instruction: 0xf96af005
   16e58:			; <UNDEFINED> instruction: 0x4640e7b3
   16e5c:	stc2l	7, cr15, [r2], {255}	; 0xff
   16e60:			; <UNDEFINED> instruction: 0xf7ebe7a3
   16e64:	svclt	0x0000efbc
   16e68:	andeq	sl, r2, r8, ror #28
   16e6c:	andeq	r0, r0, ip, ror #6
   16e70:	andeq	sl, r2, sl, asr lr
   16e74:	andeq	r0, r0, r0, lsl #6
   16e78:	andeq	r0, r0, r4, lsr #11
   16e7c:	andeq	fp, r2, r2, lsl sp
   16e80:	muleq	r1, ip, r1
   16e84:	andeq	r0, r0, r4, lsl #8
   16e88:	andeq	r0, r0, ip, asr #6
   16e8c:	andeq	r0, r0, r0, lsl #7
   16e90:			; <UNDEFINED> instruction: 0x000003b8
   16e94:	andeq	r0, r0, r4, lsl #12
   16e98:	andeq	sl, r2, r2, ror #23
   16e9c:	mvnsmi	lr, #737280	; 0xb4000
   16ea0:	lfmmi	f2, 4, [r7], #-20	; 0xffffffec
   16ea4:	blmi	e030c8 <wprintw@plt+0xdffc70>
   16ea8:	ldrbtmi	r2, [ip], #-0
   16eac:			; <UNDEFINED> instruction: 0x4d374936
   16eb0:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   16eb4:	ldmdavs	fp, {r1, r2, r4, r5, sl, fp, lr}
   16eb8:			; <UNDEFINED> instruction: 0xf04f9305
   16ebc:			; <UNDEFINED> instruction: 0xf7eb0300
   16ec0:	blmi	d52cb8 <wprintw@plt+0xd4f860>
   16ec4:	tstcs	r0, ip, ror r4
   16ec8:	andls	r2, r2, r8, lsl #4
   16ecc:	stmiapl	r6!, {r3, r9, sl, lr}^
   16ed0:			; <UNDEFINED> instruction: 0x96014b31
   16ed4:	stmdbpl	r5!, {r0, r1, r3, r4, r5, r6, sl, lr}^
   16ed8:			; <UNDEFINED> instruction: 0xf7fc9500
   16edc:	cmnlt	r0, r5, lsr #21	; <UNPREDICTABLE>
   16ee0:	suble	r1, r1, r3, asr #24
   16ee4:	ldcle	8, cr2, [r0, #-0]
   16ee8:	blmi	9a97a0 <wprintw@plt+0x9a6348>
   16eec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16ef0:	blls	170f60 <wprintw@plt+0x16db08>
   16ef4:	qdaddle	r4, sl, r0
   16ef8:	pop	{r0, r1, r2, ip, sp, pc}
   16efc:	blmi	a37ec4 <wprintw@plt+0xa34a6c>
   16f00:	stmiapl	r3!, {r3, r5, r9, sl, lr}^
   16f04:			; <UNDEFINED> instruction: 0xf7f76819
   16f08:	stmdami	r6!, {r0, r1, r2, r6, r8, sl, fp, ip, sp, lr, pc}
   16f0c:	bmi	9c1b24 <wprintw@plt+0x9be6cc>
   16f10:	stmdapl	r7!, {r8, sp}
   16f14:	stmibvs	r6, {r3, r4, r5, fp, sp, lr}^
   16f18:	strls	lr, [r3, #-2512]	; 0xfffff630
   16f1c:			; <UNDEFINED> instruction: 0x8018f8d0
   16f20:	stmiapl	r6!, {r2, r9, sl, ip, pc}
   16f24:	ldmdavs	r0!, {r1, r3, r5, r9, sl, lr}
   16f28:	mcr2	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   16f2c:	bls	131018 <wprintw@plt+0x12dbc0>
   16f30:	blmi	7a0b3c <wprintw@plt+0x79d6e4>
   16f34:	andls	pc, ip, r1, asr #17
   16f38:	andshi	pc, r8, r1, asr #17
   16f3c:	bicvs	r6, sl, sp, lsl #2
   16f40:	andsvc	r5, pc, r3, ror #17
   16f44:	blle	ff3de75c <wprintw@plt+0xff3db304>
   16f48:	ldmdbmi	r9, {r0, r2, r9, sp}
   16f4c:	strtmi	r9, [r3], -r0, lsl #4
   16f50:	ldrbtmi	r4, [r9], #-2584	; 0xfffff5e8
   16f54:	ldrbtmi	r2, [sl], #-0
   16f58:	b	14d4f10 <wprintw@plt+0x14d1ab8>
   16f5c:	strmi	r4, [r1], -r2, lsr #12
   16f60:			; <UNDEFINED> instruction: 0xf0062000
   16f64:	sbfx	pc, sp, #18, #32
   16f68:	andcs	r4, r5, #311296	; 0x4c000
   16f6c:	ldrbtmi	r2, [r9], #-0
   16f70:	svc	0x0022f7eb
   16f74:			; <UNDEFINED> instruction: 0xf914f007
   16f78:			; <UNDEFINED> instruction: 0xf7ebe7b6
   16f7c:	svclt	0x0000ef30
   16f80:	strdeq	sl, [r2], -lr
   16f84:	andeq	r0, r0, ip, ror #6
   16f88:	andeq	r8, r1, lr, asr #29
   16f8c:	andeq	r0, r0, r0, ror #11
   16f90:	andeq	sl, r2, r4, ror #21
   16f94:	andeq	r0, r0, ip, ror #8
   16f98:	muleq	r1, r4, fp
   16f9c:			; <UNDEFINED> instruction: 0x0002aabc
   16fa0:	andeq	r0, r0, r0, asr #9
   16fa4:	andeq	r0, r0, r0, lsl #6
   16fa8:	ldrdeq	r0, [r0], -ip
   16fac:	andeq	r0, r0, r4, lsl #12
   16fb0:	andeq	r8, r1, sl, asr lr
   16fb4:	andeq	r8, r1, sl, lsr lr
   16fb8:	andeq	r3, r1, sl, ror #13
   16fbc:	stmdacs	r1, {r3, r4, r5, r8, sl, ip, sp, pc}
   16fc0:	blmi	3aa3fc <wprintw@plt+0x3a6fa4>
   16fc4:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   16fc8:	stmdavs	r3!, {r2, r3, r4, fp, sp, lr}^
   16fcc:	stmiavs	r2!, {r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   16fd0:	stfles	f6, [r4], {35}	; 0x23
   16fd4:	ldmvs	fp, {r0, r1, r2, sp, lr, pc}
   16fd8:			; <UNDEFINED> instruction: 0x61232801
   16fdc:	addsmi	sp, sl, #3
   16fe0:	rscscc	pc, pc, r0, lsl #2
   16fe4:	strdvs	sp, [r1, #23]!
   16fe8:			; <UNDEFINED> instruction: 0xf866f005
   16fec:	andcs	r4, r1, #4, 22	; 0x1000
   16ff0:	stmiapl	fp!, {r5, r9, sp, lr}^
   16ff4:	ldclt	0, cr7, [r8, #-104]!	; 0xffffff98
   16ff8:	andeq	sl, r2, r4, ror #19
   16ffc:	andeq	r0, r0, r0, lsl #6
   17000:	andeq	r0, r0, r4, lsl #12
   17004:	ldrbmi	lr, [r0, sp, lsr #18]!
   17008:	ldcmi	0, cr11, [r6], {140}	; 0x8c
   1700c:	stmib	sp, {r3, r4, r7, r9, sl, lr}^
   17010:	ldmibmi	r5, {r1, r2, ip}
   17014:	svcmi	0x0095447c
   17018:	ldrbtmi	r5, [pc], #-2145	; 17020 <wprintw@plt+0x13bc8>
   1701c:	tstls	fp, r9, lsl #16
   17020:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   17024:	eorsle	r2, r1, r0, lsl #22
   17028:	cmnle	r0, r0, lsl #20
   1702c:	ldrbtmi	r4, [fp], #-2960	; 0xfffff470
   17030:	andcs	r4, r5, #144, 18	; 0x240000
   17034:	movwls	r2, #20480	; 0x5000
   17038:			; <UNDEFINED> instruction: 0x46054479
   1703c:	cdp	7, 11, cr15, cr12, cr11, {7}
   17040:	blls	16a27c <wprintw@plt+0x166e24>
   17044:	andscs	r4, r0, #42991616	; 0x2900000
   17048:	strtmi	r9, [r8], -r2
   1704c:	stmib	sp, {r2, r3, r4, r5, r8, fp, ip, lr}^
   17050:			; <UNDEFINED> instruction: 0xf7fc5400
   17054:	adcmi	pc, r8, #3817472	; 0x3a4000
   17058:	vaddl.s8	<illegal reg q12.5>, d0, d10
   1705c:	stmdage	sl, {r0, r1, r5, r6, r7, pc}
   17060:			; <UNDEFINED> instruction: 0xf9b4f7f4
   17064:	ldmpl	fp!, {r0, r2, r7, r8, r9, fp, lr}^
   17068:			; <UNDEFINED> instruction: 0xf0004283
   1706c:	blls	2b7404 <wprintw@plt+0x2b3fac>
   17070:	vldmdble	sl!, {d18-d17}
   17074:	blmi	1f29a84 <wprintw@plt+0x1f2662c>
   17078:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1707c:	blls	2f10ec <wprintw@plt+0x2edc94>
   17080:			; <UNDEFINED> instruction: 0xf040405a
   17084:	andlt	r8, ip, sp, ror #1
   17088:			; <UNDEFINED> instruction: 0x87f0e8bd
   1708c:			; <UNDEFINED> instruction: 0xf8574b7d
   17090:			; <UNDEFINED> instruction: 0xf8d99003
   17094:	ldmdblt	r0, {lr}
   17098:	ldmdavs	r8, {r0, r1, r5, r8, fp, sp, lr}^
   1709c:	stmdbls	r6, {r0, r1, r2, ip, pc}
   170a0:	bvs	8854ec <wprintw@plt+0x882094>
   170a4:	tstls	r6, r1, lsl #2
   170a8:	blle	15610b0 <wprintw@plt+0x155dc58>
   170ac:	stmdavs	r2!, {fp, sp}^
   170b0:	stmdacs	r1, {r0, r5, r8, sl, fp, ip, lr, pc}
   170b4:	eorle	r6, r1, r2, lsr #2
   170b8:	strcs	r6, [r0, #-2214]	; 0xfffff75a
   170bc:	ldmvs	r2, {r0, r2, sp, lr, pc}
   170c0:	strcs	r3, [r1, #-2049]	; 0xfffff7ff
   170c4:			; <UNDEFINED> instruction: 0x612242a8
   170c8:	addsmi	sp, r6, #2
   170cc:	strdlt	sp, [sp, r7]!
   170d0:	andls	r2, r7, r0, lsl #18
   170d4:	ble	53111c <wprintw@plt+0x52dcc4>
   170d8:			; <UNDEFINED> instruction: 0xfffcf004
   170dc:	ldrdmi	pc, [r0], -r9
   170e0:	stmdbvs	r2!, {r1, r2, r8, r9, fp, ip, pc}
   170e4:	ldmdane	r9, {r1, r8, r9, ip, sp}
   170e8:	tstls	r6, r0, lsl r8
   170ec:	blmi	19cf118 <wprintw@plt+0x19cbcc0>
   170f0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   170f4:	movwcs	lr, #6044	; 0x179c
   170f8:	movwls	r6, #28962	; 0x7122
   170fc:	ldmdavs	r0, {r8, fp, sp}
   17100:	stmdbcs	r0, {r1, r3, r5, r6, r7, r8, r9, fp, ip, lr, pc}
   17104:			; <UNDEFINED> instruction: 0xf101bfcf
   17108:	strdcs	r3, [r0, -pc]
   1710c:	movwls	r2, #25345	; 0x6301
   17110:			; <UNDEFINED> instruction: 0xff70f004
   17114:	ldrdvs	pc, [r0], -r9
   17118:	bmi	173dd38 <wprintw@plt+0x173a8e0>
   1711c:	rdfne<illegal precision>z	f6, f0, f0
   17120:	poppl	{r4, r5, r9, sp, lr}
   17124:	ldrbeq	r6, [ip, fp, ror #16]
   17128:			; <UNDEFINED> instruction: 0xf1b8d443
   1712c:	teqle	r8, r0, lsl #30
   17130:	ldmdbvs	r2!, {r0, r4, r5, r7, fp, sp, lr}
   17134:	stmdavs	r8, {r1, r2, r4, r6, r8, r9, fp, lr}^
   17138:	ldmpl	lr!, {r1, r4, r6, fp, sp, lr}^
   1713c:	ldmdavs	r3!, {r7, r9, fp, ip}
   17140:	sbcsvc	lr, r3, #3072	; 0xc00
   17144:	svceq	0x0062ebb0
   17148:	stmdavs	sl!, {r1, r9, fp, ip, lr, pc}^
   1714c:	ldrle	r0, [pc, #-1170]	; 16cc2 <wprintw@plt+0x1386a>
   17150:			; <UNDEFINED> instruction: 0xf0082000
   17154:			; <UNDEFINED> instruction: 0xe78dfedf
   17158:	stmdavs	r2!, {r0, r1, r5, r7, fp, sp, lr}^
   1715c:	ldrmi	r6, [r8], #-2139	; 0xfffff7a5
   17160:	andls	r3, r7, r1
   17164:	stcle	8, cr2, [r4]
   17168:	blmi	1211084 <wprintw@plt+0x120dc2c>
   1716c:	stmdbge	r7, {r1, r2, r9, fp, sp, pc}
   17170:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   17174:	cdp2	0, 13, cr15, cr14, cr4, {0}
   17178:	rsble	r2, r7, r0, lsl #16
   1717c:	ldmib	sp, {r0, r6, r8, r9, fp, lr}^
   17180:			; <UNDEFINED> instruction: 0xf8571006
   17184:	stmdacs	r0, {r0, r1, ip, pc}
   17188:	ldrdmi	pc, [r0], -r9
   1718c:	strb	sp, [r3, lr, lsl #21]!
   17190:	ldrdcs	pc, [r0], -r9
   17194:	bne	6e5da0 <wprintw@plt+0x6e2948>
   17198:	subsvs	r2, r3, #2
   1719c:	cdp2	0, 11, cr15, cr10, cr8, {0}
   171a0:	andcs	lr, r0, r8, ror #14
   171a4:	cdp2	0, 11, cr15, cr6, cr8, {0}
   171a8:	andcs	r4, r1, #59392	; 0xe800
   171ac:			; <UNDEFINED> instruction: 0x701a58fb
   171b0:	blmi	e90f38 <wprintw@plt+0xe8dae0>
   171b4:	andge	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   171b8:	ldrdne	pc, [r0], -sl
   171bc:			; <UNDEFINED> instruction: 0xff5cf012
   171c0:			; <UNDEFINED> instruction: 0x46046933
   171c4:			; <UNDEFINED> instruction: 0xf0046818
   171c8:			; <UNDEFINED> instruction: 0xf8daff85
   171cc:			; <UNDEFINED> instruction: 0xf0121000
   171d0:	addmi	pc, r4, #332	; 0x14c
   171d4:			; <UNDEFINED> instruction: 0xf1b8d81e
   171d8:	mvnle	r0, r0, lsl #30
   171dc:			; <UNDEFINED> instruction: 0xf8d9686a
   171e0:	ldrbeq	r6, [r1, r0]
   171e4:	strle	r6, [r3, #2355]!	; 0x933
   171e8:			; <UNDEFINED> instruction: 0xf0049309
   171ec:			; <UNDEFINED> instruction: 0xf8d9ff65
   171f0:	ldmdbvs	r9, {ip, sp}
   171f4:	ldc2	0, cr15, [r4, #-32]!	; 0xffffffe0
   171f8:	bge	2a9e94 <wprintw@plt+0x2a6a3c>
   171fc:	andls	sl, sl, r9, lsl #18
   17200:	ldmdavs	r0!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
   17204:	sbcsvc	lr, r0, r0, lsl #22
   17208:	strtmi	r1, [r0], -r4, asr #32
   1720c:	ldc2	0, cr15, [ip, #28]
   17210:	ldr	r1, [r4, r0, lsr #20]
   17214:	ldrdmi	pc, [r0], -r9
   17218:	ldmdavs	r8, {r0, r1, r5, r8, fp, sp, lr}
   1721c:			; <UNDEFINED> instruction: 0xff5af004
   17220:	ldrb	r6, [r8, r0, lsr #4]
   17224:	andcs	r4, r5, #475136	; 0x74000
   17228:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1722c:	stcl	7, cr15, [r4, #940]	; 0x3ac
   17230:			; <UNDEFINED> instruction: 0xffb6f006
   17234:	blmi	590eb4 <wprintw@plt+0x58da5c>
   17238:	tstcs	r1, r8, lsr #12
   1723c:	ldmdavs	r3, {r1, r3, r4, r5, r6, r7, fp, ip, lr}
   17240:	orrpl	pc, r0, #587202560	; 0x23000000
   17244:			; <UNDEFINED> instruction: 0xf0006013
   17248:	ldr	pc, [r3, -sp, lsr #16]
   1724c:	andcs	r4, r5, #20, 18	; 0x50000
   17250:			; <UNDEFINED> instruction: 0xf7eb4479
   17254:			; <UNDEFINED> instruction: 0x4601edb2
   17258:			; <UNDEFINED> instruction: 0xf0052003
   1725c:	str	pc, [r9, -r1, ror #31]
   17260:	ldc	7, cr15, [ip, #940]!	; 0x3ac
   17264:	muleq	r2, r4, r9
   17268:	andeq	r0, r0, ip, ror #6
   1726c:	andeq	sl, r2, lr, lsl #19
   17270:	andeq	r5, r1, sl, lsr sl
   17274:	andeq	r8, r1, ip, lsl #27
   17278:	andeq	r0, r0, ip, ror #8
   1727c:	andeq	r0, r0, ip, asr #8
   17280:	andeq	sl, r2, r0, lsr r9
   17284:	andeq	r0, r0, r0, lsl #6
   17288:	andeq	r0, r0, r0, asr #9
   1728c:	andeq	r0, r0, r4, lsr #11
   17290:	andeq	r0, r0, ip, lsl r3
   17294:	andeq	r0, r0, r4, lsl #12
   17298:	andeq	r0, r0, r4, ror r3
   1729c:	andeq	r3, r1, lr, lsr #8
   172a0:	andeq	r7, r1, r4, lsr #29
   172a4:	blmi	ff229dc8 <wprintw@plt+0xff226970>
   172a8:	push	{r1, r3, r4, r5, r6, sl, lr}
   172ac:			; <UNDEFINED> instruction: 0xb0974ff0
   172b0:	pkhtbmi	r5, r2, r3, asr #17
   172b4:	ldmdavs	fp, {r0, r2, r6, r7, r8, sl, fp, lr}
   172b8:			; <UNDEFINED> instruction: 0xf04f9315
   172bc:	blmi	ff117ec4 <wprintw@plt+0xff114a6c>
   172c0:	stmdbcs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
   172c4:	mrshi	pc, (UNDEF: 70)	; <UNPREDICTABLE>
   172c8:	movwls	r5, #55531	; 0xd8eb
   172cc:	stmiapl	fp!, {r0, r6, r7, r8, r9, fp, lr}^
   172d0:	tstls	r3, #24, 16	; 0x180000
   172d4:	blcs	352e8 <wprintw@plt+0x31e90>
   172d8:	bmi	ff00b3ac <wprintw@plt+0xff007f54>
   172dc:	vcgt.s8	d18, d5, d0
   172e0:	vmov.i32	<illegal reg q10.5>, #5636096	; 0x00560000
   172e4:			; <UNDEFINED> instruction: 0x46195455
   172e8:	movwls	r5, #2223	; 0x8af
   172ec:	blx	fe1313de <wprintw@plt+0xfe12df86>
   172f0:	bl	fe9c8b00 <wprintw@plt+0xfe9c56a8>
   172f4:			; <UNDEFINED> instruction: 0xf00672e2
   172f8:			; <UNDEFINED> instruction: 0x4606fa75
   172fc:	cdp	7, 11, cr15, cr10, cr11, {7}
   17300:			; <UNDEFINED> instruction: 0xf0043007
   17304:	bls	516898 <wprintw@plt+0x513440>
   17308:	ldmdavs	r0, {r0, r1, r9, sl, lr}
   1730c:			; <UNDEFINED> instruction: 0xf004930c
   17310:	ldmdavs	fp!, {r0, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   17314:	strcs	pc, [r3], #-2948	; 0xfffff47c
   17318:	strbtvc	lr, [r3], #2980	; 0xba4
   1731c:	vhsub.s8	d4, d16, d16
   17320:	blmi	febb7780 <wprintw@plt+0xfebb4328>
   17324:	movwls	r4, #5243	; 0x147b
   17328:	rscscc	pc, pc, #79	; 0x4f
   1732c:	smlatbcs	r1, ip, fp, r4
   17330:	ldrbtmi	r9, [fp], #-2060	; 0xfffff7f4
   17334:			; <UNDEFINED> instruction: 0xf7eb9600
   17338:	ldrtmi	lr, [r0], -r6, ror #29
   1733c:	ldcl	7, cr15, [sl], {235}	; 0xeb
   17340:	stmiami	r8!, {r2, sp, lr, pc}
   17344:			; <UNDEFINED> instruction: 0xf0044478
   17348:			; <UNDEFINED> instruction: 0x900cfdb5
   1734c:	bmi	fe9e95ec <wprintw@plt+0xfe9e6194>
   17350:	stmdapl	r8!, {r0, r1, r2, r5, r7, r8, fp, lr}
   17354:			; <UNDEFINED> instruction: 0xf8df4ba7
   17358:	andls	r8, pc, r0, lsr #5
   1735c:	ldrbtmi	r5, [r8], #2218	; 0x8aa
   17360:	strbmi	r5, [r1], lr, ror #16
   17364:	stmiapl	fp!, {r4, r9, ip, pc}^
   17368:	blmi	fe93bfa8 <wprintw@plt+0xfe938b50>
   1736c:	tstls	r1, #2063597568	; 0x7b000000
   17370:	ldmdavc	fp, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
   17374:	cmnle	fp, r0, lsl #22
   17378:	svceq	0x0000f1ba
   1737c:			; <UNDEFINED> instruction: 0xf04fbf14
   17380:			; <UNDEFINED> instruction: 0xf04f0804
   17384:	blls	359394 <wprintw@plt+0x355f3c>
   17388:	strbmi	r2, [r9], -r5, lsl #4
   1738c:	ldmdavs	fp, {sp}
   17390:			; <UNDEFINED> instruction: 0xf7eb930b
   17394:	ldmdavs	r2!, {r1, r4, r8, sl, fp, sp, lr, pc}
   17398:			; <UNDEFINED> instruction: 0xf0129b0b
   1739c:	svclt	0x00080f02
   173a0:	andls	r9, sl, r1, lsl pc
   173a4:	ldreq	sp, [r1, #381]	; 0x17d
   173a8:	addhi	pc, r9, r0, lsl #2
   173ac:	ldrbeq	r4, [r2], #2452	; 0x994
   173b0:			; <UNDEFINED> instruction: 0x460c4479
   173b4:	addshi	pc, r1, r0, lsl #2
   173b8:	sublt	pc, r8, #14614528	; 0xdf0000
   173bc:			; <UNDEFINED> instruction: 0xf1ba44fb
   173c0:	subsle	r0, r8, r0, lsl #30
   173c4:	stmiapl	sl!, {r4, r7, r9, fp, lr}
   173c8:	ldmdavs	r2, {r1, r4, r8, r9, ip, pc}
   173cc:	andcs	r6, r5, #16, 22	; 0x4000
   173d0:			; <UNDEFINED> instruction: 0xf0002800
   173d4:	stmibmi	sp, {r0, r1, r2, r4, r7, pc}
   173d8:	ldrbtmi	r2, [r9], #-0
   173dc:	stcl	7, cr15, [ip], #940	; 0x3ac
   173e0:			; <UNDEFINED> instruction: 0x46019b12
   173e4:	stmib	sp, {r0, r1, r3, ip, pc}^
   173e8:	cfstrsls	mvf7, [sl], {4}
   173ec:			; <UNDEFINED> instruction: 0xf8df9a0c
   173f0:	strls	ip, [r3], #-544	; 0xfffffde0
   173f4:	ldrbtmi	r9, [ip], #3088	; 0xc10
   173f8:	tstcs	r0, r7, lsl #2
   173fc:	strmi	r9, [r8], -r8, lsl #4
   17400:	strbmi	r9, [r2], -r1, lsl #8
   17404:			; <UNDEFINED> instruction: 0xf8cd9c0e
   17408:			; <UNDEFINED> instruction: 0xf8cdb018
   1740c:	strls	ip, [r0], #-8
   17410:			; <UNDEFINED> instruction: 0xf80af7fc
   17414:	andls	r4, sl, r3, lsl #12
   17418:	mrrcne	0, 1, r9, r8, cr4
   1741c:	ldcne	0, cr13, [r9], {127}	; 0x7f
   17420:	blcs	4b4d8 <wprintw@plt+0x48080>
   17424:	ldmdage	r4, {r0, r1, r2, r3, r5, ip, lr, pc}
   17428:			; <UNDEFINED> instruction: 0xffd0f7f3
   1742c:	andls	r4, sl, r9, ror sl
   17430:	addsmi	r5, r0, #11141120	; 0xaa0000
   17434:	bmi	1e4b5ac <wprintw@plt+0x1e48154>
   17438:	addsmi	r5, r0, #11141120	; 0xaa0000
   1743c:	bmi	1e0b5b8 <wprintw@plt+0x1e08160>
   17440:	addsmi	r5, r0, #11141120	; 0xaa0000
   17444:	bmi	1dcb5e4 <wprintw@plt+0x1dc818c>
   17448:	addsmi	r5, r0, #11141120	; 0xaa0000
   1744c:	adchi	pc, r7, r0, asr #32
   17450:			; <UNDEFINED> instruction: 0x061b6833
   17454:			; <UNDEFINED> instruction: 0xf08abf58
   17458:	strle	r0, [r9, #2561]	; 0xa01
   1745c:			; <UNDEFINED> instruction: 0xf800f7f9
   17460:	andsvc	pc, r6, pc, asr #8
   17464:	svc	0x0062f7eb
   17468:	ldmdavc	fp, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
   1746c:	addle	r2, r3, r0, lsl #22
   17470:	stmdami	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
   17474:	stmdbmi	fp!, {r0, r1, r2, r7, r8, r9, sl, sp, lr, pc}^
   17478:			; <UNDEFINED> instruction: 0xe7b44479
   1747c:	ldmdavs	fp, {r0, r1, r4, r8, r9, fp, ip, pc}
   17480:	blcs	354f4 <wprintw@plt+0x3209c>
   17484:	blls	38b5b8 <wprintw@plt+0x388160>
   17488:	stmdavc	fp, {r0, r3, r4, fp, sp, lr}
   1748c:	cmnle	r7, r0, lsl #22
   17490:	ldreq	r6, [sl, #2099]	; 0x833
   17494:			; <UNDEFINED> instruction: 0xf1bad46a
   17498:	rsble	r0, r4, r0, lsl #30
   1749c:	ldc2l	7, cr15, [lr], #1020	; 0x3fc
   174a0:	stmdbmi	r1!, {r0, r2, r6, sp, lr, pc}^
   174a4:	andcs	r2, r0, r5, lsl #4
   174a8:	ldrbtmi	r9, [r9], #-786	; 0xfffffcee
   174ac:	stc	7, cr15, [r4], {235}	; 0xeb
   174b0:	blls	4b1580 <wprintw@plt+0x4ae128>
   174b4:			; <UNDEFINED> instruction: 0x46070591
   174b8:			; <UNDEFINED> instruction: 0xf57f900b
   174bc:	ldmdbmi	fp, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   174c0:	andcs	r2, r0, r5, lsl #4
   174c4:	ldrbtmi	r9, [r9], #-786	; 0xfffffcee
   174c8:	ldcl	7, cr15, [r6], #-940	; 0xfffffc54
   174cc:	blls	4b159c <wprintw@plt+0x4ae144>
   174d0:			; <UNDEFINED> instruction: 0x460404d2
   174d4:			; <UNDEFINED> instruction: 0xf57f900b
   174d8:	ldmdbmi	r5, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}^
   174dc:	andcs	r2, r0, r5, lsl #4
   174e0:	ldrbtmi	r9, [r9], #-786	; 0xfffffcee
   174e4:	stcl	7, cr15, [r8], #-940	; 0xfffffc54
   174e8:	pkhbtmi	r9, r3, r2, lsl #22
   174ec:	strb	r9, [r6, -fp]!
   174f0:			; <UNDEFINED> instruction: 0xf0836833
   174f4:	eorsvs	r0, r3, r2, lsl #6
   174f8:	ldmdavs	r3!, {r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}
   174fc:	orrpl	pc, r0, #-2097152000	; 0x83000000
   17500:			; <UNDEFINED> instruction: 0xe7356033
   17504:	ldrbtmi	r4, [r9], #-2379	; 0xfffff6b5
   17508:	mrrc	7, 14, pc, r6, cr11	; <UNPREDICTABLE>
   1750c:			; <UNDEFINED> instruction: 0x46019b12
   17510:	strb	r9, [r8, -fp]!
   17514:	vst1.32	{d6[0]}, [r3 :32], r3
   17518:	eorsvs	r7, r3, r0, lsl #6
   1751c:	stmdbmi	r6, {r3, r5, r8, r9, sl, sp, lr, pc}^
   17520:	andcs	r2, r0, r5, lsl #4
   17524:			; <UNDEFINED> instruction: 0xf7eb4479
   17528:			; <UNDEFINED> instruction: 0xf006ec48
   1752c:			; <UNDEFINED> instruction: 0xf7fefe39
   17530:	stmdals	ip, {r0, r1, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   17534:	bl	ff7d54e8 <wprintw@plt+0xff7d2090>
   17538:	blmi	8e9e40 <wprintw@plt+0x8e69e8>
   1753c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17540:	blls	5715b0 <wprintw@plt+0x56e158>
   17544:	teqle	sl, sl, asr r0
   17548:	pop	{r0, r1, r2, r4, ip, sp, pc}
   1754c:	blmi	f3b514 <wprintw@plt+0xf380bc>
   17550:	uxtab	r4, r8, fp, ror #8
   17554:	ldmdbmi	fp!, {r2, r3, r5, r6, r7, fp, ip, lr}
   17558:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   1755c:			; <UNDEFINED> instruction: 0xf004940d
   17560:	eorvs	pc, r0, r3, lsl #25
   17564:			; <UNDEFINED> instruction: 0xf7ffe6b2
   17568:			; <UNDEFINED> instruction: 0xe7e0f97f
   1756c:	ldmdavs	r8, {r0, r1, r4, r8, r9, fp, ip, pc}
   17570:			; <UNDEFINED> instruction: 0xff5af7fe
   17574:	sbcsle	r2, sl, r0, lsl #16
   17578:	svceq	0x0000f1ba
   1757c:	ldrb	sp, [r2, lr, lsl #3]!
   17580:	stmdavs	r0!, {r0, r1, r4, sl, fp, ip, pc}
   17584:	ldc2l	0, cr15, [r0], #-16
   17588:	ldmdavs	r1, {r0, r2, r3, r9, fp, ip, pc}
   1758c:	stmdals	lr, {r0, r1, r9, sl, lr}
   17590:			; <UNDEFINED> instruction: 0xf7f76023
   17594:	ldmdavs	r3!, {r0, r9, fp, ip, sp, lr, pc}
   17598:	strbtle	r0, [r7], #1434	; 0x59a
   1759c:	bmi	ad1390 <wprintw@plt+0xacdf38>
   175a0:	addsmi	r5, r0, #11141120	; 0xaa0000
   175a4:	ldmdbmi	r8, {r0, r1, r6, r7, r8, ip, lr, pc}
   175a8:	ldrmi	r2, [sl], -r1, lsl #6
   175ac:	stmdavs	r9, {r0, r3, r5, r6, fp, ip, lr}
   175b0:	bvs	2719d8 <wprintw@plt+0x26e580>
   175b4:	ldrmi	r6, [r9], #-2112	; 0xfffff7c0
   175b8:	stc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
   175bc:			; <UNDEFINED> instruction: 0xf7ebe7b7
   175c0:	svclt	0x0000ec0e
   175c4:	andeq	sl, r2, r0, lsl #14
   175c8:	andeq	r0, r0, ip, ror #6
   175cc:	andeq	sl, r2, r8, ror #13
   175d0:	andeq	r0, r0, r0, asr #9
   175d4:	ldrdeq	r0, [r0], -ip
   175d8:	andeq	r0, r0, r0, lsl #10
   175dc:	andeq	r5, r1, r4, asr #14
   175e0:	strdeq	r3, [r1], -lr
   175e4:	andeq	r5, r1, r4, lsr #14
   175e8:	andeq	r0, r0, r0, asr r6
   175ec:	andeq	r0, r0, ip, ror #8
   175f0:	andeq	r0, r0, r4, lsr #11
   175f4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   175f8:	ldrdeq	r3, [r1], -sl
   175fc:	strdeq	r5, [r1], -ip
   17600:			; <UNDEFINED> instruction: 0x000156b8
   17604:	andeq	r5, r1, ip, lsr #13
   17608:	andeq	r0, r0, r0, lsl #6
   1760c:	andeq	r8, r1, lr, lsr #20
   17610:	andeq	r8, r1, lr, lsr sl
   17614:	andeq	r0, r0, ip, lsr #9
   17618:	andeq	r0, r0, r8, lsl #11
   1761c:	andeq	r0, r0, r8, lsl #7
   17620:	andeq	r0, r0, r0, lsl r6
   17624:	strdeq	r5, [r1], -r0
   17628:	andeq	r8, r1, lr, lsr r9
   1762c:	andeq	r8, r1, r6, lsr r9
   17630:	andeq	r3, r1, lr, asr r1
   17634:	andeq	r8, r1, lr, lsl r9
   17638:	andeq	r3, r1, r4, lsr r1
   1763c:	andeq	sl, r2, ip, ror #8
   17640:	andeq	r3, r1, r8, lsr #1
   17644:	andeq	r5, r1, lr, lsl #10
   17648:	andeq	r0, r0, ip, asr #8
   1764c:	strmi	r2, [r8], -r0, lsl #2
   17650:	mcrlt	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   17654:	tstcs	r0, r5, lsl #22
   17658:	strmi	r4, [r8], -r5, lsl #20
   1765c:	ldmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   17660:	vld2.8	{d6-d7}, [r3 :64], r3
   17664:	andsvs	r5, r3, r0, lsl #7
   17668:	mrclt	7, 0, APSR_nzcv, cr12, cr15, {7}
   1766c:	andeq	sl, r2, ip, asr #6
   17670:	andeq	r0, r0, r4, lsr #11
   17674:	tstcs	r0, r5, lsl #22
   17678:	strmi	r4, [r8], -r5, lsl #20
   1767c:	ldmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   17680:	vst2.8	{d22-d23}, [r3 :64], r3
   17684:	andsvs	r5, r3, r0, lsl #7
   17688:	mcrlt	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   1768c:	andeq	sl, r2, ip, lsr #6
   17690:	andeq	r0, r0, r4, lsr #11
   17694:	bmi	22a2b8 <wprintw@plt+0x226e60>
   17698:	ldmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   1769c:			; <UNDEFINED> instruction: 0xf0136813
   176a0:	andle	r0, r1, r0, lsl #3
   176a4:	mrclt	7, 6, APSR_nzcv, cr12, cr8, {7}
   176a8:	orrpl	pc, r0, #587202560	; 0x23000000
   176ac:	andsvs	r2, r3, r1
   176b0:	ldcllt	7, cr15, [r8, #1020]!	; 0x3fc
   176b4:	andeq	sl, r2, r0, lsl r3
   176b8:	andeq	r0, r0, r4, lsr #11
   176bc:	movwcs	r4, #6406	; 0x1906
   176c0:	andcs	r4, r0, #393216	; 0x60000
   176c4:	stmdapl	r9, {r0, r3, r4, r5, r6, sl, lr}
   176c8:	stmdbvs	r8, {r0, r3, fp, sp, lr}
   176cc:	stmdavs	r0, {r0, r3, r9, fp, sp, lr}^
   176d0:			; <UNDEFINED> instruction: 0xf7ff4419
   176d4:	svclt	0x0000bc97
   176d8:	andeq	sl, r2, r4, ror #5
   176dc:	andeq	r0, r0, r0, lsl #6
   176e0:	bmi	92a374 <wprintw@plt+0x926f1c>
   176e4:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   176e8:			; <UNDEFINED> instruction: 0x460e41f0
   176ec:	andhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   176f0:			; <UNDEFINED> instruction: 0xf8d84607
   176f4:	ldmdbvs	ip, {ip, sp}
   176f8:	stmdacs	r0, {r0, r3, r4, r6, r7, r8, fp, sp, lr}
   176fc:	cmplt	r9, r2, lsr r0
   17700:	strtmi	r6, [r8], -r5, lsr #16
   17704:	stc2	7, cr15, [r2, #-952]!	; 0xfffffc48
   17708:	strtmi	r4, [r8], #-1585	; 0xfffff9cf
   1770c:	mvnslt	r4, r2, lsl #12
   17710:			; <UNDEFINED> instruction: 0xf7ee6820
   17714:	ldmdblt	r0!, {r0, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   17718:	mvnslt	r6, r4, ror #17
   1771c:	strtmi	r6, [r8], -r5, lsr #16
   17720:	stc	7, cr15, [r8], #940	; 0x3ac
   17724:	strmi	r4, [r2], -r8, lsr #8
   17728:	orrlt	r4, pc, r1, lsr r6	; <UNPREDICTABLE>
   1772c:			; <UNDEFINED> instruction: 0xf7ee6820
   17730:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   17734:			; <UNDEFINED> instruction: 0xf8d8d0f0
   17738:	andcs	r1, r1, #0
   1773c:	tstvs	ip, r3, lsr #16
   17740:	ldrmi	r1, [r0], -r3, asr #21
   17744:	pop	{r0, r1, r3, r6, r7, r8, sp, lr}
   17748:	stmiavs	r4!, {r4, r5, r6, r7, r8, pc}
   1774c:	stmdavs	r0!, {r2, r4, r5, r8, ip, sp, pc}
   17750:			; <UNDEFINED> instruction: 0xf7ee4631
   17754:	stmdacs	r0, {r0, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   17758:			; <UNDEFINED> instruction: 0xe7ecd0f7
   1775c:	ldrmi	r2, [r0], -r0, lsl #4
   17760:	ldrhhi	lr, [r0, #141]!	; 0x8d
   17764:	strtmi	r6, [r8], -r5, lsr #16
   17768:	ldc2l	7, cr15, [ip], #952	; 0x3b8
   1776c:	ldrb	r4, [sl, r8, lsr #8]
   17770:	andeq	sl, r2, r4, asr #5
   17774:	andeq	r0, r0, r0, lsl #6
   17778:	bmi	1829cfc <wprintw@plt+0x18268a4>
   1777c:	blmi	1828968 <wprintw@plt+0x1825510>
   17780:	svcmi	0x00f0e92d
   17784:	stmpl	sl, {r0, r1, r3, r7, ip, sp, pc}
   17788:	ldmdbmi	lr, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1778c:	andls	r6, r9, #1179648	; 0x120000
   17790:	andeq	pc, r0, #79	; 0x4f
   17794:			; <UNDEFINED> instruction: 0xf8534a5c
   17798:			; <UNDEFINED> instruction: 0xf8539001
   1779c:			; <UNDEFINED> instruction: 0xf8d98002
   177a0:			; <UNDEFINED> instruction: 0xf8d83000
   177a4:	ldmdbvs	sl, {}	; <UNPREDICTABLE>
   177a8:	andls	r6, r2, #3588096	; 0x36c000
   177ac:			; <UNDEFINED> instruction: 0xf7ee9303
   177b0:			; <UNDEFINED> instruction: 0xf8d9fc01
   177b4:	ldmdbvs	sl, {ip, sp}
   177b8:	ldmdavs	r1, {r0, r1, r3, r4, r6, r7, r8, fp, sp, lr}
   177bc:			; <UNDEFINED> instruction: 0x46064419
   177c0:	ldrdeq	pc, [r0], -r8
   177c4:	cdp2	7, 0, cr15, cr6, cr14, {7}
   177c8:			; <UNDEFINED> instruction: 0xf0002800
   177cc:	ldmdaeq	r6!, {r1, r3, r7, pc}^
   177d0:	strmi	r2, [r7], -r0, lsl #8
   177d4:			; <UNDEFINED> instruction: 0xf8d84625
   177d8:	ldmdblt	r6, {}	; <UNPREDICTABLE>
   177dc:			; <UNDEFINED> instruction: 0xf8d8e07b
   177e0:	strtmi	r0, [r8], #-0
   177e4:			; <UNDEFINED> instruction: 0xf7ee3401
   177e8:	adcmi	pc, r6, #226304	; 0x37400
   177ec:	mvnsle	r4, r5, lsl #8
   177f0:	ldrdcc	pc, [r0], -r8
   177f4:	bcc	13c14 <wprintw@plt+0x107bc>
   177f8:	ldrmi	r4, [sp], #-1596	; 0xfffff9c4
   177fc:	strtmi	r4, [fp], pc, lsr #5
   17800:			; <UNDEFINED> instruction: 0x2600bf34
   17804:	and	r2, sl, r1, lsl #12
   17808:	ldrdpl	pc, [r0], -r8
   1780c:	strtmi	r1, [r8], -r1, ror #22
   17810:	ldc2	7, cr15, [ip], {238}	; 0xee
   17814:	beq	93f04 <wprintw@plt+0x90aac>
   17818:	streq	lr, [r0], #-2821	; 0xfffff4fb
   1781c:	ldrbmi	sp, [pc, #-776]	; 1751c <wprintw@plt+0x140c4>
   17820:			; <UNDEFINED> instruction: 0x4620d2f2
   17824:	blx	fefd57e6 <wprintw@plt+0xfefd238e>
   17828:	beq	93f18 <wprintw@plt+0x90ac0>
   1782c:	rscsle	r4, r6, #4, 8	; 0x4000000
   17830:			; <UNDEFINED> instruction: 0xf10d4638
   17834:			; <UNDEFINED> instruction: 0xf7ee0a14
   17838:	strcs	pc, [r1, #-2997]	; 0xfffff44b
   1783c:	strtmi	r4, [r0], -r0, lsl #13
   17840:	blx	fec55802 <wprintw@plt+0xfec523aa>
   17844:	strbmi	r2, [r2], -sp, lsl #6
   17848:	andls	r4, r1, r9, lsr r6
   1784c:			; <UNDEFINED> instruction: 0xf7eb4650
   17850:	bls	92358 <wprintw@plt+0x8ef00>
   17854:	andeq	lr, r8, sl, lsl #22
   17858:			; <UNDEFINED> instruction: 0xf7eb4621
   1785c:	bls	92a6c <wprintw@plt+0x8f614>
   17860:	strbmi	sl, [r3], #-2826	; 0xfffff4f6
   17864:	andcs	r4, r0, #318767104	; 0x13000000
   17868:	ldccs	8, cr15, [r4], {3}
   1786c:			; <UNDEFINED> instruction: 0xf8d9e010
   17870:	strbmi	r3, [r2], -r0
   17874:	ldmdbvs	r8, {r0, r3, r4, r5, r9, sl, lr}
   17878:	stmdavs	r0, {r0, r1, r3, r4, r6, r7, r8, fp, sp, lr}
   1787c:			; <UNDEFINED> instruction: 0xf7eb4418
   17880:	stmdacs	r0, {r1, r5, r7, r8, sl, fp, sp, lr, pc}
   17884:	movwcs	fp, #7948	; 0x1f0c
   17888:	mvnscc	pc, #79	; 0x4f
   1788c:	andsle	r1, sp, sp, ror #17
   17890:			; <UNDEFINED> instruction: 0x46304651
   17894:			; <UNDEFINED> instruction: 0xff24f7ff
   17898:	mvnle	r2, r0, lsl #16
   1789c:	andcs	r4, r5, #442368	; 0x6c000
   178a0:			; <UNDEFINED> instruction: 0xf7eb4479
   178a4:			; <UNDEFINED> instruction: 0xf006ea8a
   178a8:			; <UNDEFINED> instruction: 0xf8d9fc7b
   178ac:	bls	a38b4 <wprintw@plt+0xa045c>
   178b0:	bls	efd20 <wprintw@plt+0xec8c8>
   178b4:	bmi	5b0024 <wprintw@plt+0x5acbcc>
   178b8:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   178bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   178c0:	subsmi	r9, sl, r9, lsl #22
   178c4:	andlt	sp, fp, r5, lsl r1
   178c8:	svchi	0x00f0e8bd
   178cc:	tstcs	r1, r2, lsl #16
   178d0:			; <UNDEFINED> instruction: 0xffd8f008
   178d4:	addmi	lr, r7, #62652416	; 0x3bc0000
   178d8:	svclt	0x0034463c
   178dc:	strcs	r2, [r1], -r0, lsl #12
   178e0:	stmdbmi	ip, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
   178e4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   178e8:	b	19d589c <wprintw@plt+0x19d2444>
   178ec:	mrrc2	0, 0, pc, r8, cr6	; <UNPREDICTABLE>
   178f0:			; <UNDEFINED> instruction: 0xf7ebe7e1
   178f4:	svclt	0x0000ea74
   178f8:	andeq	sl, r2, ip, lsr #4
   178fc:	andeq	r0, r0, ip, ror #6
   17900:	andeq	sl, r2, r0, lsr #4
   17904:	andeq	r0, r0, r0, lsl #6
   17908:	andeq	r0, r0, ip, ror r3
   1790c:			; <UNDEFINED> instruction: 0x000185b4
   17910:	andeq	sl, r2, lr, ror #1
   17914:	andeq	r8, r1, lr, asr r5
   17918:	tstcs	r9, r2, lsl #22
   1791c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   17920:	bllt	1f558d4 <wprintw@plt+0x1f5247c>
   17924:	strdeq	sl, [r2], -r8
   17928:	cfldr32mi	mvfx11, [r2], {56}	; 0x38
   1792c:	ldrbtmi	r4, [ip], #-2834	; 0xfffff4ee
   17930:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
   17934:	cmnlt	r8, r8, lsl fp
   17938:	andcs	r4, r5, #16, 18	; 0x40000
   1793c:	tstvs	r8, #0
   17940:			; <UNDEFINED> instruction: 0xf7eb4479
   17944:			; <UNDEFINED> instruction: 0xf006ea3a
   17948:	blmi	3969fc <wprintw@plt+0x3935a4>
   1794c:	stmiapl	r3!, {r0, r9, sp}^
   17950:	ldclt	0, cr7, [r8, #-104]!	; 0xffffff98
   17954:	andcs	r6, r5, #3555328	; 0x364000
   17958:	stmib	r3, {r2, r3, r4, r8, fp, sp, lr}^
   1795c:	stmdbmi	r9, {r2, r3, r8, lr}
   17960:			; <UNDEFINED> instruction: 0xf7eb4479
   17964:			; <UNDEFINED> instruction: 0xf006ea2a
   17968:	stmdavs	fp!, {r0, r1, r3, r4, sl, fp, ip, sp, lr, pc}
   1796c:	orrsvs	r2, sl, #268435456	; 0x10000000
   17970:	svclt	0x0000bd38
   17974:	andeq	sl, r2, sl, ror r0
   17978:	andeq	r0, r0, r0, lsl #6
   1797c:	andeq	r8, r1, r4, lsr r5
   17980:	andeq	r0, r0, r4, lsl #12
   17984:	andeq	r8, r1, r8, lsl #10
   17988:	bmi	82a60c <wprintw@plt+0x8271b4>
   1798c:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   17990:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
   17994:			; <UNDEFINED> instruction: 0xb15a6d92
   17998:	cmplt	ip, r4, asr sl
   1799c:			; <UNDEFINED> instruction: 0xf7eb4620
   179a0:	andcs	lr, r0, #108544	; 0x1a800
   179a4:	strtmi	r4, [r0], -r1, lsl #12
   179a8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   179ac:	bllt	175599c <wprintw@plt+0x1752544>
   179b0:	ldmpl	sl, {r0, r1, r2, r4, r9, fp, lr}
   179b4:			; <UNDEFINED> instruction: 0xf0126812
   179b8:	andsle	r6, sp, r0, lsl #4
   179bc:	ldmpl	sp, {r0, r2, r4, r9, fp, lr}
   179c0:	andcc	r6, r1, r8, lsr #16
   179c4:	blx	d39dc <wprintw@plt+0xd0584>
   179c8:	strmi	r6, [r4], -lr, lsr #16
   179cc:	blx	1d539e6 <wprintw@plt+0x1d5058e>
   179d0:			; <UNDEFINED> instruction: 0xf0126829
   179d4:			; <UNDEFINED> instruction: 0x4620fc7f
   179d8:			; <UNDEFINED> instruction: 0x21201a76
   179dc:			; <UNDEFINED> instruction: 0xf7eb4632
   179e0:	strtmi	lr, [r0], -ip, lsr #23
   179e4:	ldrtmi	r2, [r1], -r0, lsl #4
   179e8:			; <UNDEFINED> instruction: 0xf7fa55a2
   179ec:			; <UNDEFINED> instruction: 0x4620fb3d
   179f0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   179f4:	ldmdblt	ip!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   179f8:	tstcs	r1, r7, lsl #16
   179fc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   17a00:			; <UNDEFINED> instruction: 0xf7fa4478
   17a04:	svclt	0x0000bb31
   17a08:	andeq	sl, r2, ip, lsl r0
   17a0c:	andeq	r0, r0, r0, lsl #6
   17a10:	andeq	r0, r0, r4, lsr #11
   17a14:	andeq	r0, r0, ip, ror r4
   17a18:	andeq	r8, r1, r0, lsl #9
   17a1c:	mvnsmi	lr, #737280	; 0xb4000
   17a20:	svcmi	0x001d4606
   17a24:	strmi	r4, [r8], r8, lsl #12
   17a28:			; <UNDEFINED> instruction: 0xf7eb447f
   17a2c:	stmdblt	r8, {r2, r5, r8, r9, fp, sp, lr, pc}
   17a30:	mvnshi	lr, #12386304	; 0xbd0000
   17a34:	ldrdls	pc, [r0], -r6
   17a38:	strbmi	r4, [r8], -r4, lsl #12
   17a3c:	bl	6d59f0 <wprintw@plt+0x6d2598>
   17a40:	strmi	r1, [r5], -r1, ror #24
   17a44:	strtmi	r4, [r9], #-1608	; 0xfffff9b8
   17a48:			; <UNDEFINED> instruction: 0xf9f4f004
   17a4c:	strmi	r1, [r1], -sl, ror #24
   17a50:	strtmi	r6, [r0], #-48	; 0xffffffd0
   17a54:	stmdb	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17a58:	ldmdavs	r0!, {r1, r5, r9, sl, lr}
   17a5c:			; <UNDEFINED> instruction: 0xf7eb4641
   17a60:	blmi	3d2008 <wprintw@plt+0x3cebb0>
   17a64:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   17a68:	stmdbvs	fp!, {r1, r3, r5, r8, r9, fp, sp, lr}^
   17a6c:	strtmi	r4, [r3], #-690	; 0xfffffd4e
   17a70:	andle	r6, fp, fp, ror #2
   17a74:	adcsmi	r6, r3, #704512	; 0xac000
   17a78:	stmibvs	fp!, {r1, r3, r4, r6, r7, r8, ip, lr, pc}^
   17a7c:	sbcsle	r2, r7, r0, lsl #22
   17a80:	mvnvs	r4, ip, lsl r4
   17a84:	blx	653a9e <wprintw@plt+0x650646>
   17a88:	ldrb	r6, [r1, r8, lsr #4]
   17a8c:	blcs	32840 <wprintw@plt+0x2f3e8>
   17a90:	strtmi	sp, [r3], #-240	; 0xffffff10
   17a94:	strb	r6, [sp, fp, ror #6]!
   17a98:	andeq	r9, r2, r0, lsl #31
   17a9c:	andeq	r0, r0, r0, lsl #6
   17aa0:			; <UNDEFINED> instruction: 0x4604b5f8
   17aa4:	blmi	6eb714 <wprintw@plt+0x6e82bc>
   17aa8:	ldmpl	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   17aac:	ldcvs	8, cr6, [fp, #108]	; 0x6c
   17ab0:	bvs	17840e4 <wprintw@plt+0x1780c8c>
   17ab4:			; <UNDEFINED> instruction: 0x4628b17d
   17ab8:	b	ff755a6c <wprintw@plt+0xff752614>
   17abc:	cdpne	14, 6, cr1, cr1, cr10, {3}
   17ac0:	and	r2, r1, r0, lsl #6
   17ac4:	mulsle	r9, r8, r2
   17ac8:	svcvs	0x0001f811
   17acc:			; <UNDEFINED> instruction: 0xf8123301
   17ad0:	adcmi	r5, lr, #1, 30
   17ad4:	stmdavc	r2!, {r1, r2, r4, r5, r6, r7, ip, lr, pc}
   17ad8:	andsle	r2, r7, r9, lsl #20
   17adc:	movwcs	r4, #2318	; 0x90e
   17ae0:	stmdavs	r8, {r0, r3, r4, r5, r6, fp, ip, lr}
   17ae4:	addmi	lr, r8, #6
   17ae8:			; <UNDEFINED> instruction: 0xf814d00a
   17aec:	bcs	2636f8 <wprintw@plt+0x2602a0>
   17af0:	strmi	sp, [fp], -r9
   17af4:			; <UNDEFINED> instruction: 0xf1032a20
   17af8:	rscsle	r0, r4, r1, lsl #2
   17afc:	ldcllt	6, cr4, [r8, #96]!	; 0x60
   17b00:	ldrmi	r4, [r8], -r3, lsl #12
   17b04:	movwcc	fp, #11768	; 0x2df8
   17b08:	ldcllt	6, cr4, [r8, #96]!	; 0x60
   17b0c:	ldrb	r2, [r5, r1, lsl #6]!
   17b10:	andeq	r9, r2, r0, lsl #30
   17b14:	andeq	r0, r0, r0, lsl #6
   17b18:	andeq	r0, r0, ip, ror r4
   17b1c:	bmi	3ea75c <wprintw@plt+0x3e7304>
   17b20:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   17b24:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   17b28:	addmi	r6, r3, #35840	; 0x8c00
   17b2c:	stmdbvs	r3!, {r0, r2, r3, ip, lr, pc}
   17b30:	andle	r4, r0, r3, lsl #5
   17b34:	stmibvs	r3!, {r4, r8, sl, fp, ip, sp, pc}^
   17b38:	svclt	0x002c428b
   17b3c:	tstcs	r0, r9, asr sl
   17b40:			; <UNDEFINED> instruction: 0xf00461e1
   17b44:	eorvs	pc, r0, #757760	; 0xb9000
   17b48:	blvs	1906f90 <wprintw@plt+0x1903b38>
   17b4c:	svclt	0x002c428b
   17b50:	movwcs	r1, #2651	; 0xa5b
   17b54:	strb	r6, [sl, r3, ror #6]!
   17b58:	andeq	r9, r2, r8, lsl #29
   17b5c:	andeq	r0, r0, r0, lsl #6
   17b60:	mcrmi	5, 0, fp, cr14, cr8, {7}
   17b64:	stmdblt	r1, {r1, r2, r3, r4, r5, r6, sl, lr}
   17b68:	stmdavs	r7, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   17b6c:	strmi	r4, [ip], -r5, lsl #12
   17b70:			; <UNDEFINED> instruction: 0xf7eb4638
   17b74:			; <UNDEFINED> instruction: 0xf1c4ea80
   17b78:	ldmdbne	r9!, {r0, r9}
   17b7c:	ldrtmi	r4, [r8], -r2, lsl #8
   17b80:	stmia	sl!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17b84:	strtmi	r4, [r8], -r6, lsl #22
   17b88:	ldmpl	r3!, {r0, r5, r9, sl, lr}^
   17b8c:	ldmdbvs	r3, {r1, r3, r4, fp, sp, lr}^
   17b90:	cmpvs	r4, ip, lsl fp
   17b94:	ldrhtmi	lr, [r8], #141	; 0x8d
   17b98:	svclt	0x00c0f7ff
   17b9c:	andeq	r9, r2, r4, asr #28
   17ba0:	andeq	r0, r0, r0, lsl #6
   17ba4:	ldrbmi	lr, [r0, sp, lsr #18]!
   17ba8:	stmibvs	r5, {r0, r7, r9, sl, lr}^
   17bac:	ldrmi	r4, [r0], pc, lsl #12
   17bb0:	ldrsbtge	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   17bb4:	ldrbtmi	r6, [sl], #2088	; 0x828
   17bb8:	blx	1ed3bd2 <wprintw@plt+0x1ed077a>
   17bbc:	strmi	r6, [r4], -fp, ror #17
   17bc0:	ldmdbmi	ip, {r0, r1, r5, r8, ip, sp, pc}
   17bc4:	ldrbtmi	r2, [r9], #-3
   17bc8:	blx	ad3be6 <wprintw@plt+0xad078e>
   17bcc:	stmdblt	r4!, {r0, r1, r2, r5, r8, r9, ip, sp, pc}
   17bd0:			; <UNDEFINED> instruction: 0xf7ffe029
   17bd4:	stmiavs	r4!, {r0, r1, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   17bd8:	stmdavs	r3!, {r2, r4, r5, r7, r8, ip, sp, pc}^
   17bdc:	stmdavs	sl!, {r5, r9, sl, lr}^
   17be0:	lfmle	f4, 4, [r1], {147}	; 0x93
   17be4:	strbmi	r6, [r7, #-2094]	; 0xfffff7d2
   17be8:	bl	fe8f1e98 <wprintw@plt+0xfe8eea40>
   17bec:			; <UNDEFINED> instruction: 0xf8520306
   17bf0:	mvnle	r1, r3, lsr #32
   17bf4:			; <UNDEFINED> instruction: 0xf7eb4608
   17bf8:			; <UNDEFINED> instruction: 0x4601ea3e
   17bfc:			; <UNDEFINED> instruction: 0xf7ff4620
   17c00:	stmiavs	r4!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   17c04:	mvnle	r2, r0, lsl #24
   17c08:	blmi	3061cc <wprintw@plt+0x302d74>
   17c0c:			; <UNDEFINED> instruction: 0xf85a2201
   17c10:	andsvc	r3, sl, r3
   17c14:			; <UNDEFINED> instruction: 0x87f0e8bd
   17c18:	ldrdeq	lr, [r2, -r9]
   17c1c:			; <UNDEFINED> instruction: 0xf9cef7ff
   17c20:	bicsle	r2, sl, r0, lsl #24
   17c24:	ldmib	r9, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   17c28:			; <UNDEFINED> instruction: 0xf7ff0102
   17c2c:	strb	pc, [ip, r7, asr #19]!	; <UNPREDICTABLE>
   17c30:	strdeq	r9, [r2], -r2
   17c34:			; <UNDEFINED> instruction: 0x000182be
   17c38:	andeq	r0, r0, r4, lsl #12
   17c3c:	svcmi	0x00f0e92d
   17c40:	addlt	r4, r3, r1, lsl #13
   17c44:			; <UNDEFINED> instruction: 0x46164610
   17c48:			; <UNDEFINED> instruction: 0xf7eb460f
   17c4c:	cmncs	ip, r4, lsl sl
   17c50:	teqge	ip, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   17c54:			; <UNDEFINED> instruction: 0x468344fa
   17c58:			; <UNDEFINED> instruction: 0xf7eb4630
   17c5c:	movlt	lr, #20, 20	; 0x14000
   17c60:	ldrbtcc	pc, [pc], #267	; 17c68 <wprintw@plt+0x14810>	; <UNPREDICTABLE>
   17c64:	bleq	1d2aec <wprintw@plt+0x1cf694>
   17c68:	streq	lr, [fp], #-2980	; 0xfffff45c
   17c6c:	stmdaeq	r1, {r8, ip, sp, lr, pc}
   17c70:			; <UNDEFINED> instruction: 0x4628683d
   17c74:	ldmib	lr!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17c78:	andls	r4, r0, r6, asr #18
   17c7c:	andcs	pc, r1, sl, asr r8	; <UNPREDICTABLE>
   17c80:			; <UNDEFINED> instruction: 0xf0106810
   17c84:	smlabble	r6, r0, r0, r4
   17c88:			; <UNDEFINED> instruction: 0xf85a4a43
   17c8c:	ldmdavs	r2, {r1, sp}
   17c90:	adcsmi	r6, sl, #9568256	; 0x920000
   17c94:			; <UNDEFINED> instruction: 0xf1b9d016
   17c98:	eorsle	r0, sl, sl, lsl #30
   17c9c:			; <UNDEFINED> instruction: 0x465a4631
   17ca0:			; <UNDEFINED> instruction: 0xf7eb4628
   17ca4:			; <UNDEFINED> instruction: 0x4606eb90
   17ca8:	ldmdblt	lr, {sp}^
   17cac:	blls	44184 <wprintw@plt+0x40d2c>
   17cb0:	blne	6295bc <wprintw@plt+0x626164>
   17cb4:			; <UNDEFINED> instruction: 0xf7ea4428
   17cb8:	bllt	c53bb0 <wprintw@plt+0xc50758>
   17cbc:	svceq	0x000cf1b9
   17cc0:	andcs	sp, r1, r6, lsl #2
   17cc4:	pop	{r0, r1, ip, sp, pc}
   17cc8:			; <UNDEFINED> instruction: 0x46808ff0
   17ccc:	strb	r4, [pc, r4, lsl #12]
   17cd0:	bl	17e8d8 <wprintw@plt+0x17b480>
   17cd4:	strtmi	r0, [r8], -fp, lsl #2
   17cd8:	stmdaeq	fp, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
   17cdc:	bl	fea295ec <wprintw@plt+0xfea26194>
   17ce0:			; <UNDEFINED> instruction: 0xf7ea0804
   17ce4:	ldmdavs	fp!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   17ce8:	tstcs	r0, fp, lsr #20
   17cec:			; <UNDEFINED> instruction: 0x4638445c
   17cf0:	andne	pc, r8, r3, lsl #16
   17cf4:			; <UNDEFINED> instruction: 0xf85a4659
   17cf8:	ldmdavs	sl, {r1, ip, sp}
   17cfc:	blne	732250 <wprintw@plt+0x72edf8>
   17d00:			; <UNDEFINED> instruction: 0xf7ff6154
   17d04:	andcs	pc, r1, fp, lsl #30
   17d08:			; <UNDEFINED> instruction: 0x4630e7dc
   17d0c:	pop	{r0, r1, ip, sp, pc}
   17d10:	blls	3bcd8 <wprintw@plt+0x38880>
   17d14:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
   17d18:	ldrbmi	r4, [fp], #-1576	; 0xfffff9d8
   17d1c:	bl	fc928 <wprintw@plt+0xf94d0>
   17d20:			; <UNDEFINED> instruction: 0xf0040109
   17d24:	blls	55f48 <wprintw@plt+0x52af0>
   17d28:			; <UNDEFINED> instruction: 0x46011c5a
   17d2c:	ldrbmi	r6, [r8], #-56	; 0xffffffc8
   17d30:	svc	0x00d2f7ea
   17d34:			; <UNDEFINED> instruction: 0x465a6838
   17d38:			; <UNDEFINED> instruction: 0xf7ea4631
   17d3c:	blls	93c7c <wprintw@plt+0x90824>
   17d40:	bmi	586458 <wprintw@plt+0x583000>
   17d44:			; <UNDEFINED> instruction: 0xf85a445c
   17d48:	ldmdavs	sp, {r1, ip, sp}
   17d4c:	stmdbvs	fp!, {r1, r3, r5, r8, r9, fp, sp, lr}^
   17d50:	strtmi	r4, [r3], #-698	; 0xfffffd46
   17d54:	andsle	r6, r4, fp, ror #2
   17d58:	adcsmi	r6, fp, #704512	; 0xac000
   17d5c:	stmibvs	fp!, {r0, r4, r5, r7, r8, ip, lr, pc}^
   17d60:	adcle	r2, lr, r0, lsl #22
   17d64:	mvnvs	r4, fp, asr r4
   17d68:			; <UNDEFINED> instruction: 0xf9a6f004
   17d6c:	andcs	r4, r1, r3, lsl #12
   17d70:	str	r6, [r7, fp, lsr #4]!
   17d74:			; <UNDEFINED> instruction: 0x464a6838
   17d78:	ldrmi	r4, [r8], #-1601	; 0xfffff9bf
   17d7c:	svc	0x00acf7ea
   17d80:	blvs	1b11d04 <wprintw@plt+0x1b0e8ac>
   17d84:	rscle	r2, r7, r0, lsl #22
   17d88:	cmnvs	fp, #1526726656	; 0x5b000000
   17d8c:	svclt	0x0000e7e4
   17d90:	andeq	r9, r2, r4, asr sp
   17d94:	andeq	r0, r0, r4, lsr #11
   17d98:	andeq	r0, r0, r0, lsl #6
   17d9c:	mvnsmi	lr, #737280	; 0xb4000
   17da0:			; <UNDEFINED> instruction: 0xf8df4606
   17da4:			; <UNDEFINED> instruction: 0x46158078
   17da8:			; <UNDEFINED> instruction: 0x901cf8d0
   17dac:	ldrbtmi	r4, [r8], #1551	; 0x60f
   17db0:			; <UNDEFINED> instruction: 0xf1b9b331
   17db4:	eorle	r0, fp, r0, lsl #30
   17db8:	svclt	0x001442af
   17dbc:	strcs	r2, [fp, #-1290]	; 0xfffffaf6
   17dc0:	ldrdeq	pc, [r0], -r9
   17dc4:	blx	1d53ddc <wprintw@plt+0x1d50984>
   17dc8:	stmdblt	r8!, {r2, r9, sl, lr}
   17dcc:	ldmdbvs	r2!, {r0, r1, r3, sp, lr, pc}
   17dd0:			; <UNDEFINED> instruction: 0xff34f7ff
   17dd4:	teqlt	r4, r4, lsr #17
   17dd8:	strtmi	r6, [r1], -r2, ror #16
   17ddc:	ldrdcc	pc, [r4], -r9
   17de0:	addsmi	r4, sl, #40, 12	; 0x2800000
   17de4:			; <UNDEFINED> instruction: 0xf8d9ddf3
   17de8:			; <UNDEFINED> instruction: 0xf1b9900c
   17dec:	mvnle	r0, r0, lsl #30
   17df0:	blmi	3063d4 <wprintw@plt+0x302f7c>
   17df4:			; <UNDEFINED> instruction: 0xf8582201
   17df8:	andsvc	r3, sl, r3
   17dfc:	mvnshi	lr, #12386304	; 0xbd0000
   17e00:	ldrdeq	lr, [r2, -r0]
   17e04:			; <UNDEFINED> instruction: 0xf8daf7ff
   17e08:	svceq	0x0000f1b9
   17e0c:	ubfx	sp, r4, #3, #17
   17e10:	ldrdeq	lr, [r2, -r6]
   17e14:			; <UNDEFINED> instruction: 0xf8d2f7ff
   17e18:	svclt	0x0000e7eb
   17e1c:	strdeq	r9, [r2], -sl
   17e20:	andeq	r0, r0, r4, lsl #12
   17e24:			; <UNDEFINED> instruction: 0x4604b538
   17e28:	bvs	1031f3c <wprintw@plt+0x102eae4>
   17e2c:	ldcmi	7, cr0, [r4, #-364]	; 0xfffffe94
   17e30:	bvs	fe887b88 <wprintw@plt+0xfe884730>
   17e34:			; <UNDEFINED> instruction: 0xf7ff2100
   17e38:	bvs	856144 <wprintw@plt+0x852cec>
   17e3c:	biclt	r4, r0, sp, ror r4
   17e40:			; <UNDEFINED> instruction: 0xf980f7ef
   17e44:	ldreq	r6, [r9, -r3, ror #16]
   17e48:	bmi	3cd288 <wprintw@plt+0x3c9e30>
   17e4c:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}
   17e50:	strle	r0, [r9], #-82	; 0xffffffae
   17e54:	stmiapl	sl!, {r2, r3, r9, fp, lr}
   17e58:	ldmdbvs	r1, {r1, r4, fp, sp, lr}
   17e5c:	addsmi	r6, r1, #9568256	; 0x920000
   17e60:			; <UNDEFINED> instruction: 0xf004d002
   17e64:	stmdavs	r3!, {r0, r2, r7, r8, fp, ip, sp, lr, pc}^
   17e68:	strle	r0, [r2], #-1691	; 0xfffff965
   17e6c:	blcs	431f00 <wprintw@plt+0x42eaa8>
   17e70:	ldfltd	f5, [r8, #-0]
   17e74:	ldrdeq	lr, [r9, -r4]
   17e78:	ldrhtmi	lr, [r8], -sp
   17e7c:	ldmlt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17e80:	andeq	r9, r2, ip, ror #22
   17e84:	andeq	r0, r0, r4, lsr #11
   17e88:	andeq	r0, r0, r0, lsl #6
   17e8c:	mvnsmi	lr, #737280	; 0xb4000
   17e90:	cfmsub32mi	mvax0, mvfx4, mvfx7, mvfx4
   17e94:	ldrbtmi	r4, [lr], #-2839	; 0xfffff4e9
   17e98:	stmvs	r0, {r0, r6, r7, fp, sp, lr}
   17e9c:			; <UNDEFINED> instruction: 0xf8d558f5
   17ea0:			; <UNDEFINED> instruction: 0xf7ff8000
   17ea4:	bvs	9160d8 <wprintw@plt+0x912c80>
   17ea8:	blmi	504abc <wprintw@plt+0x501664>
   17eac:	eorvs	r2, pc, r0, lsl #14
   17eb0:	ldmpl	r6!, {r5, r6, r9, fp, sp, lr}^
   17eb4:	ldrdls	pc, [r0], -r6
   17eb8:			; <UNDEFINED> instruction: 0xf9faf004
   17ebc:	andcs	r6, r0, #6488064	; 0x630000
   17ec0:	smmlareq	fp, r1, r8, r6
   17ec4:	svclt	0x00586823
   17ec8:			; <UNDEFINED> instruction: 0xf1a36aa7
   17ecc:	blx	fecd8b08 <wprintw@plt+0xfecd56b0>
   17ed0:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   17ed4:	eorseq	pc, r0, r9, asr #17
   17ed8:	movtvs	r4, #62992	; 0xf610
   17edc:			; <UNDEFINED> instruction: 0xf7ef2101
   17ee0:	stmdavs	r8!, {r0, r1, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   17ee4:			; <UNDEFINED> instruction: 0xf9a0f7f8
   17ee8:	andhi	pc, r0, r5, asr #17
   17eec:	mvnshi	lr, #12386304	; 0xbd0000
   17ef0:	andeq	r9, r2, r2, lsl fp
   17ef4:	andeq	r0, r0, r4, lsr #12
   17ef8:	andeq	r0, r0, r0, lsl #6
   17efc:	svcmi	0x00f0e92d
   17f00:			; <UNDEFINED> instruction: 0xf8dfb083
   17f04:			; <UNDEFINED> instruction: 0xf8df740c
   17f08:	ldrbtmi	r3, [pc], #-1036	; 17f10 <wprintw@plt+0x14ab8>
   17f0c:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
   17f10:	stccs	12, cr6, [r0], {156}	; 0x9c
   17f14:	cmphi	r7, r0	; <UNPREDICTABLE>
   17f18:			; <UNDEFINED> instruction: 0xf04f6823
   17f1c:	blcs	159f24 <wprintw@plt+0x156acc>
   17f20:	ldmdavs	r5!, {r1, r3, r5, r6, r8, fp, ip, lr, pc}
   17f24:	mvnvs	r6, r1, ror #17
   17f28:	stmdale	pc, {r0, r1, r4, r8, r9, fp, sp}^	; <UNPREDICTABLE>
   17f2c:			; <UNDEFINED> instruction: 0xf013e8df
   17f30:	andseq	r0, r4, r6, asr r1
   17f34:	rsbseq	r0, sp, sp, ror r0
   17f38:	orrseq	r0, r3, r5, lsr #3
   17f3c:	ldrhteq	r0, [r1], fp
   17f40:	ldrdeq	r0, [r9], #12	; <UNPREDICTABLE>
   17f44:	strdeq	r0, [r3], #6
   17f48:	sbcseq	r0, r8, lr, asr #32
   17f4c:	rsbseq	r0, r2, r2, ror r0
   17f50:	tsteq	lr, r3, lsl #2
   17f54:	teqeq	pc, r4, lsr r1	; <UNPREDICTABLE>
   17f58:	andcs	r4, r5, #3915776	; 0x3bc000
   17f5c:	ldrbtmi	r2, [r9], #-0
   17f60:	svc	0x002af7ea
   17f64:	strmi	r6, [r5], -r3, ror #17
   17f68:			; <UNDEFINED> instruction: 0xf0402b00
   17f6c:			; <UNDEFINED> instruction: 0xf8d481c7
   17f70:	ldrmi	fp, [sl], r8, lsr #32
   17f74:	ldrdcc	pc, [r0], -r8
   17f78:	movwls	r4, #5656	; 0x1618
   17f7c:	ldmda	sl!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17f80:	strmi	r6, [r1], r2, lsr #18
   17f84:	andeq	lr, sl, r2, lsl #22
   17f88:	ldmda	r4!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17f8c:	bl	27eb98 <wprintw@plt+0x27b740>
   17f90:	ldrmi	r0, [r8], -r0, lsl #2
   17f94:			; <UNDEFINED> instruction: 0xf0033101
   17f98:	stmdbvs	r1!, {r0, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   17f9c:			; <UNDEFINED> instruction: 0xf8c84451
   17fa0:			; <UNDEFINED> instruction: 0xf7ea0000
   17fa4:			; <UNDEFINED> instruction: 0xf8d8ef84
   17fa8:			; <UNDEFINED> instruction: 0xf7f80008
   17fac:	strbmi	pc, [r0], -r5, lsr #18	; <UNPREDICTABLE>
   17fb0:			; <UNDEFINED> instruction: 0xf972f7f8
   17fb4:	ldrbmi	r6, [r9], -r0, lsr #17
   17fb8:			; <UNDEFINED> instruction: 0xf800f7ff
   17fbc:	blmi	ff604478 <wprintw@plt+0xff601020>
   17fc0:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   17fc4:			; <UNDEFINED> instruction: 0xf0002f00
   17fc8:	ldmdavs	r5!, {r0, r2, r3, r7, r8, pc}
   17fcc:	andscs	r6, r4, #43776	; 0xab00
   17fd0:	bvs	ff6e1bd8 <wprintw@plt+0xff6de780>
   17fd4:			; <UNDEFINED> instruction: 0x632f652a
   17fd8:			; <UNDEFINED> instruction: 0xf00464ab
   17fdc:	ldmdavs	r3!, {r0, r2, r3, r5, r6, fp, ip, sp, lr, pc}
   17fe0:	ldmib	r3, {r2, r5, r6, r8, fp, sp, lr}^
   17fe4:	addsmi	r1, r1, #536870913	; 0x20000001
   17fe8:	cmpvs	ip, r8, lsr #4
   17fec:	andlt	sp, r3, sl
   17ff0:	svcmi	0x00f0e8bd
   17ff4:	stmdblt	r6, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17ff8:			; <UNDEFINED> instruction: 0xf0046a60
   17ffc:	stmdavs	r3!, {r0, r3, r4, r6, r8, fp, ip, sp, lr, pc}
   18000:	str	r4, [lr, r0, lsl #13]
   18004:			; <UNDEFINED> instruction: 0xf8834638
   18008:	andlt	r7, r3, r4, asr r0
   1800c:	svcmi	0x00f0e8bd
   18010:	ldcllt	0, cr15, [r8, #20]!
   18014:	andcs	r4, r5, #3178496	; 0x308000
   18018:	andcs	r4, r0, r9, ror r4
   1801c:	cdp	7, 12, cr15, cr12, cr10, {7}
   18020:	strtmi	r4, [r0], -r5, lsl #12
   18024:	mrc2	7, 7, pc, cr14, cr15, {7}
   18028:	ldmibmi	lr!, {r3, r6, r7, r8, r9, sl, sp, lr, pc}
   1802c:	andcs	r2, r0, r5, lsl #4
   18030:			; <UNDEFINED> instruction: 0xf7ea4479
   18034:	strmi	lr, [r5], -r2, asr #29
   18038:	ldrdeq	pc, [r0], -r8
   1803c:	ldmda	sl, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18040:	stmdbvs	r0!, {r0, r7, r9, sl, lr}
   18044:	ldmda	r6, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18048:	andcc	r4, r1, r8, asr #8
   1804c:	cdp2	0, 11, cr15, cr14, cr3, {0}
   18050:			; <UNDEFINED> instruction: 0xf8d868e2
   18054:	strmi	r1, [r1], r0
   18058:	stm	r2, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1805c:	ldrdeq	lr, [r3, -r4]
   18060:			; <UNDEFINED> instruction: 0xf7ea4448
   18064:	ldmib	r4, {r2, r6, r8, r9, sl, fp, sp, lr, pc}^
   18068:			; <UNDEFINED> instruction: 0xf7eba003
   1806c:			; <UNDEFINED> instruction: 0xf8d8e804
   18070:	ldrbmi	r1, [r1], #-0
   18074:	strbmi	r4, [r8], #-1104	; 0xfffffbb0
   18078:	svc	0x0038f7ea
   1807c:	ldrdeq	pc, [r0], -r8
   18080:	cdp	7, 3, cr15, cr8, cr10, {7}
   18084:	ldrdeq	lr, [r9, -r4]
   18088:	andls	pc, r0, r8, asr #17
   1808c:			; <UNDEFINED> instruction: 0xff96f7fe
   18090:	stmiavs	r0!, {r2, r4, r7, r8, r9, sl, sp, lr, pc}
   18094:			; <UNDEFINED> instruction: 0xff92f7fe
   18098:	ldcvs	8, cr6, [sl], {51}	; 0x33
   1809c:	stmdavs	r2!, {r2, r4, r6, r7, r9, fp, sp, lr}
   180a0:	bcs	1b1318 <wprintw@plt+0x1adec0>
   180a4:	stmibmi	r0!, {r2, r4, r8, ip, lr, pc}
   180a8:	andcs	r2, r0, r5, lsl #4
   180ac:			; <UNDEFINED> instruction: 0xf7ea4479
   180b0:	strmi	lr, [r5], -r4, lsl #29
   180b4:	andcs	lr, r0, #34078720	; 0x2080000
   180b8:	strtmi	r2, [r0], -r1, lsl #2
   180bc:	mcr2	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   180c0:	andcs	r4, r5, #2523136	; 0x268000
   180c4:	ldrbtmi	r2, [r9], #-0
   180c8:	cdp	7, 7, cr15, cr6, cr10, {7}
   180cc:	ldrb	r4, [r5, -r5, lsl #12]!
   180d0:			; <UNDEFINED> instruction: 0xff14f7ff
   180d4:	ldcvs	8, cr6, [ip], {51}	; 0x33
   180d8:	blcs	1b216c <wprintw@plt+0x1aed14>
   180dc:			; <UNDEFINED> instruction: 0xe7e2d1f8
   180e0:	andcs	r4, r5, #2408448	; 0x24c000
   180e4:			; <UNDEFINED> instruction: 0xe7984479
   180e8:	strtmi	r2, [r0], -r1, lsl #4
   180ec:			; <UNDEFINED> instruction: 0xf7ff4611
   180f0:	ldmibmi	r0, {r0, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   180f4:	andcs	r2, r0, r5, lsl #4
   180f8:			; <UNDEFINED> instruction: 0xf7ea4479
   180fc:			; <UNDEFINED> instruction: 0x4605ee5e
   18100:	andcs	lr, r0, #92, 14	; 0x1700000
   18104:	strtmi	r2, [r0], -r1, lsl #2
   18108:	stc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
   1810c:	andcs	r4, r5, #2260992	; 0x228000
   18110:	ldrbtmi	r2, [r9], #-0
   18114:	cdp	7, 5, cr15, cr0, cr10, {7}
   18118:	strb	r4, [pc, -r5, lsl #12]
   1811c:	strtmi	r2, [r0], -r1, lsl #4
   18120:			; <UNDEFINED> instruction: 0xf7ff4611
   18124:	stmibmi	r5, {r0, r1, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   18128:	andcs	r2, r0, r5, lsl #4
   1812c:			; <UNDEFINED> instruction: 0xf7ea4479
   18130:	strmi	lr, [r5], -r4, asr #28
   18134:	stmibmi	r2, {r1, r6, r8, r9, sl, sp, lr, pc}
   18138:	andcs	r2, r0, r5, lsl #4
   1813c:			; <UNDEFINED> instruction: 0xf7ea4479
   18140:			; <UNDEFINED> instruction: 0x4605ee3c
   18144:			; <UNDEFINED> instruction: 0xf7ff4620
   18148:	ldr	pc, [r7, -r1, lsr #29]!
   1814c:	andcs	r4, r5, #2048000	; 0x1f4000
   18150:	ldrbtmi	r2, [r9], #-0
   18154:			; <UNDEFINED> instruction: 0xf7ea4681
   18158:	blmi	1f13a20 <wprintw@plt+0x1f105c8>
   1815c:	ldrdlt	pc, [r0], -r6
   18160:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   18164:	ldrdge	pc, [r0], -r8
   18168:	andls	pc, r0, r8, asr #17
   1816c:	bvs	1829988 <wprintw@plt+0x1826530>
   18170:			; <UNDEFINED> instruction: 0xf89ef004
   18174:	bvs	fe8b2248 <wprintw@plt+0xfe8aedf0>
   18178:			; <UNDEFINED> instruction: 0xf8cb68e1
   1817c:	cmpvs	sl, #48	; 0x30
   18180:			; <UNDEFINED> instruction: 0xf7fe68a0
   18184:			; <UNDEFINED> instruction: 0x4648ff1b
   18188:			; <UNDEFINED> instruction: 0xf830f7ef
   1818c:	ldrdcc	pc, [r0], -r8
   18190:	andge	pc, r0, r8, asr #17
   18194:	ldr	r6, [r1, -r3, lsr #4]
   18198:	stmdbvs	r5!, {r5, r7, fp, sp, lr}
   1819c:			; <UNDEFINED> instruction: 0xff0ef7fe
   181a0:	andcs	r6, r2, r3, lsr r8
   181a4:	subsvs	r6, sl, #401408	; 0x62000
   181a8:	cdp2	0, 11, cr15, cr4, cr7, {0}
   181ac:	stcvs	7, cr14, [fp], #24
   181b0:	strtvs	r6, [fp], #2779	; 0xadb
   181b4:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   181b8:	mcr2	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   181bc:	ldcvs	8, cr6, [ip], {51}	; 0x33
   181c0:			; <UNDEFINED> instruction: 0xf47f2c00
   181c4:	stmdbmi	r1!, {r0, r3, r5, r7, r9, sl, fp, sp, pc}^
   181c8:	andcs	r2, r0, r5, lsl #4
   181cc:			; <UNDEFINED> instruction: 0xf7ea4479
   181d0:	strdlt	lr, [r3], -r4
   181d4:	svcmi	0x00f0e8bd
   181d8:	svclt	0x00e2f005
   181dc:	andcs	r4, r5, #92, 18	; 0x170000
   181e0:	ldrbtmi	r2, [r9], #-0
   181e4:	stcl	7, cr15, [r8, #936]!	; 0x3a8
   181e8:	ldreq	r6, [r9, -r3, ror #16]
   181ec:	strle	r4, [r6, #-1541]	; 0xfffff9fb
   181f0:	ldmpl	fp!, {r3, r4, r6, r8, r9, fp, lr}^
   181f4:	subseq	r6, sl, fp, lsl r8
   181f8:			; <UNDEFINED> instruction: 0xf003d401
   181fc:			; <UNDEFINED> instruction: 0xf8d8ffb9
   18200:			; <UNDEFINED> instruction: 0xf7ea0000
   18204:			; <UNDEFINED> instruction: 0x4681ef38
   18208:			; <UNDEFINED> instruction: 0xf7ea6920
   1820c:			; <UNDEFINED> instruction: 0xf109ef34
   18210:	bl	fea5a61c <wprintw@plt+0xfea571c4>
   18214:			; <UNDEFINED> instruction: 0xf0030000
   18218:	stmiavs	r2!, {r0, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   1821c:	ldrdne	pc, [r0], -r8
   18220:			; <UNDEFINED> instruction: 0xf7ea4681
   18224:	ldmib	r4, {r1, r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
   18228:			; <UNDEFINED> instruction: 0xf7eaa003
   1822c:			; <UNDEFINED> instruction: 0xf8d8ef24
   18230:	bl	29c238 <wprintw@plt+0x298de0>
   18234:	bl	258e3c <wprintw@plt+0x2559e4>
   18238:	ldrmi	r0, [r9], #-10
   1823c:	cdp	7, 5, cr15, cr6, cr10, {7}
   18240:	ldrdeq	pc, [r0], -r8
   18244:	ldcl	7, cr15, [r6, #-936]	; 0xfffffc58
   18248:	ldrdeq	lr, [r2, -r4]
   1824c:	andls	pc, r0, r8, asr #17
   18250:	mrc2	7, 5, pc, cr4, cr14, {7}
   18254:	stmdbmi	r0, {r1, r4, r5, r7, r9, sl, sp, lr, pc}^
   18258:	andcs	r2, r0, r5, lsl #4
   1825c:			; <UNDEFINED> instruction: 0xf7ea4479
   18260:	stmiavs	r1!, {r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}^
   18264:	stmiavs	r0!, {r0, r2, r9, sl, lr}
   18268:	mcr2	7, 5, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
   1826c:			; <UNDEFINED> instruction: 0xf8d86923
   18270:			; <UNDEFINED> instruction: 0x61222000
   18274:	andcc	pc, r0, r8, asr #17
   18278:	ldmdbmi	r8!, {r5, r7, r9, sl, sp, lr, pc}
   1827c:	andcs	r2, r0, r5, lsl #4
   18280:			; <UNDEFINED> instruction: 0xf7ea4479
   18284:	stmdavs	r3!, {r1, r3, r4, r7, r8, sl, fp, sp, lr, pc}^
   18288:			; <UNDEFINED> instruction: 0x4605079b
   1828c:	blmi	c8d6a8 <wprintw@plt+0xc8a250>
   18290:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   18294:	orrmi	pc, r0, r1, lsl r0	; <UNPREDICTABLE>
   18298:			; <UNDEFINED> instruction: 0x4640d034
   1829c:			; <UNDEFINED> instruction: 0xff6af7f7
   182a0:	stmdbvs	r0!, {r0, r7, r9, sl, lr}
   182a4:	cdp2	0, 0, cr15, cr6, cr3, {0}
   182a8:	smlatbcc	r1, r1, sl, r6
   182ac:	andeq	pc, r0, r9, asr #17
   182b0:	ldrdeq	pc, [r0], -r8
   182b4:	stc2l	0, cr15, [lr, #12]!
   182b8:	andcs	r6, r0, #667648	; 0xa3000
   182bc:	strbpl	r4, [r2], #1666	; 0x682
   182c0:	ldrdeq	pc, [r0], -r8
   182c4:	ldc	7, cr15, [r6, #-936]	; 0xfffffc58
   182c8:	strbmi	r4, [r0], -r9, asr #12
   182cc:	andge	pc, r0, r8, asr #17
   182d0:			; <UNDEFINED> instruction: 0xff60f7f7
   182d4:			; <UNDEFINED> instruction: 0xf7f74648
   182d8:	ldmib	r4, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   182dc:			; <UNDEFINED> instruction: 0xf7fe0102
   182e0:	strbt	pc, [fp], -sp, ror #28	; <UNPREDICTABLE>
   182e4:	andcs	r4, r5, #491520	; 0x78000
   182e8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   182ec:	stcl	7, cr15, [r4, #-936]!	; 0xfffffc58
   182f0:	strmi	r4, [r1], -sl, lsr #12
   182f4:			; <UNDEFINED> instruction: 0xf0044638
   182f8:	uqadd8	pc, r6, r3	; <UNPREDICTABLE>
   182fc:	ldrdge	pc, [r8], -r4	; <UNPREDICTABLE>
   18300:			; <UNDEFINED> instruction: 0xe637469b
   18304:	ldmvs	fp, {r0, r1, r4, r5, fp, sp, lr}
   18308:			; <UNDEFINED> instruction: 0xf7fe6858
   1830c:			; <UNDEFINED> instruction: 0xe655fe57
   18310:	muleq	r2, lr, sl
   18314:	andeq	r0, r0, r0, lsl #6
   18318:	andeq	r7, r1, sl, ror #30
   1831c:	andeq	r0, r0, r8, lsl #10
   18320:	andeq	r2, r1, ip, ror #14
   18324:	andeq	r7, r1, r4, lsr #29
   18328:	andeq	r7, r1, r0, lsl lr
   1832c:	andeq	r7, r1, r6, asr #28
   18330:	andeq	r7, r1, r4, lsl lr
   18334:	andeq	r5, r1, ip, lsl sp
   18338:	andeq	r7, r1, sl, lsl #3
   1833c:	andeq	r7, r1, ip, asr r1
   18340:	ldrdeq	r7, [r1], -r4
   18344:	andeq	r7, r1, lr, lsr #27
   18348:	andeq	r0, r0, r4, lsr #12
   1834c:	andeq	r7, r1, r0, ror #25
   18350:	ldrdeq	r7, [r1], -sl
   18354:	andeq	r0, r0, r4, lsr #11
   18358:	muleq	r1, r0, ip
   1835c:	andeq	r7, r1, r0, ror #24
   18360:	andeq	r7, r1, lr, lsr #24
   18364:	mvnsmi	lr, #737280	; 0xb4000
   18368:	blmi	ffaac314 <wprintw@plt+0xffaa8ebc>
   1836c:	ldmpl	lr!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   18370:	mrrcvs	8, 3, r6, r3, cr2
   18374:			; <UNDEFINED> instruction: 0xf0002b00
   18378:	ldfvsd	f0, [r2], {59}	; 0x3b
   1837c:			; <UNDEFINED> instruction: 0xf000429a
   18380:			; <UNDEFINED> instruction: 0x461c8137
   18384:	addsmi	r6, sl, #897024	; 0xdb000
   18388:	stmdavs	r3!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1838c:	svclt	0x00882b05
   18390:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   18394:	blcs	50e92c <wprintw@plt+0x50b4d4>
   18398:	ldm	pc, {r1, r2, r3, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1839c:	teqeq	ip, r3, lsl r0	; <UNPREDICTABLE>
   183a0:	rsbseq	r0, r9, ip, lsl #3
   183a4:	andseq	r0, r4, r9, ror r0
   183a8:	adceq	r0, sl, sl, ror r1
   183ac:	ldrheq	r0, [r8], #7
   183b0:	rscseq	r0, r2, r5, ror #1
   183b4:	strheq	r0, [sp], #-15
   183b8:	ldrdeq	r0, [lr], #-4	; <UNPREDICTABLE>
   183bc:	rscseq	r0, pc, lr, rrx
   183c0:	tsteq	lr, sl, lsl #2
   183c4:	ldmibmi	r4, {r0, r1, r4, r5, r8}^
   183c8:	andcs	r2, r0, r5, lsl #4
   183cc:			; <UNDEFINED> instruction: 0xf7ea4479
   183d0:	stmdavs	r3!, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}^
   183d4:			; <UNDEFINED> instruction: 0x4605079a
   183d8:	blmi	ff44d7f0 <wprintw@plt+0xff44a398>
   183dc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   183e0:	ldrle	r0, [r9, #-91]	; 0xffffffa5
   183e4:	ldrdls	pc, [r0], -r8
   183e8:			; <UNDEFINED> instruction: 0xf7ea4648
   183ec:	strmi	lr, [r7], -r4, asr #28
   183f0:			; <UNDEFINED> instruction: 0xf7ea6920
   183f4:	ldmdane	r9!, {r6, r9, sl, fp, sp, lr, pc}
   183f8:	tstcc	r1, r8, asr #12
   183fc:	ldc2	0, cr15, [sl, #-12]
   18400:			; <UNDEFINED> instruction: 0xf8c86921
   18404:			; <UNDEFINED> instruction: 0xf7ea0000
   18408:			; <UNDEFINED> instruction: 0xf8d8ed52
   1840c:			; <UNDEFINED> instruction: 0xf7f70008
   18410:			; <UNDEFINED> instruction: 0x4640fef3
   18414:			; <UNDEFINED> instruction: 0xff40f7f7
   18418:	ldrdeq	lr, [r9, -r4]
   1841c:	stc2l	7, cr15, [lr, #1016]	; 0x3f8
   18420:	ldmibmi	pc!, {r0, r2, r4, r6, r8, ip, sp, pc}	; <UNPREDICTABLE>
   18424:	andcs	r2, r0, r5, lsl #4
   18428:			; <UNDEFINED> instruction: 0xf7ea4479
   1842c:	strtmi	lr, [sl], -r6, asr #25
   18430:	andcs	r4, r0, r1, lsl #12
   18434:	cdp2	0, 15, cr15, cr4, cr4, {0}
   18438:	tstcs	r4, #3473408	; 0x350000
   1843c:	strtvs	r2, [ip], #1792	; 0x700
   18440:			; <UNDEFINED> instruction: 0x632f652b
   18444:	cdp2	0, 3, cr15, cr8, cr3, {0}
   18448:	stmibvs	r4!, {r0, r1, r4, r5, fp, sp, lr}
   1844c:	andsne	lr, r2, #3457024	; 0x34c000
   18450:	eorvs	r4, r8, #268435465	; 0x10000009
   18454:	andle	r6, r9, ip, asr r1
   18458:	mvnsmi	lr, #12386304	; 0xbd0000
   1845c:	svclt	0x0012f7ef
   18460:			; <UNDEFINED> instruction: 0xf0036a60
   18464:	stmdavs	r3!, {r0, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   18468:	ldr	r4, [r4, r0, lsl #13]
   1846c:			; <UNDEFINED> instruction: 0xf8834638
   18470:	pop	{r2, r4, r6, ip, sp, lr}
   18474:			; <UNDEFINED> instruction: 0xf00543f8
   18478:	stmibmi	sl!, {r0, r2, r6, r7, r8, r9, fp, ip, sp, pc}
   1847c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   18480:			; <UNDEFINED> instruction: 0xf7ea2000
   18484:			; <UNDEFINED> instruction: 0x4605ec9a
   18488:			; <UNDEFINED> instruction: 0xf7ff4620
   1848c:			; <UNDEFINED> instruction: 0xe7c7fcff
   18490:	andcs	r4, r5, #2703360	; 0x294000
   18494:	ldrbtmi	r2, [r9], #-0
   18498:	stc	7, cr15, [lr], {234}	; 0xea
   1849c:			; <UNDEFINED> instruction: 0xf8d84605
   184a0:			; <UNDEFINED> instruction: 0xf7ea0000
   184a4:	strmi	lr, [r7], -r8, ror #27
   184a8:			; <UNDEFINED> instruction: 0xf7ea6920
   184ac:	ldrtmi	lr, [r8], #-3556	; 0xfffff21c
   184b0:			; <UNDEFINED> instruction: 0xf0033001
   184b4:	stmiavs	r2!, {r0, r1, r3, r7, sl, fp, ip, sp, lr, pc}^
   184b8:	ldrdne	pc, [r0], -r8
   184bc:			; <UNDEFINED> instruction: 0xf7ea4607
   184c0:	ldmib	r4, {r4, r6, r9, sl, fp, sp, lr, pc}^
   184c4:			; <UNDEFINED> instruction: 0xf7ea9003
   184c8:			; <UNDEFINED> instruction: 0xf8d8edd6
   184cc:	bl	25c4d4 <wprintw@plt+0x25907c>
   184d0:	bl	1d90d8 <wprintw@plt+0x1d5c80>
   184d4:	ldrmi	r0, [r9], #-9
   184d8:	stc	7, cr15, [r8, #-936]	; 0xfffffc58
   184dc:	ldrdeq	pc, [r0], -r8
   184e0:	stc	7, cr15, [r8], {234}	; 0xea
   184e4:	ldrdeq	lr, [r2, -r4]
   184e8:	andvc	pc, r0, r8, asr #17
   184ec:	stc2l	7, cr15, [r6, #-1016]!	; 0xfffffc08
   184f0:	ldmib	r4, {r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
   184f4:			; <UNDEFINED> instruction: 0xf7fe0102
   184f8:	stmdavs	r3!, {r0, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   184fc:	blcs	1f25cc <wprintw@plt+0x1ef174>
   18500:			; <UNDEFINED> instruction: 0xd1186494
   18504:	ldrdeq	lr, [r2, -r4]
   18508:	ldc2l	7, cr15, [r8, #-1016]	; 0xfffffc08
   1850c:	andcs	r4, r5, #2211840	; 0x21c000
   18510:	ldrbtmi	r2, [r9], #-0
   18514:	mrrc	7, 14, pc, r0, cr10	; <UNPREDICTABLE>
   18518:	str	r4, [r1, r5, lsl #12]
   1851c:	strtmi	r2, [r0], -r0, lsl #4
   18520:			; <UNDEFINED> instruction: 0xf7ff4611
   18524:	stmibmi	r2, {r0, r1, r3, r4, r5, sl, fp, ip, sp, lr, pc}
   18528:	andcs	r2, r0, r5, lsl #4
   1852c:			; <UNDEFINED> instruction: 0xf7ea4479
   18530:	strmi	lr, [r5], -r4, asr #24
   18534:			; <UNDEFINED> instruction: 0xf7ffe774
   18538:	ldmdavs	r3!, {r0, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   1853c:	stmdavs	r3!, {r2, r3, r4, r7, sl, fp, sp, lr}
   18540:	mvnsle	r2, r7, lsl #22
   18544:	ldmdbmi	fp!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   18548:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1854c:	andcs	lr, r1, #152, 14	; 0x2600000
   18550:	strtmi	r2, [r0], -r0, lsl #2
   18554:	blx	9d655a <wprintw@plt+0x9d3102>
   18558:	andcs	r4, r5, #1949696	; 0x1dc000
   1855c:	ldrbtmi	r2, [r9], #-0
   18560:	stc	7, cr15, [sl], #-936	; 0xfffffc58
   18564:	ldrb	r4, [fp, -r5, lsl #12]
   18568:	strtmi	r2, [r0], -r0, lsl #4
   1856c:			; <UNDEFINED> instruction: 0xf7ff4611
   18570:	ldmdbmi	r2!, {r0, r3, r4, r8, r9, fp, ip, sp, lr, pc}^
   18574:	andcs	r2, r0, r5, lsl #4
   18578:			; <UNDEFINED> instruction: 0xf7ea4479
   1857c:			; <UNDEFINED> instruction: 0x4605ec1e
   18580:	andcs	lr, r1, #20447232	; 0x1380000
   18584:	strtmi	r2, [r0], -r0, lsl #2
   18588:	stc2	7, cr15, [r8], {255}	; 0xff
   1858c:	andcs	r4, r5, #108, 18	; 0x1b0000
   18590:	ldrbtmi	r2, [r9], #-0
   18594:	ldc	7, cr15, [r0], {234}	; 0xea
   18598:	strb	r4, [r1, -r5, lsl #12]
   1859c:	andcs	r4, r5, #1720320	; 0x1a4000
   185a0:	ldrbtmi	r2, [r9], #-0
   185a4:	stc	7, cr15, [r8], {234}	; 0xea
   185a8:	strtmi	r4, [r0], -r5, lsl #12
   185ac:	ldc2	7, cr15, [sl], #-1020	; 0xfffffc04
   185b0:	stmdbmi	r5!, {r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}^
   185b4:	andcs	r2, r0, r5, lsl #4
   185b8:			; <UNDEFINED> instruction: 0xf7ea4479
   185bc:	stmiavs	r1!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
   185c0:	stmiavs	r0!, {r0, r2, r9, sl, lr}
   185c4:	ldc2l	7, cr15, [sl], #1016	; 0x3f8
   185c8:			; <UNDEFINED> instruction: 0xf7ee6a20
   185cc:	bvs	857cc0 <wprintw@plt+0x854868>
   185d0:	mcr2	7, 1, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
   185d4:	eorvs	r2, r3, #0, 6
   185d8:	ldmdavs	r3!, {r1, r5, r8, r9, sl, sp, lr, pc}
   185dc:			; <UNDEFINED> instruction: 0xf7ff649c
   185e0:			; <UNDEFINED> instruction: 0xf7fffec1
   185e4:	ldmdavs	r2!, {r0, r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   185e8:	blcs	3373c <wprintw@plt+0x302e4>
   185ec:	mcrge	4, 6, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
   185f0:	andcs	r4, r5, #1409024	; 0x158000
   185f4:	ldrbtmi	r2, [r9], #-0
   185f8:	bl	ff7d65a8 <wprintw@plt+0xff7d3150>
   185fc:	mvnsmi	lr, #12386304	; 0xbd0000
   18600:	stcllt	0, cr15, [lr, #20]
   18604:	ldrdeq	lr, [r2, -r4]
   18608:			; <UNDEFINED> instruction: 0xf7fe6925
   1860c:	ldrdcs	pc, [r2], -r7
   18610:	stc2	0, cr15, [r0], {7}
   18614:	stmdbmi	lr, {r2, r8, r9, sl, sp, lr, pc}^
   18618:	andcs	r2, r0, r5, lsl #4
   1861c:			; <UNDEFINED> instruction: 0xf7ea4479
   18620:	stmdavs	r3!, {r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}^
   18624:	ldreq	r4, [r8, -r5, lsl #12]
   18628:	blmi	f4da48 <wprintw@plt+0xf4a5f0>
   1862c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   18630:	strle	r0, [r1], #-89	; 0xffffffa7
   18634:	ldc2l	0, cr15, [sl, #-12]!
   18638:	ldrdeq	pc, [r0], -r8
   1863c:	ldc	7, cr15, [sl, #-936]	; 0xfffffc58
   18640:	stmdbvs	r0!, {r0, r1, r2, r9, sl, lr}
   18644:	ldc	7, cr15, [r6, #-936]	; 0xfffffc58
   18648:	andcc	r4, r1, r8, lsr r4
   1864c:	blx	fefd4662 <wprintw@plt+0xfefd120a>
   18650:			; <UNDEFINED> instruction: 0xf8d868e2
   18654:	strmi	r1, [r7], -r0
   18658:	stc	7, cr15, [r2, #936]	; 0x3a8
   1865c:	ldrdeq	lr, [r3, -r4]
   18660:			; <UNDEFINED> instruction: 0xf7ea4438
   18664:	ldmib	r4, {r2, r6, sl, fp, sp, lr, pc}^
   18668:			; <UNDEFINED> instruction: 0xf7ea9003
   1866c:			; <UNDEFINED> instruction: 0xf8d8ed04
   18670:	strbmi	r1, [r9], #-0
   18674:	ldrtmi	r4, [r8], #-1096	; 0xfffffbb8
   18678:	ldc	7, cr15, [r8], #-936	; 0xfffffc58
   1867c:	ldrdeq	pc, [r0], -r8
   18680:	bl	e56630 <wprintw@plt+0xe531d8>
   18684:	ldrdeq	lr, [r9, -r4]
   18688:	andvc	pc, r0, r8, asr #17
   1868c:	ldc2	7, cr15, [r6], {254}	; 0xfe
   18690:	ldmdbmi	r0!, {r1, r2, r6, r7, r9, sl, sp, lr, pc}
   18694:	andcs	r2, r0, r5, lsl #4
   18698:			; <UNDEFINED> instruction: 0xf7ea4479
   1869c:	stmdbvs	r3!, {r1, r2, r3, r7, r8, r9, fp, sp, lr, pc}
   186a0:	ldrdcs	pc, [r0], -r8
   186a4:			; <UNDEFINED> instruction: 0x612268e1
   186a8:	andcc	pc, r0, r8, asr #17
   186ac:	stmiavs	r0!, {r0, r2, r9, sl, lr}
   186b0:	stc2	7, cr15, [r4], {254}	; 0xfe
   186b4:	stmdbmi	r8!, {r2, r4, r5, r7, r9, sl, sp, lr, pc}
   186b8:	andcs	r2, r0, r5, lsl #4
   186bc:			; <UNDEFINED> instruction: 0xf7ea4479
   186c0:			; <UNDEFINED> instruction: 0x4605eb7c
   186c4:			; <UNDEFINED> instruction: 0xf7f74640
   186c8:			; <UNDEFINED> instruction: 0x4607fd55
   186cc:			; <UNDEFINED> instruction: 0xf0036920
   186d0:	stmiavs	r1!, {r0, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   186d4:	eorsvs	r3, r8, r1, lsl #2
   186d8:	ldrdeq	pc, [r0], -r8
   186dc:	blx	ff6d46f2 <wprintw@plt+0xff6d129a>
   186e0:	andcs	r6, r0, #14876672	; 0xe30000
   186e4:	strbpl	r4, [r2], #1665	; 0x681
   186e8:	ldrdeq	pc, [r0], -r8
   186ec:	bl	d669c <wprintw@plt+0xd3244>
   186f0:			; <UNDEFINED> instruction: 0x46404639
   186f4:	andls	pc, r0, r8, asr #17
   186f8:	stc2l	7, cr15, [ip, #-988]	; 0xfffffc24
   186fc:			; <UNDEFINED> instruction: 0xf7f74638
   18700:	stmiavs	r0!, {r0, r1, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   18704:	andcc	r6, r1, r1, lsr #21
   18708:	mrrc2	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
   1870c:	svclt	0x0000e688
   18710:	andeq	r9, r2, ip, lsr r6
   18714:	andeq	r0, r0, r0, lsl #6
   18718:	andeq	r7, r1, r4, lsl fp
   1871c:	andeq	r0, r0, r4, lsr #11
   18720:	andeq	r7, r1, ip, lsl #22
   18724:	andeq	r2, r1, r6, lsl #6
   18728:	andeq	r7, r1, lr, lsr sl
   1872c:	andeq	r7, r1, sl, lsr #19
   18730:	andeq	r7, r1, r0, ror #19
   18734:	andeq	r7, r1, lr, lsr #19
   18738:			; <UNDEFINED> instruction: 0x000158b6
   1873c:	andeq	r6, r1, r4, lsr #26
   18740:	strdeq	r6, [r1], -r6	; <UNPREDICTABLE>
   18744:	andeq	r6, r1, lr, ror #24
   18748:	andeq	r7, r1, r8, asr #18
   1874c:	andeq	r7, r1, lr, lsr #18
   18750:	andeq	r7, r1, r0, lsr #17
   18754:	andeq	r7, r1, r4, asr r8
   18758:	andeq	r7, r1, ip, lsl #16
   1875c:	ldmdbmi	r7, {r0, r1, r3, r9, sl, lr}
   18760:	mvnsmi	lr, #737280	; 0xb4000
   18764:	addlt	r4, r3, r9, ror r4
   18768:	ldrmi	r4, [r8], -r4, lsl #12
   1876c:	b	5671c <wprintw@plt+0x532c4>
   18770:	strmi	fp, [r6], -r8, lsl #6
   18774:			; <UNDEFINED> instruction: 0xf8dfb1cc
   18778:	svcmi	0x00129048
   1877c:	ldrdhi	pc, [r8], #-143	; 0xffffff71
   18780:	ldrbtmi	r4, [pc], #-1273	; 18788 <wprintw@plt+0x15330>
   18784:	strd	r4, [r7], -r8
   18788:	strbmi	r9, [r2], -r0, lsl #2
   1878c:	ldrtmi	r2, [r0], -r1, lsl #2
   18790:	ldc	7, cr15, [r6, #-936]	; 0xfffffc58
   18794:	smlaltblt	r6, r4, r4, r8
   18798:	ldrtmi	r6, [r9], -r5, lsr #17
   1879c:	stccs	8, cr6, [r0, #-140]	; 0xffffff74
   187a0:	ldmdavc	sl, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
   187a4:	bcs	2a0d0 <wprintw@plt+0x26c78>
   187a8:	ldrtmi	sp, [r0], -lr, ror #3
   187ac:	pop	{r0, r1, ip, sp, pc}
   187b0:			; <UNDEFINED> instruction: 0xf7ea43f0
   187b4:	andlt	fp, r3, r7, lsl sp
   187b8:	mvnshi	lr, #12386304	; 0xbd0000
   187bc:	ldrdeq	r7, [r1], -ip
   187c0:	andeq	r4, r1, r8, ror #5
   187c4:	strdeq	r4, [r1], -sl
   187c8:			; <UNDEFINED> instruction: 0x000176b8
   187cc:	mvnsmi	lr, #737280	; 0xb4000
   187d0:	mcrrvs	6, 0, r4, lr, cr15
   187d4:	ldrmi	r4, [r1], r0, lsl #13
   187d8:	svclt	0x00184286
   187dc:	andsle	r2, lr, r0, lsl #28
   187e0:	ldmdbvs	r0!, {r0, r1, r4, r5, r6, r7, r9, fp, sp, lr}
   187e4:			; <UNDEFINED> instruction: 0xf7ea647b
   187e8:	bvs	c53208 <wprintw@plt+0xc4fdb0>
   187ec:	ldc2	7, cr15, [ip, #-988]	; 0xfffffc24
   187f0:	strdlt	r6, [r5, #-149]!	; 0xffffff6b
   187f4:	stmiavs	sp!, {r2, r3, r5, r9, sl, lr}^
   187f8:	ldrdcc	lr, [r0, -r4]
   187fc:	bne	ff272a84 <wprintw@plt+0xff26f62c>
   18800:	blx	54814 <wprintw@plt+0x513bc>
   18804:			; <UNDEFINED> instruction: 0xf7ea4620
   18808:	vstrcs	s28, [r0, #-472]	; 0xfffffe28
   1880c:			; <UNDEFINED> instruction: 0x4630d1f2
   18810:	b	1c567c0 <wprintw@plt+0x1c53368>
   18814:	mcrcs	12, 0, r6, cr0, cr14, {3}
   18818:	ldrmi	fp, [r0, #3864]!	; 0xf18
   1881c:	tstcs	r4, #224, 2	; 0x38
   18820:	subhi	pc, r8, r7, asr #17
   18824:			; <UNDEFINED> instruction: 0xf1b9653b
   18828:	tstle	r2, r0, lsl #30
   1882c:	mvnvs	pc, #78643200	; 0x4b00000
   18830:	pop	{r0, r1, r3, r4, r5, r6, r7, sl, sp, lr}
   18834:	svclt	0x000083f8
   18838:	mvnsmi	lr, sp, lsr #18
   1883c:	eorscs	r4, r0, r5, lsl #12
   18840:			; <UNDEFINED> instruction: 0xf0034688
   18844:	svcmi	0x006ffac3
   18848:	movwcs	r4, #3695	; 0xe6f
   1884c:	andcs	r4, r1, #2130706432	; 0x7f000000
   18850:	strmi	r6, [r4], -r3, lsl #2
   18854:	andvs	r6, r5, r3, lsl #4
   18858:	ldmdavs	r1!, {r1, r2, r3, r4, r5, r7, r8, fp, ip, lr}
   1885c:			; <UNDEFINED> instruction: 0xf8d16908
   18860:			; <UNDEFINED> instruction: 0xf8d0c01c
   18864:	stmdbvs	r8, {r2, sp, lr, pc}^
   18868:	rsbvs	r6, r3, r3, ror #3
   1886c:	andeq	lr, r5, r4, asr #19
   18870:			; <UNDEFINED> instruction: 0xec02e9c4
   18874:	stmib	r4, {r3, r7, sl, fp, sp, lr}^
   18878:			; <UNDEFINED> instruction: 0xf7ffec09
   1887c:	stmdavs	r2!, {r0, r1, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   18880:	bcs	1b2954 <wprintw@plt+0x1af4fc>
   18884:	mrrcvs	0, 2, sp, r9, cr10
   18888:	stmib	r3, {r0, r5, r6, r7, r9, sp, lr}^
   1888c:	bcs	4e98d8 <wprintw@plt+0x4e6480>
   18890:	ldm	pc, {r0, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   18894:	rsbscs	pc, r5, r2
   18898:	ldrbpl	r0, [fp], #-2689	; 0xfffff57f
   1889c:	eorcs	r2, r0, r0, lsr #32
   188a0:	blcs	820928 <wprintw@plt+0x81d4d0>
   188a4:	rsbcs	r4, r0, fp, lsr #30
   188a8:	ldmdbvs	r9, {r0, r6, r8, r9, lr}
   188ac:	ldrdgt	pc, [r0], -r1
   188b0:			; <UNDEFINED> instruction: 0xf81c69d8
   188b4:	stmdacs	r0, {}	; <UNPREDICTABLE>
   188b8:	stmvs	r9, {r1, r2, r3, r4, r5, r6, r8, ip, lr, pc}
   188bc:	bcs	c4de8 <wprintw@plt+0xc1990>
   188c0:	stmdavs	fp, {r2, r8, r9, sl, fp, ip, sp, pc}^
   188c4:	andcc	lr, r2, r4, asr #19
   188c8:			; <UNDEFINED> instruction: 0xf0036808
   188cc:	ldmdavs	r3!, {r0, r1, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   188d0:	strcs	r6, [r4, #-288]	; 0xfffffee0
   188d4:	ldrvs	r6, [sp, #-37]	; 0xffffffdb
   188d8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   188dc:	bvs	ff473a4c <wprintw@plt+0xff4705f4>
   188e0:	rscvs	r6, r1, #1376256	; 0x150000
   188e4:	ldrvs	r6, [sp, #-724]	; 0xfffffd2c
   188e8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   188ec:	bcs	3355c <wprintw@plt+0x30104>
   188f0:	stmdavs	r1!, {r0, r1, r3, r4, r5, r6, ip, lr, pc}^
   188f4:	ldrdgt	pc, [r8], -r3
   188f8:			; <UNDEFINED> instruction: 0xf0416b5f
   188fc:	ldmdavs	r0, {r4, r9, sl}^
   18900:	ldmdbvs	lr, {r1, r2, r5, r6, sp, lr}
   18904:	strbmi	r6, [r2, #-608]!	; 0xfffffda0
   18908:	strbmi	fp, [r6, #-3864]!	; 0xfffff0e8
   1890c:	svclt	0x000462a7
   18910:	tsteq	r8, r1, asr #32	; <UNPREDICTABLE>
   18914:	ldrb	r6, [lr, r1, rrx]
   18918:	rsbvs	r6, r3, #372736	; 0x5b000
   1891c:	andcs	r4, r5, #68157440	; 0x4100000
   18920:			; <UNDEFINED> instruction: 0xf7ea2000
   18924:			; <UNDEFINED> instruction: 0xf003ea4a
   18928:	ldmdavs	r3!, {r0, r2, r6, r7, r9, fp, ip, sp, lr, pc}
   1892c:	ldrvs	r6, [sp, #-288]	; 0xfffffee0
   18930:	ldrhhi	lr, [r0, #141]!	; 0x8d
   18934:			; <UNDEFINED> instruction: 0xf0426862
   18938:	rsbvs	r0, r2, r8, lsl #4
   1893c:	ldmdbvs	fp, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   18940:			; <UNDEFINED> instruction: 0xf0036818
   18944:	ldmdavs	r3!, {r0, r1, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   18948:	strb	r6, [r4, r0, lsr #2]
   1894c:	ldmvs	r1, {r1, r3, r4, r8, fp, sp, lr}
   18950:			; <UNDEFINED> instruction: 0xd1b92900
   18954:	blmi	b92850 <wprintw@plt+0xb8f3f8>
   18958:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   1895c:	ldrdeq	pc, [r0], -r8
   18960:	stc2	7, cr15, [r2], {247}	; 0xf7
   18964:			; <UNDEFINED> instruction: 0xf8d84b2a
   18968:	stmiavs	r2!, {ip}
   1896c:	ldmpl	fp!, {r5, r9, sp, lr}^
   18970:	ldmdavs	r9, {r3, r6, fp, sp, lr}
   18974:	stmdavs	r9, {r0, r1, r4, r5, fp, sp, lr}^
   18978:	strmi	r1, [sl], #-2569	; 0xfffff5f7
   1897c:	str	r6, [sl, r2, lsr #1]!
   18980:	ldmdbvs	r9, {r1, r3, r4, r7, fp, sp, lr}
   18984:	svclt	0x00024291
   18988:			; <UNDEFINED> instruction: 0xf0426862
   1898c:	rsbvs	r0, r2, r8, lsl #4
   18990:	bcc	72f20 <wprintw@plt+0x6fac8>
   18994:	ldr	r6, [lr, r2, ror #2]
   18998:	ldmvs	pc, {r0, r3, r4, r8, fp, sp, lr}	; <UNPREDICTABLE>
   1899c:			; <UNDEFINED> instruction: 0xf8d16888
   189a0:	adcsmi	ip, r8, #0
   189a4:			; <UNDEFINED> instruction: 0xf89cd184
   189a8:	stmdacs	r0, {}	; <UNPREDICTABLE>
   189ac:	stmdavs	r0!, {r7, ip, lr, pc}^
   189b0:	andeq	pc, r2, r0, asr #32
   189b4:	ldrb	r6, [fp, -r0, rrx]!
   189b8:			; <UNDEFINED> instruction: 0xf0032007
   189bc:	ldmdavs	r2!, {r0, r1, r2, r9, fp, ip, sp, lr, pc}
   189c0:	ldmdbvs	r2, {r0, r1, r5, r6, r7, fp, sp, lr}
   189c4:	strmi	r4, [r1], -r7, lsl #12
   189c8:	ldrmi	r6, [r8], #-2064	; 0xfffff7f0
   189cc:	blx	45698a <wprintw@plt+0x453532>
   189d0:	ldrtpl	r2, [fp], #-768	; 0xfffffd00
   189d4:			; <UNDEFINED> instruction: 0x61276823
   189d8:	svclt	0x00092b02
   189dc:	ldmdavs	r3!, {r1, r5, r7, r9, fp, sp, lr}
   189e0:	ldmdavs	r3!, {r7, fp, ip}
   189e4:	adcvs	fp, r0, #8, 30
   189e8:	bmi	2d27c4 <wprintw@plt+0x2cf36c>
   189ec:	ldmdavs	r2, {r1, r3, r4, r5, r7, fp, ip, lr}
   189f0:	andvs	pc, r0, #301989888	; 0x12000000
   189f4:	svcge	0x006ff47f
   189f8:	rscvs	r6, r2, r1, ror #16
   189fc:	tsteq	r4, r1, asr #32	; <UNPREDICTABLE>
   18a00:	strb	r6, [r8, -r1, rrx]!
   18a04:	andeq	r9, r2, ip, asr r1
   18a08:	andeq	r0, r0, r0, lsl #6
   18a0c:	andeq	r0, r0, r4, lsr #12
   18a10:	andeq	r0, r0, r8, lsl r4
   18a14:	andeq	r0, r0, r4, lsr #11
   18a18:	bmi	8ab6a4 <wprintw@plt+0x8a824c>
   18a1c:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   18a20:			; <UNDEFINED> instruction: 0x460641f0
   18a24:	andhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   18a28:	strmi	fp, [pc], -r2, lsl #1
   18a2c:	ldrdcc	pc, [r0], -r8
   18a30:	stmibvs	sl!, {r0, r2, r3, r4, r7, sl, fp, sp, lr}^
   18a34:	ldmdavs	r3, {r1, r3, r4, r8, ip, sp, pc}^
   18a38:	addmi	r3, r3, #67108864	; 0x4000000
   18a3c:	andscs	sp, r0, sl, lsl r0
   18a40:			; <UNDEFINED> instruction: 0xf9c4f003
   18a44:	strmi	r6, [r4], -fp, ror #19
   18a48:	rscvs	r2, r3, r4
   18a4c:	stmib	r4, {r2, r3, r5, r6, r7, r8, sp, lr}^
   18a50:			; <UNDEFINED> instruction: 0xf0036600
   18a54:	stmibvs	fp!, {r0, r1, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
   18a58:	ldrtmi	r4, [r8], -r2, lsl #12
   18a5c:	ldmvs	ip, {r1, r5, r7, sp, lr}
   18a60:	blx	a54a74 <wprintw@plt+0xa5161c>
   18a64:			; <UNDEFINED> instruction: 0xf8d86020
   18a68:	ldmdbvs	fp, {ip, sp}^
   18a6c:	andlt	r6, r2, fp, lsr #3
   18a70:	ldrhhi	lr, [r0, #141]!	; 0x8d
   18a74:	subsvs	r6, r3, r1, lsl r8
   18a78:	ldmvs	r0, {r0, r1, r3, r4, r6, r9, fp, ip}
   18a7c:			; <UNDEFINED> instruction: 0xf1031c59
   18a80:	andls	r4, r1, #128, 8	; 0x80000000
   18a84:			; <UNDEFINED> instruction: 0xf0030089
   18a88:	bls	971e4 <wprintw@plt+0x93d8c>
   18a8c:	strmi	r6, [r1], -fp, ror #19
   18a90:	addsvs	r4, r1, r8, lsr r6
   18a94:			; <UNDEFINED> instruction: 0xf003689e
   18a98:			; <UNDEFINED> instruction: 0xf846fa0d
   18a9c:	strb	r0, [r2, r4, lsr #32]!
   18aa0:	andeq	r8, r2, ip, lsl #31
   18aa4:	andeq	r0, r0, r0, lsl #6
   18aa8:	blmi	fab3a4 <wprintw@plt+0xfa7f4c>
   18aac:	ldrblt	r4, [r0, #1146]!	; 0x47a
   18ab0:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   18ab4:	stmdage	r3, {r2, r8, fp, sp, pc}
   18ab8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r8, sl, fp, lr}
   18abc:			; <UNDEFINED> instruction: 0xf04f9305
   18ac0:			; <UNDEFINED> instruction: 0xf0030300
   18ac4:	ldmib	sp, {r0, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
   18ac8:	ldrbtmi	r3, [sp], #-515	; 0xfffffdfd
   18acc:	addsmi	r6, r9, #9502720	; 0x910000
   18ad0:	sub	sp, r6, r4, lsl #2
   18ad4:	addsmi	r6, r9, #10158080	; 0x9b0000
   18ad8:	suble	r9, r2, r3, lsl #6
   18adc:	ldmdavc	r2, {r1, r3, r4, fp, sp, lr}
   18ae0:	rscsle	r2, r7, r0, lsl #20
   18ae4:	stmiapl	ip!, {r0, r4, r5, r8, r9, fp, lr}^
   18ae8:	andcc	r6, r1, r0, lsr #16
   18aec:			; <UNDEFINED> instruction: 0xf96ef003
   18af0:	stmiapl	fp!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}^
   18af4:	ldcvs	8, cr6, [fp, #108]	; 0x6c
   18af8:	blcs	2a318 <wprintw@plt+0x26ec0>
   18afc:	bvs	168cbf0 <wprintw@plt+0x1689798>
   18b00:	eorsle	r2, r8, r0, lsl #18
   18b04:			; <UNDEFINED> instruction: 0xf9b0f003
   18b08:	tstcs	r0, r6, lsl #12
   18b0c:			; <UNDEFINED> instruction: 0xf7ff2008
   18b10:	ldmib	sp, {r0, r1, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
   18b14:	ldmvs	fp, {r0, r1, r8, r9, lr}
   18b18:	mulsle	r4, ip, r2
   18b1c:	ldrbtmi	r4, [pc], #-3877	; 18b24 <wprintw@plt+0x156cc>
   18b20:	strtmi	r6, [r0], -r3, lsr #16
   18b24:	blcs	36b98 <wprintw@plt+0x33740>
   18b28:	shadd16mi	fp, r1, r4
   18b2c:	tstls	r1, r9, lsr r6
   18b30:			; <UNDEFINED> instruction: 0xff74f7fe
   18b34:	stmdbls	r1, {r5, r6, fp, sp, lr}
   18b38:			; <UNDEFINED> instruction: 0xff6ef7ff
   18b3c:	stmiavs	r4!, {r2, r8, r9, fp, ip, pc}
   18b40:	adcmi	r6, r3, #10158080	; 0x9b0000
   18b44:	ldrtmi	sp, [r0], -ip, ror #3
   18b48:	ldm	r4, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18b4c:	blx	fe6d6b12 <wprintw@plt+0xfe6d36ba>
   18b50:			; <UNDEFINED> instruction: 0xf8ccf007
   18b54:	blmi	66b3bc <wprintw@plt+0x667f64>
   18b58:	stmiapl	sl!, {r0, r8, sp}
   18b5c:	stmiapl	fp!, {r0, r4, ip, sp, lr}^
   18b60:	bmi	5f4bcc <wprintw@plt+0x5f1774>
   18b64:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   18b68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   18b6c:	subsmi	r9, sl, r5, lsl #22
   18b70:	andlt	sp, r7, r4, lsl r1
   18b74:	blmi	50833c <wprintw@plt+0x504ee4>
   18b78:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   18b7c:	movwvs	pc, #19	; <UNPREDICTABLE>
   18b80:	rsbsvc	fp, r3, r2, lsl #30
   18b84:	eorsvc	r2, r3, r9, lsl #6
   18b88:	stmdavs	r2!, {r0, r1, r2, r3, r4, r5, r7, ip, lr, pc}
   18b8c:	ldrtmi	r2, [r0], -r0, lsr #2
   18b90:	b	ff4d6b40 <wprintw@plt+0xff4d36e8>
   18b94:	andcs	r6, r0, #2293760	; 0x230000
   18b98:			; <UNDEFINED> instruction: 0xe7b654f2
   18b9c:	ldmdb	lr, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18ba0:	strdeq	r8, [r2], -ip
   18ba4:	andeq	r0, r0, ip, ror #6
   18ba8:	ldrdeq	r8, [r2], -lr
   18bac:	andeq	r0, r0, ip, ror r4
   18bb0:	andeq	r0, r0, r0, lsl #6
   18bb4:	andeq	r3, r1, sl, asr #30
   18bb8:	andeq	r0, r0, r4, lsl #12
   18bbc:	andeq	r0, r0, r4, lsl r3
   18bc0:	andeq	r8, r2, r2, asr #28
   18bc4:	andeq	r0, r0, r4, lsr #11
   18bc8:	blmi	c2b48c <wprintw@plt+0xc28034>
   18bcc:	push	{r1, r3, r4, r5, r6, sl, lr}
   18bd0:	strdlt	r4, [r4], r0
   18bd4:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
   18bd8:	svcmi	0x002da801
   18bdc:	movwls	r6, #14363	; 0x381b
   18be0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   18be4:	blx	754bfa <wprintw@plt+0x7517a2>
   18be8:	movwmi	lr, #6621	; 0x19dd
   18bec:	ldmvs	sp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   18bf0:	smlatble	r4, ip, r2, r4
   18bf4:	stmiavs	r4!, {r1, r3, r4, r5, sp, lr, pc}
   18bf8:	strls	r4, [r1], #-684	; 0xfffffd54
   18bfc:	stmdavs	r0!, {r1, r2, r4, r5, ip, lr, pc}
   18c00:			; <UNDEFINED> instruction: 0xff4ef7fe
   18c04:	rscsle	r2, r6, r0, lsl #16
   18c08:	andcs	r2, r9, r0, lsl #2
   18c0c:	mrc2	7, 0, pc, cr4, cr15, {7}
   18c10:	movwmi	lr, #6621	; 0x19dd
   18c14:	addsmi	r6, ip, #10158080	; 0x9b0000
   18c18:			; <UNDEFINED> instruction: 0xf04fd01d
   18c1c:	stmdavs	r5!, {fp}
   18c20:			; <UNDEFINED> instruction: 0xf7fe4628
   18c24:			; <UNDEFINED> instruction: 0x4606ff3d
   18c28:	ldclne	6, cr4, [r1], #-160	; 0xffffff60
   18c2c:			; <UNDEFINED> instruction: 0xf932f003
   18c30:			; <UNDEFINED> instruction: 0x46054631
   18c34:	andhi	pc, r6, r0, lsl #16
   18c38:			; <UNDEFINED> instruction: 0xf7fe4620
   18c3c:	stmdavs	r0!, {r0, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   18c40:			; <UNDEFINED> instruction: 0xf7ff4629
   18c44:	strtmi	pc, [r8], -r9, ror #29
   18c48:	ldmda	r4, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18c4c:	stmiavs	r4!, {r1, r8, r9, fp, ip, pc}
   18c50:	adcmi	r6, r3, #10158080	; 0x9b0000
   18c54:			; <UNDEFINED> instruction: 0xf7efd1e3
   18c58:			; <UNDEFINED> instruction: 0xf007fb15
   18c5c:	bmi	396d80 <wprintw@plt+0x393928>
   18c60:	tstcs	r1, sp, lsl #22
   18c64:			; <UNDEFINED> instruction: 0x701158ba
   18c68:			; <UNDEFINED> instruction: 0x701958fb
   18c6c:	blmi	1eb4a0 <wprintw@plt+0x1e8048>
   18c70:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18c74:	blls	f2ce4 <wprintw@plt+0xef88c>
   18c78:	qaddle	r4, sl, r2
   18c7c:	pop	{r2, ip, sp, pc}
   18c80:			; <UNDEFINED> instruction: 0xf7ea81f0
   18c84:	svclt	0x0000e8ac
   18c88:	ldrdeq	r8, [r2], -ip
   18c8c:	andeq	r0, r0, ip, ror #6
   18c90:			; <UNDEFINED> instruction: 0x00028dbc
   18c94:	andeq	r0, r0, r4, lsl #12
   18c98:	andeq	r0, r0, r4, lsl r3
   18c9c:	andeq	r8, r2, r8, lsr sp
   18ca0:	blmi	152b5f4 <wprintw@plt+0x152819c>
   18ca4:	push	{r1, r3, r4, r5, r6, sl, lr}
   18ca8:	strdlt	r4, [r5], r0
   18cac:			; <UNDEFINED> instruction: 0xf8df58d3
   18cb0:	ldmdavs	fp, {r3, r6, r8, pc}
   18cb4:			; <UNDEFINED> instruction: 0xf04f9303
   18cb8:	blmi	14198c0 <wprintw@plt+0x1416468>
   18cbc:			; <UNDEFINED> instruction: 0xf85844f8
   18cc0:			; <UNDEFINED> instruction: 0xf8d99003
   18cc4:	ldcvs	0, cr3, [fp]
   18cc8:	rsbsle	r2, r3, r0, lsl #22
   18ccc:	ldmdavc	r8!, {r0, r1, r2, r3, r4, r7, r9, fp, sp, lr}
   18cd0:	subsle	r2, r8, r0, lsl #16
   18cd4:	stmdage	r1, {r1, r8, fp, sp, pc}
   18cd8:	blx	fe8d4cec <wprintw@plt+0xfe8d1894>
   18cdc:	movwpl	lr, #6621	; 0x19dd
   18ce0:	mlsle	sl, sp, r2, r4
   18ce4:	addsmi	r6, sp, #10158080	; 0x9b0000
   18ce8:	strcs	sp, [r1], -r2, rrx
   18cec:	blls	d0d08 <wprintw@plt+0xcd8b0>
   18cf0:	stmiavs	sp!, {r1, r2, r5, lr}
   18cf4:	adcmi	r6, fp, #10158080	; 0x9b0000
   18cf8:	stmdavs	r8!, {r0, r1, r2, r4, r6, ip, lr, pc}
   18cfc:	mrrc2	7, 14, pc, r0, cr13	; <UNPREDICTABLE>
   18d00:	stmdacs	r0, {r2, r9, sl, lr}
   18d04:			; <UNDEFINED> instruction: 0x463ad1f3
   18d08:	andcs	r4, ip, r9, lsr #12
   18d0c:			; <UNDEFINED> instruction: 0xff96f7fe
   18d10:	mvnle	r2, r0, lsl #16
   18d14:	cfsh32cs	mvfx2, mvfx0, #10
   18d18:	tstcs	r0, sl, asr #2
   18d1c:			; <UNDEFINED> instruction: 0xf7ff4628
   18d20:			; <UNDEFINED> instruction: 0xf8d9fd8b
   18d24:	ldrtmi	r3, [r8], -r0
   18d28:			; <UNDEFINED> instruction: 0xf0036c9e
   18d2c:	ldmib	sp, {r0, r1, r6, r7, fp, ip, sp, lr, pc}^
   18d30:	ldmvs	fp, {r0, r8, r9, lr}
   18d34:	teqvs	r0, ip	; <illegal shifter operand>
   18d38:	mrcmi	0, 1, sp, cr1, cr7, {0}
   18d3c:	and	r4, r4, lr, ror r4
   18d40:	stmiavs	r4!, {r1, r8, r9, fp, ip, pc}
   18d44:	adcmi	r6, r3, #10158080	; 0x9b0000
   18d48:	ldrtmi	sp, [sl], -pc
   18d4c:	strtmi	r4, [r8], -r1, lsr #12
   18d50:			; <UNDEFINED> instruction: 0xff74f7fe
   18d54:	rscsle	r2, r3, r0, lsl #16
   18d58:	ldrtmi	r6, [r1], -r0, ror #16
   18d5c:	mrc2	7, 2, pc, cr12, cr15, {7}
   18d60:	stmiavs	r4!, {r1, r8, r9, fp, ip, pc}
   18d64:	adcmi	r6, r3, #10158080	; 0x9b0000
   18d68:			; <UNDEFINED> instruction: 0xf7efd1ef
   18d6c:			; <UNDEFINED> instruction: 0xf006fa8b
   18d70:	bmi	958c6c <wprintw@plt+0x955814>
   18d74:	tstcs	r1, r4, lsr #22
   18d78:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   18d7c:			; <UNDEFINED> instruction: 0xf8587011
   18d80:	andsvc	r3, r9, r3
   18d84:	stmdbmi	r1!, {r1, r2, sp, lr, pc}
   18d88:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   18d8c:	ldmda	r4, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18d90:	blx	1d4dac <wprintw@plt+0x1d1954>
   18d94:	blmi	5eb614 <wprintw@plt+0x5e81bc>
   18d98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18d9c:	blls	f2e0c <wprintw@plt+0xef9b4>
   18da0:	qsuble	r4, sl, r2
   18da4:	pop	{r0, r2, ip, sp, pc}
   18da8:	strcs	r8, [fp, #-1008]	; 0xfffffc10
   18dac:	adcsle	r2, r4, r0, lsl #28
   18db0:	ldr	r2, [r2, sl, lsl #10]!
   18db4:	ldrbtmi	r4, [pc], #-3863	; 18dbc <wprintw@plt+0x15964>
   18db8:			; <UNDEFINED> instruction: 0xf8d9e78c
   18dbc:	ldmvs	fp, {ip, sp}
   18dc0:	mulle	r3, sp, r2
   18dc4:	addsmi	r6, sp, #11206656	; 0xab0000
   18dc8:	ldrb	sp, [r1, pc, lsl #3]!
   18dcc:			; <UNDEFINED> instruction: 0xf8584b12
   18dd0:	ldmdavs	r8, {r0, r1, ip, sp}
   18dd4:	addmi	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
   18dd8:	ldmdbmi	r0, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   18ddc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   18de0:	svc	0x00eaf7e9
   18de4:			; <UNDEFINED> instruction: 0xf9dcf005
   18de8:			; <UNDEFINED> instruction: 0xf7e9e7d4
   18dec:	svclt	0x0000eff8
   18df0:	andeq	r8, r2, r4, lsl #26
   18df4:	andeq	r0, r0, ip, ror #6
   18df8:	andeq	r8, r2, ip, ror #25
   18dfc:	andeq	r0, r0, r0, lsl #6
   18e00:	andeq	r3, r1, ip, lsr #26
   18e04:	andeq	r0, r0, r4, lsl #12
   18e08:	andeq	r0, r0, r4, lsl r3
   18e0c:			; <UNDEFINED> instruction: 0x000171ba
   18e10:	andeq	r8, r2, r0, lsl ip
   18e14:	andeq	r6, r1, r2, lsl #22
   18e18:	andeq	r0, r0, r4, lsr #11
   18e1c:	muleq	r1, r6, r1
   18e20:	mvnsmi	lr, sp, lsr #18
   18e24:	svcmi	0x007db082
   18e28:	ldrbtmi	r4, [pc], #-2941	; 18e30 <wprintw@plt+0x159d8>
   18e2c:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
   18e30:	stmdavs	sl!, {r0, r2, r3, r4, r6, sl, fp, sp, lr}
   18e34:	svclt	0x00084282
   18e38:	andle	r4, r6, r4, lsl #12
   18e3c:	andcs	r4, r3, r9, ror r9
   18e40:			; <UNDEFINED> instruction: 0xf0044479
   18e44:	ldmdavs	r3!, {r0, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   18e48:	ldmdbvs	sl, {r2, r3, r5, fp, sp, lr}^
   18e4c:	ldfcss	f6, [r3], {170}	; 0xaa
   18e50:	ldm	pc, {r2, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   18e54:	strls	pc, [lr, #-4]!
   18e58:			; <UNDEFINED> instruction: 0x26237070
   18e5c:			; <UNDEFINED> instruction: 0x23232323
   18e60:	strpl	r2, [r3, #-803]!	; 0xfffffcdd
   18e64:	cfstr32mi	mvfx5, [r6, #-340]!	; 0xfffffeac
   18e68:	ldrmi	r2, [sl], -r3, lsr #12
   18e6c:	bl	22bc2c <wprintw@plt+0x2287d4>
   18e70:	adcvs	r0, ip, r2, lsl #8
   18e74:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   18e78:			; <UNDEFINED> instruction: 0xf100051a
   18e7c:	stmdavs	sl!, {r1, r3, r5, r7, pc}
   18e80:			; <UNDEFINED> instruction: 0xf0002a0f
   18e84:	ldmdavs	r2!, {r1, r2, r5, r7, pc}
   18e88:	ldmvs	r2, {r4, r8, fp, sp, lr}
   18e8c:			; <UNDEFINED> instruction: 0xd1054290
   18e90:	strle	r0, [r3, #-91]	; 0xffffffa5
   18e94:			; <UNDEFINED> instruction: 0xf7ea6808
   18e98:	rscvs	lr, r8, lr, ror #17
   18e9c:	pop	{r1, ip, sp, pc}
   18ea0:	ldmdbvs	r9, {r4, r5, r6, r7, r8, pc}
   18ea4:	stmdavs	fp, {r1, r3, r4, r6, r7, r8, fp, sp, lr}^
   18ea8:	andcc	lr, r2, #3227648	; 0x314000
   18eac:	pop	{r1, ip, sp, pc}
   18eb0:	strdcs	r8, [r6], -r0
   18eb4:			; <UNDEFINED> instruction: 0xff8af002
   18eb8:	bvs	feaf2f88 <wprintw@plt+0xfeaefb30>
   18ebc:			; <UNDEFINED> instruction: 0x46016912
   18ec0:	ldmdavs	r0, {r0, r1, r2, r9, sl, lr}
   18ec4:			; <UNDEFINED> instruction: 0xf7ed4418
   18ec8:			; <UNDEFINED> instruction: 0xf8d5f893
   18ecc:			; <UNDEFINED> instruction: 0x46038010
   18ed0:	svceq	0x0000f1b8
   18ed4:	andls	sp, r1, r5
   18ed8:			; <UNDEFINED> instruction: 0xf7ea4640
   18edc:	blls	93214 <wprintw@plt+0x8fdbc>
   18ee0:	ldrtmi	r4, [sl], -r4, lsl #12
   18ee4:	strbmi	r4, [r0], -r1, lsr #12
   18ee8:	cdp2	7, 9, cr15, cr0, cr12, {7}
   18eec:			; <UNDEFINED> instruction: 0x61286833
   18ef0:	ldmibvs	sl, {r0, r3, r4, r8, fp, sp, lr}^
   18ef4:	stmib	r5, {r0, r1, r3, r6, fp, sp, lr}^
   18ef8:	andlt	r3, r2, r9, lsl #4
   18efc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   18f00:			; <UNDEFINED> instruction: 0xf8574b4a
   18f04:			; <UNDEFINED> instruction: 0xf8d88003
   18f08:	blcs	24f10 <wprintw@plt+0x21ab8>
   18f0c:	stccs	0, cr13, [sp], {198}	; 0xc6
   18f10:	eorvs	fp, fp, #8, 30
   18f14:	stmdavs	fp!, {r2, r4, r6, r8, ip, lr, pc}^
   18f18:	ldrdhi	pc, [r4], -r5	; <UNPREDICTABLE>
   18f1c:	andseq	pc, r0, #19
   18f20:	stmiavs	sl!, {r0, r1, r6, ip, lr, pc}
   18f24:	ble	1bea434 <wprintw@plt+0x1be6fdc>
   18f28:	bvs	fea332d4 <wprintw@plt+0xfea2fe7c>
   18f2c:	andhi	lr, r2, r5, asr #19
   18f30:	smlabtcs	r9, r5, r9, lr
   18f34:			; <UNDEFINED> instruction: 0x2006e7b2
   18f38:			; <UNDEFINED> instruction: 0xff48f002
   18f3c:	ldmdbvs	sl, {r0, r1, r4, r5, fp, sp, lr}
   18f40:			; <UNDEFINED> instruction: 0x460169db
   18f44:	ldmdavs	r0, {r2, r9, sl, lr}
   18f48:			; <UNDEFINED> instruction: 0xf7ed4418
   18f4c:	ldmdavs	r2!, {r0, r4, r6, fp, ip, sp, lr, pc}
   18f50:	ldmibvs	r2, {r0, r1, r3, r5, r6, r7, fp, sp, lr}^
   18f54:			; <UNDEFINED> instruction: 0x4607429a
   18f58:	bne	70d078 <wprintw@plt+0x709c20>
   18f5c:			; <UNDEFINED> instruction: 0xd11a429a
   18f60:	ldrmi	r6, [r0], -sl, lsr #18
   18f64:			; <UNDEFINED> instruction: 0xf7ea9201
   18f68:	bls	93188 <wprintw@plt+0x8fd30>
   18f6c:			; <UNDEFINED> instruction: 0x46034639
   18f70:			; <UNDEFINED> instruction: 0xf7ec4620
   18f74:	ldmdavs	r3!, {r0, r1, r3, r6, r9, sl, fp, ip, sp, lr, pc}
   18f78:	ldrdvs	r6, [fp], #155	; 0x9b	; <UNPREDICTABLE>
   18f7c:	str	r6, [sp, r8, lsr #2]
   18f80:	ldmdavs	r8, {r0, r1, r3, r4, r8, fp, sp, lr}
   18f84:			; <UNDEFINED> instruction: 0xff96f002
   18f88:	ldmibvs	fp, {r0, r1, r4, r5, fp, sp, lr}^
   18f8c:			; <UNDEFINED> instruction: 0x612862ab
   18f90:	pop	{r1, ip, sp, pc}
   18f94:			; <UNDEFINED> instruction: 0x462081f0
   18f98:	cdp	7, 10, cr15, cr12, cr9, {7}
   18f9c:	tstcs	r0, r8, lsr #16
   18fa0:	pop	{r1, ip, sp, pc}
   18fa4:			; <UNDEFINED> instruction: 0xf7ff41f0
   18fa8:	bvs	a880cc <wprintw@plt+0xa84c74>
   18fac:	blcs	331e0 <wprintw@plt+0x2fd88>
   18fb0:	svcge	0x005bf43f
   18fb4:	ldmvs	fp, {r0, r3, r4, r9, sl, lr}
   18fb8:	blcs	257c4 <wprintw@plt+0x2236c>
   18fbc:	smmlsr	r5, sl, r1, sp
   18fc0:			; <UNDEFINED> instruction: 0xf7f76a28
   18fc4:			; <UNDEFINED> instruction: 0xf8d8f931
   18fc8:			; <UNDEFINED> instruction: 0xf7f70000
   18fcc:	eorvs	pc, r8, #1261568	; 0x134000
   18fd0:	stmdavs	r8, {r0, r5, r7, r8, r9, sl, sp, lr, pc}
   18fd4:	stmda	lr, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18fd8:	rscvs	r4, r8, r4, asr #10
   18fdc:	svcge	0x005ef47f
   18fe0:	strmi	r6, [r3], #-2731	; 0xfffff555
   18fe4:	ldrb	r6, [r9, -fp, ror #1]
   18fe8:			; <UNDEFINED> instruction: 0x8010f8d5
   18fec:			; <UNDEFINED> instruction: 0xf7ea4640
   18ff0:	ldrtmi	lr, [fp], -r2, asr #16
   18ff4:	strmi	r4, [r1], -r2, lsr #12
   18ff8:			; <UNDEFINED> instruction: 0xf7ec4640
   18ffc:	ldmdavs	r3!, {r0, r1, r2, r9, sl, fp, ip, sp, lr, pc}
   19000:	adcvs	r6, fp, #3588096	; 0x36c000
   19004:	strb	r6, [r9, -r8, lsr #2]
   19008:			; <UNDEFINED> instruction: 0xf043d003
   1900c:	rsbvs	r0, fp, r0, lsr #6
   19010:	stmiavs	r9!, {r2, r6, r8, r9, sl, sp, lr, pc}^
   19014:	addmi	r6, r1, #168, 20	; 0xa8000
   19018:			; <UNDEFINED> instruction: 0xe787d2f7
   1901c:	andeq	r8, r2, lr, ror fp
   19020:	andeq	r0, r0, r0, lsl #6
   19024:	andeq	r7, r1, r4, asr r1
   19028:	andeq	r0, r0, r4, lsr #11
   1902c:	andeq	r0, r0, r4, lsr #12
   19030:	blmi	febebaf0 <wprintw@plt+0xfebe8698>
   19034:	svcmi	0x00f0e92d
   19038:	sbcslt	r4, r1, sl, ror r4
   1903c:	cfmadd32ge	mvax0, mvfx4, mvfx5, mvfx4
   19040:			; <UNDEFINED> instruction: 0xf89458d3
   19044:	ldrtmi	r8, [r0], -r0
   19048:	movtls	r6, #63515	; 0xf81b
   1904c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   19050:	ldm	r0, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19054:	ldrbtmi	r4, [pc], #-4007	; 1905c <wprintw@plt+0x15c04>
   19058:			; <UNDEFINED> instruction: 0xf0003001
   1905c:			; <UNDEFINED> instruction: 0xf1b8809a
   19060:			; <UNDEFINED> instruction: 0xf0000f7c
   19064:			; <UNDEFINED> instruction: 0xf7ea8090
   19068:	stcmi	8, cr14, [r3, #944]!	; 0x3b0
   1906c:	eorvs	r4, r8, sp, ror r4
   19070:			; <UNDEFINED> instruction: 0xf0002800
   19074:	ldmdavs	r0!, {r0, r1, r2, r4, r5, r6, r7, pc}^
   19078:	ldmib	r6!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1907c:	andcs	r6, r5, #2818048	; 0x2b0000
   19080:			; <UNDEFINED> instruction: 0xf0003301
   19084:	ldmibmi	sp, {r1, r4, r7, pc}
   19088:	ldrbtmi	r2, [r9], #-0
   1908c:	cdp	7, 9, cr15, cr4, cr9, {7}
   19090:			; <UNDEFINED> instruction: 0xf886f005
   19094:	svceq	0x007cf1b8
   19098:	ldmibmi	r9, {r1, r6, r8, ip, lr, pc}
   1909c:	bmi	fe661ca4 <wprintw@plt+0xfe65e84c>
   190a0:			; <UNDEFINED> instruction: 0xf8d4587c
   190a4:	eorvs	r9, r3, r0
   190a8:	andge	pc, r2, r7, asr r8	; <UNPREDICTABLE>
   190ac:	ldrdcs	pc, [r0], -sl
   190b0:			; <UNDEFINED> instruction: 0xf1400491
   190b4:	bmi	fe539350 <wprintw@plt+0xfe535ef8>
   190b8:	stmdavs	sl!, {r0, r2, r3, r4, r5, r7, fp, ip, lr}
   190bc:	blvs	474a0c <wprintw@plt+0x4715b4>
   190c0:			; <UNDEFINED> instruction: 0xb121602a
   190c4:	ldrmi	r2, [sl], -r1, lsl #2
   190c8:			; <UNDEFINED> instruction: 0xf7ee4608
   190cc:			; <UNDEFINED> instruction: 0xf7eaf8dd
   190d0:	stmiblt	r0, {r3, r4, r5, r7, fp, sp, lr, pc}
   190d4:	cdpge	8, 0, cr9, cr7, cr7, {0}
   190d8:	stmib	r6, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   190dc:	stmdacs	r0, {r5, fp, sp, lr}
   190e0:	adcshi	pc, r7, r0
   190e4:			; <UNDEFINED> instruction: 0xf7ff6871
   190e8:	ldmdavs	r0!, {r0, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}^
   190ec:	ldmdb	ip!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   190f0:			; <UNDEFINED> instruction: 0xf7e92000
   190f4:			; <UNDEFINED> instruction: 0xf10defb4
   190f8:	stmdals	r7, {r2, r3, r4, r8, r9, fp}
   190fc:	ldmdb	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19100:	ldrdeq	pc, [r4], -fp
   19104:	ldmdb	r0!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19108:	ldrdcc	pc, [r0], -sl
   1910c:	ldreq	r6, [sl], #2080	; 0x820
   19110:	stmdavs	fp!, {r1, r6, r8, r9, sl, fp, ip, sp, pc}
   19114:	eorvs	r6, fp, fp, lsl lr
   19118:			; <UNDEFINED> instruction: 0xf886f7f7
   1911c:	andls	pc, r0, r4, asr #17
   19120:			; <UNDEFINED> instruction: 0xf7f8ac09
   19124:	blmi	1e97e18 <wprintw@plt+0x1e949c0>
   19128:	strtmi	sl, [r2], -ip, lsr #18
   1912c:	ldrbtmi	r2, [fp], #-2
   19130:			; <UNDEFINED> instruction: 0x932c2500
   19134:			; <UNDEFINED> instruction: 0xf7e9954d
   19138:	ldmdbmi	r5!, {r3, r5, r7, r9, sl, fp, sp, lr, pc}^
   1913c:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   19140:	ldc	7, cr15, [r6, #-932]	; 0xfffffc5c
   19144:	suble	r2, sl, r0, lsl #16
   19148:			; <UNDEFINED> instruction: 0x46294a72
   1914c:	ldrbtmi	r2, [sl], #-769	; 0xfffffcff
   19150:	blx	d7114 <wprintw@plt+0xd3cbc>
   19154:	svceq	0x007cf1b8
   19158:	andcs	sp, r0, r5, lsr r0
   1915c:	cdp	7, 5, cr15, cr12, cr9, {7}
   19160:	andcs	r4, r0, #34603008	; 0x2100000
   19164:			; <UNDEFINED> instruction: 0xf7e92002
   19168:			; <UNDEFINED> instruction: 0xf7f8ee90
   1916c:			; <UNDEFINED> instruction: 0x2001fbb9
   19170:	blmi	17ebb1c <wprintw@plt+0x17e86c4>
   19174:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19178:	blls	13f31e8 <wprintw@plt+0x13efd90>
   1917c:	qdsuble	r4, sl, pc	; <UNPREDICTABLE>
   19180:	pop	{r0, r4, r6, ip, sp, pc}
   19184:	stmdage	r7, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19188:	ldmda	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1918c:			; <UNDEFINED> instruction: 0xf47f3001
   19190:	stmdbmi	r2!, {r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}^
   19194:	andcs	r2, r0, r5, lsl #4
   19198:			; <UNDEFINED> instruction: 0xf7e94479
   1919c:	strmi	lr, [r1], -lr, lsl #28
   191a0:			; <UNDEFINED> instruction: 0xf0042003
   191a4:	andcs	pc, r0, sp, lsr r8	; <UNPREDICTABLE>
   191a8:	ldmdbmi	sp, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   191ac:	ldrbtmi	r2, [r9], #-0
   191b0:	cdp	7, 0, cr15, cr2, cr9, {7}
   191b4:	andcs	r4, r3, r1, lsl #12
   191b8:			; <UNDEFINED> instruction: 0xf832f004
   191bc:			; <UNDEFINED> instruction: 0xf7ea6830
   191c0:	andcs	lr, r0, r4, lsl r9
   191c4:	blmi	141311c <wprintw@plt+0x140fcc4>
   191c8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   191cc:	ldrle	r0, [sl, #-1179]!	; 0xfffffb65
   191d0:			; <UNDEFINED> instruction: 0xf7e92000
   191d4:	andcs	lr, r0, r2, lsr #28
   191d8:	cdp	7, 1, cr15, cr14, cr9, {7}
   191dc:	ldmdbmi	r1, {r6, r7, r8, r9, sl, sp, lr, pc}^
   191e0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   191e4:	stcl	7, cr15, [r8, #932]!	; 0x3a4
   191e8:			; <UNDEFINED> instruction: 0xf7e99003
   191ec:	stmdavs	r0, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   191f0:	cdp	7, 14, cr15, cr4, cr9, {7}
   191f4:	strmi	r9, [r2], -r3, lsl #18
   191f8:			; <UNDEFINED> instruction: 0xf0042003
   191fc:			; <UNDEFINED> instruction: 0xe7a9f811
   19200:	andscs	r4, r2, r9, asr #18
   19204:			; <UNDEFINED> instruction: 0xf7ff4479
   19208:	blmi	1017e6c <wprintw@plt+0x1014a14>
   1920c:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, r7, fp, ip, lr}
   19210:	movwlt	r6, #43802	; 0xab1a
   19214:	andcs	r2, lr, r0, lsl #2
   19218:	blx	3d721e <wprintw@plt+0x3d3dc6>
   1921c:	movwcs	r6, #2090	; 0x82a
   19220:	blvs	4aaa88 <wprintw@plt+0x4a7630>
   19224:	svclt	0x000d429a
   19228:	ldrmi	r2, [sl], -r1, lsl #4
   1922c:	ldrmi	r2, [r9], -r1, lsl #2
   19230:			; <UNDEFINED> instruction: 0xf82af7ee
   19234:			; <UNDEFINED> instruction: 0xf7ff200e
   19238:			; <UNDEFINED> instruction: 0xf7eafdf3
   1923c:	stmdacs	r0, {r1, fp, sp, lr, pc}
   19240:	svcge	0x0059f47f
   19244:	ldmdbmi	r9!, {r1, r2, r6, r8, r9, sl, sp, lr, pc}
   19248:	ldrbtmi	r2, [r9], #-19	; 0xffffffed
   1924c:	blx	ffd57250 <wprintw@plt+0xffd53df8>
   19250:	stmdavs	fp!, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   19254:	smlsld	r6, r5, r8, r8
   19258:	bicsvs	r6, sl, r9, asr r8
   1925c:	bfi	r6, r9, #2, #24
   19260:	ldc	7, cr15, [ip, #932]!	; 0x3a4
   19264:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
   19268:	cdp	7, 7, cr15, cr10, cr9, {7}
   1926c:	movtlt	r4, #34309	; 0x8605
   19270:			; <UNDEFINED> instruction: 0xf7ea6830
   19274:	blmi	c13564 <wprintw@plt+0xc1010c>
   19278:	ldrdls	pc, [r4], -r6
   1927c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   19280:	svc	0x0092f7e9
   19284:	strbmi	r4, [r8], -r1, lsl #12
   19288:	ldc	7, cr15, [sl, #932]!	; 0x3a4
   1928c:	ldmdavs	r6!, {r1, r3, r5, r8, r9, fp, lr}^
   19290:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   19294:	svc	0x0088f7e9
   19298:	ldrtmi	r4, [r0], -r1, lsl #12
   1929c:	ldc	7, cr15, [r0, #932]!	; 0x3a4
   192a0:	svceq	0x007cf1b8
   192a4:			; <UNDEFINED> instruction: 0x4628d011
   192a8:	stc2	0, cr15, [r6], #-8
   192ac:	strtmi	r4, [r3], -r3, lsr #20
   192b0:	ldrbtmi	r2, [sl], #-1024	; 0xfffffc00
   192b4:	strmi	r9, [r1], -r0, lsl #8
   192b8:			; <UNDEFINED> instruction: 0xf7e94628
   192bc:	andcs	lr, r1, lr, asr #31
   192c0:	cdp	7, 12, cr15, cr12, cr9, {7}
   192c4:	ldrbtmi	r4, [sp], #-3358	; 0xfffff2e2
   192c8:	blmi	7d3218 <wprintw@plt+0x7cfdc0>
   192cc:			; <UNDEFINED> instruction: 0xf8d6ae07
   192d0:	strcc	r8, [r1], #-0
   192d4:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   192d8:	svc	0x0066f7e9
   192dc:	strbmi	r4, [r0], -r1, lsl #12
   192e0:	stc	7, cr15, [lr, #932]	; 0x3a4
   192e4:			; <UNDEFINED> instruction: 0xf7ea6870
   192e8:	ldrb	lr, [ip, r0, lsl #17]
   192ec:	andeq	r8, r2, r0, ror r9
   192f0:	andeq	r0, r0, ip, ror #6
   192f4:	andeq	r8, r2, r2, asr r9
   192f8:	andeq	r9, r2, r8, lsr #7
   192fc:	andeq	r6, r1, r2, ror pc
   19300:	andeq	r0, r0, r4, lsr #12
   19304:	andeq	r0, r0, r4, lsr #11
   19308:	andeq	r0, r0, r0, lsl #6
   1930c:			; <UNDEFINED> instruction: 0xffffe7e7
   19310:	andeq	r1, r1, r2, lsr #21
   19314:	andeq	r6, r1, lr, asr #6
   19318:	andeq	r8, r2, r4, lsr r8
   1931c:	andeq	r6, r1, r4, lsr lr
   19320:	andeq	r6, r1, lr, lsr lr
   19324:	andeq	r6, r1, r6, lsr lr
   19328:	andeq	r6, r1, r8, lsl #28
   1932c:	andeq	r6, r1, r2, asr #27
   19330:	andeq	r6, r1, lr, ror sp
   19334:	andeq	r0, r0, r4, lsr r5
   19338:	andeq	r0, r0, ip, lsl r4
   1933c:	andeq	r5, r1, r6, lsl r4
   19340:	strdeq	r6, [r1], -lr
   19344:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   19348:	ldrbmi	lr, [r0, sp, lsr #18]!
   1934c:	bmi	10aad94 <wprintw@plt+0x10a793c>
   19350:	blmi	10aab68 <wprintw@plt+0x10a7710>
   19354:	ldrbtmi	fp, [sl], #-130	; 0xffffff7e
   19358:	strmi	r7, [pc], -r0, lsl #16
   1935c:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   19360:			; <UNDEFINED> instruction: 0x460558d3
   19364:	ldmdavs	fp, {r1, r2, r9, sl, lr}
   19368:			; <UNDEFINED> instruction: 0xf04f9301
   1936c:	movwcs	r0, #768	; 0x300
   19370:	movwlt	r9, #33536	; 0x8300
   19374:	ldrmi	r4, [sp], -sl, ror #13
   19378:			; <UNDEFINED> instruction: 0xf04f461e
   1937c:			; <UNDEFINED> instruction: 0xe01039ff
   19380:	svceq	0x0000f1b8
   19384:	stmdavc	r3!, {r1, ip, lr, pc}
   19388:	andsle	r2, r3, sl, lsl #22
   1938c:	ldrbmi	r4, [r1], -r0, lsr #12
   19390:	cdp2	7, 9, cr15, cr4, cr12, {7}
   19394:	strmi	r4, [r6], #-1028	; 0xfffffbfc
   19398:	stmdavc	r3!, {r0, r2, r9, sl, lr}
   1939c:	subsle	r2, r1, r0, lsl #22
   193a0:	adcsmi	r9, fp, #0, 22
   193a4:	strtmi	sp, [r0], -sl, lsl #24
   193a8:	stc2l	7, cr15, [r4], {236}	; 0xec
   193ac:	rscle	r2, r7, r0, lsl #16
   193b0:			; <UNDEFINED> instruction: 0xe7eb46b1
   193b4:	ldrtmi	r9, [r1], r0, lsl #16
   193b8:	lfmle	f4, 4, [r5, #-736]!	; 0xfffffd20
   193bc:	svceq	0x0000f1b9
   193c0:	andcs	fp, r0, #204, 30	; 0x330
   193c4:	andeq	pc, r1, #8
   193c8:	teqle	r9, r0, lsl #20
   193cc:	svceq	0x0000f1b9
   193d0:	ands	sp, r0, r8, lsl #22
   193d4:	svceq	0x0000f1b9
   193d8:	strtmi	sp, [r0], -r5, lsr #24
   193dc:	stc2l	7, cr15, [r2, #944]!	; 0x3b0
   193e0:	strmi	r4, [r6], #-1028	; 0xfffffbfc
   193e4:	orrlt	r7, fp, #2293760	; 0x230000
   193e8:			; <UNDEFINED> instruction: 0xf7ec4620
   193ec:	stmdacs	r0, {r0, r1, r5, r7, sl, fp, ip, sp, lr, pc}
   193f0:			; <UNDEFINED> instruction: 0x46b1d0f0
   193f4:	bl	fea933c0 <wprintw@plt+0xfea8ff68>
   193f8:	ldrtmi	r0, [r4], #-1542	; 0xfffff9fa
   193fc:			; <UNDEFINED> instruction: 0xf7ec4620
   19400:	stcpl	13, cr15, [r3], #-836	; 0xfffffcbc
   19404:	strmi	r1, [r5], -r6, lsr #16
   19408:	and	fp, ip, r3, asr #18
   1940c:	strtmi	r4, [r9], #1584	; 0x630
   19410:	stc2l	7, cr15, [r8, #944]	; 0x3b0
   19414:	strmi	r4, [r5], -r6, lsl #8
   19418:			; <UNDEFINED> instruction: 0xb1237833
   1941c:			; <UNDEFINED> instruction: 0xf7ec4630
   19420:	stmdacs	r0, {r0, r3, r7, sl, fp, ip, sp, lr, pc}
   19424:			; <UNDEFINED> instruction: 0x464ed1f2
   19428:	blmi	32bc64 <wprintw@plt+0x32880c>
   1942c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19430:	blls	734a0 <wprintw@plt+0x70048>
   19434:	qaddle	r4, sl, ip
   19438:	andlt	r4, r2, r0, lsr r6
   1943c:			; <UNDEFINED> instruction: 0x87f0e8bd
   19440:			; <UNDEFINED> instruction: 0xe7f11b76
   19444:	adcsmi	r9, r8, #0, 16
   19448:	ldr	sp, [r7, lr, ror #27]!
   1944c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   19450:			; <UNDEFINED> instruction: 0xf7e9e7ea
   19454:	svclt	0x0000ecc4
   19458:	andeq	r8, r2, r2, asr r6
   1945c:	andeq	r0, r0, ip, ror #6
   19460:	andeq	r8, r2, ip, ror r5
   19464:	blmi	5abcc0 <wprintw@plt+0x5a8868>
   19468:	ldrblt	r4, [r0, #1146]!	; 0x47a
   1946c:	stmdavc	r6, {r0, r2, r7, ip, sp, pc}
   19470:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   19474:			; <UNDEFINED> instruction: 0xf04f9303
   19478:	orrlt	r0, lr, r0, lsl #6
   1947c:	strmi	sl, [r5], -r1, lsl #30
   19480:	and	r2, r3, r0, lsl #12
   19484:	strtmi	r4, [r6], #-1061	; 0xfffffbdb
   19488:	cmplt	fp, fp, lsr #16
   1948c:			; <UNDEFINED> instruction: 0x46284639
   19490:	stc2	7, cr15, [lr, #944]!	; 0x3b0
   19494:	ldrtmi	r4, [r8], -r4, lsl #12
   19498:	mcrr2	7, 14, pc, ip, cr12	; <UNPREDICTABLE>
   1949c:	mvnsle	r2, r0, lsl #16
   194a0:	blmi	1ebcc8 <wprintw@plt+0x1e8870>
   194a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   194a8:	blls	f3518 <wprintw@plt+0xf00c0>
   194ac:	qaddle	r4, sl, r2
   194b0:	andlt	r4, r5, r0, lsr r6
   194b4:			; <UNDEFINED> instruction: 0xf7e9bdf0
   194b8:	svclt	0x0000ec92
   194bc:	andeq	r8, r2, r0, asr #10
   194c0:	andeq	r0, r0, ip, ror #6
   194c4:	andeq	r8, r2, r4, lsl #10
   194c8:			; <UNDEFINED> instruction: 0x4605b570
   194cc:	strmi	r6, [lr], -r0, lsl #16
   194d0:	stc2l	7, cr15, [r8, #-944]!	; 0xfffffc50
   194d4:	ldmdavs	r1!, {r1, r3, r5, fp, sp, lr}
   194d8:	strmi	r4, [r3], -sl, lsl #5
   194dc:	cdpne	0, 4, cr13, cr3, cr14, {0}
   194e0:	and	sp, sl, r1, lsl #10
   194e4:	mrrcne	8, 2, r6, r1, cr10
   194e8:	ldmdavs	r4!, {r0, r3, r5, sp, lr}
   194ec:			; <UNDEFINED> instruction: 0x1c613b01
   194f0:	ldmdavc	r2, {r0, r4, r5, sp, lr}
   194f4:	mrrcne	0, 2, r7, sl, cr2
   194f8:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
   194fc:	eorvs	r4, sl, r2, lsl #8
   19500:	ldrmi	r6, [r3], #-2098	; 0xfffff7ce
   19504:	ldcllt	0, cr6, [r0, #-204]!	; 0xffffff34
   19508:	ldmdami	r8, {r0, r1, fp, sp, lr}^
   1950c:	ldrbtmi	r4, [r8], #-2648	; 0xfffff5a8
   19510:	mvnsmi	lr, sp, lsr #18
   19514:	stmpl	r2, {r2, r7, ip, sp, pc}
   19518:	ldclmi	8, cr1, [r6, #-368]	; 0xfffffe90
   1951c:	andls	r6, r3, #1179648	; 0x120000
   19520:	andeq	pc, r0, #79	; 0x4f
   19524:	strmi	lr, [r1], #-2509	; 0xfffff633
   19528:	ldrbtmi	r5, [sp], #-3163	; 0xfffff3a5
   1952c:	svcge	0x0002b363
   19530:	strtmi	sl, [r0], -r1, lsl #28
   19534:	stmdaeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   19538:	ldrtmi	lr, [r0], -r5
   1953c:			; <UNDEFINED> instruction: 0xffc4f7ff
   19540:	stmdavc	r3, {r0, fp, ip, pc}
   19544:			; <UNDEFINED> instruction: 0xf7ecb193
   19548:	bllt	1458524 <wprintw@plt+0x14550cc>
   1954c:	stmdbls	r1, {r1, r3, r6, r8, r9, fp, lr}
   19550:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   19554:			; <UNDEFINED> instruction: 0xff3ef7ec
   19558:	stmdacs	r0, {r0, r3, r4, r5, r9, sl, lr}
   1955c:	ldrtmi	sp, [r0], -sp, ror #1
   19560:			; <UNDEFINED> instruction: 0xffb2f7ff
   19564:	stmdavc	fp, {r0, r8, fp, ip, pc}
   19568:	teqle	r8, r0, lsl #22
   1956c:	addsmi	r9, ip, #2048	; 0x800
   19570:	strtmi	sp, [r1], -r0, ror #4
   19574:	addmi	lr, fp, #2
   19578:	subsle	r9, fp, r2, lsl #6
   1957c:	blcc	6adf4 <wprintw@plt+0x6799c>
   19580:	stccs	8, cr15, [r1], {20}
   19584:	rscsle	r2, r6, r0, lsr #20
   19588:	movwcs	r4, #2620	; 0xa3c
   1958c:	blmi	e35620 <wprintw@plt+0xe321c8>
   19590:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19594:	blls	f3604 <wprintw@plt+0xf01ac>
   19598:	qdsuble	r4, sl, r5
   1959c:	pop	{r2, ip, sp, pc}
   195a0:	stmdals	r1, {r4, r5, r6, r7, r8, pc}
   195a4:	ldc2l	7, cr15, [lr], #944	; 0x3b0
   195a8:	andcc	lr, r1, #3620864	; 0x374000
   195ac:	tstls	r2, r1, asr ip
   195b0:	andls	r4, r1, r8, lsl r4
   195b4:	andhi	pc, r0, r2, lsl #17
   195b8:	ldmdavc	sl, {r0, r8, r9, fp, ip, pc}
   195bc:	ldrb	fp, [r5, sl, asr #18]
   195c0:			; <UNDEFINED> instruction: 0xf7ec9801
   195c4:	bls	98988 <wprintw@plt+0x95530>
   195c8:	movwls	r1, #6163	; 0x1813
   195cc:	bcs	3061c <wprintw@plt+0x2d1c4>
   195d0:	ldrmi	sp, [r8], -ip, asr #1
   195d4:	blx	febd758e <wprintw@plt+0xfebd4136>
   195d8:	mvnsle	r2, r0, lsl #16
   195dc:	blmi	a534a4 <wprintw@plt+0xa5004c>
   195e0:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   195e4:	cdp2	7, 15, cr15, cr6, cr12, {7}
   195e8:			; <UNDEFINED> instruction: 0x4639b118
   195ec:			; <UNDEFINED> instruction: 0xf7ff4630
   195f0:	stmdals	r1, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   195f4:	blcs	37608 <wprintw@plt+0x341b0>
   195f8:			; <UNDEFINED> instruction: 0xf7ecd0b8
   195fc:	bllt	e58470 <wprintw@plt+0xe55018>
   19600:	stmdavc	r3, {r0, fp, ip, pc}
   19604:	adcsle	r2, r1, r0, lsl #22
   19608:	blx	fe5575c2 <wprintw@plt+0xfe55416a>
   1960c:	blls	87c94 <wprintw@plt+0x8483c>
   19610:	stmdblt	sl, {r1, r3, r4, fp, ip, sp, lr}^
   19614:	stmdals	r1, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   19618:	stc2l	7, cr15, [r4], {236}	; 0xec
   1961c:	ldmdane	r3, {r0, r9, fp, ip, pc}
   19620:	ldcpl	3, cr9, [r2], {1}
   19624:	adcle	r2, r1, r0, lsl #20
   19628:			; <UNDEFINED> instruction: 0xf7ec4618
   1962c:	stmdacs	r0, {r0, r1, r7, r8, r9, fp, ip, sp, lr, pc}
   19630:			; <UNDEFINED> instruction: 0xe785d1f1
   19634:			; <UNDEFINED> instruction: 0xe7a7461c
   19638:			; <UNDEFINED> instruction: 0xf7ec9801
   1963c:	ldmib	sp, {r0, r1, r4, r5, r7, sl, fp, ip, sp, lr, pc}^
   19640:	ldrmi	r3, [r8], #-513	; 0xfffffdff
   19644:	andls	r1, r1, r3, asr ip
   19648:			; <UNDEFINED> instruction: 0xf8829302
   1964c:	ldrb	r8, [lr, r0]
   19650:			; <UNDEFINED> instruction: 0xf7ec9801
   19654:	ldmib	sp, {r0, r1, r2, r5, r7, sl, fp, ip, sp, lr, pc}^
   19658:	ldrmi	r3, [r8], #-513	; 0xfffffdff
   1965c:	andls	r1, r1, r3, asr ip
   19660:			; <UNDEFINED> instruction: 0xf8829302
   19664:	strb	r8, [fp, r0]
   19668:	bl	fee57614 <wprintw@plt+0xfee541bc>
   1966c:	muleq	r2, sl, r4
   19670:	andeq	r0, r0, ip, ror #6
   19674:	andeq	r8, r2, lr, ror r4
   19678:	andeq	r0, r0, r0, lsr #7
   1967c:	andeq	r8, r2, r8, lsl r4
   19680:			; <UNDEFINED> instruction: 0x000005bc
   19684:			; <UNDEFINED> instruction: 0x46014a14
   19688:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
   1968c:	addlt	fp, r6, r0, ror r5
   19690:	strcs	r5, [r0, #-2259]	; 0xfffff72d
   19694:	andcs	r4, r1, #4608	; 0x1200
   19698:	ldmdavs	fp, {r1, r4, r9, sl, fp, lr}
   1969c:			; <UNDEFINED> instruction: 0xf04f9305
   196a0:	ldrbtmi	r0, [ip], #-768	; 0xfffffd00
   196a4:	stmibpl	r0!, {r0, r1, r8, r9, fp, sp, pc}
   196a8:			; <UNDEFINED> instruction: 0xf0109500
   196ac:	stmdacs	r1, {r0, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}
   196b0:	blls	10d6ec <wprintw@plt+0x10a294>
   196b4:	andle	r3, sl, r1, lsl #6
   196b8:	bmi	2ff6d0 <wprintw@plt+0x2fc278>
   196bc:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   196c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   196c4:	subsmi	r9, sl, r5, lsl #22
   196c8:	andlt	sp, r6, r3, lsl #2
   196cc:			; <UNDEFINED> instruction: 0x4628bd70
   196d0:			; <UNDEFINED> instruction: 0xf7e9e7f3
   196d4:	svclt	0x0000eb84
   196d8:	andeq	r8, r2, lr, lsl r3
   196dc:	andeq	r0, r0, ip, ror #6
   196e0:	andeq	r8, r2, r6, lsl #6
   196e4:	muleq	r0, r8, r3
   196e8:	andeq	r8, r2, sl, ror #5
   196ec:	bmi	2ac318 <wprintw@plt+0x2a8ec0>
   196f0:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   196f4:	ldmdavs	fp, {r0, r1, r3, r4, fp, sp, lr}^
   196f8:	andle	r4, r9, r3, lsl #5
   196fc:	ldrlt	r2, [r0], #-2526	; 0xfffff622
   19700:	andcs	sp, r0, r3, lsl #26
   19704:	blmi	157880 <wprintw@plt+0x154428>
   19708:			; <UNDEFINED> instruction: 0xf85d4770
   1970c:	and	r4, r5, r4, lsl #22
   19710:	ldrbmi	r2, [r0, -r1]!
   19714:			; <UNDEFINED> instruction: 0x000282b8
   19718:	andeq	r0, r0, r0, lsl #6
   1971c:	mvnsmi	lr, sp, lsr #18
   19720:	stmdavs	r0, {r2, r9, sl, lr}
   19724:			; <UNDEFINED> instruction: 0xf7ff460f
   19728:	stmdavs	r3!, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1972c:	ldmdane	r8, {r0, r2, r9, sl, lr}
   19730:	mrc2	7, 4, pc, cr8, cr15, {7}
   19734:	stmdane	lr!, {r0, r1, r5, fp, sp, lr}
   19738:	ldmdblt	r3, {r0, r1, r3, r4, r7, r8, sl, fp, ip, lr}
   1973c:	ldmfd	sp!, {sp}
   19740:	stmiavs	r3!, {r4, r5, r6, r7, r8, pc}^
   19744:			; <UNDEFINED> instruction: 0xf7ff6818
   19748:	addmi	pc, r5, #628	; 0x274
   1974c:	stmiavs	r3!, {r3, r8, ip, lr, pc}^
   19750:	stmdavs	r0!, {r1, r3, r5, r9, sl, lr}
   19754:	ldrdhi	pc, [r0], -r3
   19758:			; <UNDEFINED> instruction: 0xf7e94641
   1975c:	tstlt	r0, r4, lsr lr
   19760:	pop	{r0, sp}
   19764:	bl	239f2c <wprintw@plt+0x236ad4>
   19768:			; <UNDEFINED> instruction: 0xf7ff0005
   1976c:	stmiavs	r3!, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   19770:	ldmdavs	r8, {r0, r3, r5, fp, ip}
   19774:	blcs	30888 <wprintw@plt+0x2d430>
   19778:			; <UNDEFINED> instruction: 0xf002d0f2
   1977c:	ldrtmi	pc, [r1], -fp, ror #24	; <UNPREDICTABLE>
   19780:	stmdavs	r0!, {r0, r2, r9, sl, lr}
   19784:	stc2l	0, cr15, [r6], #-8
   19788:	sbcsle	r4, r7, r5, lsl #5
   1978c:	ldclne	8, cr6, [r9], #-896	; 0xfffffc80
   19790:			; <UNDEFINED> instruction: 0xffacf7ff
   19794:	andeq	pc, r1, r0, lsl #1
   19798:	ldrb	fp, [r0, r0, asr #5]
   1979c:			; <UNDEFINED> instruction: 0x4604b538
   197a0:			; <UNDEFINED> instruction: 0xf7ff6800
   197a4:	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   197a8:	ldmdane	r8, {r0, r2, r9, sl, lr}
   197ac:	mrc2	7, 2, pc, cr10, cr15, {7}
   197b0:	ldrmi	r6, [sp], #-2083	; 0xfffff7dd
   197b4:	stmdacc	r0, {r3, r5, sl, fp, ip, lr}
   197b8:	andcs	fp, r1, r8, lsl pc
   197bc:	svclt	0x0000bd38
   197c0:	ldrbmi	lr, [r0, sp, lsr #18]!
   197c4:	blmi	15ed524 <wprintw@plt+0x15ea0cc>
   197c8:	ldmpl	sp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   197cc:	ldmdbvs	r8, {r0, r1, r3, r5, fp, sp, lr}
   197d0:	ldc2l	7, cr15, [r0], {246}	; 0xf6
   197d4:	stmdavs	sl!, {r2, r4, r6, r8, r9, fp, lr}
   197d8:	andls	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   197dc:			; <UNDEFINED> instruction: 0xa010f8d2
   197e0:	ldrdmi	pc, [r0], -r9
   197e4:	strbeq	pc, [r0], #-20	; 0xffffffec	; <UNPREDICTABLE>
   197e8:	cmple	r5, r6, lsl #12
   197ec:	ssatmi	r6, #1, r3, asr #19
   197f0:	ldmdavs	r0, {r1, r4, r6, r9, sl, lr}
   197f4:			; <UNDEFINED> instruction: 0xf7e94418
   197f8:	strtmi	lr, [r0], #-3134	; 0xfffff3c2
   197fc:			; <UNDEFINED> instruction: 0xf0023001
   19800:	stmdavs	fp!, {r0, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   19804:	ldmibvs	fp, {r1, r3, r4, r8, fp, sp, lr}^
   19808:	strtmi	r6, [r0], #-48	; 0xffffffd0
   1980c:	ldrmi	r6, [r9], #-2065	; 0xfffff7ef
   19810:	bl	1b577bc <wprintw@plt+0x1b54364>
   19814:	ldrdcc	pc, [r0], -r9
   19818:	strbtle	r0, [r5], #-1627	; 0xfffff9a5
   1981c:	ldmibvs	sl, {r0, r1, r3, r5, fp, sp, lr}^
   19820:	tstcs	r0, fp, lsl r9
   19824:	ldmdavs	fp, {r0, sp}
   19828:			; <UNDEFINED> instruction: 0xf7ff5499
   1982c:	stmdavs	fp!, {r0, r2, fp, ip, sp, lr, pc}
   19830:	blvs	6b3c98 <wprintw@plt+0x6b0840>
   19834:	rsble	r4, r5, r2, lsl #5
   19838:			; <UNDEFINED> instruction: 0xf7f64631
   1983c:	ldrtmi	pc, [r0], -fp, lsr #25	; <UNPREDICTABLE>
   19840:	stc2	7, cr15, [sl, #-984]!	; 0xfffffc28
   19844:	ldrdge	pc, [r0], -r5
   19848:	andsvs	pc, r0, sl, asr #17
   1984c:	andsmi	pc, ip, sl, asr #17
   19850:	ldc2	0, cr15, [r2], #-8
   19854:	ldmdbvs	r3, {r1, r3, r5, fp, sp, lr}^
   19858:			; <UNDEFINED> instruction: 0xf8ca3301
   1985c:	cmpvs	r3, r0, lsr #32
   19860:	ldc2	7, cr15, [r0, #-952]	; 0xfffffc48
   19864:	ldrdcc	pc, [r0], -r9
   19868:	movteq	pc, #131	; 0x83	; <UNPREDICTABLE>
   1986c:	orrne	pc, r0, #201326595	; 0xc000003
   19870:	movweq	lr, #14936	; 0x3a58
   19874:	stmdavs	fp!, {r0, r8, r9, sl, fp, ip, sp, pc}
   19878:	stmdbne	r0, {r3, r4, r6, r8, fp, sp, lr}
   1987c:	andcs	r6, r1, r8, asr r1
   19880:	blx	ff3d7884 <wprintw@plt+0xff3d442c>
   19884:	blmi	aac130 <wprintw@plt+0xaa8cd8>
   19888:	tstcs	r0, r1
   1988c:			; <UNDEFINED> instruction: 0x701058ba
   19890:			; <UNDEFINED> instruction: 0x701958fb
   19894:			; <UNDEFINED> instruction: 0x87f0e8bd
   19898:	ldrdcc	pc, [r4], -r9
   1989c:	strle	r0, [pc, #-1242]	; 193ca <wprintw@plt+0x15f72>
   198a0:	ldrdeq	pc, [r8], -sl
   198a4:			; <UNDEFINED> instruction: 0xf7ffb160
   198a8:	hvclt	36857	; 0x8ff9
   198ac:			; <UNDEFINED> instruction: 0xf8da682b
   198b0:	ldmdavs	fp, {r3}^
   198b4:	mulle	r3, r8, r2
   198b8:			; <UNDEFINED> instruction: 0xf7ff2100
   198bc:	msrlt	SPSR_, #47, 30	; 0xbc
   198c0:	ldrdeq	pc, [r0], -sl
   198c4:	stc2l	7, cr15, [lr, #1020]	; 0x3fc
   198c8:	ldmibvs	r3, {r1, r3, r5, fp, sp, lr}^
   198cc:	addmi	r6, r3, #294912	; 0x48000
   198d0:	svclt	0x003c4604
   198d4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   198d8:	orrle	r4, sl, #28, 12	; 0x1c00000
   198dc:			; <UNDEFINED> instruction: 0xf04fbf0c
   198e0:			; <UNDEFINED> instruction: 0xf04f0801
   198e4:	str	r0, [r4, r0, lsl #16]
   198e8:	ldrdne	pc, [r0], -sl
   198ec:	ldmdavs	r0!, {r1, r5, r9, sl, lr}
   198f0:	ldc	7, cr15, [r6], #-932	; 0xfffffc5c
   198f4:			; <UNDEFINED> instruction: 0xf1b8682b
   198f8:	andle	r0, ip, r0, lsl #30
   198fc:	bicsvs	r2, r9, r0, lsl #2
   19900:	str	r4, [sp, sl, lsl #12]
   19904:	ldmibvs	r9, {r1, r3, r4, r6, r8, r9, fp, sp, lr}^
   19908:	svclt	0x0081428a
   1990c:	bne	14b258c <wprintw@plt+0x14af134>
   19910:	cmpvs	sl, #294912	; 0x48000
   19914:	ldmibvs	sl, {r4, r7, r8, r9, sl, sp, lr, pc}^
   19918:			; <UNDEFINED> instruction: 0xf8dae782
   1991c:	strb	sl, [pc, r8]
   19920:	andeq	r8, r2, r0, ror #3
   19924:	andeq	r0, r0, r0, lsl #6
   19928:	andeq	r0, r0, r4, lsr #11
   1992c:	andeq	r0, r0, r4, lsl #12
   19930:	strdeq	r0, [r0], -r4
   19934:	svcmi	0x00f0e92d
   19938:			; <UNDEFINED> instruction: 0xf8dfb087
   1993c:	blmi	fe6862d4 <wprintw@plt+0xfe682e7c>
   19940:			; <UNDEFINED> instruction: 0xf85b44fb
   19944:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
   19948:	stmdavs	ip!, {r0, r2, r3, r4, r8, fp, sp, lr}
   1994c:			; <UNDEFINED> instruction: 0xf7e94620
   19950:	pkhbtmi	lr, r2, r2, lsl #23
   19954:			; <UNDEFINED> instruction: 0xf7ff4620
   19958:	stmdavs	fp!, {r0, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   1995c:	ldmdane	r8, {r1, r2, r9, sl, lr}
   19960:	stc2	7, cr15, [r0, #1020]	; 0x3fc
   19964:	blmi	fe433a54 <wprintw@plt+0xfe4305fc>
   19968:			; <UNDEFINED> instruction: 0xf85b69d2
   1996c:	andls	r3, r1, #3
   19970:	ldrdhi	pc, [r0], -r3
   19974:	stmibne	r4, {r1, r8, r9, ip, pc}
   19978:	strtmi	r6, [r1], -r8, lsr #16
   1997c:	stmdbeq	r4, {r8, r9, fp, sp, lr, pc}
   19980:	blx	1a55992 <wprintw@plt+0x1a5253a>
   19984:	strmi	r2, [r1], -r0, lsl #4
   19988:	bl	fea2b2b0 <wprintw@plt+0xfea27e58>
   1998c:			; <UNDEFINED> instruction: 0xf7ff0101
   19990:	mcrne	12, 0, pc, cr1, cr11, {6}	; <UNPREDICTABLE>
   19994:	stmdbne	fp, {r1, r6, r8, r9, fp, ip, lr, pc}
   19998:	eorsle	r4, pc, r3, asr r5	; <UNPREDICTABLE>
   1999c:	strtmi	r6, [r0], #-2088	; 0xfffff7d8
   199a0:	blx	ff85795a <wprintw@plt+0xff854502>
   199a4:	bl	33a58 <wprintw@plt+0x30600>
   199a8:			; <UNDEFINED> instruction: 0xf8130804
   199ac:	blcs	259d4 <wprintw@plt+0x2257c>
   199b0:	tstcs	r0, r4, lsr r0
   199b4:			; <UNDEFINED> instruction: 0xf7fe2006
   199b8:	blmi	1f596bc <wprintw@plt+0x1f56264>
   199bc:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   199c0:	andls	r6, r3, #1245184	; 0x130000
   199c4:	tstlt	r6, r4, lsl #6
   199c8:	movteq	pc, #35	; 0x23	; <UNPREDICTABLE>
   199cc:	ldmdavs	fp!, {r0, r1, r4, sp, lr}
   199d0:			; <UNDEFINED> instruction: 0xb11a6ada
   199d4:	addmi	r6, sl, #11075584	; 0xa90000
   199d8:	addhi	pc, r3, r0
   199dc:			; <UNDEFINED> instruction: 0xf8c39a03
   199e0:	ldmdavs	r2, {r2, r3, r4, pc}^
   199e4:	strble	r0, [r9], #-1682	; 0xfffff96e
   199e8:	mcr2	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   199ec:	ldmdavs	ip!, {r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, pc}
   199f0:	stmdbvs	r3!, {r0, r9, fp, ip, pc}
   199f4:	rscvs	r4, r3, #144, 10	; 0x24000000
   199f8:	stmibvs	r0!, {r2, r4, fp, ip, lr, pc}^
   199fc:	strmi	r9, [r3], #-2817	; 0xfffff4ff
   19a00:	andeq	lr, r8, r3, lsr #23
   19a04:			; <UNDEFINED> instruction: 0xf00261e0
   19a08:	tstcs	r0, r7, asr fp	; <UNPREDICTABLE>
   19a0c:	andcs	r6, r7, r0, lsr #4
   19a10:			; <UNDEFINED> instruction: 0xff12f7fe
   19a14:	andlt	r2, r7, r1
   19a18:	svchi	0x00f0e8bd
   19a1c:	andlt	r2, r7, r0
   19a20:	svchi	0x00f0e8bd
   19a24:	ldrdvs	r6, [r2, #139]!	; 0x8b
   19a28:	strb	r6, [ip, r3, lsr #2]!
   19a2c:			; <UNDEFINED> instruction: 0xf8d568ad
   19a30:	ldrbmi	sl, [r0], -r0
   19a34:	bl	7d79e0 <wprintw@plt+0x7d4588>
   19a38:	strmi	r1, [r6], -r1, ror #24
   19a3c:	ldrtmi	r4, [r1], #-1616	; 0xfffff9b0
   19a40:			; <UNDEFINED> instruction: 0xf9f8f002
   19a44:			; <UNDEFINED> instruction: 0x46011c72
   19a48:	strtmi	r6, [r0], #-40	; 0xffffffd8
   19a4c:	stmdb	r4, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19a50:	strtmi	r6, [r2], -fp, ror #17
   19a54:	ldmdavs	r9, {r3, r5, fp, sp, lr}
   19a58:	bl	fe0d7a04 <wprintw@plt+0xfe0d45ac>
   19a5c:	andcs	r6, r1, sl, lsr r8
   19a60:	ldrmi	r6, [ip], #-2515	; 0xfffff62d
   19a64:			; <UNDEFINED> instruction: 0xf7ff61d4
   19a68:	blls	1581dc <wprintw@plt+0x154d84>
   19a6c:	ldrle	r0, [lr, #1627]!	; 0x65b
   19a70:	ldmdavs	r3, {r0, r1, r9, fp, ip, pc}
   19a74:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
   19a78:			; <UNDEFINED> instruction: 0xe7b86013
   19a7c:	stmdavs	r8!, {r0, r6, r9, sl, lr}
   19a80:	blx	1957a3a <wprintw@plt+0x19545e2>
   19a84:	ldrmi	r9, [r8, #2817]	; 0xb01
   19a88:	svclt	0x008c4619
   19a8c:	bleq	55bd0 <wprintw@plt+0x52778>
   19a90:	bleq	95bd4 <wprintw@plt+0x9277c>
   19a94:	stmdavs	r8!, {r1, r7, r9, sl, lr}
   19a98:	blx	1657a52 <wprintw@plt+0x16545fa>
   19a9c:	svclt	0x000c4582
   19aa0:			; <UNDEFINED> instruction: 0xf04b465a
   19aa4:	strmi	r0, [r1], r1, lsl #4
   19aa8:	addsle	r2, sp, r0, lsl #20
   19aac:	ssatmi	r4, #3, r3, asr #12
   19ab0:	and	r4, lr, ip, lsl r6
   19ab4:	bicsvs	r6, ip, fp, lsr r8
   19ab8:	cdp2	7, 9, cr15, cr4, cr13, {7}
   19abc:	stmdavs	r8!, {r0, r5, r9, sl, lr}
   19ac0:	blx	1157a7a <wprintw@plt+0x1154622>
   19ac4:	svclt	0x000c4581
   19ac8:			; <UNDEFINED> instruction: 0xf04b465b
   19acc:	strmi	r0, [r4], -r1, lsl #6
   19ad0:	stmdavs	r8!, {r0, r1, r3, r5, r8, ip, sp, pc}
   19ad4:			; <UNDEFINED> instruction: 0xf7ec4420
   19ad8:	stmdacs	r0, {r0, r2, r3, r5, r8, fp, ip, sp, lr, pc}
   19adc:	ldrbmi	sp, [r4], -sl, ror #3
   19ae0:	ldmdavs	r0, {r1, r7, r8, r9, sl, sp, lr, pc}
   19ae4:	smlatbeq	r8, sl, fp, lr
   19ae8:	ldrdlt	pc, [r0], -r5
   19aec:			; <UNDEFINED> instruction: 0xf0029105
   19af0:	blls	d86bc <wprintw@plt+0xd5264>
   19af4:	ldmdavs	fp, {r0, r2, r8, fp, ip, pc}
   19af8:	addsmi	r4, r8, #8, 8	; 0x8000000
   19afc:			; <UNDEFINED> instruction: 0xf63f683b
   19b00:	strbmi	sl, [r3], #3949	; 0xf6d
   19b04:	andsge	pc, ip, r3, asr #17
   19b08:			; <UNDEFINED> instruction: 0xf7ec4658
   19b0c:	ldrbmi	pc, [r8], #-2847	; 0xfffff4e1	; <UNPREDICTABLE>
   19b10:			; <UNDEFINED> instruction: 0xf910f7ec
   19b14:	teqlt	r8, #137363456	; 0x8300000
   19b18:	cdp2	7, 6, cr15, cr4, cr13, {7}
   19b1c:	stmdavs	r8!, {r0, r1, r3, r4, r5, fp, sp, lr}
   19b20:	ldmibvs	r9, {r1, r5, r9, sl, lr}^
   19b24:	beq	9472c <wprintw@plt+0x912d4>
   19b28:			; <UNDEFINED> instruction: 0xf7e94651
   19b2c:	stmiblt	r8, {r2, r3, r6, sl, fp, sp, lr, pc}^
   19b30:	strtmi	fp, [r2], r4, asr #3
   19b34:	cdp2	7, 5, cr15, cr6, cr13, {7}
   19b38:	beq	96228 <wprintw@plt+0x92dd0>
   19b3c:	ldmdavs	fp!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   19b40:	ldmibvs	r9, {r3, r5, fp, sp, lr}^
   19b44:	beq	9474c <wprintw@plt+0x912f4>
   19b48:	and	r4, r5, r0, asr r6
   19b4c:	cdp2	7, 4, cr15, cr10, cr13, {7}
   19b50:	stmdavs	r8!, {r0, r1, r3, r4, r5, fp, sp, lr}
   19b54:	ldrmi	r6, [r8], #-2523	; 0xfffff625
   19b58:			; <UNDEFINED> instruction: 0xf8ecf7ec
   19b5c:	mvnsle	r2, r0, lsl #16
   19b60:			; <UNDEFINED> instruction: 0xe73b683b
   19b64:	ubfx	r4, r0, #12, #24
   19b68:			; <UNDEFINED> instruction: 0xf7fe4601
   19b6c:			; <UNDEFINED> instruction: 0xf10afe65
   19b70:	stmdavs	r8!, {r1, r8}
   19b74:			; <UNDEFINED> instruction: 0xf95ef002
   19b78:	strmi	r2, [r3], -r0, lsr #4
   19b7c:			; <UNDEFINED> instruction: 0xf8036028
   19b80:	ldrbmi	r2, [r8], -sl
   19b84:	ldrbmi	r6, [r3], #-2091	; 0xfffff7d5
   19b88:	andlt	pc, r1, r3, lsl #17
   19b8c:	ldmdbvs	r9, {r0, r1, r3, r4, r5, fp, sp, lr}^
   19b90:	ldrdcc	r6, [r1, -sl]
   19b94:	andcc	r6, r1, #1073741846	; 0x40000016
   19b98:			; <UNDEFINED> instruction: 0xf7ff61da
   19b9c:	ldr	pc, [fp, r1, asr #18]!
   19ba0:	andeq	r8, r2, r8, rrx
   19ba4:	andeq	r0, r0, r0, lsl #6
   19ba8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   19bac:	andeq	r0, r0, r4, lsr #11
   19bb0:	blmi	66c418 <wprintw@plt+0x668fc0>
   19bb4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   19bb8:	stmdavs	r0, {r2, r9, sl, lr}
   19bbc:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   19bc0:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
   19bc4:			; <UNDEFINED> instruction: 0xf04f9301
   19bc8:	andls	r0, r0, r0, lsl #6
   19bcc:	ldmvs	r8, {r1, sp, lr, pc}
   19bd0:	andls	fp, r0, r8, lsr #2
   19bd4:	stc2l	7, cr15, [r2, #1020]!	; 0x3fc
   19bd8:	stmdacs	r0, {r8, r9, fp, ip, pc}
   19bdc:			; <UNDEFINED> instruction: 0x4668d0f7
   19be0:			; <UNDEFINED> instruction: 0xf7f56023
   19be4:	stmdals	r0, {r0, r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   19be8:	ldc2l	7, cr15, [r8, #1020]	; 0x3fc
   19bec:	stmdavs	r2!, {r4, r5, r8, ip, sp, pc}
   19bf0:	ldmdavs	r2, {r8, r9, fp, ip, pc}^
   19bf4:	bne	fe6f3d68 <wprintw@plt+0xfe6f0910>
   19bf8:	eorvs	r3, fp, r1, lsl #6
   19bfc:	blmi	1ac420 <wprintw@plt+0x1a8fc8>
   19c00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19c04:	blls	73c74 <wprintw@plt+0x7081c>
   19c08:	qaddle	r4, sl, r1
   19c0c:	ldclt	0, cr11, [r0, #-12]!
   19c10:	stmia	r4!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19c14:	strdeq	r7, [r2], -r4
   19c18:	andeq	r0, r0, ip, ror #6
   19c1c:	andeq	r7, r2, r8, lsr #27
   19c20:	ldmdble	r0, {r0, r8, fp, sp}^
   19c24:	svcmi	0x00f8e92d
   19c28:	strmi	r4, [r8], r7, lsl #12
   19c2c:	beq	855d70 <wprintw@plt+0x852918>
   19c30:	ldmdavs	r8, {r0, r1, r3, r4, r5, fp, sp, lr}
   19c34:			; <UNDEFINED> instruction: 0xf7e9689e
   19c38:			; <UNDEFINED> instruction: 0xf8d6ea1e
   19c3c:	strmi	fp, [r5], -r0
   19c40:			; <UNDEFINED> instruction: 0xf7e94658
   19c44:			; <UNDEFINED> instruction: 0x4604ea18
   19c48:			; <UNDEFINED> instruction: 0xf7ff4658
   19c4c:	ldmdavs	r3!, {r0, r1, r3, r4, r8, sl, fp, ip, sp, lr, pc}
   19c50:	ldmdane	r8, {r0, r1, r7, r9, sl, lr}
   19c54:	stc2	7, cr15, [r6], {255}	; 0xff
   19c58:	biclt	r4, r5, r3, lsl #9
   19c5c:	ldrdls	pc, [r0], -r7
   19c60:			; <UNDEFINED> instruction: 0xf8d91ca9
   19c64:	stmdbne	r2, {}^	; <UNPREDICTABLE>
   19c68:	stccs	8, cr15, [r1], {18}
   19c6c:	andsle	r2, r2, r0, lsr #20
   19c70:			; <UNDEFINED> instruction: 0xf8e0f002
   19c74:	stclne	8, cr6, [sl], #-228	; 0xffffff1c
   19c78:	andeq	pc, r0, r9, asr #17
   19c7c:			; <UNDEFINED> instruction: 0xf04f680b
   19c80:			; <UNDEFINED> instruction: 0xf8030100
   19c84:	ldrmi	sl, [r5], -r5
   19c88:	ldmdavs	fp, {r0, r1, r3, r4, r5, fp, sp, lr}
   19c8c:			; <UNDEFINED> instruction: 0xf8d75499
   19c90:			; <UNDEFINED> instruction: 0xf8d99000
   19c94:	strcc	r0, [r1], #-0
   19c98:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   19c9c:	streq	lr, [fp], #-2980	; 0xfffff45c
   19ca0:			; <UNDEFINED> instruction: 0xf0021961
   19ca4:	ldmdavs	sl!, {r0, r1, r2, r6, r7, fp, ip, sp, lr, pc}
   19ca8:	andeq	pc, r0, r9, asr #17
   19cac:	ldmdavs	r0, {r0, r4, r5, fp, sp, lr}
   19cb0:			; <UNDEFINED> instruction: 0xf7e94459
   19cb4:			; <UNDEFINED> instruction: 0x4630e8fc
   19cb8:	blx	fe7d7c98 <wprintw@plt+0xfe7d4840>
   19cbc:	svceq	0x0001f1b8
   19cc0:	pop	{r1, r2, r4, r5, r7, r8, ip, lr, pc}
   19cc4:			; <UNDEFINED> instruction: 0x47708ff8
   19cc8:	svcmi	0x00f0e92d
   19ccc:			; <UNDEFINED> instruction: 0xf8dfb083
   19cd0:	ldrmi	r8, [r7], -r8, ror #1
   19cd4:	andcc	r4, r1, #14592	; 0x3900
   19cd8:	andls	r4, r1, #248, 8	; 0xf8000000
   19cdc:	strmi	r6, [r5], -r3, lsl #16
   19ce0:	andge	pc, r4, r8, asr r8	; <UNPREDICTABLE>
   19ce4:	and	r4, r5, r9, lsl #13
   19ce8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   19cec:	stmdavs	fp!, {r0, r1, r3, r8, sl, ip, lr}
   19cf0:	mlavs	fp, fp, r8, r6
   19cf4:			; <UNDEFINED> instruction: 0xf0026818
   19cf8:			; <UNDEFINED> instruction: 0xf8daf9ed
   19cfc:	adcmi	r4, r0, #0
   19d00:	stmdavs	fp!, {r0, r4, r6, r8, fp, ip, lr, pc}
   19d04:	bl	1b3d84 <wprintw@plt+0x1b092c>
   19d08:	ldrtmi	r0, [r0], -r7, lsl #22
   19d0c:	ldmib	r2!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19d10:			; <UNDEFINED> instruction: 0x46024639
   19d14:			; <UNDEFINED> instruction: 0x46164630
   19d18:			; <UNDEFINED> instruction: 0xf99cf002
   19d1c:	strmi	r2, [r1], -r0, lsl #4
   19d20:	bne	186b688 <wprintw@plt+0x1868230>
   19d24:	blx	457d2a <wprintw@plt+0x4548d2>
   19d28:	blle	f21540 <wprintw@plt+0xf1e0e8>
   19d2c:			; <UNDEFINED> instruction: 0xf8d5443c
   19d30:	adcsmi	fp, r4, #0
   19d34:			; <UNDEFINED> instruction: 0x4658d039
   19d38:			; <UNDEFINED> instruction: 0xf7f63401
   19d3c:			; <UNDEFINED> instruction: 0x4601fa1b
   19d40:			; <UNDEFINED> instruction: 0xf7f64658
   19d44:	bls	985e8 <wprintw@plt+0x95190>
   19d48:	ldmibne	r0, {r0, r1, r3, r5, fp, sp, lr}
   19d4c:	blne	2b5ec <wprintw@plt+0x28194>
   19d50:	ldrdlt	pc, [r8], -r3
   19d54:			; <UNDEFINED> instruction: 0xf83af002
   19d58:	ldrtmi	r6, [sl], -fp, lsr #16
   19d5c:	ldmvs	fp, {r0, r3, r6, r9, sl, lr}
   19d60:	andeq	pc, r0, fp, asr #17
   19d64:			; <UNDEFINED> instruction: 0xf7e96818
   19d68:	stmdavs	fp!, {r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   19d6c:	ldmdavs	r9, {r1, r3, r4, r7, fp, sp, lr}
   19d70:	strtmi	r6, [r1], #-2064	; 0xfffff7f0
   19d74:			; <UNDEFINED> instruction: 0xf7e94438
   19d78:	blmi	494068 <wprintw@plt+0x490c10>
   19d7c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   19d80:			; <UNDEFINED> instruction: 0xf013685b
   19d84:	stmdavs	fp!, {r5, r8, r9, sl, fp}
   19d88:	adcle	r6, sp, r9, lsl r8
   19d8c:	svclt	0x00c82c00
   19d90:			; <UNDEFINED> instruction: 0xdda9190b
   19d94:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
   19d98:	bcs	82b670 <wprintw@plt+0x828218>
   19d9c:	lgnnedp	f5, f4
   19da0:			; <UNDEFINED> instruction: 0x4634d1f8
   19da4:			; <UNDEFINED> instruction: 0xf8d5e7a0
   19da8:			; <UNDEFINED> instruction: 0xf8dbb000
   19dac:	tstlt	r3, r8
   19db0:	andlt	r6, r3, fp, lsr #32
   19db4:	svchi	0x00f0e8bd
   19db8:	ldrdeq	r7, [r2], -r0
   19dbc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   19dc0:	andeq	r0, r0, r4, lsr #11
   19dc4:	mvnsmi	lr, sp, lsr #18
   19dc8:	stmdavs	r6, {r0, r8, fp, sp}
   19dcc:	strmi	r4, [r8], r4, lsl #12
   19dd0:	ldmvs	r6!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   19dd4:			; <UNDEFINED> instruction: 0xf7ff6830
   19dd8:	ldmdavs	r3!, {r0, r2, r4, r6, sl, fp, ip, sp, lr, pc}
   19ddc:	ldmdane	r8, {r0, r2, r9, sl, lr}
   19de0:	blx	1057de6 <wprintw@plt+0x105498e>
   19de4:	ldmdavs	r0!, {r0, r1, r2, r6, r8, fp, ip}
   19de8:			; <UNDEFINED> instruction: 0xf0021c79
   19dec:	movwcs	pc, #2131	; 0x853	; <UNPREDICTABLE>
   19df0:	strbpl	r4, [r3, #1601]	; 0x641
   19df4:	strtmi	r4, [r0], -r6, lsl #12
   19df8:			; <UNDEFINED> instruction: 0xff12f7ff
   19dfc:	ldrdhi	pc, [r0], -r4
   19e00:	ldrdeq	pc, [r0], -r8
   19e04:			; <UNDEFINED> instruction: 0xf7ff4428
   19e08:	strmi	pc, [r1], -sp, lsr #22
   19e0c:	strtmi	r4, [r9], #-1600	; 0xfffff9c0
   19e10:	blx	1ed7e16 <wprintw@plt+0x1ed49be>
   19e14:	ldrtmi	r4, [sl], -r0, lsr #12
   19e18:			; <UNDEFINED> instruction: 0xf7ff4631
   19e1c:	shsaxmi	pc, r0, r5	; <UNPREDICTABLE>
   19e20:	ldrhmi	lr, [r0, #141]!	; 0x8d
   19e24:	svclt	0x0064f7e8
   19e28:	ldrtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   19e2c:	ldrtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   19e30:	push	{r1, r3, r4, r5, r6, sl, lr}
   19e34:			; <UNDEFINED> instruction: 0xb0954ff0
   19e38:			; <UNDEFINED> instruction: 0x260058d3
   19e3c:	strthi	pc, [r4], #2271	; 0x8df
   19e40:	tstls	r3, #1769472	; 0x1b0000
   19e44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   19e48:	ldrcs	pc, [ip], #2271	; 0x8df
   19e4c:	ldrcc	pc, [ip], #2271	; 0x8df
   19e50:	strdls	r4, [r2], -r8
   19e54:	andpl	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   19e58:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   19e5c:	eorsvs	pc, r3, sp, lsl #17
   19e60:	stmdavs	r2!, {r0, r1, r3, r5, fp, sp, lr}
   19e64:	andls	r6, r5, #24, 18	; 0x60000
   19e68:	blvs	7f45d8 <wprintw@plt+0x7f1180>
   19e6c:	stmdavs	r2, {r2, r9, ip, pc}^
   19e70:	svccs	0x00009203
   19e74:	cmnhi	r3, r0	; <UNPREDICTABLE>
   19e78:			; <UNDEFINED> instruction: 0xf10dab11
   19e7c:	ldmdbge	r0, {r0, r1, r4, r5, r9}
   19e80:	andls	sl, r0, #917504	; 0xe0000
   19e84:			; <UNDEFINED> instruction: 0xf002aa0f
   19e88:	ldmib	sp, {r0, r4, r7, r8, fp, ip, sp, lr, pc}^
   19e8c:	blls	41a2cc <wprintw@plt+0x416e74>
   19e90:	bls	46a8b8 <wprintw@plt+0x467460>
   19e94:			; <UNDEFINED> instruction: 0xf0009308
   19e98:	ldmib	r1, {r0, r1, r2, r3, r4, r8, pc}^
   19e9c:			; <UNDEFINED> instruction: 0xf04f1300
   19ea0:	stmdavs	r6, {r8, r9, fp}^
   19ea4:	blne	fe6f3eac <wprintw@plt+0xfe6f0a54>
   19ea8:	svclt	0x0018455a
   19eac:	movwls	r3, #54017	; 0xd301
   19eb0:	strls	r5, [r9], -fp, lsl #25
   19eb4:			; <UNDEFINED> instruction: 0xf683fab3
   19eb8:	blx	ff957ebe <wprintw@plt+0xff954a66>
   19ebc:	ldmdbeq	r2!, {r1, r2, r3, r8, r9, fp, ip, pc}^
   19ec0:	strmi	r9, [r2], r7, lsl #4
   19ec4:	ldrbmi	r6, [r0], #-2072	; 0xfffff7e8
   19ec8:	blx	ff357ecc <wprintw@plt+0xff354a74>
   19ecc:	bl	40b0c <wprintw@plt+0x3d6b4>
   19ed0:	ldmdavs	r8, {r1, r3, r9, sl}
   19ed4:			; <UNDEFINED> instruction: 0xf0011c71
   19ed8:			; <UNDEFINED> instruction: 0xf800ffdd
   19edc:	strmi	fp, [r7], -r6
   19ee0:	andcc	lr, lr, #3620864	; 0x374000
   19ee4:	svclt	0x00044293
   19ee8:			; <UNDEFINED> instruction: 0xf8cd46d9
   19eec:	eorle	r9, r6, r8, lsl r0
   19ef0:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, sp, lr}
   19ef4:	blx	ff1d7efa <wprintw@plt+0xff1d4aa2>
   19ef8:	ldmvs	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
   19efc:	ldmdavs	r8, {r1, r9, sl, lr}
   19f00:	ldrmi	r9, [r0], #-522	; 0xfffffdf6
   19f04:	blx	febd7f08 <wprintw@plt+0xfebd4ab0>
   19f08:	andeq	lr, r0, #10240	; 0x2800
   19f0c:	mrrcne	0, 0, r9, r0, cr11
   19f10:			; <UNDEFINED> instruction: 0xf0019206
   19f14:	stmdbls	lr, {r0, r1, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   19f18:	stmdavs	r9, {r1, r4, r6, r9, sl, lr}
   19f1c:			; <UNDEFINED> instruction: 0xf7e94681
   19f20:	stmdbls	lr, {r5, r8, fp, sp, lr, pc}
   19f24:	andeq	lr, sl, r9, lsl #22
   19f28:	ldrmi	r9, [sl], -fp, lsl #22
   19f2c:	ldmdavs	r9, {r0, r1, r3, r7, fp, sp, lr}
   19f30:	ldrmi	r9, [r9], #-2826	; 0xfffff4f6
   19f34:	ldmdb	r4, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19f38:			; <UNDEFINED> instruction: 0xf8099b06
   19f3c:	stmibmi	ip!, {r0, r1, ip, sp, pc}^
   19f40:	ldrbtmi	r2, [r9], #-18	; 0xffffffee
   19f44:	ldc2l	7, cr15, [r8], #-1016	; 0xfffffc08
   19f48:	bls	f3ffc <wprintw@plt+0xf0ba4>
   19f4c:	andcs	r2, lr, r0, lsl #2
   19f50:	mrrcvs	6, 8, r4, fp, cr10
   19f54:	bls	1321c4 <wprintw@plt+0x12ed6c>
   19f58:			; <UNDEFINED> instruction: 0xf7fe60da
   19f5c:	blls	499118 <wprintw@plt+0x495cc0>
   19f60:	ldrdcs	lr, [pc, -sp]
   19f64:			; <UNDEFINED> instruction: 0xf8c4980e
   19f68:			; <UNDEFINED> instruction: 0xf7eca000
   19f6c:	andcs	pc, lr, r3, lsl #31
   19f70:			; <UNDEFINED> instruction: 0xff56f7fe
   19f74:	blvs	6f4028 <wprintw@plt+0x6f0bd0>
   19f78:			; <UNDEFINED> instruction: 0xf0002b00
   19f7c:	stmdavs	r3!, {r1, r4, r5, r6, r8, pc}
   19f80:	movwls	r6, #43033	; 0xa819
   19f84:	tstls	r4, r8, lsl #12
   19f88:	ldmda	r4!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19f8c:	tstcs	r0, #3620864	; 0x374000
   19f90:	adcsmi	r9, r2, #4, 18	; 0x10000
   19f94:	ldrtmi	fp, [r2], -r8, lsr #30
   19f98:	svclt	0x003842b3
   19f9c:	beq	114e3c <wprintw@plt+0x1119e4>
   19fa0:	svclt	0x00284693
   19fa4:	andls	r4, r3, r3, lsr r6
   19fa8:			; <UNDEFINED> instruction: 0xf0402a00
   19fac:	stmibne	r8, {r0, r1, r5, r7, pc}
   19fb0:			; <UNDEFINED> instruction: 0xf7ff9304
   19fb4:	blls	158918 <wprintw@plt+0x1554c0>
   19fb8:			; <UNDEFINED> instruction: 0xf0402800
   19fbc:	stmiami	sp, {r1, r2, r3, r4, r5, r7, pc}^
   19fc0:			; <UNDEFINED> instruction: 0x4639461a
   19fc4:	andcc	pc, r0, r8, asr r8	; <UNPREDICTABLE>
   19fc8:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}
   19fcc:	ldmib	sl!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19fd0:	stmdacs	r0, {r0, r2, r3, r8, fp, ip, pc}
   19fd4:	svclt	0x00184620
   19fd8:	beq	5611c <wprintw@plt+0x52cc4>
   19fdc:	mcr2	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   19fe0:	ldrtmi	r6, [r1], -r0, lsr #16
   19fe4:	blx	fe457fe8 <wprintw@plt+0xfe454b90>
   19fe8:	tstls	r2, #2293760	; 0x230000
   19fec:	svceq	0x0000f1b9
   19ff0:	adchi	pc, pc, r0
   19ff4:	bls	1c4044 <wprintw@plt+0x1c0bec>
   19ff8:			; <UNDEFINED> instruction: 0xf7ff4649
   19ffc:	strbmi	pc, [r8], -r5, ror #28	; <UNPREDICTABLE>
   1a000:	cdp	7, 7, cr15, cr8, cr8, {7}
   1a004:	orrlt	r9, r3, r0, lsl fp
   1a008:			; <UNDEFINED> instruction: 0xf1bb6826
   1a00c:			; <UNDEFINED> instruction: 0xf0000f00
   1a010:	ldmdavs	r6!, {r0, r1, r3, r4, r6, r7, pc}
   1a014:			; <UNDEFINED> instruction: 0xf7e94630
   1a018:			; <UNDEFINED> instruction: 0xf1cbe82e
   1a01c:	bl	19a828 <wprintw@plt+0x1973d0>
   1a020:	strmi	r0, [r2], #-267	; 0xfffffef5
   1a024:			; <UNDEFINED> instruction: 0xf7e84630
   1a028:	blls	495990 <wprintw@plt+0x492538>
   1a02c:	blcs	40850 <wprintw@plt+0x3d3f8>
   1a030:	andcs	fp, r1, #8, 30
   1a034:			; <UNDEFINED> instruction: 0xf0002a00
   1a038:	ldrtmi	r8, [r8], -pc, lsr #2
   1a03c:	cdp	7, 5, cr15, cr10, cr8, {7}
   1a040:	andscs	r2, r0, r0, lsl #2
   1a044:	blx	ffe58046 <wprintw@plt+0xffe54bee>
   1a048:			; <UNDEFINED> instruction: 0xf7ec6820
   1a04c:	andscs	pc, r0, pc, ror #31
   1a050:	mcr2	7, 7, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
   1a054:	andscs	r4, r3, r8, lsr #19
   1a058:			; <UNDEFINED> instruction: 0xf7fe4479
   1a05c:	stmdavs	lr!, {r0, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1a060:	blcs	34d34 <wprintw@plt+0x318dc>
   1a064:	addshi	pc, r3, r0
   1a068:	mlascc	r3, sp, r8, pc	; <UNPREDICTABLE>
   1a06c:	blcs	40098 <wprintw@plt+0x3cc40>
   1a070:	addshi	pc, sl, r0
   1a074:			; <UNDEFINED> instruction: 0xf91cf002
   1a078:	bls	23412c <wprintw@plt+0x230cd4>
   1a07c:	cmpvs	sl, #48, 6	; 0xc0000000
   1a080:			; <UNDEFINED> instruction: 0xf7fe2013
   1a084:	stmdavs	fp!, {r0, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1a088:	blvs	7008a4 <wprintw@plt+0x6fd44c>
   1a08c:	blcs	3211c <wprintw@plt+0x2ecc4>
   1a090:	ldmibmi	sl, {r0, r1, r2, r3, r4, r5, r6, ip, lr, pc}
   1a094:	andcs	r2, r0, r5, lsl #4
   1a098:			; <UNDEFINED> instruction: 0xf7e84479
   1a09c:			; <UNDEFINED> instruction: 0xf004ee8e
   1a0a0:	stmdavs	ip!, {r0, r1, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   1a0a4:			; <UNDEFINED> instruction: 0xf808f002
   1a0a8:			; <UNDEFINED> instruction: 0xf7ee6220
   1a0ac:	bmi	fe558460 <wprintw@plt+0xfe555008>
   1a0b0:			; <UNDEFINED> instruction: 0x21014b94
   1a0b4:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   1a0b8:			; <UNDEFINED> instruction: 0xf8587011
   1a0bc:	andsvc	r3, r9, r3
   1a0c0:	blmi	fe1ecb0c <wprintw@plt+0xfe1e96b4>
   1a0c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a0c8:	blls	4f4138 <wprintw@plt+0x4f0ce0>
   1a0cc:			; <UNDEFINED> instruction: 0xf040405a
   1a0d0:	andslt	r8, r5, r2, lsl #2
   1a0d4:	svchi	0x00f0e8bd
   1a0d8:			; <UNDEFINED> instruction: 0xf47f4293
   1a0dc:	stmibmi	fp, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, pc}
   1a0e0:	andcs	r4, r5, #48, 12	; 0x3000000
   1a0e4:			; <UNDEFINED> instruction: 0xf7e84479
   1a0e8:	strmi	lr, [r1], -r8, ror #28
   1a0ec:			; <UNDEFINED> instruction: 0xf0032001
   1a0f0:			; <UNDEFINED> instruction: 0xe7e5f897
   1a0f4:	strmi	r9, [r8], -r4, lsl #6
   1a0f8:	ldrmi	r9, [r3], #-2819	; 0xfffff4fd
   1a0fc:	mrrcne	3, 0, r9, r9, cr11	; <UNPREDICTABLE>
   1a100:	cdp2	0, 9, cr15, cr8, cr1, {0}
   1a104:	stmdavs	r1!, {r1, r3, r8, r9, fp, ip, pc}
   1a108:	andcc	r9, r1, #12288	; 0x3000
   1a10c:	stmdavs	r9, {r3, r4, sp, lr}
   1a110:	andeq	lr, fp, r1, lsl #22
   1a114:	stcl	7, cr15, [r0, #928]!	; 0x3a0
   1a118:	ldrbmi	r6, [sl], -r0, lsr #16
   1a11c:	stmdavs	r0, {r0, r3, r4, r5, r9, sl, lr}
   1a120:	ldmda	lr, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a124:	stmdbls	fp, {r4, r9, fp, ip, pc}
   1a128:	stmdavs	r2!, {r1, r4, r5, r7, r9, lr}
   1a12c:	tstls	r3, r4, lsl #22
   1a130:			; <UNDEFINED> instruction: 0xf04fbf88
   1a134:	ldmdavs	r1, {r8, r9, fp}
   1a138:	stmdavs	r3!, {r0, r3, r4, r5, r8, r9, sl, sp, lr, pc}
   1a13c:	bls	e0208 <wprintw@plt+0xdcdb0>
   1a140:	bne	4a694c <wprintw@plt+0x4a34f4>
   1a144:	strmi	r6, [r1], #-2072	; 0xfffff7e8
   1a148:			; <UNDEFINED> instruction: 0xf7e84430
   1a14c:	blls	15586c <wprintw@plt+0x152414>
   1a150:	ldmdage	r2, {r0, r2, r4, r5, r8, r9, sl, sp, lr, pc}
   1a154:			; <UNDEFINED> instruction: 0x46394632
   1a158:	ldc2	7, cr15, [r6, #1020]!	; 0x3fc
   1a15c:	bls	d3eac <wprintw@plt+0xd0a54>
   1a160:	rsble	r2, r2, r0, lsl #20
   1a164:			; <UNDEFINED> instruction: 0x4618685a
   1a168:			; <UNDEFINED> instruction: 0xf840a90d
   1a16c:			; <UNDEFINED> instruction: 0xf7ff2f10
   1a170:	stmdacs	r0, {r0, r1, r2, r3, r4, r8, sl, fp, ip, sp, lr, pc}
   1a174:	stmdavs	ip!, {r3, r4, r5, r8, ip, lr, pc}
   1a178:	ldmdavs	r8, {r0, r1, r5, r7, fp, sp, lr}
   1a17c:	svc	0x007af7e8
   1a180:	andcs	r4, r1, #97280	; 0x17c00
   1a184:			; <UNDEFINED> instruction: 0xf85861e0
   1a188:	andsvc	r3, sl, r3
   1a18c:	blls	193ff4 <wprintw@plt+0x190b9c>
   1a190:	blls	b2224 <wprintw@plt+0xaedcc>
   1a194:	ldmdbmi	lr, {r0, r1, r3, r4, r5, r6, r8, ip, sp, pc}^
   1a198:	andcs	r2, r0, r5, lsl #4
   1a19c:			; <UNDEFINED> instruction: 0xf7e84479
   1a1a0:			; <UNDEFINED> instruction: 0xf003ee0c
   1a1a4:			; <UNDEFINED> instruction: 0xe77cfffd
   1a1a8:			; <UNDEFINED> instruction: 0xf882f002
   1a1ac:	bls	234260 <wprintw@plt+0x230e08>
   1a1b0:	bicsvs	r6, sl, r0, lsr r1
   1a1b4:	ldmdbmi	r7, {r2, r5, r6, r8, r9, sl, sp, lr, pc}^
   1a1b8:	stmdals	r2, {r0, r2, r9, sp}
   1a1bc:			; <UNDEFINED> instruction: 0xf7e84479
   1a1c0:			; <UNDEFINED> instruction: 0xf003edfc
   1a1c4:	strb	pc, [ip, -sp, ror #31]!	; <UNPREDICTABLE>
   1a1c8:			; <UNDEFINED> instruction: 0xf7f54658
   1a1cc:	stmdavs	r3!, {r0, r1, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1a1d0:	ldmdami	r1, {r4, r5, r6, r7, sp, lr}^
   1a1d4:	ldrbtmi	r6, [r8], #-2270	; 0xfffff722
   1a1d8:	cdp2	0, 6, cr15, cr12, cr1, {0}
   1a1dc:	ldmvs	r3, {r1, r5, fp, sp, lr}^
   1a1e0:	addsvs	r6, sl, r0, lsr r0
   1a1e4:	str	r6, [r0, -r3, lsr #32]!
   1a1e8:	ldrls	r6, [r0, -fp, lsr #16]
   1a1ec:	ldmvs	fp, {r1, r3, r4, r8, fp, sp, lr}
   1a1f0:	ldmdavs	fp, {r0, r4, r6, fp, sp, lr}^
   1a1f4:	bne	16fea34 <wprintw@plt+0x16fb5dc>
   1a1f8:	blcs	66e04 <wprintw@plt+0x639ac>
   1a1fc:	stmdble	r4, {r0, r1, r2, r3, r9, ip, pc}
   1a200:	ldmvs	r2, {r0, r8, r9, fp, ip, sp}
   1a204:	mvnsle	r2, r1, lsl #22
   1a208:			; <UNDEFINED> instruction: 0xf8d2920f
   1a20c:			; <UNDEFINED> instruction: 0xf1b99008
   1a210:	suble	r0, lr, r0, lsl #30
   1a214:			; <UNDEFINED> instruction: 0xf8cd2300
   1a218:			; <UNDEFINED> instruction: 0x461e903c
   1a21c:	tstls	r1, #160432128	; 0x9900000
   1a220:	stmib	sp, {r1, r2, r8, r9, ip, pc}^
   1a224:	movwls	r3, #37639	; 0x9307
   1a228:			; <UNDEFINED> instruction: 0xf7ffe689
   1a22c:	stmdavs	fp!, {r0, r1, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   1a230:	ldmdbvs	r8, {r3, r6, r8, ip, sp, pc}
   1a234:	addsmi	r6, r0, #5898240	; 0x5a0000
   1a238:	stmdbls	r2, {r0, r2, ip, lr, pc}
   1a23c:	blx	1bd8240 <wprintw@plt+0x1bd4de8>
   1a240:	suble	r2, r3, r0, lsl #16
   1a244:			; <UNDEFINED> instruction: 0xf103682b
   1a248:	stmdbge	sp, {r4}
   1a24c:	ldc2	7, cr15, [r0], #1020	; 0x3fc
   1a250:	addsle	r2, r0, r0, lsl #16
   1a254:	movwcs	r6, #2090	; 0x82a
   1a258:	blls	37eea0 <wprintw@plt+0x37ba48>
   1a25c:	andls	r6, lr, #294912	; 0x48000
   1a260:	stmdavs	r3!, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   1a264:	stmdbls	sp, {r1, r4, r9, sl, fp, sp, pc}
   1a268:	ldrtmi	sl, [r0], -sp, lsl #30
   1a26c:			; <UNDEFINED> instruction: 0xf7ff9312
   1a270:	blls	d991c <wprintw@plt+0xd64c4>
   1a274:	strbt	fp, [r3], fp, asr #18
   1a278:	ldrtmi	r9, [r0], -sp, lsl #18
   1a27c:	stc2	7, cr15, [r2, #1020]!	; 0x3fc
   1a280:	ldmvs	fp, {r1, r4, r8, r9, fp, ip, pc}
   1a284:			; <UNDEFINED> instruction: 0xf43f2b00
   1a288:			; <UNDEFINED> instruction: 0x4639aedb
   1a28c:			; <UNDEFINED> instruction: 0xf7ff4630
   1a290:	stmdacs	r0, {r0, r1, r2, r3, r7, sl, fp, ip, sp, lr, pc}
   1a294:			; <UNDEFINED> instruction: 0xe6d3d1f0
   1a298:			; <UNDEFINED> instruction: 0x46309e12
   1a29c:			; <UNDEFINED> instruction: 0xff6af7f5
   1a2a0:	bl	1f2568 <wprintw@plt+0x1ef110>
   1a2a4:	blls	49a2d4 <wprintw@plt+0x496e7c>
   1a2a8:			; <UNDEFINED> instruction: 0xf001689e
   1a2ac:	eorsvs	pc, r0, r3, lsl #28
   1a2b0:	ldmdavs	r0, {r0, r1, r6, r7, r9, sl, sp, lr, pc}
   1a2b4:			; <UNDEFINED> instruction: 0xf7e8464f
   1a2b8:			; <UNDEFINED> instruction: 0x464eeede
   1a2bc:	andsls	pc, r8, sp, asr #17
   1a2c0:	stmdbls	r7, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1a2c4:	eorls	pc, r4, sp, asr #17
   1a2c8:			; <UNDEFINED> instruction: 0xe6389011
   1a2cc:	andscc	r6, r0, r8, lsr #16
   1a2d0:	blx	dd82ae <wprintw@plt+0xdd4e56>
   1a2d4:			; <UNDEFINED> instruction: 0xf7e8e7b6
   1a2d8:	svclt	0x0000ed82
   1a2dc:	andeq	r7, r2, r8, ror fp
   1a2e0:	andeq	r0, r0, ip, ror #6
   1a2e4:	andeq	r7, r2, r8, asr fp
   1a2e8:	andeq	r0, r0, r0, lsl #6
   1a2ec:	andeq	r0, r0, r4, lsr #12
   1a2f0:	strdeq	r6, [r1], -lr
   1a2f4:	andeq	r0, r0, r8, lsl r4
   1a2f8:	andeq	r5, r1, r8, ror #31
   1a2fc:			; <UNDEFINED> instruction: 0x00015fb8
   1a300:	andeq	r0, r0, r4, lsl #12
   1a304:	andeq	r0, r0, r4, lsl r3
   1a308:	andeq	r7, r2, r4, ror #17
   1a30c:	andeq	r5, r1, ip, asr #30
   1a310:	andeq	r5, r1, r8, asr #29
   1a314:			; <UNDEFINED> instruction: 0x00015eb8
   1a318:	muleq	r1, r2, r8
   1a31c:			; <UNDEFINED> instruction: 0xf7ff2000
   1a320:	svclt	0x0000bd83
   1a324:			; <UNDEFINED> instruction: 0xf7ff2001
   1a328:	svclt	0x0000bd7f
   1a32c:	ldrbmi	lr, [r0, sp, lsr #18]!
   1a330:			; <UNDEFINED> instruction: 0xf8df4606
   1a334:	strmi	r8, [r8], -r0, rrx
   1a338:			; <UNDEFINED> instruction: 0xf0014691
   1a33c:	ldrbtmi	pc, [r8], #3515	; 0xdbb	; <UNPREDICTABLE>
   1a340:			; <UNDEFINED> instruction: 0xf7e84641
   1a344:			; <UNDEFINED> instruction: 0x4604ef5e
   1a348:			; <UNDEFINED> instruction: 0xf04fb308
   1a34c:	ldrbmi	r0, [r7], -r2, lsl #20
   1a350:	beq	96780 <wprintw@plt+0x93328>
   1a354:	b	13f441c <wprintw@plt+0x13f0fc4>
   1a358:	strtmi	r0, [r9], -sl, lsl #11
   1a35c:	stc2l	0, cr15, [sl, #-4]!
   1a360:	strmi	r4, [r5], #-1601	; 0xfffff9bf
   1a364:	andcs	r6, r0, r0, lsr r0
   1a368:	stcmi	8, cr15, [ip], {69}	; 0x45
   1a36c:	svc	0x0048f7e8
   1a370:	stmdacs	r0, {r2, r9, sl, lr}
   1a374:			; <UNDEFINED> instruction: 0xf107d1eb
   1a378:	cfstrscc	mvf4, [r1], {128}	; 0x80
   1a37c:	stcne	0, cr0, [r1, #-656]!	; 0xfffffd70
   1a380:	andcs	r6, r0, #3342336	; 0x330000
   1a384:	andls	pc, r4, r3, asr #16
   1a388:	pop	{r1, r3, r4, r6, ip, lr}
   1a38c:	strdcs	r8, [r4, -r0]
   1a390:	svclt	0x0000e7f6
   1a394:	andeq	r2, r1, r6, lsl lr
   1a398:	svcmi	0x00f0e92d
   1a39c:	stfs	f2, [sp, #-0]
   1a3a0:	bmi	1efcfb0 <wprintw@plt+0x1ef9b58>
   1a3a4:	ldrbtmi	r4, [sl], #-2939	; 0xfffff485
   1a3a8:	addslt	r4, r1, fp, ror sp
   1a3ac:	beq	455bd4 <wprintw@plt+0x45277c>
   1a3b0:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
   1a3b4:	ldmdavs	fp, {r0, r3, r4, r5, r6, r9, fp, lr}
   1a3b8:			; <UNDEFINED> instruction: 0xf04f930f
   1a3bc:	blmi	1e1afc4 <wprintw@plt+0x1e17b6c>
   1a3c0:			; <UNDEFINED> instruction: 0xf88d58ef
   1a3c4:	ldmdavs	fp!, {r0, r1, r2, r5, ip}
   1a3c8:	ldrdmi	lr, [r6, -r3]
   1a3cc:	ldrdge	pc, [ip], -r3
   1a3d0:	strls	r6, [r5], #-2331	; 0xfffff6e5
   1a3d4:			; <UNDEFINED> instruction: 0xf855910a
   1a3d8:	movwls	r8, #24578	; 0x6002
   1a3dc:	ldrdlt	pc, [r0], -r8
   1a3e0:	stc2l	0, cr15, [r8, #-4]!
   1a3e4:	blvs	6b44d8 <wprintw@plt+0x6b1080>
   1a3e8:	andeq	pc, r0, r8, asr #17
   1a3ec:			; <UNDEFINED> instruction: 0xf0002a00
   1a3f0:	blge	3ba6bc <wprintw@plt+0x3b7264>
   1a3f4:	eoreq	pc, r7, #1073741827	; 0x40000003
   1a3f8:	andls	sl, r0, #212992	; 0x34000
   1a3fc:	bge	344430 <wprintw@plt+0x340fd8>
   1a400:	cdp2	0, 13, cr15, cr4, cr1, {0}
   1a404:	mlacc	r7, sp, r8, pc	; <UNPREDICTABLE>
   1a408:	cmple	lr, r0, lsl #22
   1a40c:	cfmuls	mvf2, mvf8, mvf0
   1a410:	andcs	r0, r2, #16, 20	; 0x10000
   1a414:	tstcs	r1, r3, lsr #12
   1a418:	strls	r9, [r1], #-1026	; 0xfffffbfe
   1a41c:			; <UNDEFINED> instruction: 0xf7fc9400
   1a420:	strmi	pc, [r1], sp, ror #16
   1a424:	cmple	sl, r0, lsl #16
   1a428:	andcs	r4, r5, #1540096	; 0x178000
   1a42c:	ldrbtmi	r2, [r9], #-1025	; 0xfffffbff
   1a430:	stcl	7, cr15, [r2], {232}	; 0xe8
   1a434:	bcs	455c9c <wprintw@plt+0x452844>
   1a438:	andcs	r4, r3, r1, lsl #12
   1a43c:	cdp2	0, 15, cr15, cr0, cr2, {0}
   1a440:			; <UNDEFINED> instruction: 0xf44f4b59
   1a444:	stmiapl	fp!, {r0, r1, r2, r3, r5, sp, lr}^
   1a448:	andls	pc, r0, r3, asr #17
   1a44c:	svc	0x006ef7e8
   1a450:			; <UNDEFINED> instruction: 0xf8d3683b
   1a454:			; <UNDEFINED> instruction: 0xf1b99030
   1a458:	rsbsle	r0, r8, r0, lsl #30
   1a45c:	mlaeq	r7, sp, r8, pc	; <UNPREDICTABLE>
   1a460:	bls	380894 <wprintw@plt+0x37d43c>
   1a464:			; <UNDEFINED> instruction: 0x6119b9d0
   1a468:			; <UNDEFINED> instruction: 0xf8d861da
   1a46c:			; <UNDEFINED> instruction: 0xf7e80000
   1a470:	ldmdavs	fp!, {r1, r6, sl, fp, sp, lr, pc}
   1a474:			; <UNDEFINED> instruction: 0xf8c89a05
   1a478:			; <UNDEFINED> instruction: 0xf8c3b000
   1a47c:	orrsvs	sl, sl, ip
   1a480:	blmi	112cdb0 <wprintw@plt+0x1129958>
   1a484:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a488:	blls	3f44f8 <wprintw@plt+0x3f10a0>
   1a48c:	cmnle	sp, sl, asr r0
   1a490:	andslt	r4, r1, r0, lsr #12
   1a494:	blhi	d5790 <wprintw@plt+0xd2338>
   1a498:	svchi	0x00f0e8bd
   1a49c:			; <UNDEFINED> instruction: 0xf8c36b58
   1a4a0:	tstvs	r9, #16
   1a4a4:	cmpvs	sl, #216, 2	; 0x36
   1a4a8:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1a4ac:	ldmib	sp, {r0, r1, r3, r9, fp, ip, pc}^
   1a4b0:	tstvs	sl, ip
   1a4b4:	bicsvs	r9, r8, lr, lsl #20
   1a4b8:	andne	lr, ip, #3194880	; 0x30c000
   1a4bc:	blmi	f5435c <wprintw@plt+0xf50f04>
   1a4c0:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
   1a4c4:	andsvc	r5, r9, fp, ror #17
   1a4c8:			; <UNDEFINED> instruction: 0xf0019307
   1a4cc:	blmi	e99ca8 <wprintw@plt+0xe96850>
   1a4d0:	andls	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   1a4d4:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx2
   1a4d8:			; <UNDEFINED> instruction: 0xf8c90a10
   1a4dc:			; <UNDEFINED> instruction: 0xf0012000
   1a4e0:	bmi	d99ccc <wprintw@plt+0xd96874>
   1a4e4:			; <UNDEFINED> instruction: 0xf8d96839
   1a4e8:	stmiapl	sl!, {ip, sp}
   1a4ec:	ldrsbtls	pc, [r0], -r1	; <UNPREDICTABLE>
   1a4f0:	ldrmi	r6, [r8], #-780	; 0xfffffcf4
   1a4f4:			; <UNDEFINED> instruction: 0xf0066010
   1a4f8:	ldmdbmi	r0!, {r0, r4, r5, r9, fp, ip, sp, lr, pc}
   1a4fc:	strtmi	r2, [r0], -r5, lsl #4
   1a500:			; <UNDEFINED> instruction: 0xf7e84479
   1a504:			; <UNDEFINED> instruction: 0xf8dfec5a
   1a508:	mrc	0, 0, ip, cr8, cr8, {5}
   1a50c:	vst1.8	{d19-d20}, [pc :64], r0
   1a510:	strtmi	r7, [r1], -r0, lsl #4
   1a514:	strtmi	r9, [r0], -r2
   1a518:	andvs	pc, ip, r5, asr r8	; <UNPREDICTABLE>
   1a51c:	strmi	lr, [r0], -sp, asr #19
   1a520:			; <UNDEFINED> instruction: 0xff82f7f8
   1a524:	bls	1f4618 <wprintw@plt+0x1f11c0>
   1a528:	eorsls	pc, r0, r3, asr #17
   1a52c:	andcc	r7, r1, r4, lsl r0
   1a530:	bmi	94e77c <wprintw@plt+0x94b324>
   1a534:	cdp	3, 1, cr9, cr8, cr7, {0}
   1a538:	stmiapl	sl!, {r4, r9, fp}
   1a53c:			; <UNDEFINED> instruction: 0xf7e86811
   1a540:	blls	215328 <wprintw@plt+0x211ed0>
   1a544:	strcs	fp, [r1], #-2384	; 0xfffff6b0
   1a548:	svceq	0x0000f1b9
   1a54c:	bls	2ceb6c <wprintw@plt+0x2cb714>
   1a550:	str	r9, [r8, r6, lsl #18]
   1a554:	bicsvs	r6, sl, r9, asr r8
   1a558:	smmla	r7, r9, r1, r6
   1a55c:	bls	1c518c <wprintw@plt+0x1c1d34>
   1a560:	mufe	f2, f0, f1
   1a564:			; <UNDEFINED> instruction: 0xf7fc0a10
   1a568:	ldmdbmi	r7, {r0, r1, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   1a56c:	strtmi	r2, [r0], -r5, lsl #4
   1a570:	strcs	r4, [r1], #-1145	; 0xfffffb87
   1a574:	stc	7, cr15, [r0], #-928	; 0xfffffc60
   1a578:	cdp2	0, 1, cr15, cr2, cr3, {0}
   1a57c:	sbcvc	pc, r8, pc, asr #8
   1a580:	cdp	7, 13, cr15, cr4, cr8, {7}
   1a584:			; <UNDEFINED> instruction: 0xf8d3683b
   1a588:			; <UNDEFINED> instruction: 0xe7649030
   1a58c:	stc	7, cr15, [r6], #-928	; 0xfffffc60
   1a590:	andeq	r7, r2, r2, lsl #12
   1a594:	andeq	r0, r0, ip, ror #6
   1a598:	strdeq	r7, [r2], -r6
   1a59c:	ldrdeq	r0, [r0], -ip
   1a5a0:	andeq	r0, r0, r0, lsl #6
   1a5a4:	andeq	r5, r1, sl, asr ip
   1a5a8:	andeq	r0, r0, r4, asr r5
   1a5ac:	andeq	r7, r2, r4, lsr #10
   1a5b0:	andeq	r0, r0, ip, asr #6
   1a5b4:	andeq	r0, r0, r0, lsl #7
   1a5b8:			; <UNDEFINED> instruction: 0x000003b8
   1a5bc:	muleq	r1, ip, fp
   1a5c0:	andeq	r0, r0, ip, ror #8
   1a5c4:	andeq	r0, r0, r0, asr #9
   1a5c8:	andeq	r5, r1, r0, asr #22
   1a5cc:	blmi	ff02d0d0 <wprintw@plt+0xff029c78>
   1a5d0:	push	{r1, r3, r4, r5, r6, sl, lr}
   1a5d4:	strdlt	r4, [sp], r0
   1a5d8:			; <UNDEFINED> instruction: 0x460458d3
   1a5dc:	ldcmi	8, cr10, [sp, #20]!
   1a5e0:	movwls	r6, #47131	; 0xb81b
   1a5e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a5e8:	cdp	7, 0, cr15, cr4, cr8, {7}
   1a5ec:	andcc	r4, r1, sp, ror r4
   1a5f0:	stmdage	r7, {r0, r2, r3, r4, r5, ip, lr, pc}
   1a5f4:	ldcl	7, cr15, [lr, #928]!	; 0x3a0
   1a5f8:	eorsle	r3, r8, r1
   1a5fc:			; <UNDEFINED> instruction: 0xf7e8a809
   1a600:	strdcc	lr, [r1], -sl
   1a604:			; <UNDEFINED> instruction: 0xf7e8d033
   1a608:			; <UNDEFINED> instruction: 0x4606ee1c
   1a60c:	cmple	r0, r0, lsl #16
   1a610:	ldrtmi	r4, [r1], -r0, lsr #12
   1a614:	ldc	7, cr15, [r6], {232}	; 0xe8
   1a618:	strmi	r1, [r5], -r3, asr #24
   1a61c:	cmphi	r0, r0	; <UNPREDICTABLE>
   1a620:			; <UNDEFINED> instruction: 0xf7e84631
   1a624:	strmi	lr, [r4], -lr, ror #23
   1a628:			; <UNDEFINED> instruction: 0xf0402800
   1a62c:	stmdals	r6, {r2, r3, r6, r8, pc}
   1a630:			; <UNDEFINED> instruction: 0xf7e82101
   1a634:	stmdacs	r1, {r1, r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   1a638:	strtmi	sp, [r8], -r0, asr #2
   1a63c:	cdp	7, 13, cr15, cr4, cr8, {7}
   1a640:			; <UNDEFINED> instruction: 0xf7e89805
   1a644:	stmdals	r6, {r1, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   1a648:	cdp	7, 12, cr15, cr14, cr8, {7}
   1a64c:	bmi	fe8eccdc <wprintw@plt+0xfe8e9884>
   1a650:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
   1a654:			; <UNDEFINED> instruction: 0x4608447a
   1a658:	bl	1f58600 <wprintw@plt+0x1f551a8>
   1a65c:	ldrbtmi	r4, [r9], #-2464	; 0xfffff660
   1a660:	strmi	r4, [r8], -r2, lsr #12
   1a664:	bl	1dd860c <wprintw@plt+0x1dd51b4>
   1a668:			; <UNDEFINED> instruction: 0xf7e82009
   1a66c:	ldmibmi	sp, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   1a670:	andcs	r2, r0, r5, lsl #4
   1a674:			; <UNDEFINED> instruction: 0xf7e84479
   1a678:	bmi	fe715500 <wprintw@plt+0xfe7120a8>
   1a67c:	ldrbtmi	r4, [sl], #-2964	; 0xfffff46c
   1a680:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a684:	subsmi	r9, sl, fp, lsl #22
   1a688:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
   1a68c:	pop	{r0, r2, r3, ip, sp, pc}
   1a690:	stmdals	r6, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a694:	cdp	7, 10, cr15, cr8, cr8, {7}
   1a698:	ldcl	7, cr15, [r2, #928]	; 0x3a0
   1a69c:	stmiblt	r0, {r2, r9, sl, lr}
   1a6a0:	stmdals	r5, {r0, r9, sl, lr}
   1a6a4:	bl	feb5864c <wprintw@plt+0xfeb551f4>
   1a6a8:	stmdacs	r0, {r2, r9, sl, lr}
   1a6ac:	tsthi	fp, r0, asr #32	; <UNPREDICTABLE>
   1a6b0:	tstcs	r1, r8, lsl #16
   1a6b4:	bl	fe95865c <wprintw@plt+0xfe955204>
   1a6b8:	eorsle	r2, sp, r1, lsl #16
   1a6bc:			; <UNDEFINED> instruction: 0xf7e82008
   1a6c0:	stmdals	r5, {r1, r2, r3, r6, r7, sl, fp, sp, lr, pc}
   1a6c4:	cdp	7, 9, cr15, cr0, cr8, {7}
   1a6c8:			; <UNDEFINED> instruction: 0xf7e89808
   1a6cc:			; <UNDEFINED> instruction: 0xf7e8ee8e
   1a6d0:			; <UNDEFINED> instruction: 0x4681edb8
   1a6d4:	strmi	fp, [r1], -r8, asr #19
   1a6d8:			; <UNDEFINED> instruction: 0xf7e89807
   1a6dc:			; <UNDEFINED> instruction: 0x4604eb92
   1a6e0:			; <UNDEFINED> instruction: 0xf0402800
   1a6e4:	stmdals	sl, {r4, r5, r6, r7, pc}
   1a6e8:			; <UNDEFINED> instruction: 0xf7e82101
   1a6ec:	stmdacs	r1, {r1, r3, r7, r8, r9, fp, sp, lr, pc}
   1a6f0:	stmdals	r7, {r2, r5, r6, r7, r8, ip, lr, pc}
   1a6f4:	cdp	7, 7, cr15, cr8, cr8, {7}
   1a6f8:			; <UNDEFINED> instruction: 0xf7e89809
   1a6fc:	stmdals	sl, {r1, r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   1a700:	cdp	7, 7, cr15, cr2, cr8, {7}
   1a704:	ldrbtmi	r4, [r9], #-2425	; 0xfffff687
   1a708:	stmdals	r7, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   1a70c:	ldmvc	r4, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   1a710:	cdp	7, 6, cr15, cr10, cr8, {7}
   1a714:	ldmvc	r6, {r3, r6, r9, fp, sp, lr, pc}^
   1a718:			; <UNDEFINED> instruction: 0xf7e8980a
   1a71c:	b	16560bc <wprintw@plt+0x1652c64>
   1a720:			; <UNDEFINED> instruction: 0xd01d78d9
   1a724:			; <UNDEFINED> instruction: 0xf7e89809
   1a728:	ldmdbmi	r1!, {r5, r6, r9, sl, fp, sp, lr, pc}^
   1a72c:	andcs	r2, r0, r5, lsl #4
   1a730:			; <UNDEFINED> instruction: 0xf7e84479
   1a734:	str	lr, [r0, r2, asr #22]!
   1a738:			; <UNDEFINED> instruction: 0xf7e89805
   1a73c:	stmdals	r7, {r1, r2, r4, r6, r9, sl, fp, sp, lr, pc}
   1a740:	cdp	7, 5, cr15, cr2, cr8, {7}
   1a744:			; <UNDEFINED> instruction: 0xf7e89808
   1a748:	stmdbmi	sl!, {r4, r6, r9, sl, fp, sp, lr, pc}^
   1a74c:	strtmi	r4, [r3], -sl, ror #20
   1a750:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   1a754:			; <UNDEFINED> instruction: 0xf7e84608
   1a758:	strdcs	lr, [r9], -lr	; <UNPREDICTABLE>
   1a75c:	ldcl	7, cr15, [lr], #-928	; 0xfffffc60
   1a760:	tstcs	r5, r9, lsl #16
   1a764:	stcl	7, cr15, [lr], #928	; 0x3a0
   1a768:	bleq	56e30 <wprintw@plt+0x539d8>
   1a76c:	addhi	pc, ip, r0, asr #6
   1a770:	beq	96ba4 <wprintw@plt+0x9374c>
   1a774:	cdp	7, 2, cr15, cr12, cr8, {7}
   1a778:			; <UNDEFINED> instruction: 0xf7f72001
   1a77c:			; <UNDEFINED> instruction: 0x4650f9b7
   1a780:	blx	95678e <wprintw@plt+0x953336>
   1a784:	strmi	r4, [r7], -r1, lsl #12
   1a788:	ldrbmi	lr, [sl], #8
   1a78c:	ldrmi	r4, [r0], #1592	; 0x638
   1a790:			; <UNDEFINED> instruction: 0xf0014651
   1a794:	bl	594d8 <wprintw@plt+0x56080>
   1a798:	strmi	r0, [r7], -r8, lsl #2
   1a79c:	stmdals	r9, {r1, r3, r4, r6, r9, sl, lr}
   1a7a0:			; <UNDEFINED> instruction: 0xf7e89101
   1a7a4:	stmdbls	r1, {r4, r5, r6, r9, fp, sp, lr, pc}
   1a7a8:	stmdacs	r0, {r1, r9, sl, lr}
   1a7ac:	andvc	sp, r8, sp, ror #3
   1a7b0:	stmdals	r9, {r0, ip, pc}
   1a7b4:	cdp	7, 1, cr15, cr8, cr8, {7}
   1a7b8:	ldrmi	r9, [r0], -r1, lsl #20
   1a7bc:			; <UNDEFINED> instruction: 0xf996f7f7
   1a7c0:			; <UNDEFINED> instruction: 0xf88ef7f7
   1a7c4:	ldcl	7, cr15, [r6], #928	; 0x3a0
   1a7c8:	stmiapl	r9!, {r2, r3, r6, r8, r9, fp, lr}^
   1a7cc:	vld2.8	{d6-d7}, [r3], fp
   1a7d0:			; <UNDEFINED> instruction: 0xf0435390
   1a7d4:	andvs	r0, fp, r2, lsl #6
   1a7d8:	mvnlt	r7, fp, lsr r8
   1a7dc:			; <UNDEFINED> instruction: 0xf1079a01
   1a7e0:	ldrtmi	r0, [r8], -r1, lsl #16
   1a7e4:	blcs	2ac238 <wprintw@plt+0x2a8de0>
   1a7e8:	blcs	38a450 <wprintw@plt+0x386ff8>
   1a7ec:			; <UNDEFINED> instruction: 0x46c2bf18
   1a7f0:	strbmi	sp, [r3], -r9, lsl #2
   1a7f4:			; <UNDEFINED> instruction: 0xf80346c2
   1a7f8:	addsmi	fp, r8, #1, 26	; 0x40
   1a7fc:			; <UNDEFINED> instruction: 0xf7ffd002
   1a800:	smlalbtlt	pc, r0, fp, sp	; <UNPREDICTABLE>
   1a804:			; <UNDEFINED> instruction: 0xf8184640
   1a808:	blcs	29414 <wprintw@plt+0x25fbc>
   1a80c:	ldrbmi	sp, [r0, #-491]	; 0xfffffe15
   1a810:			; <UNDEFINED> instruction: 0xf7ffd001
   1a814:	ldrtmi	pc, [r8], -r1, asr #27	; <UNPREDICTABLE>
   1a818:	b	1b587c0 <wprintw@plt+0x1b55368>
   1a81c:	stmdbge	r2, {r3, r4, r5, r8, r9, fp, lr}
   1a820:	ldrtmi	r2, [r0], -r0, lsl #4
   1a824:	strcs	r5, [r1, #-2283]	; 0xfffff715
   1a828:			; <UNDEFINED> instruction: 0xf7e8701d
   1a82c:	stmdbge	r3, {r2, r3, r6, r8, r9, fp, sp, lr, pc}
   1a830:	strtmi	r2, [r0], -r0, lsl #4
   1a834:	bl	11d87dc <wprintw@plt+0x11d5384>
   1a838:	stmdbge	r4, {r9, sp}
   1a83c:			; <UNDEFINED> instruction: 0xf7e84648
   1a840:	blls	155550 <wprintw@plt+0x1520f8>
   1a844:	andcs	pc, r7, #201326595	; 0xc000003
   1a848:	cmneq	pc, #3	; <UNPREDICTABLE>
   1a84c:	tstle	r4, r3, lsl r3
   1a850:	vmlsl.u8	<illegal reg q12.5>, d2, d3
   1a854:			; <UNDEFINED> instruction: 0xf0022107
   1a858:	b	145b25c <wprintw@plt+0x1457e04>
   1a85c:	tstle	sp, r2
   1a860:	andcs	r9, r5, #512	; 0x200
   1a864:	movwcs	pc, #29636	; 0x73c4	; <UNPREDICTABLE>
   1a868:	ldrbteq	pc, [pc], #-4	; 1a870 <wprintw@plt+0x17418>	; <UNPREDICTABLE>
   1a86c:	andsle	r4, ip, ip, lsl r3
   1a870:	ldrbtmi	r4, [r9], #-2340	; 0xfffff6dc
   1a874:	b	fe85881c <wprintw@plt+0xfe8553c4>
   1a878:	stmdbmi	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   1a87c:	andcs	r2, r0, r5, lsl #4
   1a880:			; <UNDEFINED> instruction: 0xf7e84479
   1a884:	usat	lr, #24, sl, lsl #21
   1a888:			; <UNDEFINED> instruction: 0xf7e89809
   1a88c:	ldmdbmi	pc, {r1, r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   1a890:	strbmi	r2, [r0], -r5, lsl #4
   1a894:			; <UNDEFINED> instruction: 0xf7e84479
   1a898:	usat	lr, #14, r0, lsl #21
   1a89c:			; <UNDEFINED> instruction: 0x4618491c
   1a8a0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1a8a4:	b	fe25884c <wprintw@plt+0xfe2553f4>
   1a8a8:	ldmdbmi	sl, {r0, r1, r2, r5, r6, r7, r9, sl, sp, lr, pc}
   1a8ac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1a8b0:	b	fe0d8858 <wprintw@plt+0xfe0d5400>
   1a8b4:	ldc2l	0, cr15, [r4], #-12
   1a8b8:	ldrb	r4, [lr], r0, lsr #12
   1a8bc:	b	fe3d8864 <wprintw@plt+0xfe3d540c>
   1a8c0:			; <UNDEFINED> instruction: 0xf7e82006
   1a8c4:	andcs	lr, r7, ip, asr #23
   1a8c8:	bl	ff258870 <wprintw@plt+0xff255418>
   1a8cc:	ldrdeq	r7, [r2], -r8
   1a8d0:	andeq	r0, r0, ip, ror #6
   1a8d4:			; <UNDEFINED> instruction: 0x000273bc
   1a8d8:	andeq	r5, r1, lr, ror #20
   1a8dc:	andeq	r4, r1, r8, ror r2
   1a8e0:	andeq	r5, r1, sl, lsl #13
   1a8e4:	andeq	r5, r1, r8, asr r9
   1a8e8:	andeq	r7, r2, sl, lsr #6
   1a8ec:	ldrdeq	r5, [r1], -r2
   1a8f0:			; <UNDEFINED> instruction: 0x000158bc
   1a8f4:	andeq	r5, r1, r0, lsl #19
   1a8f8:	andeq	r5, r1, sl, ror r9
   1a8fc:	andeq	r0, r0, r4, lsr #11
   1a900:	andeq	r0, r0, r4, lsl #12
   1a904:	andeq	r5, r1, r6, asr #17
   1a908:	andeq	r5, r1, r4, lsl #17
   1a90c:	andeq	r5, r1, ip, asr #16
   1a910:	andeq	r5, r1, sl, ror r8
   1a914:	andeq	r5, r1, r2, lsr #17
   1a918:	svcmi	0x00f0e92d
   1a91c:	stcmi	0, cr11, [ip, #652]	; 0x28c
   1a920:	stcmi	6, cr4, [ip], {14}
   1a924:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   1a928:	blmi	fe2ebb24 <wprintw@plt+0xfe2e86cc>
   1a92c:	strmi	r4, [r1], -fp, lsl #31
   1a930:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
   1a934:	andcs	r4, r3, r5, lsl #12
   1a938:	strtls	r6, [r1], #-2084	; 0xfffff7dc
   1a93c:	streq	pc, [r0], #-79	; 0xffffffb1
   1a940:	ldmibpl	pc, {r2, r4, r9, sl, lr}^	; <UNPREDICTABLE>
   1a944:	strls	r4, [r0], -sl, asr #12
   1a948:	ldrdgt	pc, [r0], -r7
   1a94c:			; <UNDEFINED> instruction: 0x3010f8dc
   1a950:			; <UNDEFINED> instruction: 0x8607e9dc
   1a954:	blgt	550a8 <wprintw@plt+0x51c50>
   1a958:			; <UNDEFINED> instruction: 0xf81c9602
   1a95c:	movwls	r3, #4104	; 0x1008
   1a960:	ldc	7, cr15, [lr, #-928]	; 0xfffffc60
   1a964:	tstcs	r2, #3620864	; 0x374000
   1a968:	subsle	r4, pc, r3, lsl r3	; <UNPREDICTABLE>
   1a96c:			; <UNDEFINED> instruction: 0xf8df9b1a
   1a970:			; <UNDEFINED> instruction: 0x461ea1f0
   1a974:	ldrbtmi	r9, [sl], #2843	; 0xb1b
   1a978:			; <UNDEFINED> instruction: 0xf7e89303
   1a97c:	stmdbls	r0, {r1, r3, r5, r8, sl, fp, sp, lr, pc}
   1a980:			; <UNDEFINED> instruction: 0x462a4650
   1a984:	ldc2l	7, cr15, [r2], {255}	; 0xff
   1a988:	mrrc	7, 14, pc, sl, cr8	; <UNPREDICTABLE>
   1a98c:			; <UNDEFINED> instruction: 0xf0002800
   1a990:	vshr.s64	q12, q3, #64
   1a994:	andcs	r8, r1, sl, lsr #1
   1a998:			; <UNDEFINED> instruction: 0xf8a8f7f7
   1a99c:			; <UNDEFINED> instruction: 0xf7e8a805
   1a9a0:	andcs	lr, r0, ip, lsr sl
   1a9a4:			; <UNDEFINED> instruction: 0xf8a2f7f7
   1a9a8:			; <UNDEFINED> instruction: 0xff9af7f6
   1a9ac:	stc	7, cr15, [r2], {232}	; 0xe8
   1a9b0:			; <UNDEFINED> instruction: 0xf0139b05
   1a9b4:	cmnle	r2, pc, ror r0
   1a9b8:	movwcs	pc, #29635	; 0x73c3	; <UNPREDICTABLE>
   1a9bc:			; <UNDEFINED> instruction: 0xdc6e2b02
   1a9c0:			; <UNDEFINED> instruction: 0xf0402b00
   1a9c4:			; <UNDEFINED> instruction: 0x464a8099
   1a9c8:	andcs	r4, r3, r9, lsr #12
   1a9cc:	stcl	7, cr15, [r8], #928	; 0x3a0
   1a9d0:	adcsmi	r9, r3, #26624	; 0x6800
   1a9d4:	stccs	0, cr13, [r0], {85}	; 0x55
   1a9d8:	blmi	18ceeb0 <wprintw@plt+0x18cba58>
   1a9dc:			; <UNDEFINED> instruction: 0x4628447b
   1a9e0:	mrscs	r2, (UNDEF: 47)
   1a9e4:	blx	8d89a6 <wprintw@plt+0x8d554e>
   1a9e8:	strbmi	r4, [r1], -r5, lsl #12
   1a9ec:			; <UNDEFINED> instruction: 0xf7fc4658
   1a9f0:	blls	9958c <wprintw@plt+0x96134>
   1a9f4:	blcs	34af4 <wprintw@plt+0x3169c>
   1a9f8:	ldmdbvs	r3!, {r1, r3, r5, r6, r8, ip, lr, pc}
   1a9fc:			; <UNDEFINED> instruction: 0xf7e86818
   1aa00:	mvnsvs	lr, sl, lsr fp
   1aa04:	cmnle	ip, r0, lsl #26
   1aa08:	andcs	r9, r2, r2, lsl #20
   1aa0c:	andsvs	r6, sl, #3866624	; 0x3b0000
   1aa10:	blx	fe056a2c <wprintw@plt+0xfe0535d4>
   1aa14:	sfmcs	f2, 4, [r0], {5}
   1aa18:	ldmdbmi	r3, {r0, r4, r6, ip, lr, pc}^
   1aa1c:	ldrbtmi	r2, [r9], #-0
   1aa20:	stmib	sl, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1aa24:	blx	fef56a3a <wprintw@plt+0xfef535e2>
   1aa28:	and	r2, r0, r0
   1aa2c:	bmi	13e2a34 <wprintw@plt+0x13df5dc>
   1aa30:	ldrbtmi	r4, [sl], #-2888	; 0xfffff4b8
   1aa34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1aa38:	subsmi	r9, sl, r1, lsr #22
   1aa3c:	eorlt	sp, r3, sp, ror r1
   1aa40:	svchi	0x00f0e8bd
   1aa44:	blvs	4f4b34 <wprintw@plt+0x4f16dc>
   1aa48:	rsbsle	r2, r3, r0, lsl #22
   1aa4c:	ldmdavs	lr, {r0, r4, r8, fp, sp, lr}^
   1aa50:	addmi	r6, r6, #72, 16	; 0x480000
   1aa54:	addmi	sp, fp, #99328	; 0x18400
   1aa58:	blmi	118ebcc <wprintw@plt+0x118b774>
   1aa5c:	andcs	r4, r1, #40, 12	; 0x2800000
   1aa60:	ldrbtmi	r2, [fp], #-270	; 0xfffffef2
   1aa64:	blx	ff8d8a24 <wprintw@plt+0xff8d55cc>
   1aa68:	ldrdls	pc, [r0], -r7
   1aa6c:			; <UNDEFINED> instruction: 0x301cf8d9
   1aa70:	eorscc	pc, r4, r9, asr #17
   1aa74:	ldrtmi	r4, [r0], -r5, lsl #12
   1aa78:	ldc2	0, cr15, [sl], {1}
   1aa7c:	eorseq	pc, r0, r9, asr #17
   1aa80:	blls	714954 <wprintw@plt+0x7114fc>
   1aa84:	addsmi	r9, r3, #12288	; 0x3000
   1aa88:	ldmdbmi	sl!, {r0, r2, r5, r7, r8, ip, lr, pc}
   1aa8c:	andcs	r2, r0, r5, lsl #4
   1aa90:			; <UNDEFINED> instruction: 0xf7e84479
   1aa94:			; <UNDEFINED> instruction: 0xf003e992
   1aa98:	andcs	pc, r0, r3, lsl #23
   1aa9c:	ldmdbmi	r6!, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   1aaa0:	andcs	r2, r0, r5, lsl #4
   1aaa4:			; <UNDEFINED> instruction: 0xf7e84479
   1aaa8:	blmi	d550d0 <wprintw@plt+0xd51c78>
   1aaac:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1aab0:			; <UNDEFINED> instruction: 0x4601681a
   1aab4:			; <UNDEFINED> instruction: 0xf0022003
   1aab8:			; <UNDEFINED> instruction: 0x2000fbb3
   1aabc:	ldmdbmi	r0!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   1aac0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1aac4:	ldmdb	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1aac8:	blx	1ad6ade <wprintw@plt+0x1ad3686>
   1aacc:	str	r4, [lr, r0, lsr #12]!
   1aad0:	ldmdavs	r8, {r0, r1, r4, r5, r8, fp, sp, lr}
   1aad4:	b	ff3d8a7c <wprintw@plt+0xff3d5624>
   1aad8:	addmi	r6, r3, #3981312	; 0x3cc000
   1aadc:	stccs	8, cr13, [r0, #-580]	; 0xfffffdbc
   1aae0:	mulscs	r3, r2, r0
   1aae4:			; <UNDEFINED> instruction: 0xf99cf7fe
   1aae8:	stmdbmi	r6!, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
   1aaec:	andcs	r2, r0, r5, lsl #4
   1aaf0:			; <UNDEFINED> instruction: 0xf7e84479
   1aaf4:	ldr	lr, [sl, r2, ror #18]
   1aaf8:	andcs	r4, r5, #573440	; 0x8c000
   1aafc:			; <UNDEFINED> instruction: 0xf7e84479
   1ab00:			; <UNDEFINED> instruction: 0xf8dae95c
   1ab04:	ldmdavs	sl, {ip, sp}
   1ab08:	andcs	r4, r3, r1, lsl #12
   1ab0c:	blx	fe256b1e <wprintw@plt+0xfe2536c6>
   1ab10:	blvs	149487c <wprintw@plt+0x1491424>
   1ab14:	addsmi	r6, r9, #3457024	; 0x34c000
   1ab18:	blmi	74f59c <wprintw@plt+0x74c144>
   1ab1c:	andcs	r4, r1, #40, 12	; 0x2800000
   1ab20:	ldrbtmi	r2, [fp], #-270	; 0xfffffef2
   1ab24:	blx	fe0d8ae4 <wprintw@plt+0xfe0d568c>
   1ab28:	ldrdls	pc, [r0], -r7
   1ab2c:			; <UNDEFINED> instruction: 0x801cf8d9
   1ab30:	str	r4, [r0, r5, lsl #12]!
   1ab34:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
   1ab38:			; <UNDEFINED> instruction: 0xf7e8e751
   1ab3c:			; <UNDEFINED> instruction: 0xf8dae950
   1ab40:	stmdavs	r8, {ip}
   1ab44:	stmdb	r0, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ab48:			; <UNDEFINED> instruction: 0xf7e82009
   1ab4c:	svclt	0x0000ea88
   1ab50:	andeq	r7, r2, r0, lsl #1
   1ab54:	andeq	r0, r0, ip, ror #6
   1ab58:	andeq	r7, r2, r6, ror r0
   1ab5c:	andeq	r0, r0, r0, lsl #6
   1ab60:	andeq	r7, r2, lr, asr pc
   1ab64:	muleq	r1, r0, r7
   1ab68:	andeq	r5, r1, r2, lsr r7
   1ab6c:	andeq	r6, r2, r6, ror pc
   1ab70:	andeq	r5, r1, r6, lsl r7
   1ab74:	andeq	r5, r1, r0, lsr #11
   1ab78:	andeq	r5, r1, r8, ror #13
   1ab7c:	andeq	r7, r2, r8, lsr #28
   1ab80:	strdeq	r5, [r1], -r6
   1ab84:	strdeq	r5, [r1], -ip
   1ab88:	andeq	r5, r1, r4, lsr #13
   1ab8c:	andeq	r5, r1, r6, asr r6
   1ab90:	andeq	r5, r1, r2, asr #12
   1ab94:	blmi	16ad500 <wprintw@plt+0x16aa0a8>
   1ab98:	push	{r1, r3, r4, r5, r6, sl, lr}
   1ab9c:	strdlt	r4, [fp], r0
   1aba0:	mrcmi	8, 2, r5, cr8, cr3, {6}
   1aba4:	movwls	r6, #38939	; 0x981b
   1aba8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1abac:	stc2l	7, cr15, [r6], #-980	; 0xfffffc2c
   1abb0:	cmplt	r8, lr, ror r4
   1abb4:	blmi	14ad50c <wprintw@plt+0x14aa0b4>
   1abb8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1abbc:	blls	274c2c <wprintw@plt+0x2717d4>
   1abc0:			; <UNDEFINED> instruction: 0xf040405a
   1abc4:	mullt	fp, r8, r0
   1abc8:	mvnshi	lr, #12386304	; 0xbd0000
   1abcc:	stmdage	r4, {r2, r9, sl, lr}
   1abd0:	blx	febd8b90 <wprintw@plt+0xfebd5738>
   1abd4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1abd8:	blmi	134edd0 <wprintw@plt+0x134b978>
   1abdc:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   1abe0:	ldrdgt	pc, [ip, -pc]!	; <UNPREDICTABLE>
   1abe4:			; <UNDEFINED> instruction: 0x9010f8dd
   1abe8:	ldm	r5, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
   1abec:			; <UNDEFINED> instruction: 0xf040000f
   1abf0:			; <UNDEFINED> instruction: 0xf8c54e80
   1abf4:	stm	r8, {sp, lr, pc}
   1abf8:			; <UNDEFINED> instruction: 0xf856000f
   1abfc:	ldmdavs	fp, {r2, r3, ip, sp}
   1ac00:	blcs	35874 <wprintw@plt+0x3241c>
   1ac04:			; <UNDEFINED> instruction: 0x4623d05a
   1ac08:	andcs	r4, r1, #76546048	; 0x4900000
   1ac0c:			; <UNDEFINED> instruction: 0xf7ef4638
   1ac10:	stmdacs	r0, {r0, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   1ac14:			; <UNDEFINED> instruction: 0xf002d03e
   1ac18:	blmi	fd978c <wprintw@plt+0xfd6334>
   1ac1c:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1ac20:	subsle	r2, r2, r0, lsl #18
   1ac24:	ldrtmi	r2, [r8], -r1, lsl #4
   1ac28:	mrc2	7, 3, pc, cr6, cr15, {7}
   1ac2c:	ldrtmi	r4, [r8], -r4, lsl #12
   1ac30:	stmia	r0!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ac34:			; <UNDEFINED> instruction: 0xf7e84638
   1ac38:	ldm	r8, {r1, r2, r3, r4, r6, fp, sp, lr, pc}
   1ac3c:			; <UNDEFINED> instruction: 0xf64d000f
   1ac40:	svcmi	0x00352eff
   1ac44:	stceq	0, cr15, [r1], {79}	; 0x4f
   1ac48:	andeq	lr, pc, r5, lsl #17
   1ac4c:	ldmibpl	r2!, {r0, r1, r4, r5, r8, r9, fp, lr}^
   1ac50:	and	pc, r0, r2, asr #17
   1ac54:			; <UNDEFINED> instruction: 0xf88358f3
   1ac58:	stccs	0, cr12, [r0], {-0}
   1ac5c:			; <UNDEFINED> instruction: 0xf7e8d0aa
   1ac60:	stmdavs	r3, {r3, r4, r5, r9, fp, sp, lr, pc}
   1ac64:	stmdblt	r3!, {r0, r2, r9, sl, lr}
   1ac68:	andcs	r4, r3, r1, lsr #12
   1ac6c:	blx	ff656c7c <wprintw@plt+0xff653824>
   1ac70:	stmdbmi	fp!, {r5, r7, r8, r9, sl, sp, lr, pc}
   1ac74:	andcs	r2, r0, r5, lsl #4
   1ac78:			; <UNDEFINED> instruction: 0xf7e84479
   1ac7c:	mulls	r3, lr, r8
   1ac80:			; <UNDEFINED> instruction: 0xf7e86828
   1ac84:	stmdbls	r3, {r2, r3, r4, r7, r8, fp, sp, lr, pc}
   1ac88:	strmi	r4, [r3], -r2, lsr #12
   1ac8c:			; <UNDEFINED> instruction: 0xf0022003
   1ac90:	str	pc, [pc, r7, asr #21]
   1ac94:	andcs	r4, r5, #573440	; 0x8c000
   1ac98:			; <UNDEFINED> instruction: 0xf7e84479
   1ac9c:	andls	lr, r3, lr, lsl #17
   1aca0:	b	5d8c48 <wprintw@plt+0x5d57f0>
   1aca4:			; <UNDEFINED> instruction: 0xf7e86800
   1aca8:	stmdbls	r3, {r1, r3, r7, r8, fp, sp, lr, pc}
   1acac:	andcs	r4, r3, r2, lsl #12
   1acb0:	blx	fedd6cc0 <wprintw@plt+0xfedd3868>
   1acb4:			; <UNDEFINED> instruction: 0xf7e84638
   1acb8:			; <UNDEFINED> instruction: 0xe77be81e
   1acbc:	strbmi	r2, [r9], -r1, lsl #4
   1acc0:	andls	r4, r0, #56, 12	; 0x3800000
   1acc4:	ldc2l	7, cr15, [ip, #952]	; 0x3b8
   1acc8:	ldrtmi	lr, [r8], -r3, lsr #15
   1accc:	ldc2l	7, cr15, [lr], #-1020	; 0xfffffc04
   1acd0:	str	r4, [ip, r4, lsl #12]!
   1acd4:	andcs	r4, r5, #20, 18	; 0x50000
   1acd8:			; <UNDEFINED> instruction: 0xf7e84479
   1acdc:	andls	lr, r3, lr, ror #16
   1ace0:	ldmib	r6!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ace4:			; <UNDEFINED> instruction: 0xf7e86800
   1ace8:	stmdbls	r3, {r1, r3, r5, r6, r8, fp, sp, lr, pc}
   1acec:	andcs	r4, r3, r2, lsl #12
   1acf0:	blx	fe5d6d00 <wprintw@plt+0xfe5d38a8>
   1acf4:			; <UNDEFINED> instruction: 0xf7e8e75e
   1acf8:	svclt	0x0000e872
   1acfc:	andeq	r6, r2, r0, lsl lr
   1ad00:	andeq	r0, r0, ip, ror #6
   1ad04:	strdeq	r6, [r2], -r8
   1ad08:	strdeq	r6, [r2], -r0
   1ad0c:	andeq	r0, r0, r4, lsr #11
   1ad10:	andeq	r0, r0, r0, lsl #6
   1ad14:	andeq	r0, r0, r0, ror r4
   1ad18:	ldrdeq	r0, [r0], -r8
   1ad1c:	andeq	r0, r0, r4, lsl r3
   1ad20:	muleq	r0, ip, ip
   1ad24:	andeq	r0, r1, r8, lsl #3
   1ad28:	andeq	r0, r1, r8, asr #2
   1ad2c:			; <UNDEFINED> instruction: 0x273cf8df
   1ad30:			; <UNDEFINED> instruction: 0x373cf8df
   1ad34:	push	{r1, r3, r4, r5, r6, sl, lr}
   1ad38:	ldrshtlt	r4, [r1], r0
   1ad3c:			; <UNDEFINED> instruction: 0xf8df58d3
   1ad40:	ldmdavs	fp, {r2, r4, r5, r8, r9, sl, lr}
   1ad44:			; <UNDEFINED> instruction: 0xf04f932f
   1ad48:			; <UNDEFINED> instruction: 0xf8df0300
   1ad4c:	ldrbtmi	r3, [ip], #-1836	; 0xfffff8d4
   1ad50:	movwls	r5, #14563	; 0x38e3
   1ad54:	movwls	r6, #10267	; 0x281b
   1ad58:	blx	fe458d36 <wprintw@plt+0xfe4558de>
   1ad5c:			; <UNDEFINED> instruction: 0xf0402800
   1ad60:			; <UNDEFINED> instruction: 0xf8df81b4
   1ad64:			; <UNDEFINED> instruction: 0xf8543718
   1ad68:			; <UNDEFINED> instruction: 0xf8dbb003
   1ad6c:	ldcvs	0, cr2, [r3]
   1ad70:			; <UNDEFINED> instruction: 0xf0002b00
   1ad74:	ldmibvs	fp, {r1, r2, r4, r5, r7, r8, pc}^
   1ad78:			; <UNDEFINED> instruction: 0xf0002b00
   1ad7c:	tstvs	r0, #-2147483604	; 0x8000002c
   1ad80:			; <UNDEFINED> instruction: 0xf0054605
   1ad84:			; <UNDEFINED> instruction: 0xf8dbfdeb
   1ad88:			; <UNDEFINED> instruction: 0xf8933000
   1ad8c:	orrlt	r3, r3, r4, asr r0
   1ad90:	usatne	pc, #12, pc, asr #17	; <UNPREDICTABLE>
   1ad94:	strtmi	r2, [r8], -r5, lsl #4
   1ad98:			; <UNDEFINED> instruction: 0xf7e84479
   1ad9c:	strmi	lr, [r1], -lr, lsl #16
   1ada0:			; <UNDEFINED> instruction: 0xf7f84628
   1ada4:	mcrrne	11, 15, pc, r3, cr9	; <UNPREDICTABLE>
   1ada8:	bichi	pc, r7, r0
   1adac:			; <UNDEFINED> instruction: 0xf0002801
   1adb0:	stmdage	sp!, {r0, r2, r3, r4, r5, r7, r8, pc}
   1adb4:	b	7d8d5c <wprintw@plt+0x7d5904>
   1adb8:			; <UNDEFINED> instruction: 0xf0003001
   1adbc:			; <UNDEFINED> instruction: 0xf00281ac
   1adc0:			; <UNDEFINED> instruction: 0xf8dffa07
   1adc4:			; <UNDEFINED> instruction: 0xf8df36c0
   1adc8:	andcs	r1, r5, #192, 12	; 0xc000000
   1adcc:	vst4.8	{d18-d21}, [pc], r0
   1add0:	stmiapl	r3!, {r7, r9, sl, lr}^
   1add4:			; <UNDEFINED> instruction: 0xf8df4479
   1add8:	movwls	r5, #22196	; 0x56b4
   1addc:	andsvs	r4, lr, sp, ror r4
   1ade0:	svc	0x00eaf7e7
   1ade4:			; <UNDEFINED> instruction: 0xf9dcf003
   1ade8:	ldrdcc	pc, [r0], -fp
   1adec:	ldcvs	13, cr1, [r9, #160]	; 0xa0
   1adf0:	stmibvs	r9, {r1, r3, r4, fp, sp, lr}^
   1adf4:	blx	fe6d8df8 <wprintw@plt+0xfe6d59a0>
   1adf8:	b	8d8da0 <wprintw@plt+0x8d5948>
   1adfc:	stmdacs	r0, {r2, ip, pc}
   1ae00:	cmnhi	r8, r0	; <UNPREDICTABLE>
   1ae04:			; <UNDEFINED> instruction: 0xf7e8982e
   1ae08:	blls	1559d0 <wprintw@plt+0x152578>
   1ae0c:	vqdmlsl.s<illegal width 8>	q9, d0, d0
   1ae10:	stmdals	sp!, {r0, r2, r3, r4, r5, r7, r9, pc}
   1ae14:			; <UNDEFINED> instruction: 0xf7e82105
   1ae18:			; <UNDEFINED> instruction: 0xf1b0e996
   1ae1c:	vsub.i8	d16, d0, d0
   1ae20:			; <UNDEFINED> instruction: 0xf10882bc
   1ae24:	strcs	r0, [r0, -r1, lsl #10]
   1ae28:			; <UNDEFINED> instruction: 0xf0004628
   1ae2c:	strmi	pc, [r2], pc, asr #31
   1ae30:	and	r4, r8, r6, lsl #12
   1ae34:	ldrtmi	r4, [r0], -r5, asr #8
   1ae38:	strtmi	r4, [r9], -pc, asr #8
   1ae3c:			; <UNDEFINED> instruction: 0xfffaf000
   1ae40:	beq	215a48 <wprintw@plt+0x2125f0>
   1ae44:	stmdals	sp!, {r1, r2, r9, sl, lr}
   1ae48:	ldrbmi	r4, [r1], -r2, asr #12
   1ae4c:	svc	0x001af7e7
   1ae50:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1ae54:			; <UNDEFINED> instruction: 0xf88ad1ee
   1ae58:	stmdals	sp!, {}	; <UNPREDICTABLE>
   1ae5c:	b	ff158e04 <wprintw@plt+0xff1559ac>
   1ae60:	stccs	8, cr7, [r0, #-212]	; 0xffffff2c
   1ae64:	adcshi	pc, fp, #0
   1ae68:			; <UNDEFINED> instruction: 0x2624f8df
   1ae6c:			; <UNDEFINED> instruction: 0xf8df464b
   1ae70:	ldrtmi	r1, [r0], r4, lsr #12
   1ae74:			; <UNDEFINED> instruction: 0xf8df447a
   1ae78:	ldrbtmi	r0, [r9], #-1568	; 0xfffff9e0
   1ae7c:	andsls	pc, ip, sp, asr #17
   1ae80:	stmdbeq	r1, {r1, r2, r8, ip, sp, lr, pc}
   1ae84:	strvs	lr, [r9], #-2509	; 0xfffff633
   1ae88:	eorlt	pc, ip, sp, asr #17
   1ae8c:	ldrmi	r4, [r2], ip, lsr #12
   1ae90:	ldrbtmi	r4, [r8], #-1675	; 0xfffff975
   1ae94:	andls	r9, lr, ip, lsl #6
   1ae98:	stccs	3, cr9, [sl], {6}
   1ae9c:	stccs	15, cr11, [sp], {24}
   1aea0:	strcs	fp, [r1], #-3852	; 0xfffff0f4
   1aea4:	cmple	r4, r0, lsl #8
   1aea8:	strcs	r4, [r0, #-1611]	; 0xfffff9b5
   1aeac:	stcpl	8, cr15, [r1, #-12]
   1aeb0:	umaalle	r4, sp, r8, r5
   1aeb4:			; <UNDEFINED> instruction: 0xf0004640
   1aeb8:	usub8mi	pc, r1, sp	; <UNPREDICTABLE>
   1aebc:			; <UNDEFINED> instruction: 0xf7e74606
   1aec0:	stmdacs	r0, {r7, r9, sl, fp, sp, lr, pc}
   1aec4:	ldrbmi	sp, [r9], -r1, asr #32
   1aec8:			; <UNDEFINED> instruction: 0xf7e84640
   1aecc:			; <UNDEFINED> instruction: 0x4659e99a
   1aed0:	strtmi	r4, [r8], -r3, lsl #12
   1aed4:			; <UNDEFINED> instruction: 0xf7e89308
   1aed8:			; <UNDEFINED> instruction: 0x4607e994
   1aedc:	eorsle	r2, r4, r0, lsl #16
   1aee0:			; <UNDEFINED> instruction: 0x46284659
   1aee4:	stmib	ip, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1aee8:	cmnlt	r0, #13
   1aeec:	strtmi	r2, [r9], -sl, lsl #4
   1aef0:			; <UNDEFINED> instruction: 0xf7e74638
   1aef4:	mcrne	14, 0, lr, cr3, cr0, {5}
   1aef8:	blls	37fb3c <wprintw@plt+0x37c6e4>
   1aefc:	rsbshi	pc, r2, #64, 6
   1af00:	andcs	r4, sl, #24, 12	; 0x1800000
   1af04:			; <UNDEFINED> instruction: 0xf7e74629
   1af08:			; <UNDEFINED> instruction: 0xf1b0eea6
   1af0c:	vsub.i8	d16, d0, d0
   1af10:	andscs	r8, r8, r1, lsl #5
   1af14:			; <UNDEFINED> instruction: 0xff5af000
   1af18:	movwcs	r9, #2572	; 0xa0c
   1af1c:	stmib	r0, {r0, r2, r9, sl, lr}^
   1af20:	tstlt	r2, r4, lsl #4
   1af24:			; <UNDEFINED> instruction: 0x46306110
   1af28:			; <UNDEFINED> instruction: 0xffc4f000
   1af2c:	eorvs	r9, sl, pc, lsl #20
   1af30:	stmdals	r8, {r0, r1, r9, sl, lr}
   1af34:	movwhi	lr, #6597	; 0x19c5
   1af38:			; <UNDEFINED> instruction: 0xffbcf000
   1af3c:	rscvs	r9, r8, r6, lsl #22
   1af40:			; <UNDEFINED> instruction: 0xf0002b00
   1af44:	strls	r8, [ip, #-611]	; 0xfffffd9d
   1af48:	ldrtmi	r9, [r0], -r7, lsl #8
   1af4c:	cdp	7, 13, cr15, cr2, cr7, {7}
   1af50:			; <UNDEFINED> instruction: 0xf81946c8
   1af54:			; <UNDEFINED> instruction: 0x2c004b01
   1af58:			; <UNDEFINED> instruction: 0xf8ddd19f
   1af5c:	ldmib	sp, {r3, r4, sp, pc}^
   1af60:			; <UNDEFINED> instruction: 0xf8dd6409
   1af64:	ldrtmi	fp, [r0], -ip, lsr #32
   1af68:	cdp	7, 12, cr15, cr4, cr7, {7}
   1af6c:	stmdals	r4, {r9, sp}
   1af70:			; <UNDEFINED> instruction: 0xf7e7a910
   1af74:	blls	456e1c <wprintw@plt+0x4539c4>
   1af78:	rsbseq	pc, pc, #19
   1af7c:			; <UNDEFINED> instruction: 0xf0409208
   1af80:	vmla.i<illegal width 8>	q12, <illegal reg q9.5>, d1[5]
   1af84:	blcs	a3ba8 <wprintw@plt+0xa0750>
   1af88:	rschi	pc, r0, r0, lsl #6
   1af8c:	blcs	41bb0 <wprintw@plt+0x3e758>
   1af90:	eorhi	pc, ip, #0
   1af94:			; <UNDEFINED> instruction: 0xf0139b02
   1af98:	movwls	r0, #37640	; 0x9308
   1af9c:			; <UNDEFINED> instruction: 0xf8dfd006
   1afa0:	stmiapl	r3!, {r2, r3, r4, r5, r6, r7, sl, ip, sp}^
   1afa4:	blcs	135018 <wprintw@plt+0x131bc0>
   1afa8:	subhi	pc, r8, #0, 6
   1afac:	ldrbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   1afb0:	svcge	0x00122000
   1afb4:	ldrbtmi	r2, [fp], #-1536	; 0xfffffa00
   1afb8:			; <UNDEFINED> instruction: 0xf0029304
   1afbc:			; <UNDEFINED> instruction: 0xf44ffe23
   1afc0:			; <UNDEFINED> instruction: 0xf0034080
   1afc4:			; <UNDEFINED> instruction: 0xf8dff961
   1afc8:			; <UNDEFINED> instruction: 0xf8cd34dc
   1afcc:	ldrbtmi	sl, [fp], #-8
   1afd0:			; <UNDEFINED> instruction: 0xf8df930b
   1afd4:	ldrbtmi	r3, [fp], #-1236	; 0xfffffb2c
   1afd8:			; <UNDEFINED> instruction: 0xf8da930a
   1afdc:	ldrtmi	r1, [sl], -ip
   1afe0:			; <UNDEFINED> instruction: 0xf7e82003
   1afe4:	ldrdcc	lr, [r1], -lr	; <UNPREDICTABLE>
   1afe8:			; <UNDEFINED> instruction: 0xf8dbd00f
   1afec:			; <UNDEFINED> instruction: 0xf8dcc000
   1aff0:	blcs	27098 <wprintw@plt+0x23c40>
   1aff4:	adcshi	pc, r9, r0
   1aff8:			; <UNDEFINED> instruction: 0x0118e9d3
   1affc:			; <UNDEFINED> instruction: 0x232ae9dd
   1b000:	svclt	0x00084299
   1b004:			; <UNDEFINED> instruction: 0xf0404290
   1b008:	ldrbmi	r8, [r6, #-176]	; 0xffffff50
   1b00c:	ldmib	sl, {r0, r1, r2, r4, ip, lr, pc}^
   1b010:	stmdbcc	r1, {r8}
   1b014:			; <UNDEFINED> instruction: 0xffd2f7fb
   1b018:			; <UNDEFINED> instruction: 0xf0022000
   1b01c:	strdcs	pc, [r0], -r3
   1b020:			; <UNDEFINED> instruction: 0xff78f004
   1b024:	stc2	7, cr15, [lr, #984]!	; 0x3d8
   1b028:	ldc2	0, cr15, [r8], {5}
   1b02c:			; <UNDEFINED> instruction: 0xf8da2001
   1b030:			; <UNDEFINED> instruction: 0xf0021008
   1b034:	vst2.<illegal width 64>	{d31-d32}, [pc :256], r5
   1b038:			; <UNDEFINED> instruction: 0xf0034080
   1b03c:			; <UNDEFINED> instruction: 0xf003f925
   1b040:			; <UNDEFINED> instruction: 0xf8dfff25
   1b044:	stmiapl	r3!, {r3, r5, r6, sl, ip, sp}^
   1b048:			; <UNDEFINED> instruction: 0xf7e86818
   1b04c:			; <UNDEFINED> instruction: 0xf8dfe830
   1b050:	tstcs	r1, r0, ror #8
   1b054:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   1b058:	stc2	0, cr15, [r4, #-20]!	; 0xffffffec
   1b05c:	andcc	r9, r2, r1, lsl r0
   1b060:	ldmdage	r1, {r0, r1, r3, r4, r5, r7, ip, lr, pc}
   1b064:			; <UNDEFINED> instruction: 0xf9b2f7f0
   1b068:	strbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1b06c:	stmiapl	r3!, {r2, r9, fp, ip, pc}^
   1b070:	svclt	0x00184290
   1b074:	svclt	0x000c4298
   1b078:	strcs	r2, [r0], -r1, lsl #12
   1b07c:	orrshi	pc, pc, r0
   1b080:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1b084:	addsmi	r5, r8, #14876672	; 0xe30000
   1b088:	tsthi	sp, r0	; <UNPREDICTABLE>
   1b08c:	strtcs	pc, [ip], #-2271	; 0xfffff721
   1b090:	strtcc	pc, [ip], #-2271	; 0xfffff721
   1b094:	stmiapl	r3!, {r1, r5, r7, fp, ip, lr}^
   1b098:	svclt	0x00184298
   1b09c:			; <UNDEFINED> instruction: 0xf0404290
   1b0a0:			; <UNDEFINED> instruction: 0xf8da80ca
   1b0a4:			; <UNDEFINED> instruction: 0xf1b99014
   1b0a8:			; <UNDEFINED> instruction: 0xf0000f00
   1b0ac:			; <UNDEFINED> instruction: 0x4656817d
   1b0b0:	ldr	r4, [r2, sl, asr #13]
   1b0b4:	blcs	41ce0 <wprintw@plt+0x3e888>
   1b0b8:	orrhi	pc, r5, r0, asr #32
   1b0bc:	andcs	r9, r0, r5, lsl #20
   1b0c0:	mvnscs	pc, #80740352	; 0x4d00000
   1b0c4:			; <UNDEFINED> instruction: 0xf0026013
   1b0c8:	bmi	fffda744 <wprintw@plt+0xfffd72ec>
   1b0cc:	ldrbtmi	r4, [sl], #-3048	; 0xfffff418
   1b0d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b0d4:	subsmi	r9, sl, pc, lsr #22
   1b0d8:	bichi	pc, r2, r0, asr #32
   1b0dc:	pop	{r0, r4, r5, ip, sp, pc}
   1b0e0:	ldmibmi	r9!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   1b0e4:	andcs	r2, r0, r5, lsl #4
   1b0e8:			; <UNDEFINED> instruction: 0xf7e74479
   1b0ec:			; <UNDEFINED> instruction: 0xf003ee66
   1b0f0:	ubfx	pc, r7, #16, #11
   1b0f4:	tstcs	r1, lr, lsr #16
   1b0f8:	cdp	7, 8, cr15, cr2, cr7, {7}
   1b0fc:			; <UNDEFINED> instruction: 0xf0402801
   1b100:	stmdals	lr!, {r0, r4, r5, r7, r8, pc}
   1b104:			; <UNDEFINED> instruction: 0xf7e72102
   1b108:	stmdacs	r2, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   1b10c:	sbchi	pc, lr, r0
   1b110:			; <UNDEFINED> instruction: 0xf7e72008
   1b114:	stmibmi	sp!, {r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
   1b118:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1b11c:			; <UNDEFINED> instruction: 0xf7e72000
   1b120:	strmi	lr, [r1], -ip, asr #28
   1b124:			; <UNDEFINED> instruction: 0xf0022003
   1b128:			; <UNDEFINED> instruction: 0xe7cef87b
   1b12c:	strtmi	r4, [r8], -r9, lsr #12
   1b130:			; <UNDEFINED> instruction: 0xf940f7ef
   1b134:	bicle	r2, r8, r1, lsl #16
   1b138:	stmibmi	r5!, {r0, r1, r3, r4, r5, r9, sl, sp, lr, pc}^
   1b13c:	strtmi	r2, [r8], -r5, lsl #4
   1b140:			; <UNDEFINED> instruction: 0xf7e74479
   1b144:			; <UNDEFINED> instruction: 0xf003ee3a
   1b148:	ldr	pc, [lr, fp, lsr #16]!
   1b14c:	andcs	r4, r5, #3686400	; 0x384000
   1b150:	ldrbtmi	r2, [r9], #-0
   1b154:	cdp	7, 3, cr15, cr0, cr7, {7}
   1b158:	ldrdcc	pc, [r0], -fp
   1b15c:	ldmibvs	sl, {r0, r1, r3, r4, r7, r8, sl, fp, sp, lr}^
   1b160:	andcs	r4, r3, r1, lsl #12
   1b164:			; <UNDEFINED> instruction: 0xf85cf002
   1b168:			; <UNDEFINED> instruction: 0xf8dce7af
   1b16c:	ldrbmi	lr, [r4, #96]!	; 0x60
   1b170:	and	pc, r0, fp, asr #17
   1b174:	ldrbtmi	sp, [r3], -r0, lsr #32
   1b178:	andslt	pc, r8, sp, asr #17
   1b17c:	ldrdeq	lr, [sl, -sp]!
   1b180:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1b184:			; <UNDEFINED> instruction: 0x801cf8dd
   1b188:			; <UNDEFINED> instruction: 0xf8dd46a3
   1b18c:	and	lr, r0, r8
   1b190:	bvs	fe6acc9c <wprintw@plt+0xfe6a9844>
   1b194:	ldmib	r2, {r1, r3, r5, r8, ip, sp, pc}^
   1b198:	addmi	r4, sp, #24, 10	; 0x6000000
   1b19c:	addmi	fp, r4, #8, 30
   1b1a0:	mrcvs	0, 0, sp, cr11, cr8, {3}
   1b1a4:			; <UNDEFINED> instruction: 0xd1f3459c
   1b1a8:			; <UNDEFINED> instruction: 0xf8dd465c
   1b1ac:			; <UNDEFINED> instruction: 0xf8cdb018
   1b1b0:	ldrmi	lr, [lr], r8
   1b1b4:	andcc	pc, r0, fp, asr #17
   1b1b8:	ldrdcc	pc, [r8], -lr	; <UNPREDICTABLE>
   1b1bc:	ldmib	r3, {r0, r1, r6, r8, ip, sp, pc}^
   1b1c0:	ldmib	sp, {r3, r4, r8}^
   1b1c4:	addsmi	r2, r9, #-1476395008	; 0xa8000000
   1b1c8:	addsmi	fp, r0, #8, 30
   1b1cc:	svcge	0x001df43f
   1b1d0:	ldrdeq	pc, [ip], -sl
   1b1d4:	svc	0x004ef7e7
   1b1d8:	addvs	pc, r0, r0, lsl #10
   1b1dc:	ldc2l	0, cr15, [r6]
   1b1e0:	andcs	r4, r5, #3096576	; 0x2f4000
   1b1e4:	sxtab16mi	r4, r1, r9, ror #8
   1b1e8:			; <UNDEFINED> instruction: 0xf7e72000
   1b1ec:			; <UNDEFINED> instruction: 0xf8daede6
   1b1f0:			; <UNDEFINED> instruction: 0xf04f500c
   1b1f4:	strdcs	r3, [r1, -pc]
   1b1f8:	strmi	r9, [r3], -r0, lsl #10
   1b1fc:			; <UNDEFINED> instruction: 0xf7e74648
   1b200:	strbmi	lr, [r9], -r2, lsl #31
   1b204:			; <UNDEFINED> instruction: 0xf7f82000
   1b208:	bls	19992c <wprintw@plt+0x1964d4>
   1b20c:	orrmi	pc, r0, #1325400064	; 0x4f000000
   1b210:			; <UNDEFINED> instruction: 0x46016013
   1b214:	strmi	r4, [r9], r8, asr #12
   1b218:	stcl	7, cr15, [ip, #-924]!	; 0xfffffc64
   1b21c:	svccc	0x00fff1b9
   1b220:	tsthi	r4, r0	; <UNPREDICTABLE>
   1b224:	svceq	0x0001f1b9
   1b228:	ldrdeq	pc, [ip], -sl
   1b22c:			; <UNDEFINED> instruction: 0x4649d150
   1b230:			; <UNDEFINED> instruction: 0xf85cf7ee
   1b234:	bmi	fea94de0 <wprintw@plt+0xfea91988>
   1b238:	stmiapl	r2!, {r0, r3, r5, r7, r8, r9, fp, lr}
   1b23c:	addsmi	r5, r8, #14876672	; 0xe30000
   1b240:	addsmi	fp, r0, #24, 30	; 0x60
   1b244:	addshi	pc, lr, r0, asr #32
   1b248:			; <UNDEFINED> instruction: 0x9010f8da
   1b24c:	svceq	0x0000f1b9
   1b250:	svcge	0x002df47f
   1b254:			; <UNDEFINED> instruction: 0xf7e74648
   1b258:	blls	2568d0 <wprintw@plt+0x253478>
   1b25c:			; <UNDEFINED> instruction: 0xf0004298
   1b260:	stmdbls	fp, {r2, r3, r5, r7, pc}
   1b264:	strbmi	r2, [r8], -r5, lsl #4
   1b268:	stc	7, cr15, [r6, #924]!	; 0x39c
   1b26c:			; <UNDEFINED> instruction: 0xff98f002
   1b270:	cdp	7, 8, cr15, cr4, cr7, {7}
   1b274:	andsvc	pc, r6, pc, asr #8
   1b278:	ldmda	r8, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b27c:			; <UNDEFINED> instruction: 0xf7e74648
   1b280:			; <UNDEFINED> instruction: 0xf8daed88
   1b284:	ldrbmi	r1, [r1], r8
   1b288:	andcs	r4, r1, r3, lsl #12
   1b28c:			; <UNDEFINED> instruction: 0xf0019308
   1b290:	str	pc, [ip, -r7, asr #31]
   1b294:			; <UNDEFINED> instruction: 0xf8cd465c
   1b298:			; <UNDEFINED> instruction: 0xf8dde008
   1b29c:			; <UNDEFINED> instruction: 0xf1b9b018
   1b2a0:			; <UNDEFINED> instruction: 0xf43f0f00
   1b2a4:			; <UNDEFINED> instruction: 0xf8cbaeb2
   1b2a8:	strt	r3, [lr], r0
   1b2ac:			; <UNDEFINED> instruction: 0xf7e8982d
   1b2b0:	stmdals	lr!, {r2, r3, r4, r7, fp, sp, lr, pc}
   1b2b4:	ldm	r8, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b2b8:	stmdavs	r8, {r0, r3, r5, r6, fp, sp, lr}
   1b2bc:	stcl	7, cr15, [r4, #-924]	; 0xfffffc64
   1b2c0:			; <UNDEFINED> instruction: 0xf7e72009
   1b2c4:	ldrbmi	lr, [r1], ip, asr #29
   1b2c8:	blx	ff0d929c <wprintw@plt+0xff0d5e44>
   1b2cc:			; <UNDEFINED> instruction: 0xe6ee46b2
   1b2d0:	ldc2l	0, cr15, [r0]
   1b2d4:	ldrbmi	r9, [r1], r2, lsl #26
   1b2d8:			; <UNDEFINED> instruction: 0xf8cd46b8
   1b2dc:			; <UNDEFINED> instruction: 0xf04fb018
   1b2e0:	strtmi	r0, [r3], r0, lsl #20
   1b2e4:			; <UNDEFINED> instruction: 0xf8d94607
   1b2e8:	ldrtmi	r0, [r9], -ip
   1b2ec:	stc	7, cr15, [r0], #924	; 0x39c
   1b2f0:			; <UNDEFINED> instruction: 0x4010f8d9
   1b2f4:	teqle	pc, r0, lsl #16
   1b2f8:	svclt	0x0017454d
   1b2fc:			; <UNDEFINED> instruction: 0x3014f8d9
   1b300:	tstvs	ip, r5, lsr #12
   1b304:			; <UNDEFINED> instruction: 0x4010f8d9
   1b308:			; <UNDEFINED> instruction: 0xf8d9b114
   1b30c:	cmnvs	r3, r4, lsl r0
   1b310:	ldrdeq	pc, [r8], -r9
   1b314:			; <UNDEFINED> instruction: 0xf7e7464e
   1b318:			; <UNDEFINED> instruction: 0xf8d9ecee
   1b31c:			; <UNDEFINED> instruction: 0xf7e7000c
   1b320:	strbmi	lr, [r8], -sl, ror #25
   1b324:	stcl	7, cr15, [r6], #924	; 0x39c
   1b328:	stccs	6, cr4, [r0], {161}	; 0xa1
   1b32c:			; <UNDEFINED> instruction: 0x4639d1db
   1b330:			; <UNDEFINED> instruction: 0x4608465c
   1b334:			; <UNDEFINED> instruction: 0xb018f8dd
   1b338:	strls	r4, [r2, #-1607]	; 0xfffff9b9
   1b33c:	ldcl	7, cr15, [sl], {231}	; 0xe7
   1b340:	svceq	0x0000f1ba
   1b344:	mcrge	4, 2, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
   1b348:	andcs	r4, r5, #1671168	; 0x198000
   1b34c:	stcls	6, cr4, [r2, #-320]	; 0xfffffec0
   1b350:			; <UNDEFINED> instruction: 0xf7e74479
   1b354:			; <UNDEFINED> instruction: 0xf002ed32
   1b358:	stccs	15, cr15, [r0, #-140]	; 0xffffff74
   1b35c:	mcrge	4, 5, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
   1b360:	pushvs	{r1, r2, r3, r5, r9, sl, lr}
   1b364:			; <UNDEFINED> instruction: 0xf7e768b0
   1b368:	ldmvs	r0!, {r1, r2, r6, r7, sl, fp, sp, lr, pc}^
   1b36c:	stcl	7, cr15, [r2], {231}	; 0xe7
   1b370:			; <UNDEFINED> instruction: 0xf7e74630
   1b374:	ldrb	lr, [r0, r0, asr #25]!
   1b378:	svceq	0x0000f1ba
   1b37c:	strbmi	fp, [sl], r8, lsl #30
   1b380:	ldrb	r4, [r2, r1, lsr #13]
   1b384:	ldcl	7, cr15, [sl, #924]!	; 0x39c
   1b388:			; <UNDEFINED> instruction: 0xe69046d1
   1b38c:			; <UNDEFINED> instruction: 0xf7e8982d
   1b390:	ldmdbmi	r5, {r2, r3, r5, fp, sp, lr, pc}^
   1b394:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1b398:	stmdals	sp!, {r6, r7, r9, sl, sp, lr, pc}
   1b39c:	stmda	r4!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b3a0:	andcs	r4, r5, #1343488	; 0x148000
   1b3a4:	sxtah	r4, r9, r9, ror #8
   1b3a8:			; <UNDEFINED> instruction: 0xf7e74648
   1b3ac:	blls	25677c <wprintw@plt+0x253324>
   1b3b0:	mulle	r2, r8, r2
   1b3b4:	andcs	r9, r5, #163840	; 0x28000
   1b3b8:			; <UNDEFINED> instruction: 0x46d1e755
   1b3bc:	stcls	6, cr14, [r2, #-476]	; 0xfffffe24
   1b3c0:	cdp2	0, 14, cr15, cr14, cr1, {0}
   1b3c4:	bls	1152f0 <wprintw@plt+0x111e98>
   1b3c8:			; <UNDEFINED> instruction: 0xf0436813
   1b3cc:	andsvs	r0, r3, r8, lsl #6
   1b3d0:			; <UNDEFINED> instruction: 0xf9c0f7f5
   1b3d4:	andcs	r4, r1, #71680	; 0x11800
   1b3d8:	andsvc	r5, sl, r3, ror #17
   1b3dc:	strtmi	lr, [sl], lr, ror #12
   1b3e0:	strb	r9, [r0, #1287]	; 0x507
   1b3e4:			; <UNDEFINED> instruction: 0xf7e74630
   1b3e8:	ldr	lr, [r2, #3206]!	; 0xc86
   1b3ec:	andcs	r4, r5, #1064960	; 0x104000
   1b3f0:			; <UNDEFINED> instruction: 0x461c4618
   1b3f4:			; <UNDEFINED> instruction: 0xf7e74479
   1b3f8:			; <UNDEFINED> instruction: 0xf8dbece0
   1b3fc:	ldcvs	0, cr3, [fp]
   1b400:			; <UNDEFINED> instruction: 0x460169da
   1b404:			; <UNDEFINED> instruction: 0xf0014620
   1b408:	ldrb	pc, [lr], -fp, lsl #30	; <UNPREDICTABLE>
   1b40c:	strpl	lr, [r6], #-2509	; 0xfffff633
   1b410:	ldr	r9, [sl, #1292]	; 0x50c
   1b414:	svcls	0x000e4638
   1b418:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1b41c:			; <UNDEFINED> instruction: 0xf7e74639
   1b420:			; <UNDEFINED> instruction: 0x4639eef0
   1b424:			; <UNDEFINED> instruction: 0xf7e74628
   1b428:	stmdacs	r0, {r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   1b42c:	cfldrdge	mvd15, [r1, #-252]!	; 0xffffff04
   1b430:	andcs	r4, sl, #42991616	; 0x2900000
   1b434:	stc	7, cr15, [lr], {231}	; 0xe7
   1b438:	strb	r4, [sl, #-1664]!	; 0xfffff980
   1b43c:	ldmdavs	r3, {r0, r1, r9, fp, ip, pc}
   1b440:	movweq	pc, #32803	; 0x8023	; <UNPREDICTABLE>
   1b444:			; <UNDEFINED> instruction: 0xf7f56013
   1b448:	str	pc, [pc, #2437]!	; 1bdd5 <wprintw@plt+0x1897d>
   1b44c:	andcs	r4, r5, #688128	; 0xa8000
   1b450:	stcls	0, cr2, [r2, #-0]
   1b454:			; <UNDEFINED> instruction: 0xf7e74479
   1b458:			; <UNDEFINED> instruction: 0xf002ecb0
   1b45c:	ldrb	pc, [ip, -r1, lsr #29]!	; <UNPREDICTABLE>
   1b460:	ldc	7, cr15, [ip], #924	; 0x39c
   1b464:			; <UNDEFINED> instruction: 0xf7e72007
   1b468:	svclt	0x0000edfa
   1b46c:	andeq	r6, r2, r4, ror ip
   1b470:	andeq	r0, r0, ip, ror #6
   1b474:	andeq	r6, r2, sl, asr ip
   1b478:	andeq	r0, r0, r4, lsr #11
   1b47c:	andeq	r0, r0, r0, lsl #6
   1b480:	andeq	r5, r1, r8, ror #8
   1b484:	ldrdeq	r0, [r0], -r8
   1b488:	andeq	r5, r1, r4, asr r4
   1b48c:	strdeq	r7, [r2], -r8
   1b490:	ldrdeq	r5, [r1], -r4
   1b494:	ldrdeq	r5, [r1], -r2
   1b498:			; <UNDEFINED> instruction: 0x000153be
   1b49c:			; <UNDEFINED> instruction: 0x000005b4
   1b4a0:			; <UNDEFINED> instruction: 0xffffe807
   1b4a4:	andeq	r5, r1, lr, lsl r3
   1b4a8:	andeq	r5, r1, r2, lsl #6
   1b4ac:	andeq	r0, r0, r4, asr #7
   1b4b0:	andeq	r0, r0, r8, lsr r6
   1b4b4:	andeq	r0, r0, r0, lsr #8
   1b4b8:	andeq	r0, r0, r4, lsl #10
   1b4bc:	andeq	r0, r0, r8, asr #7
   1b4c0:	andeq	r0, r0, r0, lsl #9
   1b4c4:	ldrdeq	r6, [r2], -sl
   1b4c8:	andeq	r5, r1, ip, ror #1
   1b4cc:			; <UNDEFINED> instruction: 0x00014eb2
   1b4d0:	andeq	pc, r0, r8, lsl r5	; <UNPREDICTABLE>
   1b4d4:	andeq	r5, r1, sl, lsr r0
   1b4d8:	muleq	r1, r8, r0
   1b4dc:	andeq	r0, r0, r4, lsr #8
   1b4e0:	muleq	r0, ip, r3
   1b4e4:	andeq	r4, r1, ip, ror #30
   1b4e8:	andeq	r4, r1, r6, asr ip
   1b4ec:	andeq	r4, r1, ip, lsr sp
   1b4f0:	andeq	r0, r0, r4, lsl #12
   1b4f4:	andeq	r4, r1, r0, ror #28
   1b4f8:	andeq	pc, r0, r4, lsl #4
   1b4fc:	blmi	c2ddc0 <wprintw@plt+0xc2a968>
   1b500:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   1b504:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
   1b508:	movwls	r6, #22555	; 0x581b
   1b50c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1b510:			; <UNDEFINED> instruction: 0xffb4f7f4
   1b514:	ldrbtmi	r4, [sl], #-2603	; 0xfffff5d5
   1b518:	blmi	b0a200 <wprintw@plt+0xb06da8>
   1b51c:	ldmdavs	r3!, {r1, r2, r4, r6, r7, fp, ip, lr}
   1b520:	cmnlt	r3, #9920	; 0x26c0
   1b524:	cmplt	r3, #110592	; 0x1b000
   1b528:	stmdage	r4, {r2, r9, sl, lr}
   1b52c:	cdp2	7, 0, cr15, cr0, cr13, {7}
   1b530:	teqlt	r0, r5, lsl #12
   1b534:	stmdbls	r4, {r0, r9, sp}
   1b538:	andls	r4, r0, #36700160	; 0x2300000
   1b53c:			; <UNDEFINED> instruction: 0xf9a0f7ee
   1b540:	stmdbmi	r2!, {r4, r5, r8, r9, fp, ip, sp, pc}
   1b544:	andcs	r2, r0, r5, lsl #4
   1b548:			; <UNDEFINED> instruction: 0xf7e74479
   1b54c:	andls	lr, r3, r6, lsr ip
   1b550:	ldc	7, cr15, [lr, #924]!	; 0x39c
   1b554:			; <UNDEFINED> instruction: 0xf7e76800
   1b558:	stmdbls	r3, {r1, r4, r5, r8, sl, fp, sp, lr, pc}
   1b55c:	andcs	r4, r3, r2, lsl #12
   1b560:	cdp2	0, 5, cr15, cr14, cr1, {0}
   1b564:			; <UNDEFINED> instruction: 0xf7e74628
   1b568:	bmi	696488 <wprintw@plt+0x693030>
   1b56c:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
   1b570:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b574:	subsmi	r9, sl, r5, lsl #22
   1b578:	andlt	sp, r6, sp, lsl r1
   1b57c:	ldmdbmi	r5, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   1b580:	andcs	r2, r0, r5, lsl #4
   1b584:			; <UNDEFINED> instruction: 0xf7e74479
   1b588:			; <UNDEFINED> instruction: 0xf002ec18
   1b58c:	strb	pc, [ip, r9, lsl #28]!	; <UNPREDICTABLE>
   1b590:			; <UNDEFINED> instruction: 0x46226833
   1b594:	ldcvs	6, cr4, [fp, #160]	; 0xa0
   1b598:			; <UNDEFINED> instruction: 0xf7ff6a19
   1b59c:			; <UNDEFINED> instruction: 0x4601f9bd
   1b5a0:	andcs	fp, r3, r0, lsl r1
   1b5a4:	cdp2	0, 3, cr15, cr12, cr1, {0}
   1b5a8:			; <UNDEFINED> instruction: 0xf7e74628
   1b5ac:	strtmi	lr, [r8], -r4, lsr #24
   1b5b0:	bl	fe859554 <wprintw@plt+0xfe8560fc>
   1b5b4:			; <UNDEFINED> instruction: 0xf7e7e7d9
   1b5b8:	svclt	0x0000ec12
   1b5bc:	andeq	r6, r2, r8, lsr #9
   1b5c0:	andeq	r0, r0, ip, ror #6
   1b5c4:	muleq	r2, r2, r4
   1b5c8:	andeq	r0, r0, r0, lsl #6
   1b5cc:	ldrdeq	pc, [r0], -r8
   1b5d0:	andeq	r6, r2, sl, lsr r4
   1b5d4:	andeq	r4, r1, r8, ror sp
   1b5d8:	bmi	fedad8 <wprintw@plt+0xfea680>
   1b5dc:	blmi	fec7c8 <wprintw@plt+0xfe9370>
   1b5e0:	ldrbmi	lr, [r0, sp, lsr #18]!
   1b5e4:	stmpl	sl, {r3, r7, ip, sp, pc}
   1b5e8:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
   1b5ec:			; <UNDEFINED> instruction: 0xf04f9207
   1b5f0:	bmi	edbdf8 <wprintw@plt+0xed89a0>
   1b5f4:	ldmdavs	r4!, {r1, r2, r3, r4, r7, fp, ip, lr}
   1b5f8:			; <UNDEFINED> instruction: 0xf8d46b23
   1b5fc:	stmibvs	r7!, {r4, pc}^
   1b600:	blge	1c7bd4 <wprintw@plt+0x1c477c>
   1b604:	stmdage	r3, {r0, r2, r8, fp, sp, pc}
   1b608:	andls	r2, r0, #0, 4
   1b60c:			; <UNDEFINED> instruction: 0xf000aa04
   1b610:	blls	1dad4c <wprintw@plt+0x1d78f4>
   1b614:	ldrdcs	lr, [r4, -sp]
   1b618:			; <UNDEFINED> instruction: 0xf7f49803
   1b61c:	ldmdavs	r4!, {r0, r1, r2, r6, r9, sl, fp, ip, sp, lr, pc}
   1b620:	strcs	r6, [r0, #-2145]	; 0xfffff79f
   1b624:			; <UNDEFINED> instruction: 0x612161e5
   1b628:	tstcs	r1, r7
   1b62c:			; <UNDEFINED> instruction: 0xf7f42000
   1b630:			; <UNDEFINED> instruction: 0xb100fa95
   1b634:	ldmdavs	r4!, {r0, r8, sl, ip, sp}
   1b638:	stmiavs	r3!, {r0, r5, r8, fp, sp, lr}
   1b63c:	mvnsle	r4, fp, lsl #5
   1b640:	stmibvs	r3!, {r3, fp, sp, lr}^
   1b644:	blcs	32958 <wprintw@plt+0x2f500>
   1b648:	stmdavs	r2!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   1b64c:	mulls	r0, r0, r8
   1b650:	ldmdavs	r0, {r0, r1, r3, r6, fp, sp, lr}^
   1b654:			; <UNDEFINED> instruction: 0xf1b91a1b
   1b658:	svclt	0x000c0f00
   1b65c:			; <UNDEFINED> instruction: 0xf1034699
   1b660:	blvs	8dda6c <wprintw@plt+0x8da614>
   1b664:			; <UNDEFINED> instruction: 0x4610b373
   1b668:	cdp2	0, 3, cr15, cr12, cr0, {0}
   1b66c:			; <UNDEFINED> instruction: 0xf7f44682
   1b670:	ldmdavs	r4!, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   1b674:	andcs	r4, r5, #442368	; 0x6c000
   1b678:	andshi	pc, r0, r4, asr #17
   1b67c:	mvnvs	r2, r0
   1b680:			; <UNDEFINED> instruction: 0xf7e74479
   1b684:	ldmdavs	r3!, {r1, r3, r4, r7, r8, r9, fp, sp, lr, pc}
   1b688:			; <UNDEFINED> instruction: 0x46046b1b
   1b68c:	ldmdbmi	r6, {r0, r1, r3, r5, r6, r7, r8, ip, sp, pc}
   1b690:	andcs	r2, r0, r5, lsl #4
   1b694:			; <UNDEFINED> instruction: 0xf7e74479
   1b698:			; <UNDEFINED> instruction: 0x4602eb90
   1b69c:	strtmi	r4, [r1], -fp, lsr #12
   1b6a0:			; <UNDEFINED> instruction: 0xf8cd2000
   1b6a4:			; <UNDEFINED> instruction: 0xf8cda004
   1b6a8:			; <UNDEFINED> instruction: 0xf0019000
   1b6ac:	bmi	41ad98 <wprintw@plt+0x417940>
   1b6b0:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   1b6b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b6b8:	subsmi	r9, sl, r7, lsl #22
   1b6bc:	andlt	sp, r8, r8, lsl #2
   1b6c0:			; <UNDEFINED> instruction: 0x87f0e8bd
   1b6c4:			; <UNDEFINED> instruction: 0xa014f8d4
   1b6c8:	bmi	295620 <wprintw@plt+0x2921c8>
   1b6cc:			; <UNDEFINED> instruction: 0xe7e5447a
   1b6d0:	bl	fe159674 <wprintw@plt+0xfe15621c>
   1b6d4:	andeq	r6, r2, ip, asr #7
   1b6d8:	andeq	r0, r0, ip, ror #6
   1b6dc:	andeq	r6, r2, r0, asr #7
   1b6e0:	andeq	r0, r0, r0, lsl #6
   1b6e4:	andeq	r4, r1, ip, lsr #25
   1b6e8:	andeq	r4, r1, r0, asr #25
   1b6ec:	strdeq	r6, [r2], -r6	; <UNPREDICTABLE>
   1b6f0:	muleq	r1, ip, r3
   1b6f4:	andcs	fp, r5, #112, 10	; 0x1c000000
   1b6f8:	addlt	r4, r2, sl, lsr #24
   1b6fc:	andcs	r4, r0, sl, lsr #22
   1b700:	stmdbmi	sl!, {r2, r3, r4, r5, r6, sl, lr}
   1b704:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   1b708:	ldmdavs	fp, {r0, r3, r5, sl, fp, lr}
   1b70c:			; <UNDEFINED> instruction: 0xf04f9301
   1b710:			; <UNDEFINED> instruction: 0xf7e70300
   1b714:			; <UNDEFINED> instruction: 0xf002eb52
   1b718:	ldrbtmi	pc, [ip], #-3395	; 0xfffff2bd	; <UNPREDICTABLE>
   1b71c:	blx	fedd7732 <wprintw@plt+0xfedd42da>
   1b720:	strbtmi	r4, [r9], -r4, lsr #22
   1b724:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   1b728:			; <UNDEFINED> instruction: 0xf808f002
   1b72c:	stmiapl	r3!, {r1, r5, r8, r9, fp, lr}^
   1b730:	smmlaeq	fp, fp, r8, r6
   1b734:	strle	r4, [sp, #-1541]!	; 0xfffff9fb
   1b738:	andcs	r4, r0, #32, 22	; 0x8000
   1b73c:	andsvc	r5, sl, r3, ror #17
   1b740:	andcc	r9, r1, r0, lsl #16
   1b744:	blx	10d774e <wprintw@plt+0x10d42f6>
   1b748:	strmi	r9, [r6], -r0, lsl #22
   1b74c:	svcne	0x002cb32b
   1b750:			; <UNDEFINED> instruction: 0xf8541e42
   1b754:	ldrmi	r1, [r3], -r4, lsl #30
   1b758:	blne	fe6e8368 <wprintw@plt+0xfe6e4f10>
   1b75c:	svcne	0x0001f802
   1b760:	addsmi	r9, r9, #0, 18
   1b764:	ldrtmi	sp, [r1], #-2293	; 0xfffff70b
   1b768:	andvc	r2, sl, r0, lsl #4
   1b76c:	ldrtmi	r9, [r0], -r0, lsl #18
   1b770:	ldc2l	7, cr15, [sl], #-984	; 0xfffffc28
   1b774:			; <UNDEFINED> instruction: 0xf7e74630
   1b778:			; <UNDEFINED> instruction: 0x4628eabe
   1b77c:	b	feed9720 <wprintw@plt+0xfeed62c8>
   1b780:	blmi	26dfc4 <wprintw@plt+0x26ab6c>
   1b784:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b788:	blls	757f8 <wprintw@plt+0x723a0>
   1b78c:	qaddle	r4, sl, r6
   1b790:	ldcllt	0, cr11, [r0, #-8]!
   1b794:	stc2	0, cr15, [r4, #-4]
   1b798:			; <UNDEFINED> instruction: 0x4601e7d2
   1b79c:			; <UNDEFINED> instruction: 0xf7e7e7e4
   1b7a0:	svclt	0x0000eb1e
   1b7a4:	andeq	r6, r2, r8, lsr #5
   1b7a8:	andeq	r0, r0, ip, ror #6
   1b7ac:	andeq	r4, r1, lr, asr ip
   1b7b0:	andeq	r6, r2, lr, lsl #5
   1b7b4:	andeq	r0, r0, r4, asr #7
   1b7b8:	andeq	r0, r0, r4, lsr #11
   1b7bc:	andeq	r0, r0, r8, lsr r4
   1b7c0:	andeq	r6, r2, r4, lsr #4
   1b7c4:	strcs	fp, [r0], #-1392	; 0xfffffa90
   1b7c8:	and	r4, r2, r5, lsl #12
   1b7cc:	stc2l	7, cr15, [sl], {234}	; 0xea
   1b7d0:	stmdbne	lr!, {r2, r9, sl, lr}
   1b7d4:	ldrtmi	r2, [r0], -r0, lsl #2
   1b7d8:	stc2	7, cr15, [r4], #-936	; 0xfffffc58
   1b7dc:	strmi	r4, [r3], -r1, lsr #12
   1b7e0:	blcs	2d088 <wprintw@plt+0x29c30>
   1b7e4:	stfnep	f5, [r0], #-968	; 0xfffffc38
   1b7e8:	blx	ffc577f0 <wprintw@plt+0xffc54398>
   1b7ec:	mcrne	1, 2, fp, cr3, cr4, {2}
   1b7f0:	blcs	9984c <wprintw@plt+0x963f4>
   1b7f4:			; <UNDEFINED> instruction: 0xf80342ae
   1b7f8:	mvnsle	r2, r1, lsl #30
   1b7fc:	movwcs	r4, #1028	; 0x404
   1b800:	ldcllt	0, cr7, [r0, #-140]!	; 0xffffff74
   1b804:	movwcs	r4, #1540	; 0x604
   1b808:	ldcllt	0, cr7, [r0, #-140]!	; 0xffffff74
   1b80c:	push	{r1, r3, r5, r7, r8, r9, fp, lr}
   1b810:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   1b814:	bmi	fea87a40 <wprintw@plt+0xfea845e8>
   1b818:	movwls	r4, #22041	; 0x5619
   1b81c:	stmpl	sl, {r3, r5, r7, r8, r9, fp, lr}
   1b820:	ldrmi	r5, [r0], r9, asr #17
   1b824:	stmdavs	sl, {r0, r1, r4, fp, sp, lr}^
   1b828:	andls	r9, r7, #-2147483647	; 0x80000001
   1b82c:			; <UNDEFINED> instruction: 0xf0002b00
   1b830:			; <UNDEFINED> instruction: 0xf7fc8106
   1b834:	blmi	fe91a5c8 <wprintw@plt+0xfe917170>
   1b838:	ldmpl	r6, {r0, r2, r9, fp, ip, pc}^
   1b83c:	ldmibvs	ip, {r0, r1, r4, r5, fp, sp, lr}^
   1b840:	ldmdbvs	fp, {r1, r2, r3, sp, lr, pc}
   1b844:			; <UNDEFINED> instruction: 0xf7ea6818
   1b848:	ldmdavs	r3!, {r0, r7, sl, fp, ip, sp, lr, pc}
   1b84c:	ldmdbvs	fp, {r8, sp}
   1b850:	ldmdavs	r8, {r0, r2, r9, sl, lr}
   1b854:			; <UNDEFINED> instruction: 0xf7ea4428
   1b858:	ldmdavs	r3!, {r0, r2, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1b85c:			; <UNDEFINED> instruction: 0x462cb118
   1b860:	stccs	6, cr4, [r0], {33}	; 0x21
   1b864:	ldmibvs	fp, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   1b868:			; <UNDEFINED> instruction: 0xf000429c
   1b86c:	blne	6fbc98 <wprintw@plt+0x6f8840>
   1b870:			; <UNDEFINED> instruction: 0xf0001c58
   1b874:	ldmdavs	r3!, {r0, r1, r3, r5, r7, r9, fp, ip, sp, lr, pc}
   1b878:	addsmi	r6, r4, #3571712	; 0x368000
   1b87c:			; <UNDEFINED> instruction: 0xf0804681
   1b880:	sqtnes	f0, #5.0
   1b884:	andeq	pc, r2, r0, asr #3
   1b888:			; <UNDEFINED> instruction: 0x4623691a
   1b88c:	strcc	r1, [r1], #-2119	; 0xfffff7b9
   1b890:	ldclpl	8, cr6, [r3], {18}
   1b894:	svccc	0x0001f801
   1b898:	ldmibvs	sl, {r0, r1, r4, r5, fp, sp, lr}^
   1b89c:	ldmle	r3!, {r1, r5, r7, r9, lr}^
   1b8a0:	movweq	lr, #31497	; 0x7b09
   1b8a4:	andsvc	r2, sl, r0, lsl #4
   1b8a8:	ldrdlt	pc, [r0], -r8
   1b8ac:	svceq	0x0000f1bb
   1b8b0:	blmi	fe18fa6c <wprintw@plt+0xfe18c614>
   1b8b4:	andls	r4, r1, #-402653181	; 0xe8000003
   1b8b8:	bmi	fe12caac <wprintw@plt+0xfe129654>
   1b8bc:	ldmvs	ip, {r1, r9, sl, ip, pc}^
   1b8c0:	andls	r4, r3, #2046820352	; 0x7a000000
   1b8c4:	ldrbtmi	r4, [sl], #-2690	; 0xfffff57e
   1b8c8:			; <UNDEFINED> instruction: 0xf8db9204
   1b8cc:			; <UNDEFINED> instruction: 0xf7e70000
   1b8d0:	blls	96820 <wprintw@plt+0x933c8>
   1b8d4:	adcmi	r1, r5, #12910592	; 0xc50000
   1b8d8:			; <UNDEFINED> instruction: 0xf109dd4f
   1b8dc:	ldrtmi	r3, [sl], #2815	; 0xaff
   1b8e0:	strcc	lr, [r1], #-2
   1b8e4:	sfmle	f4, 2, [r8, #-660]	; 0xfffffd6c
   1b8e8:	ldrdgt	pc, [r0], -fp
   1b8ec:	mulcc	r0, r9, r8
   1b8f0:	andeq	lr, r4, #12, 22	; 0x3000
   1b8f4:	andne	pc, r4, ip, lsl r8	; <UNPREDICTABLE>
   1b8f8:			; <UNDEFINED> instruction: 0xd1f24299
   1b8fc:	vmax.f32	d18, d0, d1
   1b900:			; <UNDEFINED> instruction: 0x464b80bd
   1b904:			; <UNDEFINED> instruction: 0xf8124618
   1b908:			; <UNDEFINED> instruction: 0xf8136f01
   1b90c:	andcc	r1, r2, r1, lsl #30
   1b910:	andeq	lr, r9, r0, lsr #23
   1b914:	mvnle	r4, lr, lsl #5
   1b918:			; <UNDEFINED> instruction: 0xd1f3459a
   1b91c:	tstcs	r0, r0, lsr #8
   1b920:			; <UNDEFINED> instruction: 0xf7ea4460
   1b924:			; <UNDEFINED> instruction: 0xf8d8fb7f
   1b928:	stmdacs	r0, {ip, sp, pc}
   1b92c:	stccs	0, cr13, [r0], {217}	; 0xd9
   1b930:	blls	cfe58 <wprintw@plt+0xcca00>
   1b934:	ldmdbvs	r3, {r1, r3, r4, fp, sp, lr}
   1b938:	tstle	r3, fp, asr r5
   1b93c:	blne	ff6f6090 <wprintw@plt+0xff6f2c38>
   1b940:	sbcle	r4, lr, r3, lsr #5
   1b944:	ldrdeq	pc, [r0], -fp
   1b948:			; <UNDEFINED> instruction: 0xf7ff4420
   1b94c:	blls	11b640 <wprintw@plt+0x1181e8>
   1b950:	pkhbtmi	r6, r3, lr, lsl #17
   1b954:	sub	fp, r4, lr, lsl r9
   1b958:	mcrcs	8, 0, r6, cr0, cr6, {3}
   1b95c:	ldmdavs	r0!, {r0, r6, ip, lr, pc}
   1b960:			; <UNDEFINED> instruction: 0xf7e74659
   1b964:	stmdacs	r0, {r1, r2, r5, r6, r8, fp, sp, lr, pc}
   1b968:			; <UNDEFINED> instruction: 0x4658d1f6
   1b96c:			; <UNDEFINED> instruction: 0xf7e73401
   1b970:	adcmi	lr, r5, #3178496	; 0x308000
   1b974:	ldrdlt	pc, [r0], -r8
   1b978:			; <UNDEFINED> instruction: 0xf8dbdcb6
   1b97c:	strcs	fp, [r0], #-8
   1b980:			; <UNDEFINED> instruction: 0xf8c89b04
   1b984:	sbcsvs	fp, ip, r0
   1b988:	svceq	0x0000f1bb
   1b98c:	blmi	1490008 <wprintw@plt+0x148cbb0>
   1b990:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1b994:			; <UNDEFINED> instruction: 0xf0002800
   1b998:	stmdbmi	pc, {r2, r7, pc}^	; <UNPREDICTABLE>
   1b99c:	andcs	r2, r0, r5, lsl #4
   1b9a0:			; <UNDEFINED> instruction: 0xf7e74479
   1b9a4:	strmi	lr, [r1], -sl, lsl #20
   1b9a8:			; <UNDEFINED> instruction: 0xf0012003
   1b9ac:	blmi	131aa98 <wprintw@plt+0x1317640>
   1b9b0:	strbmi	r9, [r8], -r5, lsl #18
   1b9b4:	stmiapl	fp, {r0, r9, sp}^
   1b9b8:	andlt	r7, r9, sl, lsl r0
   1b9bc:	svcmi	0x00f0e8bd
   1b9c0:	ldmiblt	r6, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b9c4:	ldrdvs	pc, [r0], -fp
   1b9c8:	ldrtmi	r4, [r0], -r1, lsr #12
   1b9cc:	blx	fefd997e <wprintw@plt+0xfefd6526>
   1b9d0:	ldrtmi	r2, [r0], #-256	; 0xffffff00
   1b9d4:	blx	9d9986 <wprintw@plt+0x9d652e>
   1b9d8:	ldrdlt	pc, [r0], -r8
   1b9dc:	adcle	r2, r8, r0, lsl #16
   1b9e0:	andcs	lr, r8, pc, ror r7
   1b9e4:			; <UNDEFINED> instruction: 0xf9f2f000
   1b9e8:	vstrls	s8, [r6, #-244]	; 0xffffff0c
   1b9ec:	ldmvs	r1, {r1, r3, r4, r5, r6, sl, lr}
   1b9f0:	addsvs	r4, r3, r3, lsl #12
   1b9f4:			; <UNDEFINED> instruction: 0xf8c0686a
   1b9f8:	ldrbmi	fp, [r8], -r0
   1b9fc:	vld4.16	{d6-d9}, [r2 :64], r9
   1ba00:	rsbvs	r5, sl, r0, lsl #5
   1ba04:	bl	dd99a8 <wprintw@plt+0xdd6550>
   1ba08:	blne	ff064214 <wprintw@plt+0xff060dbc>
   1ba0c:	andeq	lr, r7, fp, lsl #22
   1ba10:	blx	ad99f2 <wprintw@plt+0xad659a>
   1ba14:	ldrbeq	r9, [fp], #2823	; 0xb07
   1ba18:	blmi	cd0a44 <wprintw@plt+0xccd5ec>
   1ba1c:	strbmi	r3, [r8], -r1, lsl #8
   1ba20:	sbcsvs	r4, ip, fp, ror r4
   1ba24:	pop	{r0, r3, ip, sp, pc}
   1ba28:			; <UNDEFINED> instruction: 0xf7e74ff0
   1ba2c:	bls	1c9fb8 <wprintw@plt+0x1c6b60>
   1ba30:	vst2.16	{d22-d23}, [r3 :64], r3
   1ba34:	subsvs	r5, r3, r0, lsl #7
   1ba38:			; <UNDEFINED> instruction: 0xff7cf7fd
   1ba3c:	cdpmi	7, 2, cr14, cr10, cr13, {7}
   1ba40:	ldmvs	r4!, {r1, r2, r3, r4, r5, r6, sl, lr}
   1ba44:			; <UNDEFINED> instruction: 0x4625b154
   1ba48:	stmdavs	r8!, {r2, r5, r6, fp, sp, lr}
   1ba4c:			; <UNDEFINED> instruction: 0xf7e760b4
   1ba50:			; <UNDEFINED> instruction: 0x4628e952
   1ba54:	stmdb	lr, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ba58:	mvnsle	r2, r0, lsl #24
   1ba5c:	andcs	r4, r0, r9, lsl sl
   1ba60:	tstcs	r4, r5, lsl #24
   1ba64:	stmiapl	r6!, {r0, r5, r8, r9, fp, lr}
   1ba68:	sbcsvs	r4, r8, fp, ror r4
   1ba6c:	ldmdavs	sl, {r0, r1, r4, r5, fp, sp, lr}^
   1ba70:			; <UNDEFINED> instruction: 0xf8c86519
   1ba74:			; <UNDEFINED> instruction: 0xf0012000
   1ba78:			; <UNDEFINED> instruction: 0xe6dffb93
   1ba7c:	strb	r2, [sp, -r1]
   1ba80:	andcs	r4, r5, #442368	; 0x6c000
   1ba84:	ldrbtmi	r2, [r9], #-0
   1ba88:	ldmib	r6, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ba8c:	blx	fe257a9e <wprintw@plt+0xfe254646>
   1ba90:			; <UNDEFINED> instruction: 0xf8c82300
   1ba94:	andlt	r3, r9, r0
   1ba98:	svchi	0x00f0e8bd
   1ba9c:	strcs	r4, [r0, -r3, lsl #12]
   1baa0:	ldmdbmi	r4, {r8, r9, sl, sp, lr, pc}
   1baa4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1baa8:	stmib	r6, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1baac:	andcs	r4, r3, r1, lsl #12
   1bab0:	blx	fedd7abe <wprintw@plt+0xfedd4666>
   1bab4:	str	r4, [r0, r8, asr #12]
   1bab8:	muleq	r2, r6, r1
   1babc:	andeq	r0, r0, r8, lsl #10
   1bac0:	andeq	r0, r0, r4, lsr #11
   1bac4:	andeq	r0, r0, r0, lsl #6
   1bac8:	andeq	r7, r2, ip, lsl r0
   1bacc:	andeq	r7, r2, r4, lsl r0
   1bad0:	andeq	r7, r2, lr
   1bad4:	andeq	r6, r2, r4, asr #30
   1bad8:	andeq	r4, r1, r8, ror #19
   1badc:	andeq	r0, r0, r4, lsl #12
   1bae0:	andeq	r6, r2, r8, ror #29
   1bae4:			; <UNDEFINED> instruction: 0x00026eb4
   1bae8:	muleq	r2, r4, lr
   1baec:	andeq	r6, r2, ip, ror #28
   1baf0:	andeq	r4, r1, lr, ror #17
   1baf4:	strdeq	r4, [r1], -r6
   1baf8:			; <UNDEFINED> instruction: 0x212fb510
   1bafc:			; <UNDEFINED> instruction: 0xf7e74604
   1bb00:			; <UNDEFINED> instruction: 0xb108ebb2
   1bb04:	ldclt	0, cr3, [r0, #-4]
   1bb08:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1bb0c:	orrsvs	pc, pc, #72, 4	; 0x80000004
   1bb10:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   1bb14:	sfmle	f4, 4, [r7], {152}	; 0x98
   1bb18:	svcvc	0x007af5b0
   1bb1c:	stmdacs	r4!, {r2, r3, r4, r9, fp, ip, lr, pc}^
   1bb20:			; <UNDEFINED> instruction: 0x2002bfb4
   1bb24:	ldrbmi	r2, [r0, -r3]!
   1bb28:	orrvs	pc, r0, #-1879048188	; 0x90000004
   1bb2c:	orrseq	pc, r8, #192, 4
   1bb30:	ble	22c598 <wprintw@plt+0x229140>
   1bb34:	teqcs	pc, #68, 4	; 0x40000004	; <UNPREDICTABLE>
   1bb38:	movweq	pc, #62144	; 0xf2c0	; <UNPREDICTABLE>
   1bb3c:	svclt	0x00d44298
   1bb40:	andcs	r2, r7, r6
   1bb44:	vaba.s8	q10, q7, q8
   1bb48:	vrsra.s64	q8, <illegal reg q15.5>, #64
   1bb4c:	addsmi	r5, r8, #-738197501	; 0xd4000003
   1bb50:	ldrdcs	fp, [r8], -r4
   1bb54:	ldrbmi	r2, [r0, -r9]!
   1bb58:	movwvc	pc, #62018	; 0xf242	; <UNPREDICTABLE>
   1bb5c:	svclt	0x00d44298
   1bb60:	andcs	r2, r5, r4
   1bb64:	svclt	0x00004770
   1bb68:	blmi	62e3cc <wprintw@plt+0x62af74>
   1bb6c:	ldrblt	r4, [r0, #1146]!	; 0x47a
   1bb70:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   1bb74:	strmi	r4, [lr], -r5, lsl #12
   1bb78:	ldmdavs	fp, {r8, r9, sl, sp}
   1bb7c:			; <UNDEFINED> instruction: 0xf04f9301
   1bb80:			; <UNDEFINED> instruction: 0xf7e70300
   1bb84:	andcs	lr, sl, #679936	; 0xa6000
   1bb88:	strmi	r4, [r4], -r9, ror #12
   1bb8c:	eorvs	r4, r7, r8, lsr #12
   1bb90:	stmda	r0!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bb94:	blcs	8b5c28 <wprintw@plt+0x8b27d0>
   1bb98:	stmdavc	fp!, {r4, ip, lr, pc}
   1bb9c:	blls	481b0 <wprintw@plt+0x44d58>
   1bba0:	ldmdblt	fp, {r0, r1, r3, r4, fp, ip, sp, lr}^
   1bba4:	andcs	r6, r1, r0, lsr r0
   1bba8:	blmi	22e3d4 <wprintw@plt+0x22af7c>
   1bbac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1bbb0:	blls	75c20 <wprintw@plt+0x727c8>
   1bbb4:	qaddle	r4, sl, r5
   1bbb8:	ldcllt	0, cr11, [r0, #12]!
   1bbbc:			; <UNDEFINED> instruction: 0xe7f34638
   1bbc0:			; <UNDEFINED> instruction: 0xe7f14618
   1bbc4:	stmdb	sl, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bbc8:	andeq	r5, r2, ip, lsr lr
   1bbcc:	andeq	r0, r0, ip, ror #6
   1bbd0:	strdeq	r5, [r2], -ip
   1bbd4:	stmdbcc	r1, {r0, r3, r6, r8, ip, sp, pc}
   1bbd8:	strmi	r1, [r8], #-3651	; 0xfffff1bd
   1bbdc:			; <UNDEFINED> instruction: 0xf813210a
   1bbe0:	stmdblt	r2, {r0, r8, r9, sl, fp, sp}
   1bbe4:	addmi	r7, r3, #25
   1bbe8:			; <UNDEFINED> instruction: 0x4770d1f9
   1bbec:	teqlt	fp, r3, lsl #16
   1bbf0:	blcs	2a43f8 <wprintw@plt+0x2a0fa0>
   1bbf4:	andvc	fp, r2, r8, lsl #30
   1bbf8:	svccc	0x0001f810
   1bbfc:	mvnsle	r2, r0, lsl #22
   1bc00:	svclt	0x00004770
   1bc04:	ldrlt	fp, [r8, #-376]!	; 0xfffffe88
   1bc08:	teqlt	r9, r5, lsl #12
   1bc0c:	streq	lr, [r1], #2816	; 0xb00
   1bc10:	stceq	8, cr15, [r4, #-336]	; 0xfffffeb0
   1bc14:	stmda	lr!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bc18:	mvnsle	r4, r5, lsr #5
   1bc1c:	pop	{r3, r5, r9, sl, lr}
   1bc20:			; <UNDEFINED> instruction: 0xf7e74038
   1bc24:	ldrbmi	fp, [r0, -r5, ror #16]!
   1bc28:	mvnsmi	lr, sp, lsr #18
   1bc2c:	ldrmi	r4, [r4], -r5, lsl #12
   1bc30:	bmi	72d478 <wprintw@plt+0x72a020>
   1bc34:	blmi	747e54 <wprintw@plt+0x7449fc>
   1bc38:	ldrbtmi	r4, [sl], #-1550	; 0xfffff9f2
   1bc3c:	svcge	0x00014629
   1bc40:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   1bc44:	strtmi	r5, [lr], #-2259	; 0xfffff72d
   1bc48:	movwls	r6, #22555	; 0x581b
   1bc4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1bc50:	blx	1f59c00 <wprintw@plt+0x1f567a8>
   1bc54:	strtmi	r4, [r0], #-1593	; 0xfffff9c7
   1bc58:			; <UNDEFINED> instruction: 0xf9caf7ea
   1bc5c:	strbmi	r1, [r1], -r0, lsr #19
   1bc60:			; <UNDEFINED> instruction: 0xf9c6f7ea
   1bc64:			; <UNDEFINED> instruction: 0x5da3b96d
   1bc68:	stmiblt	fp, {r0, sp}
   1bc6c:	blmi	3ae4b0 <wprintw@plt+0x3ab058>
   1bc70:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1bc74:	blls	175ce4 <wprintw@plt+0x17288c>
   1bc78:	tstle	r0, sl, asr r0
   1bc7c:	pop	{r1, r2, ip, sp, pc}
   1bc80:			; <UNDEFINED> instruction: 0x463881f0
   1bc84:			; <UNDEFINED> instruction: 0xffdef7e9
   1bc88:	rscle	r2, ip, r0, lsl #16
   1bc8c:	strb	r2, [sp, r0]!
   1bc90:			; <UNDEFINED> instruction: 0xf7e94640
   1bc94:			; <UNDEFINED> instruction: 0xf080ffd7
   1bc98:	sbclt	r0, r0, #1
   1bc9c:			; <UNDEFINED> instruction: 0xf7e7e7e6
   1bca0:	svclt	0x0000e89e
   1bca4:	andeq	r5, r2, lr, ror #26
   1bca8:	andeq	r0, r0, ip, ror #6
   1bcac:	andeq	r5, r2, r8, lsr sp
   1bcb0:	svcmi	0x00f0e92d
   1bcb4:	svcmi	0x00414615
   1bcb8:	blmi	1087ecc <wprintw@plt+0x1084a74>
   1bcbc:	ldmpl	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   1bcc0:	ldreq	r6, [ip, #2075]	; 0x81b
   1bcc4:	strpl	pc, [r0], r3, lsl #8
   1bcc8:	strmi	sp, [r4], -r1, lsr #10
   1bccc:	ldmdami	sp!, {r1, r2, r7, r8, r9, ip, sp, pc}
   1bcd0:	stceq	0, cr15, [r0], {79}	; 0x4f
   1bcd4:	andcs	r4, r1, #60, 22	; 0xf000
   1bcd8:	ldmdapl	lr!, {r0, r5, r9, sl, lr}
   1bcdc:	andge	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   1bce0:	andgt	pc, r0, sp, asr #17
   1bce4:			; <UNDEFINED> instruction: 0x46504633
   1bce8:			; <UNDEFINED> instruction: 0xf86ef00e
   1bcec:	ldmdblt	r0, {r7, r9, sl, lr}^
   1bcf0:	blne	b6d578 <wprintw@plt+0xb6a120>
   1bcf4:	ldmib	lr!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bcf8:	addmi	r6, sp, #3211264	; 0x310000
   1bcfc:			; <UNDEFINED> instruction: 0xf04fbf28
   1bd00:	strmi	r0, [r1], r4, lsl #22
   1bd04:	andcs	sp, r0, ip, lsr #4
   1bd08:	pop	{r0, r1, ip, sp, pc}
   1bd0c:			; <UNDEFINED> instruction: 0x079b8ff0
   1bd10:	cfsh32cs	mvfx13, mvfx0, #7
   1bd14:	ldrmi	sp, [r0], -sp, asr #2
   1bd18:	pop	{r0, r1, ip, sp, pc}
   1bd1c:			; <UNDEFINED> instruction: 0xf7e64ff0
   1bd20:	cdpcs	15, 0, cr11, cr0, cr13, {2}
   1bd24:	andlt	sp, r3, pc, lsr r0
   1bd28:	svcmi	0x00f0e8bd
   1bd2c:	bllt	8d9cdc <wprintw@plt+0x8d6884>
   1bd30:	bne	56e9c8 <wprintw@plt+0x56b570>
   1bd34:	ldrshtvs	r5, [r5], -lr
   1bd38:			; <UNDEFINED> instruction: 0xf7e72504
   1bd3c:	stmdbmi	r2!, {r2, r3, r4, r7, r8, fp, sp, lr, pc}
   1bd40:	andcs	r4, sl, #53477376	; 0x3300000
   1bd44:	ldmdapl	r8!, {r4, r5, r6, sp, lr}^
   1bd48:	strls	r4, [r0, #-1569]	; 0xfffff9df
   1bd4c:			; <UNDEFINED> instruction: 0xf83cf00e
   1bd50:	bicsle	r2, r8, r0, lsl #16
   1bd54:	strtmi	r6, [r0], #-2096	; 0xfffff7d0
   1bd58:	pop	{r0, r1, ip, sp, pc}
   1bd5c:			; <UNDEFINED> instruction: 0x46b88ff0
   1bd60:	strtmi	r4, [r0], -sp, lsl #5
   1bd64:			; <UNDEFINED> instruction: 0xf7ead010
   1bd68:			; <UNDEFINED> instruction: 0xf8cdf9fd
   1bd6c:	ldrtmi	fp, [r3], -r0
   1bd70:	strtmi	r2, [r1], -r1, lsl #4
   1bd74:	ldrbmi	r4, [r0], -r7, lsl #12
   1bd78:	stmdbvc	r0, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
   1bd7c:			; <UNDEFINED> instruction: 0xf824f00e
   1bd80:	ldmdavs	r1!, {r4, r8, fp, ip, sp, pc}
   1bd84:	stmible	sl!, {r0, r3, r5, r7, r9, lr}^
   1bd88:	ldrbmi	r2, [r0], -r4, lsl #6
   1bd8c:	andcs	r9, sl, #0, 6
   1bd90:			; <UNDEFINED> instruction: 0x46214633
   1bd94:	andhi	pc, r0, r6, asr #17
   1bd98:	andls	pc, r4, r6, asr #17
   1bd9c:			; <UNDEFINED> instruction: 0xf814f00e
   1bda0:	sbcsle	r2, r7, r0, lsl #16
   1bda4:	ldrmi	lr, [r0], -pc, lsr #15
   1bda8:	pop	{r0, r1, ip, sp, pc}
   1bdac:			; <UNDEFINED> instruction: 0xf7ea4ff0
   1bdb0:	andlt	fp, r3, r7, ror sl
   1bdb4:	svcmi	0x00f0e8bd
   1bdb8:	blt	fe859d68 <wprintw@plt+0xfe856910>
   1bdbc:	andeq	r5, r2, ip, ror #25
   1bdc0:	andeq	r0, r0, r4, lsr #11
   1bdc4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1bdc8:	andeq	r0, r0, r0, asr r3
   1bdcc:			; <UNDEFINED> instruction: 0x4604b538
   1bdd0:	stmia	r2!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bdd4:	svclt	0x00183c00
   1bdd8:	stmdacs	r0, {r0, sl, sp}
   1bddc:	strcs	fp, [r0], #-3864	; 0xfffff0e8
   1bde0:	stmdblt	ip, {r0, r2, r9, sl, lr}
   1bde4:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   1bde8:	andcs	r4, r5, #4, 18	; 0x10000
   1bdec:	ldrbtmi	r2, [r9], #-0
   1bdf0:	svc	0x00e2f7e6
   1bdf4:	ldc2	7, cr15, [r4], #-976	; 0xfffffc30
   1bdf8:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   1bdfc:			; <UNDEFINED> instruction: 0x000145ba
   1be00:	addlt	fp, r2, r0, ror r5
   1be04:	andls	r4, r1, lr, lsl #12
   1be08:	ldmdb	r4!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1be0c:	ldrtmi	r4, [r0], -r5, lsl #12
   1be10:	ldmdb	r0!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1be14:	andcc	r4, r1, r8, lsr #8
   1be18:			; <UNDEFINED> instruction: 0xffd8f7ff
   1be1c:	strmi	r9, [r4], -r1, lsl #18
   1be20:	stmda	r4!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1be24:	ldrtmi	r1, [r1], -r0, ror #18
   1be28:	stmda	r0!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1be2c:	andlt	r4, r2, r0, lsr #12
   1be30:	svclt	0x0000bd70
   1be34:			; <UNDEFINED> instruction: 0x460cb538
   1be38:	svc	0x00e8f7e6
   1be3c:	svclt	0x00183c00
   1be40:	stmdacs	r0, {r0, sl, sp}
   1be44:	strcs	fp, [r0], #-3864	; 0xfffff0e8
   1be48:	stmdblt	ip, {r0, r2, r9, sl, lr}
   1be4c:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   1be50:	andcs	r4, r5, #4, 18	; 0x10000
   1be54:	ldrbtmi	r2, [r9], #-0
   1be58:	svc	0x00aef7e6
   1be5c:	stc2	7, cr15, [r0], {244}	; 0xf4
   1be60:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   1be64:	andeq	r4, r1, r2, asr r5
   1be68:			; <UNDEFINED> instruction: 0x4605b530
   1be6c:	strmi	fp, [r8], -r3, lsl #1
   1be70:			; <UNDEFINED> instruction: 0xf7e7460c
   1be74:	mcrrne	9, 0, lr, r2, cr0	; <UNPREDICTABLE>
   1be78:	andls	r4, r1, #40, 12	; 0x2800000
   1be7c:			; <UNDEFINED> instruction: 0xf7ff4611
   1be80:			; <UNDEFINED> instruction: 0x4621ffd9
   1be84:	strmi	r9, [r4], -r1, lsl #20
   1be88:	stmdb	sl!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1be8c:	andlt	r4, r3, r0, lsr #12
   1be90:	svclt	0x0000bd30
   1be94:	addlt	fp, r2, r0, lsl r5
   1be98:	strmi	r9, [r8], -r1
   1be9c:			; <UNDEFINED> instruction: 0xf7ff9100
   1bea0:	ldmib	sp, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   1bea4:	strmi	r2, [r4], -r0, lsl #2
   1bea8:	ldmdb	sl, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1beac:	andlt	r4, r2, r0, lsr #12
   1beb0:	svclt	0x0000bd10
   1beb4:	addlt	fp, r2, r0, lsl r5
   1beb8:			; <UNDEFINED> instruction: 0xf7e79001
   1bebc:	mcrrne	8, 13, lr, r2, cr12
   1bec0:	ldrmi	r9, [r0], -r0, lsl #4
   1bec4:			; <UNDEFINED> instruction: 0xff82f7ff
   1bec8:	ldrdcs	lr, [r0, -sp]
   1becc:			; <UNDEFINED> instruction: 0xf7e74604
   1bed0:	strtmi	lr, [r0], -r8, asr #18
   1bed4:	ldclt	0, cr11, [r0, #-8]
   1bed8:	blmi	5093c0 <wprintw@plt+0x505f68>
   1bedc:	ldrbtmi	r4, [fp], #-2579	; 0xfffff5ed
   1bee0:	stmdavs	r3!, {r2, r3, r4, r7, fp, ip, lr}
   1bee4:	ldfltd	f3, [r8, #-12]!
   1bee8:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   1beec:	ldmda	r8!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bef0:	orrslt	r4, r0, r5, lsl #12
   1bef4:	svc	0x00b4f7e6
   1bef8:			; <UNDEFINED> instruction: 0xf7e6b938
   1befc:			; <UNDEFINED> instruction: 0xf7e6efb2
   1bf00:			; <UNDEFINED> instruction: 0xb110eeb0
   1bf04:	vstrcs.16	s12, [r0, #-138]	; 0xffffff76	; <UNPREDICTABLE>
   1bf08:	stmdavc	fp!, {r0, r2, r3, r5, r6, r7, ip, lr, pc}
   1bf0c:	rscle	r2, sl, r0, lsl #22
   1bf10:			; <UNDEFINED> instruction: 0xf7ff4628
   1bf14:	eorvs	pc, r0, pc, asr #31
   1bf18:			; <UNDEFINED> instruction: 0xf7e6bd38
   1bf1c:			; <UNDEFINED> instruction: 0xf7e6efa2
   1bf20:	stmdacs	r0, {r5, r7, r9, sl, fp, sp, lr, pc}
   1bf24:	ldrb	sp, [lr, lr, ror #3]
   1bf28:	andeq	r5, r2, sl, asr #21
   1bf2c:	ldrdeq	r0, [r0], -r4
   1bf30:	ldrdeq	r4, [r1], -r6
   1bf34:			; <UNDEFINED> instruction: 0x4604b5f8
   1bf38:	strmi	r7, [pc], -r3, lsl #16
   1bf3c:	blcs	82d79c <wprintw@plt+0x82a344>
   1bf40:			; <UNDEFINED> instruction: 0xf814d103
   1bf44:	blcs	82bb50 <wprintw@plt+0x8286f8>
   1bf48:	ldmdbmi	r2, {r0, r1, r3, r4, r5, r6, r7, ip, lr, pc}
   1bf4c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1bf50:	stmib	r4!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bf54:			; <UNDEFINED> instruction: 0xb1b84605
   1bf58:	andcc	r4, r1, r1, lsr r6
   1bf5c:	mcr2	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   1bf60:	strmi	r4, [r6], -r5, lsr #5
   1bf64:	strtmi	sp, [r0], -lr
   1bf68:			; <UNDEFINED> instruction: 0xf7ff1b2c
   1bf6c:	movwcs	pc, #4003	; 0xfa3	; <UNPREDICTABLE>
   1bf70:	strpl	r4, [r3, #-1593]	; 0xfffff9c7
   1bf74:			; <UNDEFINED> instruction: 0xf7ff4605
   1bf78:	strdmi	pc, [r6], -r7
   1bf7c:	rscslt	r4, r6, #40, 12	; 0x2800000
   1bf80:	cdp	7, 11, cr15, cr8, cr6, {7}
   1bf84:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
   1bf88:			; <UNDEFINED> instruction: 0x46204639
   1bf8c:	ldrhtmi	lr, [r8], #141	; 0x8d
   1bf90:	stcllt	7, cr15, [sl, #1020]!	; 0x3fc
   1bf94:	andeq	r4, r1, sl, ror r4
   1bf98:			; <UNDEFINED> instruction: 0x460cb510
   1bf9c:	cdp	7, 10, cr15, cr10, cr6, {7}
   1bfa0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1bfa4:	blmi	46e7ec <wprintw@plt+0x46b394>
   1bfa8:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   1bfac:	ldmpl	r3, {r2, r7, sl, fp, ip}^
   1bfb0:	addmi	r6, ip, #1638400	; 0x190000
   1bfb4:	blmi	3d0bdc <wprintw@plt+0x3cd784>
   1bfb8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}^
   1bfbc:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   1bfc0:	svclt	0x00082800
   1bfc4:	tstlt	fp, r1, lsl #6
   1bfc8:	ldclt	0, cr2, [r0, #-0]
   1bfcc:	svclt	0x00dc2908
   1bfd0:	smlabteq	r2, r1, r1, pc	; <UNPREDICTABLE>
   1bfd4:	ldclle	8, cr1, [r8, #256]!	; 0x100
   1bfd8:	stmdbcc	r8, {r2, r7, r8, r9, sl, fp, ip}
   1bfdc:			; <UNDEFINED> instruction: 0xf00e4620
   1bfe0:	bne	185a5cc <wprintw@plt+0x1857174>
   1bfe4:	svclt	0x0000bd10
   1bfe8:	andeq	r5, r2, r0, lsl #20
   1bfec:	andeq	r0, r0, r4, ror r3
   1bff0:	andeq	r0, r0, r4, lsr #11
   1bff4:	blmi	56e84c <wprintw@plt+0x56b3f4>
   1bff8:	ldrblt	r4, [r0, #1146]!	; 0x47a
   1bffc:	stmdavc	r0, {r1, r2, r9, sl, lr}
   1c000:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   1c004:	ldmdavs	fp, {r9, sp}
   1c008:			; <UNDEFINED> instruction: 0xf04f9301
   1c00c:	andls	r0, r0, #0, 6
   1c010:			; <UNDEFINED> instruction: 0x460db170
   1c014:	ldrtmi	r4, [r4], -pc, ror #12
   1c018:	strmi	lr, [r4], #-2
   1c01c:	teqlt	r2, r2, lsr #16
   1c020:			; <UNDEFINED> instruction: 0x46204639
   1c024:			; <UNDEFINED> instruction: 0xf84af7ea
   1c028:	adcmi	r9, sl, #0, 20
   1c02c:	blne	fe852808 <wprintw@plt+0xfe84f3b0>
   1c030:	blmi	1ae854 <wprintw@plt+0x1ab3fc>
   1c034:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1c038:	blls	760a8 <wprintw@plt+0x72c50>
   1c03c:	qaddle	r4, sl, r1
   1c040:	ldcllt	0, cr11, [r0, #12]!
   1c044:	cdp	7, 12, cr15, cr10, cr6, {7}
   1c048:			; <UNDEFINED> instruction: 0x000259b0
   1c04c:	andeq	r0, r0, ip, ror #6
   1c050:	andeq	r5, r2, r4, ror r9
   1c054:	blmi	5ae8b0 <wprintw@plt+0x5ab458>
   1c058:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   1c05c:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   1c060:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
   1c064:			; <UNDEFINED> instruction: 0xf04f9301
   1c068:	movwcs	r0, #768	; 0x300
   1c06c:	biclt	r9, r9, r0, lsl #6
   1c070:	stmdavc	r0, {r2, r9, sl, lr}
   1c074:	strbtmi	fp, [lr], -r0, ror #2
   1c078:	strmi	lr, [r4], #-3
   1c07c:	stmdavc	r3!, {r0, r2, r3, r5, r9, fp, ip}
   1c080:	ldrtmi	fp, [r1], -fp, lsr #2
   1c084:			; <UNDEFINED> instruction: 0xf7ea4620
   1c088:	adcmi	pc, r8, #1638400	; 0x190000
   1c08c:	stmdals	r0, {r0, r2, r4, r5, r6, r7, r8, r9, ip, lr, pc}
   1c090:	blmi	1ee8b8 <wprintw@plt+0x1eb460>
   1c094:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1c098:	blls	76108 <wprintw@plt+0x72cb0>
   1c09c:	qaddle	r4, sl, r3
   1c0a0:	ldcllt	0, cr11, [r0, #-8]!
   1c0a4:	ldrb	r4, [r3, r8, lsl #12]!
   1c0a8:	cdp	7, 9, cr15, cr8, cr6, {7}
   1c0ac:	andeq	r5, r2, r0, asr r9
   1c0b0:	andeq	r0, r0, ip, ror #6
   1c0b4:	andeq	r5, r2, r4, lsl r9
   1c0b8:	bmi	16ecd0 <wprintw@plt+0x16b878>
   1c0bc:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1c0c0:	ldmdbvs	sl, {r0, r1, r3, r4, fp, sp, lr}
   1c0c4:	ldmdavs	r0, {r0, r3, r4, r6, r7, r8, fp, sp, lr}
   1c0c8:	svclt	0x00c4f7ff
   1c0cc:	andeq	r5, r2, ip, ror #17
   1c0d0:	andeq	r0, r0, r0, lsl #6
   1c0d4:	blmi	4ee924 <wprintw@plt+0x4eb4cc>
   1c0d8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   1c0dc:	stmdavc	r0, {r2, r9, sl, lr}
   1c0e0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   1c0e4:	movwls	r6, #6171	; 0x181b
   1c0e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c0ec:	movwls	r2, #768	; 0x300
   1c0f0:	strbtmi	fp, [sp], -r8, asr #2
   1c0f4:	strtmi	r4, [r9], -r0, lsr #12
   1c0f8:			; <UNDEFINED> instruction: 0xffe0f7e9
   1c0fc:	stmdavc	r3!, {r2, sl, lr}
   1c100:	mvnsle	r2, r0, lsl #22
   1c104:	bmi	24210c <wprintw@plt+0x23ecb4>
   1c108:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   1c10c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c110:	subsmi	r9, sl, r1, lsl #22
   1c114:	andlt	sp, r3, r1, lsl #2
   1c118:			; <UNDEFINED> instruction: 0xf7e6bd30
   1c11c:	svclt	0x0000ee60
   1c120:	ldrdeq	r5, [r2], -r0
   1c124:	andeq	r0, r0, ip, ror #6
   1c128:	muleq	r2, lr, r8
   1c12c:	blmi	389614 <wprintw@plt+0x3861bc>
   1c130:	ldrbtmi	r4, [fp], #-2573	; 0xfffff5f3
   1c134:	stmdavs	r3!, {r2, r3, r4, r7, fp, ip, lr}
   1c138:			; <UNDEFINED> instruction: 0x4628689d
   1c13c:			; <UNDEFINED> instruction: 0xf81af7f4
   1c140:	ldmvs	fp, {r0, r1, r5, fp, sp, lr}
   1c144:	stmdami	r9, {r3, r5, r7, sp, lr}
   1c148:	ldrbtmi	r6, [r8], #-2205	; 0xfffff763
   1c14c:	mrc2	7, 5, pc, cr2, cr15, {7}
   1c150:	ldmvs	r9, {r0, r1, r5, fp, sp, lr}
   1c154:	stmvs	r9, {r1, r3, r4, r6, r8, fp, sp, lr}
   1c158:	eorvs	r3, r8, r1, lsl #4
   1c15c:	addsvs	r6, r9, sl, asr r1
   1c160:	svclt	0x0000bd38
   1c164:	andeq	r5, r2, r6, ror r8
   1c168:	andeq	r0, r0, r0, lsl #6
   1c16c:	andeq	r0, r1, lr, lsl r9
   1c170:	blmi	349658 <wprintw@plt+0x346200>
   1c174:	ldrbtmi	r4, [fp], #-2572	; 0xfffff5f4
   1c178:	stmdavs	fp!, {r0, r2, r3, r4, r7, fp, ip, lr}
   1c17c:	ldmdavs	r1, {r1, r3, r4, r7, fp, sp, lr}
   1c180:	stmdblt	ip!, {r2, r3, fp, ip, sp, lr}^
   1c184:	addmi	r6, sl, #5832704	; 0x590000
   1c188:	ldmvs	r2, {r1, r3, ip, lr, pc}^
   1c18c:	ldmvs	r0, {r1, r3, r4, r7, sp, lr}
   1c190:			; <UNDEFINED> instruction: 0xf816f7f4
   1c194:	ldmvs	r9, {r0, r1, r3, r5, fp, sp, lr}
   1c198:	addvs	r6, ip, sl, asr r9
   1c19c:	cmpvs	sl, r1, lsl #20
   1c1a0:	svclt	0x0000bd38
   1c1a4:	andeq	r5, r2, r2, lsr r8
   1c1a8:	andeq	r0, r0, r0, lsl #6
   1c1ac:	mvnsmi	lr, sp, lsr #18
   1c1b0:	ldcmi	6, cr4, [r9], {156}	; 0x9c
   1c1b4:	ldrbtmi	r4, [ip], #-3353	; 0xfffff2e7
   1c1b8:			; <UNDEFINED> instruction: 0x8018f8dd
   1c1bc:	stmdavs	ip!, {r0, r2, r5, r6, r8, fp, ip, lr}
   1c1c0:	stmdbvs	r7!, {r0, r2, r5, r8, r9, fp, sp, lr}
   1c1c4:	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
   1c1c8:	ldmdavs	lr!, {r1, r2, r4, r5, r7, r9, sl, lr}^
   1c1cc:	blle	4ed8ac <wprintw@plt+0x4ea454>
   1c1d0:			; <UNDEFINED> instruction: 0xd00e42bd
   1c1d4:			; <UNDEFINED> instruction: 0xf8cc6015
   1c1d8:	stmdbvs	r2!, {ip, sp}
   1c1dc:	andvs	r6, r2, r3, ror #19
   1c1e0:			; <UNDEFINED> instruction: 0xf1b8600b
   1c1e4:	andle	r0, r2, r0, lsl #30
   1c1e8:			; <UNDEFINED> instruction: 0xf8882300
   1c1ec:	pop	{ip, sp}
   1c1f0:	stmibvs	r7!, {r4, r5, r6, r7, r8, pc}^
   1c1f4:	stmible	sp!, {r0, r1, r2, r3, r4, r7, r9, lr}^
   1c1f8:	andvs	r6, fp, r5
   1c1fc:	stmibvs	r3!, {r0, r5, r8, fp, sp, lr}^
   1c200:			; <UNDEFINED> instruction: 0xf8cc6011
   1c204:			; <UNDEFINED> instruction: 0xf1b83000
   1c208:	rscsle	r0, r0, r0, lsl #30
   1c20c:			; <UNDEFINED> instruction: 0xf8882301
   1c210:	pop	{ip, sp}
   1c214:	svclt	0x000081f0
   1c218:	strdeq	r5, [r2], -r2
   1c21c:	andeq	r0, r0, r0, lsl #6
   1c220:	blmi	7aea9c <wprintw@plt+0x7ab644>
   1c224:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   1c228:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
   1c22c:	ldcmi	6, cr4, [ip, #-48]	; 0xffffffd0
   1c230:	movwls	r6, #22555	; 0x581b
   1c234:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c238:	ldrbtmi	r4, [sp], #-2842	; 0xfffff4e6
   1c23c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1c240:	tstlt	r2, #26624	; 0x6800
   1c244:	andcs	sl, r0, #4, 22	; 0x1000
   1c248:	strmi	r9, [sl], -r0, lsl #4
   1c24c:			; <UNDEFINED> instruction: 0xf7ffa903
   1c250:	blls	15c10c <wprintw@plt+0x158cb4>
   1c254:	blmi	548808 <wprintw@plt+0x5453b0>
   1c258:	andcs	r5, r1, #15400960	; 0xeb0000
   1c25c:	bmi	4f82cc <wprintw@plt+0x4f4e74>
   1c260:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   1c264:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c268:	subsmi	r9, sl, r5, lsl #22
   1c26c:	andlt	sp, r6, r1, lsl r1
   1c270:	stmdavs	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   1c274:	addsmi	r6, sl, #2228224	; 0x220000
   1c278:	stmiapl	fp!, {r0, r1, r3, r8, r9, fp, lr}^
   1c27c:	ldmdavc	r9, {r0, r2, r3, r5, r6, r7, ip, lr, pc}
   1c280:	mvnle	r2, r0, lsl #18
   1c284:	ldrdvs	r6, [r3], -r3	; <UNPREDICTABLE>
   1c288:	ldmdbvs	fp, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1c28c:	andvs	r6, fp, r3
   1c290:			; <UNDEFINED> instruction: 0xf7e6e7e5
   1c294:	svclt	0x0000eda4
   1c298:	andeq	r5, r2, r4, lsl #15
   1c29c:	andeq	r0, r0, ip, ror #6
   1c2a0:	andeq	r5, r2, lr, ror #14
   1c2a4:	andeq	r0, r0, r0, lsl #6
   1c2a8:	ldrdeq	r0, [r0], -r4
   1c2ac:	andeq	r5, r2, r6, asr #14
   1c2b0:	strmi	r4, [r3], -sl, lsl #20
   1c2b4:	ldrbtmi	r4, [sl], #-2314	; 0xfffff6f6
   1c2b8:	ldmdavs	r2, {r1, r4, r6, fp, ip, lr}
   1c2bc:	stmdavs	r2, {r4, r8, fp, sp, lr}^
   1c2c0:	sfmle	f4, 4, [r5], {154}	; 0x9a
   1c2c4:	stmvs	r0, {r0, r3, ip, lr, pc}
   1c2c8:	addsmi	r6, sl, #4325376	; 0x420000
   1c2cc:			; <UNDEFINED> instruction: 0x4770d1fb
   1c2d0:	stmdavs	r2, {r6, r7, fp, sp, lr}^
   1c2d4:			; <UNDEFINED> instruction: 0xd1fb429a
   1c2d8:			; <UNDEFINED> instruction: 0x47704770
   1c2dc:	strdeq	r5, [r2], -r2
   1c2e0:	andeq	r0, r0, r0, lsl #6
   1c2e4:	ldrblt	r6, [r0, #-2187]!	; 0xfffff775
   1c2e8:			; <UNDEFINED> instruction: 0x46044298
   1c2ec:			; <UNDEFINED> instruction: 0x460ed011
   1c2f0:	stmdavs	r0!, {r8, sl, sp}
   1c2f4:	cdp2	7, 5, cr15, cr14, cr9, {7}
   1c2f8:	ldmvs	r3!, {r2, r5, r7, fp, sp, lr}
   1c2fc:			; <UNDEFINED> instruction: 0xf10042a3
   1c300:	strmi	r0, [r5], #-1
   1c304:	strdlt	sp, [ip, -r5]
   1c308:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   1c30c:	strtmi	r3, [r8], -r1, lsl #26
   1c310:	strcs	fp, [r0, #-3440]	; 0xfffff290
   1c314:	svclt	0x0000e7f7
   1c318:	andcs	fp, r0, #56, 10	; 0xe000000
   1c31c:	tstcs	r1, fp, lsl #22
   1c320:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
   1c324:	stmdavs	r5!, {r2, r3, r4, fp, ip, lr}
   1c328:			; <UNDEFINED> instruction: 0xf7e64628
   1c32c:			; <UNDEFINED> instruction: 0x4628ec50
   1c330:	ldmda	r6, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c334:	andcs	r6, r0, #36, 16	; 0x240000
   1c338:	strtmi	r2, [r0], -r2, lsl #2
   1c33c:	mcrr	7, 14, pc, r6, cr6	; <UNPREDICTABLE>
   1c340:	pop	{r5, r9, sl, lr}
   1c344:			; <UNDEFINED> instruction: 0xf7e74038
   1c348:	svclt	0x0000b809
   1c34c:	andeq	r5, r2, r6, lsl #13
   1c350:	andeq	r0, r0, r8, lsr r6
   1c354:			; <UNDEFINED> instruction: 0x4605b538
   1c358:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
   1c35c:	ldrdne	lr, [r0], -r4
   1c360:	eorvs	r3, r1, r1, lsl #2
   1c364:			; <UNDEFINED> instruction: 0xf7ff0089
   1c368:	stmdavs	r3!, {r0, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   1c36c:	orrmi	pc, r0, #-1073741824	; 0xc0000000
   1c370:	rsbvs	r3, r0, r1, lsl #22
   1c374:	eorpl	pc, r3, r0, asr #16
   1c378:	svclt	0x0000bd38
   1c37c:	andeq	r6, r2, sl, lsl #11
   1c380:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   1c384:	cdpne	8, 4, cr6, cr11, cr1, {0}
   1c388:	orrslt	r6, fp, r3
   1c38c:	orrmi	pc, r0, r1, lsl #2
   1c390:	stmdbcc	r1, {r1, r6, fp, sp, lr}
   1c394:	bl	a439c <wprintw@plt+0xa0f44>
   1c398:	and	r0, r3, r1, lsl #5
   1c39c:			; <UNDEFINED> instruction: 0xf04f3b01
   1c3a0:	andle	r0, r8, r1
   1c3a4:	stcne	8, cr15, [r4, #-328]	; 0xfffffeb8
   1c3a8:	rscsle	r2, r7, fp, lsl r9
   1c3ac:	bmi	1887f4 <wprintw@plt+0x18539c>
   1c3b0:	andsvs	r4, r3, sl, ror r4
   1c3b4:	bmi	12e17c <wprintw@plt+0x12ad24>
   1c3b8:	andsvs	r4, r3, sl, ror r4
   1c3bc:	svclt	0x00004770
   1c3c0:	andeq	r6, r2, r2, ror #10
   1c3c4:	andeq	r6, r2, r4, lsr r5
   1c3c8:	andeq	r6, r2, ip, lsr #10
   1c3cc:	mvnsmi	lr, #737280	; 0xb4000
   1c3d0:			; <UNDEFINED> instruction: 0xf7e64605
   1c3d4:	blmi	1097f9c <wprintw@plt+0x1094b44>
   1c3d8:	ldrbtmi	r4, [fp], #-3137	; 0xfffff3bf
   1c3dc:	bvc	6ed5d4 <wprintw@plt+0x6ea17c>
   1c3e0:	cmnle	r2, r0, lsl #22
   1c3e4:	smladxcs	r0, pc, fp, r4	; <UNPREDICTABLE>
   1c3e8:	ldrsbthi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   1c3ec:	ldrsbtls	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   1c3f0:	ldrbtmi	r5, [r8], #2278	; 0x8e6
   1c3f4:			; <UNDEFINED> instruction: 0x462844f9
   1c3f8:	ldc	7, cr15, [r8, #-920]!	; 0xfffffc68
   1c3fc:			; <UNDEFINED> instruction: 0x46046833
   1c400:	cmple	r1, r0, lsl #22
   1c404:	subsle	r1, r2, r1, asr #24
   1c408:	sasxmi	r4, r8, r9
   1c40c:	mcrr	7, 14, pc, r8, cr6	; <UNPREDICTABLE>
   1c410:	ldrbtmi	r2, [pc], #-260	; 1c418 <wprintw@plt+0x18fc0>
   1c414:			; <UNDEFINED> instruction: 0xf7ff68f8
   1c418:	stcne	13, cr15, [r2], #52	; 0x34
   1c41c:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
   1c420:	rscsvs	r6, r8, r9, lsr r1
   1c424:	suble	r6, r0, r4
   1c428:			; <UNDEFINED> instruction: 0x46284e32
   1c42c:	bl	fed5a3cc <wprintw@plt+0xfed56f74>
   1c430:	stmdami	r0, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   1c434:	ands	r4, r1, lr, ror r4
   1c438:			; <UNDEFINED> instruction: 0xf7e64628
   1c43c:	mcrrne	13, 1, lr, r3, cr8
   1c440:	andsle	r4, r7, r4, lsl #12
   1c444:	ldrdeq	lr, [r3, -r6]
   1c448:	teqvs	r1, r1, lsl #2
   1c44c:			; <UNDEFINED> instruction: 0xf7ff0089
   1c450:	ldmdbvs	r3!, {r0, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   1c454:	rscsvs	r4, r0, r3, asr #8
   1c458:	eormi	pc, r3, r0, asr #16
   1c45c:	blcs	3b950 <wprintw@plt+0x384f8>
   1c460:	strtmi	sp, [r0], -sl, ror #1
   1c464:			; <UNDEFINED> instruction: 0xff76f7ff
   1c468:			; <UNDEFINED> instruction: 0xf7e64628
   1c46c:	mcrrne	13, 0, lr, r3, cr0
   1c470:	mvnle	r4, r4, lsl #12
   1c474:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
   1c478:			; <UNDEFINED> instruction: 0xb1b3781b
   1c47c:	tstcs	r0, r8, lsr #12
   1c480:	mvnsmi	lr, #12386304	; 0xbd0000
   1c484:	bllt	fe1da424 <wprintw@plt+0xfe1d6fcc>
   1c488:			; <UNDEFINED> instruction: 0xf7f54c1c
   1c48c:	andcs	pc, r0, sp, asr #21
   1c490:			; <UNDEFINED> instruction: 0xf7e6447c
   1c494:	tstcs	r4, r6, lsl #24
   1c498:			; <UNDEFINED> instruction: 0xf7ff68e0
   1c49c:	andcs	pc, r1, #51968	; 0xcb00
   1c4a0:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
   1c4a4:	rscvs	r6, r0, r2, lsr #2
   1c4a8:	pop	{r0, r1, sp, lr}
   1c4ac:			; <UNDEFINED> instruction: 0xf89883f8
   1c4b0:	strcc	r0, [r1, -r0]
   1c4b4:	svccs	0x0080b168
   1c4b8:			; <UNDEFINED> instruction: 0x4618d19d
   1c4bc:	strbmi	r2, [r9], -r5, lsl #4
   1c4c0:	ldcl	7, cr15, [sl], #-920	; 0xfffffc68
   1c4c4:			; <UNDEFINED> instruction: 0xf8ccf7f4
   1c4c8:	mulcs	r1, r5, r7
   1c4cc:	bl	ffa5a46c <wprintw@plt+0xffa57014>
   1c4d0:	pop	{r3, r7, r8, r9, sl, sp, lr, pc}
   1c4d4:			; <UNDEFINED> instruction: 0xf7e643f8
   1c4d8:	svclt	0x0000bbe1
   1c4dc:	andeq	r6, r2, sl, lsl #10
   1c4e0:	andeq	r5, r2, ip, asr #11
   1c4e4:	strdeq	r0, [r0], -r8
   1c4e8:	andeq	r6, r2, r6, lsr #32
   1c4ec:	andeq	r4, r1, r0, lsl #6
   1c4f0:	ldrdeq	r6, [r2], -r2
   1c4f4:			; <UNDEFINED> instruction: 0x000264b0
   1c4f8:	andeq	r5, r2, r2, lsr #31
   1c4fc:	andeq	r6, r2, r4, asr r4
   1c500:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1c504:			; <UNDEFINED> instruction: 0x47706918
   1c508:	andeq	r6, r2, r2, ror #7
   1c50c:	cfstr32mi	mvfx11, [sp], {112}	; 0x70
   1c510:	stmdbvs	r1!, {r2, r3, r4, r5, r6, sl, lr}
   1c514:	andle	r1, ip, fp, asr #24
   1c518:	strmi	r3, [r6], -r1, lsl #2
   1c51c:	stmiavs	r0!, {r0, r5, r8, sp, lr}^
   1c520:			; <UNDEFINED> instruction: 0xf7ff0089
   1c524:	stmdbvs	r2!, {r0, r1, r2, r7, sl, fp, ip, sp, lr, pc}
   1c528:	strmi	r2, [r5], -r1, lsl #20
   1c52c:	stmdale	r1, {r5, r6, r7, sp, lr}
   1c530:	ldcllt	0, cr6, [r0, #-184]!	; 0xffffff48
   1c534:	strmi	r3, [r1], -r1, lsl #20
   1c538:	addseq	r3, r2, r4
   1c53c:	bl	ff35a4dc <wprintw@plt+0xff357084>
   1c540:	ldrb	r6, [r6, lr, lsr #32]!
   1c544:	ldrdeq	r6, [r2], -r4
   1c548:			; <UNDEFINED> instruction: 0x4605b570
   1c54c:	ldrbtmi	r4, [lr], #-3592	; 0xfffff1f8
   1c550:	ldc	7, cr15, [r0, #920]	; 0x398
   1c554:	stmdane	ip!, {r4, r5, r8, ip, sp, pc}
   1c558:	stceq	8, cr15, [r1, #-80]	; 0xffffffb0
   1c55c:			; <UNDEFINED> instruction: 0xffd6f7ff
   1c560:	mvnsle	r4, r5, lsr #5
   1c564:	andcs	r4, r1, #3072	; 0xc00
   1c568:			; <UNDEFINED> instruction: 0x701a58f3
   1c56c:	svclt	0x0000bd70
   1c570:	andeq	r5, r2, sl, asr r4
   1c574:	andeq	r0, r0, ip, lsl r5
   1c578:	mvnsmi	lr, sp, lsr #18
   1c57c:	ldcmi	6, cr4, [r8], {13}
   1c580:	stmdbvs	r2!, {r2, r3, r4, r5, r6, sl, lr}
   1c584:			; <UNDEFINED> instruction: 0xf382fab2
   1c588:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
   1c58c:	movwcs	fp, #3848	; 0xf08
   1c590:	ldrmi	fp, [r4], -fp, lsl #22
   1c594:	addsmi	fp, r5, #-2147483610	; 0x80000026
   1c598:	svclt	0x00284e12
   1c59c:	ldrbtmi	r4, [lr], #-1557	; 0xfffff9eb
   1c5a0:	ldrtmi	r0, [r8], -pc, lsr #1
   1c5a4:	ldc2	7, cr15, [r2], {255}	; 0xff
   1c5a8:	ldrdhi	pc, [ip], -r6
   1c5ac:			; <UNDEFINED> instruction: 0x4641463a
   1c5b0:			; <UNDEFINED> instruction: 0xf7e64604
   1c5b4:	ldmdbvs	r2!, {r1, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   1c5b8:	teqvs	r2, r2, asr fp
   1c5bc:			; <UNDEFINED> instruction: 0x4620b912
   1c5c0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1c5c4:	bl	21c814 <wprintw@plt+0x2193bc>
   1c5c8:	strbmi	r0, [r0], -r7, lsl #2
   1c5cc:	bl	fe15a56c <wprintw@plt+0xfe157114>
   1c5d0:	pop	{r5, r9, sl, lr}
   1c5d4:			; <UNDEFINED> instruction: 0xf7ff81f0
   1c5d8:	stmdbvs	r2!, {r0, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1c5dc:	svclt	0x0000e7d9
   1c5e0:	andeq	r6, r2, r4, ror #6
   1c5e4:	andeq	r6, r2, r6, asr #6
   1c5e8:	stcle	8, cr2, [r6], {66}	; 0x42
   1c5ec:	vadd.i8	q9, q0, <illegal reg q0.5>
   1c5f0:	svclt	0x00181003
   1c5f4:	addvc	pc, r1, pc, asr #8
   1c5f8:	stmdacs	r4, {r4, r5, r6, r8, r9, sl, lr}^
   1c5fc:	andne	pc, r5, r0, asr #4
   1c600:			; <UNDEFINED> instruction: 0xf44fbf08
   1c604:	ldrbmi	r7, [r0, -r2, lsl #1]!
   1c608:	stmdbcs	r1, {r4, r5, sl, ip, sp, pc}
   1c60c:			; <UNDEFINED> instruction: 0x477cf8df
   1c610:	stmdble	r6, {r2, r3, r4, r5, r6, sl, lr}
   1c614:	andsvs	r2, r3, r2, lsl #6
   1c618:	blcs	13f662c <wprintw@plt+0x13f31d4>
   1c61c:	blcs	171081c <wprintw@plt+0x170d3c4>
   1c620:			; <UNDEFINED> instruction: 0xf04fd003
   1c624:	ldclt	0, cr3, [r0], #-1020	; 0xfffffc04
   1c628:	stmdavs	r3, {r4, r5, r6, r8, r9, sl, lr}^
   1c62c:	svclt	0x00b42b39
   1c630:	movwcs	r2, #8963	; 0x2303
   1c634:	stmdavs	r3, {r0, r1, r4, sp, lr}^
   1c638:	ldreq	pc, [r1, #-419]!	; 0xfffffe5d
   1c63c:	ldmle	r0!, {r0, r1, r4, r5, r8, sl, fp, sp}^
   1c640:	sfmeq	f7, 1, [r8], {15}
   1c644:	eorpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
   1c648:	strbmi	r4, [r0, -ip, lsr #9]!
   1c64c:	andeq	r0, r0, r3, asr r3
   1c650:	muleq	r0, r7, r3
   1c654:	andeq	r0, r0, sp, ror #7
   1c658:	andeq	r0, r0, sp, lsl #4
   1c65c:	andeq	r0, r0, r9, ror #4
   1c660:	muleq	r0, pc, r2	; <UNPREDICTABLE>
   1c664:	ldrdeq	r0, [r0], -r5
   1c668:	andeq	r0, r0, r3, lsr #6
   1c66c:	andeq	r0, r0, r3, ror #4
   1c670:			; <UNDEFINED> instruction: 0xffffffd7
   1c674:			; <UNDEFINED> instruction: 0xffffffd7
   1c678:			; <UNDEFINED> instruction: 0xffffffd7
   1c67c:			; <UNDEFINED> instruction: 0xffffffd7
   1c680:			; <UNDEFINED> instruction: 0xffffffd7
   1c684:			; <UNDEFINED> instruction: 0xffffffd7
   1c688:	andeq	r0, r0, r7, asr r2
   1c68c:	andeq	r0, r0, r9, lsr r2
   1c690:	andeq	r0, r0, r9, lsr r2
   1c694:	andeq	r0, r0, r9, lsr r2
   1c698:	andeq	r0, r0, r9, lsr r2
   1c69c:			; <UNDEFINED> instruction: 0xffffffd7
   1c6a0:	andeq	r0, r0, fp, lsl r2
   1c6a4:	andeq	r0, r0, fp, asr #4
   1c6a8:	andeq	r0, r0, sp, asr r2
   1c6ac:	andeq	r0, r0, r1, asr r2
   1c6b0:			; <UNDEFINED> instruction: 0xffffffd7
   1c6b4:			; <UNDEFINED> instruction: 0xffffffd7
   1c6b8:	andeq	r0, r0, r7, asr r2
   1c6bc:	andeq	r0, r0, r1, lsr r4
   1c6c0:	andeq	r0, r0, r1, asr r4
   1c6c4:	andeq	r0, r0, r7, lsr r4
   1c6c8:	andeq	r0, r0, r7, lsr #4
   1c6cc:	andeq	r0, r0, r7, lsr #4
   1c6d0:	andeq	r0, r0, r7, lsr #4
   1c6d4:	andeq	r0, r0, r7, lsr #4
   1c6d8:	andeq	r0, r0, r7, lsr #4
   1c6dc:	andeq	r0, r0, fp, asr #4
   1c6e0:	andeq	r0, r0, r1, asr r2
   1c6e4:	andeq	r0, r0, r7, lsl r3
   1c6e8:	andeq	r0, r0, sp, lsl r3
   1c6ec:	andeq	r0, r0, fp, lsl r2
   1c6f0:	andeq	r0, r0, sp, asr #6
   1c6f4:	strdeq	r0, [r0], -sp
   1c6f8:			; <UNDEFINED> instruction: 0xffffffd7
   1c6fc:			; <UNDEFINED> instruction: 0xffffffd7
   1c700:			; <UNDEFINED> instruction: 0xffffffd7
   1c704:			; <UNDEFINED> instruction: 0xffffffd7
   1c708:			; <UNDEFINED> instruction: 0xffffffd7
   1c70c:	andeq	r0, r0, sp, lsr #4
   1c710:	andeq	r0, r0, sp, lsr #4
   1c714:	andeq	r0, r0, sp, lsr #4
   1c718:	andeq	r0, r0, sp, lsr #4
   1c71c:			; <UNDEFINED> instruction: 0xf1a36843
   1c720:	cfstr64cs	mvdx0, [r8, #-196]	; 0xffffff3c
   1c724:	svcge	0x007df63f
   1c728:	sfmeq	f7, 1, [r8], {15}
   1c72c:	eorpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
   1c730:	strbmi	r4, [r0, -ip, lsr #9]!
   1c734:			; <UNDEFINED> instruction: 0x000003b3
   1c738:	andeq	r0, r0, r5, ror #7
   1c73c:			; <UNDEFINED> instruction: 0xfffffeef
   1c740:			; <UNDEFINED> instruction: 0xfffffeef
   1c744:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1c748:			; <UNDEFINED> instruction: 0xfffffeef
   1c74c:			; <UNDEFINED> instruction: 0xfffffeef
   1c750:			; <UNDEFINED> instruction: 0xfffffeef
   1c754:			; <UNDEFINED> instruction: 0xfffffeef
   1c758:			; <UNDEFINED> instruction: 0xfffffeef
   1c75c:			; <UNDEFINED> instruction: 0xfffffeef
   1c760:			; <UNDEFINED> instruction: 0xfffffeef
   1c764:			; <UNDEFINED> instruction: 0xfffffeef
   1c768:			; <UNDEFINED> instruction: 0xfffffeef
   1c76c:			; <UNDEFINED> instruction: 0xfffffeef
   1c770:			; <UNDEFINED> instruction: 0xfffffeef
   1c774:	andeq	r0, r0, r1, asr r1
   1c778:	andeq	r0, r0, r1, asr r1
   1c77c:	andeq	r0, r0, r1, asr r1
   1c780:	andeq	r0, r0, r1, asr r1
   1c784:			; <UNDEFINED> instruction: 0xfffffeef
   1c788:	andeq	r0, r0, r3, lsr r1
   1c78c:			; <UNDEFINED> instruction: 0xfffffeef
   1c790:	andeq	r0, r0, r5, ror r1
   1c794:			; <UNDEFINED> instruction: 0xfffffeef
   1c798:			; <UNDEFINED> instruction: 0xfffffeef
   1c79c:			; <UNDEFINED> instruction: 0xfffffeef
   1c7a0:			; <UNDEFINED> instruction: 0xfffffeef
   1c7a4:	andeq	r0, r0, sp, lsr #7
   1c7a8:			; <UNDEFINED> instruction: 0xfffffeef
   1c7ac:			; <UNDEFINED> instruction: 0xfffffeef
   1c7b0:	andeq	r0, r0, r9, lsr r1
   1c7b4:	andeq	r0, r0, r9, lsr r1
   1c7b8:	andeq	r0, r0, r9, lsr r1
   1c7bc:	andeq	r0, r0, r9, lsr r1
   1c7c0:	andeq	r0, r0, r9, lsr r1
   1c7c4:	andeq	r0, r0, r9, lsr r1
   1c7c8:	andeq	r0, r0, r9, lsr r1
   1c7cc:	andeq	r0, r0, r9, lsr r1
   1c7d0:	andeq	r0, r0, r9, lsr r1
   1c7d4:	andeq	r0, r0, r9, lsr r1
   1c7d8:			; <UNDEFINED> instruction: 0xfffffeef
   1c7dc:			; <UNDEFINED> instruction: 0xfffffeef
   1c7e0:			; <UNDEFINED> instruction: 0xfffffeef
   1c7e4:			; <UNDEFINED> instruction: 0xfffffeef
   1c7e8:			; <UNDEFINED> instruction: 0xfffffeef
   1c7ec:			; <UNDEFINED> instruction: 0xfffffeef
   1c7f0:			; <UNDEFINED> instruction: 0xfffffeef
   1c7f4:	andeq	r0, r0, sp, lsl r4
   1c7f8:	andeq	r0, r0, r3, lsr #8
   1c7fc:	andeq	r0, r0, r9, lsr #8
   1c800:	andeq	r0, r0, pc, lsr #8
   1c804:			; <UNDEFINED> instruction: 0xfffffeef
   1c808:			; <UNDEFINED> instruction: 0xfffffeef
   1c80c:			; <UNDEFINED> instruction: 0xfffffeef
   1c810:			; <UNDEFINED> instruction: 0xfffffeef
   1c814:			; <UNDEFINED> instruction: 0xfffffeef
   1c818:	andeq	r0, r0, r5, lsr r4
   1c81c:	andeq	r0, r0, r9, lsr r4
   1c820:	andeq	r0, r0, sp, lsr r4
   1c824:	andeq	r0, r0, r1, asr #8
   1c828:	andeq	r0, r0, fp, ror r1
   1c82c:	andeq	r0, r0, r9, lsr #7
   1c830:	andeq	r0, r0, pc, ror #2
   1c834:	andeq	r0, r0, r3, lsr r1
   1c838:	andeq	r0, r0, sp, asr r1
   1c83c:	andeq	r0, r0, r3, ror #2
   1c840:	andeq	r0, r0, r3, lsr #7
   1c844:			; <UNDEFINED> instruction: 0xfffffeef
   1c848:	andeq	r0, r0, r3, ror r3
   1c84c:	andeq	r0, r0, r5, ror r1
   1c850:	muleq	r0, r9, r3
   1c854:	andeq	r0, r0, r9, ror #2
   1c858:			; <UNDEFINED> instruction: 0xf43f2902
   1c85c:	stmvs	r3, {r1, r5, r6, r7, r9, sl, fp, sp, pc}
   1c860:			; <UNDEFINED> instruction: 0xf47f2b7e
   1c864:			; <UNDEFINED> instruction: 0xf44faede
   1c868:			; <UNDEFINED> instruction: 0xe6dc70b4
   1c86c:	adcseq	pc, r9, r3, lsl #2
   1c870:			; <UNDEFINED> instruction: 0xf103e6d9
   1c874:			; <UNDEFINED> instruction: 0xe6d600bc
   1c878:	ldrcs	pc, [r4, #-2271]	; 0xfffff721
   1c87c:	tstcs	r1, r0, lsr #22
   1c880:	andsvc	r5, r1, r2, lsr #17
   1c884:	vqrdmulh.s<illegal width 8>	q1, q0, q1
   1c888:	blcs	107ccc0 <wprintw@plt+0x1079868>
   1c88c:	tsthi	lr, r0	; <UNPREDICTABLE>
   1c890:	addvc	pc, r1, pc, asr #8
   1c894:	vst1.64	{d30-d32}, [pc], r7
   1c898:	strb	r7, [r4], r9, lsr #1
   1c89c:	subsne	pc, r3, r0, asr #4
   1c8a0:	vmax.s8	q15, q8, <illegal reg q0.5>
   1c8a4:	ldrt	r1, [lr], fp, asr #32
   1c8a8:	addvc	pc, r3, pc, asr #8
   1c8ac:	vst1.32	{d30-d32}, [pc :256], fp
   1c8b0:	ldrt	r7, [r8], r5, lsr #1
   1c8b4:			; <UNDEFINED> instruction: 0xf43f2902
   1c8b8:	stmvs	r3, {r2, r4, r5, r7, r9, sl, fp, sp, pc}
   1c8bc:	rscle	r2, sp, lr, ror fp
   1c8c0:			; <UNDEFINED> instruction: 0xf67f2904
   1c8c4:	blcs	f08384 <wprintw@plt+0xf04f2c>
   1c8c8:	mcrge	4, 5, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
   1c8cc:	blcs	1fb6ce0 <wprintw@plt+0x1fb3888>
   1c8d0:	mcrge	4, 5, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   1c8d4:	andsvs	r2, r3, r5, lsl #6
   1c8d8:	blcs	cb6bec <wprintw@plt+0xcb3794>
   1c8dc:	mcrge	4, 5, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
   1c8e0:	ldrtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   1c8e4:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   1c8e8:	stmdbcs	r2, {r0, r2, r3, r4, r7, r9, sl, sp, lr, pc}
   1c8ec:	mrcge	4, 4, APSR_nzcv, cr9, cr15, {1}
   1c8f0:	blcs	1fb6b04 <wprintw@plt+0x1fb36ac>
   1c8f4:	stmdbcs	r4, {r0, r1, r2, r3, r6, r7, ip, lr, pc}
   1c8f8:	mrcge	6, 4, APSR_nzcv, cr3, cr15, {3}
   1c8fc:			; <UNDEFINED> instruction: 0xf47f2b3b
   1c900:	stmdbvs	r3, {r4, r7, r9, sl, fp, sp, pc}
   1c904:			; <UNDEFINED> instruction: 0xf47f2b7e
   1c908:	movwcs	sl, #24204	; 0x5e8c
   1c90c:	stmiavs	r3, {r0, r1, r4, sp, lr}^
   1c910:			; <UNDEFINED> instruction: 0xf47f2b32
   1c914:			; <UNDEFINED> instruction: 0xf8dfae86
   1c918:	stmiapl	r3!, {r7, sl, ip, sp}^
   1c91c:	pkhbt	r6, r2, r8, lsl #16
   1c920:			; <UNDEFINED> instruction: 0xf43f2902
   1c924:	stmvs	r3, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, pc}
   1c928:	adcsle	r2, sp, lr, ror fp
   1c92c:			; <UNDEFINED> instruction: 0xf0002b24
   1c930:	blcs	17bd16c <wprintw@plt+0x17b9d14>
   1c934:	andhi	pc, sp, #0
   1c938:			; <UNDEFINED> instruction: 0xf47f2b40
   1c93c:			; <UNDEFINED> instruction: 0xf8dfae72
   1c940:	stmiapl	r3!, {r2, r3, r4, r6, sl, ip, sp}^
   1c944:			; <UNDEFINED> instruction: 0xe66e6818
   1c948:			; <UNDEFINED> instruction: 0xf43f2902
   1c94c:	movwcs	sl, #15978	; 0x3e6a
   1c950:	stmvs	r0, {r0, r1, r4, sp, lr}
   1c954:	movteq	pc, #4512	; 0x11a0	; <UNPREDICTABLE>
   1c958:			; <UNDEFINED> instruction: 0xf63f2b04
   1c95c:	sbccc	sl, r8, r2, ror #28
   1c960:	vmax.s8	q15, q0, <illegal reg q8.5>
   1c964:			; <UNDEFINED> instruction: 0xe65e1013
   1c968:	addvc	pc, sl, pc, asr #8
   1c96c:	stmdbcs	r2, {r0, r1, r3, r4, r6, r9, sl, sp, lr, pc}
   1c970:	mrcge	4, 2, APSR_nzcv, cr7, cr15, {1}
   1c974:	blcs	1fb6b88 <wprintw@plt+0x1fb3730>
   1c978:	svcge	0x0075f43f
   1c97c:			; <UNDEFINED> instruction: 0xf0002b24
   1c980:	blcs	17bd110 <wprintw@plt+0x17b9cb8>
   1c984:	mvnhi	pc, r0
   1c988:			; <UNDEFINED> instruction: 0xf47f2b40
   1c98c:			; <UNDEFINED> instruction: 0xf8dfae4a
   1c990:	stmiapl	r3!, {r4, sl, ip, sp}^
   1c994:			; <UNDEFINED> instruction: 0xe6466818
   1c998:	subsmi	pc, pc, r0, asr #4
   1c99c:	stmdbcs	r2, {r0, r1, r6, r9, sl, sp, lr, pc}
   1c9a0:	mrcge	4, 1, APSR_nzcv, cr15, cr15, {1}
   1c9a4:	blcs	1fb6bb8 <wprintw@plt+0x1fb3760>
   1c9a8:	svcge	0x007ef43f
   1c9ac:			; <UNDEFINED> instruction: 0xf43f2903
   1c9b0:	stmiavs	r5, {r3, r4, r5, r9, sl, fp, sp, pc}^
   1c9b4:			; <UNDEFINED> instruction: 0xf0002d7e
   1c9b8:	stmdbcs	r4, {r0, r2, r8, pc}
   1c9bc:	blcs	f12dcc <wprintw@plt+0xf0f974>
   1c9c0:	msrhi	CPSR_sxc, r0
   1c9c4:			; <UNDEFINED> instruction: 0xf67f2905
   1c9c8:	ldccs	14, cr10, [fp, #-176]!	; 0xffffff50
   1c9cc:	mcrge	4, 1, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
   1c9d0:	blcs	1fb6ee4 <wprintw@plt+0x1fb3a8c>
   1c9d4:	mcrge	4, 1, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
   1c9d8:			; <UNDEFINED> instruction: 0xf04f2306
   1c9dc:	ldrshvs	r3, [r3], -pc	; <UNPREDICTABLE>
   1c9e0:	stmdbcs	r3, {r0, r5, r9, sl, sp, lr, pc}
   1c9e4:	sbchi	pc, r8, r0, asr #4
   1c9e8:	blcs	1fb6cfc <wprintw@plt+0x1fb38a4>
   1c9ec:	sbcshi	pc, sp, r0
   1c9f0:	blcs	1fb6c04 <wprintw@plt+0x1fb37ac>
   1c9f4:	svcge	0x0055f43f
   1c9f8:			; <UNDEFINED> instruction: 0xf67f2904
   1c9fc:	blcs	f0824c <wprintw@plt+0xf04df4>
   1ca00:	adcshi	pc, lr, r0
   1ca04:			; <UNDEFINED> instruction: 0xf0402905
   1ca08:	blcs	c3cd2c <wprintw@plt+0xc398d4>
   1ca0c:	mcrge	4, 0, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
   1ca10:	blcs	1fb6e24 <wprintw@plt+0x1fb39cc>
   1ca14:	mcrge	4, 0, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
   1ca18:	andsvs	r2, r3, r5, lsl #6
   1ca1c:	blcs	c36d30 <wprintw@plt+0xc338d8>
   1ca20:	orrhi	pc, r7, r0
   1ca24:			; <UNDEFINED> instruction: 0xf47f2b31
   1ca28:	blmi	ff7c8220 <wprintw@plt+0xff7c4dc8>
   1ca2c:	vhsub.s8	d18, d0, d0
   1ca30:	stmiapl	r3!, {r0, r1, r3, r4, r5, r6, r7, lr}^
   1ca34:	ldrb	r7, [r6, #26]!
   1ca38:			; <UNDEFINED> instruction: 0xf43f2902
   1ca3c:	stmvs	r3, {r1, r4, r5, r6, r7, r8, sl, fp, sp, pc}
   1ca40:			; <UNDEFINED> instruction: 0xf43f2b7e
   1ca44:	stmdbcs	r4, {r2, r4, r5, r8, r9, sl, fp, sp, pc}
   1ca48:	blcs	f12e58 <wprintw@plt+0xf0fa00>
   1ca4c:	sbchi	pc, r4, r0
   1ca50:			; <UNDEFINED> instruction: 0xf0002b24
   1ca54:	blcs	17bd030 <wprintw@plt+0x17b9bd8>
   1ca58:	cmnhi	lr, r0	; <UNPREDICTABLE>
   1ca5c:			; <UNDEFINED> instruction: 0xf0002b40
   1ca60:	stmdbcs	r3, {r2, r5, r6, r8, pc}
   1ca64:	cfldrdge	mvd15, [sp, #252]	; 0xfc
   1ca68:	blcs	1fb6d7c <wprintw@plt+0x1fb3924>
   1ca6c:	movwcs	fp, #20226	; 0x4f02
   1ca70:	rscscc	pc, pc, pc, asr #32
   1ca74:			; <UNDEFINED> instruction: 0xf47f6013
   1ca78:	ldrb	sl, [r4, #3540]	; 0xdd4
   1ca7c:	andne	pc, r9, r0, asr #4
   1ca80:	stmdbcs	r2, {r0, r4, r6, r7, r8, sl, sp, lr, pc}
   1ca84:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
   1ca88:	andsvs	r2, r3, r3, lsl #6
   1ca8c:			; <UNDEFINED> instruction: 0xf1a06880
   1ca90:	blcs	dd7d8 <wprintw@plt+0xda380>
   1ca94:	stclge	6, cr15, [r5, #252]	; 0xfc
   1ca98:	strb	r3, [r4, #185]	; 0xb9
   1ca9c:	addvc	pc, r5, pc, asr #8
   1caa0:	blcs	11561ac <wprintw@plt+0x1152d54>
   1caa4:	vqadd.s8	d29, d0, d7
   1caa8:	ldr	r1, [ip, #5]!
   1caac:	stmdacs	r4, {r8, fp, sp, lr}^
   1cab0:	stmdacs	r0, {r3, r4, r5, sl, fp, ip, lr, pc}^
   1cab4:	ldcge	7, cr15, [r5, #508]!	; 0x1fc
   1cab8:	stmdacs	r2, {r0, r2, r4, r5, r7, r8, r9, fp, lr}^
   1cabc:	andeq	pc, r1, #79	; 0x4f
   1cac0:	andsvc	r5, sl, r3, ror #17
   1cac4:	stmdacs	r1, {r0, r2, sl, fp, ip, lr, pc}^
   1cac8:	mcrge	4, 7, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   1cacc:	andne	pc, r3, r0, asr #4
   1cad0:	stmdacs	r4, {r0, r3, r5, r7, r8, sl, sp, lr, pc}^
   1cad4:	vst4.<illegal width 64>	{d29,d31,d33,d35}, [pc :128], r7
   1cad8:	str	r7, [r4, #130]!	; 0x82
   1cadc:	str	r2, [r2, #47]!	; 0x2f
   1cae0:	subsne	pc, r7, r0, asr #4
   1cae4:	stmdbcs	r4, {r0, r1, r2, r3, r4, r7, r8, sl, sp, lr, pc}
   1cae8:	ldcge	6, cr15, [fp, #508]	; 0x1fc
   1caec:	blcs	ef6d00 <wprintw@plt+0xef38a8>
   1caf0:	cfldrsge	mvf15, [r7, #508]	; 0x1fc
   1caf4:	andsvs	r2, r3, r5, lsl #6
   1caf8:	blcs	cb6e0c <wprintw@plt+0xcb39b4>
   1cafc:	blcs	d90e5c <wprintw@plt+0xd8da04>
   1cb00:	cfstrsge	mvf15, [pc, #508]	; 1cd04 <wprintw@plt+0x198ac>
   1cb04:	blcc	1076f18 <wprintw@plt+0x1073ac0>
   1cb08:			; <UNDEFINED> instruction: 0xf63f2b03
   1cb0c:	bmi	fe9c813c <wprintw@plt+0xfe9c4ce4>
   1cb10:			; <UNDEFINED> instruction: 0xf852447a
   1cb14:	str	r0, [r6, #35]	; 0x23
   1cb18:			; <UNDEFINED> instruction: 0xf43f2902
   1cb1c:	movwcs	sl, #15746	; 0x3d82
   1cb20:	stmvs	r0, {r0, r1, r4, sp, lr}
   1cb24:	cmpeq	r0, #160, 2	; 0x28	; <UNPREDICTABLE>
   1cb28:			; <UNDEFINED> instruction: 0xf63f2b03
   1cb2c:	sbccc	sl, r5, sl, ror sp
   1cb30:	stmdbcs	r2, {r0, r3, r4, r5, r6, r8, sl, sp, lr, pc}
   1cb34:	cfldrdge	mvd15, [r5, #-252]!	; 0xffffff04
   1cb38:	andsvs	r2, r3, r3, lsl #6
   1cb3c:	blcc	1076d50 <wprintw@plt+0x10738f8>
   1cb40:			; <UNDEFINED> instruction: 0xf63f2b03
   1cb44:	bmi	fe688104 <wprintw@plt+0xfe684cac>
   1cb48:			; <UNDEFINED> instruction: 0xf852447a
   1cb4c:	strb	r0, [sl, #-35]!	; 0xffffffdd
   1cb50:	andmi	pc, r3, r0, asr #4
   1cb54:	vrshl.s8	q15, <illegal reg q11.5>, q0
   1cb58:	strb	r4, [r4, #-4]!
   1cb5c:	andmi	pc, r2, r0, asr #4
   1cb60:	vrshl.s8	q15, <illegal reg q8.5>, q0
   1cb64:	ldrb	r4, [lr, #-1]
   1cb68:	ldrb	r2, [ip, #-42]	; 0xffffffd6
   1cb6c:	ldrb	r2, [sl, #-43]	; 0xffffffd5
   1cb70:	ldrb	r2, [r8, #-44]	; 0xffffffd4
   1cb74:	ldrb	r2, [r6, #-45]	; 0xffffffd3
   1cb78:			; <UNDEFINED> instruction: 0xf43f2902
   1cb7c:			; <UNDEFINED> instruction: 0xe737ad52
   1cb80:			; <UNDEFINED> instruction: 0x2d7e6905
   1cb84:	movwcs	fp, #24322	; 0x5f02
   1cb88:	rscscc	pc, pc, pc, asr #32
   1cb8c:			; <UNDEFINED> instruction: 0xf43f6013
   1cb90:	stmdbcs	r5, {r1, r3, r6, r8, sl, fp, sp, pc}
   1cb94:	cfstrdge	mvd15, [r5, #-252]	; 0xffffff04
   1cb98:	ldmdbcs	fp!, {r0, r6, r7, fp, sp, lr}
   1cb9c:	svcge	0x0035f47f
   1cba0:	ldmdbcs	lr!, {r0, r6, r8, fp, sp, lr}^
   1cba4:	svcge	0x0031f47f
   1cba8:	movwcs	lr, #18198	; 0x4716
   1cbac:	stmvs	r3, {r0, r1, r4, sp, lr}
   1cbb0:	blcs	26b878 <wprintw@plt+0x268420>
   1cbb4:	ldcge	6, cr15, [r5, #-252]!	; 0xffffff04
   1cbb8:	ldrbtmi	r4, [sl], #-2685	; 0xfffff583
   1cbbc:	orreq	lr, r3, #2048	; 0x800
   1cbc0:	ldr	r6, [r0, #-3352]!	; 0xfffff2e8
   1cbc4:	andsvs	r2, r3, r4, lsl #6
   1cbc8:	ldmdacs	r5!, {r7, fp, sp, lr}
   1cbcc:	ldmdacs	r0!, {r0, r3, r4, sl, fp, ip, lr, pc}
   1cbd0:	stcge	7, cr15, [r7, #-508]!	; 0xfffffe04
   1cbd4:	str	r3, [r6, #-216]!	; 0xffffff28
   1cbd8:	blcs	1fb6fec <wprintw@plt+0x1fb3b94>
   1cbdc:	svcge	0x0044f47f
   1cbe0:	andsvs	r2, r3, r5, lsl #6
   1cbe4:	blcs	cb6ef8 <wprintw@plt+0xcb3aa0>
   1cbe8:	adchi	pc, sl, r0
   1cbec:			; <UNDEFINED> instruction: 0xf0002b33
   1cbf0:	blcs	d7cedc <wprintw@plt+0xd79a84>
   1cbf4:	adcshi	pc, r0, r0
   1cbf8:			; <UNDEFINED> instruction: 0xf0002b36
   1cbfc:	stmvs	r3, {r1, r2, r4, r7, pc}
   1cc00:			; <UNDEFINED> instruction: 0xf1a0e726
   1cc04:	blcs	9d8e8 <wprintw@plt+0x9a490>
   1cc08:	smullscc	fp, r7, r8, pc	; <UNPREDICTABLE>
   1cc0c:	stcge	6, cr15, [fp, #-508]	; 0xfffffe04
   1cc10:	movwcs	lr, #21767	; 0x5507
   1cc14:	stmiavs	r3, {r0, r1, r4, sp, lr}^
   1cc18:	blcs	1eb8e8 <wprintw@plt+0x1e8490>
   1cc1c:	stcge	6, cr15, [r1, #-252]	; 0xffffff04
   1cc20:			; <UNDEFINED> instruction: 0xf852a202
   1cc24:	ldrmi	r3, [sl], #-35	; 0xffffffdd
   1cc28:	svclt	0x00004710
   1cc2c:	andeq	r0, r0, r7, lsr r0
   1cc30:	andeq	r0, r0, r1, lsr #32
   1cc34:	andeq	r0, r0, r3, ror #1
   1cc38:	andeq	r0, r0, sp, asr #1
   1cc3c:	muleq	r0, r9, r0
   1cc40:			; <UNDEFINED> instruction: 0xfffff9f7
   1cc44:			; <UNDEFINED> instruction: 0xfffff9f7
   1cc48:	andeq	r0, r0, r1, lsr #32
   1cc4c:	blcc	1077060 <wprintw@plt+0x1073c08>
   1cc50:			; <UNDEFINED> instruction: 0xf63f2b03
   1cc54:	bmi	1607ff4 <wprintw@plt+0x1604b9c>
   1cc58:	bl	ade48 <wprintw@plt+0xaa9f0>
   1cc5c:	ldmdbvs	r8, {r0, r1, r7, r8, r9}
   1cc60:	stmdbvs	r0, {r0, r5, r6, r7, sl, sp, lr, pc}
   1cc64:	movteq	pc, #4512	; 0x11a0	; <UNPREDICTABLE>
   1cc68:			; <UNDEFINED> instruction: 0xf63f2b12
   1cc6c:	andge	sl, r2, #55808	; 0xda00
   1cc70:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   1cc74:			; <UNDEFINED> instruction: 0x4710441a
   1cc78:			; <UNDEFINED> instruction: 0xfffffe41
   1cc7c:			; <UNDEFINED> instruction: 0xfffffe41
   1cc80:			; <UNDEFINED> instruction: 0xfffffe41
   1cc84:			; <UNDEFINED> instruction: 0xfffffe41
   1cc88:			; <UNDEFINED> instruction: 0xfffff9ab
   1cc8c:	andeq	r0, r0, pc, asr #1
   1cc90:			; <UNDEFINED> instruction: 0xfffff9ab
   1cc94:	ldrdeq	r0, [r0], -r5
   1cc98:			; <UNDEFINED> instruction: 0xfffff9ab
   1cc9c:			; <UNDEFINED> instruction: 0xfffff9ab
   1cca0:			; <UNDEFINED> instruction: 0xfffff9ab
   1cca4:			; <UNDEFINED> instruction: 0xfffff9ab
   1cca8:			; <UNDEFINED> instruction: 0xfffff9ab
   1ccac:			; <UNDEFINED> instruction: 0xfffff9ab
   1ccb0:			; <UNDEFINED> instruction: 0xfffff9ab
   1ccb4:			; <UNDEFINED> instruction: 0xfffffeb7
   1ccb8:			; <UNDEFINED> instruction: 0xfffffeb7
   1ccbc:			; <UNDEFINED> instruction: 0xfffffeb7
   1ccc0:			; <UNDEFINED> instruction: 0xfffffeb7
   1ccc4:	blcc	10770d8 <wprintw@plt+0x1073c80>
   1ccc8:			; <UNDEFINED> instruction: 0xf63f2b07
   1cccc:	andge	sl, r2, #43520	; 0xaa00
   1ccd0:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   1ccd4:			; <UNDEFINED> instruction: 0x4710441a
   1ccd8:	andeq	r0, r0, fp, lsr #1
   1ccdc:	andeq	r0, r0, r3, lsr #1
   1cce0:	muleq	r0, fp, r0
   1cce4:	muleq	r0, r3, r0
   1cce8:			; <UNDEFINED> instruction: 0xfffff94b
   1ccec:			; <UNDEFINED> instruction: 0xfffffcb7
   1ccf0:			; <UNDEFINED> instruction: 0xfffff94b
   1ccf4:			; <UNDEFINED> instruction: 0xfffffc67
   1ccf8:	blcc	107710c <wprintw@plt+0x1073cb4>
   1ccfc:			; <UNDEFINED> instruction: 0xf63f2b07
   1cd00:	bmi	b87f48 <wprintw@plt+0xb84af0>
   1cd04:	bl	adef4 <wprintw@plt+0xaaa9c>
   1cd08:	blvs	61db1c <wprintw@plt+0x61a6c4>
   1cd0c:	stmdbvs	r3, {r0, r1, r3, r7, sl, sp, lr, pc}
   1cd10:	blcs	eba1c <wprintw@plt+0xe85c4>
   1cd14:	stcge	6, cr15, [r5], {63}	; 0x3f
   1cd18:	ldrbtmi	r4, [sl], #-2600	; 0xfffff5d8
   1cd1c:	orreq	lr, r3, #2048	; 0x800
   1cd20:	str	r6, [r0], #2584	; 0xa18
   1cd24:	andne	pc, fp, r0, asr #4
   1cd28:	blmi	995f24 <wprintw@plt+0x992acc>
   1cd2c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   1cd30:	blmi	755f1c <wprintw@plt+0x752ac4>
   1cd34:	vhsub.s8	d18, d0, d1
   1cd38:	stmiapl	r3!, {r0, r1, r3, r4, r5, r6, r7, lr}^
   1cd3c:	ldrbt	r7, [r2], #-26	; 0xffffffe6
   1cd40:	subsmi	pc, sp, r0, asr #4
   1cd44:	vshl.s8	q15, <illegal reg q15.5>, q0
   1cd48:	strbt	r4, [ip], #-86	; 0xffffffaa
   1cd4c:	subsmi	pc, r5, r0, asr #4
   1cd50:	vshl.s8	q15, <illegal reg q12.5>, q0
   1cd54:	strbt	r4, [r6], #-5
   1cd58:	andmi	pc, sp, r0, asr #4
   1cd5c:	vshl.s8	q15, <illegal reg q9.5>, q0
   1cd60:	strbt	r4, [r0], #-6
   1cd64:	eormi	pc, sp, r0, asr #4
   1cd68:	blmi	5d5ee4 <wprintw@plt+0x5d2a8c>
   1cd6c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   1cd70:	blmi	595edc <wprintw@plt+0x592a84>
   1cd74:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   1cd78:	blmi	555ed4 <wprintw@plt+0x552a7c>
   1cd7c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   1cd80:	blmi	515ecc <wprintw@plt+0x512a74>
   1cd84:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   1cd88:	svclt	0x0000e44d
   1cd8c:	muleq	r2, r8, r3
   1cd90:	andeq	r0, r0, r4, lsl r3
   1cd94:	andeq	r0, r0, r4, lsl r5
   1cd98:			; <UNDEFINED> instruction: 0x000004b8
   1cd9c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1cda0:	andeq	r0, r0, ip, lsl #7
   1cda4:	andeq	r0, r0, r0, asr #12
   1cda8:	strdeq	r3, [r1], -r4
   1cdac:			; <UNDEFINED> instruction: 0x00013dbc
   1cdb0:	andeq	r3, r1, sl, asr #26
   1cdb4:	andeq	r3, r1, ip, lsr #25
   1cdb8:	andeq	r3, r1, r0, lsl #24
   1cdbc:	andeq	r3, r1, sl, ror #23
   1cdc0:	andeq	r0, r0, r4, asr #12
   1cdc4:	andeq	r0, r0, r0, lsr r3
   1cdc8:	andeq	r0, r0, r0, lsr #9
   1cdcc:	andeq	r0, r0, r4, lsr #9
   1cdd0:	andeq	r0, r0, ip, lsl #12
   1cdd4:	ldrbtmi	r4, [sl], #-2593	; 0xfffff5df
   1cdd8:	movwcc	r6, #6547	; 0x1993
   1cddc:	blcs	b5430 <wprintw@plt+0xb1fd8>
   1cde0:	blcs	110e04 <wprintw@plt+0x10d9ac>
   1cde4:	blcs	90e70 <wprintw@plt+0x8da18>
   1cde8:			; <UNDEFINED> instruction: 0xf04fbf18
   1cdec:	ldrshle	r3, [r0], -pc	; <UNPREDICTABLE>
   1cdf0:	ldmibvs	r2, {r4, r5, r6, r8, r9, sl, lr}^
   1cdf4:	teqeq	r0, #160, 2	; 0x28	; <UNPREDICTABLE>
   1cdf8:			; <UNDEFINED> instruction: 0xdc252ac7
   1cdfc:	stmdale	ip, {r0, r3, r8, r9, fp, sp}
   1ce00:	ldmdbmi	r7, {r1, r3, sp}
   1ce04:	movwcs	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
   1ce08:			; <UNDEFINED> instruction: 0xf04f4479
   1ce0c:	strdvs	r3, [fp, #15]
   1ce10:			; <UNDEFINED> instruction: 0xf1a04770
   1ce14:	blcs	9dadc <wprintw@plt+0x9a684>
   1ce18:	mcrrne	9, 1, sp, r3, cr9	; <UNPREDICTABLE>
   1ce1c:	blmi	4911c4 <wprintw@plt+0x48dd6c>
   1ce20:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   1ce24:	andcs	lr, r6, #3194880	; 0x30c000
   1ce28:	ldmibvs	r2, {r4, r5, r6, r8, r9, sl, lr}^
   1ce2c:	teqeq	r0, #160, 2	; 0x28	; <UNPREDICTABLE>
   1ce30:	vstrle	s4, [r6, #-996]	; 0xfffffc1c
   1ce34:	ldmle	r0!, {r0, r2, r8, r9, fp, sp}^
   1ce38:	ldmne	r8, {r0, r1, r3, r8, fp, lr}
   1ce3c:	bicvs	r4, r8, r9, ror r4
   1ce40:	blcs	296df4 <wprintw@plt+0x29399c>
   1ce44:			; <UNDEFINED> instruction: 0xe7e8d9f8
   1ce48:	stmiale	r6!, {r0, r2, r8, r9, fp, sp}^
   1ce4c:	ldrdcs	lr, [r4, #-120]!	; 0xffffff88
   1ce50:	rscscc	pc, pc, pc, asr #32
   1ce54:	vqrdmulh.s<illegal width 8>	d15, d3, d1
   1ce58:			; <UNDEFINED> instruction: 0x477061d3
   1ce5c:	andeq	r5, r2, lr, lsl #22
   1ce60:	ldrdeq	r5, [r2], -ip
   1ce64:	andeq	r5, r2, r2, asr #21
   1ce68:	andeq	r5, r2, r8, lsr #21
   1ce6c:	teqeq	r0, #160, 2	; 0x28	; <UNPREDICTABLE>
   1ce70:	ldrblt	r2, [r0, #-2825]!	; 0xfffff4f7
   1ce74:	ldrmi	r4, [r5], -lr, lsl #12
   1ce78:			; <UNDEFINED> instruction: 0xf100d918
   1ce7c:	strmi	r0, [r4], -r0, lsl #7
   1ce80:	svcvc	0x00c0f5b3
   1ce84:			; <UNDEFINED> instruction: 0xf7e6d208
   1ce88:	stmdavs	r3, {r1, r2, r5, r7, fp, sp, lr, pc}
   1ce8c:	eorcc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1ce90:	vstrle	d2, [r1, #-384]	; 0xfffffe80
   1ce94:	vstrle	d2, [r1, #-408]	; 0xfffffe68
   1ce98:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   1ce9c:	blcc	15f6f48 <wprintw@plt+0x15f3af0>
   1cea0:	ldrbtcc	pc, [pc], #79	; 1cea8 <wprintw@plt+0x19a50>	; <UNPREDICTABLE>
   1cea4:	movwne	pc, #15110	; 0x3b06	; <UNPREDICTABLE>
   1cea8:	ldrb	r6, [r5, fp, lsr #32]!
   1ceac:			; <UNDEFINED> instruction: 0xf04f6812
   1ceb0:	blx	6a2b6 <wprintw@plt+0x66e5e>
   1ceb4:	eorvs	r2, fp, r3, lsl #6
   1ceb8:	svclt	0x0000e7ee
   1cebc:	movteq	pc, #416	; 0x1a0	; <UNPREDICTABLE>
   1cec0:	ldmdble	r6, {r0, r1, r2, r3, r4, r8, r9, fp, sp}
   1cec4:	msreq	SPSR_, #160, 2	; 0x28
   1cec8:	ldmdble	r2, {r1, r2, r3, r4, r8, r9, fp, sp}
   1cecc:	teqeq	r3, #160, 2	; 0x28	; <UNPREDICTABLE>
   1ced0:	ldmdble	r0, {r2, r8, r9, fp, sp}
   1ced4:	svclt	0x00182838
   1ced8:	svclt	0x000c283f
   1cedc:	movwcs	r2, #769	; 0x301
   1cee0:	ldmdacs	r2!, {r0, r1, r3, ip, lr, pc}
   1cee4:	stmdacs	r0!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1cee8:	stmdacs	pc!, {r0, r1, ip, lr, pc}	; <UNPREDICTABLE>
   1ceec:	andscs	fp, pc, r8, lsl #30
   1cef0:			; <UNDEFINED> instruction: 0x46184770
   1cef4:	ldmdacc	r8, {r4, r5, r6, r8, r9, sl, lr}
   1cef8:	rsbscs	r4, pc, r0, ror r7	; <UNPREDICTABLE>
   1cefc:	svclt	0x00004770
   1cf00:	svcmi	0x00f0e92d
   1cf04:	bmi	1b2e950 <wprintw@plt+0x1b2b4f8>
   1cf08:	blmi	1b49134 <wprintw@plt+0x1b45cdc>
   1cf0c:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
   1cf10:	strmi	sl, [sp], -r2, lsl #16
   1cf14:	ldrdhi	pc, [r8, pc]!	; <UNPREDICTABLE>
   1cf18:	ldrbtmi	r5, [r8], #2259	; 0x8d3
   1cf1c:	movwls	r6, #30747	; 0x781b
   1cf20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1cf24:	cdp	7, 6, cr15, cr4, cr5, {7}
   1cf28:	eorle	r1, r3, r3, asr #24
   1cf2c:	stmdbls	r4, {r0, r2, r5, r6, r9, fp, lr}
   1cf30:			; <UNDEFINED> instruction: 0xf8584b65
   1cf34:	bls	f8f44 <wprintw@plt+0xf5aec>
   1cf38:	bne	4b7020 <wprintw@plt+0x4b3bc8>
   1cf3c:	eorsvs	r6, r1, sl, lsr #32
   1cf40:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1cf44:	ldmdavs	r8, {r1, r3, r5, fp, sp, lr}
   1cf48:			; <UNDEFINED> instruction: 0xf7e69301
   1cf4c:	bls	1d78ec <wprintw@plt+0x1d4494>
   1cf50:	bleq	198fa0 <wprintw@plt+0x195b48>
   1cf54:	andsle	r4, r9, r4, lsl #12
   1cf58:			; <UNDEFINED> instruction: 0xf1b94648
   1cf5c:	andle	r0, r9, r0, lsl #30
   1cf60:			; <UNDEFINED> instruction: 0xf8584b5a
   1cf64:	ldmdavs	r8, {r0, r1, ip, sp}
   1cf68:	andeq	pc, r8, r0, lsl #1
   1cf6c:	sbceq	pc, r0, r0, asr #7
   1cf70:	teqle	fp, r0, lsr #32
   1cf74:	blmi	146f8d4 <wprintw@plt+0x146c47c>
   1cf78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1cf7c:	blls	1f6fec <wprintw@plt+0x1f3b94>
   1cf80:			; <UNDEFINED> instruction: 0xf040405a
   1cf84:	mullt	r9, r7, r0
   1cf88:	svchi	0x00f0e8bd
   1cf8c:	svcne	0x0004f412
   1cf90:	blmi	1451040 <wprintw@plt+0x144dbe8>
   1cf94:	ldmdavs	r1!, {r1, r3, r5, fp, sp, lr}
   1cf98:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1cf9c:			; <UNDEFINED> instruction: 0xf7e66818
   1cfa0:			; <UNDEFINED> instruction: 0x4680ea3c
   1cfa4:			; <UNDEFINED> instruction: 0xb1f8b99c
   1cfa8:	vqdmulh.s<illegal width 8>	d25, d0, d6
   1cfac:			; <UNDEFINED> instruction: 0xf4131003
   1cfb0:	svclt	0x00083f80
   1cfb4:	addvc	pc, r1, pc, asr #8
   1cfb8:			; <UNDEFINED> instruction: 0xf7ff9001
   1cfbc:	stmdals	r1, {r0, r1, r2, r5, r7, r9, fp, ip, sp, lr, pc}
   1cfc0:	blx	fe95afc4 <wprintw@plt+0xfe957b6c>
   1cfc4:			; <UNDEFINED> instruction: 0xf7ff9801
   1cfc8:	andcs	pc, r1, r1, lsr #21
   1cfcc:	stmdbls	r1, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1cfd0:			; <UNDEFINED> instruction: 0x462a465b
   1cfd4:	ldrtmi	r6, [r1], -r8, lsl #16
   1cfd8:	ldmib	r4!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cfdc:	svceq	0x0000f1b8
   1cfe0:	ldmdavs	r3!, {r1, r5, r6, r7, r8, ip, lr, pc}
   1cfe4:	sbcsle	r2, pc, r0, lsl #22
   1cfe8:	strb	r2, [r3, r2]
   1cfec:	strtmi	r9, [sl], -r1, lsl #22
   1cff0:	ldmdavs	r8, {r0, r4, r5, r9, sl, lr}
   1cff4:			; <UNDEFINED> instruction: 0xf7e62300
   1cff8:	ldmdavs	r0!, {r1, r2, r5, r7, r8, fp, sp, lr, pc}
   1cffc:	bls	14b4c4 <wprintw@plt+0x14806c>
   1d000:	blls	f70ec <wprintw@plt+0xf3c94>
   1d004:	eorvs	r1, fp, fp, asr sl
   1d008:			; <UNDEFINED> instruction: 0xe7b36032
   1d00c:			; <UNDEFINED> instruction: 0xf8584b32
   1d010:	ldmdavs	r8!, {r0, r1, ip, sp, lr}
   1d014:			; <UNDEFINED> instruction: 0xf95ef7ee
   1d018:	stmdacs	r4, {r4, r5, r8, r9, fp, lr}
   1d01c:	stmdble	r1, {r0, r7, r9, sl, lr}^
   1d020:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1d024:	stmdaeq	r9, {r0, r6, sl, fp, ip}^
   1d028:	ldrdeq	pc, [r0], -sl
   1d02c:			; <UNDEFINED> instruction: 0xf824f00d
   1d030:	stmdavs	r8!, {r2, r9, sl, lr}
   1d034:			; <UNDEFINED> instruction: 0xf00d4621
   1d038:	ldmdavs	r5!, {r0, r2, r5, r7, r9, fp, ip, sp, lr, pc}
   1d03c:	strbeq	lr, [r0, #-2821]	; 0xfffff4fb
   1d040:	strbmi	r4, [sp, #-1550]	; 0xfffff9f2
   1d044:			; <UNDEFINED> instruction: 0xf8dad909
   1d048:	strtmi	r0, [r1], -r0
   1d04c:	blx	fe6d9088 <wprintw@plt+0xfe6d5c30>
   1d050:	ble	ff26da90 <wprintw@plt+0xff26a638>
   1d054:	strbmi	r3, [sp, #-3330]	; 0xfffff2fe
   1d058:	blmi	893378 <wprintw@plt+0x88ff20>
   1d05c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1d060:	ldmdblt	ip, {r2, r3, r4, fp, sp, lr}
   1d064:	stmibvs	r4!, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   1d068:	adcle	r2, lr, r0, lsl #24
   1d06c:	stmdavs	r3!, {r3, r4, r5, fp, sp, lr}^
   1d070:	rscsle	r4, r8, r8, lsl r2
   1d074:			; <UNDEFINED> instruction: 0xf7ee6821
   1d078:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}
   1d07c:	stccc	0, cr13, [r1, #-972]	; 0xfffffc34
   1d080:	stmdavs	r1!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
   1d084:			; <UNDEFINED> instruction: 0xf7ee6838
   1d088:	strmi	pc, [r4], -r7, ror #17
   1d08c:			; <UNDEFINED> instruction: 0xf7ff6840
   1d090:	stmdavs	r3!, {r0, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}^
   1d094:	blcs	17abd1c <wprintw@plt+0x17a88c4>
   1d098:	mulscs	fp, r7, r8
   1d09c:	blx	ddb0a0 <wprintw@plt+0xdd7c48>
   1d0a0:	strb	r2, [r7, -r1]!
   1d0a4:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1d0a8:	ldrdmi	pc, [r0], -sl
   1d0ac:	ldrbvc	lr, [r4], #2820	; 0xb04
   1d0b0:	ldr	r1, [lr, r4, rrx]!
   1d0b4:	cdp	7, 9, cr15, cr2, cr5, {7}
   1d0b8:	muleq	r2, sl, sl
   1d0bc:	andeq	r0, r0, ip, ror #6
   1d0c0:	andeq	r4, r2, lr, lsl #21
   1d0c4:	andeq	r0, r0, r8, asr #6
   1d0c8:	andeq	r0, r0, r8, lsr r6
   1d0cc:	andeq	r0, r0, r4, lsr #11
   1d0d0:	andeq	r4, r2, r0, lsr sl
   1d0d4:	andeq	r0, r0, r4, asr #7
   1d0d8:	ldrdeq	r0, [r0], -r8
   1d0dc:	andeq	r0, r0, r0, lsl #10
   1d0e0:	andeq	r0, r0, r0, lsl r5
   1d0e4:	andcs	fp, r0, #16, 10	; 0x4000000
   1d0e8:			; <UNDEFINED> instruction: 0xf7e54604
   1d0ec:			; <UNDEFINED> instruction: 0x4620ed70
   1d0f0:			; <UNDEFINED> instruction: 0x4010e8bd
   1d0f4:	ldmdblt	r2!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d0f8:	andcs	r4, r0, #10240	; 0x2800
   1d0fc:	ldrbtmi	fp, [fp], #-1328	; 0xfffffad0
   1d100:	addlt	r4, r3, r9, lsl #16
   1d104:	ldrmi	r4, [r1], -r9, lsl #26
   1d108:	ldmdbpl	sp, {r0, r3, sl, fp, lr}^
   1d10c:	strls	r4, [r1], #-1148	; 0xfffffb84
   1d110:	blmi	233188 <wprintw@plt+0x22fd30>
   1d114:	stmdavs	r4!, {r3, r5, fp, sp, lr}
   1d118:	strls	r4, [r0], #-1147	; 0xfffffb85
   1d11c:	cdp	7, 6, cr15, cr4, cr5, {7}
   1d120:	ldclt	0, cr11, [r0, #-12]!
   1d124:	andeq	r4, r2, sl, lsr #17
   1d128:	andeq	r0, r0, r0, lsl #10
   1d12c:	strdeq	r0, [r0], -ip
   1d130:	andeq	r0, r1, r8, asr #32
   1d134:	andeq	sp, r0, r0, lsl r5
   1d138:	blmi	34a920 <wprintw@plt+0x3474c8>
   1d13c:	ldrbtmi	r4, [fp], #-2572	; 0xfffff5f4
   1d140:	ldmdavs	r2!, {r1, r2, r3, r4, r7, fp, ip, lr}
   1d144:	vstrle	s4, [pc, #-0]	; 1d14c <wprintw@plt+0x19cf4>
   1d148:	strcs	r4, [r0], #-2570	; 0xfffff5f6
   1d14c:	ldmdavs	sp!, {r0, r1, r2, r3, r4, r7, fp, ip, lr}
   1d150:	andcs	r4, r0, #34603008	; 0x2100000
   1d154:	strtmi	r3, [r8], -r1, lsl #8
   1d158:	ldc	7, cr15, [r8, #-916]!	; 0xfffffc6c
   1d15c:			; <UNDEFINED> instruction: 0xf7e64628
   1d160:	ldmdavs	r3!, {r8, fp, sp, lr, pc}
   1d164:	lfmle	f4, 2, [r2], #652	; 0x28c
   1d168:	svclt	0x0000bdf8
   1d16c:	andeq	r4, r2, sl, ror #16
   1d170:	andeq	r0, r0, ip, lsl r3
   1d174:	andeq	r0, r0, r4, asr #7
   1d178:	andcs	r4, r0, #7168	; 0x1c00
   1d17c:	ldrmi	r4, [r1], -r7, lsl #16
   1d180:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1d184:	ldmdavs	ip, {r0, r1, r3, r4, fp, ip, lr}
   1d188:			; <UNDEFINED> instruction: 0xf7e54620
   1d18c:	strtmi	lr, [r0], -r0, lsr #26
   1d190:			; <UNDEFINED> instruction: 0x4010e8bd
   1d194:	stmialt	r2!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d198:	andeq	r4, r2, r8, lsr #16
   1d19c:	andeq	r0, r0, r8, lsr r6
   1d1a0:	andcs	fp, r0, #56, 10	; 0xe000000
   1d1a4:	ldrmi	r4, [r1], -r8, lsl #22
   1d1a8:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   1d1ac:	stmdavs	r5!, {r2, r3, r4, fp, ip, lr}
   1d1b0:			; <UNDEFINED> instruction: 0xf7e54628
   1d1b4:	strtmi	lr, [r8], -ip, lsl #26
   1d1b8:	ldm	r2, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d1bc:	pop	{r5, fp, sp, lr}
   1d1c0:			; <UNDEFINED> instruction: 0xf7e54038
   1d1c4:	svclt	0x0000bf71
   1d1c8:	strdeq	r4, [r2], -lr
   1d1cc:	andeq	r0, r0, r8, lsr r6
   1d1d0:	bmi	22fdf4 <wprintw@plt+0x22c99c>
   1d1d4:	ldmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   1d1d8:			; <UNDEFINED> instruction: 0x07126812
   1d1dc:	bmi	1d21f4 <wprintw@plt+0x1ced9c>
   1d1e0:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   1d1e4:			; <UNDEFINED> instruction: 0xdc002b04
   1d1e8:			; <UNDEFINED> instruction: 0xf7ff4770
   1d1ec:	svclt	0x0000b895
   1d1f0:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   1d1f4:	andeq	r0, r0, r4, lsr #11
   1d1f8:			; <UNDEFINED> instruction: 0x000005b4
   1d1fc:	bmi	1efe1c <wprintw@plt+0x1ec9c4>
   1d200:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1d204:	movwcs	r6, #6170	; 0x181a
   1d208:	mulle	r3, r0, r2
   1d20c:	movwcc	r6, #7744	; 0x1e40
   1d210:			; <UNDEFINED> instruction: 0xd1fb4290
   1d214:			; <UNDEFINED> instruction: 0x47704618
   1d218:	andeq	r4, r2, r8, lsr #15
   1d21c:	ldrdeq	r0, [r0], -r8
   1d220:	bmi	fe54a260 <wprintw@plt+0xfe546e08>
   1d224:	ldrbtmi	r4, [sl], #-2964	; 0xfffff46c
   1d228:	svcmi	0x00f0e92d
   1d22c:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   1d230:	ldcmi	6, cr4, [r2], {5}
   1d234:	ldmdavs	fp, {r1, r4, r7, r9, fp, lr}
   1d238:			; <UNDEFINED> instruction: 0xf04f9303
   1d23c:	ldrbtmi	r0, [ip], #-768	; 0xfffffd00
   1d240:	svcls	0x000d4b90
   1d244:			; <UNDEFINED> instruction: 0xf8d658a6
   1d248:			; <UNDEFINED> instruction: 0xf0299000
   1d24c:	eorsvs	r7, r2, r0, lsl #4
   1d250:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   1d254:	ldrdcc	pc, [r0], -r8
   1d258:			; <UNDEFINED> instruction: 0xf0002b03
   1d25c:	stmdacs	r0, {r0, r3, r4, r5, r7, pc}
   1d260:	blcs	cce88 <wprintw@plt+0xc9a30>
   1d264:	addshi	pc, r6, r0
   1d268:	stmiapl	r3!, {r0, r1, r2, r7, r8, r9, fp, lr}^
   1d26c:	blcs	3b2e0 <wprintw@plt+0x37e88>
   1d270:	addshi	pc, sp, r0
   1d274:	ldcl	7, cr15, [ip, #916]	; 0x394
   1d278:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1d27c:	addshi	pc, r7, r0, asr #32
   1d280:	ldrdcc	pc, [r0], -r8
   1d284:			; <UNDEFINED> instruction: 0xf0002b03
   1d288:	stccs	0, cr8, [r3, #-736]	; 0xfffffd20
   1d28c:	rschi	pc, r3, r0
   1d290:	vstrcs	d4, [r1, #-504]	; 0xfffffe08
   1d294:	svclt	0x000c58e3
   1d298:	ldrdge	pc, [ip], -r3
   1d29c:			; <UNDEFINED> instruction: 0xa010f8d3
   1d2a0:	andpl	pc, r0, r8, asr #17
   1d2a4:			; <UNDEFINED> instruction: 0xff68f7ff
   1d2a8:	tstcs	r6, r9, ror fp
   1d2ac:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1d2b0:	stmdavs	r8!, {r0, r2, r5, r6, r7, fp, ip, lr}
   1d2b4:	andne	pc, r1, r0, lsl #22
   1d2b8:	stc2	7, cr15, [r8, #1016]	; 0x3f8
   1d2bc:	tstcs	r6, sl, lsr #16
   1d2c0:	ldfeqd	f7, [r8], #-52	; 0xffffffcc
   1d2c4:	mvnscc	pc, #79	; 0x4f
   1d2c8:	andgt	pc, r4, sp, asr #17
   1d2cc:	tstne	r1, r2, lsl #22	; <UNPREDICTABLE>
   1d2d0:	andcs	r9, r1, #0, 14
   1d2d4:	andgt	pc, r8, sp, asr #17
   1d2d8:			; <UNDEFINED> instruction: 0xf7e54683
   1d2dc:	stmdavs	sl!, {r2, r5, r8, sl, fp, sp, lr, pc}
   1d2e0:	strbmi	r4, [r1], -r3, asr #12
   1d2e4:			; <UNDEFINED> instruction: 0xf8cd4658
   1d2e8:			; <UNDEFINED> instruction: 0xf0008000
   1d2ec:			; <UNDEFINED> instruction: 0x4607fa7b
   1d2f0:			; <UNDEFINED> instruction: 0xf7e54658
   1d2f4:	ldrtmi	lr, [r8], -r0, lsl #26
   1d2f8:			; <UNDEFINED> instruction: 0xf7fe682d
   1d2fc:	stmdbmi	r5!, {r0, r1, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   1d300:	ldrbtmi	r4, [r9], #-2917	; 0xfffff49b
   1d304:	stmdaeq	r2, {r3, r5, r9, fp, ip}^
   1d308:	stmiapl	r5!, {r1, r3, r9, sp, lr}^
   1d30c:	stmdavs	r8!, {r0, r9, fp, sp}
   1d310:	bcc	d389c <wprintw@plt+0xd0444>
   1d314:			; <UNDEFINED> instruction: 0xf7e54641
   1d318:			; <UNDEFINED> instruction: 0x4642ec5a
   1d31c:	stmdavs	r8!, {r0, r4, r6, r9, sl, lr}
   1d320:	stc	7, cr15, [sl], #916	; 0x394
   1d324:			; <UNDEFINED> instruction: 0xf04f495d
   1d328:	stmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
   1d32c:			; <UNDEFINED> instruction: 0xf7e54479
   1d330:			; <UNDEFINED> instruction: 0xf04fecee
   1d334:			; <UNDEFINED> instruction: 0x463932ff
   1d338:			; <UNDEFINED> instruction: 0xf7e56828
   1d33c:	ldrtmi	lr, [r8], -r8, ror #25
   1d340:	ldcl	7, cr15, [r8], {229}	; 0xe5
   1d344:	stmdavs	r8!, {r1, r2, r4, r6, r8, fp, lr}
   1d348:	rscscc	pc, pc, #79	; 0x4f
   1d34c:			; <UNDEFINED> instruction: 0xf7e54479
   1d350:	stmdavs	r8!, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
   1d354:	andcs	r4, r0, #84934656	; 0x5100000
   1d358:	svc	0x00a4f7e5
   1d35c:			; <UNDEFINED> instruction: 0xf0036833
   1d360:	blcs	31df98 <wprintw@plt+0x31ab40>
   1d364:	stmdavs	r8!, {r1, r2, r3, r4, r5, r6, ip, lr, pc}
   1d368:	ldcl	7, cr15, [r4, #916]	; 0x394
   1d36c:	andcs	r4, r1, #78848	; 0x13400
   1d370:	svcvc	0x0000f019
   1d374:	andsvc	r5, sl, r3, ror #17
   1d378:	bmi	12f744c <wprintw@plt+0x12f3ff4>
   1d37c:			; <UNDEFINED> instruction: 0xf043bf18
   1d380:	ldrbtmi	r7, [sl], #-768	; 0xfffffd00
   1d384:	eorsvs	fp, r3, r8, lsl pc
   1d388:	svcpl	0x0080f013
   1d38c:	movwcs	fp, #7956	; 0x1f14
   1d390:	subsvs	r2, r3, #1744830464	; 0x68000000
   1d394:	blmi	e2fcb0 <wprintw@plt+0xe2c858>
   1d398:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d39c:	blls	f740c <wprintw@plt+0xf3fb4>
   1d3a0:	qdsuble	r4, sl, r5
   1d3a4:	pop	{r2, ip, sp, pc}
   1d3a8:	strdlt	r4, [r3], -r0
   1d3ac:	blmi	102f174 <wprintw@plt+0x102bd1c>
   1d3b0:	stmdami	r0, {r0, r2, r5, r9, sp}^
   1d3b4:	stmiapl	r3!, {r0, r8, sp}^
   1d3b8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   1d3bc:	ldcl	7, cr15, [r0, #-916]!	; 0xfffffc6c
   1d3c0:	adcvs	pc, pc, pc, asr #8
   1d3c4:			; <UNDEFINED> instruction: 0xf8c82300
   1d3c8:			; <UNDEFINED> instruction: 0xf7e53000
   1d3cc:			; <UNDEFINED> instruction: 0xe7e1efb0
   1d3d0:	bicsle	r2, pc, r3, lsl #16
   1d3d4:	strbmi	lr, [r1], -r8, asr #14
   1d3d8:	bl	ffe5b374 <wprintw@plt+0xffe57f1c>
   1d3dc:	ldrbmi	r4, [r1], -r2, asr #12
   1d3e0:			; <UNDEFINED> instruction: 0xf7e56828
   1d3e4:	stmdavs	r8!, {r1, r3, r6, sl, fp, sp, lr, pc}
   1d3e8:	rscscc	pc, pc, #79	; 0x4f
   1d3ec:			; <UNDEFINED> instruction: 0xf7e54639
   1d3f0:	ldrtmi	lr, [r8], -lr, lsl #25
   1d3f4:	ldcl	7, cr15, [lr], #-916	; 0xfffffc6c
   1d3f8:	stcmi	7, cr14, [pc, #-684]!	; 1d154 <wprintw@plt+0x19cfc>
   1d3fc:	bvs	aae5f8 <wprintw@plt+0xaab1a0>
   1d400:	stmible	r7, {r2, r9, fp, sp}^
   1d404:	ldrbmi	r4, [r1], -r2, lsr #16
   1d408:	stmdapl	r0!, {r0, r1, r5, r8, r9, fp, lr}
   1d40c:	stmdavs	r3, {r1, r2, r5, r6, r7, fp, ip, lr}
   1d410:	bne	fe6b74d8 <wprintw@plt+0xfe6b4080>
   1d414:			; <UNDEFINED> instruction: 0xf7e53202
   1d418:	blmi	758388 <wprintw@plt+0x754f30>
   1d41c:	ldmdavs	r0!, {r1, r4, r6, r9, sl, lr}
   1d420:	stmdbvs	r1!, {r2, r5, r6, r7, fp, ip, lr}^
   1d424:	stc	7, cr15, [r8], #-916	; 0xfffffc6c
   1d428:	ldmdavs	r0!, {r2, r5, r8, fp, lr}
   1d42c:	rscscc	pc, pc, #79	; 0x4f
   1d430:			; <UNDEFINED> instruction: 0xf7e54479
   1d434:	stmdbvs	r1!, {r2, r3, r5, r6, sl, fp, sp, lr, pc}^
   1d438:	ldmdavs	r0!, {r1, r4, r6, r9, sl, lr}
   1d43c:	svc	0x0032f7e5
   1d440:			; <UNDEFINED> instruction: 0xf7e56830
   1d444:	rsbcs	lr, r4, r4, lsr lr
   1d448:	eorge	pc, r0, r5, asr #17
   1d44c:	svc	0x006ef7e5
   1d450:	ldc	7, cr15, [r4, #916]	; 0x394
   1d454:			; <UNDEFINED> instruction: 0xf7e5e79e
   1d458:	blmi	358aa8 <wprintw@plt+0x355650>
   1d45c:			; <UNDEFINED> instruction: 0xf8d358e3
   1d460:			; <UNDEFINED> instruction: 0xe71da014
   1d464:	stmdavs	r8!, {r9, sp}
   1d468:			; <UNDEFINED> instruction: 0xf7e54611
   1d46c:			; <UNDEFINED> instruction: 0xe77aebb0
   1d470:	ldc	7, cr15, [r4], #916	; 0x394
   1d474:	andeq	r4, r2, r2, lsl #15
   1d478:	andeq	r0, r0, ip, ror #6
   1d47c:	andeq	r4, r2, sl, ror #14
   1d480:	andeq	r0, r0, r4, lsr #11
   1d484:	andeq	r0, r0, r4, asr r5
   1d488:	andeq	r0, r0, r0, ror #10
   1d48c:	andeq	r0, r0, ip, lsr #10
   1d490:	andeq	r0, r0, r0, lsl #10
   1d494:	andeq	r5, r2, r2, ror #11
   1d498:	andeq	r0, r0, r8, lsr r6
   1d49c:	andeq	r3, r1, ip, lsl #8
   1d4a0:	strdeq	r3, [r1], -r0
   1d4a4:	andeq	r0, r0, r8, lsr r4
   1d4a8:	andeq	r5, r2, r2, ror #10
   1d4ac:	andeq	r4, r2, r0, lsl r6
   1d4b0:	andeq	r0, r0, ip, lsl r4
   1d4b4:	andeq	r3, r1, r8, asr r3
   1d4b8:	andeq	r5, r2, r8, ror #9
   1d4bc:	andeq	sp, r0, r8, asr #3
   1d4c0:			; <UNDEFINED> instruction: 0x4605b5f0
   1d4c4:			; <UNDEFINED> instruction: 0x46084b53
   1d4c8:	addlt	r4, r7, r3, asr r9
   1d4cc:	ldrbtmi	r4, [fp], #-2643	; 0xfffff5ad
   1d4d0:	mrcmi	4, 2, r4, cr3, cr9, {3}
   1d4d4:	stmpl	sl, {r2, r3, r4, r7, r9, fp, sp, lr}
   1d4d8:	ldmdavs	r2, {r1, r2, r3, r4, r5, r6, sl, lr}
   1d4dc:			; <UNDEFINED> instruction: 0xf04f9205
   1d4e0:	sfmne	f0, 2, [r2], #-0
   1d4e4:	sfmcs	f6, 4, [r5], {154}	; 0x9a
   1d4e8:	addhi	pc, sl, r0, lsl #4
   1d4ec:			; <UNDEFINED> instruction: 0xf004e8df
   1d4f0:	smlaldcc	r2, r6, sl, r8
   1d4f4:	svcmi	0x004b033f
   1d4f8:	ldrbtmi	r2, [pc], #-257	; 1d500 <wprintw@plt+0x1a0a8>
   1d4fc:	eoreq	pc, ip, #-1073741823	; 0xc0000001
   1d500:	ldc2	7, cr15, [r4], #1020	; 0x3fc
   1d504:	rsbsle	r1, r3, r2, asr #24
   1d508:	andcs	r4, r0, #72704	; 0x11c00
   1d50c:	addsvs	r4, sl, #2063597568	; 0x7b000000
   1d510:	blmi	10afe30 <wprintw@plt+0x10ac9d8>
   1d514:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d518:	blls	177588 <wprintw@plt+0x174130>
   1d51c:	qdsuble	r4, sl, sp
   1d520:	ldcllt	0, cr11, [r0, #28]!
   1d524:	teqeq	r0, #160, 2	; 0x28	; <UNPREDICTABLE>
   1d528:	stmdble	pc!, {r0, r8, r9, fp, sp}	; <UNPREDICTABLE>
   1d52c:	mvnle	r1, r3, asr #24
   1d530:	ldmpl	r3!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, lr}^
   1d534:	adcmi	r6, fp, #1769472	; 0x1b0000
   1d538:			; <UNDEFINED> instruction: 0xf04fd05c
   1d53c:			; <UNDEFINED> instruction: 0xe7e730ff
   1d540:	andle	r2, r4, r0, lsr r8
   1d544:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
   1d548:	blcs	380bc <wprintw@plt+0x34c64>
   1d54c:	bmi	ed1d0c <wprintw@plt+0xece8b4>
   1d550:	orrcc	pc, r0, pc, asr #8
   1d554:	eorcc	r4, ip, #2046820352	; 0x7a000000
   1d558:	stc2	7, cr15, [r8], {255}	; 0xff
   1d55c:	bmi	e174fc <wprintw@plt+0xe140a4>
   1d560:	orrvc	pc, r0, pc, asr #8
   1d564:	eorcc	r4, ip, #2046820352	; 0x7a000000
   1d568:	stc2	7, cr15, [r0], {255}	; 0xff
   1d56c:	bmi	d574ec <wprintw@plt+0xd54094>
   1d570:	ldrbtmi	r2, [sl], #-272	; 0xfffffef0
   1d574:			; <UNDEFINED> instruction: 0xf7ff322c
   1d578:			; <UNDEFINED> instruction: 0xe7d7fc79
   1d57c:	vst1.8	{d20-d21}, [pc :256], r1
   1d580:	ldrbtmi	r5, [sl], #-384	; 0xfffffe80
   1d584:			; <UNDEFINED> instruction: 0xf7ff322c
   1d588:			; <UNDEFINED> instruction: 0xe7cffc71
   1d58c:	ldreq	r4, [sl, #-2350]	; 0xfffff6d2
   1d590:	ldrbtmi	r4, [r9], #-2855	; 0xfffff4d9
   1d594:	ldmpl	r3!, {r1, r3, r6, r7, r9, sp, lr}^
   1d598:	addsmi	r6, sp, #1769472	; 0x1b0000
   1d59c:	stmdbmi	fp!, {r0, r2, r3, r6, r7, r8, ip, lr, pc}
   1d5a0:	stcmi	3, cr2, [fp, #-28]!	; 0xffffffe4
   1d5a4:	ldrbtmi	sl, [r9], #-3590	; 0xfffff1fa
   1d5a8:	ldrbtmi	r9, [sp], #-513	; 0xfffffdff
   1d5ac:	ldmib	r1, {r8, sl, ip, pc}^
   1d5b0:	andcs	r0, r1, #0, 2
   1d5b4:			; <UNDEFINED> instruction: 0xf8ad0c0d
   1d5b8:	stcne	0, cr1, [r1], #64	; 0x40
   1d5bc:	andls	sl, r3, r3, lsl #24
   1d5c0:			; <UNDEFINED> instruction: 0xf88d4620
   1d5c4:			; <UNDEFINED> instruction: 0xf7e55012
   1d5c8:	blmi	8d9288 <wprintw@plt+0x8d5e30>
   1d5cc:	andcs	r4, r5, #557056	; 0x88000
   1d5d0:	andcs	r4, r0, fp, ror r4
   1d5d4:	strcs	r4, [lr, #-1145]!	; 0xfffffb87
   1d5d8:	ldrtmi	r6, [r3], #-2715	; 0xfffff565
   1d5dc:	stcpl	8, cr15, [ip], {3}
   1d5e0:	bl	ffadb57c <wprintw@plt+0xffad8124>
   1d5e4:	strmi	r4, [r1], -r2, lsr #12
   1d5e8:			; <UNDEFINED> instruction: 0xf7ff2000
   1d5ec:			; <UNDEFINED> instruction: 0xe7a4fe19
   1d5f0:			; <UNDEFINED> instruction: 0xe79b6af8
   1d5f4:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
   1d5f8:			; <UNDEFINED> instruction: 0xe7d06ada
   1d5fc:	bl	ffbdb598 <wprintw@plt+0xffbd8140>
   1d600:	ldmpl	r3!, {r0, r1, r3, r8, r9, fp, lr}^
   1d604:	addsmi	r6, sp, #1769472	; 0x1b0000
   1d608:	blmi	591c6c <wprintw@plt+0x58e814>
   1d60c:	bvs	ff6ae800 <wprintw@plt+0xff6ab3a8>
   1d610:	svclt	0x0000e7c5
   1d614:	andeq	r5, r2, r6, lsl r4
   1d618:	ldrdeq	r4, [r2], -r8
   1d61c:	andeq	r0, r0, ip, ror #6
   1d620:	ldrdeq	r4, [r2], -r0
   1d624:	andeq	r5, r2, sl, ror #7
   1d628:	ldrdeq	r5, [r2], -r8
   1d62c:	muleq	r2, r4, r4
   1d630:	andeq	r0, r0, r4, asr #7
   1d634:	muleq	r2, lr, r3
   1d638:	muleq	r2, r0, r3
   1d63c:	andeq	r5, r2, r0, lsl #7
   1d640:	andeq	r5, r2, r2, ror r3
   1d644:	andeq	r5, r2, r2, ror #6
   1d648:	andeq	r5, r2, r2, asr r3
   1d64c:			; <UNDEFINED> instruction: 0x000131b6
   1d650:	muleq	r1, r6, r1
   1d654:	andeq	r5, r2, r4, lsl r3
   1d658:	andeq	r3, r1, r4, ror r1
   1d65c:	andeq	r5, r2, lr, ror #5
   1d660:	ldrdeq	r5, [r2], -r8
   1d664:			; <UNDEFINED> instruction: 0x4605b5f8
   1d668:			; <UNDEFINED> instruction: 0x460e4b31
   1d66c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   1d670:	tstcs	r1, sl, lsl r2
   1d674:			; <UNDEFINED> instruction: 0xf7fe4628
   1d678:			; <UNDEFINED> instruction: 0x4604ff7f
   1d67c:	rscsle	r2, r8, r0, lsl #16
   1d680:	movwcc	r6, #10243	; 0x2803
   1d684:	movwcs	sp, #4175	; 0x104f
   1d688:			; <UNDEFINED> instruction: 0xf7e86033
   1d68c:	msrlt	SPSR_, #757760	; 0xb9000
   1d690:	strtmi	r6, [r8], -r1, lsr #16
   1d694:			; <UNDEFINED> instruction: 0xff14f7ff
   1d698:			; <UNDEFINED> instruction: 0xd1263001
   1d69c:	andcs	r4, r0, #37888	; 0x9400
   1d6a0:	andsvc	r4, sl, #2063597568	; 0x7b000000
   1d6a4:			; <UNDEFINED> instruction: 0xf7e54620
   1d6a8:	tstcs	r1, r6, lsr #22
   1d6ac:			; <UNDEFINED> instruction: 0xf7fe4628
   1d6b0:	strmi	pc, [r4], -r3, ror #30
   1d6b4:	rscsle	r2, r8, r0, lsl #16
   1d6b8:	strtmi	r6, [r8], -r1, lsl #16
   1d6bc:			; <UNDEFINED> instruction: 0xff00f7ff
   1d6c0:	rscle	r1, pc, r3, asr #24
   1d6c4:			; <UNDEFINED> instruction: 0xf7e84631
   1d6c8:	ldmdavs	r5!, {r0, r1, r3, r5, sl, fp, ip, sp, lr, pc}
   1d6cc:	svclt	0x00c82d00
   1d6d0:	strmi	r1, [r7], -sp, lsr #16
   1d6d4:			; <UNDEFINED> instruction: 0xf815dd05
   1d6d8:			; <UNDEFINED> instruction: 0xf7fe0d01
   1d6dc:	adcsmi	pc, sp, #23, 30	; 0x5c
   1d6e0:			; <UNDEFINED> instruction: 0x4638d1f9
   1d6e4:	bl	1db680 <wprintw@plt+0x1d8228>
   1d6e8:	stmdavs	r0!, {r1, sp, lr, pc}
   1d6ec:			; <UNDEFINED> instruction: 0xff0ef7fe
   1d6f0:			; <UNDEFINED> instruction: 0xf7e54620
   1d6f4:	blmi	4582fc <wprintw@plt+0x454ea4>
   1d6f8:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   1d6fc:	stmdale	r5, {r0, r1, r9, fp, sp}
   1d700:	pop	{r0, r4, r5, fp, sp, lr}
   1d704:	strdcs	r4, [r0], -r8
   1d708:	svclt	0x0036f7fe
   1d70c:	ldmdavs	sl, {r0, r1, r3, r4, r6, r7, fp, sp, lr}
   1d710:	mvnsle	r2, fp, lsl sl
   1d714:	bcs	6f7884 <wprintw@plt+0x6f442c>
   1d718:	ldmvs	fp, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
   1d71c:	mvnle	r2, fp, asr fp
   1d720:	eorsvs	r2, r1, r2, lsl #2
   1d724:			; <UNDEFINED> instruction: 0xf7e5e7ed
   1d728:	andcs	lr, r0, r6, ror #21
   1d72c:	ldcllt	0, cr6, [r8, #192]!	; 0xc0
   1d730:	andeq	r5, r2, r6, ror r2
   1d734:	andeq	r5, r2, r4, asr #4
   1d738:	andeq	r5, r2, ip, ror #3
   1d73c:			; <UNDEFINED> instruction: 0x460db5f8
   1d740:	strmi	r4, [r4], -r3, lsr #28
   1d744:	ldrbtmi	r4, [lr], #-2851	; 0xfffff4dd
   1d748:	ldmdavs	r9!, {r0, r1, r2, r4, r5, r6, r7, fp, ip, lr}
   1d74c:	ldrtle	r0, [sl], #-648	; 0xfffffd78
   1d750:	orrcc	pc, r0, r1, lsl r4	; <UNPREDICTABLE>
   1d754:			; <UNDEFINED> instruction: 0x4620d033
   1d758:			; <UNDEFINED> instruction: 0xf7ff4629
   1d75c:	strmi	pc, [r4], -r3, lsl #31
   1d760:	stmdavs	r3, {r3, r4, r5, r8, ip, sp, pc}
   1d764:	andle	r2, fp, sl, lsl #22
   1d768:	blmi	70bbdc <wprintw@plt+0x708784>
   1d76c:	ldmdavc	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1d770:	ldmdavs	fp!, {r0, r1, r3, r4, r6, r8, ip, sp, pc}
   1d774:	strle	r0, [pc], #-666	; 1d77c <wprintw@plt+0x1a324>
   1d778:	ldrle	r0, [r2, #-987]	; 0xfffffc25
   1d77c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   1d780:	ldmpl	r3!, {r0, r2, r4, r8, r9, fp, lr}^
   1d784:	blcs	3b7f8 <wprintw@plt+0x383a0>
   1d788:	movwcs	sp, #243	; 0xf3
   1d78c:			; <UNDEFINED> instruction: 0xf7e5602b
   1d790:	ldmdavs	fp!, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   1d794:	strble	r0, [pc, #666]!	; 1da36 <wprintw@plt+0x1a5de>
   1d798:			; <UNDEFINED> instruction: 0xf876f7f4
   1d79c:	bicseq	r6, fp, #3866624	; 0x3b0000
   1d7a0:	blmi	3d2b58 <wprintw@plt+0x3cf700>
   1d7a4:	ldmpl	r3!, {r0, r8, sp}^
   1d7a8:			; <UNDEFINED> instruction: 0xf7e56818
   1d7ac:	blmi	35864c <wprintw@plt+0x3551f4>
   1d7b0:	ldmpl	r3!, {r0, r8, sp}^
   1d7b4:			; <UNDEFINED> instruction: 0xf7e56818
   1d7b8:	strtmi	lr, [r0], -r0, lsr #23
   1d7bc:			; <UNDEFINED> instruction: 0x4620bdf8
   1d7c0:	bl	fe6db75c <wprintw@plt+0xfe6d8304>
   1d7c4:			; <UNDEFINED> instruction: 0xf7f4e7c7
   1d7c8:	ldmdavs	r9!, {r0, r1, r4, r5, fp, ip, sp, lr, pc}
   1d7cc:	svclt	0x0000e7c0
   1d7d0:	andeq	r4, r2, r2, ror #4
   1d7d4:	andeq	r0, r0, r4, lsr #11
   1d7d8:	andeq	r0, r0, r4, lsl #8
   1d7dc:	andeq	r0, r0, r4, asr #7
   1d7e0:	andeq	r0, r0, r8, lsr r6
   1d7e4:	svcmi	0x00f0e92d
   1d7e8:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
   1d7ec:	strmi	r8, [r1], r2, lsl #22
   1d7f0:			; <UNDEFINED> instruction: 0x460e4af7
   1d7f4:	bicsge	pc, ip, #14614528	; 0xdf0000
   1d7f8:	stmdaeq	r4, {r1, r2, r8, r9, fp, sp, lr, pc}
   1d7fc:	addlt	r4, r9, sl, ror r4
   1d800:	movwls	r4, #5370	; 0x14fa
   1d804:	ldmpl	r3, {r2, r4, r5, r6, r7, r8, r9, fp, lr}^
   1d808:	movwls	r6, #30747	; 0x781b
   1d80c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d810:			; <UNDEFINED> instruction: 0x3050f89d
   1d814:			; <UNDEFINED> instruction: 0xf7fe9305
   1d818:	strmi	pc, [r1], -sp, ror #23
   1d81c:	streq	lr, [r0, #-2825]	; 0xfffff4f7
   1d820:	strbmi	r4, [r8], -r3, lsl #13
   1d824:	ldc2	7, cr15, [r6], {254}	; 0xfe
   1d828:	strtmi	r4, [r8], -r3, lsl #12
   1d82c:			; <UNDEFINED> instruction: 0xf7e59303
   1d830:	blmi	ffad88c0 <wprintw@plt+0xffad5468>
   1d834:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1d838:	ldmdavs	fp, {r1, r8, r9, ip, pc}
   1d83c:	blx	2a45e <wprintw@plt+0x27006>
   1d840:	andcc	pc, r1, r3
   1d844:	blx	ff0db844 <wprintw@plt+0xff0d83ec>
   1d848:	strmi	r2, [r7], -r0, lsl #24
   1d84c:	orrhi	pc, r2, r0, asr #5
   1d850:	andcc	pc, fp, r9, lsl r8	; <UNPREDICTABLE>
   1d854:	streq	pc, [r9], #-435	; 0xfffffe4d
   1d858:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   1d85c:	svclt	0x00082b00
   1d860:	cfstrscs	mvf2, [r0], {-0}
   1d864:	teqhi	r6, r0, asr #32	; <UNPREDICTABLE>
   1d868:	suble	r2, r8, r0, lsl #22
   1d86c:	vmla.f64	d10, d8, d6
   1d870:	ldrmi	r3, [r0, #2576]!	; 0xa10
   1d874:	stmdavc	fp!, {r3, r4, r5, r6, r8, fp, ip, lr, pc}
   1d878:	eoreq	pc, r1, #-1073741784	; 0xc0000028
   1d87c:	vpmin.s8	q9, q0, <illegal reg q6.5>
   1d880:	blcs	83dac0 <wprintw@plt+0x83a668>
   1d884:	adcshi	pc, r2, r0
   1d888:			; <UNDEFINED> instruction: 0xf0002b09
   1d88c:			; <UNDEFINED> instruction: 0x462880bc
   1d890:	blx	fe4db838 <wprintw@plt+0xfe4d83e0>
   1d894:			; <UNDEFINED> instruction: 0xf0402800
   1d898:	mrc	0, 0, r8, cr8, cr8, {4}
   1d89c:	andcs	r0, r6, #16, 20	; 0x10000
   1d8a0:			; <UNDEFINED> instruction: 0xf7e54629
   1d8a4:			; <UNDEFINED> instruction: 0xf1b0edc6
   1d8a8:	blle	1f5fcb0 <wprintw@plt+0x1f5c858>
   1d8ac:			; <UNDEFINED> instruction: 0xf7e89806
   1d8b0:	stmdacs	r0, {r0, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   1d8b4:	stmdals	r6, {r3, r4, r5, r6, ip, lr, pc}
   1d8b8:	b	5b854 <wprintw@plt+0x583fc>
   1d8bc:			; <UNDEFINED> instruction: 0xf85a4bc8
   1d8c0:	ldmdavc	fp, {r0, r1, ip, sp}
   1d8c4:	svclt	0x00142800
   1d8c8:			; <UNDEFINED> instruction: 0xf0032300
   1d8cc:	blcs	1e4d8 <wprintw@plt+0x1b080>
   1d8d0:	tsthi	pc, r0, asr #32	; <UNPREDICTABLE>
   1d8d4:	bl	165268 <wprintw@plt+0x161e10>
   1d8d8:	ldrtmi	r0, [fp], #-521	; 0xfffffdf7
   1d8dc:	svceq	0x0000f1b9
   1d8e0:			; <UNDEFINED> instruction: 0xf815d006
   1d8e4:	addsmi	r1, r5, #1024	; 0x400
   1d8e8:	svcne	0x0001f803
   1d8ec:	strbmi	sp, [ip], #-505	; 0xfffffe07
   1d8f0:	svclt	0x00b82800
   1d8f4:	strmi	r2, [r6], #-1
   1d8f8:	blcs	3b9ac <wprintw@plt+0x38554>
   1d8fc:	ldrmi	sp, [r0, #441]!	; 0x1b9
   1d900:	strtmi	sp, [r1], -r6, asr #4
   1d904:			; <UNDEFINED> instruction: 0xf7e84638
   1d908:	ldmdane	sp!, {r0, r5, sl, fp, ip, sp, lr, pc}
   1d90c:	strtmi	r4, [r8], -r4, lsl #12
   1d910:	blx	fffdb8b8 <wprintw@plt+0xfffd8460>
   1d914:	rscsle	r2, r4, r0, lsl #16
   1d918:			; <UNDEFINED> instruction: 0xf7e84628
   1d91c:	andcs	pc, r1, #1019904	; 0xf9000
   1d920:	svclt	0x00022802
   1d924:	cmpcs	fp, #16777216	; 0x1000000
   1d928:	blmi	febb99dc <wprintw@plt+0xfebb6584>
   1d92c:	ldmdbne	sp!, {r3, r8, r9, sl, fp, ip, sp, pc}
   1d930:			; <UNDEFINED> instruction: 0xf883447b
   1d934:	blmi	feb259fc <wprintw@plt+0xfeb225a4>
   1d938:			; <UNDEFINED> instruction: 0xf04f4546
   1d93c:	eorvc	r0, sl, r0, lsl #4
   1d940:	svclt	0x002c447b
   1d944:	strcs	r2, [r1], -r0, lsl #12
   1d948:	bmi	fea39ac8 <wprintw@plt+0xfea36670>
   1d94c:	ldrbtmi	r4, [sl], #-2978	; 0xfffff45e
   1d950:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d954:	subsmi	r9, sl, r7, lsl #22
   1d958:	teqhi	r8, r0, asr #32	; <UNPREDICTABLE>
   1d95c:	andlt	r4, r9, r8, lsr r6
   1d960:	blhi	d8c5c <wprintw@plt+0xd5804>
   1d964:	svchi	0x00f0e8bd
   1d968:			; <UNDEFINED> instruction: 0xf7e84628
   1d96c:	stmdacs	r0, {r0, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   1d970:	ldrmi	sp, [r0, #129]!	; 0x81
   1d974:	stmdavc	fp!, {r0, r2, r6, r7, r8, r9, ip, lr, pc}
   1d978:	blls	189ecc <wprintw@plt+0x186a74>
   1d97c:	bicle	r2, r0, r0, lsl #22
   1d980:			; <UNDEFINED> instruction: 0xb12b9b01
   1d984:			; <UNDEFINED> instruction: 0xf85a4b9a
   1d988:	ldmdavs	fp, {r0, r1, ip, sp}^
   1d98c:	ldrle	r0, [r8, #2011]!	; 0x7db
   1d990:	andcs	r4, r0, #152, 22	; 0x26000
   1d994:	ldrbtmi	r1, [fp], #-2365	; 0xfffff6c3
   1d998:	eorscs	pc, r0, r3, lsl #17
   1d99c:	ldrpl	lr, [fp, #-1995]!	; 0xfffff835
   1d9a0:	strcc	r3, [r1], -r1, lsl #10
   1d9a4:	str	r3, [r7, r1, lsl #8]!
   1d9a8:			; <UNDEFINED> instruction: 0x1ca3193a
   1d9ac:	tsteq	r0, pc, rrx	; <UNPREDICTABLE>
   1d9b0:	svceq	0x0001f1b9
   1d9b4:	strbmi	fp, [sp], #-4012	; 0xfffff054
   1d9b8:	ldrpl	r3, [r9, #-1281]!	; 0xfffffaff
   1d9bc:			; <UNDEFINED> instruction: 0x21bf3601
   1d9c0:	subsvc	r3, r1, r3, lsl #8
   1d9c4:	ldrbtpl	r2, [sl], #701	; 0x2bd
   1d9c8:	cmpcs	lr, #39321600	; 0x2580000
   1d9cc:	ldrpl	r9, [fp, #-2305]!	; 0xfffff6ff
   1d9d0:			; <UNDEFINED> instruction: 0xf7e84628
   1d9d4:			; <UNDEFINED> instruction: 0xf104fa63
   1d9d8:	strcc	r0, [r2], -r1, lsl #18
   1d9dc:			; <UNDEFINED> instruction: 0xf8073402
   1d9e0:	strtmi	r0, [r8], -r9
   1d9e4:	blx	ff7db98c <wprintw@plt+0xff7d8534>
   1d9e8:	str	r4, [r5, r5, lsl #8]
   1d9ec:			; <UNDEFINED> instruction: 0xf85a4a80
   1d9f0:	ldmdavs	r2, {r1, sp}
   1d9f4:	svclt	0x005c0191
   1d9f8:	strcc	r5, [r1], #-1339	; 0xfffffac5
   1d9fc:	addhi	pc, fp, r0, lsl #2
   1da00:	strcc	r3, [r1, #-1537]	; 0xfffff9ff
   1da04:	blmi	1ed77ec <wprintw@plt+0x1ed4394>
   1da08:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1da0c:	orrseq	r6, r2, sl, lsl r8
   1da10:			; <UNDEFINED> instruction: 0xf104d42b
   1da14:			; <UNDEFINED> instruction: 0x23200901
   1da18:	cfstr32ls	mvfx5, [r2], {59}	; 0x3b
   1da1c:	bleq	99e3c <wprintw@plt+0x969e4>
   1da20:	stmdavs	r1!, {r3, r4, r6, r9, sl, lr}
   1da24:	mrrc2	0, 0, pc, r6, cr12	; <UNPREDICTABLE>
   1da28:	svclt	0x00182900
   1da2c:	vqrshl.s8	q10, q4, q8
   1da30:			; <UNDEFINED> instruction: 0xf10980ae
   1da34:	bl	fea6aa38 <wprintw@plt+0xfea675e0>
   1da38:	ldmne	lr!, {r1, r2, r8, fp}^
   1da3c:	ldrtmi	r9, [r5], -r4, lsl #10
   1da40:	streq	lr, [fp], -r9, lsl #22
   1da44:	bleq	99e78 <wprintw@plt+0x96a20>
   1da48:	nopeq	{79}	; 0x4f
   1da4c:	svccc	0x0001f805
   1da50:	stmdavs	r1!, {r3, r4, r6, r9, sl, lr}
   1da54:	ldc2	0, cr15, [lr], #-48	; 0xffffffd0
   1da58:	svclt	0x00182900
   1da5c:	stmiale	pc!, {r3, r4, r6, r7, r8, sl, lr}^	; <UNPREDICTABLE>
   1da60:	ldrtmi	r9, [r4], -r4, lsl #26
   1da64:	ldrbmi	r3, [lr], -r1, lsl #10
   1da68:	bls	97788 <wprintw@plt+0x94330>
   1da6c:	stmdbeq	r1, {r1, r7, ip, sp, lr, pc}
   1da70:	svclt	0x00182c00
   1da74:	stmdbeq	r1, {r0, r3, r6, ip, sp, lr, pc}
   1da78:	svceq	0x0000f1b9
   1da7c:	ldmdavs	fp, {r4, r8, ip, lr, pc}^
   1da80:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
   1da84:	ldrmi	fp, [ip], -r8, lsl #30
   1da88:	blls	d1ab8 <wprintw@plt+0xce660>
   1da8c:	ldmdavs	r9, {r4, r5, r9, sl, lr}
   1da90:	stc2	0, cr15, [r0], #-48	; 0xffffffd0
   1da94:	adcsmi	r9, r3, #3072	; 0xc00
   1da98:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1da9c:			; <UNDEFINED> instruction: 0x464cd1b9
   1daa0:			; <UNDEFINED> instruction: 0xf85a4b55
   1daa4:	ldmdavs	r3, {r0, r1, sp}
   1daa8:	svclt	0x00d82b00
   1daac:	ldcle	6, cr4, [r4, #644]!	; 0x284
   1dab0:	ldrtmi	r4, [ip], #-2898	; 0xfffff4ae
   1dab4:	stfeqd	f7, [r1], {199}	; 0xc7
   1dab8:			; <UNDEFINED> instruction: 0xf85a2100
   1dabc:	stmdavs	r3, {r0, r1}
   1dac0:	stmdbeq	r4, {r2, r3, r8, r9, fp, sp, lr, pc}
   1dac4:	tstcc	r1, fp, asr ip
   1dac8:	blcc	9bae0 <wprintw@plt+0x98688>
   1dacc:	addmi	r6, fp, #1245184	; 0x130000
   1dad0:			; <UNDEFINED> instruction: 0xe7a2dcf5
   1dad4:	addsmi	r9, lr, #3072	; 0xc00
   1dad8:	bls	93bf0 <wprintw@plt+0x90798>
   1dadc:	svclt	0x000c2b00
   1dae0:			; <UNDEFINED> instruction: 0xf0022200
   1dae4:	ldrmi	r0, [r4], -r1, lsl #4
   1dae8:			; <UNDEFINED> instruction: 0xf43f2a00
   1daec:	blmi	10495f0 <wprintw@plt+0x1046198>
   1daf0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1daf4:			; <UNDEFINED> instruction: 0xf014685c
   1daf8:	svclt	0x00180401
   1dafc:			; <UNDEFINED> instruction: 0xf47f2400
   1db00:			; <UNDEFINED> instruction: 0x4628aeb5
   1db04:			; <UNDEFINED> instruction: 0xf958f7e8
   1db08:	subsle	r2, r0, r0, lsl #16
   1db0c:	andcc	pc, fp, r9, lsl r8	; <UNPREDICTABLE>
   1db10:	strbmi	lr, [sp], #-1706	; 0xfffff956
   1db14:	blmi	e576dc <wprintw@plt+0xe54284>
   1db18:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1db1c:	movwne	lr, #2514	; 0x9d2
   1db20:			; <UNDEFINED> instruction: 0xf77f2b00
   1db24:	blmi	d898e0 <wprintw@plt+0xd86488>
   1db28:	stmdbeq	r4, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
   1db2c:	stfeqd	f7, [r1], {199}	; 0xc7
   1db30:			; <UNDEFINED> instruction: 0xf85a468e
   1db34:	stmdavs	r3, {r0, r1}
   1db38:	streq	lr, [r9], #-2828	; 0xfffff4f4
   1db3c:	andcc	pc, lr, r3, lsl r8	; <UNPREDICTABLE>
   1db40:	mvfeqs	f7, #0.5
   1db44:	blcc	9bb70 <wprintw@plt+0x98718>
   1db48:	ldrdcc	lr, [r0, -r2]
   1db4c:	ldrbmi	r4, [r3, #-1035]!	; 0xfffffbf5
   1db50:	smmlsr	r5, r1, ip, sp
   1db54:	andcs	r4, r3, sl, lsr #18
   1db58:			; <UNDEFINED> instruction: 0xf7ff4479
   1db5c:	movwcs	pc, #2913	; 0xb61	; <UNPREDICTABLE>
   1db60:			; <UNDEFINED> instruction: 0xe6f2703b
   1db64:			; <UNDEFINED> instruction: 0xf7e84628
   1db68:	strmi	pc, [r4], -r7, lsr #18
   1db6c:	strtmi	fp, [r8], -r8, lsl #19
   1db70:			; <UNDEFINED> instruction: 0xf9cef7e8
   1db74:	bicle	r2, r9, r2, lsl #16
   1db78:	strcs	r4, [r1], #-1595	; 0xfffff9c5
   1db7c:			; <UNDEFINED> instruction: 0x4628225d
   1db80:			; <UNDEFINED> instruction: 0x3601701a
   1db84:	blx	3dbb2c <wprintw@plt+0x3d86d4>
   1db88:	stmdavc	fp!, {r0, r2, sl, lr}
   1db8c:	strbmi	lr, [ip], -ip, ror #12
   1db90:	stmdbls	r1, {r3, r5, r6, r8, r9, sl, sp, lr, pc}
   1db94:			; <UNDEFINED> instruction: 0xf7e84628
   1db98:	strcc	pc, [r1], -r1, lsl #19
   1db9c:	strmi	r2, [r3], -r1, lsl #8
   1dba0:	eorsvc	r4, fp, r8, lsr #12
   1dba4:			; <UNDEFINED> instruction: 0xf9fef7e8
   1dba8:	stmdavc	fp!, {r0, r2, sl, lr}
   1dbac:			; <UNDEFINED> instruction: 0x4628e65c
   1dbb0:			; <UNDEFINED> instruction: 0xf9aef7e8
   1dbb4:			; <UNDEFINED> instruction: 0xd1a92802
   1dbb8:	addsmi	r9, lr, #3072	; 0xc00
   1dbbc:	bicsle	r4, ip, fp, lsr r6
   1dbc0:	strcc	r2, [r1], -r0, lsr #4
   1dbc4:			; <UNDEFINED> instruction: 0xf8034604
   1dbc8:	ldrb	r2, [r7, r1, lsl #22]
   1dbcc:	stmdb	r6, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1dbd0:	andeq	r4, r2, ip, lsr #3
   1dbd4:	andeq	r4, r2, r8, lsr #3
   1dbd8:	andeq	r0, r0, ip, ror #6
   1dbdc:	andeq	r0, r0, ip, ror r4
   1dbe0:	andeq	r0, r0, r4, lsr #6
   1dbe4:			; <UNDEFINED> instruction: 0x00024fb4
   1dbe8:	ldrdeq	r4, [r2], -r8
   1dbec:	andeq	r4, r2, sl, asr r0
   1dbf0:	andeq	r0, r0, r4, lsr #11
   1dbf4:	andeq	r4, r2, lr, asr #30
   1dbf8:	andeq	r0, r0, r4, ror #6
   1dbfc:	andeq	r0, r0, ip, lsl r6
   1dc00:	andeq	r2, r1, ip, lsl #24
   1dc04:	svcmi	0x00f0e92d
   1dc08:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
   1dc0c:	vldmiami	r6!, {d24}
   1dc10:	ldrbtmi	r4, [ip], #-3062	; 0xfffff40a
   1dc14:	stmiapl	r7!, {r0, r1, r2, r7, ip, sp, pc}^
   1dc18:	stmdacs	r0, {r3, r4, r5, fp, sp, lr}
   1dc1c:	rscshi	pc, r6, r0
   1dc20:	andcs	r4, r0, #248832	; 0x3cc00
   1dc24:	stmiapl	r3!, {r0, r2, r4, r9, sl, lr}^
   1dc28:	movwls	r6, #22553	; 0x5819
   1dc2c:	stmda	r4!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1dc30:	blx	18dbc34 <wprintw@plt+0x18d87dc>
   1dc34:	blmi	ffc307f8 <wprintw@plt+0xffc2d3a0>
   1dc38:	andsvc	r5, r5, r2, lsr #17
   1dc3c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1dc40:	svcmi	0x0080f5b3
   1dc44:	cmnhi	r0, r0	; <UNPREDICTABLE>
   1dc48:	stmiapl	r3!, {r2, r3, r5, r6, r7, r8, r9, fp, lr}^
   1dc4c:	mcrcs	8, 0, r7, cr0, cr14, {0}
   1dc50:	blmi	ffb11e54 <wprintw@plt+0xffb0e9fc>
   1dc54:	ldrbtmi	r4, [fp], #-1706	; 0xfffff956
   1dc58:	strcc	lr, [r3, #-2509]	; 0xfffff633
   1dc5c:	bcc	fe459484 <wprintw@plt+0xfe45602c>
   1dc60:	bcc	459488 <wprintw@plt+0x456030>
   1dc64:	beq	4594cc <wprintw@plt+0x456074>
   1dc68:	blx	d5bc68 <wprintw@plt+0xd58810>
   1dc6c:	cfmsub32	mvax4, mvfx4, mvfx8, mvfx1
   1dc70:			; <UNDEFINED> instruction: 0xf7fe0a90
   1dc74:			; <UNDEFINED> instruction: 0xf109fa2f
   1dc78:	strmi	r0, [r3], r3, lsl #18
   1dc7c:			; <UNDEFINED> instruction: 0xf100b108
   1dc80:	strbmi	r0, [r0], -r1, lsl #22
   1dc84:	blx	9dbc84 <wprintw@plt+0x9d882c>
   1dc88:	stmdals	r3, {r1, r2, r9, sl, lr}
   1dc8c:	blx	8dbc8c <wprintw@plt+0x8d8834>
   1dc90:	andeq	lr, r9, #10240	; 0x2800
   1dc94:	cfstrsne	mvf4, [r5], {90}	; 0x5a
   1dc98:	ldmmi	sl, {r0, r9, sl, lr}^
   1dc9c:	movweq	lr, #23306	; 0x5b0a
   1dca0:	stccs	3, cr9, [r2, #-8]
   1dca4:	strcc	fp, [r1], -r8, lsl #31
   1dca8:	stmdapl	r4!, {r1, r3, r5, sl, lr}
   1dcac:	stmdavs	r0!, {r1, r4, r5, sl, lr}
   1dcb0:	vhsub.s8	d20, d16, d2
   1dcb4:	blls	bdfcc <wprintw@plt+0xbab74>
   1dcb8:	andeq	pc, r2, #-1073741822	; 0xc0000002
   1dcbc:	bl	aed8c <wprintw@plt+0xab934>
   1dcc0:	strbmi	r0, [r0, #-3075]!	; 0xfffff3fd
   1dcc4:	adchi	pc, sl, r0, lsl #1
   1dcc8:	addsmi	r4, r0, #704643072	; 0x2a000000
   1dccc:	adchi	pc, r3, r0, lsl #1
   1dcd0:	strmi	r9, [sp], -r4, lsl #16
   1dcd4:	stmda	lr, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1dcd8:			; <UNDEFINED> instruction: 0xf04f6821
   1dcdc:	strls	r0, [r2, #-2560]	; 0xfffff600
   1dce0:			; <UNDEFINED> instruction: 0x46d14652
   1dce4:			; <UNDEFINED> instruction: 0x0c06eb0b
   1dce8:	strbtmi	r6, [r1], #2104	; 0x838
   1dcec:	strbmi	r4, [sl], #1193	; 0x4a9
   1dcf0:			; <UNDEFINED> instruction: 0xf04f458a
   1dcf4:	stmdale	pc!, {r8}^	; <UNPREDICTABLE>
   1dcf8:	svc	0x0068f7e4
   1dcfc:			; <UNDEFINED> instruction: 0xf0403001
   1dd00:			; <UNDEFINED> instruction: 0xf1bb80ae
   1dd04:			; <UNDEFINED> instruction: 0xf0400f00
   1dd08:	blls	bdfe4 <wprintw@plt+0xbab8c>
   1dd0c:	ldrtmi	r6, [r3], #-2082	; 0xfffff7de
   1dd10:	stmdble	r8!, {r0, r1, r4, r7, r9, lr}^
   1dd14:	ldmdavs	r8!, {r0, r1, r3, r5, r6, r8, sl, fp, ip}
   1dd18:			; <UNDEFINED> instruction: 0xf080429a
   1dd1c:	ldrhlt	r8, [sp, #-3]
   1dd20:	adcmi	r6, sl, #2228224	; 0x220000
   1dd24:	tsthi	r5, r0, lsl #1	; <UNPREDICTABLE>
   1dd28:	ldrmi	r2, [r1], -r0, lsl #4
   1dd2c:	svc	0x004ef7e4
   1dd30:			; <UNDEFINED> instruction: 0xf0403001
   1dd34:	ldmdavs	r8!, {r0, r2, r6, r7, pc}
   1dd38:	andcs	r9, r0, #5120	; 0x1400
   1dd3c:			; <UNDEFINED> instruction: 0xf7e56819
   1dd40:	ldmdavs	r8!, {r1, r4, r5, r7, r9, fp, sp, lr, pc}
   1dd44:	ldc	0, cr11, [sp], #28
   1dd48:	pop	{r1, r8, r9, fp, pc}
   1dd4c:			; <UNDEFINED> instruction: 0xf7e54ff0
   1dd50:			; <UNDEFINED> instruction: 0xf1b8b8df
   1dd54:	andle	r0, pc, r0, lsl #30
   1dd58:	andcs	r4, r5, #2801664	; 0x2ac000
   1dd5c:	ldrtmi	r4, [r0], -fp, lsr #27
   1dd60:	sxtahmi	r4, r2, r9, ror #8
   1dd64:	strls	r4, [r3, #-1149]	; 0xfffffb83
   1dd68:	stmda	r6!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1dd6c:	cfmadd32	mvax0, mvfx9, mvfx8, mvfx4
   1dd70:	vmov	s16, r5
   1dd74:			; <UNDEFINED> instruction: 0xe7750a90
   1dd78:	stmiapl	r3!, {r0, r2, r5, r7, r8, r9, fp, lr}^
   1dd7c:	blcs	3bdf0 <wprintw@plt+0x38998>
   1dd80:	adchi	pc, sl, r0, asr #32
   1dd84:	bmi	fe930c18 <wprintw@plt+0xfe92d7c0>
   1dd88:	stmiapl	r6!, {r1, r3, r4, r5, r6, sl, lr}^
   1dd8c:	bcs	4595b4 <wprintw@plt+0x45615c>
   1dd90:	ldmdavs	sp, {r0, r1, r4, r5, fp, sp, lr}
   1dd94:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
   1dd98:	rscshi	pc, fp, r0
   1dd9c:			; <UNDEFINED> instruction: 0x6054f893
   1dda0:			; <UNDEFINED> instruction: 0xf0402e00
   1dda4:	blmi	fe77e140 <wprintw@plt+0xfe77ace8>
   1dda8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1ddac:	beq	fe059e00 <wprintw@plt+0xfe0569a8>
   1ddb0:	tsthi	sl, r0, asr #32	; <UNPREDICTABLE>
   1ddb4:			; <UNDEFINED> instruction: 0xf140021b
   1ddb8:	ldmibmi	r9, {r2, r4, r5, r6, r7, pc}
   1ddbc:	ldrbmi	r2, [r0], -r5, lsl #4
   1ddc0:	andshi	pc, r0, sp, asr #17
   1ddc4:	sxtabmi	r4, r8, r9, ror #8
   1ddc8:	svc	0x00f6f7e4
   1ddcc:	ldrbtmi	r4, [fp], #-2965	; 0xfffff46b
   1ddd0:	bcc	fe4595f8 <wprintw@plt+0xfe4561a0>
   1ddd4:	strb	r9, [r5, -r3]
   1ddd8:	cdp	7, 15, cr15, cr8, cr4, {7}
   1dddc:	stmdavs	r2!, {r1, r8, r9, fp, ip, pc}
   1dde0:	addsmi	r4, r3, #855638016	; 0x33000000
   1dde4:	movwcs	sp, #2198	; 0x896
   1dde8:			; <UNDEFINED> instruction: 0x46404632
   1ddec:	movwls	r4, #1561	; 0x619
   1ddf0:	ldc2l	7, cr15, [r8], #1020	; 0x3fc
   1ddf4:	rscscc	pc, pc, #79	; 0x4f
   1ddf8:	strmi	r4, [r6], -r1, lsl #12
   1ddfc:			; <UNDEFINED> instruction: 0xf7e46838
   1de00:	ldrtmi	lr, [r0], -r6, lsl #31
   1de04:	svc	0x0076f7e4
   1de08:			; <UNDEFINED> instruction: 0xe7886838
   1de0c:	ldc	0, cr11, [sp], #28
   1de10:	pop	{r1, r8, r9, fp, pc}
   1de14:			; <UNDEFINED> instruction: 0xf04f8ff0
   1de18:	strls	r0, [r2, #-2560]	; 0xfffff600
   1de1c:			; <UNDEFINED> instruction: 0xf04f9804
   1de20:			; <UNDEFINED> instruction: 0xf7e40902
   1de24:	stmdavs	r1!, {r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   1de28:	andeq	lr, fp, #164864	; 0x28400
   1de2c:	blne	fe4a4b7c <wprintw@plt+0xfe4a1724>
   1de30:	andeq	lr, r9, #165888	; 0x28800
   1de34:	andeq	lr, sl, #165888	; 0x28800
   1de38:	subseq	lr, r2, #9216	; 0x2400
   1de3c:	ldmdavs	r8!, {r1, r4, r6, r8, r9, sl, sp, lr, pc}
   1de40:	tstcs	r0, r2, lsl #4
   1de44:	cdp	7, 12, cr15, cr2, cr4, {7}
   1de48:			; <UNDEFINED> instruction: 0xd12b3001
   1de4c:			; <UNDEFINED> instruction: 0xf7e49804
   1de50:			; <UNDEFINED> instruction: 0xf1b9ef52
   1de54:	mvnle	r0, r0, lsl #30
   1de58:	strbmi	r6, [sl], -r1, lsr #16
   1de5c:	cdp	7, 1, cr14, cr8, cr2, {2}
   1de60:			; <UNDEFINED> instruction: 0xf04f1a90
   1de64:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
   1de68:	svc	0x0050f7e4
   1de6c:	svceq	0x0000f1bb
   1de70:	svcge	0x004bf43f
   1de74:			; <UNDEFINED> instruction: 0xf04f496c
   1de78:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
   1de7c:			; <UNDEFINED> instruction: 0xf7e44479
   1de80:	strb	lr, [r2, -r6, asr #30]
   1de84:			; <UNDEFINED> instruction: 0xf04f4969
   1de88:	ldrbtmi	r3, [r9], #-767	; 0xfffffd01
   1de8c:	svc	0x003ef7e4
   1de90:	movwcs	r6, #2082	; 0x822
   1de94:			; <UNDEFINED> instruction: 0xf1c24640
   1de98:	movwls	r0, #259	; 0x103
   1de9c:	blne	14aef68 <wprintw@plt+0x14abb10>
   1dea0:	str	r4, [r5, r9, lsr #8]!
   1dea4:	bne	45970c <wprintw@plt+0x4562b4>
   1dea8:	rscscc	pc, pc, #79	; 0x4f
   1deac:			; <UNDEFINED> instruction: 0xf7e46838
   1deb0:	stmdals	r4, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
   1deb4:	svc	0x001ef7e4
   1deb8:	svceq	0x0000f1b9
   1debc:			; <UNDEFINED> instruction: 0xe7cbd1b3
   1dec0:	stmdavs	r1!, {r0, r1, r8, sl, fp, ip, pc}
   1dec4:			; <UNDEFINED> instruction: 0x4628683c
   1dec8:			; <UNDEFINED> instruction: 0xf894f7fe
   1decc:	strmi	r4, [r2], -r9, lsr #12
   1ded0:			; <UNDEFINED> instruction: 0xf7e44620
   1ded4:			; <UNDEFINED> instruction: 0xe72eef1c
   1ded8:			; <UNDEFINED> instruction: 0xf7fd2018
   1dedc:	bmi	139dcc0 <wprintw@plt+0x139a868>
   1dee0:	tstcs	r1, r3, asr fp
   1dee4:	stmiapl	r2!, {r1, r2, r5, r7, fp, ip, lr}^
   1dee8:	ldmdavs	r2, {r0, r1, r4, r5, fp, sp, lr}
   1deec:	mcr	2, 0, r4, cr8, cr10, {4}
   1def0:	andle	r0, r3, r0, lsl sl
   1def4:	tstcc	r1, fp, asr lr
   1def8:			; <UNDEFINED> instruction: 0xd1fb429a
   1defc:	andcs	r6, r1, sl, asr lr
   1df00:	mulle	r3, sl, r2
   1df04:	andcc	r6, r1, r2, asr lr
   1df08:			; <UNDEFINED> instruction: 0xd1fb429a
   1df0c:			; <UNDEFINED> instruction: 0xf04f4b49
   1df10:	strdls	r3, [r1], -pc	; <UNPREDICTABLE>
   1df14:	ldrbtmi	r9, [fp], #-256	; 0xffffff00
   1df18:	beq	459780 <wprintw@plt+0x456328>
   1df1c:	mufe	f2, f0, f1
   1df20:			; <UNDEFINED> instruction: 0xf7e58a10
   1df24:			; <UNDEFINED> instruction: 0xe733e8f0
   1df28:	andcs	r4, r5, #1097728	; 0x10c000
   1df2c:	strtmi	r4, [r8], -r3, asr #28
   1df30:	sxtabmi	r4, sl, r9, ror #8
   1df34:			; <UNDEFINED> instruction: 0x9603447e
   1df38:	svc	0x003ef7e4
   1df3c:	strls	r4, [r4, #-2869]	; 0xfffff4cb
   1df40:	bvs	459768 <wprintw@plt+0x456310>
   1df44:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1df48:	ldrdhi	pc, [r0], -r3
   1df4c:	beq	fe459774 <wprintw@plt+0xfe45631c>
   1df50:	blne	14d7978 <wprintw@plt+0x14d4520>
   1df54:			; <UNDEFINED> instruction: 0xf7e42100
   1df58:	andcc	lr, r1, sl, lsr lr
   1df5c:	mcrge	4, 7, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
   1df60:			; <UNDEFINED> instruction: 0xf04f9903
   1df64:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
   1df68:	cdp	7, 13, cr15, cr0, cr4, {7}
   1df6c:			; <UNDEFINED> instruction: 0xe6e36838
   1df70:	andcs	r4, r5, #835584	; 0xcc000
   1df74:			; <UNDEFINED> instruction: 0xf8cd2000
   1df78:	ldrbtmi	r8, [r9], #-16
   1df7c:			; <UNDEFINED> instruction: 0xf7e446a8
   1df80:	blmi	c59bf8 <wprintw@plt+0xc567a0>
   1df84:	beq	5a0c8 <wprintw@plt+0x56c70>
   1df88:	mcr	4, 0, r4, cr8, cr11, {3}
   1df8c:	mulls	r3, r0, sl
   1df90:	pushmi	{r3, r5, r6, r9, sl, sp, lr, pc}
   1df94:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1df98:	svc	0x000ef7e4
   1df9c:			; <UNDEFINED> instruction: 0x46056833
   1dfa0:	stmdbmi	sl!, {r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   1dfa4:	mcrmi	6, 1, r4, cr10, cr0, {2}
   1dfa8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1dfac:			; <UNDEFINED> instruction: 0x9603447e
   1dfb0:	svc	0x0002f7e4
   1dfb4:	andshi	pc, r0, sp, asr #17
   1dfb8:			; <UNDEFINED> instruction: 0xf88cf7fe
   1dfbc:	bvs	fe4597e4 <wprintw@plt+0xfe45638c>
   1dfc0:			; <UNDEFINED> instruction: 0xf10046a8
   1dfc4:	strb	r0, [sp], -r1, lsl #20
   1dfc8:	andcs	r4, r5, #557056	; 0x88000
   1dfcc:			; <UNDEFINED> instruction: 0xf8cd4630
   1dfd0:	ldrbtmi	r8, [r9], #-16
   1dfd4:			; <UNDEFINED> instruction: 0xf7e446a8
   1dfd8:	blmi	819ba0 <wprintw@plt+0x816748>
   1dfdc:	ldrbtmi	r4, [fp], #-1714	; 0xfffff94e
   1dfe0:	bcc	fe459808 <wprintw@plt+0xfe4563b0>
   1dfe4:	ldrt	r9, [sp], -r3
   1dfe8:	muleq	r2, r6, sp
   1dfec:	strdeq	r0, [r0], -ip
   1dff0:	andeq	r0, r0, ip, lsr #10
   1dff4:	andeq	r0, r0, r4, lsl #8
   1dff8:	ldrdeq	r0, [r0], -r8
   1dffc:	andeq	r0, r0, r0, asr r6
   1e000:	andeq	lr, r0, r2, lsl lr
   1e004:	andeq	r0, r0, r0, lsl #10
   1e008:	andeq	r2, r1, ip, asr #20
   1e00c:	andeq	lr, r0, r4, lsl #26
   1e010:	andeq	r0, r0, r8, lsr r3
   1e014:	andeq	r0, r0, r0, lsl #6
   1e018:	andeq	r2, r1, r8, lsl #20
   1e01c:	andeq	r0, r0, r4, lsr #11
   1e020:	andeq	r2, r1, ip, lsl #20
   1e024:	muleq	r0, sl, ip
   1e028:	ldrdeq	pc, [r0], -r8
   1e02c:	andeq	ip, r0, lr, ror #14
   1e030:	ldrdeq	r0, [r0], -r8
   1e034:	muleq	r1, lr, r8
   1e038:	andeq	r2, r1, r0, ror r8
   1e03c:	andeq	lr, r0, r4, lsr fp
   1e040:	andeq	r2, r1, r2, asr #16
   1e044:	andeq	lr, r0, r0, ror #21
   1e048:	andeq	ip, r0, sl, lsl sl
   1e04c:	andeq	r2, r1, r2, lsl r8
   1e050:			; <UNDEFINED> instruction: 0x0000eabc
   1e054:	strdeq	r2, [r1], -r6
   1e058:	andeq	lr, r0, sl, lsl #21
   1e05c:	cfldr32mi	mvfx11, [sl], {56}	; 0x38
   1e060:	cfstrsvc	mvf4, [r0, #-496]!	; 0xfffffe10
   1e064:	andeq	pc, r1, r0, lsl #1
   1e068:	bllt	43b4f0 <wprintw@plt+0x438098>
   1e06c:	cdpne	8, 4, cr6, cr11, cr1, {1}
   1e070:	orrslt	r6, r3, r3, lsr #32
   1e074:	orrmi	pc, r0, r1, lsl #2
   1e078:	stmdbcc	r1, {r1, r5, r6, fp, sp, lr}
   1e07c:	addeq	lr, r1, #2048	; 0x800
   1e080:	blcc	96094 <wprintw@plt+0x92c3c>
   1e084:	andeq	pc, r1, pc, asr #32
   1e088:			; <UNDEFINED> instruction: 0xf852d01a
   1e08c:	ldmdbcs	fp, {r2, r8, sl, fp, ip}
   1e090:	ldrshlt	sp, [r0, -r7]
   1e094:	ldrbtmi	r4, [sl], #-2573	; 0xfffff5f3
   1e098:	stmdbmi	sp, {r0, r1, r4, sp, lr}
   1e09c:	andcs	r2, r0, r5, lsl #4
   1e0a0:			; <UNDEFINED> instruction: 0xf7e44479
   1e0a4:	pop	{r1, r3, r7, r9, sl, fp, sp, lr, pc}
   1e0a8:			; <UNDEFINED> instruction: 0x46014038
   1e0ac:			; <UNDEFINED> instruction: 0xf7ff2000
   1e0b0:	stmdbmi	r8, {r0, r1, r2, r4, r5, r7, fp, ip, sp, pc}
   1e0b4:	andcs	r2, r5, #0, 10
   1e0b8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1e0bc:	ldrb	r6, [r0, r5, lsr #32]!
   1e0c0:	ldrbtmi	r4, [sl], #-2565	; 0xfffff5fb
   1e0c4:			; <UNDEFINED> instruction: 0xe7e86013
   1e0c8:	andeq	r4, r2, r4, lsl #17
   1e0cc:	andeq	r4, r2, lr, asr #16
   1e0d0:	andeq	r2, r1, r4, asr r7
   1e0d4:	andeq	r2, r1, r2, lsr #14
   1e0d8:	andeq	r4, r2, r2, lsr #16
   1e0dc:	cfstr32mi	mvfx11, [r9], #-448	; 0xfffffe40
   1e0e0:	ldrbtmi	r4, [ip], #-3625	; 0xfffff1d7
   1e0e4:	cfstrsvc	mvf4, [r5, #-504]!	; 0xfffffe08
   1e0e8:	stmdavs	r5!, {r0, r2, r5, r8, r9, fp, ip, sp, pc}
   1e0ec:	strhteq	fp, [r9], r5
   1e0f0:			; <UNDEFINED> instruction: 0xf7fd68e0
   1e0f4:	stmdavs	r1!, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   1e0f8:	smlabteq	r3, r4, r9, lr
   1e0fc:	stmdavs	r3!, {r0, r3, r6, r8, ip, sp, pc}^
   1e100:	bl	ec118 <wprintw@plt+0xe8cc0>
   1e104:			; <UNDEFINED> instruction: 0xf8530181
   1e108:	addsmi	r2, r9, #4, 22	; 0x1000
   1e10c:	svccs	0x0004f840
   1e110:	blmi	7d28fc <wprintw@plt+0x7cf4a4>
   1e114:	ldmpl	r3!, {r0, r9, sp}^
   1e118:	ldcllt	0, cr7, [r0, #-104]!	; 0xffffff98
   1e11c:			; <UNDEFINED> instruction: 0x4628491c
   1e120:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1e124:	cdp	7, 4, cr15, cr8, cr4, {7}
   1e128:	strtmi	r4, [r8], -r1, lsl #12
   1e12c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1e130:	ldmdalt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e134:	andcs	r4, r5, #376832	; 0x5c000
   1e138:	ldrbtmi	r2, [r9], #-0
   1e13c:	cdp	7, 3, cr15, cr12, cr4, {7}
   1e140:	andcs	r4, r0, r1, lsl #12
   1e144:			; <UNDEFINED> instruction: 0xf86cf7ff
   1e148:	cdpne	8, 4, cr6, cr11, cr1, {1}
   1e14c:	blcs	361e0 <wprintw@plt+0x32d88>
   1e150:			; <UNDEFINED> instruction: 0xf101d0e3
   1e154:	stmdavs	r2!, {r7, r8, lr}^
   1e158:	andcs	r3, r0, r1, lsl #18
   1e15c:	addeq	lr, r1, #2048	; 0x800
   1e160:	blcc	96170 <wprintw@plt+0x92d18>
   1e164:	andle	r4, r9, r8, lsr #12
   1e168:	stcne	8, cr15, [r4, #-328]	; 0xfffffeb8
   1e16c:	rscsle	r2, r8, fp, lsl r9
   1e170:	sbcsle	r2, r2, r0, lsl #16
   1e174:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
   1e178:	ldcllt	0, cr6, [r0, #-76]!	; 0xffffffb4
   1e17c:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   1e180:	ldcllt	0, cr6, [r0, #-76]!	; 0xffffffb4
   1e184:	andeq	r4, r2, r2, lsl #16
   1e188:	andeq	r3, r2, r4, asr #17
   1e18c:	andeq	r0, r0, ip, lsl r5
   1e190:	andeq	r2, r1, sl, lsl #14
   1e194:	andeq	r2, r1, lr, asr #13
   1e198:	andeq	r4, r2, lr, ror #14
   1e19c:	andeq	r4, r2, r6, ror #14
   1e1a0:	andcs	r4, r0, r1, lsl #12
   1e1a4:	ldmdalt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e1a8:	strmi	r4, [r1], -lr, lsl #20
   1e1ac:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   1e1b0:	addlt	fp, r3, r0, lsl #10
   1e1b4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e1b8:	strle	r0, [r4], #-1819	; 0xfffff8e5
   1e1bc:	ldmpl	r3, {r0, r1, r3, r8, r9, fp, lr}^
   1e1c0:	blcs	138234 <wprintw@plt+0x134ddc>
   1e1c4:	andcs	sp, r3, r9, lsl #24
   1e1c8:			; <UNDEFINED> instruction: 0xf82af7ff
   1e1cc:	sbcspl	pc, ip, r0, asr #4
   1e1d0:			; <UNDEFINED> instruction: 0xf85db003
   1e1d4:			; <UNDEFINED> instruction: 0xf7e5eb04
   1e1d8:	andls	fp, r1, r7, lsr #17
   1e1dc:			; <UNDEFINED> instruction: 0xf89cf7fe
   1e1e0:	ldrb	r9, [r0, r1, lsl #18]!
   1e1e4:	strdeq	r3, [r2], -sl
   1e1e8:	andeq	r0, r0, r4, lsr #11
   1e1ec:			; <UNDEFINED> instruction: 0x000005b4
   1e1f0:	push	{r1, r5, r8, r9, fp, lr}
   1e1f4:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
   1e1f8:	addlt	r4, r3, r1, lsr #30
   1e1fc:	strmi	r4, [r6], -r1, lsr #26
   1e200:	pkhbtmi	r4, r8, r4, lsl #12
   1e204:	andcs	r5, r0, #3653632	; 0x37c000
   1e208:	ldmibvs	r9!, {r0, r2, r3, r4, r6, r8, fp, ip, lr}
   1e20c:			; <UNDEFINED> instruction: 0xf7e46828
   1e210:			; <UNDEFINED> instruction: 0x4621ed34
   1e214:			; <UNDEFINED> instruction: 0xf8d54630
   1e218:			; <UNDEFINED> instruction: 0xf7fd9000
   1e21c:	ldrtmi	pc, [r1], -fp, ror #29	; <UNPREDICTABLE>
   1e220:	strbmi	r4, [r8], -r2, lsl #12
   1e224:	ldcl	7, cr15, [r2, #-912]!	; 0xfffffc70
   1e228:	andcs	r6, r0, #3031040	; 0x2e4000
   1e22c:			; <UNDEFINED> instruction: 0xf7e56828
   1e230:			; <UNDEFINED> instruction: 0x4630e83a
   1e234:			; <UNDEFINED> instruction: 0xff4ef7fd
   1e238:			; <UNDEFINED> instruction: 0x2c011a24
   1e23c:	stmdavs	r8!, {r0, r1, r3, r4, r8, sl, fp, ip, lr, pc}
   1e240:			; <UNDEFINED> instruction: 0xf7e52120
   1e244:	ldmibvs	r9!, {r2, r4, r7, fp, sp, lr, pc}^
   1e248:	stmdavs	r8!, {r9, sp}
   1e24c:	ldc	7, cr15, [r4, #-912]	; 0xfffffc70
   1e250:	cdpne	8, 6, cr6, cr1, cr11, {1}
   1e254:	movwls	r4, #5696	; 0x1640
   1e258:	mcr2	7, 6, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
   1e25c:	strmi	r4, [r2], -r1, asr #12
   1e260:			; <UNDEFINED> instruction: 0xf7e49801
   1e264:	ldmibvs	r9!, {r2, r4, r6, r8, sl, fp, sp, lr, pc}^
   1e268:	andcs	r6, r0, #40, 16	; 0x280000
   1e26c:	pop	{r0, r1, ip, sp, pc}
   1e270:			; <UNDEFINED> instruction: 0xf7e543f0
   1e274:	andlt	fp, r3, r5, lsl r8
   1e278:	mvnshi	lr, #12386304	; 0xbd0000
   1e27c:			; <UNDEFINED> instruction: 0x000237b2
   1e280:	andeq	r0, r0, ip, lsr #10
   1e284:	andeq	r0, r0, r8, lsr r6
   1e288:	svcmi	0x00f0e92d
   1e28c:	svcmi	0x003db085
   1e290:	ldrbtmi	r4, [pc], #-2621	; 1e298 <wprintw@plt+0x1ae40>
   1e294:	ldmpl	sl!, {r0, r2, r3, r4, r5, r8, r9, fp, lr}
   1e298:	ldmpl	ip!, {r4, sp, lr}^
   1e29c:			; <UNDEFINED> instruction: 0xf0156825
   1e2a0:	tstle	r6, r8, lsl #10
   1e2a4:			; <UNDEFINED> instruction: 0xf8574b3a
   1e2a8:			; <UNDEFINED> instruction: 0xf8d99003
   1e2ac:	blcs	12a2b4 <wprintw@plt+0x126e5c>
   1e2b0:	andlt	sp, r5, r2, lsl #24
   1e2b4:	svchi	0x00f0e8bd
   1e2b8:			; <UNDEFINED> instruction: 0xf7ed4606
   1e2bc:	blmi	d9c2f0 <wprintw@plt+0xd98e98>
   1e2c0:	movwls	r5, #6395	; 0x18fb
   1e2c4:	strmi	r1, [r0], r2, asr #24
   1e2c8:	ldmdaeq	r1, {r3, r4, fp, sp, lr}^
   1e2cc:	svceq	0x0052ebb0
   1e2d0:	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, ip, lr, pc}
   1e2d4:	strle	r0, [r3], #-1819	; 0xfffff8e5
   1e2d8:	ldrdcc	pc, [r0], -r9
   1e2dc:	mcrrle	11, 0, r2, r6, cr4
   1e2e0:	ldmpl	fp!, {r0, r2, r3, r5, r8, r9, fp, lr}^
   1e2e4:			; <UNDEFINED> instruction: 0xf1b8681c
   1e2e8:	svclt	0x00180f00
   1e2ec:	suble	r2, r5, r0, lsl #24
   1e2f0:	cdp2	0, 12, cr15, cr2, cr11, {0}
   1e2f4:			; <UNDEFINED> instruction: 0xf8574b29
   1e2f8:	strmi	fp, [r1], r3
   1e2fc:	ldrtmi	r6, [r0], -r3, ror #16
   1e300:	eorle	r4, r2, lr, lsl r2
   1e304:			; <UNDEFINED> instruction: 0xf7ec6821
   1e308:	stmdaeq	sl!, {r0, r1, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   1e30c:	tsteq	r1, r5	; <UNPREDICTABLE>
   1e310:	vqdmulh.s<illegal width 8>	d15, d2, d9
   1e314:	strmi	r3, [r7], -r1, lsl #2
   1e318:			; <UNDEFINED> instruction: 0xf8dbb1b8
   1e31c:	strcc	r0, [r1, #-0]
   1e320:	mrrc	7, 14, pc, r4, cr4	; <UNPREDICTABLE>
   1e324:	stmiavs	r1!, {r0, r2, r9, sp}
   1e328:			; <UNDEFINED> instruction: 0xf8d72000
   1e32c:			; <UNDEFINED> instruction: 0xf7e4a000
   1e330:	blls	99848 <wprintw@plt+0x963f0>
   1e334:	strmi	r4, [r7], -r9, asr #12
   1e338:			; <UNDEFINED> instruction: 0xf00b6818
   1e33c:	ldrbmi	pc, [r0], -fp, asr #31	; <UNPREDICTABLE>
   1e340:	ldrtmi	r4, [r9], -sl, lsl #12
   1e344:			; <UNDEFINED> instruction: 0xf7ff444a
   1e348:	stmibvs	r4!, {r0, r1, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1e34c:	svclt	0x00182c00
   1e350:	ldmle	r3, {r3, r5, r7, r8, sl, lr}^
   1e354:			; <UNDEFINED> instruction: 0xf8db2200
   1e358:	ldrmi	r0, [r1], -r0
   1e35c:	ldc	7, cr15, [r6], #-912	; 0xfffffc70
   1e360:	ldrdeq	pc, [r0], -fp
   1e364:	pop	{r0, r2, ip, sp, pc}
   1e368:			; <UNDEFINED> instruction: 0xf7e44ff0
   1e36c:	stmib	sp, {r0, r4, r6, r7, r8, sl, fp, ip, sp, pc}^
   1e370:			; <UNDEFINED> instruction: 0xf7fd0102
   1e374:	ldmib	sp, {r0, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   1e378:	ldr	r0, [r1, r2, lsl #2]!
   1e37c:			; <UNDEFINED> instruction: 0xf8574b07
   1e380:	strb	fp, [r7, r3]!
   1e384:	andeq	r3, r2, r6, lsl r7
   1e388:	ldrdeq	r0, [r0], -r8
   1e38c:	andeq	r0, r0, r4, lsr #11
   1e390:			; <UNDEFINED> instruction: 0x000005b4
   1e394:	andeq	r0, r0, r0, lsl #10
   1e398:	andeq	r0, r0, r0, lsl r5
   1e39c:	andeq	r0, r0, r8, lsr r6
   1e3a0:	svcmi	0x00f0e92d
   1e3a4:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
   1e3a8:	strmi	r8, [r2], -r2, lsl #22
   1e3ac:			; <UNDEFINED> instruction: 0xf8df461d
   1e3b0:	ldmdavs	r0!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1e3b4:	bcs	fe459bdc <wprintw@plt+0xfe456784>
   1e3b8:	ubfxcs	pc, pc, #17, #9
   1e3bc:	ldrbtmi	fp, [ip], #-151	; 0xffffff69
   1e3c0:	movwls	r4, #25722	; 0x647a
   1e3c4:	movwls	r4, #17931	; 0x460b
   1e3c8:			; <UNDEFINED> instruction: 0xf8df4629
   1e3cc:	ldmpl	r3, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
   1e3d0:	tstls	r5, #1769472	; 0x1b0000
   1e3d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e3d8:			; <UNDEFINED> instruction: 0xf7fd9407
   1e3dc:			; <UNDEFINED> instruction: 0xf8dffe0b
   1e3e0:	andls	r3, r2, ip, asr #15
   1e3e4:	ldmdavs	r0!, {r0, r1, r5, r6, r7, fp, ip, lr}
   1e3e8:	movwls	r6, #47129	; 0xb819
   1e3ec:	strtmi	r3, [r9], #-2305	; 0xfffff6ff
   1e3f0:	mcr2	7, 0, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
   1e3f4:	sbfxcc	pc, pc, #17, #25
   1e3f8:	andls	r1, sl, #16896	; 0x4200
   1e3fc:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   1e400:	bcs	43028 <wprintw@plt+0x3fbd0>
   1e404:	rsbshi	pc, r4, #0, 6
   1e408:	sbfxcc	pc, pc, #17, #9
   1e40c:	movwls	r5, #14563	; 0x38e3
   1e410:	cdp	12, 1, cr9, cr8, cr3, {0}
   1e414:	stmdavs	r0!, {r4, r7, r9, fp, ip}
   1e418:	bl	ff65c3b0 <wprintw@plt+0xff658f58>
   1e41c:	andle	r3, r5, r1
   1e420:			; <UNDEFINED> instruction: 0xf04f9904
   1e424:	stmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
   1e428:	ldcl	7, cr15, [r0], #-912	; 0xfffffc70
   1e42c:			; <UNDEFINED> instruction: 0x3788f8df
   1e430:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1e434:			; <UNDEFINED> instruction: 0xf0402b00
   1e438:			; <UNDEFINED> instruction: 0xf8df8199
   1e43c:	bls	1ec244 <wprintw@plt+0x1e8dec>
   1e440:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}^
   1e444:			; <UNDEFINED> instruction: 0xf10007d9
   1e448:			; <UNDEFINED> instruction: 0xf8df8191
   1e44c:	bls	1ec224 <wprintw@plt+0x1e8dcc>
   1e450:	movwls	r5, #39123	; 0x98d3
   1e454:	ldclvs	8, cr6, [ip, #108]	; 0x6c
   1e458:			; <UNDEFINED> instruction: 0xf0002c00
   1e45c:			; <UNDEFINED> instruction: 0xf8df8108
   1e460:	stmdbls	r7, {r2, r3, r4, r6, r8, r9, sl, sp}
   1e464:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   1e468:			; <UNDEFINED> instruction: 0xf10002d2
   1e46c:	ldfvsd	f0, [fp]
   1e470:	blcs	390e4 <wprintw@plt+0x35c8c>
   1e474:	ldmdbvs	r3!, {r0, r1, r8, sl, fp, ip, lr, pc}
   1e478:			; <UNDEFINED> instruction: 0xf0002b00
   1e47c:			; <UNDEFINED> instruction: 0xf10d8360
   1e480:			; <UNDEFINED> instruction: 0xf04f0a44
   1e484:	ldrtmi	r0, [r1], r0, lsl #22
   1e488:	andcs	r9, r0, #3072	; 0xc00
   1e48c:			; <UNDEFINED> instruction: 0xf8d968a1
   1e490:	ldmdavs	r8, {r2, r3, sp, lr}
   1e494:	bl	ffc5c42c <wprintw@plt+0xffc58fd4>
   1e498:	stmdacs	r0, {r5, r8, fp, sp, lr}
   1e49c:	adchi	pc, r5, #0
   1e4a0:	smlatbcs	r2, r3, r9, r6
   1e4a4:			; <UNDEFINED> instruction: 0x2010f8d9
   1e4a8:	andsne	pc, r3, r2, lsr #16
   1e4ac:			; <UNDEFINED> instruction: 0xf0002e00
   1e4b0:	ldmdbvs	r2!, {r2, r3, r4, r5, r6, r7, r8, pc}
   1e4b4:			; <UNDEFINED> instruction: 0xf932b1aa
   1e4b8:	addslt	r2, r3, #19
   1e4bc:	smlatbeq	r8, r3, r1, pc	; <UNPREDICTABLE>
   1e4c0:	tsteq	r8, r1, lsr #32	; <UNPREDICTABLE>
   1e4c4:	bcs	104aef0 <wprintw@plt+0x1047a98>
   1e4c8:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1e4cc:	bicshi	pc, r7, r0
   1e4d0:			; <UNDEFINED> instruction: 0xf0233b02
   1e4d4:	addslt	r0, fp, #134217728	; 0x8000000
   1e4d8:	svclt	0x00182a20
   1e4dc:			; <UNDEFINED> instruction: 0xf0002b00
   1e4e0:	svcge	0x000f81e4
   1e4e4:	movwcs	lr, #12
   1e4e8:	stmdbvs	r0!, {r0, r4, r5, fp, sp, lr}
   1e4ec:			; <UNDEFINED> instruction: 0xf8cd461a
   1e4f0:			; <UNDEFINED> instruction: 0xf00bb000
   1e4f4:	stmdacs	r0, {r0, r3, r5, r6, sl, fp, ip, sp, lr, pc}
   1e4f8:	ldmvs	r6!, {r0, r1, r4, r6, ip, lr, pc}^
   1e4fc:	subsle	r2, r0, r0, lsl #28
   1e500:			; <UNDEFINED> instruction: 0x463b6831
   1e504:	andcs	r6, r1, #224, 16	; 0xe00000
   1e508:	andlt	pc, r0, sp, asr #17
   1e50c:	mrrc2	0, 0, pc, ip, cr11	; <UNPREDICTABLE>
   1e510:	rscle	r2, r8, r1, lsl #16
   1e514:	cmplt	sp, r5, lsr r9
   1e518:			; <UNDEFINED> instruction: 0xf93569a3
   1e51c:	stccs	0, cr5, [r0, #-76]!	; 0xffffffb4
   1e520:	stccs	15, cr11, [r4, #-96]	; 0xffffffa0
   1e524:	strcs	fp, [r1, #-3852]	; 0xfffff0f4
   1e528:	eorsle	r2, sl, r0, lsl #10
   1e52c:	bvc	459d54 <wprintw@plt+0x4568fc>
   1e530:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1e534:	stmiavs	r0!, {r0, r3, sp, lr, pc}^
   1e538:	cdp	2, 1, cr2, cr8, cr1, {0}
   1e53c:			; <UNDEFINED> instruction: 0xf8cd3a10
   1e540:			; <UNDEFINED> instruction: 0xf00b8000
   1e544:	stmdacs	r1, {r0, r6, sl, fp, ip, sp, lr, pc}
   1e548:	svcls	0x0010d029
   1e54c:	ldmdavs	r1!, {r0, r1, r4, r6, r9, sl, lr}
   1e550:	ldrtmi	r2, [sp], #-513	; 0xfffffdff
   1e554:			; <UNDEFINED> instruction: 0xf1b56920
   1e558:	strtmi	r0, [r9], #-3072	; 0xfffff400
   1e55c:			; <UNDEFINED> instruction: 0xf04fbf18
   1e560:			; <UNDEFINED> instruction: 0xf8cd0c01
   1e564:			; <UNDEFINED> instruction: 0xf00bc000
   1e568:	stmdacs	r1, {r0, r1, r2, r3, r5, sl, fp, ip, sp, lr, pc}
   1e56c:	orrhi	pc, r6, r0
   1e570:	svcls	0x000f9a10
   1e574:	ldmdavs	r0!, {r1, r4, r8, r9, fp, ip, pc}
   1e578:	ldrmi	r4, [sp], #-663	; 0xfffffd69
   1e57c:	tsteq	r5, r0, lsl #22
   1e580:	bls	492cec <wprintw@plt+0x48f894>
   1e584:			; <UNDEFINED> instruction: 0xd1d64293
   1e588:	blcs	3c5bc <wprintw@plt+0x39164>
   1e58c:	cmnhi	r6, r0	; <UNPREDICTABLE>
   1e590:			; <UNDEFINED> instruction: 0xf7e74629
   1e594:	ldmdavs	r1!, {r0, r1, r2, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1e598:	strmi	r4, [r1], #-1541	; 0xfffff9fb
   1e59c:	cdp	7, 1, cr14, cr8, cr11, {6}
   1e5a0:			; <UNDEFINED> instruction: 0x46537a10
   1e5a4:	ldrdcs	pc, [r0], -r9
   1e5a8:	bcc	459dd0 <wprintw@plt+0x456978>
   1e5ac:	strcs	r4, [r0, #-1722]	; 0xfffff946
   1e5b0:	ldmdbne	r1, {r0, r1, r2, r5, r9, sl, lr}^
   1e5b4:	ldmvs	r8!, {r1, r3, r5, r9, sl, fp, ip}^
   1e5b8:	svclt	0x00184653
   1e5bc:	andls	r2, r0, #268435456	; 0x10000000
   1e5c0:			; <UNDEFINED> instruction: 0xf00b2201
   1e5c4:	strmi	pc, [r6], -r1, lsl #24
   1e5c8:	cmple	r2, r0, lsl #16
   1e5cc:	ldrdne	lr, [pc], -sp
   1e5d0:	strtmi	r9, [r9], #-2818	; 0xfffff4fe
   1e5d4:	addsmi	r4, r9, #40, 8	; 0x28000000
   1e5d8:	andsls	r9, r0, pc, lsl #2
   1e5dc:	ssatmi	fp, #17, r8, lsl #31
   1e5e0:	tsthi	sl, r0, lsl #4	; <UNPREDICTABLE>
   1e5e4:	strbmi	r9, [r1], -r4, lsl #24
   1e5e8:			; <UNDEFINED> instruction: 0xf7fd4620
   1e5ec:	ldmdbls	r0, {r0, r1, r8, sl, fp, ip, sp, lr, pc}
   1e5f0:			; <UNDEFINED> instruction: 0xe010f8d7
   1e5f4:			; <UNDEFINED> instruction: 0xf1b12201
   1e5f8:			; <UNDEFINED> instruction: 0xf8d90c00
   1e5fc:	cdp	0, 1, cr5, cr8, cr0, {0}
   1e600:	svclt	0x00183a10
   1e604:	stceq	0, cr15, [r1], {79}	; 0x4f
   1e608:			; <UNDEFINED> instruction: 0xf8cd4429
   1e60c:	stmdane	r0!, {lr, pc}
   1e610:	ldrbtmi	r9, [r0], -r5
   1e614:	blx	ff65a64a <wprintw@plt+0xff6571f2>
   1e618:			; <UNDEFINED> instruction: 0xf0402800
   1e61c:	ldmib	sp, {r3, r4, r5, r7, r8, pc}^
   1e620:	blls	426a6c <wprintw@plt+0x423614>
   1e624:	ldrmi	r9, [r9], #-3074	; 0xfffff3fe
   1e628:	adcmi	r4, r1, #436207616	; 0x1a000000
   1e62c:	stmdals	pc, {r0, r4, r9, ip, pc}	; <UNPREDICTABLE>
   1e630:			; <UNDEFINED> instruction: 0xf8d9460d
   1e634:	tstls	r2, r0
   1e638:	addmi	sp, r1, #32768	; 0x8000
   1e63c:	rscshi	pc, r5, r0, lsl #6
   1e640:			; <UNDEFINED> instruction: 0xd1b64298
   1e644:	addmi	r9, fp, #17408	; 0x4400
   1e648:	ldfplp	f5, [r3], {179}	; 0xb3
   1e64c:			; <UNDEFINED> instruction: 0xf0402b00
   1e650:	mnf<illegal precision>	f0, f2
   1e654:			; <UNDEFINED> instruction: 0x463caa10
   1e658:	andcs	r9, r0, #3072	; 0xc00
   1e65c:	ldmdavs	r8, {r0, r5, r7, fp, sp, lr}
   1e660:	cdp	7, 2, cr15, cr0, cr4, {7}
   1e664:			; <UNDEFINED> instruction: 0x2c006964
   1e668:	svcge	0x000ef47f
   1e66c:			; <UNDEFINED> instruction: 0xf8df464e
   1e670:	bls	1ebbc8 <wprintw@plt+0x1e8770>
   1e674:	ldmdavs	pc, {r0, r1, r4, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   1e678:	addsmi	r9, pc, #6144	; 0x1800
   1e67c:			; <UNDEFINED> instruction: 0xf8dfd906
   1e680:	blls	1e7ba8 <wprintw@plt+0x1e4750>
   1e684:	ldmdavc	r2, {r1, r3, r4, r7, fp, ip, lr}
   1e688:	rsbsle	r2, r7, r0, lsl #20
   1e68c:	ldmdavs	sl, {r0, r3, r8, r9, fp, ip, pc}
   1e690:	blcs	392e4 <wprintw@plt+0x35e8c>
   1e694:	ldmdbvs	r1, {r1, r3, r4, r6, ip, lr, pc}
   1e698:	ldmdavs	r3!, {r1, r3, r4, r6, fp, sp, lr}^
   1e69c:	addsmi	r6, r3, #4784128	; 0x490000
   1e6a0:	addmi	sp, fp, #107520	; 0x1a400
   1e6a4:	adcshi	pc, r5, r0, lsl #6
   1e6a8:	andcs	sl, r0, #17408	; 0x4400
   1e6ac:	andls	sl, r0, #245760	; 0x3c000
   1e6b0:	bge	3886e8 <wprintw@plt+0x385290>
   1e6b4:	ldc2l	7, cr15, [sl, #-1012]!	; 0xfffffc0c
   1e6b8:	ldmdavs	r3!, {r2, r3, r9, fp, ip, pc}^
   1e6bc:	addsmi	r6, sl, #5373952	; 0x520000
   1e6c0:	mvnshi	pc, r0, lsl #5
   1e6c4:	ldrmi	r9, [r1], -r2, lsl #20
   1e6c8:	bls	382f0c <wprintw@plt+0x37fab4>
   1e6cc:	addsmi	r6, r3, #5373952	; 0x520000
   1e6d0:	mvnhi	pc, r0, lsl #5
   1e6d4:	tstls	r1, #10240	; 0x2800
   1e6d8:	addmi	r9, fp, #10240	; 0x2800
   1e6dc:	blls	494bbc <wprintw@plt+0x491764>
   1e6e0:	addsmi	r9, r3, #8192	; 0x2000
   1e6e4:	ldmdavs	r0!, {r1, r4, r5, r8, fp, ip, lr, pc}
   1e6e8:	ldc2	7, cr15, [r4], #1012	; 0x3f4
   1e6ec:			; <UNDEFINED> instruction: 0x9c049b06
   1e6f0:	strtmi	r1, [r0], -r5, asr #21
   1e6f4:	strbvc	lr, [r5, #2597]!	; 0xa25
   1e6f8:			; <UNDEFINED> instruction: 0xf7fd4629
   1e6fc:			; <UNDEFINED> instruction: 0x4623fc7b
   1e700:	strmi	r9, [r3], #-2321	; 0xfffff6ef
   1e704:	blls	2aff88 <wprintw@plt+0x2acb30>
   1e708:	svclt	0x00284299
   1e70c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1e710:	eorhi	pc, sl, #192	; 0xc0
   1e714:	ldrtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   1e718:	sfmls	f2, 4, [r7], {-0}
   1e71c:	stmiapl	r4!, {r0, r1, r8, fp, ip, pc}^
   1e720:	stmiavs	r1!, {r3, fp, sp, lr}^
   1e724:	b	fea5c6bc <wprintw@plt+0xfea59264>
   1e728:	blls	104f50 <wprintw@plt+0x101af8>
   1e72c:	bne	fe459f94 <wprintw@plt+0xfe456b3c>
   1e730:	ldmdavs	r8, {r1, r4, fp, sp, lr}
   1e734:			; <UNDEFINED> instruction: 0xf7e4442a
   1e738:	andcc	lr, r1, sl, asr #20
   1e73c:	andhi	pc, r3, #64	; 0x40
   1e740:	andcs	r9, r0, #3072	; 0xc00
   1e744:	ldmdavs	r8, {r0, r5, r6, r7, fp, sp, lr}
   1e748:	stc	7, cr15, [ip, #912]!	; 0x390
   1e74c:	strcs	pc, [r0], #2271	; 0x8df
   1e750:	ldrbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1e754:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e758:	blls	5787c8 <wprintw@plt+0x575370>
   1e75c:			; <UNDEFINED> instruction: 0xf040405a
   1e760:	andslt	r8, r7, sp, lsl r2
   1e764:	blhi	d9a60 <wprintw@plt+0xd6608>
   1e768:	svchi	0x00f0e8bd
   1e76c:	ldmdavs	r8, {r0, r1, r8, r9, fp, ip, pc}
   1e770:	ldcl	7, cr15, [r6, #912]!	; 0x390
   1e774:	addmi	lr, fp, #110100480	; 0x6900000
   1e778:	ldr	sp, [r5, r8, ror #23]
   1e77c:	ldrbcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1e780:	blvs	14af970 <wprintw@plt+0x14ac518>
   1e784:	svclt	0x00182a00
   1e788:			; <UNDEFINED> instruction: 0xf63f4297
   1e78c:	blls	30a590 <wprintw@plt+0x307138>
   1e790:	blls	1b8800 <wprintw@plt+0x1b53a8>
   1e794:	addsmi	r4, r7, #436207616	; 0x1a000000
   1e798:	svcge	0x0078f63f
   1e79c:			; <UNDEFINED> instruction: 0x8010f8dd
   1e7a0:			; <UNDEFINED> instruction: 0x1e7d1aff
   1e7a4:	strtmi	r4, [r9], -r0, asr #12
   1e7a8:	stc2	7, cr15, [r4], #-1012	; 0xfffffc0c
   1e7ac:	strmi	r4, [r4], -r3, asr #12
   1e7b0:			; <UNDEFINED> instruction: 0xf8181818
   1e7b4:	blcs	2a7cc <wprintw@plt+0x27374>
   1e7b8:	bichi	pc, ip, r0, asr #32
   1e7bc:	ldmdavs	fp, {r0, r1, r3, r8, r9, fp, ip, pc}
   1e7c0:	svclt	0x001e429f
   1e7c4:	strcs	r2, [r1, -r0, lsr #6]
   1e7c8:	subcc	pc, ip, sp, lsl #17
   1e7cc:	bicshi	pc, r8, r0
   1e7d0:	andcs	r4, r0, #260096	; 0x3f800
   1e7d4:	stmdbls	r3, {r0, r1, r2, sl, fp, ip, pc}
   1e7d8:	stmdavs	r8, {r2, r5, r6, r7, fp, ip, lr}
   1e7dc:			; <UNDEFINED> instruction: 0xf7e468a1
   1e7e0:	bls	259118 <wprintw@plt+0x255cc0>
   1e7e4:	vnmls.f64	d9, d8, d3
   1e7e8:	ldmdavs	r2, {r4, r7, r9, fp, ip}
   1e7ec:	strtmi	r6, [sl], #-2072	; 0xfffff7e8
   1e7f0:	stmib	ip!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e7f4:	andle	r3, r5, r1
   1e7f8:	ldmdbge	r3, {r0, r1, r8, r9, fp, ip, pc}
   1e7fc:	ldmdavs	r8, {r1, r3, r4, r5, r9, sl, lr}
   1e800:	b	fe15c798 <wprintw@plt+0xfe159340>
   1e804:	andcs	r9, r0, #3072	; 0xc00
   1e808:	ldmdavs	r8, {r0, r5, r7, fp, sp, lr}
   1e80c:	stcl	7, cr15, [sl, #-912]	; 0xfffffc70
   1e810:	addsmi	lr, r3, #60, 14	; 0xf00000
   1e814:			; <UNDEFINED> instruction: 0xe747d19a
   1e818:	ldrdeq	pc, [r0], -r9
   1e81c:	ldc2	7, cr15, [sl], {253}	; 0xfd
   1e820:	bl	fe845440 <wprintw@plt+0xfe841fe8>
   1e824:	strbmi	r0, [r6], -r3, lsl #16
   1e828:			; <UNDEFINED> instruction: 0x4610e6dc
   1e82c:	ldc2	7, cr15, [r2], {253}	; 0xfd
   1e830:	ldrmi	r9, [r8], #2822	; 0xb06
   1e834:	stmdals	r5, {r0, r9, sl, lr}
   1e838:	smlatbeq	r8, r1, fp, lr
   1e83c:	blx	ff6dc83a <wprintw@plt+0xff6d93e2>
   1e840:			; <UNDEFINED> instruction: 0x9c039b08
   1e844:	bne	fe45a0ac <wprintw@plt+0xfe456c54>
   1e848:	ldrtmi	r6, [r2], #-2074	; 0xfffff7e6
   1e84c:	stmdavs	r0!, {r0, r2, r9, sl, lr}
   1e850:	ldmib	ip!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e854:	andle	r3, r4, r1
   1e858:	strtmi	r9, [sl], -r5, lsl #18
   1e85c:			; <UNDEFINED> instruction: 0xf7e46820
   1e860:	ldmdbls	r2, {r1, r2, r4, r6, r9, fp, sp, lr, pc}
   1e864:			; <UNDEFINED> instruction: 0xf8d92220
   1e868:	ldmibvs	ip!, {r4, sp, lr}
   1e86c:	strmi	r9, [sp], -pc, lsl #16
   1e870:			; <UNDEFINED> instruction: 0xf8269b10
   1e874:			; <UNDEFINED> instruction: 0xf8d92014
   1e878:	strbt	r2, [r1], r0
   1e87c:	strbmi	r6, [sp], -r0, lsr #18
   1e880:	stmdbvs	r0!, {sp, lr, pc}
   1e884:	ldrbmi	r6, [r3], -r9, lsr #16
   1e888:			; <UNDEFINED> instruction: 0xf8cd2201
   1e88c:			; <UNDEFINED> instruction: 0xf00bb000
   1e890:	stmdacs	r1, {r0, r1, r3, r4, r7, r9, fp, ip, sp, lr, pc}
   1e894:	stmiavs	sp!, {r0, r1, r4, r8, ip, lr, pc}
   1e898:	mvnsle	r2, r0, lsl #26
   1e89c:	smlaltbcs	r6, r0, r2, r9
   1e8a0:			; <UNDEFINED> instruction: 0x3010f8d9
   1e8a4:	andsne	pc, r2, r3, lsr #16
   1e8a8:			; <UNDEFINED> instruction: 0xf8d9e6d6
   1e8ac:	strcs	r2, [r0, #-0]
   1e8b0:	ldrbmi	sl, [r3], -pc, lsl #30
   1e8b4:	bcc	45a0dc <wprintw@plt+0x456c84>
   1e8b8:			; <UNDEFINED> instruction: 0x462746ba
   1e8bc:	strmi	lr, [r9, #1657]!	; 0x679
   1e8c0:	blls	252a08 <wprintw@plt+0x24f5b0>
   1e8c4:	cdp	13, 1, cr9, cr8, cr3, {0}
   1e8c8:	ldmdavs	sl, {r4, r7, r9, fp, ip}
   1e8cc:			; <UNDEFINED> instruction: 0xf7e46828
   1e8d0:	andcc	lr, r1, lr, ror r9
   1e8d4:	stmdbls	r4, {r0, r2, ip, lr, pc}
   1e8d8:	rscscc	pc, pc, #79	; 0x4f
   1e8dc:			; <UNDEFINED> instruction: 0xf7e46828
   1e8e0:	stmibvs	r2!, {r1, r2, r4, r9, fp, sp, lr, pc}
   1e8e4:			; <UNDEFINED> instruction: 0xf8d92110
   1e8e8:			; <UNDEFINED> instruction: 0xf8233010
   1e8ec:	ssat	r1, #20, r2
   1e8f0:	andcs	r9, r0, #448	; 0x1c0
   1e8f4:	blmi	febf0fd0 <wprintw@plt+0xfebedb78>
   1e8f8:	stmiapl	fp!, {r2, r3, r5, r6, fp, ip, lr}^
   1e8fc:	ldmdavs	r8, {r0, r5, r6, fp, sp, lr}
   1e900:			; <UNDEFINED> instruction: 0xf7e49303
   1e904:	blmi	feb98ff4 <wprintw@plt+0xfeb95b9c>
   1e908:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}^
   1e90c:	blcs	4552c <wprintw@plt+0x420d4>
   1e910:	andcs	fp, r0, #12, 30	; 0x30
   1e914:	andeq	pc, r1, #2
   1e918:	ldmdavs	r8, {r0, r1, r8, r9, fp, ip, pc}
   1e91c:			; <UNDEFINED> instruction: 0xf0402a00
   1e920:	blls	23ed0c <wprintw@plt+0x23b8b4>
   1e924:	mrc	8, 0, r6, cr8, cr5, {3}
   1e928:	ldmdavs	fp, {r4, r7, r9, fp, ip}
   1e92c:	stmib	sp, {r0, r8, r9, fp, ip, sp}^
   1e930:	blmi	fea6bd38 <wprintw@plt+0xfea688e0>
   1e934:			; <UNDEFINED> instruction: 0xf7e4447b
   1e938:	stmdavs	r1!, {r3, r4, r6, r9, fp, sp, lr, pc}^
   1e93c:	sfmls	f2, 4, [r3], {-0}
   1e940:			; <UNDEFINED> instruction: 0xf7e46820
   1e944:	stmibmi	r5!, {r4, r5, r7, sl, fp, sp, lr, pc}
   1e948:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   1e94c:	stc	7, cr15, [r4, #912]	; 0x390
   1e950:	ldmdavs	sl, {r3, r8, r9, fp, ip, pc}
   1e954:			; <UNDEFINED> instruction: 0x4610e55c
   1e958:	stc2	7, cr15, [r4], {231}	; 0xe7
   1e95c:	ldrdcs	pc, [r0], -r9
   1e960:	strt	r4, [r6], -r5, lsl #12
   1e964:	blls	c4db4 <wprintw@plt+0xc195c>
   1e968:	ldrdcs	pc, [r0], -r9
   1e96c:	vqsub.s8	d4, d16, d9
   1e970:			; <UNDEFINED> instruction: 0xf8d980a8
   1e974:	svcge	0x000f3010
   1e978:	andcs	r6, r4, r1, lsr #19
   1e97c:			; <UNDEFINED> instruction: 0xf8232500
   1e980:			; <UNDEFINED> instruction: 0x46530011
   1e984:	bcc	45a1ac <wprintw@plt+0x456d54>
   1e988:			; <UNDEFINED> instruction: 0x462746ba
   1e98c:			; <UNDEFINED> instruction: 0xf8d9e611
   1e990:	ldrtmi	r5, [ip], -r8
   1e994:	bge	45a1fc <wprintw@plt+0x456da4>
   1e998:	ldrb	fp, [pc, -r5, lsr #18]!
   1e99c:	stccs	8, cr6, [r0, #-692]	; 0xfffffd4c
   1e9a0:	svcge	0x007cf43f
   1e9a4:	stmdavs	r9!, {r8, r9, sp}
   1e9a8:	ldrmi	r6, [sl], -r0, lsr #18
   1e9ac:	andlt	pc, r0, sp, asr #17
   1e9b0:	blx	2da9e4 <wprintw@plt+0x2d758c>
   1e9b4:	rscsle	r2, r1, r1, lsl #16
   1e9b8:	vnmls.f64	d9, d8, d8
   1e9bc:	ldmdavs	sl, {r4, r7, r9, fp, ip}
   1e9c0:	ldrtmi	r9, [r2], #-2819	; 0xfffff4fd
   1e9c4:			; <UNDEFINED> instruction: 0xf7e46818
   1e9c8:	andcc	lr, r1, r2, lsl #18
   1e9cc:	blls	1129ec <wprintw@plt+0x10f594>
   1e9d0:	rscscc	pc, pc, #79	; 0x4f
   1e9d4:	ldmdavs	r8, {r0, r2, r8, fp, ip, pc}
   1e9d8:	ldmib	r8, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e9dc:	smlatbcs	r8, r2, r9, r6
   1e9e0:			; <UNDEFINED> instruction: 0x3010f8d9
   1e9e4:	andsne	pc, r2, r3, lsr #16
   1e9e8:	svcls	0x000ae636
   1e9ec:			; <UNDEFINED> instruction: 0xf43f2f00
   1e9f0:	blge	38a2c4 <wprintw@plt+0x386e6c>
   1e9f4:	bge	45a21c <wprintw@plt+0x456dc4>
   1e9f8:	ldrmi	r4, [sl], r6, lsl #12
   1e9fc:			; <UNDEFINED> instruction: 0xf8d91e32
   1ea00:	stmiavs	r0!, {ip}^
   1ea04:	svclt	0x00184653
   1ea08:	ldrtmi	r2, [r1], #-513	; 0xfffffdff
   1ea0c:	andcs	r9, r1, #0, 4
   1ea10:			; <UNDEFINED> instruction: 0xf9daf00b
   1ea14:	stmiblt	r0, {r1, r9, sl, lr}
   1ea18:	movwne	lr, #55773	; 0xd9dd
   1ea1c:	bl	ef488 <wprintw@plt+0xec030>
   1ea20:	rsbsle	r0, r0, r6, lsl #10
   1ea24:	ldrtmi	r9, [r1], #-2818	; 0xfffff4fe
   1ea28:	strne	lr, [sp, #-2509]	; 0xfffff633
   1ea2c:	svclt	0x003842b9
   1ea30:	movwle	r4, #21163	; 0x52ab
   1ea34:	adcsmi	r4, r7, #48234496	; 0x2e00000
   1ea38:	cdp	8, 1, cr13, cr8, cr0, {7}
   1ea3c:			; <UNDEFINED> instruction: 0xe60baa10
   1ea40:	svclt	0x00984299
   1ea44:	stmdale	r7!, {r7, r9, sl, lr}
   1ea48:	strbmi	r9, [r1], -r4, lsl #28
   1ea4c:	ldrtmi	r9, [r0], -r5, lsl #4
   1ea50:	blx	ff45ca4c <wprintw@plt+0xff4595f4>
   1ea54:	strmi	r9, [r6], #-2318	; 0xfffff6f2
   1ea58:	ldrdeq	pc, [r0], -r9
   1ea5c:	blx	ffedca58 <wprintw@plt+0xffed9600>
   1ea60:	bne	ff085680 <wprintw@plt+0xff082228>
   1ea64:	bl	fe87032c <wprintw@plt+0xfe86ced4>
   1ea68:			; <UNDEFINED> instruction: 0xf7fd0108
   1ea6c:	bls	11d580 <wprintw@plt+0x11a128>
   1ea70:	vnmls.f64	d9, d8, d8
   1ea74:	ldmdavs	fp, {r4, r7, r9, fp, ip}
   1ea78:	ldmdavs	r0, {r7, r9, sl, lr}
   1ea7c:	ldrmi	r9, [sl], #-2565	; 0xfffff5fb
   1ea80:	stmia	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ea84:	sbcsle	r3, r5, r1
   1ea88:	ldrtmi	r9, [r1], -r3, lsl #22
   1ea8c:	strtmi	r4, [lr], -r2, asr #12
   1ea90:			; <UNDEFINED> instruction: 0xf7e46818
   1ea94:			; <UNDEFINED> instruction: 0xe7cee93c
   1ea98:	ldrdeq	pc, [r0], -r9
   1ea9c:	blx	ff6dca98 <wprintw@plt+0xff6d9640>
   1eaa0:	bl	fe8456c0 <wprintw@plt+0xfe842268>
   1eaa4:	strbmi	r0, [r2], -r3, lsl #16
   1eaa8:	blls	4989e8 <wprintw@plt+0x495590>
   1eaac:	addsmi	r9, r3, #40960	; 0xa000
   1eab0:	mrcge	6, 0, APSR_nzcv, cr2, cr15, {3}
   1eab4:	stmdbls	pc, {r1, r2, r3, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   1eab8:	addsmi	r9, r1, #8192	; 0x2000
   1eabc:	mcrge	4, 0, pc, cr5, cr15, {5}	; <UNPREDICTABLE>
   1eac0:	ldrmi	lr, [r0], -r0, lsl #12
   1eac4:	blx	ff1dcac0 <wprintw@plt+0xff1d9668>
   1eac8:	blls	1c66e0 <wprintw@plt+0x1c3288>
   1eacc:	ldrtmi	r4, [r8], -r1, lsl #12
   1ead0:			; <UNDEFINED> instruction: 0xf7fd1ac9
   1ead4:	blls	25d518 <wprintw@plt+0x25a0c0>
   1ead8:	cdp	14, 1, cr9, cr8, cr3, {0}
   1eadc:	ldmdavs	sl, {r4, r7, r9, fp, ip}
   1eae0:	ldmdavs	r0!, {r0, r2, r9, sl, lr}
   1eae4:	ldmda	r2!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1eae8:			; <UNDEFINED> instruction: 0xd1223001
   1eaec:	andcs	r6, r4, r1, lsr #19
   1eaf0:			; <UNDEFINED> instruction: 0x3010f8d9
   1eaf4:	ldrdcs	pc, [r0], -r9
   1eaf8:	andseq	pc, r1, r3, lsr #16
   1eafc:			; <UNDEFINED> instruction: 0xf43f2d00
   1eb00:	ldcls	14, cr10, [r2, #-860]	; 0xfffffca4
   1eb04:			; <UNDEFINED> instruction: 0xf8d9e6d4
   1eb08:	strtmi	r0, [r9], -r0
   1eb0c:	blx	adcab2 <wprintw@plt+0xad965a>
   1eb10:	ldr	r4, [r0, r6, lsl #12]
   1eb14:	andcs	r9, r0, #8, 22	; 0x2000
   1eb18:	mrc	13, 0, r4, cr8, cr1, {1}
   1eb1c:	ldmdavs	fp, {r4, r7, r9, fp, ip}
   1eb20:	blcc	6fd1c <wprintw@plt+0x6c8c4>
   1eb24:	strcc	lr, [r0, #-2509]	; 0xfffff633
   1eb28:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
   1eb2c:	ldmdb	ip, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1eb30:	ldmdavs	r0!, {r0, r1, r8, r9, sl, sp, lr, pc}
   1eb34:	ldrtmi	r4, [r9], -sl, lsr #12
   1eb38:	stmia	r8!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1eb3c:			; <UNDEFINED> instruction: 0x4630e7d6
   1eb40:			; <UNDEFINED> instruction: 0xff46f7e7
   1eb44:	blls	117db8 <wprintw@plt+0x114960>
   1eb48:			; <UNDEFINED> instruction: 0x46394632
   1eb4c:			; <UNDEFINED> instruction: 0xf7e46818
   1eb50:	ldrb	lr, [r5, #2270]!	; 0x8de
   1eb54:			; <UNDEFINED> instruction: 0xf7e7a913
   1eb58:	strtmi	pc, [r1], -fp, asr #20
   1eb5c:	stmdals	r4, {r0, r1, r2, r9, sl, lr}
   1eb60:	blx	1e5cb5c <wprintw@plt+0x1e59704>
   1eb64:	ldrt	r4, [r3], -r5, lsl #12
   1eb68:			; <UNDEFINED> instruction: 0xf7fd6830
   1eb6c:	blls	1dd540 <wprintw@plt+0x1da0e8>
   1eb70:	strmi	r4, [r1], -fp, lsr #8
   1eb74:	bne	ff27045c <wprintw@plt+0xff26d004>
   1eb78:	blx	f5cb74 <wprintw@plt+0xf5971c>
   1eb7c:	strb	r4, [r9, #1542]	; 0x606
   1eb80:			; <UNDEFINED> instruction: 0xf83ef7e7
   1eb84:	vrhadd.s8	d27, d10, d24
   1eb88:	strcs	r0, [r2, -r2, asr #7]
   1eb8c:	subcc	pc, ip, sp, lsr #17
   1eb90:			; <UNDEFINED> instruction: 0x232ee61e
   1eb94:			; <UNDEFINED> instruction: 0xf88d2701
   1eb98:	ldr	r3, [r9], -ip, asr #32
   1eb9c:	ldmdb	lr, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1eba0:	andeq	r3, r2, sl, ror #11
   1eba4:	andeq	r3, r2, r8, ror #11
   1eba8:	andeq	r0, r0, ip, ror #6
   1ebac:	andeq	r0, r0, r4, ror r3
   1ebb0:	andeq	r0, r0, r8, asr #6
   1ebb4:	andeq	r0, r0, r4, asr #7
   1ebb8:	andeq	r3, r2, r8, ror #31
   1ebbc:	andeq	r0, r0, r4, lsr #11
   1ebc0:	andeq	r0, r0, r0, lsl #6
   1ebc4:	andeq	r0, r0, ip, lsr #12
   1ebc8:	andeq	r0, r0, r0, asr r6
   1ebcc:	andeq	r0, r0, ip, lsr #10
   1ebd0:	andeq	r3, r2, r4, asr r2
   1ebd4:	andeq	r4, r2, r4, ror #2
   1ebd8:	andeq	r1, r1, r8, lsl #30
   1ebdc:	andeq	lr, r0, sl, lsl #16
   1ebe0:	andeq	lr, r0, r4, lsr r6
   1ebe4:	strdeq	fp, [r0], -lr
   1ebe8:	bmi	2f1818 <wprintw@plt+0x2ee3c0>
   1ebec:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1ebf0:	blvs	6f8c64 <wprintw@plt+0x6f580c>
   1ebf4:	andcs	fp, r1, fp, lsl #2
   1ebf8:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
   1ebfc:			; <UNDEFINED> instruction: 0xf7fd460c
   1ec00:			; <UNDEFINED> instruction: 0x4603f9d1
   1ec04:	ldrmi	r4, [ip], -r0, lsr #12
   1ec08:			; <UNDEFINED> instruction: 0xf9ccf7fd
   1ec0c:	svclt	0x00181a20
   1ec10:	ldclt	0, cr2, [r0, #-4]
   1ec14:			; <UNDEFINED> instruction: 0x00022dbc
   1ec18:	andeq	r0, r0, r0, lsl #6
   1ec1c:	svcmi	0x00f0e92d
   1ec20:	mcrrmi	0, 8, fp, r3, cr5
   1ec24:	beq	15b060 <wprintw@plt+0x157c08>
   1ec28:	ldrmi	r4, [r0], r2, asr #22
   1ec2c:	svcmi	0x0042447c
   1ec30:	strmi	r4, [lr], -r2, asr #26
   1ec34:	ldrbtmi	r5, [pc], #-2275	; 1ec3c <wprintw@plt+0x1b7e4>
   1ec38:	stmdavc	r0, {r2, r9, sl, lr}
   1ec3c:	movwls	r6, #14363	; 0x381b
   1ec40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ec44:			; <UNDEFINED> instruction: 0xf8572300
   1ec48:	movwls	r9, #4101	; 0x1005
   1ec4c:			; <UNDEFINED> instruction: 0xf8d99302
   1ec50:	strmi	r5, [sp], #-0
   1ec54:	rsb	fp, r6, r8, asr #18
   1ec58:	ldrbmi	r4, [r1], -r0, lsr #12
   1ec5c:	blx	bdcc00 <wprintw@plt+0xbd97a8>
   1ec60:	stmdavc	r3!, {r2, sl, lr}
   1ec64:	subsle	r2, r9, r0, lsl #22
   1ec68:	addsmi	r9, lr, #1024	; 0x400
   1ec6c:	stmdavc	r2!, {r2, r4, r5, r6, r7, fp, ip, lr, pc}
   1ec70:	bleq	15b0ac <wprintw@plt+0x157c54>
   1ec74:			; <UNDEFINED> instruction: 0xf04f462e
   1ec78:	ldmdblt	r2!, {r9, fp}^
   1ec7c:	stmdavc	r3!, {r0, r1, r2, r3, r6, sp, lr, pc}
   1ec80:	ldrbmi	r4, [r9], -r0, lsr #12
   1ec84:	svclt	0x00142b09
   1ec88:	strtmi	r9, [lr], -r1, lsl #28
   1ec8c:	blx	5dcc30 <wprintw@plt+0x5d97d8>
   1ec90:	stmdavc	r3!, {r2, sl, lr}
   1ec94:	eorsle	r2, r6, r0, lsl #22
   1ec98:	addsmi	r9, sp, #1024	; 0x400
   1ec9c:	blmi	a538e0 <wprintw@plt+0xa50488>
   1eca0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}^
   1eca4:	strble	r0, [sl, #1435]!	; 0x59b
   1eca8:			; <UNDEFINED> instruction: 0xf7e74620
   1ecac:	stmdacs	r0, {r0, r1, r6, fp, ip, sp, lr, pc}
   1ecb0:	blls	9304c <wprintw@plt+0x8fbf4>
   1ecb4:	svclt	0x003c42ab
   1ecb8:	strtmi	r9, [r2], r2, lsl #6
   1ecbc:			; <UNDEFINED> instruction: 0xf1bae7df
   1ecc0:	andle	r0, sp, r0, lsl #30
   1ecc4:	ldrbmi	sl, [r0], -r2, lsl #18
   1ecc8:			; <UNDEFINED> instruction: 0xf9f8f7e7
   1eccc:	adcmi	r9, fp, #2048	; 0x800
   1ecd0:	sadd8mi	fp, lr, r8
   1ecd4:			; <UNDEFINED> instruction: 0xf89ad908
   1ecd8:	blcs	26ace0 <wprintw@plt+0x267888>
   1ecdc:	strtmi	fp, [lr], -r8, lsl #30
   1ece0:	ldrdcc	pc, [r0], -r9
   1ece4:	vstrle	d2, [fp, #-4]
   1ece8:	blmi	4b1548 <wprintw@plt+0x4ae0f0>
   1ecec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ecf0:	blls	f8d60 <wprintw@plt+0xf5908>
   1ecf4:	tstle	r8, sl, asr r0
   1ecf8:	andlt	r4, r5, r0, lsr r6
   1ecfc:	svchi	0x00f0e8bd
   1ed00:	cdpcc	14, 0, cr9, cr1, cr1, {0}
   1ed04:	blls	98ccc <wprintw@plt+0x95874>
   1ed08:	ldmle	r8, {r0, r1, r3, r5, r7, r9, lr}^
   1ed0c:			; <UNDEFINED> instruction: 0x461e429d
   1ed10:	strcs	fp, [r0, #-3988]	; 0xfffff06c
   1ed14:			; <UNDEFINED> instruction: 0xf8882501
   1ed18:	strb	r5, [r5, r0]!
   1ed1c:	addsmi	r9, sp, #1024	; 0x400
   1ed20:			; <UNDEFINED> instruction: 0x462ed2f4
   1ed24:			; <UNDEFINED> instruction: 0x4603e7dc
   1ed28:			; <UNDEFINED> instruction: 0xf7e4e7f0
   1ed2c:	svclt	0x0000e858
   1ed30:	andeq	r2, r2, ip, ror sp
   1ed34:	andeq	r0, r0, ip, ror #6
   1ed38:	andeq	r2, r2, r2, ror sp
   1ed3c:	andeq	r0, r0, r4, ror r3
   1ed40:	andeq	r0, r0, r4, lsr #11
   1ed44:			; <UNDEFINED> instruction: 0x00022cbc
   1ed48:	ldrbmi	lr, [r0, sp, lsr #18]!
   1ed4c:	stcmi	0, cr11, [r8], #-520	; 0xfffffdf8
   1ed50:	blmi	a30758 <wprintw@plt+0xa2d300>
   1ed54:	ldrbtmi	r4, [ip], #-1549	; 0xfffff9f3
   1ed58:	stmiapl	r3!, {r0, r1, r2, r5, r9, sl, fp, lr}^
   1ed5c:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
   1ed60:			; <UNDEFINED> instruction: 0xf04f9301
   1ed64:	blmi	95f96c <wprintw@plt+0x95c514>
   1ed68:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}^
   1ed6c:	ldrle	r0, [r6], #-2011	; 0xfffff825
   1ed70:	strmi	r2, [r4], -r0, lsl #16
   1ed74:	stmdavs	fp, {r0, r1, r2, r8, sl, fp, ip, lr, pc}
   1ed78:	stccc	0, cr14, [r1], {2}
   1ed7c:	andle	r6, r2, fp, lsr #32
   1ed80:	blcs	38ff4 <wprintw@plt+0x35b9c>
   1ed84:	bmi	7d3570 <wprintw@plt+0x7d0118>
   1ed88:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   1ed8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ed90:	subsmi	r9, sl, r1, lsl #22
   1ed94:	strtmi	sp, [r0], -sl, lsr #2
   1ed98:	pop	{r1, ip, sp, pc}
   1ed9c:	stmdacs	r0, {r4, r5, r6, r7, r8, r9, sl, pc}
   1eda0:			; <UNDEFINED> instruction: 0x46916811
   1eda4:			; <UNDEFINED> instruction: 0xf10ddd20
   1eda8:	strmi	r0, [r4], -r3, lsl #20
   1edac:	stmdavs	fp!, {r8, r9, sl, sp}
   1edb0:			; <UNDEFINED> instruction: 0xf88d4652
   1edb4:	ldmdavs	r8, {r0, r1, ip, sp, lr}
   1edb8:			; <UNDEFINED> instruction: 0xff30f7ff
   1edbc:	mulcc	r3, sp, r8
   1edc0:	cmplt	fp, r1, lsl #12
   1edc4:	stmdavs	sl!, {r0, r1, r2, r3, r8, r9, fp, lr}
   1edc8:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1edcc:	addsmi	r6, sl, #10158080	; 0x9b0000
   1edd0:	ldmvs	r3, {r0, r1, r2, ip, lr, pc}
   1edd4:	eorvs	r2, fp, r0, lsl #2
   1edd8:	mvnle	r3, r1, lsl #24
   1eddc:	andne	pc, r0, r9, asr #17
   1ede0:	strmi	lr, [r0, #2001]!	; 0x7d1
   1ede4:	ldrb	sp, [r9, pc, asr #27]!
   1ede8:	strb	r4, [ip, r4, lsl #12]
   1edec:	svc	0x00f6f7e3
   1edf0:	andeq	r2, r2, r2, asr ip
   1edf4:	andeq	r0, r0, ip, ror #6
   1edf8:	andeq	r2, r2, ip, asr #24
   1edfc:	andeq	r0, r0, r4, lsr #11
   1ee00:	andeq	r2, r2, lr, lsl ip
   1ee04:	andeq	r0, r0, r0, lsl #6
   1ee08:	mvnsmi	lr, #737280	; 0xb4000
   1ee0c:	ldmdbmi	ip, {r0, r1, r2, r3, r9, sl, lr}
   1ee10:	bmi	730858 <wprintw@plt+0x72d400>
   1ee14:	ldrbtmi	fp, [r9], #-131	; 0xffffff7d
   1ee18:			; <UNDEFINED> instruction: 0xf10d2300
   1ee1c:	ldrmi	r0, [ip], -r3, lsl #18
   1ee20:	strmi	r5, [r5], -sl, lsl #17
   1ee24:	ldmdavs	r2, {r1, r2, r3, r4, r9, sl, lr}
   1ee28:			; <UNDEFINED> instruction: 0xf04f9201
   1ee2c:			; <UNDEFINED> instruction: 0xf88d0200
   1ee30:	and	r3, r9, r3
   1ee34:	svclt	0x009442ac
   1ee38:	movwcs	r2, #769	; 0x301
   1ee3c:	svclt	0x009842a8
   1ee40:	ldmdblt	r3, {r8, r9, sp}^
   1ee44:	strmi	r3, [r4], -r1, lsl #12
   1ee48:			; <UNDEFINED> instruction: 0x464a6838
   1ee4c:			; <UNDEFINED> instruction: 0xf7ff4621
   1ee50:			; <UNDEFINED> instruction: 0xf89dfee5
   1ee54:	blcs	2ae68 <wprintw@plt+0x27a10>
   1ee58:			; <UNDEFINED> instruction: 0xf1b8d0ec
   1ee5c:	andle	r0, r1, r0, lsl #30
   1ee60:	andmi	pc, r0, r8, asr #17
   1ee64:	blmi	1f168c <wprintw@plt+0x1ee234>
   1ee68:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ee6c:	blls	78edc <wprintw@plt+0x75a84>
   1ee70:	qaddle	r4, sl, r3
   1ee74:	andlt	r4, r3, r0, lsr r6
   1ee78:	mvnshi	lr, #12386304	; 0xbd0000
   1ee7c:	svc	0x00aef7e3
   1ee80:	muleq	r2, r2, fp
   1ee84:	andeq	r0, r0, ip, ror #6
   1ee88:	andeq	r2, r2, r0, asr #22
   1ee8c:	blmi	ff178c <wprintw@plt+0xfee334>
   1ee90:	push	{r1, r3, r4, r5, r6, sl, lr}
   1ee94:	strdlt	r4, [r2], r0
   1ee98:	mrcmi	8, 1, r5, cr13, cr3, {6}
   1ee9c:	movwls	r6, #6171	; 0x181b
   1eea0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1eea4:			; <UNDEFINED> instruction: 0xf908f7fd
   1eea8:	ldrbtmi	r4, [lr], #-2874	; 0xfffff4c6
   1eeac:	stmdavs	fp!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}^
   1eeb0:	svceq	0x0001f013
   1eeb4:			; <UNDEFINED> instruction: 0x46804b38
   1eeb8:	ldmpl	r7!, {r0, r1, r2, r6, ip, lr, pc}^
   1eebc:	ldmdavs	fp!, {r9, sp}
   1eec0:	ldrdls	pc, [ip], -r3
   1eec4:			; <UNDEFINED> instruction: 0x46496998
   1eec8:			; <UNDEFINED> instruction: 0xff9ef7ff
   1eecc:	ldmdbvs	r9, {r0, r1, r3, r4, r5, fp, sp, lr}
   1eed0:	beq	5b5d8 <wprintw@plt+0x58180>
   1eed4:			; <UNDEFINED> instruction: 0xf1b94654
   1eed8:			; <UNDEFINED> instruction: 0xd12f0f00
   1eedc:	strbmi	r4, [r0], -sl, ror #12
   1eee0:			; <UNDEFINED> instruction: 0xff92f7ff
   1eee4:	bls	31ba0 <wprintw@plt+0x2e748>
   1eee8:	bl	fea352bc <wprintw@plt+0xfea31e64>
   1eeec:	ldmdavs	fp, {r1, fp}
   1eef0:	streq	lr, [sl], #-2816	; 0xfffff500
   1eef4:	lfmle	f4, 4, [r8], #-652	; 0xfffffd74
   1eef8:	andcs	r4, r3, r9, lsr #18
   1eefc:			; <UNDEFINED> instruction: 0xf7fe4479
   1ef00:	ldmdavs	fp!, {r0, r1, r2, r3, r7, r8, fp, ip, sp, lr, pc}
   1ef04:	subsvs	r4, ip, #159744	; 0x27000
   1ef08:	blmi	8300f8 <wprintw@plt+0x82cca0>
   1ef0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ef10:	subsmi	r9, sl, r1, lsl #22
   1ef14:	andlt	sp, r2, r6, lsr r1
   1ef18:			; <UNDEFINED> instruction: 0x87f0e8bd
   1ef1c:	andcs	r4, r0, #76546048	; 0x4900000
   1ef20:	rscscc	pc, pc, pc, asr #32
   1ef24:			; <UNDEFINED> instruction: 0xff70f7ff
   1ef28:	ldmdbvs	r9, {r0, r1, r3, r4, r5, fp, sp, lr}
   1ef2c:			; <UNDEFINED> instruction: 0xf8d93401
   1ef30:	strmi	r9, [r4], #-8
   1ef34:			; <UNDEFINED> instruction: 0xf1b946a2
   1ef38:	sbcle	r0, pc, r0, lsl #30
   1ef3c:	andsle	r4, pc, r9, lsl #11
   1ef40:			; <UNDEFINED> instruction: 0xf013686b
   1ef44:	rscsle	r0, r1, r1
   1ef48:	ldmpl	r7!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   1ef4c:	ldmib	r3, {r0, r1, r3, r4, r5, fp, sp, lr}^
   1ef50:	ldmdavs	fp, {r0, r1, r9, ip, sp}^
   1ef54:	bne	ff9390ac <wprintw@plt+0xff935c54>
   1ef58:			; <UNDEFINED> instruction: 0xf824f7fd
   1ef5c:	ldmpl	r3!, {r0, r1, r2, r3, r8, r9, fp, lr}^
   1ef60:	adcmi	r6, r3, #1769472	; 0x1b0000
   1ef64:	stmdaeq	r0, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   1ef68:	bmi	416688 <wprintw@plt+0x413230>
   1ef6c:	blmi	3f07f8 <wprintw@plt+0x3ed3a0>
   1ef70:	ldmpl	r3!, {r1, r4, r5, r7, fp, ip, lr}^
   1ef74:	ldmdavs	r8, {r1, r4, fp, sp, lr}
   1ef78:			; <UNDEFINED> instruction: 0xf7e34442
   1ef7c:	strb	lr, [r0, r8, lsr #28]
   1ef80:	str	r4, [fp, r2, lsr #13]!
   1ef84:	svc	0x002af7e3
   1ef88:	andeq	r2, r2, r8, lsl fp
   1ef8c:	andeq	r0, r0, ip, ror #6
   1ef90:	strdeq	r2, [r2], -lr
   1ef94:	andeq	r0, r0, r4, lsr #11
   1ef98:	andeq	r0, r0, r0, lsl #6
   1ef9c:	andeq	r0, r0, ip, lsl r3
   1efa0:	andeq	r1, r1, r8, asr #18
   1efa4:	andeq	r2, r2, r0, lsr #21
   1efa8:	andeq	r0, r0, r8, asr #6
   1efac:	andeq	r0, r0, r4, asr #7
   1efb0:	blmi	d31884 <wprintw@plt+0xd2e42c>
   1efb4:	push	{r1, r3, r4, r5, r6, sl, lr}
   1efb8:			; <UNDEFINED> instruction: 0x460743f0
   1efbc:	ldrdlt	r5, [r3], r3
   1efc0:			; <UNDEFINED> instruction: 0xf8df4608
   1efc4:	ldmdavs	fp, {r2, r6, r7, pc}
   1efc8:			; <UNDEFINED> instruction: 0xf04f9301
   1efcc:			; <UNDEFINED> instruction: 0xf7fd0300
   1efd0:	blmi	bdda4c <wprintw@plt+0xbda5f4>
   1efd4:	ldrbtmi	r2, [r8], #0
   1efd8:	ldmdbvs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1efdc:	svclt	0x00282d06
   1efe0:	cdpne	5, 6, cr2, cr12, cr6, {0}
   1efe4:			; <UNDEFINED> instruction: 0xf7fd4629
   1efe8:	strtmi	pc, [r9], -r7, asr #21
   1efec:	strmi	r4, [r1], sl, ror #12
   1eff0:	blx	2dcfee <wprintw@plt+0x2d9b96>
   1eff4:	addsmi	r9, ip, #0, 22
   1eff8:	blle	270818 <wprintw@plt+0x26d3c0>
   1effc:	streq	lr, [r5, #2825]	; 0xb09
   1f000:	stceq	8, cr15, [r4, #-340]	; 0xfffffeac
   1f004:			; <UNDEFINED> instruction: 0xf7fd3c01
   1f008:	blls	5da14 <wprintw@plt+0x5a5bc>
   1f00c:	lfmle	f4, 2, [r7, #652]!	; 0x28c
   1f010:			; <UNDEFINED> instruction: 0xf7e34648
   1f014:	ldclne	14, cr14, [r3], #-448	; 0xfffffe40
   1f018:	bmi	79304c <wprintw@plt+0x78fbf4>
   1f01c:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
   1f020:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f024:	subsmi	r9, sl, r1, lsl #22
   1f028:	ldrtmi	sp, [r0], -r8, lsr #2
   1f02c:	pop	{r0, r1, ip, sp, pc}
   1f030:	blmi	63fff8 <wprintw@plt+0x63cba0>
   1f034:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1f038:	adcsmi	r6, fp, #1769472	; 0x1b0000
   1f03c:	ldmdbmi	r6, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   1f040:	andcs	r2, r0, r5, lsl #4
   1f044:			; <UNDEFINED> instruction: 0xf7e34479
   1f048:			; <UNDEFINED> instruction: 0x4601eeb8
   1f04c:			; <UNDEFINED> instruction: 0xf7fe2003
   1f050:	ldmdbmi	r2, {r0, r1, r2, r5, r6, r7, fp, ip, sp, lr, pc}
   1f054:	andcs	r4, r0, r2, lsl sl
   1f058:			; <UNDEFINED> instruction: 0xf8584b12
   1f05c:	andvc	r1, r8, r1
   1f060:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   1f064:			; <UNDEFINED> instruction: 0xf8586010
   1f068:	ldmdavs	ip, {r0, r1, ip, sp}
   1f06c:	bicsle	r2, r4, r1, lsl #24
   1f070:			; <UNDEFINED> instruction: 0xff0cf7ff
   1f074:			; <UNDEFINED> instruction: 0xf7e34620
   1f078:	bfi	lr, r4, (invalid: 28:14)
   1f07c:	cdp	7, 10, cr15, cr14, cr3, {7}
   1f080:	strdeq	r2, [r2], -r4
   1f084:	andeq	r0, r0, ip, ror #6
   1f088:	ldrdeq	r2, [r2], -r2	; <UNPREDICTABLE>
   1f08c:	andeq	r3, r2, ip, lsl #18
   1f090:	andeq	r2, r2, sl, lsl #19
   1f094:	andeq	r0, r0, r4, asr #7
   1f098:	andeq	r1, r1, r8, lsr #16
   1f09c:	andeq	r0, r0, r8, lsr r4
   1f0a0:	andeq	r0, r0, r4, asr r5
   1f0a4:	ldrdeq	r0, [r0], -r8
   1f0a8:	ldmcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1f0ac:			; <UNDEFINED> instruction: 0xf8df2101
   1f0b0:	ldrbtmi	r3, [sl], #-2228	; 0xfffff74c
   1f0b4:	mvnsmi	lr, sp, lsr #18
   1f0b8:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   1f0bc:			; <UNDEFINED> instruction: 0xf8df2400
   1f0c0:	strmi	r6, [r0], r8, lsr #17
   1f0c4:	stmiacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1f0c8:	movwls	r6, #6171	; 0x181b
   1f0cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1f0d0:			; <UNDEFINED> instruction: 0xf8df447e
   1f0d4:	ldmpl	r5!, {r2, r3, r4, r7, fp, ip, sp}
   1f0d8:	ldmpl	r7!, {r2, r3, r5, ip, sp, lr}^
   1f0dc:			; <UNDEFINED> instruction: 0xf7fd703c
   1f0e0:	stmdacs	r0, {r0, r1, r3, r6, r9, fp, ip, sp, lr, pc}
   1f0e4:	mvnhi	pc, r0
   1f0e8:			; <UNDEFINED> instruction: 0xf7e36804
   1f0ec:	stclne	14, cr14, [r3], #-16
   1f0f0:	mvnhi	pc, r0
   1f0f4:	ldmdacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1f0f8:	ldrbtmi	r2, [sl], #-3099	; 0xfffff3e5
   1f0fc:			; <UNDEFINED> instruction: 0xf0006b93
   1f100:	blcs	100168 <wprintw@plt+0xfcd10>
   1f104:	mvnhi	pc, r0, lsl #4
   1f108:			; <UNDEFINED> instruction: 0xf013e8df
   1f10c:	andeq	r0, r4, #38	; 0x26
   1f110:	mvneq	r0, r4
   1f114:	stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1f118:			; <UNDEFINED> instruction: 0xf893447b
   1f11c:	bcs	27218 <wprintw@plt+0x23dc0>
   1f120:	eorshi	pc, r5, #64	; 0x40
   1f124:	bcs	39594 <wprintw@plt+0x3613c>
   1f128:	adchi	pc, r1, #64	; 0x40
   1f12c:	ldmibvs	fp, {r0, r1, r2, r3, r5, sl, fp, sp}
   1f130:	orrhi	pc, r6, #64, 6
   1f134:	vqrdmlsh.s<illegal width 8>	d2, d0, d18
   1f138:	blcs	40034 <wprintw@plt+0x3cbdc>
   1f13c:			; <UNDEFINED> instruction: 0x83bef000
   1f140:			; <UNDEFINED> instruction: 0x83bcf300
   1f144:	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1f148:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   1f14c:			; <UNDEFINED> instruction: 0xf8df619a
   1f150:	andcs	r3, r0, #48, 16	; 0x300000
   1f154:	orrsvs	r4, sl, #2063597568	; 0x7b000000
   1f158:			; <UNDEFINED> instruction: 0xf0001c61
   1f15c:			; <UNDEFINED> instruction: 0xf8df81b8
   1f160:	ldmpl	r3!, {r2, r5, fp, ip, sp}^
   1f164:	adcmi	r6, r3, #1769472	; 0x1b0000
   1f168:	eorhi	pc, r8, #0
   1f16c:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1f170:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1f174:			; <UNDEFINED> instruction: 0xf00042a3
   1f178:			; <UNDEFINED> instruction: 0xf8df8224
   1f17c:	ldmpl	r3!, {r4, fp, ip, sp}^
   1f180:	adcmi	r6, r3, #1769472	; 0x1b0000
   1f184:	eorhi	pc, r0, #0
   1f188:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1f18c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1f190:			; <UNDEFINED> instruction: 0xf00042a3
   1f194:			; <UNDEFINED> instruction: 0xf8df81de
   1f198:	ldmpl	r3!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
   1f19c:	adcmi	r6, r3, #1769472	; 0x1b0000
   1f1a0:	andshi	pc, sp, #0
   1f1a4:	ubfxcc	pc, pc, #17, #17
   1f1a8:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1f1ac:			; <UNDEFINED> instruction: 0xf00042a3
   1f1b0:			; <UNDEFINED> instruction: 0xf8df817f
   1f1b4:	ldmpl	r3!, {r3, r5, r6, r7, r8, r9, sl, ip, sp}^
   1f1b8:	adcmi	r6, r3, #1769472	; 0x1b0000
   1f1bc:	teqhi	sl, #0	; <UNPREDICTABLE>
   1f1c0:			; <UNDEFINED> instruction: 0x37dcf8df
   1f1c4:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1f1c8:			; <UNDEFINED> instruction: 0xf00042a3
   1f1cc:			; <UNDEFINED> instruction: 0xf8df8336
   1f1d0:	ldmpl	r3!, {r2, r4, r6, r7, r8, r9, sl, ip, sp}^
   1f1d4:	adcmi	r6, r3, #1769472	; 0x1b0000
   1f1d8:	rsbhi	pc, r8, #0
   1f1dc:			; <UNDEFINED> instruction: 0x37c8f8df
   1f1e0:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1f1e4:			; <UNDEFINED> instruction: 0xf00042a3
   1f1e8:			; <UNDEFINED> instruction: 0xf8df8266
   1f1ec:	ldmpl	r3!, {r6, r7, r8, r9, sl, ip, sp}^
   1f1f0:	adcmi	r6, r3, #1769472	; 0x1b0000
   1f1f4:	movwcs	fp, #7938	; 0x1f02
   1f1f8:	strmi	pc, [r1], #-576	; 0xfffffdc0
   1f1fc:			; <UNDEFINED> instruction: 0xf000703b
   1f200:			; <UNDEFINED> instruction: 0xf8df8148
   1f204:	ldmpl	r3!, {r2, r3, r5, r7, r8, r9, sl, ip, sp}^
   1f208:	adcmi	r6, r3, #1769472	; 0x1b0000
   1f20c:	movwcs	fp, #7938	; 0x1f02
   1f210:	strmi	pc, [r2], #-576	; 0xfffffdc0
   1f214:			; <UNDEFINED> instruction: 0xf000703b
   1f218:			; <UNDEFINED> instruction: 0xf8df813c
   1f21c:	ldmpl	r3!, {r3, r4, r7, r8, r9, sl, ip, sp}^
   1f220:	adcmi	r6, r3, #1769472	; 0x1b0000
   1f224:	movwcs	fp, #7938	; 0x1f02
   1f228:	strmi	pc, [r3], #-576	; 0xfffffdc0
   1f22c:			; <UNDEFINED> instruction: 0xf000703b
   1f230:			; <UNDEFINED> instruction: 0xf8df8130
   1f234:	ldmpl	r3!, {r2, r7, r8, r9, sl, ip, sp}^
   1f238:	adcmi	r6, r3, #1769472	; 0x1b0000
   1f23c:	movwcs	fp, #7938	; 0x1f02
   1f240:	strmi	pc, [r4], #-576	; 0xfffffdc0
   1f244:			; <UNDEFINED> instruction: 0xf000703b
   1f248:			; <UNDEFINED> instruction: 0xf8df8124
   1f24c:	ldmpl	r3!, {r4, r5, r6, r8, r9, sl, ip, sp}^
   1f250:	adcmi	r6, r3, #1769472	; 0x1b0000
   1f254:	movwcs	fp, #7938	; 0x1f02
   1f258:	strmi	pc, [r5], #-576	; 0xfffffdc0
   1f25c:			; <UNDEFINED> instruction: 0xf000703b
   1f260:			; <UNDEFINED> instruction: 0xf8df8118
   1f264:	ldmpl	r3!, {r2, r3, r4, r6, r8, r9, sl, ip, sp}^
   1f268:	adcmi	r6, r3, #1769472	; 0x1b0000
   1f26c:	movwcs	fp, #7938	; 0x1f02
   1f270:	strmi	pc, [r6], #-576	; 0xfffffdc0
   1f274:			; <UNDEFINED> instruction: 0xf000703b
   1f278:			; <UNDEFINED> instruction: 0xf8df810c
   1f27c:	ldmpl	r3!, {r3, r6, r8, r9, sl, ip, sp}^
   1f280:	adcmi	r6, r3, #1769472	; 0x1b0000
   1f284:	teqhi	lr, #0	; <UNPREDICTABLE>
   1f288:			; <UNDEFINED> instruction: 0x373cf8df
   1f28c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1f290:			; <UNDEFINED> instruction: 0xf00042a3
   1f294:			; <UNDEFINED> instruction: 0xf8df833a
   1f298:	ldmpl	r3!, {r2, r4, r5, r8, r9, sl, ip, sp}^
   1f29c:	adcmi	r6, r3, #1769472	; 0x1b0000
   1f2a0:	teqhi	r6, #0	; <UNPREDICTABLE>
   1f2a4:			; <UNDEFINED> instruction: 0x3728f8df
   1f2a8:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1f2ac:			; <UNDEFINED> instruction: 0xf00042a3
   1f2b0:			; <UNDEFINED> instruction: 0xf8df833d
   1f2b4:	ldmpl	r3!, {r5, r8, r9, sl, ip, sp}^
   1f2b8:	adcmi	r6, r3, #1769472	; 0x1b0000
   1f2bc:	rsbshi	pc, lr, #0
   1f2c0:			; <UNDEFINED> instruction: 0x3714f8df
   1f2c4:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1f2c8:			; <UNDEFINED> instruction: 0xf00042a3
   1f2cc:			; <UNDEFINED> instruction: 0xf8df81f9
   1f2d0:	ldmpl	r3!, {r2, r3, r8, r9, sl, ip, sp}^
   1f2d4:	adcmi	r6, r3, #1769472	; 0x1b0000
   1f2d8:	mvnshi	pc, r0
   1f2dc:			; <UNDEFINED> instruction: 0x3700f8df
   1f2e0:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1f2e4:			; <UNDEFINED> instruction: 0xf00042a3
   1f2e8:			; <UNDEFINED> instruction: 0xf8df81f5
   1f2ec:	ldmpl	r3!, {r3, r4, r5, r6, r7, r9, sl, ip, sp}^
   1f2f0:	adcmi	r6, r3, #1769472	; 0x1b0000
   1f2f4:	mvnshi	pc, r0
   1f2f8:	usatcc	pc, #12, pc, asr #17	; <UNPREDICTABLE>
   1f2fc:			; <UNDEFINED> instruction: 0xf88d2206
   1f300:	ldmpl	r3!, {sp}^
   1f304:	teqlt	r3, fp, lsl r8
   1f308:	usatcc	pc, #0, pc, asr #17	; <UNPREDICTABLE>
   1f30c:	ldmdavc	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1f310:			; <UNDEFINED> instruction: 0xf0002800
   1f314:	sfmcs	f0, 1, [r9], {86}	; 0x56
   1f318:	adchi	pc, r4, r0
   1f31c:	svcvc	0x00cdf5b4
   1f320:	adcshi	pc, r2, #0, 6
   1f324:	svcvc	0x0083f5b4
   1f328:	mvnshi	pc, r0, asr #6
   1f32c:	orrvc	pc, r3, pc, ror #8
   1f330:	blcs	fe4e54c4 <wprintw@plt+0xfe4e206c>
   1f334:	adchi	pc, sp, r0, lsl #4
   1f338:			; <UNDEFINED> instruction: 0xf013e8df
   1f33c:	strdeq	r0, [r9], #16
   1f340:	adceq	r0, fp, fp, lsr #1
   1f344:	adceq	r0, fp, fp, lsr #1
   1f348:	adceq	r0, fp, fp, lsr #1
   1f34c:	adceq	r0, fp, fp, lsr #1
   1f350:	adceq	r0, fp, fp, lsr #1
   1f354:	adceq	r0, fp, fp, lsr #1
   1f358:	adceq	r0, fp, fp, lsr #1
   1f35c:	adceq	r0, fp, fp, lsr #1
   1f360:	adceq	r0, fp, fp, lsr #1
   1f364:	adceq	r0, fp, fp, lsr #1
   1f368:	adceq	r0, fp, fp, lsr #1
   1f36c:	adceq	r0, fp, fp, lsr #1
   1f370:	adceq	r0, fp, fp, lsr #1
   1f374:	adceq	r0, fp, fp, lsr #1
   1f378:	adceq	r0, fp, fp, lsr #1
   1f37c:	adceq	r0, fp, fp, lsr #1
   1f380:	adceq	r0, fp, fp, lsr #1
   1f384:	adceq	r0, fp, fp, lsr #1
   1f388:	adceq	r0, fp, fp, lsr #1
   1f38c:	adceq	r0, fp, fp, lsr #1
   1f390:	adceq	r0, fp, fp, lsr #1
   1f394:	adceq	r0, fp, fp, lsr #1
   1f398:	adceq	r0, fp, fp, lsr #1
   1f39c:	adceq	r0, fp, fp, lsr #1
   1f3a0:	adceq	r0, fp, fp, lsr #1
   1f3a4:	adceq	r0, fp, fp, lsr #1
   1f3a8:	adceq	r0, fp, fp, lsr #1
   1f3ac:	adceq	r0, fp, fp, lsr #1
   1f3b0:	adceq	r0, fp, fp, lsr #1
   1f3b4:	adceq	r0, fp, fp, lsr #1
   1f3b8:	adceq	r0, fp, fp, lsr #1
   1f3bc:	adceq	r0, fp, fp, lsr #1
   1f3c0:	bicseq	r0, r6, fp, lsr #1
   1f3c4:	adceq	r0, fp, fp, lsr #1
   1f3c8:	adceq	r0, fp, fp, lsr #1
   1f3cc:	ldrheq	r0, [sp, sl]!
   1f3d0:	strhteq	r0, [fp], r8
   1f3d4:	adceq	r0, fp, fp, lsr #1
   1f3d8:	adceq	r0, fp, fp, lsr #1
   1f3dc:	adceq	r0, fp, fp, lsr #1
   1f3e0:	adceq	r0, fp, fp, lsr #1
   1f3e4:			; <UNDEFINED> instruction: 0x01b500ab
   1f3e8:	sbceq	r0, r9, pc, lsr #4
   1f3ec:	andseq	r0, r5, #44, 4	; 0xc0000002
   1f3f0:	sbceq	r0, r9, r2, lsl r2
   1f3f4:	adceq	r0, fp, fp, lsl #4
   1f3f8:	adceq	r0, fp, fp, lsr #1
   1f3fc:	adceq	r0, fp, fp, lsr #1
   1f400:	adceq	r0, fp, fp, lsr #1
   1f404:	adceq	r0, fp, fp, lsr #1
   1f408:	adceq	r0, fp, fp, lsr #1
   1f40c:	adceq	r0, fp, fp, lsr #1
   1f410:	adceq	r0, fp, fp, lsr #1
   1f414:	adceq	r0, fp, fp, lsr #1
   1f418:	adceq	r0, fp, fp, lsr #1
   1f41c:	adceq	r0, fp, fp, lsr #1
   1f420:	sbceq	r0, r9, fp, lsr #1
   1f424:	adceq	r0, fp, fp, lsl #4
   1f428:	adceq	r0, fp, fp, lsr #1
   1f42c:	adceq	r0, fp, r8, lsl #4
   1f430:	biceq	r0, r7, fp, lsr #1
   1f434:	adceq	r0, fp, fp, lsr #1
   1f438:	adceq	r0, fp, fp, lsr #1
   1f43c:	andeq	r0, r0, #-2147483600	; 0x80000030
   1f440:	strdeq	r0, [fp], fp	; <UNPREDICTABLE>
   1f444:	bicseq	r0, r1, fp, lsr #1
   1f448:	biceq	r0, ip, fp, lsr #1
   1f44c:	adceq	r0, fp, fp, lsr #1
   1f450:	mvneq	r0, fp, lsr #1
   1f454:	adceq	r0, fp, fp, lsr #1
   1f458:	adceq	r0, fp, r0, ror #3
   1f45c:	adceq	r0, fp, r0, ror #3
   1f460:	sbceq	r0, r9, fp, lsr #1
   1f464:	strcc	pc, [r8, #2271]	; 0x8df
   1f468:	ldmdavs	sl, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1f46c:	orrlt	r6, r3, r3, lsl fp
   1f470:	strne	pc, [r0, #2271]	; 0x8df
   1f474:	stmdavs	r9, {r0, r4, r5, r6, fp, ip, lr}
   1f478:	tstle	sl, r1, lsl #18
   1f47c:	ldrbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1f480:	stmdavc	r9, {r0, r4, r5, r6, fp, ip, lr}
   1f484:	ldmdbvs	r1, {r0, r3, r5, r8, fp, ip, sp, pc}
   1f488:	rscsmi	pc, r1, #64, 4
   1f48c:	svclt	0x0018428b
   1f490:			; <UNDEFINED> instruction: 0xf8df4614
   1f494:			; <UNDEFINED> instruction: 0xf8df2568
   1f498:	ldrbtmi	r3, [sl], #-1228	; 0xfffffb34
   1f49c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f4a0:	subsmi	r9, sl, r1, lsl #22
   1f4a4:	subshi	pc, r9, #64	; 0x40
   1f4a8:	andlt	r4, r2, r0, lsr #12
   1f4ac:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1f4b0:	strmi	pc, [r6], #-576	; 0xfffffdc0
   1f4b4:			; <UNDEFINED> instruction: 0xf8dfe7ed
   1f4b8:	ldrbtmi	r3, [fp], #-1352	; 0xfffffab8
   1f4bc:	teqlt	r3, fp, lsl r8
   1f4c0:	strbmi	r2, [r0], -r1, lsl #2
   1f4c4:			; <UNDEFINED> instruction: 0xf858f7fd
   1f4c8:	rscsle	r2, r9, r0, lsl #16
   1f4cc:			; <UNDEFINED> instruction: 0xf04fe60c
   1f4d0:			; <UNDEFINED> instruction: 0xe7de34ff
   1f4d4:	strcc	pc, [ip, #-2271]!	; 0xfffff721
   1f4d8:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   1f4dc:	cmnle	r6, r0, lsl #20
   1f4e0:	mlascc	ip, r3, r8, pc	; <UNPREDICTABLE>
   1f4e4:			; <UNDEFINED> instruction: 0xf8dfb983
   1f4e8:	andcs	r3, r1, #32, 10	; 0x8000000
   1f4ec:	ldmpl	r3!, {r1, r3, r5, ip, sp, lr}^
   1f4f0:	stmdblt	fp, {r0, r1, r3, r4, fp, ip, sp, lr}^
   1f4f4:	orreq	pc, r0, #4, 2
   1f4f8:	svcvc	0x00c0f5b3
   1f4fc:			; <UNDEFINED> instruction: 0xf7e3d204
   1f500:	stmdavs	r3, {r1, r3, r5, r6, r8, sl, fp, sp, lr, pc}
   1f504:	eormi	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1f508:	strcc	pc, [r0, #-2271]	; 0xfffff721
   1f50c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   1f510:			; <UNDEFINED> instruction: 0xe621639a
   1f514:	ldcle	12, cr2, [r6], {127}	; 0x7f
   1f518:			; <UNDEFINED> instruction: 0xf0002c09
   1f51c:			; <UNDEFINED> instruction: 0xf02481ae
   1f520:	blcs	13e01a8 <wprintw@plt+0x13dcd50>
   1f524:	mrrccs	15, 1, fp, fp, cr8	; <UNPREDICTABLE>
   1f528:			; <UNDEFINED> instruction: 0xf8dfd116
   1f52c:	ldrbtmi	r3, [fp], #-1252	; 0xfffffb1c
   1f530:	orrlt	r6, sl, sl, lsl r9
   1f534:	ldmdavs	fp, {r0, r1, r3, r4, r6, r7, fp, sp, lr}
   1f538:	andle	r2, sp, fp, lsl fp
   1f53c:	strbmi	r4, [r0], -r1, lsr #12
   1f540:	ldc2	7, cr15, [r6, #-1020]!	; 0xfffffc04
   1f544:			; <UNDEFINED> instruction: 0xf8df4604
   1f548:	andcs	r3, r0, #204, 8	; 0xcc000000
   1f54c:	orrsvs	r4, sl, #2063597568	; 0x7b000000
   1f550:	vmax.s8	d30, d0, d2
   1f554:	ldr	r4, [ip, r4, lsl #8]
   1f558:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1f55c:			; <UNDEFINED> instruction: 0xf893447b
   1f560:	blcs	2b658 <wprintw@plt+0x28200>
   1f564:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
   1f568:	eorvc	r2, fp, r1, lsl #6
   1f56c:	ldrcc	pc, [r8], #2271	; 0x8df
   1f570:	ldmdavc	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1f574:	mvnle	r2, r0, lsl #22
   1f578:	orreq	pc, r0, #4, 2
   1f57c:	svcvc	0x00c0f5b3
   1f580:			; <UNDEFINED> instruction: 0xf7e3d2e1
   1f584:	stmdavs	r3, {r3, r5, r8, sl, fp, sp, lr, pc}
   1f588:	eormi	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1f58c:	mcrrcc	7, 13, lr, r1, cr11
   1f590:	stmdale	r3!, {r0, r1, r5, sl, fp, sp}^
   1f594:			; <UNDEFINED> instruction: 0xf004e8df
   1f598:	stclcc	0, cr5, [r7, #-356]	; 0xfffffe9c
   1f59c:	rsbvs	r6, r2, #536870918	; 0x20000006
   1f5a0:	rsbvs	r6, r2, #536870918	; 0x20000006
   1f5a4:	rsbvs	r6, r2, #536870918	; 0x20000006
   1f5a8:	rsbvs	r6, r2, #536870918	; 0x20000006
   1f5ac:	rsbvs	r6, r2, #536870918	; 0x20000006
   1f5b0:	rsbvs	r6, r2, #536870918	; 0x20000006
   1f5b4:	rsbvs	r6, r2, #536870918	; 0x20000006
   1f5b8:			; <UNDEFINED> instruction: 0x26313539
   1f5bc:	strmi	pc, [r1], #-576	; 0xfffffdc0
   1f5c0:	vabd.s8	q15, q0, <illegal reg q11.5>
   1f5c4:	strb	r4, [r4, -r2, lsl #8]!
   1f5c8:	strmi	pc, [r3], #-576	; 0xfffffdc0
   1f5cc:	strtmi	lr, [r1], -r1, ror #14
   1f5d0:			; <UNDEFINED> instruction: 0xf7ff4640
   1f5d4:			; <UNDEFINED> instruction: 0xf7fdfced
   1f5d8:			; <UNDEFINED> instruction: 0x4604fc71
   1f5dc:	vaba.s8	d30, d16, d4
   1f5e0:	ldrb	r4, [r6, -r5, lsl #8]
   1f5e4:	ldmpl	r3!, {r2, r3, r4, r5, r6, r7, r8, r9, fp, lr}^
   1f5e8:			; <UNDEFINED> instruction: 0xf8df681c
   1f5ec:	andcs	r3, r0, #48, 8	; 0x30000000
   1f5f0:			; <UNDEFINED> instruction: 0xf883447b
   1f5f4:	orrsvs	r2, sl, #61	; 0x3d
   1f5f8:	blmi	ffe58cb8 <wprintw@plt+0xffe55860>
   1f5fc:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1f600:	blmi	ffe595d4 <wprintw@plt+0xffe5617c>
   1f604:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1f608:	blmi	ffd995cc <wprintw@plt+0xffd96174>
   1f60c:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1f610:			; <UNDEFINED> instruction: 0xf8dfe7eb
   1f614:	andcs	r3, r0, #12, 8	; 0xc000000
   1f618:	strmi	pc, [r1], #-576	; 0xfffffdc0
   1f61c:			; <UNDEFINED> instruction: 0xf883447b
   1f620:	orrsvs	r2, sl, #61	; 0x3d
   1f624:	blmi	18c98 <wprintw@plt+0x15840>
   1f628:	vhsub.s8	d18, d0, d0
   1f62c:	ldrbtmi	r4, [fp], #-1026	; 0xfffffbfe
   1f630:	eorscs	pc, sp, r3, lsl #17
   1f634:	ldr	r6, [r2, #922]	; 0x39a
   1f638:	andcs	r4, r0, #257024	; 0x3ec00
   1f63c:	ldrtvc	pc, [r4], #1103	; 0x44f	; <UNPREDICTABLE>
   1f640:			; <UNDEFINED> instruction: 0xf883447b
   1f644:	orrsvs	r2, sl, #61	; 0x3d
   1f648:	blmi	ffe58c74 <wprintw@plt+0xffe5581c>
   1f64c:	vst1.8	{d18-d21}, [pc], r0
   1f650:	ldrbtmi	r7, [fp], #-1155	; 0xfffffb7d
   1f654:	eorscs	pc, sp, r3, lsl #17
   1f658:	str	r6, [r0, #922]	; 0x39a
   1f65c:	andcs	r4, r0, #244, 22	; 0x3d000
   1f660:	ldrbtcc	pc, [pc], #79	; 1f668 <wprintw@plt+0x1c210>	; <UNPREDICTABLE>
   1f664:			; <UNDEFINED> instruction: 0xf883447b
   1f668:	orrsvs	r2, sl, #61	; 0x3d
   1f66c:	mrrccs	7, 1, lr, fp, cr1
   1f670:	ldmvs	sl, {r0, r2, r3, r8, ip, lr, pc}^
   1f674:			; <UNDEFINED> instruction: 0xf0226812
   1f678:	bcc	105ff00 <wprintw@plt+0x105caa8>
   1f67c:	svclt	0x009e2a03
   1f680:			; <UNDEFINED> instruction: 0xf04f2201
   1f684:			; <UNDEFINED> instruction: 0xf88334ff
   1f688:			; <UNDEFINED> instruction: 0xf67f203d
   1f68c:	strtmi	sl, [r1], -r2, lsl #30
   1f690:			; <UNDEFINED> instruction: 0xf7ff4640
   1f694:	blmi	ffa1e8d0 <wprintw@plt+0xffa1b478>
   1f698:	mrscs	r2, R9_usr
   1f69c:	eorvc	r4, r9, fp, ror r4
   1f6a0:			; <UNDEFINED> instruction: 0x4604639a
   1f6a4:	vst3.16	{d30,d32,d34}, [pc :64], r8
   1f6a8:	ldrbt	r7, [r2], r3, lsl #9
   1f6ac:	vcgt.s8	d18, d0, d1
   1f6b0:	eorsvc	r1, fp, r3, lsl #8
   1f6b4:	movwcs	lr, #5869	; 0x16ed
   1f6b8:	strvc	pc, [r1], #1103	; 0x44f
   1f6bc:			; <UNDEFINED> instruction: 0xe6e8703b
   1f6c0:	vst2.8	{d18-d21}, [pc], r1
   1f6c4:	eorsvc	r7, fp, r3, lsl #9
   1f6c8:	movwcs	lr, #5859	; 0x16e3
   1f6cc:	ldrtvc	pc, [r4], #1103	; 0x44f	; <UNPREDICTABLE>
   1f6d0:			; <UNDEFINED> instruction: 0xe6de703b
   1f6d4:	vcgt.s8	d18, d0, d1
   1f6d8:	eorsvc	r1, fp, r3, asr r4
   1f6dc:	movwcs	lr, #5849	; 0x16d9
   1f6e0:	strtvc	pc, [r9], #1103	; 0x44f
   1f6e4:			; <UNDEFINED> instruction: 0xe6d4703b
   1f6e8:	vpadd.i8	q10, q8, <illegal reg q1.5>
   1f6ec:	ldmpl	r3!, {r0, r1, r2, r9, ip}^
   1f6f0:			; <UNDEFINED> instruction: 0xf413681b
   1f6f4:	svclt	0x00184f00
   1f6f8:			; <UNDEFINED> instruction: 0xe6ca4614
   1f6fc:	vqdmulh.s<illegal width 8>	q10, q8, <illegal reg q7.5>
   1f700:	ldmpl	r0!, {r0, r1, r2, r4, r7, r8, ip}^
   1f704:	ldc2	7, cr15, [sl, #940]!	; 0x3ac
   1f708:	strb	r4, [r2], r4, lsl #12
   1f70c:	vcgt.s8	d18, d0, d1
   1f710:	eorsvc	r1, fp, r5, lsl #8
   1f714:	ldclcs	6, cr14, [pc], #-756	; 1f428 <wprintw@plt+0x1bfd0>
   1f718:	mrcge	4, 5, APSR_nzcv, cr11, cr15, {3}
   1f71c:	vqdmulh.s<illegal width 8>	q10, q8, q3
   1f720:	ldmpl	r3!, {r0, r1, r2, sl, ip}^
   1f724:			; <UNDEFINED> instruction: 0xf413681b
   1f728:	svclt	0x00184f00
   1f72c:	strtvc	pc, [r5], #1103	; 0x44f
   1f730:	movwcs	lr, #5807	; 0x16af
   1f734:	strvc	pc, [r2], #1103	; 0x44f
   1f738:			; <UNDEFINED> instruction: 0xe6aa703b
   1f73c:	vqdmulh.s<illegal width 8>	q10, q8, q0
   1f740:	ldmpl	r0!, {r0, r1, r3, r6, r8, ip}^
   1f744:	ldc2	7, cr15, [sl, #940]	; 0x3ac
   1f748:	strt	r4, [r2], r4, lsl #12
   1f74c:	ldrbmi	pc, [sp], #-576	; 0xfffffdc0	; <UNPREDICTABLE>
   1f750:	blmi	fef591d4 <wprintw@plt+0xfef55d7c>
   1f754:	ldmpl	r0!, {r0, r1, r8, sp}^
   1f758:	ldc2	7, cr15, [r0, #940]	; 0x3ac
   1f75c:	ldr	r4, [r8], r4, lsl #12
   1f760:	ldrbmi	pc, [pc], #-576	; 1f768 <wprintw@plt+0x1c310>	; <UNPREDICTABLE>
   1f764:	vst1.32	{d30-d32}, [pc :64], r5
   1f768:	ldr	r7, [r2], r9, lsr #9
   1f76c:	movweq	pc, #36867	; 0x9003	; <UNPREDICTABLE>
   1f770:			; <UNDEFINED> instruction: 0xf47f2b09
   1f774:	vmla.f32	q13, q8, q0
   1f778:	addsmi	r1, ip, #201326592	; 0xc000000
   1f77c:			; <UNDEFINED> instruction: 0xf5b4d00d
   1f780:	rscsle	r7, r0, r1, lsl #31
   1f784:	svcvc	0x0082f5b4
   1f788:	vhadd.s8	d29, d16, d13
   1f78c:	addsmi	r1, ip, #335544320	; 0x14000000
   1f790:	cfstrdge	mvd15, [r1, #508]	; 0x1fc
   1f794:	ldrtvc	pc, [r4], #1103	; 0x44f	; <UNPREDICTABLE>
   1f798:	vmin.s8	q15, q0, <illegal reg q13.5>
   1f79c:			; <UNDEFINED> instruction: 0xe6781453
   1f7a0:	msreq	CPSR_, #164, 2	; 0x29
   1f7a4:			; <UNDEFINED> instruction: 0xf63f2b5e
   1f7a8:	ldrb	sl, [sp], r1, ror #29
   1f7ac:	sbcle	r2, sp, r1, lsl #22
   1f7b0:	suble	r2, r2, r5, lsl #22
   1f7b4:	ldrle	r0, [r6], #-2010	; 0xfffff826
   1f7b8:	tstle	fp, r8, lsl #22
   1f7bc:	strtmi	pc, [sp], #-576	; 0xfffffdc0
   1f7c0:	strbtmi	lr, [sl], -r7, ror #12
   1f7c4:	tstmi	ip, r5, asr #4	; <UNPREDICTABLE>
   1f7c8:	bl	1ddd75c <wprintw@plt+0x1dda304>
   1f7cc:			; <UNDEFINED> instruction: 0xf6ff2800
   1f7d0:			; <UNDEFINED> instruction: 0xf5b4ada2
   1f7d4:			; <UNDEFINED> instruction: 0xf89d7fa5
   1f7d8:	rscle	r3, r7, r0
   1f7dc:			; <UNDEFINED> instruction: 0xf14007da
   1f7e0:	stccs	0, cr8, [r9], {154}	; 0x9a
   1f7e4:	stmdavc	sl!, {r2, r3, r4, r5, r7, ip, lr, pc}
   1f7e8:	andcs	fp, r1, #163840	; 0x28000
   1f7ec:	blcs	23b8dc <wprintw@plt+0x238484>
   1f7f0:	adchi	pc, pc, r0
   1f7f4:	ldrle	r0, [r9, #1880]!	; 0x758
   1f7f8:	movwne	pc, #12864	; 0x3240	; <UNPREDICTABLE>
   1f7fc:			; <UNDEFINED> instruction: 0xf43f429c
   1f800:			; <UNDEFINED> instruction: 0xf5b4aee3
   1f804:			; <UNDEFINED> instruction: 0xf43f7f81
   1f808:			; <UNDEFINED> instruction: 0xf5b4aea4
   1f80c:			; <UNDEFINED> instruction: 0xf43f7f82
   1f810:			; <UNDEFINED> instruction: 0xf240aed5
   1f814:	addsmi	r1, ip, #335544320	; 0x14000000
   1f818:	mrcge	4, 6, APSR_nzcv, cr3, cr15, {1}
   1f81c:	svcvc	0x0083f5b4
   1f820:	mrcge	4, 6, APSR_nzcv, cr13, cr15, {1}
   1f824:	svcvc	0x00b4f5b4
   1f828:	mcrge	4, 2, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
   1f82c:	svcvc	0x00a5f5b4
   1f830:	cfldrdge	mvd15, [r1, #-508]!	; 0xfffffe04
   1f834:	strmi	pc, [sp], #-576	; 0xfffffdc0
   1f838:	vmax.s8	d30, d0, d27
   1f83c:			; <UNDEFINED> instruction: 0xe628441d
   1f840:			; <UNDEFINED> instruction: 0xf47f2b00
   1f844:	blmi	fe04aa48 <wprintw@plt+0xfe0475f0>
   1f848:			; <UNDEFINED> instruction: 0xf893447b
   1f84c:	blcs	2b944 <wprintw@plt+0x284ec>
   1f850:	blmi	1b93da4 <wprintw@plt+0x1b9094c>
   1f854:	eorvc	r2, sl, r1, lsl #4
   1f858:	ldmdavc	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1f85c:			; <UNDEFINED> instruction: 0xf47f2b00
   1f860:			; <UNDEFINED> instruction: 0xf104ac76
   1f864:			; <UNDEFINED> instruction: 0xf5b30380
   1f868:			; <UNDEFINED> instruction: 0xf4bf7fc0
   1f86c:			; <UNDEFINED> instruction: 0xf7e3ac70
   1f870:	stmdavs	r3, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   1f874:	eormi	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1f878:	blmi	1d58a24 <wprintw@plt+0x1d555cc>
   1f87c:	vhsub.s8	d18, d0, d0
   1f880:	ldrbtmi	r4, [fp], #-1119	; 0xfffffba1
   1f884:	strbt	r6, [sl], #-922	; 0xfffffc66
   1f888:	cmpmi	r5, #164, 4	; 0x4000000a	; <UNPREDICTABLE>
   1f88c:			; <UNDEFINED> instruction: 0xf63f2b03
   1f890:	blcs	10b098 <wprintw@plt+0x107c40>
   1f894:	ldclge	6, cr15, [sp, #252]!	; 0xfc
   1f898:			; <UNDEFINED> instruction: 0xf852a202
   1f89c:	ldrmi	r3, [sl], #-35	; 0xffffffdd
   1f8a0:	svclt	0x00004710
   1f8a4:			; <UNDEFINED> instruction: 0xfffffe1d
   1f8a8:			; <UNDEFINED> instruction: 0xfffffe27
   1f8ac:			; <UNDEFINED> instruction: 0xfffffe31
   1f8b0:			; <UNDEFINED> instruction: 0xfffffe3b
   1f8b4:	stclle	12, cr2, [r3], {57}	; 0x39
   1f8b8:	vstrle	d18, [r1]
   1f8bc:			; <UNDEFINED> instruction: 0xf7fd4620
   1f8c0:	mcrrne	10, 8, pc, r4, cr9	; <UNPREDICTABLE>
   1f8c4:	cfmvdhrge	mvd3, pc
   1f8c8:			; <UNDEFINED> instruction: 0xf7e64669
   1f8cc:			; <UNDEFINED> instruction: 0x9c00fb29
   1f8d0:	svclt	0x00c82c00
   1f8d4:	strmi	r1, [r5], -r4, lsr #16
   1f8d8:			; <UNDEFINED> instruction: 0xf814dd05
   1f8dc:			; <UNDEFINED> instruction: 0xf7fc0d01
   1f8e0:	adcmi	pc, r5, #336	; 0x150
   1f8e4:			; <UNDEFINED> instruction: 0x4628d1f9
   1f8e8:	ldrbtcc	pc, [pc], #79	; 1f8f0 <wprintw@plt+0x1c498>	; <UNPREDICTABLE>
   1f8ec:	b	dd880 <wprintw@plt+0xda428>
   1f8f0:	andcs	r4, r0, #89088	; 0x15c00
   1f8f4:	orrsvs	r4, sl, #2063597568	; 0x7b000000
   1f8f8:	strtmi	lr, [r0], -fp, asr #11
   1f8fc:	blx	ff7dd8f8 <wprintw@plt+0xff7da4a0>
   1f900:	strt	r4, [r4], #-1540	; 0xfffff9fc
   1f904:	strtmi	pc, [r1], #-576	; 0xfffffdc0
   1f908:	vrshl.s8	q15, <illegal reg q1.5>, q8
   1f90c:	strb	r4, [r0, #1058]	; 0x422
   1f910:	strtmi	pc, [r3], #-576	; 0xfffffdc0
   1f914:	blcs	259010 <wprintw@plt+0x255bb8>
   1f918:	svcge	0x006cf47f
   1f91c:	movwne	pc, #12864	; 0x3240	; <UNPREDICTABLE>
   1f920:	smlalsle	r4, r5, ip, r2
   1f924:	svcvc	0x0081f5b4
   1f928:	cfldrdge	mvd15, [r5], #508	; 0x1fc
   1f92c:	strtmi	pc, [r4], #-576	; 0xfffffdc0
   1f930:	movwcc	lr, #5551	; 0x15af
   1f934:	ldrbtcc	pc, [pc], #79	; 1f93c <wprintw@plt+0x1c4e4>	; <UNPREDICTABLE>
   1f938:	svclt	0x00c82b03
   1f93c:	orrsvs	r2, r3, #67108864	; 0x4000000
   1f940:	ldrbtmi	r4, [sl], #-2628	; 0xfffff5bc
   1f944:	blx	fecf9d98 <wprintw@plt+0xfecf6940>
   1f948:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1f94c:	eorscc	pc, ip, r2, lsl #17
   1f950:			; <UNDEFINED> instruction: 0xf5b4e59f
   1f954:	mvnle	r7, r5, lsr #31
   1f958:			; <UNDEFINED> instruction: 0xf7e3e730
   1f95c:	svclt	0x0000ea40
   1f960:	strdeq	r2, [r2], -r6
   1f964:	andeq	r0, r0, ip, ror #6
   1f968:	ldrdeq	r2, [r2], -r8
   1f96c:	andeq	r0, r0, r4, ror #10
   1f970:	andeq	r0, r0, r4, lsl r3
   1f974:	andeq	r3, r2, sl, ror #15
   1f978:	andeq	r3, r2, ip, asr #15
   1f97c:	muleq	r2, sl, r7
   1f980:	muleq	r2, r0, r7
   1f984:	andeq	r0, r0, r0, lsl #11
   1f988:	andeq	r0, r0, r0, lsl #8
   1f98c:	andeq	r0, r0, r8, asr r3
   1f990:	andeq	r0, r0, ip, asr #12
   1f994:	andeq	r0, r0, r8, ror r4
   1f998:	andeq	r0, r0, ip, asr #9
   1f99c:	andeq	r0, r0, r4, ror #8
   1f9a0:	andeq	r0, r0, r4, asr #12
   1f9a4:	andeq	r0, r0, r4, asr r3
   1f9a8:	andeq	r0, r0, ip, asr #7
   1f9ac:	andeq	r0, r0, r0, lsr r3
   1f9b0:	andeq	r0, r0, r0, lsr #9
   1f9b4:	andeq	r0, r0, ip, lsl #12
   1f9b8:	andeq	r0, r0, r4, lsr #9
   1f9bc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1f9c0:	andeq	r0, r0, ip, lsl #7
   1f9c4:	andeq	r0, r0, ip, lsr r3
   1f9c8:	andeq	r0, r0, ip, lsr r6
   1f9cc:	andeq	r0, r0, r8, ror #10
   1f9d0:	andeq	r0, r0, ip, ror #7
   1f9d4:	andeq	r0, r0, ip, asr #10
   1f9d8:	andeq	r0, r0, r8, asr #10
   1f9dc:	ldrdeq	r0, [r0], -ip
   1f9e0:	andeq	r0, r0, r4, lsl r5
   1f9e4:			; <UNDEFINED> instruction: 0x000004b8
   1f9e8:	andeq	r0, r0, r4, lsr #6
   1f9ec:	andeq	r0, r0, ip, lsl r5
   1f9f0:	andeq	r0, r0, r0, lsl #6
   1f9f4:	ldrdeq	r0, [r0], -r8
   1f9f8:	andeq	r0, r0, r0, asr #12
   1f9fc:	andeq	r2, r2, lr, lsl #10
   1fa00:	andeq	r2, r2, lr, asr pc
   1fa04:	andeq	r3, r2, ip, lsl #8
   1fa08:	andeq	r0, r0, r4, lsr r4
   1fa0c:	ldrdeq	r3, [r2], -r6
   1fa10:			; <UNDEFINED> instruction: 0x000233b6
   1fa14:	muleq	r2, r8, r3
   1fa18:	andeq	r3, r2, r8, lsl #7
   1fa1c:	strdeq	r3, [r2], -r4
   1fa20:	andeq	r3, r2, r8, asr #5
   1fa24:			; <UNDEFINED> instruction: 0x000232b6
   1fa28:	andeq	r3, r2, r4, lsr #5
   1fa2c:	muleq	r2, r2, r2
   1fa30:	andeq	r3, r2, r0, lsl #5
   1fa34:	andeq	r3, r2, r8, asr #4
   1fa38:	andeq	r0, r0, r4, lsr #11
   1fa3c:	andeq	r0, r0, r0, ror r3
   1fa40:	andeq	r0, r0, r0, lsr #10
   1fa44:	andeq	r0, r0, r0, lsr #8
   1fa48:	muleq	r2, ip, r0
   1fa4c:	andeq	r3, r2, r2, rrx
   1fa50:	strdeq	r2, [r2], -r0
   1fa54:	andeq	r2, r2, r2, lsr #31
   1fa58:	svcmi	0x00f0e92d
   1fa5c:	ldcmi	0, cr11, [ip], #-524	; 0xfffffdf4
   1fa60:	blmi	f3127c <wprintw@plt+0xf2de24>
   1fa64:	ldrbtmi	r4, [ip], #-1550	; 0xfffff9f2
   1fa68:	ldrdhi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   1fa6c:	ldrbtmi	r5, [r8], #2275	; 0x8e3
   1fa70:	ldmdavs	fp, {r1, r3, r4, r5, sl, fp, lr}
   1fa74:			; <UNDEFINED> instruction: 0xf04f9301
   1fa78:			; <UNDEFINED> instruction: 0xf8580300
   1fa7c:			; <UNDEFINED> instruction: 0xf8d99004
   1fa80:			; <UNDEFINED> instruction: 0xf0133004
   1fa84:	tstle	r4, r1, lsl #6
   1fa88:	stcle	8, cr2, [r7, #-0]
   1fa8c:	and	r6, r2, fp, lsl #16
   1fa90:	eorsvs	r3, r3, r1, lsl #16
   1fa94:	ldmvs	fp, {r1, ip, lr, pc}^
   1fa98:	mvnsle	r2, r0, lsl #22
   1fa9c:	blmi	b72364 <wprintw@plt+0xb6ef0c>
   1faa0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1faa4:	blls	79b14 <wprintw@plt+0x766bc>
   1faa8:	qdaddle	r4, sl, pc	; <UNPREDICTABLE>
   1faac:	pop	{r0, r1, ip, sp, pc}
   1fab0:	stccs	15, cr8, [r0, #-960]	; 0xfffffc40
   1fab4:			; <UNDEFINED> instruction: 0x46176810
   1fab8:	stmdavs	r9, {r2, r3, r4, r5, r8, sl, fp, ip, lr, pc}
   1fabc:	beq	5bc00 <wprintw@plt+0x587a8>
   1fac0:	blmi	5bc84 <wprintw@plt+0x5882c>
   1fac4:	ldrhtvs	fp, [fp], -fp
   1fac8:			; <UNDEFINED> instruction: 0xf8584a26
   1facc:	ldmdavs	r2, {r1, sp}
   1fad0:	addmi	r6, sl, #5373952	; 0x520000
   1fad4:	bne	ffa53b40 <wprintw@plt+0xffa506e8>
   1fad8:	cdpne	8, 4, cr6, cr5, cr9, {6}
   1fadc:	eorsvs	r2, r1, r0, lsl #26
   1fae0:	andlt	pc, r0, r7, asr #17
   1fae4:			; <UNDEFINED> instruction: 0xf8d9dd1e
   1fae8:			; <UNDEFINED> instruction: 0xf06f3004
   1faec:			; <UNDEFINED> instruction: 0xf0034000
   1faf0:	blcs	206fc <wprintw@plt+0x1d2a4>
   1faf4:	andcs	sp, r0, #231	; 0xe7
   1faf8:			; <UNDEFINED> instruction: 0xf986f7ff
   1fafc:	andge	pc, r0, r7, asr #17
   1fb00:	strmi	r4, [r3], -r5, lsl #5
   1fb04:	ldmdavs	r1!, {r3, r8, fp, ip, lr, pc}
   1fb08:	ldmdavs	sl!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1fb0c:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   1fb10:	mulle	r7, sl, r2
   1fb14:	strb	r4, [r1, r8, lsr #12]
   1fb18:	ldrtmi	r1, [sl], -r0, asr #22
   1fb1c:			; <UNDEFINED> instruction: 0xf7ff4631
   1fb20:			; <UNDEFINED> instruction: 0xe7bbf913
   1fb24:	ldrdcc	pc, [r4], -r9
   1fb28:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
   1fb2c:	strtmi	sp, [r8], -r7, lsl #2
   1fb30:			; <UNDEFINED> instruction: 0xe7b3603b
   1fb34:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   1fb38:			; <UNDEFINED> instruction: 0xd1eb4298
   1fb3c:			; <UNDEFINED> instruction: 0x466a6831
   1fb40:	andmi	pc, r0, pc, rrx
   1fb44:			; <UNDEFINED> instruction: 0xf960f7ff
   1fb48:	ldrb	r9, [r0, r0, lsl #22]!
   1fb4c:	stmdb	r6, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1fb50:	andeq	r1, r2, r2, asr #30
   1fb54:	andeq	r0, r0, ip, ror #6
   1fb58:	andeq	r1, r2, sl, lsr pc
   1fb5c:	andeq	r0, r0, r4, lsr #11
   1fb60:	andeq	r1, r2, r8, lsl #30
   1fb64:	andeq	r0, r0, r0, lsl #6
   1fb68:	blmi	bb2424 <wprintw@plt+0xbaefcc>
   1fb6c:	push	{r1, r3, r4, r5, r6, sl, lr}
   1fb70:	strdlt	r4, [r6], r0
   1fb74:			; <UNDEFINED> instruction: 0x460558d3
   1fb78:	ldmdavs	fp, {r0, r1, r3, r5, sl, fp, lr}
   1fb7c:			; <UNDEFINED> instruction: 0xf04f9305
   1fb80:	blmi	aa0788 <wprintw@plt+0xa9d330>
   1fb84:	bmi	ab0d7c <wprintw@plt+0xaad924>
   1fb88:			; <UNDEFINED> instruction: 0xf85458e7
   1fb8c:	ldmdavs	fp!, {r1, pc}^
   1fb90:	ldrdcs	pc, [r0], -r8
   1fb94:	ldmdbvs	r2, {r0, r1, r3, r4, r6, r7, r8, r9, sl}
   1fb98:	blmi	9d4bec <wprintw@plt+0x9d1794>
   1fb9c:	stmiapl	r3!, {r4, r6, fp, sp, lr}^
   1fba0:	ldmdavs	r9, {r6, r8, r9, fp, ip}
   1fba4:	svclt	0x002c4288
   1fba8:	andcs	r2, r1, r0
   1fbac:	blmi	77243c <wprintw@plt+0x76efe4>
   1fbb0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1fbb4:	blls	179c24 <wprintw@plt+0x1767cc>
   1fbb8:	qsuble	r4, sl, pc	; <UNPREDICTABLE>
   1fbbc:	pop	{r1, r2, ip, sp, pc}
   1fbc0:	andls	r8, r3, #240, 2	; 0x3c
   1fbc4:			; <UNDEFINED> instruction: 0xf7fc460e
   1fbc8:	ldmdavs	fp!, {r0, r1, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}^
   1fbcc:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
   1fbd0:	bge	14f7f8 <wprintw@plt+0x14c3a0>
   1fbd4:	ldmdami	r7, {r3, r4, r8, ip, lr, pc}
   1fbd8:	movwls	sl, #18691	; 0x4903
   1fbdc:	ldmdavs	r8, {r0, r1, r5, fp, ip, lr}
   1fbe0:			; <UNDEFINED> instruction: 0xf7ff3801
   1fbe4:	stmdacs	r0, {r0, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   1fbe8:	andcs	sp, r1, r1, lsl #26
   1fbec:	blls	119b6c <wprintw@plt+0x116714>
   1fbf0:	adcmi	r6, fp, #5963776	; 0x5b0000
   1fbf4:	svclt	0x0018d3f9
   1fbf8:	bicsle	r2, r7, r0
   1fbfc:	adcsmi	r9, r3, #4, 22	; 0x1000
   1fc00:	andcs	fp, r0, ip, lsl #31
   1fc04:	ldrb	r2, [r1, r1]
   1fc08:	ldrdcc	pc, [r0], -r8
   1fc0c:	andls	sl, r1, #4, 20	; 0x4000
   1fc10:			; <UNDEFINED> instruction: 0xf7ff6919
   1fc14:	blls	15e000 <wprintw@plt+0x15aba8>
   1fc18:	ldrb	r9, [ip, r1, lsl #20]
   1fc1c:	ldm	lr, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1fc20:	andeq	r1, r2, ip, lsr lr
   1fc24:	andeq	r0, r0, ip, ror #6
   1fc28:	andeq	r1, r2, r4, lsr #28
   1fc2c:	andeq	r0, r0, r4, lsr #11
   1fc30:	andeq	r0, r0, r0, lsl #6
   1fc34:	andeq	r0, r0, ip, lsl r3
   1fc38:	strdeq	r1, [r2], -r8
   1fc3c:	bmi	1f285c <wprintw@plt+0x1ef404>
   1fc40:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1fc44:			; <UNDEFINED> instruction: 0xf013685b
   1fc48:	tstle	r1, r1, lsl #6
   1fc4c:			; <UNDEFINED> instruction: 0x47704618
   1fc50:			; <UNDEFINED> instruction: 0xf7ff2200
   1fc54:	svclt	0x0000b8d9
   1fc58:	andeq	r1, r2, r8, ror #26
   1fc5c:	andeq	r0, r0, r4, lsr #11
   1fc60:	ldrdgt	pc, [ip], #-143	; 0xffffff71
   1fc64:	ldrbtmi	r4, [ip], #2579	; 0xa13
   1fc68:	strlt	r4, [r0, #-2835]	; 0xfffff4ed
   1fc6c:			; <UNDEFINED> instruction: 0xf85cb083
   1fc70:	ldrbtmi	r2, [fp], #-2
   1fc74:	andls	r6, r1, #1179648	; 0x120000
   1fc78:	andeq	pc, r0, #79	; 0x4f
   1fc7c:	ldmpl	fp, {r0, r1, r2, r3, r9, fp, lr}
   1fc80:			; <UNDEFINED> instruction: 0xf013685b
   1fc84:	tstle	fp, r1, lsl #6
   1fc88:	bmi	2b20c4 <wprintw@plt+0x2aec6c>
   1fc8c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   1fc90:	bls	79cdc <wprintw@plt+0x76884>
   1fc94:	qaddle	r4, r1, r8
   1fc98:	andlt	r4, r3, r8, lsl r6
   1fc9c:	blx	15de1a <wprintw@plt+0x15a9c2>
   1fca0:			; <UNDEFINED> instruction: 0xf7ff466a
   1fca4:	blls	5df70 <wprintw@plt+0x5ab18>
   1fca8:			; <UNDEFINED> instruction: 0xf7e3e7ee
   1fcac:	svclt	0x0000e898
   1fcb0:	andeq	r1, r2, r2, asr #26
   1fcb4:	andeq	r0, r0, ip, ror #6
   1fcb8:	andeq	r1, r2, r6, lsr sp
   1fcbc:	andeq	r0, r0, r4, lsr #11
   1fcc0:	andeq	r1, r2, ip, lsl sp
   1fcc4:	bmi	2328e8 <wprintw@plt+0x22f490>
   1fcc8:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1fccc:			; <UNDEFINED> instruction: 0xf013685b
   1fcd0:	tstle	r1, r1, lsl #6
   1fcd4:			; <UNDEFINED> instruction: 0x47704618
   1fcd8:	andcs	r4, r0, #1048576	; 0x100000
   1fcdc:	rscscc	pc, pc, pc, asr #32
   1fce0:	ldmlt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1fce4:	andeq	r1, r2, r0, ror #25
   1fce8:	andeq	r0, r0, r4, lsr #11
   1fcec:	blmi	5f254c <wprintw@plt+0x5ef0f4>
   1fcf0:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   1fcf4:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   1fcf8:	bmi	5b2d54 <wprintw@plt+0x5af8fc>
   1fcfc:	movwls	r6, #6171	; 0x181b
   1fd00:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1fd04:	blmi	530efc <wprintw@plt+0x52daa4>
   1fd08:	stmiapl	r2!, {r0, r5, r7, fp, ip, lr}^
   1fd0c:	ldmdavs	r5, {r0, r1, r3, r6, fp, sp, lr}
   1fd10:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
   1fd14:	bmi	494154 <wprintw@plt+0x490cfc>
   1fd18:			; <UNDEFINED> instruction: 0x61ab2100
   1fd1c:	bmi	435fb0 <wprintw@plt+0x432b58>
   1fd20:	ldrbtmi	r7, [sl], #-25	; 0xffffffe7
   1fd24:	ldmpl	r3, {r0, r3, r8, r9, fp, lr}^
   1fd28:	blls	79d98 <wprintw@plt+0x76940>
   1fd2c:	qaddle	r4, sl, r8
   1fd30:	ldclt	0, cr11, [r0, #-12]!
   1fd34:	strbtmi	r6, [sl], -r9, ror #17
   1fd38:			; <UNDEFINED> instruction: 0xf7ff69a8
   1fd3c:	blls	5ded8 <wprintw@plt+0x5aa80>
   1fd40:			; <UNDEFINED> instruction: 0xf7e3e7e9
   1fd44:	svclt	0x0000e84c
   1fd48:			; <UNDEFINED> instruction: 0x00021cb8
   1fd4c:	andeq	r0, r0, ip, ror #6
   1fd50:	andeq	r1, r2, r4, lsr #25
   1fd54:	andeq	r0, r0, r4, lsr #11
   1fd58:	andeq	r0, r0, r0, lsl #6
   1fd5c:	strdeq	r0, [r0], -r4
   1fd60:	andeq	r1, r2, r6, lsl #25
   1fd64:	blmi	6f25d4 <wprintw@plt+0x6ef17c>
   1fd68:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   1fd6c:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   1fd70:	ldcmi	6, cr4, [r9, #-24]	; 0xffffffe8
   1fd74:	ldmdavs	fp, {r2, r3, r9, sl, lr}
   1fd78:			; <UNDEFINED> instruction: 0xf04f9301
   1fd7c:	blmi	5e0984 <wprintw@plt+0x5dd52c>
   1fd80:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   1fd84:			; <UNDEFINED> instruction: 0x07db685b
   1fd88:	bmi	594db8 <wprintw@plt+0x591960>
   1fd8c:	blmi	466414 <wprintw@plt+0x462fbc>
   1fd90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1fd94:	blls	79e04 <wprintw@plt+0x769ac>
   1fd98:	tstle	r7, sl, asr r0
   1fd9c:	ldcllt	0, cr11, [r0, #-8]!
   1fda0:	andcs	r4, r0, #16, 22	; 0x4000
   1fda4:	andcs	pc, r3, sp, lsl #17
   1fda8:			; <UNDEFINED> instruction: 0xf10d4601
   1fdac:	stmiapl	fp!, {r0, r1, r9}^
   1fdb0:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}
   1fdb4:			; <UNDEFINED> instruction: 0xf7fe6818
   1fdb8:			; <UNDEFINED> instruction: 0xf89dff31
   1fdbc:	blne	fe02bdd0 <wprintw@plt+0xfe028978>
   1fdc0:	stmdacc	r1, {r0, r1, r8, fp, ip, sp, pc}
   1fdc4:	svclt	0x00284284
   1fdc8:	ldrb	r4, [lr, r4, lsl #12]
   1fdcc:	stmda	r6, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1fdd0:	andeq	r1, r2, r0, asr #24
   1fdd4:	andeq	r0, r0, ip, ror #6
   1fdd8:	andeq	r1, r2, r8, lsr #24
   1fddc:	andeq	r0, r0, r4, lsr #11
   1fde0:	andeq	r1, r2, r8, lsl ip
   1fde4:	andeq	r0, r0, r0, lsl #6
   1fde8:	ldmdbmi	r3, {r1, r4, r9, fp, lr}
   1fdec:	blmi	4f0fdc <wprintw@plt+0x4edb84>
   1fdf0:	ldmdapl	r4, {r4, r8, sl, ip, sp, pc}^
   1fdf4:	stmdavs	r3!, {r1, r4, r6, r7, fp, ip, lr}
   1fdf8:	ldmib	r3, {r1, r4, r6, fp, sp, lr}^
   1fdfc:	ldrbeq	r3, [r2, r3, lsl #2]
   1fe00:	ldmdavs	fp, {r3, r6, fp, sp, lr}^
   1fe04:	addsmi	sp, r8, #4, 10	; 0x1000000
   1fe08:			; <UNDEFINED> instruction: 0x2001bfb8
   1fe0c:	vldrlt	s26, [r0, #-20]	; 0xffffffec
   1fe10:	svclt	0x00ac4298
   1fe14:	andcs	r2, r1, r0
   1fe18:	svclt	0x0018bd10
   1fe1c:	mvnsle	r2, r0
   1fe20:			; <UNDEFINED> instruction: 0xf94af7fc
   1fe24:	ldmibvs	fp, {r0, r1, r5, fp, sp, lr}
   1fe28:	svclt	0x002c4298
   1fe2c:	andcs	r2, r1, r0
   1fe30:	svclt	0x0000bd10
   1fe34:			; <UNDEFINED> instruction: 0x00021bbc
   1fe38:	andeq	r0, r0, r0, lsl #6
   1fe3c:	andeq	r0, r0, r4, lsr #11
   1fe40:	bmi	a722e8 <wprintw@plt+0xa6ee90>
   1fe44:	blmi	a71030 <wprintw@plt+0xa6dbd8>
   1fe48:	addlt	fp, r4, r0, ror r5
   1fe4c:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   1fe50:	ldmdavs	r2, {r0, r1, r2, r5, r8, fp, lr}
   1fe54:			; <UNDEFINED> instruction: 0xf04f9203
   1fe58:	stmdami	r6!, {r9}
   1fe5c:	ldmdapl	sp, {r1, r2, r5, r9, fp, lr}^
   1fe60:	ldmpl	fp, {r2, r3, r4, fp, ip, lr}
   1fe64:	stmdavs	r2!, {r3, r5, r6, fp, sp, lr}
   1fe68:	ldmdavs	fp, {r6, r7, r8, r9, sl}
   1fe6c:	ldrle	r6, [r1], #-2257	; 0xfffff72f
   1fe70:	stmdavs	sl, {r4, r8, fp, sp, lr}^
   1fe74:	ldrmi	r6, [r3], #-2112	; 0xfffff7c0
   1fe78:	svclt	0x00b44298
   1fe7c:	andcs	r2, r1, r0
   1fe80:	blmi	672700 <wprintw@plt+0x66f2a8>
   1fe84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1fe88:	blls	f9ef8 <wprintw@plt+0xf6aa0>
   1fe8c:	qsuble	r4, sl, r7
   1fe90:	ldcllt	0, cr11, [r0, #-16]!
   1fe94:			; <UNDEFINED> instruction: 0x1e586996
   1fe98:	bge	842a0 <wprintw@plt+0x80e48>
   1fe9c:	strls	r4, [r1], -r9, ror #12
   1fea0:			; <UNDEFINED> instruction: 0xff52f7fe
   1fea4:	stmdavs	r3!, {r3, r6, r8, fp, ip, sp, pc}
   1fea8:	ldmdbvs	fp, {r9, fp, ip, pc}
   1feac:	ldmdavs	fp, {r1, r4, r6, fp, sp, lr}^
   1feb0:	svclt	0x00b8429a
   1feb4:	blle	ff8e7ec0 <wprintw@plt+0xff8e4a68>
   1feb8:	andcs	sp, r0, r1
   1febc:			; <UNDEFINED> instruction: 0xf7fce7e0
   1fec0:	stmdavs	fp!, {r0, r1, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}^
   1fec4:	ldrble	r0, [r8, #2011]!	; 0x7db
   1fec8:	bge	b9f5c <wprintw@plt+0xb6b04>
   1fecc:			; <UNDEFINED> instruction: 0xf7fe6919
   1fed0:	ldmib	sp, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   1fed4:	addsmi	r0, r8, #67108864	; 0x4000000
   1fed8:	andcs	fp, r0, ip, lsr #30
   1fedc:	strb	r2, [pc, r1]
   1fee0:	svc	0x007cf7e2
   1fee4:	andeq	r1, r2, r4, ror #22
   1fee8:	andeq	r0, r0, ip, ror #6
   1feec:	andeq	r1, r2, sl, asr fp
   1fef0:	andeq	r0, r0, r4, lsr #11
   1fef4:	andeq	r0, r0, r0, lsl #6
   1fef8:	andeq	r0, r0, ip, lsl r3
   1fefc:	andeq	r1, r2, r4, lsr #22
   1ff00:			; <UNDEFINED> instruction: 0xf7ffb508
   1ff04:	tstlt	r0, r1, ror pc	; <UNPREDICTABLE>
   1ff08:	pop	{r3, r8, sl, fp, ip, sp, pc}
   1ff0c:			; <UNDEFINED> instruction: 0xf7ff4008
   1ff10:	svclt	0x0000bf97
   1ff14:	stmdacs	r2, {r0, r1, r3, r5, r9, fp, lr}
   1ff18:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
   1ff1c:	addlt	fp, r2, r0, ror r5
   1ff20:	stcmi	8, cr5, [sl], #-844	; 0xfffffcb4
   1ff24:	movwls	r6, #6171	; 0x181b
   1ff28:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ff2c:	eorle	r4, fp, ip, ror r4
   1ff30:	bmi	a0e718 <wprintw@plt+0xa0b2c0>
   1ff34:	stmiapl	r2!, {r0, r1, r2, r5, r8, r9, fp, lr}
   1ff38:	ldmdavs	r5, {r1, r2, r5, r6, r7, fp, ip, lr}
   1ff3c:	bl	17a008 <wprintw@plt+0x176bb0>
   1ff40:	ldrdne	r7, [sp], #-85	; 0xffffffab	; <UNPREDICTABLE>
   1ff44:	stmdbvs	sl, {r2, r5, r8, r9, fp, lr}
   1ff48:	stmiapl	r4!, {r1, r3, r6, r7, sp, lr}^
   1ff4c:	ldrbeq	r6, [fp, r3, ror #16]
   1ff50:			; <UNDEFINED> instruction: 0xf101d41f
   1ff54:			; <UNDEFINED> instruction: 0x46280218
   1ff58:			; <UNDEFINED> instruction: 0xf7ff310c
   1ff5c:	bmi	81f558 <wprintw@plt+0x81c100>
   1ff60:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
   1ff64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ff68:	subsmi	r9, sl, r1, lsl #22
   1ff6c:	andlt	sp, r2, r8, lsr #2
   1ff70:			; <UNDEFINED> instruction: 0xf7ffbd70
   1ff74:	ldmiblt	r8!, {r0, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   1ff78:	blmi	5b27d4 <wprintw@plt+0x5af37c>
   1ff7c:	stmiapl	r6!, {r1, r5, r7, fp, ip, lr}^
   1ff80:	ldmdavs	r1!, {r0, r2, r4, fp, sp, lr}
   1ff84:	ldrb	r3, [sp, r1, lsl #26]
   1ff88:	stmiapl	r6!, {r1, r4, r8, r9, fp, lr}^
   1ff8c:	bvs	137a058 <wprintw@plt+0x1376c00>
   1ff90:			; <UNDEFINED> instruction: 0xf7fce7d8
   1ff94:	stmdavs	r3!, {r0, r4, r7, fp, ip, sp, lr, pc}^
   1ff98:			; <UNDEFINED> instruction: 0xf0136834
   1ff9c:	svclt	0x00080301
   1ffa0:	tstle	r6, r1, lsr #12
   1ffa4:	ldrb	r6, [r4, r3, lsr #3]
   1ffa8:	strcs	r4, [r0, #-2826]	; 0xfffff4f6
   1ffac:	ldmdavs	r1!, {r1, r2, r5, r6, r7, fp, ip, lr}
   1ffb0:	stmdbvs	r1!, {r3, r6, r7, r8, r9, sl, sp, lr, pc}
   1ffb4:			; <UNDEFINED> instruction: 0xf7fe466a
   1ffb8:	ldmdavs	r1!, {r0, r1, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   1ffbc:	ldrb	r9, [r1, r0, lsl #22]!
   1ffc0:	svc	0x000cf7e2
   1ffc4:	andeq	r1, r2, lr, lsl #21
   1ffc8:	andeq	r0, r0, ip, ror #6
   1ffcc:	andeq	r1, r2, ip, ror sl
   1ffd0:	andeq	r0, r0, ip, lsl r3
   1ffd4:	andeq	r0, r0, r0, lsl #6
   1ffd8:	andeq	r0, r0, r4, lsr #11
   1ffdc:	andeq	r1, r2, r6, asr #20
   1ffe0:	bmi	132bf4 <wprintw@plt+0x12f79c>
   1ffe4:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1ffe8:			; <UNDEFINED> instruction: 0xf7e26818
   1ffec:	svclt	0x0000bf91
   1fff0:	andeq	r1, r2, r4, asr #19
   1fff4:	muleq	r0, r0, r4
   1fff8:	svcmi	0x00f0e92d
   1fffc:	strmi	fp, [r4], -r9, lsl #1
   20000:			; <UNDEFINED> instruction: 0xf85af7fc
   20004:	blmi	e73cec <wprintw@plt+0xe70894>
   20008:			; <UNDEFINED> instruction: 0xf857447f
   2000c:			; <UNDEFINED> instruction: 0xf8dbb003
   20010:	ldmdbvs	fp, {ip, sp}
   20014:	ldmdavs	r8, {r0, r2, r6, sl, fp, ip}
   20018:			; <UNDEFINED> instruction: 0xf85cf7fc
   2001c:			; <UNDEFINED> instruction: 0xf8574b34
   20020:	mcrrne	0, 0, sl, r6, cr3
   20024:	muleq	r0, sl, r8
   20028:	andeq	pc, r1, r0, lsl #1
   2002c:	svclt	0x00084320
   20030:	andeq	pc, r0, sl, lsl #17
   20034:			; <UNDEFINED> instruction: 0xf8dbd04f
   20038:	mrscs	r3, (UNDEF: 0)
   2003c:	ldmibvs	fp, {r1, r3, r4, r8, fp, sp, lr}^
   20040:	ldclpl	8, cr6, [r7], {18}
   20044:			; <UNDEFINED> instruction: 0xf8db54d1
   20048:	ldmdbvs	r9, {ip, sp}
   2004c:			; <UNDEFINED> instruction: 0xf7fc6858
   20050:			; <UNDEFINED> instruction: 0xf8dbf949
   20054:	ldmdbvs	sl, {ip, sp}
   20058:	ldmdavs	r2, {r0, r1, r3, r4, r6, r7, r8, fp, sp, lr}
   2005c:			; <UNDEFINED> instruction: 0x276454d7
   20060:	ldrdls	pc, [r0], -fp
   20064:			; <UNDEFINED> instruction: 0x2010f8d9
   20068:	ldrdcc	pc, [r8], -r9
   2006c:	ldmdavs	r9, {r1, r3, r4, r7, r9, lr}^
   20070:	svclt	0x00184604
   20074:	ldrbtcc	pc, [pc], #256	; 2007c <wprintw@plt+0x1cc24>	; <UNPREDICTABLE>
   20078:	blx	1fa1c2 <wprintw@plt+0x1f6d6a>
   2007c:			; <UNDEFINED> instruction: 0xf00af000
   20080:			; <UNDEFINED> instruction: 0x4631f937
   20084:	blx	1f1a8e <wprintw@plt+0x1ee636>
   20088:			; <UNDEFINED> instruction: 0xf009f005
   2008c:			; <UNDEFINED> instruction: 0xf8d9fff5
   20090:	pkhbtmi	r1, r1, r4
   20094:			; <UNDEFINED> instruction: 0x460fbb11
   20098:	andcs	r4, r5, #360448	; 0x58000
   2009c:	ldrbtmi	r2, [r9], #-0
   200a0:	cdp	7, 8, cr15, cr10, cr2, {7}
   200a4:	ldrdgt	pc, [r0], -fp
   200a8:	ldrdcc	pc, [r8], -ip
   200ac:			; <UNDEFINED> instruction: 0x2010f8dc
   200b0:	ldmdavs	r2, {r0, r1, r3, r4, r6, fp, sp, lr}^
   200b4:			; <UNDEFINED> instruction: 0xf8dc9706
   200b8:	stmib	sp, {r2, r4, ip, sp, lr}^
   200bc:	stmib	sp, {r0, r1, sl, ip, pc}^
   200c0:	strls	r5, [r5, -r1, lsl #12]
   200c4:	andhi	pc, r0, sp, asr #17
   200c8:	andcs	r4, r0, r1, lsl #12
   200cc:			; <UNDEFINED> instruction: 0xf8a8f7fd
   200d0:			; <UNDEFINED> instruction: 0xf88a2300
   200d4:	andlt	r3, r9, r0
   200d8:	svchi	0x00f0e8bd
   200dc:			; <UNDEFINED> instruction: 0xf004fb07
   200e0:			; <UNDEFINED> instruction: 0xffcaf009
   200e4:	ldrb	r4, [r7, r7, lsl #12]
   200e8:	andeq	r1, r2, r0, lsr #19
   200ec:	andeq	r0, r0, r0, lsl #6
   200f0:	andeq	r0, r0, r8, lsr r4
   200f4:	andeq	r0, r1, r2, ror #15
   200f8:			; <UNDEFINED> instruction: 0xf7ff2001
   200fc:	svclt	0x0000bf7d
   20100:	tstcs	r1, r7, lsl #16
   20104:	bmi	232d28 <wprintw@plt+0x22f8d0>
   20108:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
   2010c:	strcs	fp, [r0], #-1040	; 0xfffffbf0
   20110:	ldmpl	fp, {r2, ip, sp, lr}
   20114:	blmi	15e290 <wprintw@plt+0x15ae38>
   20118:			; <UNDEFINED> instruction: 0xf7e26818
   2011c:	svclt	0x0000bd3b
   20120:	andeq	r2, r2, r0, lsl r3
   20124:	muleq	r2, lr, r8
   20128:	andeq	r0, r0, r4, asr #7
   2012c:	tstcs	r0, r7, lsl #16
   20130:	bmi	232d54 <wprintw@plt+0x22f8fc>
   20134:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
   20138:	strcs	fp, [r1], #-1040	; 0xfffffbf0
   2013c:	ldmpl	fp, {r2, ip, sp, lr}
   20140:	blmi	15e2bc <wprintw@plt+0x15ae64>
   20144:			; <UNDEFINED> instruction: 0xf7e26818
   20148:	svclt	0x0000bd25
   2014c:	andeq	r2, r2, r4, ror #5
   20150:	andeq	r1, r2, r2, ror r8
   20154:	andeq	r0, r0, r4, asr #7
   20158:	mvnsmi	lr, #737280	; 0xb4000
   2015c:	strmi	fp, [ip], -r5, lsl #1
   20160:			; <UNDEFINED> instruction: 0xf7fb4606
   20164:	stcmi	15, cr15, [pc, #-124]!	; 200f0 <wprintw@plt+0x1cc98>
   20168:	ldrbtmi	r4, [sp], #-2863	; 0xfffff4d1
   2016c:	ldmdavs	pc, {r0, r1, r3, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   20170:			; <UNDEFINED> instruction: 0xf7fe4407
   20174:	adcmi	pc, r7, #2224	; 0x8b0
   20178:	shasxmi	fp, ip, sl
   2017c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   20180:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   20184:	ldrhtle	r4, [r4], -r4
   20188:	blne	fe8b2230 <wprintw@plt+0xfe8aedd8>
   2018c:	movwcs	r4, #1585	; 0x631
   20190:	stmdavs	r0, {r3, r5, fp, ip, lr}
   20194:	stmdavs	r0, {r8, fp, sp, lr}
   20198:	andhi	pc, r0, sp, asr #17
   2019c:	blx	8de19a <wprintw@plt+0x8dad42>
   201a0:	blmi	8f19c0 <wprintw@plt+0x8ee568>
   201a4:	stmdbmi	r3!, {r9, sp}
   201a8:			; <UNDEFINED> instruction: 0xf85558ef
   201ac:	ldmdavs	r8!, {r0, ip, pc}
   201b0:	ldrdne	pc, [ip], -r9
   201b4:	stcl	7, cr15, [r0, #-904]!	; 0xfffffc78
   201b8:			; <UNDEFINED> instruction: 0x4621683b
   201bc:	movwls	r4, #13872	; 0x3630
   201c0:			; <UNDEFINED> instruction: 0xff18f7fb
   201c4:			; <UNDEFINED> instruction: 0x46024631
   201c8:			; <UNDEFINED> instruction: 0xf7e29803
   201cc:			; <UNDEFINED> instruction: 0xf1b8eda0
   201d0:	tstle	r5, r0, lsl #30
   201d4:	ldrdne	pc, [ip], -r9
   201d8:	ldmdavs	r8!, {r9, sp}
   201dc:	stmda	r2!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   201e0:			; <UNDEFINED> instruction: 0xf7e24630
   201e4:	ldmdavs	r8!, {r3, r7, r8, sl, fp, sp, lr, pc}
   201e8:	pop	{r0, r2, ip, sp, pc}
   201ec:			; <UNDEFINED> instruction: 0xf7e243f0
   201f0:	ldmdami	r1, {r0, r1, r3, r4, r6, r8, r9, sl, fp, ip, sp, pc}
   201f4:	ldrbtmi	r3, [r8], #-1025	; 0xfffffbff
   201f8:	mrc2	7, 2, pc, cr12, cr11, {7}
   201fc:	ldrb	r4, [r0, r6, lsl #12]
   20200:	blmi	3b2a30 <wprintw@plt+0x3af5d8>
   20204:	stmiapl	sl!, {r3, r4, r5, fp, sp, lr}
   20208:	ldmdavs	r3, {r0, r3, r5, r6, r7, fp, ip, lr}
   2020c:	bvs	167a23c <wprintw@plt+0x1676de4>
   20210:			; <UNDEFINED> instruction: 0xf7e23a01
   20214:	ldrdcc	lr, [r1], -ip
   20218:	ldmdavs	r8!, {r2, r3, r4, r6, r7, ip, lr, pc}
   2021c:			; <UNDEFINED> instruction: 0xf7e3213e
   20220:	ldrb	lr, [r7, r6, lsr #17]
   20224:	andeq	r1, r2, lr, lsr r8
   20228:	andeq	r0, r0, r4, ror r3
   2022c:	andeq	r0, r0, r0, lsl #6
   20230:	andeq	r0, r0, r4, asr #7
   20234:	andeq	r0, r0, ip, lsr #10
   20238:	andeq	ip, r0, lr, asr pc
   2023c:	andeq	r0, r0, r0, lsl #10
   20240:	svcmi	0x00f0e92d
   20244:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
   20248:	bmi	1442e58 <wprintw@plt+0x143fa00>
   2024c:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
   20250:	ldrdge	pc, [r0, #-143]	; 0xffffff71
   20254:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
   20258:	bmi	13f1648 <wprintw@plt+0x13ee1f0>
   2025c:	movwls	r6, #30747	; 0x781b
   20260:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20264:	tstls	r3, sp, asr #22
   20268:	andls	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   2026c:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   20270:	ldrdcc	pc, [r0], -r9
   20274:			; <UNDEFINED> instruction: 0xf0146854
   20278:	bvs	17e1284 <wprintw@plt+0x17dde2c>
   2027c:			; <UNDEFINED> instruction: 0x2600d17d
   20280:	andsvs	pc, r8, sp, lsl #17
   20284:	mcr2	7, 0, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
   20288:			; <UNDEFINED> instruction: 0xf85a4b45
   2028c:			; <UNDEFINED> instruction: 0xf8dbb003
   20290:	addsmi	r3, pc, #0
   20294:	stmdbmi	r3, {r1, r2, r3, r4, r6, r9, fp, ip, lr, pc}^
   20298:	bmi	110aeb8 <wprintw@plt+0x1107a60>
   2029c:	ldrbtmi	r9, [r9], #-772	; 0xfffffcfc
   202a0:	strls	r4, [r5], -r2, asr #22
   202a4:	bne	45bacc <wprintw@plt+0x458674>
   202a8:	andhi	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   202ac:	andvs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   202b0:			; <UNDEFINED> instruction: 0xf8d9e037
   202b4:	blne	18a02bc <wprintw@plt+0x189ce64>
   202b8:	stcls	6, cr4, [r5, #-164]	; 0xffffff5c
   202bc:	stmdbvs	r0, {r8, r9, sp}
   202c0:	strls	r6, [r0, #-2048]	; 0xfffff800
   202c4:	blx	fe3de2c0 <wprintw@plt+0xfe3dae68>
   202c8:	andcs	r4, r0, #5242880	; 0x500000
   202cc:	ldrdne	pc, [ip], -r8
   202d0:			; <UNDEFINED> instruction: 0xf7e26830
   202d4:	ldmdavs	r3!, {r1, r4, r6, r7, sl, fp, sp, lr, pc}
   202d8:	strtmi	r4, [r8], -r1, lsr #12
   202dc:			; <UNDEFINED> instruction: 0xf7fb9302
   202e0:	blls	dfd0c <wprintw@plt+0xdc8b4>
   202e4:	strmi	r4, [r2], -r9, lsr #12
   202e8:			; <UNDEFINED> instruction: 0xf7e24618
   202ec:			; <UNDEFINED> instruction: 0xf8d8ed10
   202f0:	andcs	r1, r0, #12
   202f4:			; <UNDEFINED> instruction: 0xf7e26830
   202f8:			; <UNDEFINED> instruction: 0x4628efd6
   202fc:	ldcl	7, cr15, [sl], #904	; 0x388
   20300:	mulscc	r8, sp, r8
   20304:	blmi	acf038 <wprintw@plt+0xacbbe0>
   20308:	ldmdavs	r0!, {r0, r8, r9, sl, ip, sp}
   2030c:			; <UNDEFINED> instruction: 0xf85a4639
   20310:	ldmdavs	sl, {r0, r1, ip, sp}
   20314:	mrrc	7, 14, pc, sl, cr2	; <UNPREDICTABLE>
   20318:	ldrdcc	pc, [r0], -fp
   2031c:	lfmle	f4, 4, [ip, #-748]	; 0xfffffd14
   20320:			; <UNDEFINED> instruction: 0xf8d94625
   20324:	strtmi	r3, [r1], -r0
   20328:	ldmdbvs	fp, {r2, r9, fp, ip, pc}
   2032c:			; <UNDEFINED> instruction: 0xf7fe6818
   20330:	blls	11f50c <wprintw@plt+0x11c0b4>
   20334:			; <UNDEFINED> instruction: 0x46044298
   20338:	ldrmi	fp, [ip], -r2, lsr #30
   2033c:			; <UNDEFINED> instruction: 0xf88d2301
   20340:	adcmi	r3, ip, #24
   20344:	mrc	1, 0, sp, cr8, cr5, {5}
   20348:	strcc	r0, [r1], #-2576	; 0xfffff5f0
   2034c:	ldc2	7, cr15, [r2, #1004]!	; 0x3ec
   20350:	ldr	r4, [sl, r5, lsl #12]!
   20354:			; <UNDEFINED> instruction: 0xf85a4b15
   20358:	ldmdavs	r0!, {r0, r1, sp, lr}
   2035c:	cdp	7, 10, cr15, cr6, cr2, {7}
   20360:	blmi	2f2bb8 <wprintw@plt+0x2ef760>
   20364:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   20368:	blls	1fa3d8 <wprintw@plt+0x1f6f80>
   2036c:	qaddle	r4, sl, sl
   20370:	ldc	0, cr11, [sp], #36	; 0x24
   20374:	pop	{r1, r8, r9, fp, pc}
   20378:	ldmdbvs	r9, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2037c:			; <UNDEFINED> instruction: 0xf7feaa06
   20380:	stcls	13, cr15, [r6], {67}	; 0x43
   20384:			; <UNDEFINED> instruction: 0xf7e2e77b
   20388:	svclt	0x0000ed2a
   2038c:	andeq	r1, r2, sl, asr r7
   20390:	andeq	r0, r0, ip, ror #6
   20394:	andeq	r1, r2, r0, asr r7
   20398:	andeq	r0, r0, r0, lsl #6
   2039c:	andeq	r0, r0, r4, lsr #11
   203a0:	andeq	r0, r0, ip, lsl r3
   203a4:			; <UNDEFINED> instruction: 0x0000ceb6
   203a8:	andeq	r0, r0, ip, lsr #10
   203ac:	andeq	r0, r0, r4, asr #7
   203b0:	andeq	r0, r0, r8, asr #6
   203b4:	andeq	r1, r2, r4, asr #12
   203b8:	svcmi	0x00f0e92d
   203bc:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
   203c0:	bmi	1c02fd0 <wprintw@plt+0x1bffb78>
   203c4:	ldrbtmi	r4, [sl], #-2927	; 0xfffff491
   203c8:			; <UNDEFINED> instruction: 0x91bcf8df
   203cc:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
   203d0:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
   203d4:			; <UNDEFINED> instruction: 0xf04f9307
   203d8:	blmi	1b20fe0 <wprintw@plt+0x1b1db88>
   203dc:			; <UNDEFINED> instruction: 0xf8599003
   203e0:	ldmdavs	fp, {r0, r1, ip, sp}
   203e4:	ldmibvs	sp, {r0, r1, r2, r3, r4, r6, r7, fp, sp, lr}
   203e8:			; <UNDEFINED> instruction: 0xf0004287
   203ec:	blmi	1a406d0 <wprintw@plt+0x1a3d278>
   203f0:	andhi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   203f4:	ldrdmi	pc, [r4], -r8
   203f8:	streq	pc, [r1], #-20	; 0xffffffec
   203fc:	ldmdblt	pc!, {r1, r2, r4, r8, ip, lr, pc}	; <UNPREDICTABLE>
   20400:	ldmvs	pc!, {r0, r3, r4, r5, r7, sp, lr, pc}	; <UNPREDICTABLE>
   20404:	ldrmi	r3, [ip], #-1025	; 0xfffffbff
   20408:	svclt	0x001842be
   2040c:	andsle	r2, r5, r0, lsl #30
   20410:	ldrdcc	pc, [r4], -r8
   20414:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
   20418:	andcs	sp, r0, #243	; 0xf3
   2041c:			; <UNDEFINED> instruction: 0xf04f4639
   20420:			; <UNDEFINED> instruction: 0xf7fe30ff
   20424:			; <UNDEFINED> instruction: 0x4603fcf1
   20428:	strb	r9, [sl, r3]!
   2042c:	andcs	r4, r0, #40, 12	; 0x2800000
   20430:			; <UNDEFINED> instruction: 0xf7fe4639
   20434:	submi	pc, r4, #59648	; 0xe900
   20438:	mvnle	r2, r0, lsl #30
   2043c:	svclt	0x00a82c00
   20440:	vabal.s8	q9, d0, d0
   20444:	blmi	1500658 <wprintw@plt+0x14fd200>
   20448:	andlt	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   2044c:	ldrdcc	pc, [r0], -fp
   20450:	lfmle	f4, 2, [fp, #-652]!	; 0xfffffd74
   20454:			; <UNDEFINED> instruction: 0xf10d4b50
   20458:	ssatmi	r0, #1, fp, lsl #14
   2045c:	mcr	4, 0, r4, cr8, cr11, {3}
   20460:	stmib	sp, {r4, r9, fp, ip, sp, lr}^
   20464:	and	r3, r4, r4, lsl #8
   20468:	ldrdcc	pc, [r0], -fp
   2046c:	lfmle	f4, 2, [r3, #-652]	; 0xfffffd74
   20470:	strtmi	r4, [r9], -r0, lsr #13
   20474:	bcs	45bcdc <wprintw@plt+0x458884>
   20478:			; <UNDEFINED> instruction: 0xf04f6830
   2047c:			; <UNDEFINED> instruction: 0xf88d0300
   20480:			; <UNDEFINED> instruction: 0xf7fe301b
   20484:			; <UNDEFINED> instruction: 0xf89dfbcb
   20488:			; <UNDEFINED> instruction: 0x462c301b
   2048c:	andcs	r9, r0, #4, 30
   20490:	andls	r4, r0, #805306377	; 0x30000009
   20494:			; <UNDEFINED> instruction: 0xf04f4621
   20498:	svclt	0x00180301
   2049c:	stceq	0, cr15, [r0], {79}	; 0x4f
   204a0:	beq	15b328 <wprintw@plt+0x157ed0>
   204a4:	svclt	0x00084605
   204a8:	andls	r4, r3, ip, lsr #13
   204ac:	eorsgt	pc, r4, r7, asr #17
   204b0:	ldmdavs	r0!, {r1, r4, r6, r9, sl, lr}
   204b4:			; <UNDEFINED> instruction: 0xf996f7fd
   204b8:	ldrtmi	r4, [r2], -r3, lsr #12
   204bc:	streq	pc, [r1], #-264	; 0xfffffef8
   204c0:	andls	r4, r3, r1, lsl #12
   204c4:			; <UNDEFINED> instruction: 0xf7fd4640
   204c8:	stmdbls	r3, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   204cc:			; <UNDEFINED> instruction: 0xf7e24608
   204d0:			; <UNDEFINED> instruction: 0xf89dec12
   204d4:	ldmiblt	fp!, {r0, r1, r3, r4, ip, sp}^
   204d8:			; <UNDEFINED> instruction: 0xf8594b2d
   204dc:	ldmdavs	fp, {r0, r1, ip, sp}^
   204e0:	strble	r0, [r1], #1435	; 0x59b
   204e4:			; <UNDEFINED> instruction: 0xf8594b2d
   204e8:	ldmdavs	fp, {r0, r1, ip, sp}
   204ec:	adcsle	r4, fp, #645922816	; 0x26800000
   204f0:	strbmi	r4, [r1], -fp, lsr #22
   204f4:			; <UNDEFINED> instruction: 0xf8594652
   204f8:			; <UNDEFINED> instruction: 0xf8d88003
   204fc:			; <UNDEFINED> instruction: 0xf7e20000
   20500:	andcc	lr, r1, r6, ror #22
   20504:			; <UNDEFINED> instruction: 0xf8d8d0b0
   20508:	cmpcs	fp, r0
   2050c:	svc	0x002ef7e2
   20510:	ldrdcc	pc, [r0], -fp
   20514:	sfmle	f4, 4, [fp], #652	; 0x28c
   20518:	strtmi	r4, [r7], -r2, lsr #22
   2051c:			; <UNDEFINED> instruction: 0xf8599c05
   20520:	ldmdavc	fp, {r0, r1, ip, sp}
   20524:	blmi	84c9b8 <wprintw@plt+0x849560>
   20528:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   2052c:			; <UNDEFINED> instruction: 0xb1bb781b
   20530:	bmi	7a7218 <wprintw@plt+0x7a3dc0>
   20534:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   20538:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2053c:	subsmi	r9, sl, r7, lsl #22
   20540:	andlt	sp, r9, ip, lsl r1
   20544:	blhi	db840 <wprintw@plt+0xd83e8>
   20548:	svchi	0x00f0e8bd
   2054c:	andcs	r4, r3, r8, lsl r9
   20550:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   20554:	mcr2	7, 3, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
   20558:	strb	r2, [sl, r0]!
   2055c:	ldrb	r2, [r2, -r0, lsl #8]!
   20560:	blmi	572db8 <wprintw@plt+0x56f960>
   20564:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   20568:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   2056c:	ldmdavs	r8, {r0, r4, fp, sp, lr}
   20570:	mcr2	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   20574:			; <UNDEFINED> instruction: 0x463de7dc
   20578:			; <UNDEFINED> instruction: 0xe764463c
   2057c:	stc	7, cr15, [lr], #-904	; 0xfffffc78
   20580:	andeq	r1, r2, r2, ror #11
   20584:	andeq	r0, r0, ip, ror #6
   20588:	ldrdeq	r1, [r2], -r8
   2058c:	andeq	r0, r0, r0, lsl #6
   20590:	andeq	r0, r0, r4, lsr #11
   20594:	andeq	r0, r0, ip, lsl r3
   20598:	andeq	r2, r2, r8, lsl #9
   2059c:	andeq	r0, r0, r4, ror r3
   205a0:	andeq	r0, r0, r4, asr #7
   205a4:	andeq	r0, r0, ip, asr #6
   205a8:	andeq	r0, r0, r0, asr r6
   205ac:	andeq	r1, r2, r2, ror r4
   205b0:	andeq	r0, r1, lr, ror #6
   205b4:			; <UNDEFINED> instruction: 0x000003b8
   205b8:	andeq	r0, r0, r0, lsl #7
   205bc:	mvnsmi	lr, #737280	; 0xb4000
   205c0:	mrrcmi	0, 8, fp, r0, cr5
   205c4:	ldrbtmi	r4, [ip], #-2896	; 0xfffff4b0
   205c8:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}^
   205cc:	stmdbeq	r1, {r1, r4, ip, sp, lr, pc}
   205d0:			; <UNDEFINED> instruction: 0x4605d172
   205d4:	blmi	13b2710 <wprintw@plt+0x13af2b8>
   205d8:	stmdavs	sl!, {r3, r4, r5, r6, sl, lr}^
   205dc:	eorsls	pc, r4, r0, asr #17
   205e0:	stmdavs	r8!, {r0, r1, r5, r6, r7, fp, ip, lr}
   205e4:	ldmvs	fp, {r0, r1, r3, r4, fp, sp, lr}^
   205e8:	bl	fe8ba75c <wprintw@plt+0xfe8b7304>
   205ec:			; <UNDEFINED> instruction: 0xf7fb0803
   205f0:			; <UNDEFINED> instruction: 0xf7fbfd31
   205f4:	bmi	121f958 <wprintw@plt+0x121c500>
   205f8:	andls	r2, r3, r1, lsl #6
   205fc:	stmiapl	r2!, {r1, r2, r9, sl, lr}
   20600:	stmdavs	r8!, {r0, r9, sl, lr}
   20604:	andls	pc, r0, sp, asr #17
   20608:			; <UNDEFINED> instruction: 0xf7fd6812
   2060c:	strtmi	pc, [sl], -fp, ror #17
   20610:			; <UNDEFINED> instruction: 0x46074633
   20614:	ldrtmi	r9, [r9], -r3
   20618:			; <UNDEFINED> instruction: 0xf7fd4640
   2061c:	ldrtmi	pc, [r8], -r1, asr #29	; <UNPREDICTABLE>
   20620:	bl	1a5e5b0 <wprintw@plt+0x1a5b158>
   20624:			; <UNDEFINED> instruction: 0xd12f2e00
   20628:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
   2062c:	mlascc	r0, r3, r8, pc	; <UNPREDICTABLE>
   20630:	blmi	ecebc4 <wprintw@plt+0xecb76c>
   20634:	ldmdavc	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   20638:	blmi	e8cacc <wprintw@plt+0xe89674>
   2063c:	ldmdavc	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   20640:	eorsle	r2, lr, r0, lsl #22
   20644:	andlt	r2, r5, r1
   20648:	mvnshi	lr, #12386304	; 0xbd0000
   2064c:	andcs	r4, r0, #54272	; 0xd400
   20650:	stmiapl	r5!, {r0, r2, r4, r5, r8, fp, lr}^
   20654:	stmdavs	r8!, {r1, r2, r5, r6, fp, ip, lr}
   20658:			; <UNDEFINED> instruction: 0xf7e26831
   2065c:	blmi	d1b29c <wprintw@plt+0xd17e44>
   20660:	strbmi	r6, [r1], -r8, lsr #16
   20664:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   20668:			; <UNDEFINED> instruction: 0xf7e23a01
   2066c:			; <UNDEFINED> instruction: 0x3001eab0
   20670:	ldmdavs	r1!, {r0, r2, r3, r4, r5, r8, ip, lr, pc}
   20674:	stmdavs	r8!, {r9, sp}
   20678:	cdp	7, 1, cr15, cr4, cr2, {7}
   2067c:	stmiapl	r3!, {r0, r1, r2, r5, r8, r9, fp, lr}^
   20680:	blcs	3e6f4 <wprintw@plt+0x3b29c>
   20684:			; <UNDEFINED> instruction: 0xe7d8d0de
   20688:	strbmi	r4, [sl], -r6, lsr #22
   2068c:	stmiapl	r5!, {r1, r2, r5, r8, fp, lr}^
   20690:	stmdavs	r8!, {r1, r2, r5, r6, fp, ip, lr}
   20694:			; <UNDEFINED> instruction: 0xf7e26831
   20698:	blmi	99b260 <wprintw@plt+0x997e08>
   2069c:	strbmi	r6, [r1], -r8, lsr #16
   206a0:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   206a4:	b	fe4de634 <wprintw@plt+0xfe4db1dc>
   206a8:	tstle	r6, r1
   206ac:	andcs	r6, r0, #3211264	; 0x310000
   206b0:			; <UNDEFINED> instruction: 0xf7e26828
   206b4:			; <UNDEFINED> instruction: 0xe7b7edf8
   206b8:	pop	{r0, r2, ip, sp, pc}
   206bc:			; <UNDEFINED> instruction: 0xf7ff43f0
   206c0:	bmi	7500b4 <wprintw@plt+0x74cc5c>
   206c4:	stmiapl	r2!, {r2, r3, r4, r8, r9, fp, lr}
   206c8:	ldmdavs	r1, {r0, r1, r5, r6, r7, fp, ip, lr}
   206cc:			; <UNDEFINED> instruction: 0xf7ff6818
   206d0:	andcs	pc, r1, r3, asr #26
   206d4:	pop	{r0, r2, ip, sp, pc}
   206d8:	stmdavs	r8!, {r4, r5, r6, r7, r8, r9, pc}
   206dc:			; <UNDEFINED> instruction: 0xf7e2213c
   206e0:	ldmdavs	r1!, {r1, r2, r6, r9, sl, fp, sp, lr, pc}
   206e4:	andcs	r6, r0, #40, 16	; 0x280000
   206e8:	ldcl	7, cr15, [ip, #904]	; 0x388
   206ec:	stmdavs	r8!, {r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   206f0:			; <UNDEFINED> instruction: 0xf7e2213e
   206f4:	ldmdavs	r1!, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
   206f8:	andcs	r6, r0, #40, 16	; 0x280000
   206fc:	ldcl	7, cr15, [r2, #904]	; 0x388
   20700:	svclt	0x0000e7bc
   20704:	andeq	r1, r2, r2, ror #7
   20708:	andeq	r0, r0, r4, lsr #11
   2070c:	andeq	r2, r2, ip, lsl #6
   20710:	andeq	r0, r0, r0, lsl #6
   20714:	andeq	r0, r0, r4, ror r3
   20718:			; <UNDEFINED> instruction: 0x000222ba
   2071c:	andeq	r0, r0, ip, asr #6
   20720:	andeq	r0, r0, r0, asr r6
   20724:	andeq	r0, r0, r4, asr #7
   20728:	strdeq	r0, [r0], -ip
   2072c:	andeq	r0, r0, r0, lsl #10
   20730:	andeq	r0, r0, r8, asr #6
   20734:			; <UNDEFINED> instruction: 0x000003b8
   20738:	andeq	r0, r0, r0, lsl #7
   2073c:	blmi	12b3068 <wprintw@plt+0x12afc10>
   20740:	ldrblt	r4, [r0, #1146]!	; 0x47a
   20744:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   20748:	cdpmi	6, 4, cr4, cr8, cr7, {0}
   2074c:	movwls	r6, #14363	; 0x381b
   20750:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20754:	ldrbtmi	r4, [lr], #-2886	; 0xfffff4ba
   20758:	stmdavs	sl!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
   2075c:	tsteq	ip, r2, lsl #2	; <UNPREDICTABLE>
   20760:	stmdacs	r0, {r3, r4, r9, ip, sp}
   20764:	andcs	sp, r1, r0, asr #2
   20768:			; <UNDEFINED> instruction: 0xf976f7ff
   2076c:	tstcs	r1, r1, asr #22
   20770:	stmdavs	r0!, {r2, r4, r5, r6, r7, fp, ip, lr}
   20774:	stc	7, cr15, [ip], {226}	; 0xe2
   20778:			; <UNDEFINED> instruction: 0xf04f6820
   2077c:			; <UNDEFINED> instruction: 0xf7e231ff
   20780:	stmdavs	r0!, {r1, r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   20784:			; <UNDEFINED> instruction: 0xf7e22100
   20788:	stmdavs	fp!, {r2, r7, sl, fp, sp, lr, pc}
   2078c:			; <UNDEFINED> instruction: 0x2c006b1c
   20790:	bmi	e948d4 <wprintw@plt+0xe9147c>
   20794:	ldmdavs	r2, {r1, r4, r5, r7, fp, ip, lr}
   20798:	svclt	0x00b42a02
   2079c:	strcs	r2, [r2], #-1025	; 0xfffffbff
   207a0:	ldmibvs	fp, {r3, r4, r6, r7, fp, sp, lr}
   207a4:	movweq	lr, #6605	; 0x19cd
   207a8:	teqle	r8, r0, lsl #30
   207ac:	ldmpl	r6!, {r0, r1, r4, r5, r8, r9, fp, lr}^
   207b0:			; <UNDEFINED> instruction: 0x07d96873
   207b4:	cmnlt	r8, r4, lsr #8
   207b8:	ldmdbvs	sl, {r0, r1, r3, r5, fp, sp, lr}
   207bc:	svclt	0x000c4282
   207c0:	ldrdcs	r6, [r0, -r9]
   207c4:	mrc2	7, 7, pc, cr10, cr15, {7}
   207c8:	bne	9473d4 <wprintw@plt+0x943f7c>
   207cc:	stccs	8, cr6, [r0], {152}	; 0x98
   207d0:	ldclle	0, cr9, [r0], #4
   207d4:	blmi	933084 <wprintw@plt+0x92fc2c>
   207d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   207dc:	blls	fa84c <wprintw@plt+0xf73f4>
   207e0:	teqle	sp, sl, asr r0
   207e4:	ldcllt	0, cr11, [r0, #20]!
   207e8:			; <UNDEFINED> instruction: 0xf7fe2001
   207ec:	blmi	89f2a8 <wprintw@plt+0x89be50>
   207f0:	ldmpl	r4!, {r0, r8, sp}^
   207f4:			; <UNDEFINED> instruction: 0xf7e26820
   207f8:	stmdavs	r0!, {r2, r3, r6, sl, fp, sp, lr, pc}
   207fc:	ldr	r2, [lr, r1, lsl #2]!
   20800:	andcs	r4, r0, #1048576	; 0x100000
   20804:			; <UNDEFINED> instruction: 0xf7fe9802
   20808:	stmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   2080c:	ldmvs	r9, {r0, r9, fp, ip, pc}^
   20810:	strmi	r4, [r4], #-657	; 0xfffffd6f
   20814:	stccs	0, cr13, [r0], {27}
   20818:	stmdals	r1, {r2, r3, r4, r6, r7, r8, sl, fp, ip, lr, pc}
   2081c:	blmi	5da750 <wprintw@plt+0x5d72f8>
   20820:	stmdbge	r1, {r1, r9, fp, sp, pc}
   20824:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   20828:			; <UNDEFINED> instruction: 0xf7fe1b00
   2082c:	stmdals	r1, {r0, r2, r3, r7, r9, fp, ip, sp, lr, pc}
   20830:	bvs	65a728 <wprintw@plt+0x6572d0>
   20834:	blx	fedde82a <wprintw@plt+0xfeddb3d2>
   20838:	strtmi	r4, [r0], -r3, lsl #12
   2083c:			; <UNDEFINED> instruction: 0xf7fb461c
   20840:	stmdavs	fp!, {r0, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   20844:	svclt	0x00084284
   20848:	adcle	r2, r9, r1, lsl #8
   2084c:	ldmdavs	r2!, {r0, r5, r7, r8, r9, sl, sp, lr, pc}^
   20850:	strble	r0, [r0, #2002]!	; 0x7d2
   20854:	andcs	r6, r0, #152, 18	; 0x260000
   20858:	blx	ff5de858 <wprintw@plt+0xff5db400>
   2085c:	ldrb	r1, [sl, r4, lsr #20]
   20860:	b	fef5e7f0 <wprintw@plt+0xfef5b398>
   20864:	andeq	r1, r2, r8, ror #4
   20868:	andeq	r0, r0, ip, ror #6
   2086c:	andeq	r1, r2, r2, asr r2
   20870:	andeq	r0, r0, r0, lsl #6
   20874:	andeq	r0, r0, r4, asr #7
   20878:	andeq	r0, r0, ip, lsl r3
   2087c:	andeq	r0, r0, r4, lsr #11
   20880:	ldrdeq	r1, [r2], -r0
   20884:	mvnsmi	lr, #737280	; 0xb4000
   20888:	ldcmi	6, cr4, [r0], #-28	; 0xffffffe4
   2088c:	blmi	c320c8 <wprintw@plt+0xc2ec70>
   20890:	stmiapl	r6!, {r2, r3, r4, r5, r6, sl, lr}^
   20894:	ldrdls	pc, [r0], -r6
   20898:	ldrdhi	pc, [r0], -r9	; <UNPREDICTABLE>
   2089c:	stc2	7, cr15, [ip], {251}	; 0xfb
   208a0:	eoreq	pc, r0, r9, asr #17
   208a4:	blx	b5e8aa <wprintw@plt+0xb5b452>
   208a8:	ldmdavs	r3!, {r3, r5, r6, r7, r8, fp, ip, sp, pc}
   208ac:	ldmdbvs	r8, {r2, r3, r4, r8, r9, fp, sp, lr}
   208b0:	addmi	fp, r7, #76, 6	; 0x30000001
   208b4:			; <UNDEFINED> instruction: 0x463cd012
   208b8:	strtmi	r2, [r0], -r0, lsl #2
   208bc:	mrc2	7, 3, pc, cr14, cr15, {7}
   208c0:	ldmib	r4, {r0, r1, r4, r5, fp, sp, lr}^
   208c4:	stmiavs	r4!, {r0, r8}^
   208c8:	ldmdavs	r5, {r1, r3, r4, r8, fp, sp, lr}^
   208cc:	svclt	0x00d842a8
   208d0:	adcmi	r4, r2, #12, 12	; 0xc00000
   208d4:	blvs	6d509c <wprintw@plt+0x6d1c44>
   208d8:	ldmdbvs	r8, {r1, r3, r5, r6, r7, r8, ip, sp, pc}
   208dc:	pop	{r0, r3, r4, r6, r7, r8, fp, sp, lr}
   208e0:			; <UNDEFINED> instruction: 0xf7ff43f8
   208e4:	blmi	710298 <wprintw@plt+0x70ce40>
   208e8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}^
   208ec:	svcpl	0x0000f413
   208f0:	strtmi	fp, [r8], -ip, lsl #30
   208f4:			; <UNDEFINED> instruction: 0xf7ff2000
   208f8:	blmi	61f534 <wprintw@plt+0x61c0dc>
   208fc:	stmiapl	r3!, {r0, r9, sp}^
   20900:	pop	{r1, r3, r4, ip, sp, lr}
   20904:	addmi	r8, r7, #248, 6	; 0xe0000003
   20908:	strbmi	sp, [r0], -r5
   2090c:	blx	12de902 <wprintw@plt+0x12db4aa>
   20910:	ldmdavs	r3!, {r4, r5, r7, r8, fp, ip, sp, pc}
   20914:			; <UNDEFINED> instruction: 0x4640e7df
   20918:			; <UNDEFINED> instruction: 0xf7fb6a1d
   2091c:	strmi	pc, [r4], -r3, asr #22
   20920:			; <UNDEFINED> instruction: 0xf7fb4628
   20924:	ldmdavs	r3!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   20928:	bicsle	r4, r6, r4, lsl #5
   2092c:	adcsmi	r6, sl, #425984	; 0x68000
   20930:	bvs	654cd4 <wprintw@plt+0x65187c>
   20934:	blx	dde92a <wprintw@plt+0xddb4d2>
   20938:	rscle	r2, r2, r0, lsl #16
   2093c:			; <UNDEFINED> instruction: 0xe7cc6833
   20940:	ldrtmi	r4, [r8], -r1, lsr #12
   20944:	mrc2	7, 1, pc, cr10, cr15, {7}
   20948:	svclt	0x0000e7e3
   2094c:	andeq	r1, r2, r8, lsl r1
   20950:	andeq	r0, r0, r0, lsl #6
   20954:	andeq	r0, r0, r4, lsr #11
   20958:	andeq	r0, r0, r4, lsl #12
   2095c:	mvnsmi	lr, sp, lsr #18
   20960:	blmi	c34624 <wprintw@plt+0xc311cc>
   20964:	ldmpl	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   20968:	blcs	3e9dc <wprintw@plt+0x3b584>
   2096c:			; <UNDEFINED> instruction: 0xf7ffd055
   20970:	teqlt	r8, r7, asr #21	; <UNPREDICTABLE>
   20974:	andcs	r4, r0, ip, lsr #22
   20978:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   2097c:	suble	r2, r4, r0, lsl #22
   20980:	blx	ff25e984 <wprintw@plt+0xff25b52c>
   20984:	blmi	ab3230 <wprintw@plt+0xaafdd8>
   20988:	andhi	pc, r2, r7, asr r8	; <UNPREDICTABLE>
   2098c:			; <UNDEFINED> instruction: 0xf8d858fe
   20990:	ldmdavs	r2!, {ip, sp}
   20994:	bcs	3ad10 <wprintw@plt+0x378b8>
   20998:	strcs	fp, [r0], #-4052	; 0xfffff02c
   2099c:	cfstrscs	mvf2, [r0, #-4]
   209a0:	strcs	fp, [r0], #-3848	; 0xfffff0f8
   209a4:	strcs	fp, [r0], #-404	; 0xfffffe6c
   209a8:			; <UNDEFINED> instruction: 0xf8d8e001
   209ac:	ldmdbvs	sl, {ip, sp}
   209b0:	strtmi	r2, [r8], -r0, lsl #2
   209b4:	svclt	0x000842aa
   209b8:			; <UNDEFINED> instruction: 0xf7ff69d9
   209bc:	stmiavs	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   209c0:	strmi	r6, [r4], #-2098	; 0xfffff7ce
   209c4:	svclt	0x00182d00
   209c8:	sfmle	f4, 2, [lr], #648	; 0x288
   209cc:	addsmi	r4, r4, #25600	; 0x6400
   209d0:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   209d4:			; <UNDEFINED> instruction: 0xf8d8da0d
   209d8:	strtmi	r5, [r1], -r0
   209dc:	strcc	r2, [r1], #-512	; 0xfffffe00
   209e0:			; <UNDEFINED> instruction: 0xf7e24628
   209e4:			; <UNDEFINED> instruction: 0x4628e8f4
   209e8:	ldc	7, cr15, [sl], #904	; 0x388
   209ec:	adcmi	r6, r3, #3342336	; 0x330000
   209f0:			; <UNDEFINED> instruction: 0xf7fedcf1
   209f4:			; <UNDEFINED> instruction: 0xf8d8fa4b
   209f8:			; <UNDEFINED> instruction: 0xf7e20000
   209fc:	blmi	3db764 <wprintw@plt+0x3d830c>
   20a00:	ldmpl	fp!, {r9, sp}^
   20a04:	pop	{r1, r3, r4, ip, sp, lr}
   20a08:	blmi	3411d0 <wprintw@plt+0x33dd78>
   20a0c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}^
   20a10:	andpl	pc, r0, r0, lsl #9
   20a14:	subcc	pc, r0, r0, asr #7
   20a18:			; <UNDEFINED> instruction: 0xf7e5e7b2
   20a1c:			; <UNDEFINED> instruction: 0xe7a6feb5
   20a20:	andeq	r1, r2, r4, asr #32
   20a24:	andeq	r0, r0, r0, ror #9
   20a28:	strdeq	r0, [r0], -r4
   20a2c:	andeq	r0, r0, r0, lsl #6
   20a30:	andeq	r0, r0, ip, lsl r3
   20a34:	andeq	r0, r0, r4, asr #7
   20a38:	andeq	r0, r0, r4, lsl #12
   20a3c:	andeq	r0, r0, r4, lsr #11
   20a40:	ldrlt	r4, [r0, #-2579]	; 0xfffff5ed
   20a44:	cfldrsmi	mvf4, [r3], {122}	; 0x7a
   20a48:	ldrbtmi	r6, [ip], #-2643	; 0xfffff5ad
   20a4c:	ldmdbmi	r2, {r0, r1, r5, r6, r8, ip, sp, pc}
   20a50:	subsvs	r3, r3, #1024	; 0x400
   20a54:	ldmdavs	r2, {r1, r5, r6, fp, ip, lr}
   20a58:	andle	r2, r6, r1, lsl #20
   20a5c:	blmi	40cff0 <wprintw@plt+0x409b98>
   20a60:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   20a64:	andle	r2, lr, r1, lsl #22
   20a68:	bmi	38feb0 <wprintw@plt+0x38ca58>
   20a6c:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   20a70:	ldrbtle	r0, [r9], #1874	; 0x752
   20a74:	mvnsle	r2, r0, lsl #22
   20a78:	blx	fe4dea72 <wprintw@plt+0xfe4db61a>
   20a7c:	stmiapl	r3!, {r0, r1, r2, r8, r9, fp, lr}^
   20a80:	blcs	7aaf4 <wprintw@plt+0x7769c>
   20a84:	pop	{r4, r5, r6, r7, r8, ip, lr, pc}
   20a88:			; <UNDEFINED> instruction: 0xf7ff4010
   20a8c:	svclt	0x0000bf67
   20a90:	andeq	r1, r2, r0, lsr #29
   20a94:	andeq	r0, r2, lr, asr pc
   20a98:	ldrdeq	r0, [r0], -r8
   20a9c:			; <UNDEFINED> instruction: 0x000005b4
   20aa0:	andeq	r0, r0, r4, lsr #11
   20aa4:	ldrlt	r4, [r0, #-2828]!	; 0xfffff4f4
   20aa8:	cfstrsmi	mvf4, [ip, #-492]	; 0xfffffe14
   20aac:	strmi	fp, [r4], -r3, lsl #1
   20ab0:	ldrbtmi	r7, [sp], #-537	; 0xfffffde7
   20ab4:			; <UNDEFINED> instruction: 0xf7fe4620
   20ab8:	mcrrne	10, 15, pc, r3, cr7	; <UNPREDICTABLE>
   20abc:	blmi	254eac <wprintw@plt+0x251a54>
   20ac0:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   20ac4:	andle	r4, r1, r3, lsr #5
   20ac8:	ldclt	0, cr11, [r0, #-12]!
   20acc:			; <UNDEFINED> instruction: 0xf7ff9001
   20ad0:	stmdals	r1, {r0, r1, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   20ad4:	ldclt	0, cr11, [r0, #-12]!
   20ad8:	andeq	r1, r2, ip, lsr lr
   20adc:	strdeq	r0, [r2], -r6
   20ae0:	andeq	r0, r0, r4, asr #7
   20ae4:	cfstr32mi	mvfx11, [r2], #-224	; 0xffffff20
   20ae8:	ldrbtmi	r4, [ip], #-2850	; 0xfffff4de
   20aec:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   20af0:	b	45ea80 <wprintw@plt+0x45b628>
   20af4:	stmiapl	r5!, {r5, r8, r9, fp, lr}^
   20af8:			; <UNDEFINED> instruction: 0xf5a2682a
   20afc:	vld2.32	{d6-d9}, [r3], r0
   20b00:			; <UNDEFINED> instruction: 0xf5b26380
   20b04:	svclt	0x00185f80
   20b08:	tstle	sl, r0, lsl #22
   20b0c:	stmiapl	r3!, {r0, r1, r3, r4, r8, r9, fp, lr}^
   20b10:	ldmdblt	fp!, {r0, r1, r3, r4, fp, ip, sp, lr}^
   20b14:	blx	115eb0e <wprintw@plt+0x115b6b6>
   20b18:	pop	{r3, r5, fp, sp, lr}
   20b1c:			; <UNDEFINED> instruction: 0xf7fd4038
   20b20:	blmi	60f9f4 <wprintw@plt+0x60c59c>
   20b24:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   20b28:			; <UNDEFINED> instruction: 0xf86cf7fd
   20b2c:	stmiapl	r3!, {r0, r1, r4, r8, r9, fp, lr}^
   20b30:	cmplt	r3, fp, lsl r8
   20b34:	stc2l	7, cr15, [r4], {231}	; 0xe7
   20b38:			; <UNDEFINED> instruction: 0xf8b2f7ed
   20b3c:	blx	c5eb36 <wprintw@plt+0xc5b6de>
   20b40:	pop	{r3, r5, fp, sp, lr}
   20b44:			; <UNDEFINED> instruction: 0xf7fd4038
   20b48:	stmdavs	sl!, {r0, r1, r2, r3, r4, r7, r8, r9, fp, ip, sp, pc}
   20b4c:	orrvs	pc, r0, #679477248	; 0x28800000
   20b50:	orrvs	pc, r0, #587202560	; 0x23000000
   20b54:	svcpl	0x0080f5b2
   20b58:	blcs	507c0 <wprintw@plt+0x4d368>
   20b5c:			; <UNDEFINED> instruction: 0xf7ffd0da
   20b60:			; <UNDEFINED> instruction: 0xf7fcfefd
   20b64:	stmdavs	r8!, {r0, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}
   20b68:	ldrhtmi	lr, [r8], -sp
   20b6c:	bllt	fe35eb68 <wprintw@plt+0xfe35b710>
   20b70:			; <UNDEFINED> instruction: 0x00020ebe
   20b74:	muleq	r0, r0, r4
   20b78:	ldrdeq	r0, [r0], -r8
   20b7c:	andeq	r0, r0, r0, asr r6
   20b80:	andeq	r0, r0, r8, ror #8
   20b84:	blmi	fe0f3594 <wprintw@plt+0xfe0f013c>
   20b88:	push	{r1, r3, r4, r5, r6, sl, lr}
   20b8c:	strdlt	r4, [r5], #240	; 0xf0
   20b90:	svcge	0x000458d3
   20b94:	andhi	pc, r0, #14614528	; 0xdf0000
   20b98:	ldmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   20b9c:	movtls	r6, #14363	; 0x381b
   20ba0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20ba4:	ldrbtmi	r4, [r8], #2941	; 0xb7d
   20ba8:	ldclmi	7, cr9, [sp], #-12
   20bac:			; <UNDEFINED> instruction: 0xf85822d8
   20bb0:	strbmi	r3, [r8], -r3
   20bb4:	cfstrsne	mvf4, [r1, #-496]!	; 0xfffffe10
   20bb8:	ldmib	r3, {r2, r3, r4, r6, r7, sl, ip, sp}^
   20bbc:	movwls	sl, #5632	; 0x1600
   20bc0:	ldm	r6!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20bc4:	movweq	pc, #32778	; 0x800a	; <UNPREDICTABLE>
   20bc8:	addmi	pc, r0, #100663296	; 0x6000000
   20bcc:	ldrmi	r9, [sp], -r2, lsl #6
   20bd0:	sfmgt	f1, 1, [pc], {-0}
   20bd4:	stc2	10, cr15, [r5], {181}	; 0xb5	; <UNPREDICTABLE>
   20bd8:	b	1407fe0 <wprintw@plt+0x1404b88>
   20bdc:	stccs	12, cr1, [r0, #-368]	; 0xfffffe90
   20be0:			; <UNDEFINED> instruction: 0xf04fbf18
   20be4:	strgt	r0, [pc, -r1, lsl #24]
   20be8:	stmdavs	r4!, {r0, r1, r2, r3, sl, fp, lr, pc}
   20bec:	eorsvs	ip, ip, pc, lsl #14
   20bf0:	svceq	0x0000f1bc
   20bf4:	sbchi	pc, r0, r0, asr #32
   20bf8:	tstcs	r1, sl, ror #22
   20bfc:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   20c00:			; <UNDEFINED> instruction: 0xf7e16820
   20c04:			; <UNDEFINED> instruction: 0xf7fcefca
   20c08:			; <UNDEFINED> instruction: 0xf7fcfa77
   20c0c:			; <UNDEFINED> instruction: 0xf7fcfa95
   20c10:	blmi	199f6e4 <wprintw@plt+0x199c28c>
   20c14:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   20c18:			; <UNDEFINED> instruction: 0xf7e26818
   20c1c:	stmdavs	r0!, {r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
   20c20:	ldmdb	r8!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20c24:			; <UNDEFINED> instruction: 0xf8584b61
   20c28:	ldmdavs	r8, {r0, r1, ip, sp}
   20c2c:	ldmdb	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20c30:	eorvc	pc, pc, pc, asr #8
   20c34:	bl	1edebc4 <wprintw@plt+0x1edb76c>
   20c38:			; <UNDEFINED> instruction: 0xf8584b5d
   20c3c:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
   20c40:	blle	1e2d9f4 <wprintw@plt+0x1e2a59c>
   20c44:	beq	5cd88 <wprintw@plt+0x59930>
   20c48:	subs	r4, fp, r6, asr r6
   20c4c:			; <UNDEFINED> instruction: 0x46584b59
   20c50:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   20c54:	bl	bacc4 <wprintw@plt+0xb786c>
   20c58:	ldrsbne	r7, [r5], #-34	; 0xffffffde
   20c5c:	blx	edec50 <wprintw@plt+0xedb7f8>
   20c60:	stccc	8, cr6, [r1, #-236]	; 0xffffff14
   20c64:			; <UNDEFINED> instruction: 0xf0032b00
   20c68:	svclt	0x00b80101
   20c6c:	blcc	71598 <wprintw@plt+0x6e140>
   20c70:			; <UNDEFINED> instruction: 0x46021a59
   20c74:	bl	fe97acfc <wprintw@plt+0xfe9778a4>
   20c78:			; <UNDEFINED> instruction: 0xf7e10252
   20c7c:	andcc	lr, r1, r8, lsr #31
   20c80:	stmdavs	r0!, {r0, r2, ip, lr, pc}
   20c84:			; <UNDEFINED> instruction: 0xf04f4659
   20c88:			; <UNDEFINED> instruction: 0xf7e232ff
   20c8c:	stmdavs	r0!, {r6, fp, sp, lr, pc}
   20c90:	stmdb	r0, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20c94:			; <UNDEFINED> instruction: 0xf7e26820
   20c98:	mcrrne	8, 14, lr, r2, cr10
   20c9c:	vst4.16	{d29,d31,d33,d35}, [pc], r9
   20ca0:			; <UNDEFINED> instruction: 0xf7e2702f
   20ca4:	tstcs	r1, r4, asr #22
   20ca8:			; <UNDEFINED> instruction: 0xf7e26820
   20cac:	strdcs	lr, [r1, -r2]
   20cb0:			; <UNDEFINED> instruction: 0xf7e26820
   20cb4:	tstcs	r0, ip, asr sl
   20cb8:			; <UNDEFINED> instruction: 0xf7e26820
   20cbc:	stmdavs	r0!, {r1, r3, r5, r6, r7, r8, fp, sp, lr, pc}
   20cc0:	stmdb	r8!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20cc4:			; <UNDEFINED> instruction: 0xf7e26820
   20cc8:	mcrrne	8, 13, lr, r3, cr2
   20ccc:	vst4.8	{d29,d31,d33,d35}, [pc :256], r1
   20cd0:	strcc	r7, [r1], -pc, lsr #32
   20cd4:	bl	adec64 <wprintw@plt+0xadb80c>
   20cd8:	stmdavs	r0!, {r0, r8, sp}
   20cdc:	ldmib	r8, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20ce0:	stmdavs	r0!, {r0, r8, sp}
   20ce4:	b	10dec74 <wprintw@plt+0x10db81c>
   20ce8:	stmdavs	r0!, {r8, sp}
   20cec:	ldmib	r0, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20cf0:			; <UNDEFINED> instruction: 0xf7e26820
   20cf4:	ldmdavs	fp!, {r4, r8, fp, sp, lr, pc}
   20cf8:	bicsvc	lr, r3, #3072	; 0xc00
   20cfc:	teqcc	r5, #91	; 0x5b
   20d00:	blle	6317d4 <wprintw@plt+0x62e37c>
   20d04:			; <UNDEFINED> instruction: 0xf7e26820
   20d08:	mcrrne	8, 11, lr, r1, cr2
   20d0c:	mrccs	1, 1, sp, cr5, cr1, {0}
   20d10:			; <UNDEFINED> instruction: 0xf859dcbd
   20d14:			; <UNDEFINED> instruction: 0xf1bbb026
   20d18:	orrsle	r0, r7, r0, lsl #30
   20d1c:	ldrbmi	r9, [r8], -r3, lsl #22
   20d20:			; <UNDEFINED> instruction: 0xf8532205
   20d24:			; <UNDEFINED> instruction: 0xf10a102a
   20d28:			; <UNDEFINED> instruction: 0xf7e20a01
   20d2c:	strmi	lr, [r3], r6, asr #16
   20d30:			; <UNDEFINED> instruction: 0xf7e2e78c
   20d34:	blls	5b494 <wprintw@plt+0x5803c>
   20d38:	bls	8d1cc <wprintw@plt+0x89d74>
   20d3c:	vst2.16	{d22-d23}, [r3 :64], r3
   20d40:	subsvs	r4, r3, r0, lsl #7
   20d44:	stmdblt	r3!, {r1, r8, r9, fp, ip, pc}
   20d48:	ldmdavs	r3, {r0, r9, fp, ip, pc}
   20d4c:	movweq	pc, #32803	; 0x8023	; <UNPREDICTABLE>
   20d50:			; <UNDEFINED> instruction: 0xf7ef6013
   20d54:	stmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   20d58:			; <UNDEFINED> instruction: 0xf7e12100
   20d5c:	bmi	5dc9dc <wprintw@plt+0x5d9584>
   20d60:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   20d64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20d68:	subsmi	r9, sl, r3, asr #22
   20d6c:	sublt	sp, r5, lr, lsl #2
   20d70:	svcmi	0x00f0e8bd
   20d74:	mrclt	7, 5, APSR_nzcv, cr6, cr15, {7}
   20d78:			; <UNDEFINED> instruction: 0xf4269b01
   20d7c:			; <UNDEFINED> instruction: 0xf04a4680
   20d80:	subsvs	r0, lr, r8, lsl #10
   20d84:			; <UNDEFINED> instruction: 0xf7ef601d
   20d88:	ldr	pc, [r5, -r5, ror #25]!
   20d8c:	stmda	r6!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20d90:	andeq	r0, r2, r0, lsr #28
   20d94:	andeq	r0, r0, ip, ror #6
   20d98:	andeq	r0, r2, r2, lsl #28
   20d9c:	andeq	r0, r0, r4, lsr #11
   20da0:	andeq	r1, r2, r4, ror #16
   20da4:	andeq	r0, r0, r4, asr #7
   20da8:	strdeq	r0, [r0], -ip
   20dac:	andeq	r0, r0, r8, lsr r6
   20db0:	andeq	r0, r0, ip, lsl r3
   20db4:	andeq	r0, r0, r0, lsl #10
   20db8:	andeq	r0, r2, r6, asr #24
   20dbc:			; <UNDEFINED> instruction: 0xf381fab1
   20dc0:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
   20dc4:	sadd16mi	fp, sl, r4
   20dc8:	stmiblt	sl!, {r0, r9, sp}
   20dcc:	ldrtlt	r6, [r0], #-2115	; 0xfffff7bd
   20dd0:	adcmi	r6, r3, #76, 16	; 0x4c0000
   20dd4:	ldrmi	sp, [r0], -sl
   20dd8:			; <UNDEFINED> instruction: 0x4770bc30
   20ddc:	stmvs	ip, {r0, r2, r7, fp, sp, lr}
   20de0:	eorpl	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   20de4:	eormi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   20de8:	mvnsle	r4, r5, lsr #5
   20dec:	ldrble	r3, [r5, #2817]!	; 0xb01
   20df0:	ldrmi	r2, [r0], -r1, lsl #4
   20df4:			; <UNDEFINED> instruction: 0x4770bc30
   20df8:	ldrmi	r2, [r0], -r0, lsl #4
   20dfc:	svclt	0x00004770
   20e00:	ldrbtlt	r6, [r0], #-2699	; 0xfffff575
   20e04:	blvs	fe332620 <wprintw@plt+0xfe32f1c8>
   20e08:	svclt	0x00de429c
   20e0c:	andcs	r2, r0, r2, lsl #6
   20e10:	ldfles	f7, [r8, #-172]	; 0xffffff54
   20e14:	stcvs	8, cr6, [lr, #-288]	; 0xfffffee0
   20e18:	cdpcs	12, 0, cr5, cr1, cr4, {6}
   20e1c:	stcle	0, cr7, [r7, #-176]	; 0xffffff50
   20e20:	adcsmi	r6, r3, #3375104	; 0x338000
   20e24:	stmvs	lr, {r2, ip, lr, pc}
   20e28:	eorvs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   20e2c:	andsle	r3, r2, r1, lsl #12
   20e30:	andle	r2, sl, ip, asr ip
   20e34:	andsle	r2, sl, fp, asr ip
   20e38:	eorle	r2, pc, sp, asr ip	; <UNPREDICTABLE>
   20e3c:	tstle	pc, lr, asr ip	; <UNPREDICTABLE>
   20e40:	tstcs	r9, #1
   20e44:	ldflte	f7, [r0], #-172	; 0xffffff54
   20e48:			; <UNDEFINED> instruction: 0x07d24770
   20e4c:	blvs	2d6260 <wprintw@plt+0x2d2e08>
   20e50:	addsmi	r3, r3, #67108864	; 0x4000000
   20e54:	movwcs	sp, #6951	; 0x1b27
   20e58:	ldrmi	r7, [r8], -fp, lsr #2
   20e5c:			; <UNDEFINED> instruction: 0x4770bc70
   20e60:	mvnsle	r2, sp, lsr #24
   20e64:	andcs	r2, r1, r6, lsl r3
   20e68:	ldflte	f7, [r0], #-172	; 0xffffff54
   20e6c:	blvs	272c34 <wprintw@plt+0x26f7dc>
   20e70:	addmi	r1, ip, #92, 24	; 0x5c00
   20e74:	strmi	sp, [r3], #-2572	; 0xfffff5f4
   20e78:	blcs	ebefec <wprintw@plt+0xebbb94>
   20e7c:	andsle	r7, sp, fp, lsr #32
   20e80:	andsle	r2, r7, sp, lsr fp
   20e84:	svclt	0x00022b2e
   20e88:	andcs	r2, r2, sl, lsl r3
   20e8c:	sbcsle	r7, sl, fp, lsr #2
   20e90:	subscs	r2, fp, #67108864	; 0x4000000
   20e94:			; <UNDEFINED> instruction: 0x712b4618
   20e98:	ldrb	r7, [r4, sl, lsr #32]
   20e9c:	andcs	r2, r1, r5, lsl r3
   20ea0:	ldflte	f7, [r0], #-172	; 0xffffff54
   20ea4:	addvs	r4, fp, #112, 14	; 0x1c00000
   20ea8:	sfmpl	f2, 2, [r3], {1}
   20eac:			; <UNDEFINED> instruction: 0x712a4610
   20eb0:	strb	r7, [r8, fp, lsr #32]
   20eb4:	andcs	r2, r2, ip, lsl r3
   20eb8:	strb	r7, [r4, fp, lsr #2]
   20ebc:	strble	r0, [r7, #1875]!	; 0x753
   20ec0:	andcs	r2, r2, lr, lsl r3
   20ec4:	ldr	r7, [lr, fp, lsr #2]!
   20ec8:	blcs	4806fc <wprintw@plt+0x47d2a4>
   20ecc:	stmdbvs	fp, {r1, r2, r8, ip, lr, pc}^
   20ed0:	svclt	0x00024298
   20ed4:			; <UNDEFINED> instruction: 0xf0437e8b
   20ed8:	strvc	r0, [fp], r8, lsl #6
   20edc:	ldrbmi	r2, [r0, -r0]!
   20ee0:	svcmi	0x00f0e92d
   20ee4:			; <UNDEFINED> instruction: 0xf8d94681
   20ee8:	addlt	sl, fp, r4, asr r0
   20eec:			; <UNDEFINED> instruction: 0xf04f4618
   20ef0:	movwls	r0, #26636	; 0x680c
   20ef4:			; <UNDEFINED> instruction: 0xf8da468b
   20ef8:			; <UNDEFINED> instruction: 0x46173018
   20efc:	stmdacc	r0, {r3, r8, r9, fp, ip, sp, lr, pc}
   20f00:	ldrdne	pc, [r4], -r8
   20f04:			; <UNDEFINED> instruction: 0xdd7b2900
   20f08:	tstcs	r8, #20, 16	; 0x140000
   20f0c:	strcs	r2, [r0], #-513	; 0xfffffdff
   20f10:	movwcc	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
   20f14:	blx	c5b38 <wprintw@plt+0xc26e0>
   20f18:	movwls	pc, #13063	; 0x3307	; <UNPREDICTABLE>
   20f1c:	movwls	r4, #17371	; 0x43db
   20f20:	blcs	158f38 <wprintw@plt+0x155ae0>
   20f24:	strcc	sp, [r1], #-38	; 0xffffffda
   20f28:	sfmle	f4, 2, [r9, #-644]!	; 0xfffffd7c
   20f2c:	ldrdcc	pc, [r8], -r8
   20f30:	ldrdcs	pc, [r0], -sl
   20f34:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   20f38:	biceq	lr, r5, #2048	; 0x800
   20f3c:	blcs	23f3b0 <wprintw@plt+0x23bf58>
   20f40:	blcs	294f78 <wprintw@plt+0x291b20>
   20f44:			; <UNDEFINED> instruction: 0xf01bd1ed
   20f48:	rscle	r0, ip, r2, lsl #30
   20f4c:	eorscc	pc, r5, r2, asr r8	; <UNPREDICTABLE>
   20f50:	strhle	r4, [r8, #43]!	; 0x2b
   20f54:	andlt	r2, fp, r0
   20f58:	svchi	0x00f0e8bd
   20f5c:	svceq	0x0001f01b
   20f60:			; <UNDEFINED> instruction: 0xf852d0e1
   20f64:	adcsmi	r3, fp, #53	; 0x35
   20f68:			; <UNDEFINED> instruction: 0xf04fd1dd
   20f6c:	strdlt	r3, [fp], -pc	; <UNPREDICTABLE>
   20f70:	svchi	0x00f0e8bd
   20f74:	movwcc	r9, #6932	; 0x1b14
   20f78:	movwcs	sp, #49365	; 0xc0d5
   20f7c:	strhi	lr, [r8], #-2509	; 0xfffff633
   20f80:	vqrdmulh.s<illegal width 8>	d15, d5, d3
   20f84:			; <UNDEFINED> instruction: 0x8018f8dd
   20f88:			; <UNDEFINED> instruction: 0xf8d99a07
   20f8c:	ldrmi	r6, [r6], #-116	; 0xffffff8c
   20f90:	andeq	pc, r2, #11
   20f94:	andls	r9, r5, #134217728	; 0x8000000
   20f98:	ldccc	8, cr15, [r8], {86}	; 0x56
   20f9c:			; <UNDEFINED> instruction: 0x4659463a
   20fa0:	adcmi	r4, fp, #72, 12	; 0x4800000
   20fa4:	svccs	0x001fd120
   20fa8:			; <UNDEFINED> instruction: 0xf856dc04
   20fac:	stcls	12, cr3, [r3], {8}
   20fb0:	andsle	r4, r9, ip, lsl r2
   20fb4:			; <UNDEFINED> instruction: 0x3014f8da
   20fb8:	strtmi	r9, [r3], #-3074	; 0xfffff3fe
   20fbc:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, sp, lr}
   20fc0:	mlale	r2, r8, r5, r4
   20fc4:	strls	r9, [r0], #-3092	; 0xfffff3ec
   20fc8:			; <UNDEFINED> instruction: 0xff8af7ff
   20fcc:	sbcle	r1, ip, r3, asr #24
   20fd0:	blls	18f418 <wprintw@plt+0x18bfc0>
   20fd4:			; <UNDEFINED> instruction: 0xd1bd2b00
   20fd8:	svclt	0x00df2f1f
   20fdc:	stccc	8, cr15, [r8], {86}	; 0x56
   20fe0:	andsmi	r9, r3, r4, lsl #20
   20fe4:	stccc	8, cr15, [r8], {70}	; 0x46
   20fe8:	stccc	8, cr15, [r4], {22}
   20fec:	blcs	2e854 <wprintw@plt+0x2b3fc>
   20ff0:	ldmib	sp, {r1, r4, r6, r7, r8, ip, lr, pc}^
   20ff4:	strcc	r8, [r1], #-1032	; 0xfffffbf8
   20ff8:	ldrdne	pc, [r4], -r8
   20ffc:	lfmle	f4, 4, [r5], {161}	; 0xa1
   21000:	rsbeq	lr, fp, pc, asr #20
   21004:	pop	{r0, r1, r3, ip, sp, pc}
   21008:	vmaxnm.f32	q12, <illegal reg q13.5>, q8
   2100c:	andlt	r0, fp, r0
   21010:	svchi	0x00f0e8bd
   21014:			; <UNDEFINED> instruction: 0x2618b4f0
   21018:	stcls	15, cr6, [r4], {69}	; 0x45
   2101c:	blx	1c8c3a <wprintw@plt+0x1c57e2>
   21020:	stmvs	sp, {r0, r8, ip, lr}
   21024:	lfmle	f4, 4, [r7], {165}	; 0xa5
   21028:	adcmi	r6, r6, #13500416	; 0xce0000
   2102c:	blne	a97c78 <wprintw@plt+0xa94820>
   21030:	blx	fec71ad0 <wprintw@plt+0xfec6e678>
   21034:	b	141d640 <wprintw@plt+0x141a1e8>
   21038:	andle	r1, r5, r1, asr r1
   2103c:	svclt	0x001842a5
   21040:	andle	r2, r3, r0
   21044:			; <UNDEFINED> instruction: 0x4770bcf0
   21048:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
   2104c:	ldcllt	7, cr9, [r0], #16
   21050:	andcs	lr, r1, r6, asr #14
   21054:			; <UNDEFINED> instruction: 0x4770bcf0
   21058:	rscscc	pc, pc, pc, asr #32
   2105c:	svclt	0x0000e7f2
   21060:			; <UNDEFINED> instruction: 0x460eb570
   21064:			; <UNDEFINED> instruction: 0x46044615
   21068:	stmdacs	r0, {r6, fp, sp, lr}
   2106c:	stmiavs	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   21070:	mvnsle	r2, r0, lsl #16
   21074:	strtmi	r4, [r8], -r1, lsr #12
   21078:	stmdblt	r0!, {r4, r5, r7, r8, r9, sl, lr}^
   2107c:	cmplt	r3, r3, lsr #16
   21080:	adcmi	r6, r0, #152, 16	; 0x980000
   21084:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   21088:	mvnle	r4, ip, lsl r6
   2108c:	strtmi	r4, [r8], -r1, lsr #12
   21090:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
   21094:	ldcllt	0, cr13, [r0, #-968]!	; 0xfffffc38
   21098:			; <UNDEFINED> instruction: 0x4604b5f8
   2109c:			; <UNDEFINED> instruction: 0x460f4616
   210a0:			; <UNDEFINED> instruction: 0x46214630
   210a4:	ldmdblt	r8!, {r3, r4, r5, r7, r8, r9, sl, lr}
   210a8:	teqlt	r3, r3, ror #16
   210ac:			; <UNDEFINED> instruction: 0x4621461c
   210b0:			; <UNDEFINED> instruction: 0x47b84630
   210b4:	rscsle	r2, r7, r0, lsl #16
   210b8:	stmiavs	r5!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   210bc:	svclt	0x0018429d
   210c0:	strtmi	r2, [r3], -r0, lsl #26
   210c4:	stmdavs	r5!, {r0, r3, r8, ip, lr, pc}
   210c8:	stccs	6, cr4, [r0, #-176]	; 0xffffff50
   210cc:	stmiavs	r5!, {r2, r4, r5, r6, r7, ip, lr, pc}
   210d0:	svclt	0x0018429d
   210d4:	strtmi	r2, [r3], -r0, lsl #26
   210d8:			; <UNDEFINED> instruction: 0x462bd0f5
   210dc:			; <UNDEFINED> instruction: 0xe7e6461c
   210e0:	ldrlt	r6, [r0, #-3331]!	; 0xfffff2fd
   210e4:	addlt	r2, r3, r1, lsl #22
   210e8:	strmi	r4, [sp], -r4, lsl #12
   210ec:			; <UNDEFINED> instruction: 0xf1b1dd11
   210f0:	andsle	r4, ip, #128, 30	; 0x200
   210f4:	stmvs	r0, {r0, r3, r7}
   210f8:			; <UNDEFINED> instruction: 0xf7e19101
   210fc:	lslslt	lr, r8, #29
   21100:	adcvs	r6, r0, r3, ror #17
   21104:	stmdbls	r1, {r0, r1, r3, r5, r8, ip, sp, pc}
   21108:			; <UNDEFINED> instruction: 0xf7e14618
   2110c:	cmnlt	r0, r0, lsl #29
   21110:			; <UNDEFINED> instruction: 0xf89460e0
   21114:	ldmdblt	fp, {r0, r1, r3, r6, ip, sp}
   21118:	rsbvs	r2, r5, #0
   2111c:	ldclt	0, cr11, [r0, #-12]!
   21120:	strtmi	r6, [r9], -r0, ror #16
   21124:	cdp	7, 7, cr15, cr2, cr1, {7}
   21128:	rsbvs	fp, r0, r8, lsl #2
   2112c:	strdcs	lr, [ip], -r4
   21130:	ldclt	0, cr11, [r0, #-12]!
   21134:			; <UNDEFINED> instruction: 0x460db538
   21138:	movwne	lr, #2512	; 0x9d0
   2113c:	stmvs	r2, {r2, r9, sl, lr}
   21140:	mulle	r5, r9, r2
   21144:	mrrcne	0, 0, r2, r9, cr1
   21148:			; <UNDEFINED> instruction: 0xf8426061
   2114c:	ldclt	0, cr5, [r8, #-140]!	; 0xffffff74
   21150:	ldrmi	r3, [r0], -r1, lsl #6
   21154:	ldrsbeq	r0, [sl], #-9
   21158:			; <UNDEFINED> instruction: 0xf7e16022
   2115c:			; <UNDEFINED> instruction: 0x4602ee58
   21160:	rscsle	r2, r4, r0, lsl #16
   21164:	adcvs	r6, r0, r3, ror #16
   21168:	svclt	0x0000e7ec
   2116c:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   21170:	strmi	r4, [lr], -r4, lsl #12
   21174:	ldmib	r0, {r0, r1, r6, r8, ip, sp, pc}^
   21178:	stmiblt	r1, {r0, ip}
   2117c:	andcs	r6, r1, r6
   21180:	strmi	r6, [r3], #-2147	; 0xfffff79d
   21184:	ldcllt	0, cr6, [r0, #-396]!	; 0xfffffe74
   21188:	andcs	r2, r4, r1, lsl #10
   2118c:	strpl	lr, [r0, #-2500]	; 0xfffff63c
   21190:	svc	0x0002f7e1
   21194:	cmnlt	r8, #160	; 0xa0
   21198:	strtmi	r6, [r8], -r6
   2119c:	addmi	fp, fp, #112, 26	; 0x1c00
   211a0:	stmdavs	r3, {r0, r1, r3, r5, ip, lr, pc}
   211a4:	adcsmi	r4, r3, #13631488	; 0xd00000
   211a8:	stmdbcs	r0, {r0, r4, r8, sl, fp, ip, lr, pc}
   211ac:	bl	585d4 <wprintw@plt+0x5517c>
   211b0:			; <UNDEFINED> instruction: 0xf8510181
   211b4:			; <UNDEFINED> instruction: 0xf8413c04
   211b8:	addmi	r3, r1, #4, 18	; 0x10000
   211bc:	strcs	sp, [r0, #-505]	; 0xfffffe07
   211c0:	eorvs	pc, r5, r0, asr #16
   211c4:	stmdavs	r3!, {r0, sp}^
   211c8:	rsbvs	r4, r3, r3, lsl #8
   211cc:			; <UNDEFINED> instruction: 0xf101bd70
   211d0:	blcc	71fd8 <wprintw@plt+0x6eb80>
   211d4:	eorcs	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   211d8:	addsmi	r0, r6, #155	; 0x9b
   211dc:	movwcc	sp, #19184	; 0x4af0
   211e0:			; <UNDEFINED> instruction: 0xf8434403
   211e4:	stmdbcc	r1, {r2, r8, fp, sp}
   211e8:	stccs	8, cr15, [r4], {83}	; 0x53
   211ec:	adcsmi	r4, r2, #13631488	; 0xd00000
   211f0:			; <UNDEFINED> instruction: 0xe7e5dcf7
   211f4:	eorvs	r6, r0, r0, rrx
   211f8:	subeq	fp, fp, r0, ror sp
   211fc:	eorvs	r0, r3, r9, asr #1
   21200:	cdp	7, 0, cr15, cr4, cr1, {7}
   21204:	adcsle	r2, lr, r0, lsl #16
   21208:	adcvs	r6, r0, r1, ror #16
   2120c:	svclt	0x0000e7c9
   21210:	mvnsmi	lr, #737280	; 0xb4000
   21214:	stmvs	ip, {r3, r7, r9, sl, lr}
   21218:			; <UNDEFINED> instruction: 0xf8484607
   2121c:			; <UNDEFINED> instruction: 0xf04f2b10
   21220:	strmi	r0, [sp], -r0, lsl #18
   21224:	adceq	r4, r0, r6, lsl r6
   21228:	stmdbmi	r4, {r0, r6, r7, r8, fp, sp, lr, pc}
   2122c:	cdp	7, 11, cr15, cr4, cr1, {7}
   21230:			; <UNDEFINED> instruction: 0xb1a861a8
   21234:	stcle	12, cr2, [r3], {-0}
   21238:	stmiavs	fp!, {r0, r2, r4, sp, lr, pc}
   2123c:	cfldr32le	mvfx4, [r2, #-300]	; 0xfffffed4
   21240:	ldmdavs	fp!, {r0, r3, r5, r6, r7, fp, sp, lr}
   21244:	eorne	pc, r9, r1, asr r8	; <UNPREDICTABLE>
   21248:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2124c:	biceq	lr, r1, #3072	; 0xc00
   21250:			; <UNDEFINED> instruction: 0x071b791b
   21254:			; <UNDEFINED> instruction: 0x4640d4f1
   21258:			; <UNDEFINED> instruction: 0xff6cf7ff
   2125c:	mvnle	r2, r0, lsl #16
   21260:	pop	{r2, r3, sp}
   21264:	ldclvs	3, cr8, [fp], #-992	; 0xfffffc20
   21268:	bvs	f29aa0 <wprintw@plt+0xf26648>
   2126c:	blx	b12ee <wprintw@plt+0xade96>
   21270:	stmibne	r7!, {r1, r2, r9, sl, ip, sp, lr, pc}
   21274:	ldmib	r7, {r0, r1, r5, r7, r8, fp, ip, lr}^
   21278:			; <UNDEFINED> instruction: 0xf1031201
   2127c:	addsmi	r0, r9, #65536	; 0x10000
   21280:			; <UNDEFINED> instruction: 0xf844dd06
   21284:	andcs	r8, r0, r6
   21288:	eorpl	pc, r3, r2, asr #16
   2128c:	mvnshi	lr, #12386304	; 0xbd0000
   21290:	biceq	lr, r8, pc, asr #20
   21294:			; <UNDEFINED> instruction: 0xf7e14610
   21298:	b	141c988 <wprintw@plt+0x1419530>
   2129c:	strmi	r0, [r2], -r8, asr #16
   212a0:	sbcsle	r2, sp, r0, lsl #16
   212a4:	stmib	r7, {r0, r1, r5, r7, r8, fp, ip, lr}^
   212a8:			; <UNDEFINED> instruction: 0xf1038001
   212ac:	strb	r0, [r8, r1, lsl #16]!
   212b0:			; <UNDEFINED> instruction: 0x4605b570
   212b4:	blvs	fbbd4 <wprintw@plt+0xf877c>
   212b8:	addsmi	r6, lr, #196, 18	; 0x310000
   212bc:	ldrmi	fp, [lr], -r8, lsr #31
   212c0:	lfmle	f4, 4, [r4, #-664]	; 0xfffffd68
   212c4:	cdp	7, 9, cr15, cr2, cr1, {7}
   212c8:	stmibvs	r9!, {r0, r1, r3, r5, fp, sp, lr}
   212cc:	strtmi	r6, [r3], #-3114	; 0xfffff3d6
   212d0:	ldmdblt	r2, {r0, r1, r3, r4, r6, sl, fp, ip, lr}^
   212d4:	stmdavs	sl!, {r0, fp, sp, lr}^
   212d8:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   212dc:	strcc	r5, [r1], #-1299	; 0xfffffaed
   212e0:	mvnsle	r4, r6, lsr #5
   212e4:	strvs	lr, [r7], -r5, asr #19
   212e8:	ldclpl	13, cr11, [r3], {112}	; 0x70
   212ec:			; <UNDEFINED> instruction: 0x4626e7f2
   212f0:	strvs	lr, [r7], -r5, asr #19
   212f4:	svclt	0x0000bd70
   212f8:	blmi	1373c30 <wprintw@plt+0x13707d8>
   212fc:	push	{r1, r3, r4, r5, r6, sl, lr}
   21300:			; <UNDEFINED> instruction: 0xb0974ff0
   21304:			; <UNDEFINED> instruction: 0x460558d3
   21308:	ldmdavs	fp, {r1, r6, r9, fp, sp, lr}
   2130c:			; <UNDEFINED> instruction: 0xf04f9315
   21310:	blvs	e1f18 <wprintw@plt+0xdeac0>
   21314:	addsmi	r6, sl, #196, 18	; 0x310000
   21318:	ldrmi	fp, [sl], -r8, lsr #31
   2131c:	lfmle	f4, 4, [r6, #-648]!	; 0xfffffd78
   21320:	beq	45d728 <wprintw@plt+0x45a2d0>
   21324:			; <UNDEFINED> instruction: 0xf10daf03
   21328:			; <UNDEFINED> instruction: 0xf10d0908
   2132c:			; <UNDEFINED> instruction: 0x46900b14
   21330:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   21334:	muleq	r3, sl, r8
   21338:	andeq	lr, r4, #168, 22	; 0x2a000
   2133c:	stm	r7, {r0, r1, r3, r5, sl, fp, sp, lr}
   21340:	blcs	21354 <wprintw@plt+0x1defc>
   21344:	stmibvs	fp!, {r0, r6, r8, ip, lr, pc}
   21348:	strtmi	r6, [r3], #-2089	; 0xfffff7d7
   2134c:			; <UNDEFINED> instruction: 0x46534419
   21350:			; <UNDEFINED> instruction: 0xf0084648
   21354:	mcrne	13, 2, pc, cr3, cr11, {7}	; <UNPREDICTABLE>
   21358:	movwcc	r4, #13826	; 0x3602
   2135c:	stcne	8, cr13, [r3], {36}	; 0x24
   21360:			; <UNDEFINED> instruction: 0xf8ddbf18
   21364:	subsle	ip, r0, r8
   21368:	stmiavs	fp!, {r5, r7, fp, ip}
   2136c:	adceq	r1, r2, r1, ror #24
   21370:			; <UNDEFINED> instruction: 0xf8434281
   21374:	ble	9d140c <wprintw@plt+0x9cdfb4>
   21378:	bl	e87c4 <wprintw@plt+0xe536c>
   2137c:	strmi	r0, [fp], #-640	; 0xfffffd80
   21380:	blvs	15f494 <wprintw@plt+0x15c03c>
   21384:			; <UNDEFINED> instruction: 0xd1fb429a
   21388:	strmi	r4, [r0, #1540]!	; 0x604
   2138c:	bmi	a986dc <wprintw@plt+0xa95284>
   21390:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
   21394:	strmi	lr, [r7], #-2501	; 0xfffff63b
   21398:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2139c:	subsmi	r9, sl, r5, lsl fp
   213a0:	andslt	sp, r7, r1, asr #2
   213a4:	svchi	0x00f0e8bd
   213a8:	stmibvs	sl!, {r0, r1, r3, r5, fp, sp, lr}
   213ac:	cfstrsvs	mvf4, [r9], #-140	; 0xffffff74
   213b0:	andgt	pc, r2, r3, lsl r8	; <UNPREDICTABLE>
   213b4:	andgt	pc, r8, sp, asr #17
   213b8:	ldm	r7, {r0, r7, r8, r9, fp, ip, sp, pc}
   213bc:	andcs	r0, r1, #3
   213c0:	andeq	lr, r3, sl, lsl #17
   213c4:			; <UNDEFINED> instruction: 0x460ce7d0
   213c8:	stcvs	7, cr14, [r9, #-892]!	; 0xfffffc84
   213cc:	vldrle.16	s4, [sl, #-0]	; <UNPREDICTABLE>
   213d0:	ldfeqd	f7, [r3], {13}
   213d4:	strls	r2, [r1, -r0]
   213d8:	stcvs	0, cr14, [fp], #-0
   213dc:	stmdavs	r9!, {r0, r1, r2, r3, r5, r6, fp, sp, lr}
   213e0:	vmlaeq.f64	d14, d4, d7
   213e4:	strtmi	r6, [r1], #-2479	; 0xfffff651
   213e8:	cfstrdpl	mvd4, [r9, #4]
   213ec:			; <UNDEFINED> instruction: 0xf80e5c59
   213f0:	andcc	r1, r1, r0
   213f4:			; <UNDEFINED> instruction: 0xf80c6d2b
   213f8:	addsmi	r1, r3, #1, 30
   213fc:	ldrmi	fp, [r3], -r8, lsr #31
   21400:	sfmle	f4, 2, [sl], #524	; 0x20c
   21404:	ldrbmi	r9, [r9], -r1, lsl #30
   21408:	bvs	1adb294 <wprintw@plt+0x1ad7e3c>
   2140c:	addsmi	r6, sl, #44032	; 0xac00
   21410:	ldm	r7, {r1, r3, r6, r7, r9, fp, ip, lr, pc}
   21414:	stm	sl, {r0, r1}
   21418:	ldr	r0, [r8, r3]!
   2141c:	andgt	pc, ip, r1, lsl r8	; <UNPREDICTABLE>
   21420:	andgt	pc, r8, sp, asr #17
   21424:			; <UNDEFINED> instruction: 0xf7e1e7c9
   21428:	svclt	0x0000ecda
   2142c:	andeq	r0, r2, ip, lsr #13
   21430:	andeq	r0, r0, ip, ror #6
   21434:	andeq	r0, r2, r6, lsl r6
   21438:	blmi	ffff4038 <wprintw@plt+0xffff0be0>
   2143c:	bvs	107262c <wprintw@plt+0x106f1d4>
   21440:	svcmi	0x00f0e92d
   21444:	ldmpl	r3, {r0, r1, r3, r4, r7, ip, sp, pc}^
   21448:	blvs	b2c60 <wprintw@plt+0xaf808>
   2144c:	tstls	r9, #1769472	; 0x1b0000
   21450:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   21454:	umaalcc	pc, sl, r0, r8	; <UNPREDICTABLE>
   21458:	stmibvs	r5, {r0, r4, r7, r9, lr}^
   2145c:	ldrmi	fp, [r1], -r8, lsr #31
   21460:	ldmdblt	r3, {r1, r3, r7, r9, sl, lr}
   21464:	blcs	3c478 <wprintw@plt+0x39020>
   21468:	bvs	9d5630 <wprintw@plt+0x9d21d8>
   2146c:	cfstr32le	mvfx4, [lr], {170}	; 0xaa
   21470:	mvnvs	r2, r0
   21474:	bmi	ffc79d14 <wprintw@plt+0xffc768bc>
   21478:	ldrbtmi	r4, [sl], #-3055	; 0xfffff411
   2147c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   21480:	subsmi	r9, sl, r9, lsl fp
   21484:	bichi	pc, sp, r0, asr #32
   21488:	pop	{r0, r1, r3, r4, ip, sp, pc}
   2148c:	bl	feac5454 <wprintw@plt+0xfeac1ffc>
   21490:			; <UNDEFINED> instruction: 0xf1040305
   21494:			; <UNDEFINED> instruction: 0x46980b10
   21498:	movwls	sl, #15111	; 0x3b07
   2149c:	movwls	sl, #19206	; 0x4b06
   214a0:	muleq	r3, fp, r8
   214a4:			; <UNDEFINED> instruction: 0x6c239a03
   214a8:	andeq	lr, r3, r2, lsl #17
   214ac:			; <UNDEFINED> instruction: 0xf0402b00
   214b0:	stmibvs	r3!, {r0, r2, r4, r5, r6, r7, pc}
   214b4:	ldrtmi	r6, [r3], #-2087	; 0xfffff7d9
   214b8:			; <UNDEFINED> instruction: 0x4642441f
   214bc:	stmdals	r4, {r0, r1, r3, r4, r6, r9, sl, lr}
   214c0:			; <UNDEFINED> instruction: 0xf0084639
   214c4:	cdpne	13, 4, cr15, cr3, cr3, {2}
   214c8:	movwcc	r9, #17153	; 0x4301
   214cc:	vmax.s8	d4, d16, d0
   214d0:			; <UNDEFINED> instruction: 0xf8dd810e
   214d4:	strls	r9, [r0, #-24]	; 0xffffffe8
   214d8:			; <UNDEFINED> instruction: 0xf7e14648
   214dc:	strmi	lr, [r1, #3950]	; 0xf6e
   214e0:			; <UNDEFINED> instruction: 0xf0004603
   214e4:			; <UNDEFINED> instruction: 0xf10d80fb
   214e8:	bls	e3980 <wprintw@plt+0xe0528>
   214ec:	andls	r4, r2, r1, lsl #12
   214f0:			; <UNDEFINED> instruction: 0xf7e14648
   214f4:	blls	dc2dc <wprintw@plt+0xd8e84>
   214f8:	strmi	r4, [r2], -r0, lsl #11
   214fc:	msrhi	CPSR_fsx, r0, asr #32
   21500:	strbmi	r6, [r9], -r0, ror #16
   21504:	movwls	r4, #5698	; 0x1642
   21508:			; <UNDEFINED> instruction: 0xf7e14428
   2150c:	blls	9c55c <wprintw@plt+0x99104>
   21510:	umaalcs	pc, ip, r4, r8	; <UNPREDICTABLE>
   21514:			; <UNDEFINED> instruction: 0xf0402a00
   21518:	bl	241960 <wprintw@plt+0x23e508>
   2151c:	stmdals	r0, {r1, r2, r8}
   21520:	stmiavs	r2!, {r0, r8, sl, ip, sp}
   21524:	strmi	r4, [r0], #1550	; 0x60e
   21528:	b	13f2a44 <wprintw@plt+0x13ef5ec>
   2152c:			; <UNDEFINED> instruction: 0xf8420180
   21530:	ble	fe6ed5b8 <wprintw@plt+0xfe6ea160>
   21534:	bl	a8968 <wprintw@plt+0xa5510>
   21538:	ldrmi	r0, [r3], #-392	; 0xfffffe78
   2153c:	rscscc	pc, pc, #79	; 0x4f
   21540:	blcs	15f654 <wprintw@plt+0x15c1fc>
   21544:			; <UNDEFINED> instruction: 0xd1fb4299
   21548:	str	r4, [pc, r5, asr #12]
   2154c:	umaalcc	pc, ip, r0, r8	; <UNPREDICTABLE>
   21550:	orrle	r2, sl, r0, lsl #22
   21554:	ble	1831f90 <wprintw@plt+0x182eb38>
   21558:	bleq	45d960 <wprintw@plt+0x45a508>
   2155c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   21560:	tstls	r1, r7, lsl #22
   21564:	blge	1c616c <wprintw@plt+0x1c2d14>
   21568:	stmdavs	r6!, {r0, r2, r8, r9, ip, pc}
   2156c:			; <UNDEFINED> instruction: 0xf8d446a9
   21570:	bl	1c15d8 <wprintw@plt+0x1be180>
   21574:			; <UNDEFINED> instruction: 0xf8130308
   21578:			; <UNDEFINED> instruction: 0xf01aa005
   2157c:	smlabble	r4, r0, pc, r0	; <UNPREDICTABLE>
   21580:			; <UNDEFINED> instruction: 0xf7e14658
   21584:	stmdacs	r0, {sl, fp, sp, lr, pc}
   21588:	ldm	fp, {r0, r2, r4, r6, r8, ip, lr, pc}
   2158c:	strtmi	r0, [r8], #3
   21590:	blls	87d98 <wprintw@plt+0x84940>
   21594:	andeq	lr, r3, r2, lsl #17
   21598:	tsteq	r8, r6, lsl #22
   2159c:			; <UNDEFINED> instruction: 0x8014f8dd
   215a0:	beq	19c434 <wprintw@plt+0x198fdc>
   215a4:			; <UNDEFINED> instruction: 0x4652465b
   215a8:			; <UNDEFINED> instruction: 0xf0084640
   215ac:	bls	608f0 <wprintw@plt+0x5d498>
   215b0:	andshi	pc, r0, sp, asr #17
   215b4:	cdpne	2, 4, cr9, cr3, cr3, {0}
   215b8:	ldcne	6, cr4, [r8, #-24]	; 0xffffffe8
   215bc:	blls	1d76e8 <wprintw@plt+0x1d4290>
   215c0:	movwls	r4, #9752	; 0x2618
   215c4:	cdp	7, 15, cr15, cr8, cr1, {7}
   215c8:	addmi	r9, r3, #2048	; 0x800
   215cc:	eorle	r4, r8, r0, lsl #13
   215d0:	strmi	sl, [r1], -r9, lsl #22
   215d4:	ldrmi	r9, [r8], -r0, lsl #20
   215d8:			; <UNDEFINED> instruction: 0xf7e19302
   215dc:	addmi	lr, r6, #4, 22	; 0x1000
   215e0:	blls	d5bc4 <wprintw@plt+0xd276c>
   215e4:	stmdavs	r0!, {r1, r4, r5, r9, sl, lr}^
   215e8:	strtmi	r4, [r8], #-1561	; 0xfffff9e7
   215ec:	bl	fe85f578 <wprintw@plt+0xfe85c120>
   215f0:	strcc	r6, [r1, #-2211]	; 0xfffff75d
   215f4:	b	13f2734 <wprintw@plt+0x13ef2dc>
   215f8:	adcsmi	r0, r5, #-1879048184	; 0x90000008
   215fc:	eorhi	pc, r9, r3, asr #16
   21600:	vldrne	s26, [r1, #-32]	; 0xffffffe0
   21604:	addeq	lr, r6, #3072	; 0xc00
   21608:			; <UNDEFINED> instruction: 0xf843440b
   2160c:	addsmi	r7, sl, #4, 22	; 0x1000
   21610:			; <UNDEFINED> instruction: 0x4635d1fb
   21614:	addsmi	r9, sp, #1024	; 0x400
   21618:	andcs	sp, r0, r7, lsr #23
   2161c:	eorvs	r6, r5, #1073741881	; 0x40000039
   21620:	stmibvs	r3!, {r0, r3, r5, r8, r9, sl, sp, lr, pc}
   21624:	stmdavs	r0!, {r1, r4, r5, r9, sl, lr}^
   21628:	stmdavs	r3!, {r0, r3, r5, r6, r7, fp, ip}
   2162c:	ldrmi	r4, [r9], #-1064	; 0xfffffbd8
   21630:	bl	1fdf5bc <wprintw@plt+0x1fdc164>
   21634:			; <UNDEFINED> instruction: 0xf7e1e7dc
   21638:	stmdavs	r3!, {r1, r3, r4, r6, r7, sl, fp, sp, lr, pc}^
   2163c:			; <UNDEFINED> instruction: 0xf8526802
   21640:	ldrbpl	r2, [sl, #-42]	; 0xffffffd6
   21644:	movwcs	lr, #6612	; 0x19d4
   21648:			; <UNDEFINED> instruction: 0xf8435d52
   2164c:	strcc	r2, [r1, #-37]	; 0xffffffdb
   21650:	movwcc	lr, #14304	; 0x37e0
   21654:	stmdavs	r3!, {r1, r4, ip, lr, pc}
   21658:	stmibvs	r2!, {r0, r9, sl, ip, sp}
   2165c:	stmdavs	r1!, {r0, r1, r3, r5, sl, lr}^
   21660:	strbpl	r5, [fp, #-3227]	; 0xfffff365
   21664:	streq	pc, [r1, #-261]	; 0xfffffefb
   21668:			; <UNDEFINED> instruction: 0xf84268a2
   2166c:	bicsle	r3, r1, r9, lsr #32
   21670:	ldm	r3, {r8, r9, fp, ip, pc}
   21674:	stm	fp, {r0, r1}
   21678:	strb	r0, [fp, r3]
   2167c:	blvs	8fc00c <wprintw@plt+0x8f8bb4>
   21680:	vrshr.s64	d20, d10, #64
   21684:	stmdavs	r3!, {r2, r3, r4, r5, r7, pc}
   21688:	strtmi	r6, [fp], #-2465	; 0xfffff65f
   2168c:	mrrcpl	8, 6, r6, fp, cr2
   21690:	strcc	r5, [r1, #-1363]	; 0xfffffaad
   21694:			; <UNDEFINED> instruction: 0xf84268a2
   21698:	ldr	r3, [fp, r9, lsr #32]!
   2169c:	bcs	3cb2c <wprintw@plt+0x396d4>
   216a0:	ldrmi	sp, [r0, #3349]	; 0xd15
   216a4:	strbmi	r6, [r1], -r0, lsr #19
   216a8:	ldrmi	fp, [r1], -r8, lsr #31
   216ac:	ldrtmi	r6, [r0], #-2082	; 0xfffff7de
   216b0:	bl	b30f0 <wprintw@plt+0xafc98>
   216b4:			; <UNDEFINED> instruction: 0xf10d0c00
   216b8:	strbtmi	r0, [r2], -r3, lsr #2
   216bc:	blvc	9f70c <wprintw@plt+0x9c2b4>
   216c0:	andeq	lr, ip, r2, lsr #23
   216c4:	ldrbmi	r5, [r0, #-3551]!	; 0xfffff221
   216c8:	svcvc	0x0001f801
   216cc:	svcge	0x0009dbf6
   216d0:			; <UNDEFINED> instruction: 0x46d0e6f3
   216d4:			; <UNDEFINED> instruction: 0xf8dd462e
   216d8:	strbt	sl, [r1], r4
   216dc:	ldrtmi	r6, [r9], -r0, ror #16
   216e0:	movwls	r4, #5698	; 0x1642
   216e4:			; <UNDEFINED> instruction: 0xf7e14428
   216e8:	blls	9c380 <wprintw@plt+0x98f28>
   216ec:	blls	9b334 <wprintw@plt+0x97edc>
   216f0:	tstle	r3, r3, lsl #6
   216f4:	blvs	8fc084 <wprintw@plt+0x8f8c2c>
   216f8:	blle	a72168 <wprintw@plt+0xa6ed10>
   216fc:	stmibvs	r2!, {r0, r1, r5, fp, sp, lr}
   21700:	ldrtmi	r6, [r3], #-3105	; 0xfffff3df
   21704:	stmdbcs	r0, {r0, r1, r3, r4, r7, sl, fp, ip, lr}
   21708:	addshi	pc, r1, r0, asr #32
   2170c:	adceq	r6, sl, r1, ror #16
   21710:			; <UNDEFINED> instruction: 0xf894554b
   21714:	stmdbcs	r0, {r2, r3, r6, ip}
   21718:	addhi	pc, r5, r0, asr #32
   2171c:			; <UNDEFINED> instruction: 0xf1b868a1
   21720:			; <UNDEFINED> instruction: 0xf1063fff
   21724:			; <UNDEFINED> instruction: 0xf1050601
   21728:	addpl	r0, fp, r1, lsl #10
   2172c:	blls	11133c <wprintw@plt+0x10dee4>
   21730:	ldrdeq	lr, [r0, -r3]
   21734:	smlabteq	r0, fp, r9, lr
   21738:	stmiavs	r2!, {r3, r4, r7, r9, sl, sp, lr, pc}^
   2173c:	tsteq	r6, r8, lsl #22
   21740:	addeq	lr, r5, #2048	; 0x800
   21744:	blvs	15f854 <wprintw@plt+0x15c3fc>
   21748:	adcsmi	r3, r1, #1048576	; 0x100000
   2174c:			; <UNDEFINED> instruction: 0xe6e6d1fa
   21750:	ldm	r3, {r0, r1, r8, r9, fp, ip, pc}
   21754:	stm	fp, {r0, r1}
   21758:	str	r0, [r9], r3
   2175c:	adcsle	r1, sp, r1, asr #24
   21760:	ldmdbne	r7, {r5, r6, r9, fp, sp, lr}^
   21764:	ldmle	r3!, {r0, r1, r2, r7, r9, lr}^
   21768:	stmdbcs	r0, {r0, r5, r6, r7, fp, sp, lr}
   2176c:			; <UNDEFINED> instruction: 0xf894d04d
   21770:	ldmdblt	r1, {r2, r3, r6, ip}^
   21774:	stmiavs	r0!, {r0, r2, r4, r5, r8, ip, sp, pc}^
   21778:			; <UNDEFINED> instruction: 0xf8403804
   2177c:	tstcc	r1, r4, lsl #30
   21780:	mvnsle	r4, r9, lsr #5
   21784:			; <UNDEFINED> instruction: 0xf8842101
   21788:	stmdavs	r0!, {r2, r3, r6, ip}^
   2178c:	movwls	r4, #9801	; 0x2649
   21790:	andls	r4, r0, #40, 8	; 0x28000000
   21794:	b	ff35f720 <wprintw@plt+0xff35c2c8>
   21798:	ldmib	r4, {r9, fp, ip, pc}^
   2179c:	blls	a57ac <wprintw@plt+0xa2354>
   217a0:	svclt	0x00882a01
   217a4:	ldclcc	0, cr15, [pc], #316	; 218e8 <wprintw@plt+0x1e490>
   217a8:	eorcc	pc, r5, r1, asr #16
   217ac:	movwcs	fp, #8072	; 0x1f88
   217b0:	eorvs	pc, r5, r0, asr #16
   217b4:	bl	515cc <wprintw@plt+0x4e174>
   217b8:	bl	619d4 <wprintw@plt+0x5e57c>
   217bc:	stmdble	fp, {r0, r2, r7, r8, sl}
   217c0:	strbmi	r9, [r3, #-2305]	; 0xfffff6ff
   217c4:	sasxmi	fp, r9, r8
   217c8:	addsmi	r3, r3, #67108864	; 0x4000000
   217cc:			; <UNDEFINED> instruction: 0xf8404431
   217d0:			; <UNDEFINED> instruction: 0xf8451f04
   217d4:	mvnsle	ip, r4, lsl #30
   217d8:	bl	fe8bc564 <wprintw@plt+0xfe8b910c>
   217dc:	blvs	8e2004 <wprintw@plt+0x8debac>
   217e0:	ldrmi	r4, [r3], #-654	; 0xfffffd72
   217e4:	ble	ba478 <wprintw@plt+0xb7020>
   217e8:	strmi	r6, [sl], #-2977	; 0xfffff45f
   217ec:	bvs	18ba67c <wprintw@plt+0x18b7224>
   217f0:	ldrtmi	r4, [sp], -r6, asr #8
   217f4:	svclt	0x00a84293
   217f8:			; <UNDEFINED> instruction: 0x469a4613
   217fc:	blls	5b0dc <wprintw@plt+0x57c84>
   21800:	muleq	r3, r3, r8
   21804:	andeq	lr, r3, fp, lsl #17
   21808:	addeq	lr, r0, r7, lsl #14
   2180c:	movwls	r9, #514	; 0x202
   21810:	bl	ff0df79c <wprintw@plt+0xff0dc344>
   21814:	bls	c841c <wprintw@plt+0xc4fc4>
   21818:	stmdacs	r0, {r5, r6, r7, sp, lr}
   2181c:	andcs	sp, ip, r7, lsr #3
   21820:			; <UNDEFINED> instruction: 0xf7e1e629
   21824:	stmiavs	r1!, {r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}^
   21828:	eorvs	pc, r5, r1, asr #16
   2182c:	stclpl	7, cr14, [fp], {118}	; 0x76
   21830:	svclt	0x0000e76c
   21834:	andeq	r0, r2, ip, ror #10
   21838:	andeq	r0, r0, ip, ror #6
   2183c:	andeq	r0, r2, lr, lsr #10
   21840:			; <UNDEFINED> instruction: 0xf06fb5f8
   21844:	bvs	10f21cc <wprintw@plt+0x10eed74>
   21848:	suble	r4, sl, #805306377	; 0x30000009
   2184c:	subseq	r6, fp, r2, lsl #22
   21850:	addsmi	r4, r3, #4, 12	; 0x400000
   21854:	ldrmi	fp, [r3], -r8, lsr #31
   21858:	svclt	0x00b84299
   2185c:			; <UNDEFINED> instruction: 0xf7ff4619
   21860:			; <UNDEFINED> instruction: 0x4605fc3f
   21864:			; <UNDEFINED> instruction: 0x6e60b9b0
   21868:	bvs	188dd50 <wprintw@plt+0x188a8f8>
   2186c:	addeq	r3, r9, r1, lsl #2
   21870:	b	ff35f7fc <wprintw@plt+0xff35c3a4>
   21874:	eorsle	r2, r4, r0, lsl #16
   21878:			; <UNDEFINED> instruction: 0xf8946660
   2187c:	stcvs	0, cr3, [r2, #-288]!	; 0xfffffee0
   21880:	bcs	8ddd4 <wprintw@plt+0x8a97c>
   21884:	stcle	6, cr4, [r8, #-128]!	; 0xffffff80
   21888:	ldrhtmi	lr, [r8], #141	; 0x8d
   2188c:			; <UNDEFINED> instruction: 0x461fe5d4
   21890:	strvc	lr, [r7, -r4, asr #19]
   21894:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   21898:			; <UNDEFINED> instruction: 0xdc192a01
   2189c:	stmdbcs	r0, {r0, r5, sl, fp, sp, lr}
   218a0:	bvs	1a15c88 <wprintw@plt+0x1a12830>
   218a4:	stmibvs	r3!, {r1, r5, r8, r9, fp, sp, lr}^
   218a8:	svclt	0x00a84297
   218ac:	addsmi	r4, pc, #24117248	; 0x1700000
   218b0:	strb	sp, [ip, r1, lsl #24]!
   218b4:	stmdavs	r2!, {r0, r5, sl, fp, sp, lr}
   218b8:	ldrmi	r6, [sl], #-2470	; 0xfffff65a
   218bc:	ldcpl	8, cr6, [r2, #384]	; 0x180
   218c0:	strbpl	r5, [r2], #3210	; 0xc8a
   218c4:	addsmi	r3, pc, #67108864	; 0x4000000
   218c8:	stmib	r4, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   218cc:	strb	r7, [r1, r7, lsl #14]!
   218d0:			; <UNDEFINED> instruction: 0xf7ff4620
   218d4:			; <UNDEFINED> instruction: 0x4628fd11
   218d8:			; <UNDEFINED> instruction: 0xf7ffbdf8
   218dc:	strtmi	pc, [r8], -r9, ror #25
   218e0:	strcs	fp, [ip, #-3576]	; 0xfffff208
   218e4:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   218e8:	ldrblt	r6, [r0, #-2627]!	; 0xfffff5bd
   218ec:	cdpvs	2, 8, cr4, cr6, cr11, {4}
   218f0:	strmi	r4, [sp], -r4, lsl #12
   218f4:	blvs	d892c <wprintw@plt+0xd54d4>
   218f8:	ble	27234c <wprintw@plt+0x26eef4>
   218fc:	strtmi	r1, [r0], -r9, ror #24
   21900:			; <UNDEFINED> instruction: 0xff9ef7ff
   21904:	adcmi	fp, lr, #24, 18	; 0x60000
   21908:	andcs	fp, r0, r8, lsr #31
   2190c:	fldmdbxlt	r0!, {d29-d34}	;@ Deprecated
   21910:	adcmi	r6, fp, #3719168	; 0x38c000
   21914:	blvs	8d8cf8 <wprintw@plt+0x8d58a0>
   21918:	ble	ffd3236c <wprintw@plt+0xffd2ef14>
   2191c:	strtmi	r1, [r0], -r9, ror #24
   21920:			; <UNDEFINED> instruction: 0xff8ef7ff
   21924:	rscle	r2, lr, r0, lsl #16
   21928:	mcrvs	7, 3, lr, cr0, cr1, {7}
   2192c:	strcc	r1, [r1], -sl, lsr #23
   21930:	addseq	r2, r2, r0, lsl #2
   21934:	addeq	lr, r6, r0, lsl #22
   21938:	bl	fffdf8c4 <wprintw@plt+0xfffdc46c>
   2193c:	strtvs	r2, [r5], r0
   21940:	svclt	0x0000bd70
   21944:			; <UNDEFINED> instruction: 0x4604b510
   21948:			; <UNDEFINED> instruction: 0xf7e16800
   2194c:	stmdavs	r0!, {r2, r4, r6, r7, r8, fp, sp, lr, pc}^
   21950:	ldmib	r0, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21954:			; <UNDEFINED> instruction: 0xf7e168a0
   21958:	stmiavs	r0!, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}^
   2195c:	stmib	sl, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21960:	pop	{r5, r9, sl, lr}
   21964:			; <UNDEFINED> instruction: 0xf7e14010
   21968:	svclt	0x0000b9c3
   2196c:			; <UNDEFINED> instruction: 0xf0036843
   21970:	vld2.<illegal width 64>	{d1-d4}, [r3 :256]
   21974:	blcs	1a2768 <wprintw@plt+0x19f310>
   21978:	blcs	115988 <wprintw@plt+0x112530>
   2197c:	ldrbmi	sp, [r0, -r2]!
   21980:	ldrb	r6, [pc, r0, lsl #16]
   21984:			; <UNDEFINED> instruction: 0xf7e16800
   21988:	svclt	0x0000b9b3
   2198c:	andseq	pc, r4, r1, lsl #2
   21990:			; <UNDEFINED> instruction: 0xf7ffb508
   21994:	andcs	pc, r0, fp, ror #31
   21998:	svclt	0x0000bd08
   2199c:	svcmi	0x00f0e92d
   219a0:	ldmib	r0, {r0, r2, r7, ip, sp, pc}^
   219a4:	cdpge	12, 0, cr7, cr2, cr1, {0}
   219a8:	ldrmi	r4, [ip, #1540]!	; 0x604
   219ac:	andeq	lr, r6, r6, lsl #17
   219b0:	mulpl	ip, sp, r8
   219b4:			; <UNDEFINED> instruction: 0xf8d0d239
   219b8:	stmdbvs	r7, {r2, r3, pc}^
   219bc:	stccs	8, cr6, [r5, #-140]	; 0xffffff74
   219c0:	muleq	r3, r6, r8
   219c4:	biceq	lr, ip, #3072	; 0xc00
   219c8:	stm	r3, {r1, r3, r9, sl, lr}
   219cc:	vhadd.u32	d16, d15, d3
   219d0:	subsvs	r2, sl, r1, lsl r2
   219d4:			; <UNDEFINED> instruction: 0xf1a5d023
   219d8:	blx	fed62df8 <wprintw@plt+0xfed5f9a0>
   219dc:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
   219e0:			; <UNDEFINED> instruction: 0xf04f799a
   219e4:	vbit	<illegal reg q9.5>, <illegal reg q10.5>, <illegal reg q15.5>
   219e8:	orrsvc	r1, sl, r4, lsl #4
   219ec:	eorne	pc, ip, r8, asr #16
   219f0:	stmiavs	r1!, {r2, r3, r9, sp}
   219f4:	blx	aa5fe <wprintw@plt+0xa71a6>
   219f8:	ldmdane	r8!, {r0, r8, ip, sp, lr, pc}^
   219fc:	subvs	r5, r3, fp, ror r0
   21a00:	stmiavs	r1!, {r0, r1, r7, sp, lr}
   21a04:	blx	bc08e <wprintw@plt+0xb8c36>
   21a08:	stmne	r1, {r0, r9, ip, sp, lr, pc}
   21a0c:	subvs	r5, fp, r3, lsl #1
   21a10:	stmiavs	r0!, {r0, r1, r3, r7, sp, lr}
   21a14:	adcvs	r1, r3, r3, asr #24
   21a18:	pop	{r0, r2, ip, sp, pc}
   21a1c:	stclvs	15, cr8, [r5, #960]!	; 0x3c0
   21a20:	svclt	0x00d42d01
   21a24:	strcs	r2, [r1, #-1280]	; 0xfffffb00
   21a28:	vaba.s8	q15, <illegal reg q10.5>, q5
   21a2c:	vorr.i32	<illegal reg q10.5>, #5376	; 0x00001500
   21a30:	bl	fecf678c <wprintw@plt+0xfecf3334>
   21a34:	b	13e5758 <wprintw@plt+0x13e2300>
   21a38:	teqle	sp, #1163264	; 0x11c000
   21a3c:	teqeq	r9, r0, lsl #16
   21a40:	stmib	r4!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21a44:	eorsle	r2, r7, r0, lsl #16
   21a48:	strdvs	r0, [r0], -r9	; <UNPREDICTABLE>
   21a4c:	smlattls	r1, r0, r8, r6
   21a50:	ldmib	ip, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21a54:	strmi	r9, [r0], r1, lsl #18
   21a58:			; <UNDEFINED> instruction: 0xf7e16920
   21a5c:			; <UNDEFINED> instruction: 0x2118e9d8
   21a60:			; <UNDEFINED> instruction: 0xf107fb01
   21a64:	strmi	r9, [r2], r1, lsl #2
   21a68:			; <UNDEFINED> instruction: 0xf7e16960
   21a6c:	stmdbls	r1, {r4, r6, r7, r8, fp, sp, lr, pc}
   21a70:	stmibvs	r0!, {r0, r1, r2, r9, sl, lr}
   21a74:	stmib	sl, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21a78:	svceq	0x0000f1ba
   21a7c:			; <UNDEFINED> instruction: 0xf1b8bf18
   21a80:	strmi	r0, [r3], r0, lsl #30
   21a84:	stmdacs	r0, {r2, r3, ip, lr, pc}
   21a88:	svccs	0x0000bf18
   21a8c:			; <UNDEFINED> instruction: 0xf8d4d008
   21a90:	stmib	r4, {r3, lr, pc}^
   21a94:	stmib	r4, {r0, r1, r9, fp, pc}^
   21a98:			; <UNDEFINED> instruction: 0xf8c47005
   21a9c:	str	r9, [sp, r4]
   21aa0:			; <UNDEFINED> instruction: 0xf7e14640
   21aa4:	ldrbmi	lr, [r0], -r8, lsr #18
   21aa8:	stmdb	r4!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21aac:			; <UNDEFINED> instruction: 0xf7e14638
   21ab0:	ldrbmi	lr, [r8], -r2, lsr #18
   21ab4:	ldmdb	lr, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21ab8:	rscscc	pc, pc, pc, asr #32
   21abc:	svclt	0x0000e7ac
   21ac0:	strdeq	fp, [pc], #88	; <UNPREDICTABLE>
   21ac4:	strmi	r6, [sp], -r3, lsl #16
   21ac8:			; <UNDEFINED> instruction: 0x46064614
   21acc:	ldm	r3, {r0, r1, r3, r4, r5, sl, lr}
   21ad0:			; <UNDEFINED> instruction: 0xf7ff0006
   21ad4:	mcrrne	15, 6, pc, r3, cr3	; <UNPREDICTABLE>
   21ad8:	ldmdavs	r3!, {r0, r3, r4, ip, lr, pc}
   21adc:	andeq	pc, r9, #196, 6	; 0x10000003
   21ae0:	biceq	lr, r0, r3, lsl #22
   21ae4:	stmdavs	ip, {r0, r1, r2, r3, r4, sl, lr}^
   21ae8:	ldrcs	pc, [r1], #-866	; 0xfffffc9e
   21aec:	ldmdavs	fp!, {r2, r3, r6, sp, lr}^
   21af0:	ldrbtcs	pc, [pc], #1060	; 21af8 <wprintw@plt+0x1e6a0>	; <UNPREDICTABLE>
   21af4:	vld2.8	{d6,d8}, [r4 :256], r6
   21af8:	vmls.i<illegal width 8>	q11, <illegal reg q9.5>, d0[4]
   21afc:	tstmi	r3, #603979776	; 0x24000000
   21b00:	vst1.8	{d16-d19}, [r3 :64], fp
   21b04:			; <UNDEFINED> instruction: 0x43232380
   21b08:			; <UNDEFINED> instruction: 0xf846604b
   21b0c:	ldcllt	0, cr5, [r8, #128]!	; 0x80
   21b10:	svcmi	0x00f0e92d
   21b14:	strmi	fp, [r5], -r5, lsl #1
   21b18:	svcls	0x000e4614
   21b1c:	stmdbeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   21b20:	movwls	r4, #13963	; 0x368b
   21b24:	strtmi	r6, [r6], -fp, lsr #16
   21b28:	bl	fc0d4 <wprintw@plt+0xf8c7c>
   21b2c:			; <UNDEFINED> instruction: 0xf89c0ccb
   21b30:	bcs	129b48 <wprintw@plt+0x1266f0>
   21b34:	blx	295d2e <wprintw@plt+0x2928d6>
   21b38:	bl	a036c <wprintw@plt+0x9cf14>
   21b3c:	stmdavs	r2, {r1, r3}^
   21b40:			; <UNDEFINED> instruction: 0xf0002a00
   21b44:	blx	281e06 <wprintw@plt+0x27e9ae>
   21b48:	stmvs	r6, {r2, fp, ip, sp, lr, pc}
   21b4c:	ldmdavs	r6!, {r0, r9, fp, sp}
   21b50:	andeq	lr, r8, r1, lsl #22
   21b54:	stmiavs	ip!, {r0, r1, r2, r6, ip, lr, pc}
   21b58:	subvs	r2, r2, r0, lsl #4
   21b5c:	addsmi	r1, r1, #1552	; 0x610
   21b60:	fstmiaxeq	r1, {d30}	;@ Deprecated
   21b64:	andcs	fp, r0, #212, 30	; 0x350
   21b68:			; <UNDEFINED> instruction: 0xf89c2201
   21b6c:	b	4d9b8c <wprintw@plt+0x4d6734>
   21b70:			; <UNDEFINED> instruction: 0xd07d029e
   21b74:	bl	fc024 <wprintw@plt+0xf8bcc>
   21b78:	bl	fe8e2a90 <wprintw@plt+0xfe8df638>
   21b7c:	blcc	4227b4 <wprintw@plt+0x41f35c>
   21b80:	addeq	lr, r4, #2048	; 0x800
   21b84:	ldrmi	lr, [ip], #10
   21b88:	stmdbcs	r0, {r0, r8, fp, ip, sp}
   21b8c:	mul	r6, ip, r8
   21b90:	strcs	fp, [r0], #-4052	; 0xfffff02c
   21b94:	b	52aba0 <wprintw@plt+0x527748>
   21b98:	mlsle	r9, lr, r4, r0
   21b9c:	stcmi	8, cr15, [r4, #-328]	; 0xfffffeb8
   21ba0:	ldrhle	r4, [r0, #36]!	; 0x24
   21ba4:	ldrdmi	pc, [r4], -ip
   21ba8:	strcs	pc, [r9], #-964	; 0xfffffc3c
   21bac:	mvnle	r4, r7, lsr #5
   21bb0:	blx	ff75fbb4 <wprintw@plt+0xff75c75c>
   21bb4:	stmdbvs	fp!, {r3, r4, r7, r8, ip, sp, pc}^
   21bb8:			; <UNDEFINED> instruction: 0x4628463a
   21bbc:	ldmvs	fp, {r0, r1, r4, r6, sl, lr}
   21bc0:	ldrdlt	pc, [r4], -r3
   21bc4:			; <UNDEFINED> instruction: 0xf7ff4659
   21bc8:	mcrrne	15, 7, pc, r2, cr11	; <UNPREDICTABLE>
   21bcc:	andle	r4, r6, r4, lsl #12
   21bd0:	strtmi	r6, [r1], -r8, ror #18
   21bd4:			; <UNDEFINED> instruction: 0xf7ff4440
   21bd8:	stmdacs	r0, {r0, r3, r6, r7, r9, fp, ip, sp, lr, pc}
   21bdc:	andcs	sp, ip, r2, lsr #3
   21be0:	pop	{r0, r2, ip, sp, pc}
   21be4:	blls	105bac <wprintw@plt+0x102754>
   21be8:			; <UNDEFINED> instruction: 0xf04f45a3
   21bec:	subvs	r0, r2, r0, lsl #4
   21bf0:	movweq	lr, #15275	; 0x3bab
   21bf4:			; <UNDEFINED> instruction: 0xf383fab3
   21bf8:	cmpne	r3, #323584	; 0x4f000
   21bfc:	movwcs	fp, #3848	; 0xf08
   21c00:	cmple	r5, r0, lsl #22
   21c04:	ldrdcc	pc, [r4], -ip
   21c08:			; <UNDEFINED> instruction: 0x46284631
   21c0c:	movwcs	pc, #37827	; 0x93c3	; <UNPREDICTABLE>
   21c10:			; <UNDEFINED> instruction: 0x463a431f
   21c14:			; <UNDEFINED> instruction: 0xff54f7ff
   21c18:	strmi	r1, [r4], -r1, asr #24
   21c1c:	stmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r7, ip, lr, pc}^
   21c20:	strbmi	r4, [r0], #-1569	; 0xfffff9df
   21c24:	blx	fe8dfc28 <wprintw@plt+0xfe8dc7d0>
   21c28:	sbcsle	r2, r8, r0, lsl #16
   21c2c:			; <UNDEFINED> instruction: 0xe77946b3
   21c30:	b	13fbfe4 <wprintw@plt+0x13f8b8c>
   21c34:	blx	26466a <wprintw@plt+0x261212>
   21c38:	ldrtmi	pc, [sl], -r4, lsl #16	; <UNPREDICTABLE>
   21c3c:	eorlt	pc, fp, r3, asr r8	; <UNPREDICTABLE>
   21c40:	movwcs	r4, #1576	; 0x628
   21c44:	subvs	r4, fp, r1, asr #8
   21c48:			; <UNDEFINED> instruction: 0xf7ff4659
   21c4c:			; <UNDEFINED> instruction: 0x4604ff39
   21c50:	sbcle	r1, r4, r0, ror #24
   21c54:	strtmi	r6, [r1], -fp, ror #17
   21c58:			; <UNDEFINED> instruction: 0xf8536968
   21c5c:	strbmi	r2, [r0], #-10
   21c60:	eorcs	pc, r6, r3, asr #16
   21c64:	blx	fe0dfc68 <wprintw@plt+0xfe0dc810>
   21c68:			; <UNDEFINED> instruction: 0xf47f2800
   21c6c:	sbfx	sl, fp, #30, #23
   21c70:			; <UNDEFINED> instruction: 0x4631463a
   21c74:			; <UNDEFINED> instruction: 0xf7ff4628
   21c78:	mcrrne	15, 2, pc, r3, cr3	; <UNPREDICTABLE>
   21c7c:	adcle	r4, lr, r4, lsl #12
   21c80:	strtmi	r6, [r1], -r8, ror #18
   21c84:			; <UNDEFINED> instruction: 0xf7ff4440
   21c88:	stmdacs	r0, {r0, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   21c8c:	blls	115f30 <wprintw@plt+0x112ad8>
   21c90:	ldrtmi	r4, [r1], -r2, lsr #12
   21c94:	strls	r4, [r0, -r8, lsr #12]
   21c98:			; <UNDEFINED> instruction: 0xff3af7ff
   21c9c:	addle	r2, sl, r0, lsl #16
   21ca0:	stmiavs	fp!, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
   21ca4:			; <UNDEFINED> instruction: 0xf8534610
   21ca8:			; <UNDEFINED> instruction: 0xf843202b
   21cac:	ldr	r2, [r7, r4, lsr #32]
   21cb0:			; <UNDEFINED> instruction: 0xf7ff4631
   21cb4:	stmdacs	r0, {r0, r1, r3, r4, r6, r9, fp, ip, sp, lr, pc}
   21cb8:	mulcs	r0, r1, r0
   21cbc:	svclt	0x0000e790
   21cc0:			; <UNDEFINED> instruction: 0x4604b510
   21cc4:			; <UNDEFINED> instruction: 0xf7e16980
   21cc8:	bvs	185bd28 <wprintw@plt+0x18588d0>
   21ccc:	ldmda	r2, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21cd0:	vstmdbne	r2!, {s12-s174}
   21cd4:	mulle	r5, r3, r2
   21cd8:			; <UNDEFINED> instruction: 0xf7e16898
   21cdc:	bvs	fe85bd14 <wprintw@plt+0xfe8588bc>
   21ce0:	stmda	r8, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21ce4:			; <UNDEFINED> instruction: 0xf7e168e0
   21ce8:	blvs	85bd08 <wprintw@plt+0x8588b0>
   21cec:	stmda	r2, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21cf0:			; <UNDEFINED> instruction: 0xf7e16ae0
   21cf4:	strtmi	lr, [r0], -r0, lsl #16
   21cf8:			; <UNDEFINED> instruction: 0x4010e8bd
   21cfc:	svclt	0x00f8f7e0
   21d00:			; <UNDEFINED> instruction: 0x4604b510
   21d04:			; <UNDEFINED> instruction: 0xf7e06880
   21d08:	stmiavs	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
   21d0c:	svc	0x00f2f7e0
   21d10:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   21d14:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
   21d18:	pop	{r5, r6, fp, sp, lr}
   21d1c:			; <UNDEFINED> instruction: 0xf7e04010
   21d20:	svclt	0x0000bfe7
   21d24:	mvnsmi	lr, sp, lsr #18
   21d28:	stmdavs	r0, {r1, r2, r9, sl, lr}
   21d2c:	ldmvs	r3!, {r5, r6, r8, ip, sp, pc}
   21d30:	strcs	fp, [r0], #-339	; 0xfffffead
   21d34:	ldmdavs	r0!, {sp, lr, pc}
   21d38:	sbceq	lr, r4, r0, lsl #22
   21d3c:			; <UNDEFINED> instruction: 0xf7ff3401
   21d40:	ldmvs	r3!, {r0, r2, r4, r9, sl, fp, ip, sp, lr, pc}
   21d44:	ldmle	r6!, {r0, r1, r5, r7, r9, lr}^
   21d48:	strcs	r6, [r0], #-2288	; 0xfffff710
   21d4c:	svc	0x00d2f7e0
   21d50:			; <UNDEFINED> instruction: 0x462568b3
   21d54:	ldmibvs	r3!, {r0, r1, r4, r5, r7, r8, ip, sp, pc}
   21d58:	ldmdbne	sl, {r0, r8, sl, ip, sp}
   21d5c:	ldmvs	r0, {r0, r1, r4, r8, ip, sp, pc}
   21d60:	svc	0x00c8f7e0
   21d64:	ldmdbne	sl, {r0, r1, r4, r5, r6, r7, r8, fp, sp, lr}
   21d68:	ldmvs	r0, {r0, r1, r4, r8, ip, sp, pc}
   21d6c:	svc	0x00c2f7e0
   21d70:	ldmdbne	sl, {r0, r1, r4, r5, r6, r8, fp, sp, lr}
   21d74:	tstlt	r3, ip, lsl #8
   21d78:			; <UNDEFINED> instruction: 0xf7e06890
   21d7c:	ldmvs	r3!, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   21d80:	stmiale	r8!, {r0, r1, r3, r5, r7, r9, lr}^
   21d84:	smlsdxcs	r0, r0, r9, r6
   21d88:	svc	0x00b4f7e0
   21d8c:			; <UNDEFINED> instruction: 0xf7e069b0
   21d90:	ldmibvs	r0!, {r1, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
   21d94:	svc	0x00aef7e0
   21d98:			; <UNDEFINED> instruction: 0xf7e06830
   21d9c:	bvs	c5dc54 <wprintw@plt+0xc5a7fc>
   21da0:	stmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   21da4:	blx	24e4ee <wprintw@plt+0x24b096>
   21da8:	stmiane	r5, {r0, r1, r2, r8, r9, ip, sp, lr, pc}^
   21dac:	blcs	380c0 <wprintw@plt+0x34c68>
   21db0:	strcs	fp, [r0], #-4040	; 0xfffff038
   21db4:	stmiavs	fp!, {r3, r8, sl, fp, ip, lr, pc}
   21db8:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   21dbc:			; <UNDEFINED> instruction: 0xf7ff3401
   21dc0:	stmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   21dc4:	lfmle	f4, 2, [r6], #652	; 0x28c
   21dc8:	strcc	r6, [r1, -r8, lsr #17]
   21dcc:	svc	0x0092f7e0
   21dd0:	adcsmi	r6, fp, #29440	; 0x7300
   21dd4:	bvs	c569e0 <wprintw@plt+0xc53588>
   21dd8:	bvs	c5bd74 <wprintw@plt+0xc5891c>
   21ddc:	svc	0x008af7e0
   21de0:	blvs	ffc34a04 <wprintw@plt+0xffc315ac>
   21de4:	addsmi	r4, r8, #2063597568	; 0x7b000000
   21de8:			; <UNDEFINED> instruction: 0xf7e0d001
   21dec:			; <UNDEFINED> instruction: 0xf8d6ef84
   21df0:			; <UNDEFINED> instruction: 0xf7e00084
   21df4:	ldrtmi	lr, [r0], -r0, lsl #31
   21df8:	ldrhmi	lr, [r0, #141]!	; 0x8d
   21dfc:	svclt	0x0078f7e0
   21e00:	andeq	lr, r0, r0, ror #23
   21e04:	push	{r0, r1, r6, r7, r8, r9, sl, fp, sp, lr}
   21e08:	blcs	325d0 <wprintw@plt+0x2f178>
   21e0c:	stcle	6, cr4, [r8, #-512]!	; 0xfffffe00
   21e10:			; <UNDEFINED> instruction: 0xf8d82700
   21e14:			; <UNDEFINED> instruction: 0xf8533084
   21e18:	ldmdbvs	r3!, {r0, r1, r2, r5, sp, lr}
   21e1c:	vstrle	d2, [sp, #-0]
   21e20:	ldmdbvs	r3!, {sl, sp}^
   21e24:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   21e28:	stmdbvs	r8!, {r0, sl, ip, sp}
   21e2c:	svc	0x0062f7e0
   21e30:			; <UNDEFINED> instruction: 0xf7e04628
   21e34:	ldmdbvs	r3!, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
   21e38:	lfmle	f4, 2, [r2], #652	; 0x28c
   21e3c:			; <UNDEFINED> instruction: 0xf7e06970
   21e40:	ldmvs	r3!, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   21e44:	ldmvs	r8, {r0, r1, r3, r5, r8, ip, sp, pc}
   21e48:	svc	0x0054f7e0
   21e4c:			; <UNDEFINED> instruction: 0xf7e068b0
   21e50:	shsaxmi	lr, r0, r2
   21e54:			; <UNDEFINED> instruction: 0xf7e03701
   21e58:			; <UNDEFINED> instruction: 0xf8d8ef4e
   21e5c:	adcsmi	r3, fp, #124	; 0x7c
   21e60:	movwcs	sp, #3287	; 0xcd7
   21e64:	rsbscc	pc, ip, r8, asr #17
   21e68:	rsbcc	pc, ip, r8, asr #17
   21e6c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   21e70:	mcrrne	9, 12, r6, fp, cr2	; <UNPREDICTABLE>
   21e74:	ble	3b28c8 <wprintw@plt+0x3af470>
   21e78:	bne	14bc08c <wprintw@plt+0x14b8c34>
   21e7c:	bl	e9e88 <wprintw@plt+0xe6a30>
   21e80:	and	r0, r2, r1, lsl #3
   21e84:	addsmi	r3, r0, #1
   21e88:			; <UNDEFINED> instruction: 0xf851d004
   21e8c:	movwcc	r3, #7940	; 0x1f04
   21e90:			; <UNDEFINED> instruction: 0x4770d0f8
   21e94:	andcs	r4, r1, r0, ror r7
   21e98:	svclt	0x0000e7fb
   21e9c:	ldcle	8, cr2, [r8, #-0]
   21ea0:	mcrne	4, 2, fp, cr4, cr0, {1}
   21ea4:	andcs	r6, r0, sp, lsl #16
   21ea8:			; <UNDEFINED> instruction: 0xf855e005
   21eac:	addsmi	r1, r1, #35	; 0x23
   21eb0:	mrrcne	15, 11, fp, r8, cr4
   21eb4:	stmdane	r3!, {r2, r3, r4, r9, sl, lr}
   21eb8:	b	13f28d0 <wprintw@plt+0x13ef478>
   21ebc:	ldmle	r4!, {r0, r1, r4, r6, r8, r9}^
   21ec0:	eorcc	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   21ec4:	svclt	0x0008429a
   21ec8:	andle	r3, r0, r1
   21ecc:	ldclt	0, cr2, [r0], #-0
   21ed0:	andcs	r4, r0, r0, ror r7
   21ed4:	svclt	0x00004770
   21ed8:	ldrbmi	lr, [r0, sp, lsr #18]!
   21edc:			; <UNDEFINED> instruction: 0xf101b082
   21ee0:	strmi	r0, [ip], -r8, lsl #20
   21ee4:	strmi	r9, [r5], -sl, lsl #30
   21ee8:			; <UNDEFINED> instruction: 0xf04f4698
   21eec:	ldrbmi	r0, [r1], -ip, lsl #18
   21ef0:	blx	27c07a <wprintw@plt+0x278c22>
   21ef4:			; <UNDEFINED> instruction: 0xf7fff602
   21ef8:			; <UNDEFINED> instruction: 0x4603ffd1
   21efc:			; <UNDEFINED> instruction: 0x46204611
   21f00:	stmdavs	fp!, {r0, r1, r3, r5, r6, r8, r9, fp, ip, sp, pc}
   21f04:	fstmiaxeq	r2, {d30}	;@ Deprecated
   21f08:	mulgt	r4, ip, r8
   21f0c:			; <UNDEFINED> instruction: 0xd10345bc
   21f10:	eorscc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   21f14:	andsle	r4, r7, r3, asr #10
   21f18:			; <UNDEFINED> instruction: 0xf928f7ff
   21f1c:	stmdbvs	fp!, {r3, r4, r6, r7, r8, ip, sp, pc}^
   21f20:	ldmdavs	sl, {r0, r1, r4, r5, sl, lr}^
   21f24:	bcs	ce694 <wprintw@plt+0xcb23c>
   21f28:	mulle	r1, fp, r8
   21f2c:	bfi	r6, sl, #16, #15
   21f30:			; <UNDEFINED> instruction: 0x4621685a
   21f34:	strtmi	r4, [r8], -r3, asr #12
   21f38:			; <UNDEFINED> instruction: 0xf7ff9700
   21f3c:	ldmdblt	r8, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   21f40:	ldrmi	r6, [lr], #-2411	; 0xfffff695
   21f44:			; <UNDEFINED> instruction: 0xe7f168b3
   21f48:	tstle	r8, r9, lsl #30
   21f4c:			; <UNDEFINED> instruction: 0x46204611
   21f50:			; <UNDEFINED> instruction: 0xf90cf7ff
   21f54:	andcs	fp, ip, r8, lsl r9
   21f58:	pop	{r1, ip, sp, pc}
   21f5c:	strdcs	r8, [r0], -r0
   21f60:	pop	{r1, ip, sp, pc}
   21f64:	svclt	0x000087f0
   21f68:	addsmi	r6, sl, #196608	; 0x30000
   21f6c:	stmdavs	fp, {r0, r3, r9, fp, ip, lr, pc}
   21f70:	orreq	lr, r2, #3072	; 0xc00
   21f74:	andcc	r6, r1, #5832704	; 0x590000
   21f78:	blne	16008c <wprintw@plt+0x15cc34>
   21f7c:	addmi	r6, sl, #65536	; 0x10000
   21f80:			; <UNDEFINED> instruction: 0x4770dbf8
   21f84:	blcs	1417b8 <wprintw@plt+0x13e360>
   21f88:	blcs	49600c <wprintw@plt+0x492bb4>
   21f8c:	andcs	sp, r0, r1
   21f90:	stmdavs	fp, {r4, r5, r6, r8, r9, sl, lr}^
   21f94:	rscsle	r2, sl, r0, lsl #22
   21f98:	bcs	481808 <wprintw@plt+0x47e3b0>
   21f9c:	ldmdavs	sl, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   21fa0:	subvs	r6, sl, fp, asr r9
   21fa4:	andsvs	fp, r1, r2, lsl #2
   21fa8:	blcs	7fc4d4 <wprintw@plt+0x7f907c>
   21fac:	ldrdcs	pc, [r4], r0
   21fb0:	eorne	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   21fb4:	eorne	pc, r3, r2, asr #16
   21fb8:	stcvs	12, cr13, [r2, #-932]	; 0xfffffc5c
   21fbc:	blx	6a3c8 <wprintw@plt+0x66f70>
   21fc0:	b	8debd4 <wprintw@plt+0x8db77c>
   21fc4:	strvs	r0, [r2, #-515]	; 0xfffffdfd
   21fc8:	ldrtlt	lr, [r0], #-2017	; 0xfffff81f
   21fcc:	ldrdmi	pc, [r4], r0
   21fd0:	stmdbvs	sp, {r2, r6, r8, ip, sp, pc}^
   21fd4:	sfmvs	f2, 4, [r3, #-4]
   21fd8:	eormi	pc, r5, r4, asr r8	; <UNPREDICTABLE>
   21fdc:	tstmi	r3, #162	; 0xa2
   21fe0:	strvs	r6, [r3, #-332]	; 0xfffffeb4
   21fe4:	ldclt	0, cr2, [r0], #-0
   21fe8:	svclt	0x00004770
   21fec:	stmdavs	sl, {r0, r1, r3, r9, sl, fp, ip, sp, lr}^
   21ff0:	svclt	0x00082b0b
   21ff4:	andle	r6, r6, r1, lsl r1
   21ff8:	tstle	r6, r0, lsl fp
   21ffc:	ldmvs	r8, {r0, r1, r3, r7, fp, sp, lr}^
   22000:	stmdbvs	sl, {r4, r8, sp, lr}
   22004:	andcs	r6, r0, sl, lsl r1
   22008:	tstlt	sl, r0, ror r7
   2200c:	tstvs	r3, fp, lsl #18
   22010:	blcs	3c244 <wprintw@plt+0x38dec>
   22014:	stmdbvs	sl, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
   22018:	tstvs	sl, r0
   2201c:	svclt	0x00004770
   22020:	svcmi	0x00f0e92d
   22024:	cfmadd32	mvax0, mvfx4, mvfx7, mvfx4
   22028:			; <UNDEFINED> instruction: 0x6ec03a90
   2202c:	addlt	r6, r7, r3, ror #26
   22030:	strcs	r4, [r0, #-1682]	; 0xfffff96e
   22034:	ldrcs	r9, [r8], -r4, lsl #2
   22038:	ldrdhi	pc, [r0], #-141	; 0xffffff73
   2203c:			; <UNDEFINED> instruction: 0xf8dd4601
   22040:	movwls	r9, #20552	; 0x5048
   22044:	svcvs	0x0062e007
   22048:	andcs	pc, r3, #6144	; 0x1800
   2204c:	strbmi	r6, [r2, #-2130]	; 0xfffff7ae
   22050:	mrrcne	15, 11, fp, sp, cr4
   22054:	stmdbne	fp, {r0, r3, r4, r9, sl, lr}^
   22058:	b	13f2b04 <wprintw@plt+0x13ef6ac>
   2205c:	ldclle	3, cr0, [r2], #396	; 0x18c
   22060:	lfmle	f4, 2, [fp, #-672]	; 0xfffffd60
   22064:	tstcs	r8, #392	; 0x188
   22068:	movwcs	pc, #23299	; 0x5b03	; <UNPREDICTABLE>
   2206c:	ldrmi	r6, [r8, #2139]	; 0x85b
   22070:			; <UNDEFINED> instruction: 0xf04fbf18
   22074:			; <UNDEFINED> instruction: 0x460135ff
   22078:	ldrcs	r2, [r8, -r0, lsl #12]
   2207c:	svcvs	0x0062e007
   22080:	andcs	pc, r3, #7168	; 0x1c00
   22084:	strbmi	r6, [sl, #-2130]	; 0xfffff7ae
   22088:	mrrcne	15, 11, fp, lr, cr4
   2208c:	stmibne	fp, {r0, r3, r4, r9, sl, lr}
   22090:	b	13f2b5c <wprintw@plt+0x13ef704>
   22094:	ldclle	3, cr0, [r2], #396	; 0x18c
   22098:	sfmle	f4, 2, [r2, #-704]	; 0xfffffd40
   2209c:	tstcs	r8, #392	; 0x188
   220a0:	movwcs	pc, #27395	; 0x6b03	; <UNPREDICTABLE>
   220a4:	ldrmi	r6, [r9, #2139]	; 0x85b
   220a8:			; <UNDEFINED> instruction: 0xf04fbf18
   220ac:	blls	12fcb0 <wprintw@plt+0x12c858>
   220b0:	blcs	3c124 <wprintw@plt+0x38ccc>
   220b4:			; <UNDEFINED> instruction: 0xf04fdd30
   220b8:			; <UNDEFINED> instruction: 0xf8da0b00
   220bc:			; <UNDEFINED> instruction: 0xf04f1000
   220c0:	svcvs	0x00670c18
   220c4:	bls	17394c <wprintw@plt+0x1704f4>
   220c8:	eorne	pc, fp, r1, asr r8	; <UNPREDICTABLE>
   220cc:	bcc	fe45d930 <wprintw@plt+0xfe45a4d8>
   220d0:	blx	33c122 <wprintw@plt+0x338cca>
   220d4:			; <UNDEFINED> instruction: 0xf857fc01
   220d8:			; <UNDEFINED> instruction: 0xf852700c
   220dc:	stmib	sp, {r0, r1, r2, r4, r5, sp}^
   220e0:	andls	r8, r3, #0, 10
   220e4:			; <UNDEFINED> instruction: 0xff96f7fe
   220e8:	ldrdne	pc, [r0], -sl
   220ec:	blls	488900 <wprintw@plt+0x4854a8>
   220f0:	eorne	pc, fp, r1, asr r8	; <UNPREDICTABLE>
   220f4:	strls	lr, [r0], -sp, asr #19
   220f8:	strtmi	r4, [r0], -r7, lsl #12
   220fc:			; <UNDEFINED> instruction: 0xff8af7fe
   22100:	andle	r4, r3, r7, lsl #5
   22104:	andlt	r2, r7, r1
   22108:	svchi	0x00f0e8bd
   2210c:			; <UNDEFINED> instruction: 0xf10b9b04
   22110:	ldmdavs	fp, {r0, r8, r9, fp}
   22114:	blle	ff433788 <wprintw@plt+0xff430330>
   22118:	ldrb	r2, [r4, r0]!
   2211c:	ldrbcc	pc, [pc, #79]!	; 22173 <wprintw@plt+0x1ed1b>	; <UNPREDICTABLE>
   22120:			; <UNDEFINED> instruction: 0xf04fe7a9
   22124:			; <UNDEFINED> instruction: 0xe7c236ff
   22128:	mvnsmi	lr, sp, lsr #18
   2212c:	rsble	r2, r1, r0, lsl #18
   22130:	strmi	r6, [pc], -sl, asr #16
   22134:	subsle	r2, sp, r0, lsl #20
   22138:			; <UNDEFINED> instruction: 0x3600e9d0
   2213c:	bl	1b3954 <wprintw@plt+0x1b04fc>
   22140:	addmi	r0, fp, #-2147483632	; 0x80000010
   22144:	vmlscs.f64	d13, d0, d23
   22148:			; <UNDEFINED> instruction: 0xf1c2d072
   2214c:			; <UNDEFINED> instruction: 0xf1c60e00
   22150:	b	7a5158 <wprintw@plt+0x7a1d00>
   22154:	bl	1a5d8c <wprintw@plt+0x1a2934>
   22158:			; <UNDEFINED> instruction: 0xf1060842
   2215c:			; <UNDEFINED> instruction: 0xf10230ff
   22160:	strle	r3, [r2, #-767]!	; 0xfffffd01
   22164:	ldmvs	r9!, {r1, r2, r5, r7, fp, sp, lr}
   22168:	svclt	0x00bbe010
   2216c:	rscscc	pc, pc, #-2147483648	; 0x80000000
   22170:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   22174:	rscscc	pc, pc, r0, lsl #2
   22178:	vmlseq.f32	s28, s4, s31
   2217c:			; <UNDEFINED> instruction: 0xf846bfb4
   22180:	b	1bee228 <wprintw@plt+0x1beadd0>
   22184:	b	7a518c <wprintw@plt+0x7a1d34>
   22188:	strle	r0, [lr, #-3852]	; 0xfffff0f4
   2218c:	eorcc	pc, r2, r1, asr r8	; <UNPREDICTABLE>
   22190:	eorpl	pc, r0, r6, asr r8	; <UNPREDICTABLE>
   22194:			; <UNDEFINED> instruction: 0xd1e8429d
   22198:	stmdacc	r1, {r0, r9, fp, ip, sp}
   2219c:	vmlseq.f32	s28, s4, s31
   221a0:			; <UNDEFINED> instruction: 0x0c00ea6f
   221a4:	svceq	0x000cea1e
   221a8:	bcs	57570 <wprintw@plt+0x54118>
   221ac:	andcc	sp, r1, #9216	; 0x2400
   221b0:	bl	fea3c438 <wprintw@plt+0xfea38fe0>
   221b4:	ldmvs	r9!, {r1, fp}
   221b8:	bl	22408 <wprintw@plt+0x1efb0>
   221bc:			; <UNDEFINED> instruction: 0xf7e00088
   221c0:	ldmdavs	sl!, {r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
   221c4:	bl	7c350 <wprintw@plt+0x78ef8>
   221c8:	cdpne	2, 5, cr0, cr6, cr2, {2}
   221cc:	andeq	lr, r8, #182272	; 0x2c800
   221d0:	stmiavs	r0!, {r4, ip, lr, pc}
   221d4:	ldrmi	r1, [r1], #-3659	; 0xfffff1b5
   221d8:			; <UNDEFINED> instruction: 0xf8506061
   221dc:	ldmne	pc, {r1, r2, r5, lr}	; <UNPREDICTABLE>
   221e0:	eorne	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   221e4:	sfmle	f4, 4, [r9, #-560]	; 0xfffffdd0
   221e8:			; <UNDEFINED> instruction: 0xf1063a01
   221ec:			; <UNDEFINED> instruction: 0xf84036ff
   221f0:	mvnsle	r4, r7, lsr #32
   221f4:	ldrtmi	r2, [r0], -r0, lsl #12
   221f8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   221fc:			; <UNDEFINED> instruction: 0xf8403b01
   22200:	strble	r1, [sl, #39]!	; 0x27
   22204:	bl	22454 <wprintw@plt+0x1effc>
   22208:	strcs	r0, [r0], -r8, lsl #3
   2220c:	ldc	7, cr15, [r0, #896]	; 0x380
   22210:	pop	{r4, r5, r9, sl, lr}
   22214:	ldrmi	r8, [sl], #-496	; 0xfffffe10
   22218:	sbcseq	r6, r1, r0, lsl #17
   2221c:			; <UNDEFINED> instruction: 0xf7e00055
   22220:	strdlt	lr, [r8, #-214]!	; 0xffffff2a
   22224:	ldmdavs	sl!, {r1, r2, r5, r6, fp, sp, lr}^
   22228:	eorvs	r6, r5, r0, lsr #1
   2222c:	orrle	r2, ip, r0, lsl #28
   22230:	ldmdavs	sl!, {r1, r5, r6, sp, lr}^
   22234:	ldmvs	r9!, {r5, r7, fp, sp, lr}
   22238:			; <UNDEFINED> instruction: 0xf7e00092
   2223c:			; <UNDEFINED> instruction: 0xe7daed7a
   22240:	ldrb	r2, [r8, ip, lsl #12]
   22244:	svcmi	0x00f0e92d
   22248:	blx	1ebe82 <wprintw@plt+0x1e8a2a>
   2224c:	mrrcmi	7, 0, pc, lr, cr2	; <UNPREDICTABLE>
   22250:	bmi	17b3c9c <wprintw@plt+0x17b0844>
   22254:	stmdbvs	lr, {r2, r3, r4, r5, r6, sl, lr}^
   22258:	stmiapl	r2!, {r0, r1, r2, r3, r7, ip, sp, pc}
   2225c:			; <UNDEFINED> instruction: 0x460c443e
   22260:	andls	r6, sp, #1179648	; 0x120000
   22264:	andeq	pc, r0, #79	; 0x4f
   22268:	ldmdavs	r0!, {r2, ip, pc}^
   2226c:	movwcs	r9, #773	; 0x305
   22270:	andls	r3, r7, r1
   22274:	addeq	r9, r0, r8, lsl #6
   22278:	cdp	7, 8, cr15, cr14, cr0, {7}
   2227c:	stmdacs	r0, {r0, r3, ip, pc}
   22280:	addshi	pc, sp, r0
   22284:	b	13fc30c <wprintw@plt+0x13f8eb4>
   22288:	stmibvs	r2!, {r0, r3, r6, r7, r8, sl}
   2228c:	cmnmi	pc, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
   22290:	vmul.f<illegal width 8>	d17, d0, d1[0]
   22294:	ldrtmi	r0, [sl], #-771	; 0xfffffcfd
   22298:	cdpcc	0, 15, cr15, cr15, cr15, {2}
   2229c:	ldrdgt	pc, [r4], -r1
   222a0:	and	pc, r4, r2, asr #17
   222a4:	movweq	lr, #14860	; 0x3a0c
   222a8:	cmple	fp, r0, lsl #22
   222ac:	ldreq	r7, [fp, -fp, lsl #18]
   222b0:	stmdbvs	r0!, {r5, r6, r8, sl, ip, lr, pc}^
   222b4:	ldmdavs	sl, {r0, r1, r6, r7, r8, fp, ip}^
   222b8:	vldrle	s5, [fp, #-0]
   222bc:			; <UNDEFINED> instruction: 0xf10d2200
   222c0:			; <UNDEFINED> instruction: 0x46150b1c
   222c4:	beq	35e408 <wprintw@plt+0x35afb0>
   222c8:	ands	r9, r2, r3, lsl #4
   222cc:	vmlage.f16	s24, s20, s14	; <UNPREDICTABLE>
   222d0:	andeq	lr, r7, r6, lsl #17
   222d4:			; <UNDEFINED> instruction: 0x46584631
   222d8:			; <UNDEFINED> instruction: 0xff26f7ff
   222dc:	stmibvs	r3!, {r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
   222e0:	ldmdavs	fp, {r0, r1, r6, sl, lr}^
   222e4:	stmdbvs	r0!, {r0, r1, r6, r8, r9, ip, sp, pc}^
   222e8:	strcc	r1, [r1, #-2499]	; 0xfffff63d
   222ec:	adcmi	r6, sl, #5898240	; 0x5a0000
   222f0:	ldmvs	fp, {r0, r1, r4, r6, r8, sl, fp, ip, lr, pc}
   222f4:			; <UNDEFINED> instruction: 0xf85369a1
   222f8:	blx	2aa396 <wprintw@plt+0x2a6f3e>
   222fc:	strbmi	pc, [r1], #-2050	; 0xfffff7fe	; <UNPREDICTABLE>
   22300:	mrrcne	8, 4, r6, lr, cr11
   22304:	movwcs	fp, #7940	; 0x1f04
   22308:	rscle	r9, sp, r3, lsl #6
   2230c:	bicsle	r2, sp, r0, lsl #22
   22310:	strtmi	sl, [r1], -sl, lsl #28
   22314:			; <UNDEFINED> instruction: 0xf7ff4630
   22318:	stmdacs	r0, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2231c:			; <UNDEFINED> instruction: 0x4603d0da
   22320:	bmi	ab47d4 <wprintw@plt+0xab137c>
   22324:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   22328:	bls	37c374 <wprintw@plt+0x378f1c>
   2232c:	qdaddle	r4, r1, r8
   22330:	andlt	r4, pc, r8, lsl r6	; <UNPREDICTABLE>
   22334:	svchi	0x00f0e8bd
   22338:	movwcs	r9, #6156	; 0x180c
   2233c:			; <UNDEFINED> instruction: 0xf7e09303
   22340:			; <UNDEFINED> instruction: 0xe7d0ecda
   22344:			; <UNDEFINED> instruction: 0xb1ab6873
   22348:	ldmdavs	fp, {r0, r1, r4, r5, r7, fp, sp, lr}
   2234c:	sbceq	lr, r3, r0, lsl #22
   22350:	ldrbeq	r7, [sl, -r3, lsl #19]
   22354:	vraddhn.i16	d29, q14, q13
   22358:	strbmi	r2, [fp], -r9, lsl #4
   2235c:	strbmi	r9, [r9], -r0, lsl #4
   22360:	strtmi	r4, [r0], -sl, asr #12
   22364:	blx	ff56036a <wprintw@plt+0xff55cf12>
   22368:	stmdacs	r0, {r0, r1, r9, sl, lr}
   2236c:	stmdavs	r1!, {r3, r4, r6, r7, r8, ip, lr, pc}
   22370:	ldr	r4, [fp, r9, lsr #8]
   22374:	strbmi	sl, [r9], -r7, lsl #26
   22378:			; <UNDEFINED> instruction: 0xf7fe4628
   2237c:	ldrshlt	pc, [r0, #231]!	; 0xe7	; <UNPREDICTABLE>
   22380:	ldm	r5, {r2, r5, r7, r8, fp, sp, lr}
   22384:	strtmi	r0, [r7], #-7
   22388:	andeq	lr, r7, r7, lsl #17
   2238c:	ldm	r5, {r8, r9, sp}
   22390:	stcls	0, cr0, [r4], {7}
   22394:	andeq	lr, r7, r4, lsl #17
   22398:	stcge	7, cr14, [r7, #-776]	; 0xfffffcf8
   2239c:	strtmi	r4, [r8], -r9, asr #12
   223a0:	mcr2	7, 7, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
   223a4:	blls	18e90c <wprintw@plt+0x18b4b4>
   223a8:			; <UNDEFINED> instruction: 0xf0839903
   223ac:	stmibvs	r4!, {r0, r8, r9}
   223b0:	bl	132c1c <wprintw@plt+0x12f7c4>
   223b4:	rscle	r0, r4, r7, lsl #4
   223b8:	subsvs	r2, r3, r0, lsl #6
   223bc:	movwcs	lr, #51174	; 0xc7e6
   223c0:			; <UNDEFINED> instruction: 0xf7e0e7ae
   223c4:	svclt	0x0000ed0c
   223c8:	andeq	pc, r1, r4, asr r7	; <UNPREDICTABLE>
   223cc:	andeq	r0, r0, ip, ror #6
   223d0:	andeq	pc, r1, r4, lsl #13
   223d4:	svcmi	0x00f0e92d
   223d8:	bmi	df3e2c <wprintw@plt+0xdf09d4>
   223dc:	blmi	df3c5c <wprintw@plt+0xdf0804>
   223e0:	stmdavs	ip, {r0, r1, r2, r7, ip, sp, pc}^
   223e4:	sxtab16mi	r4, r0, sl, ror #8
   223e8:	ldmpl	r3, {r0, r3, r7, r9, sl, lr}^
   223ec:	adceq	r2, r0, r0, lsl #14
   223f0:	movwls	r6, #22555	; 0x581b
   223f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   223f8:	strls	r9, [r3, -r2, lsl #8]
   223fc:	stcl	7, cr15, [ip, #896]	; 0x380
   22400:	stmdacs	r0, {r2, ip, pc}
   22404:	adcsmi	sp, ip, #84	; 0x54
   22408:	beq	25e844 <wprintw@plt+0x25b3ec>
   2240c:			; <UNDEFINED> instruction: 0xf8d9dd30
   22410:			; <UNDEFINED> instruction: 0xf8d83008
   22414:			; <UNDEFINED> instruction: 0xf8531018
   22418:	movwcs	r2, #49191	; 0xc027
   2241c:			; <UNDEFINED> instruction: 0x1c02fb03
   22420:	ldrdne	pc, [r4], -ip
   22424:			; <UNDEFINED> instruction: 0xdd2d2900
   22428:	ldrdmi	pc, [r8], -ip
   2242c:			; <UNDEFINED> instruction: 0xf8d82000
   22430:			; <UNDEFINED> instruction: 0xf1a45000
   22434:	and	r0, r2, r4, lsl #28
   22438:	addmi	r3, r1, #1
   2243c:			; <UNDEFINED> instruction: 0xf85ed022
   22440:	bl	176058 <wprintw@plt+0x172c00>
   22444:	ldmdbvc	fp, {r2, r6, r7, r8, r9}
   22448:			; <UNDEFINED> instruction: 0xd1f5429e
   2244c:	eorscc	pc, r4, r5, asr r8	; <UNPREDICTABLE>
   22450:			; <UNDEFINED> instruction: 0xd1f1459b
   22454:	andsle	r3, r5, r1, lsl #8
   22458:			; <UNDEFINED> instruction: 0x4651465b
   2245c:	strls	r4, [r0], -r0, asr #12
   22460:	ldc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
   22464:			; <UNDEFINED> instruction: 0xf8d9b9a0
   22468:	strcc	r3, [r1, -r4]
   2246c:	sfmle	f4, 2, [lr], {187}	; 0xbb
   22470:	ldrdeq	pc, [r8], -r9
   22474:			; <UNDEFINED> instruction: 0xf7e02400
   22478:	ldm	sl, {r1, r2, r3, r4, r5, sl, fp, sp, lr, pc}
   2247c:	stm	r9, {r0, r1, r2}
   22480:	and	r0, r9, r7
   22484:	ldrbmi	r4, [r0], -r1, ror #12
   22488:	mcr2	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   2248c:	rscle	r2, sl, r0, lsl #16
   22490:	stmdals	r4, {r2, r9, sl, lr}
   22494:	stc	7, cr15, [lr], #-896	; 0xfffffc80
   22498:	blmi	234cc4 <wprintw@plt+0x23186c>
   2249c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   224a0:	blls	17c510 <wprintw@plt+0x1790b8>
   224a4:	qaddle	r4, sl, r5
   224a8:	andlt	r4, r7, r0, lsr #12
   224ac:	svchi	0x00f0e8bd
   224b0:	ldrb	r2, [r1, ip, lsl #8]!
   224b4:	ldc	7, cr15, [r2], {224}	; 0xe0
   224b8:	andeq	pc, r1, r4, asr #11
   224bc:	andeq	r0, r0, ip, ror #6
   224c0:	andeq	pc, r1, ip, lsl #10
   224c4:	svcmi	0x00f8e92d
   224c8:	stmdavs	r9, {r0, r3, r7, r9, sl, lr}^
   224cc:	subsle	r2, r6, r0, lsl #18
   224d0:			; <UNDEFINED> instruction: 0x46936854
   224d4:	subsle	r2, r1, r0, lsl #24
   224d8:	stmdbne	sp, {r0, r1, r6, fp, sp, lr}
   224dc:	strmi	r6, [r0], r6, lsl #16
   224e0:	stmvs	r0, {r0, r1, r2, r3, r5, r6, r7, fp, ip}
   224e4:	sfmle	f4, 2, [r5], #-732	; 0xfffffd24
   224e8:	ldrdge	pc, [r8], -r9
   224ec:			; <UNDEFINED> instruction: 0xf8db1e4f
   224f0:			; <UNDEFINED> instruction: 0xf1042008
   224f4:	ldrmi	r3, [r9], #-3327	; 0xfffff301
   224f8:	strtmi	r3, [r1], #-2817	; 0xfffff4ff
   224fc:	eormi	pc, r7, sl, asr r8	; <UNPREDICTABLE>
   22500:	eorpl	pc, ip, r2, asr r8	; <UNPREDICTABLE>
   22504:	andle	r4, r7, ip, lsr #5
   22508:			; <UNDEFINED> instruction: 0xf1bcda3c
   2250c:	ldrle	r0, [sl], #-3073	; 0xfffff3ff
   22510:	eorpl	pc, ip, r2, asr r8	; <UNPREDICTABLE>
   22514:	mvnsle	r4, ip, lsr #5
   22518:	blle	26d120 <wprintw@plt+0x269cc8>
   2251c:	streq	lr, [r3, #2816]	; 0xb00
   22520:	blcc	9a52c <wprintw@plt+0x970d4>
   22524:			; <UNDEFINED> instruction: 0xf855d304
   22528:	adcmi	r6, r6, #4, 18	; 0x10000
   2252c:	strdle	sp, [r2], -r9
   22530:			; <UNDEFINED> instruction: 0xf8403901
   22534:	svccc	0x00014021
   22538:			; <UNDEFINED> instruction: 0xf1bcd405
   2253c:	strle	r0, [r2], #-3073	; 0xfffff3ff
   22540:	eormi	pc, r7, sl, asr r8	; <UNPREDICTABLE>
   22544:			; <UNDEFINED> instruction: 0xf8d8e7e4
   22548:			; <UNDEFINED> instruction: 0xf8d93004
   2254c:			; <UNDEFINED> instruction: 0xf8db4004
   22550:	subsmi	r2, sp, #4
   22554:	ldrmi	r4, [r4], #-1052	; 0xfffffbe4
   22558:	bne	18a6514 <wprintw@plt+0x18a30bc>
   2255c:	bcs	31568 <wprintw@plt+0x2e110>
   22560:	strcs	fp, [r0, #-4052]	; 0xfffff02c
   22564:	streq	pc, [r1, #-5]
   22568:	blcc	687e8 <wprintw@plt+0x65390>
   2256c:	andvs	pc, r4, r8, asr #17
   22570:	umullseq	fp, r2, r5, r9
   22574:	orreq	lr, r1, r0, lsl #22
   22578:	bl	ff6e0500 <wprintw@plt+0xff6dd0a8>
   2257c:	strmi	r2, [r8], -r0, lsl #2
   22580:	svchi	0x00f8e8bd
   22584:	ldrble	r3, [lr], #3841	; 0xf01
   22588:	eormi	pc, r7, sl, asr r8	; <UNPREDICTABLE>
   2258c:	blcc	9c47c <wprintw@plt+0x99024>
   22590:	eorpl	pc, r7, r0, asr #16
   22594:	rscle	r1, ip, sp, asr ip
   22598:	eorvs	pc, r4, r0, asr r8	; <UNPREDICTABLE>
   2259c:			; <UNDEFINED> instruction: 0xf850189f
   225a0:	adcmi	r5, lr, #35	; 0x23
   225a4:	bcc	99d78 <wprintw@plt+0x96920>
   225a8:	ldrbtcc	pc, [pc], #260	; 225b0 <wprintw@plt+0x1f158>	; <UNPREDICTABLE>
   225ac:	eorvs	pc, r7, r0, asr #16
   225b0:			; <UNDEFINED> instruction: 0xe7dfd1f2
   225b4:	adceq	r4, r9, r5, lsr r4
   225b8:	stc	7, cr15, [r8], #-896	; 0xfffffc80
   225bc:			; <UNDEFINED> instruction: 0xf8d9b150
   225c0:			; <UNDEFINED> instruction: 0xf8db1004
   225c4:			; <UNDEFINED> instruction: 0xf8d84004
   225c8:			; <UNDEFINED> instruction: 0xf8c83004
   225cc:			; <UNDEFINED> instruction: 0xf8c80008
   225d0:	str	r5, [r9, r0]
   225d4:	ldrb	r2, [r2, ip, lsl #2]
   225d8:	mvnsmi	lr, sp, lsr #18
   225dc:	stmdavs	lr, {r7, r9, sl, lr}
   225e0:	cdpcs	0, 1, cr11, cr15, cr4, {4}
   225e4:	cmneq	r5, r5, lsr #32
   225e8:	strcc	r6, [r1], -r4, lsl #16
   225ec:	andvs	r1, lr, r8, lsr #26
   225f0:	stmdbls	sl, {r0, r1, r2, r5, r6, r8, fp, ip}
   225f4:	adcsvs	r3, sl, r0, lsl r5
   225f8:	rscsvs	r4, fp, r5, lsr #8
   225fc:	stceq	0, cr15, [r0], {79}	; 0x4f
   22600:			; <UNDEFINED> instruction: 0xf8c74404
   22604:	stmdbgt	r3, {r2, lr, pc}
   22608:	mnfeqe	f7, f7
   2260c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   22610:	andeq	lr, r3, lr, lsl #17
   22614:			; <UNDEFINED> instruction: 0xf0217ba9
   22618:			; <UNDEFINED> instruction: 0x73a9010c
   2261c:			; <UNDEFINED> instruction: 0xcc04e9c7
   22620:	tstlt	r2, lr, lsr r2
   22624:	tstlt	r3, r4, lsl r0
   22628:			; <UNDEFINED> instruction: 0x4620601c
   2262c:	pop	{r2, ip, sp, pc}
   22630:	vst4.<illegal width 64>	{d24,d26,d28,d30}, [pc :256], r0
   22634:	stmib	sp, {r0, r3, r4, r5, r6, ip, sp, lr}^
   22638:	tstls	r1, r2, lsl #6
   2263c:	stc	7, cr15, [ip], #896	; 0x380
   22640:	stmdacs	r0, {r2, r9, sl, lr}
   22644:			; <UNDEFINED> instruction: 0xf8d8d0f1
   22648:	andcs	r7, r4, r0
   2264c:	movwcs	lr, #10717	; 0x29dd
   22650:	stmdbls	r1, {r0, r9, sl, sp}
   22654:			; <UNDEFINED> instruction: 0xf8c82500
   22658:	eorvs	r4, r7, r0
   2265c:	svclt	0x0000e7c7
   22660:	blmi	a34f04 <wprintw@plt+0xa31aac>
   22664:	push	{r1, r3, r4, r5, r6, sl, lr}
   22668:	strdlt	r4, [r4], r0
   2266c:			; <UNDEFINED> instruction: 0xf10158d3
   22670:	stmdavs	r5, {r3, r4, r5, r9, sl}
   22674:	strbeq	pc, [r0, -r1, lsl #2]	; <UNPREDICTABLE>
   22678:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   2267c:	movwls	r6, #14363	; 0x381b
   22680:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   22684:	and	r4, r2, r4, lsl #12
   22688:	stmdaeq	r4, {r0, r2, r8, ip, sp, lr, pc}
   2268c:	movwcs	r4, #1564	; 0x61c
   22690:	tsteq	r4, r4, lsl #2	; <UNPREDICTABLE>
   22694:	tstls	r0, sl, lsl r6
   22698:			; <UNDEFINED> instruction: 0x46394630
   2269c:			; <UNDEFINED> instruction: 0xff9cf7ff
   226a0:	andeq	pc, r0, r8, asr #17
   226a4:	strdvs	fp, [r5], -r0
   226a8:	ldrdpl	pc, [r0], -r8
   226ac:			; <UNDEFINED> instruction: 0xf0437eab
   226b0:	strtvc	r0, [fp], r4, lsl #6
   226b4:	blcs	3c848 <wprintw@plt+0x393f0>
   226b8:	stmiavs	r2!, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
   226bc:	svclt	0x0018429a
   226c0:	andle	r2, r9, r0, lsl #20
   226c4:	stmdaeq	r8, {r0, r2, r8, ip, sp, lr, pc}
   226c8:			; <UNDEFINED> instruction: 0xe7e04614
   226cc:	stmiavs	r2!, {r2, r4, r9, sl, lr}
   226d0:	svclt	0x0018429a
   226d4:	mvnsle	r2, r0, lsl #20
   226d8:	strtmi	r6, [r3], -r2, lsr #16
   226dc:	bcs	3c798 <wprintw@plt+0x39340>
   226e0:	stmdals	r2, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   226e4:	blmi	1f4f0c <wprintw@plt+0x1f1ab4>
   226e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   226ec:	blls	fc75c <wprintw@plt+0xf9304>
   226f0:	qaddle	r4, sl, r2
   226f4:	pop	{r2, ip, sp, pc}
   226f8:			; <UNDEFINED> instruction: 0xf7e081f0
   226fc:	svclt	0x0000eb70
   22700:	andeq	pc, r1, r4, asr #6
   22704:	andeq	r0, r0, ip, ror #6
   22708:	andeq	pc, r1, r0, asr #5
   2270c:	svcmi	0x00f0e92d
   22710:	stmdami	r9!, {r7, r9, sl, lr}^
   22714:	bmi	1a73f74 <wprintw@plt+0x1a70b1c>
   22718:	svcvc	0x000bb089
   2271c:	stmdavs	r9, {r3, r4, r5, r6, sl, lr}
   22720:			; <UNDEFINED> instruction: 0xf0135882
   22724:	ldmdavs	r4!, {r4, r8, r9, sl}^
   22728:	andls	r6, r7, #1179648	; 0x120000
   2272c:	andeq	pc, r0, #79	; 0x4f
   22730:	addshi	pc, r4, r0
   22734:	rsbsle	r2, r0, r0, lsl #24
   22738:	blcs	7fcd0c <wprintw@plt+0x7f98b4>
   2273c:	stcvs	12, cr13, [sl, #-388]	; 0xfffffe7c
   22740:	vpmax.u8	d15, d3, d18
   22744:	ldrble	r0, [ip, #-2011]	; 0xfffff825
   22748:			; <UNDEFINED> instruction: 0xf101ad05
   2274c:			; <UNDEFINED> instruction: 0xf04f0938
   22750:	cmpcc	r0, r0, lsl #20
   22754:			; <UNDEFINED> instruction: 0x46524653
   22758:	strbmi	r9, [r8], -r0, lsl #10
   2275c:	andge	pc, r4, r5, asr #17
   22760:	tstls	r3, r8, lsl #14
   22764:	andsge	pc, r4, sp, asr #17
   22768:	andsvc	pc, r8, sp, lsl #17
   2276c:			; <UNDEFINED> instruction: 0xff34f7ff
   22770:	ldrbmi	r9, [r3], -r3, lsl #18
   22774:	strls	r4, [r0, #-1618]	; 0xfffff9ae
   22778:	andge	pc, r4, r5, asr #17
   2277c:	stceq	0, cr15, [r9], {79}	; 0x4f
   22780:	andsge	pc, r4, sp, asr #17
   22784:	andsgt	pc, r8, sp, lsl #17
   22788:	strbmi	r4, [r8], -r7, lsl #12
   2278c:			; <UNDEFINED> instruction: 0xff24f7ff
   22790:	strmi	r9, [r2], r3, lsl #18
   22794:	strls	r4, [r0, #-1570]	; 0xfffff9de
   22798:	ldrbmi	r2, [r3], -r0, lsl #8
   2279c:	strbmi	r6, [r8], -ip, rrx
   227a0:	strls	r9, [r5], #-259	; 0xfffffefd
   227a4:			; <UNDEFINED> instruction: 0xf88d2410
   227a8:			; <UNDEFINED> instruction: 0xf7ff4018
   227ac:	stmdbls	r3, {r0, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   227b0:	strcs	r4, [r0], #-1667	; 0xfffff97d
   227b4:	strbmi	r9, [r8], -r0, lsl #10
   227b8:	ldrbmi	r6, [fp], -ip, rrx
   227bc:	strls	r4, [r5], #-1594	; 0xfffff9c6
   227c0:			; <UNDEFINED> instruction: 0xf88d2410
   227c4:			; <UNDEFINED> instruction: 0xf7ff4018
   227c8:			; <UNDEFINED> instruction: 0xf1bbff07
   227cc:	svclt	0x00180f00
   227d0:	strmi	r2, [r4], -r0, lsl #16
   227d4:			; <UNDEFINED> instruction: 0xf1bad069
   227d8:	svclt	0x00180f00
   227dc:	rsble	r2, r4, r0, lsl #30
   227e0:			; <UNDEFINED> instruction: 0x7eb36972
   227e4:	andscs	pc, r4, sl, asr #17
   227e8:	biceq	pc, r0, #201326595	; 0xc000003
   227ec:			; <UNDEFINED> instruction: 0xf89a617a
   227f0:	vqadd.u32	d18, d3, d10
   227f4:			; <UNDEFINED> instruction: 0xf88a02c3
   227f8:	mrcvc	0, 5, r2, cr10, cr10, {0}
   227fc:	sbceq	pc, r3, #-1946157055	; 0x8c000001
   22800:	bmi	c002f0 <wprintw@plt+0xbfce98>
   22804:	ldrbtmi	r4, [sl], #-2861	; 0xfffff4d3
   22808:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2280c:	subsmi	r9, sl, r7, lsl #22
   22810:			; <UNDEFINED> instruction: 0x4620d150
   22814:	pop	{r0, r3, ip, sp, pc}
   22818:	stcge	15, cr8, [r5, #-960]	; 0xfffffc40
   2281c:	ldmdbeq	r8!, {r0, r8, ip, sp, lr, pc}
   22820:	cmpcc	r0, r3, lsr #12
   22824:	strls	r4, [r0, #-1570]	; 0xfffff9de
   22828:	rsbvs	r4, ip, r8, asr #12
   2282c:	tstls	r3, r8, lsl #14
   22830:			; <UNDEFINED> instruction: 0xf88d9405
   22834:			; <UNDEFINED> instruction: 0xf7ff7018
   22838:	stmdbls	r3, {r0, r1, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   2283c:	strtmi	r4, [r2], -r3, lsr #12
   22840:	rsbvs	r9, ip, r0, lsl #10
   22844:	strcs	r9, [r9], #-1029	; 0xfffffbfb
   22848:	andsmi	pc, r8, sp, lsl #17
   2284c:	strbmi	r4, [r8], -r7, lsl #12
   22850:	mcr2	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   22854:	strmi	r9, [r3], r3, lsl #18
   22858:	str	r4, [sl, r2, lsl #13]!
   2285c:			; <UNDEFINED> instruction: 0xf101ad05
   22860:			; <UNDEFINED> instruction: 0x463b0938
   22864:	ldrtmi	r3, [sl], -r0, asr #2
   22868:	strbmi	r9, [r8], -r0, lsl #10
   2286c:			; <UNDEFINED> instruction: 0xf04f606f
   22870:	tstls	r3, r8, lsl #24
   22874:			; <UNDEFINED> instruction: 0xf88d9705
   22878:			; <UNDEFINED> instruction: 0xf7ffc018
   2287c:	ldrtmi	pc, [fp], -sp, lsr #29	; <UNPREDICTABLE>
   22880:	strls	r9, [r0, #-2307]	; 0xfffff6fd
   22884:	stceq	0, cr15, [r9], {79}	; 0x4f
   22888:	movwls	r6, #20591	; 0x506f
   2288c:	andsgt	pc, r8, sp, lsl #17
   22890:	strbmi	r4, [r8], -r2, lsl #12
   22894:			; <UNDEFINED> instruction: 0x461a4617
   22898:	mrc2	7, 4, pc, cr14, cr15, {7}
   2289c:	strmi	r9, [r2], r3, lsl #18
   228a0:	stccs	6, cr4, [r0], {131}	; 0x83
   228a4:	svcge	0x0076f47f
   228a8:	movwcs	lr, #51075	; 0xc783
   228ac:			; <UNDEFINED> instruction: 0xf8c82400
   228b0:	str	r3, [r6, r0]!
   228b4:	b	fe4e083c <wprintw@plt+0xfe4dd3e4>
   228b8:	andeq	pc, r1, ip, lsl #5
   228bc:	andeq	r0, r0, ip, ror #6
   228c0:	andeq	pc, r1, r2, lsr #3
   228c4:			; <UNDEFINED> instruction: 0x460cb530
   228c8:	addlt	r6, r3, sl, asr #16
   228cc:			; <UNDEFINED> instruction: 0x46054919
   228d0:	ldrbtmi	r4, [r9], #-2841	; 0xfffff4e7
   228d4:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   228d8:			; <UNDEFINED> instruction: 0xf04f9301
   228dc:	movwcs	r0, #768	; 0x300
   228e0:	tstlt	r2, r0, lsl #6
   228e4:	blcs	482138 <wprintw@plt+0x47ece0>
   228e8:	stmiavs	r2!, {r0, r1, r2, r3, ip, lr, pc}
   228ec:	mrcvc	1, 0, fp, cr3, cr2, {0}
   228f0:	andsle	r2, r3, r1, lsl fp
   228f4:	blmi	435140 <wprintw@plt+0x431ce8>
   228f8:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
   228fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   22900:	subsmi	r9, sl, r1, lsl #22
   22904:	andlt	sp, r3, r3, lsl r1
   22908:			; <UNDEFINED> instruction: 0x4601bd30
   2290c:			; <UNDEFINED> instruction: 0xf7ff4668
   22910:	strdvs	pc, [r0], #-237	; 0xffffff13	; <UNPREDICTABLE>
   22914:	rscle	r2, r8, r0, lsl #16
   22918:	strb	r6, [r6, r4]!
   2291c:	strbtmi	r4, [r8], -r9, lsr #12
   22920:	mrc2	7, 7, pc, cr4, cr15, {7}
   22924:	stmdacs	r0, {r5, r7, sp, lr}
   22928:	andvs	sp, r4, r4, ror #1
   2292c:			; <UNDEFINED> instruction: 0xf7e0e7e2
   22930:	svclt	0x0000ea56
   22934:	ldrdeq	pc, [r1], -r6
   22938:	andeq	r0, r0, ip, ror #6
   2293c:	strheq	pc, [r1], -r0	; <UNPREDICTABLE>
   22940:	ldrlt	r6, [r0, #-2123]!	; 0xfffff7b5
   22944:	addlt	r2, r3, r0, lsl #22
   22948:	subvs	r4, r3, r4, lsl #12
   2294c:	addseq	sp, sl, r0, lsl sp
   22950:	andls	r6, r1, #3
   22954:	ldrmi	r4, [r0], -sp, lsl #12
   22958:	bl	7e08e0 <wprintw@plt+0x7dd488>
   2295c:	strmi	r9, [r3], -r1, lsl #20
   22960:	cmnlt	r0, r0, lsr #1
   22964:			; <UNDEFINED> instruction: 0xf7e068a9
   22968:	andcs	lr, r0, r4, ror #19
   2296c:	ldclt	0, cr11, [r0, #-12]!
   22970:	andvs	r2, r3, r0, lsl #6
   22974:	rsbvs	r4, r3, r8, lsl r6
   22978:	andlt	r6, r3, r3, lsr #1
   2297c:	rsbvs	fp, r0, r0, lsr sp
   22980:	eorvs	r2, r3, ip
   22984:	svclt	0x0000e7f2
   22988:	ldrbmi	lr, [r0, sp, lsr #18]!
   2298c:	addlt	r4, r2, r4, lsl #12
   22990:	cmplt	r9, r5, lsl r6
   22994:	ldrdls	pc, [r4], -r1
   22998:	svclt	0x00182a00
   2299c:	svceq	0x0000f1b9
   229a0:			; <UNDEFINED> instruction: 0xf1b9dc0e
   229a4:	mcrrle	15, 0, r0, r3, cr0
   229a8:	stmdavs	fp!, {r0, r2, r4, r8, ip, sp, pc}^
   229ac:			; <UNDEFINED> instruction: 0xdc3e2b00
   229b0:	stmib	r4, {r8, r9, sp}^
   229b4:	ldrmi	r3, [r8], -r0, lsl #6
   229b8:	andlt	r6, r2, r3, lsr #1
   229bc:			; <UNDEFINED> instruction: 0x87f0e8bd
   229c0:	ldrdge	pc, [r4], -r2
   229c4:	svceq	0x0000f1ba
   229c8:	bl	299e98 <wprintw@plt+0x296a40>
   229cc:	eorvs	r0, r0, sl
   229d0:	addeq	r9, r0, r1, lsl #2
   229d4:	b	ff86095c <wprintw@plt+0xff85d504>
   229d8:	adcvs	r9, r0, r1, lsl #18
   229dc:	suble	r2, r3, r0, lsl #16
   229e0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   229e4:	stmvs	r9, {r1, r3, r5, r7, fp, sp, lr}
   229e8:	stfeqd	f7, [r4], {160}	; 0xa0
   229ec:	strbmi	r4, [r3], -r5, asr #12
   229f0:	strmi	lr, [sl, #1]!
   229f4:			; <UNDEFINED> instruction: 0xf852dd2d
   229f8:			; <UNDEFINED> instruction: 0xf1087025
   229fc:			; <UNDEFINED> instruction: 0xf8510801
   22a00:	adcsmi	r6, lr, #35	; 0x23
   22a04:			; <UNDEFINED> instruction: 0xf84cbfc4
   22a08:	strcc	r7, [r1, #-40]	; 0xffffffd8
   22a0c:			; <UNDEFINED> instruction: 0xf103dc05
   22a10:	svclt	0x00080301
   22a14:			; <UNDEFINED> instruction: 0xf84c3501
   22a18:	ldrmi	r6, [r9, #40]	; 0x28
   22a1c:	strmi	sp, [sl, #3305]!	; 0xce9
   22a20:	andcs	sp, r0, fp, lsl #24
   22a24:	andhi	pc, r4, r4, asr #17
   22a28:	pop	{r1, ip, sp, pc}
   22a2c:			; <UNDEFINED> instruction: 0x462987f0
   22a30:	andlt	r4, r2, r0, lsr #12
   22a34:			; <UNDEFINED> instruction: 0x47f0e8bd
   22a38:	bl	feadc848 <wprintw@plt+0xfead93f0>
   22a3c:	bl	a5258 <wprintw@plt+0xa1e00>
   22a40:	bl	2305c <wprintw@plt+0x1fc04>
   22a44:	ldrbmi	r0, [r0], #136	; 0x88
   22a48:	addeq	lr, sl, #323584	; 0x4f000
   22a4c:	ldmdb	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22a50:	bl	fea9c9f4 <wprintw@plt+0xfea9959c>
   22a54:	bl	63268 <wprintw@plt+0x5fe10>
   22a58:	bl	2306c <wprintw@plt+0x1fc14>
   22a5c:	ldrmi	r0, [r0], #136	; 0x88
   22a60:			; <UNDEFINED> instruction: 0xf7e00092
   22a64:	ldrb	lr, [ip, r6, ror #18]
   22a68:	str	r2, [r6, ip]!
   22a6c:	svcmi	0x00f0e92d
   22a70:	blhi	ddf2c <wprintw@plt+0xdaad4>
   22a74:	stccs	8, cr6, [r0], {84}	; 0x54
   22a78:	svclt	0x0008b085
   22a7c:	andls	r4, r2, r3, lsl #12
   22a80:	andsvs	fp, ip, r8, lsl #30
   22a84:	bl	116b58 <wprintw@plt+0x113700>
   22a88:	ldrmi	r0, [r0], r4, lsl #14
   22a8c:	ldrmi	r4, [fp], r9, lsl #13
   22a90:	ldmvs	r2, {r0, r1, r2, r8, sl, fp, ip, lr, pc}
   22a94:	streq	lr, [r4], #2818	; 0xb02
   22a98:	blcc	160be8 <wprintw@plt+0x15d790>
   22a9c:	ldrmi	r4, [pc], #-660	; 22aa4 <wprintw@plt+0x1f64c>
   22aa0:			; <UNDEFINED> instruction: 0xf8d9d1fa
   22aa4:	andcs	r1, ip, #68	; 0x44
   22aa8:	ldrdeq	pc, [r0], -r9	; <UNPREDICTABLE>
   22aac:	blx	b2b9a <wprintw@plt+0xaf742>
   22ab0:	stmne	r1, {r0, r9, ip, sp, lr, pc}
   22ab4:	andge	pc, r2, r0, asr r8	; <UNPREDICTABLE>
   22ab8:	svceq	0x0000f1ba
   22abc:	stmvs	lr, {r1, r2, r3, r4, r8, sl, fp, ip, lr, pc}
   22ac0:	strbmi	r2, [r1], -r0, lsl #10
   22ac4:	and	r3, r1, r4, lsl #28
   22ac8:	andsle	r4, r6, r5, asr r5
   22acc:	svcmi	0x0004f856
   22ad0:	stmdavs	r3!, {r0, r8, sl, ip, sp}
   22ad4:	ldrhle	r4, [r7, #43]!	; 0x2b
   22ad8:	mlascc	r4, r4, r8, pc	; <UNPREDICTABLE>
   22adc:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
   22ae0:	mvnsle	r4, fp, asr r5
   22ae4:			; <UNDEFINED> instruction: 0xf7fe6aa0
   22ae8:	stmdacs	r0, {r0, r3, r5, r6, r8, fp, ip, sp, lr, pc}
   22aec:	strtmi	sp, [r0], -ip, ror #1
   22af0:	ldc	0, cr11, [sp], #20
   22af4:	pop	{r1, r8, r9, fp, pc}
   22af8:			; <UNDEFINED> instruction: 0x46888ff0
   22afc:	eorscs	r2, r8, r1, lsl #2
   22b00:	stmda	r2, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22b04:	stmdacs	r0, {r2, r9, sl, lr}
   22b08:	addhi	pc, r5, r0
   22b0c:	strbmi	r1, [r1], -r3, lsl #26
   22b10:			; <UNDEFINED> instruction: 0x461d4618
   22b14:			; <UNDEFINED> instruction: 0xff14f7ff
   22b18:	stmdacs	r0, {r1, r7, r9, sl, lr}
   22b1c:	addshi	pc, ip, r0, asr #32
   22b20:	ldrdcc	pc, [r4], -r8
   22b24:	mlascs	r4, r4, r8, pc	; <UNPREDICTABLE>
   22b28:	adcvs	r2, r5, #0, 22
   22b2c:	andeq	pc, r3, #-1409286143	; 0xac000001
   22b30:	eorscs	pc, r4, r4, lsl #17
   22b34:			; <UNDEFINED> instruction: 0xf104dd64
   22b38:	strls	r0, [r3, -ip, lsl #4]
   22b3c:	strtmi	r4, [pc], -r6, lsl #12
   22b40:	bcs	45e368 <wprintw@plt+0x45af10>
   22b44:	andeq	pc, r8, #4, 2
   22b48:	bcs	fe45e370 <wprintw@plt+0xfe45af18>
   22b4c:	andeq	pc, r4, #11
   22b50:			; <UNDEFINED> instruction: 0xf8d89201
   22b54:			; <UNDEFINED> instruction: 0xf8d91008
   22b58:			; <UNDEFINED> instruction: 0xf8512000
   22b5c:	bl	a6bfc <wprintw@plt+0xa37a4>
   22b60:	ldmdavs	r5, {r0, r6, r7, r9}^
   22b64:	vorr.i16	d23, #208	; 0x00d0
   22b68:	stmdacs	r1, {r0, r3, r8, sl, sp}
   22b6c:	stccs	15, cr11, [r0, #-32]	; 0xffffffe0
   22b70:	ldmibvc	r1, {r1, r6, ip, lr, pc}
   22b74:			; <UNDEFINED> instruction: 0xf8942802
   22b78:	vmvn.i32	d18, #148	; 0x00000094
   22b7c:	vaddw.u8	<illegal reg q8.5>, q1, d0
   22b80:	b	1329c88 <wprintw@plt+0x1326830>
   22b84:	vrhadd.u32	d16, d1, d1
   22b88:			; <UNDEFINED> instruction: 0xf8841245
   22b8c:	svclt	0x00022034
   22b90:			; <UNDEFINED> instruction: 0xf042b2d2
   22b94:			; <UNDEFINED> instruction: 0xf8840210
   22b98:	andle	r2, r7, r4, lsr r0
   22b9c:	svclt	0x00022804
   22ba0:	mlascs	r4, r4, r8, pc	; <UNPREDICTABLE>
   22ba4:	subeq	pc, r0, #66	; 0x42
   22ba8:	eorscs	pc, r4, r4, lsl #17
   22bac:	bvs	fe8cf848 <wprintw@plt+0xfe8cc3f0>
   22bb0:	mlasle	lr, r7, r2, r4
   22bb4:	ldrle	r0, [r6, #-2027]!	; 0xfffff815
   22bb8:	svceq	0x0001f01b
   22bbc:	streq	sp, [fp, sl]!
   22bc0:	strbteq	sp, [r9], r8, lsl #8
   22bc4:			; <UNDEFINED> instruction: 0xf01bd502
   22bc8:	andle	r0, r3, r2, lsl #30
   22bcc:	strle	r0, [r7, #-1642]!	; 0xfffff996
   22bd0:	bllt	b097dc <wprintw@plt+0xb06384>
   22bd4:	andeq	lr, sl, #186368	; 0x2d800
   22bd8:	stmiavs	r1!, {r1, r3, sl, ip, lr, pc}
   22bdc:	ble	1f360c <wprintw@plt+0x1f01b4>
   22be0:	vnmls.f16	s6, s16, s2
   22be4:	umlalvs	r0, r1, r0, sl
   22be8:	bne	45e450 <wprintw@plt+0x45aff8>
   22bec:			; <UNDEFINED> instruction: 0xf9bcf7ff
   22bf0:	ldrdcc	pc, [r4], -r8
   22bf4:	beq	9f024 <wprintw@plt+0x9bbcc>
   22bf8:	addsmi	r3, lr, #1048576	; 0x100000
   22bfc:	svcls	0x0003dba9
   22c00:			; <UNDEFINED> instruction: 0x4648463a
   22c04:			; <UNDEFINED> instruction: 0xf7fe4621
   22c08:	stmdacs	r0, {r0, r1, r8, r9, fp, ip, sp, lr, pc}
   22c0c:	svcge	0x006ff43f
   22c10:			; <UNDEFINED> instruction: 0xf7ff4620
   22c14:	bls	e0d70 <wprintw@plt+0xdd918>
   22c18:	strcs	r2, [r0], #-780	; 0xfffffcf4
   22c1c:			; <UNDEFINED> instruction: 0xe7666013
   22c20:	ldrdcc	pc, [r4], -r8
   22c24:	streq	lr, [r8, r8, ror #15]!
   22c28:			; <UNDEFINED> instruction: 0xf01bd5cb
   22c2c:	sbcle	r0, r8, r1, lsl #30
   22c30:	ldrdcs	lr, [ip], -r0
   22c34:	ldmib	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22c38:	rscle	r2, r9, r0, lsl #16
   22c3c:	adcvs	r4, r0, #68157440	; 0x4100000
   22c40:	mrc2	7, 3, pc, cr14, cr15, {7}
   22c44:	stmdacs	r0, {r1, r7, r9, sl, lr}
   22c48:			; <UNDEFINED> instruction: 0xf894d1e2
   22c4c:			; <UNDEFINED> instruction: 0xf0422034
   22c50:			; <UNDEFINED> instruction: 0xf8840280
   22c54:			; <UNDEFINED> instruction: 0xe7ad2034
   22c58:			; <UNDEFINED> instruction: 0xf7e04620
   22c5c:	ldrb	lr, [sl, ip, asr #16]
   22c60:	svcmi	0x00f8e92d
   22c64:	ldmdavs	r6, {r0, r7, r9, sl, lr}^
   22c68:	svclt	0x00042e00
   22c6c:	ldrtmi	r6, [r4], -r6
   22c70:	addhi	pc, r7, r0
   22c74:	pkhbtmi	r4, r8, r2, lsl #13
   22c78:	ldmvs	r3, {r0, r1, r2, r8, sl, fp, ip, lr, pc}
   22c7c:	orreq	lr, r6, r3, lsl #22
   22c80:	blcs	160dd4 <wprintw@plt+0x15d97c>
   22c84:	ldrmi	r4, [r6], #-665	; 0xfffffd67
   22c88:			; <UNDEFINED> instruction: 0xf8d8d1fa
   22c8c:	movwcs	r2, #49220	; 0xc044
   22c90:	ldrdne	pc, [r0], -r8	; <UNPREDICTABLE>
   22c94:	blx	f2d66 <wprintw@plt+0xef90e>
   22c98:	stmiane	sl, {r1, r8, r9, ip, sp, lr, pc}^
   22c9c:	andlt	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   22ca0:	svceq	0x0000f1bb
   22ca4:	ldmvs	r7, {r4, r8, sl, fp, ip, lr, pc}
   22ca8:	svccc	0x00042500
   22cac:	svcmi	0x0004f857
   22cb0:	ldrbmi	r3, [r1], -r1, lsl #10
   22cb4:	stmdavs	r3!, {r5, r8, sl, fp, ip}
   22cb8:			; <UNDEFINED> instruction: 0xd10342b3
   22cbc:			; <UNDEFINED> instruction: 0xf87ef7fe
   22cc0:	cmple	lr, r0, lsl #16
   22cc4:	mvnsle	r4, sp, asr r5
   22cc8:	eorscs	r2, r8, r1, lsl #2
   22ccc:	svc	0x005cf7df
   22cd0:	stmdacs	r0, {r2, r9, sl, lr}
   22cd4:	stcne	0, cr13, [r5, #-416]	; 0xfffffe60
   22cd8:			; <UNDEFINED> instruction: 0x46284651
   22cdc:	mrc2	7, 1, pc, cr0, cr15, {7}
   22ce0:	cmple	lr, r0, lsl #16
   22ce4:	ldrdvc	pc, [r4], -sl
   22ce8:	svccs	0x000062a5
   22cec:			; <UNDEFINED> instruction: 0xf8dadd43
   22cf0:	vst4.8	{d17-d20}, [pc], r8
   22cf4:			; <UNDEFINED> instruction: 0xf8d84e7f
   22cf8:	vaddl.s8	q14, d0, d0
   22cfc:	bl	66510 <wprintw@plt+0x630b8>
   22d00:	ands	r0, r9, r7, lsl #15
   22d04:	mlascs	r4, r4, r8, pc	; <UNPREDICTABLE>
   22d08:			; <UNDEFINED> instruction: 0xf8932802
   22d0c:	vaddl.u8	q13, d2, d6
   22d10:	vmls.f<illegal width 8>	<illegal reg q8.5>, q5, d0[0]
   22d14:	b	116951c <wprintw@plt+0x11660c4>
   22d18:	vrshl.u32	d16, d10, d5
   22d1c:			; <UNDEFINED> instruction: 0xf8841245
   22d20:	eorsle	r2, r1, r4, lsr r0
   22d24:	teqle	r5, r4, lsl #16
   22d28:	mlascc	r4, r4, r8, pc	; <UNPREDICTABLE>
   22d2c:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
   22d30:	eorscc	pc, r4, r4, lsl #17
   22d34:	andsle	r4, lr, pc, lsl #5
   22d38:	blcc	160e84 <wprintw@plt+0x15da2c>
   22d3c:	biceq	lr, r3, #12, 22	; 0x3000
   22d40:	stmdacs	r1, {r3, r4, r8, fp, ip, sp, lr}
   22d44:	ldmdavs	sl, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
   22d48:	svceq	0x0002ea1e
   22d4c:	ldmibvc	sl, {r1, r4, r5, r6, r7, ip, lr, pc}
   22d50:	mlascc	r4, r4, r8, pc	; <UNPREDICTABLE>
   22d54:	andne	pc, r0, r2, asr #7
   22d58:	subne	pc, r0, #201326595	; 0xc000003
   22d5c:	vcgt.u32	d20, d2, d2
   22d60:			; <UNDEFINED> instruction: 0xf8841345
   22d64:			; <UNDEFINED> instruction: 0xf8943034
   22d68:	addmi	r3, pc, #52	; 0x34
   22d6c:	orreq	pc, r0, #67	; 0x43
   22d70:	eorscc	pc, r4, r4, lsl #17
   22d74:	ldrtmi	sp, [r2], -r0, ror #3
   22d78:	strtmi	r4, [r1], -r0, asr #12
   22d7c:	blx	1260d7c <wprintw@plt+0x125d924>
   22d80:			; <UNDEFINED> instruction: 0x4620b9b8
   22d84:	svchi	0x00f8e8bd
   22d88:			; <UNDEFINED> instruction: 0xf043b2d3
   22d8c:			; <UNDEFINED> instruction: 0xf8840310
   22d90:			; <UNDEFINED> instruction: 0xe7cf3034
   22d94:	rscle	r2, r6, ip, lsl #16
   22d98:	b	7bcf0c <wprintw@plt+0x7b9ab4>
   22d9c:	sbcle	r0, r9, r3, lsl #30
   22da0:	strtmi	lr, [r0], -r1, ror #15
   22da4:	svc	0x00a6f7df
   22da8:	strcs	r2, [r0], #-780	; 0xfffffcf4
   22dac:	andcc	pc, r0, r9, asr #17
   22db0:	strtmi	lr, [r0], -r7, ror #15
   22db4:			; <UNDEFINED> instruction: 0xff84f7fe
   22db8:	svclt	0x0000e7f6
   22dbc:	ldrbmi	lr, [r0, sp, lsr #18]!
   22dc0:	stcmi	6, cr4, [r1], #-512	; 0xfffffe00
   22dc4:	stmdami	r1!, {r1, r2, r3, r4, r9, sl, fp, ip}
   22dc8:	ldrbtmi	fp, [ip], #-134	; 0xffffff7a
   22dcc:	stmdavs	r0, {r5, fp, ip, lr}
   22dd0:			; <UNDEFINED> instruction: 0xf04f9005
   22dd4:	stcle	0, cr0, [r8, #-0]
   22dd8:			; <UNDEFINED> instruction: 0xf1a21f0c
   22ddc:	svcge	0x00020a04
   22de0:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   22de4:	ands	r2, r6, r0, lsl #10
   22de8:	andcc	fp, r4, #-2147483612	; 0x80000024
   22dec:	ldrtmi	r3, [r8], -r4, lsl #2
   22df0:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
   22df4:	stmiblt	r8, {r0, ip, pc}^
   22df8:			; <UNDEFINED> instruction: 0x4641463a
   22dfc:			; <UNDEFINED> instruction: 0xf7ff4648
   22e00:	strmi	pc, [r3], -pc, lsr #30
   22e04:	eorvs	r9, r3, r4, lsl #16
   22e08:	svc	0x0074f7df
   22e0c:	stmdblt	r8!, {r0, fp, ip, pc}^
   22e10:	adcmi	r3, lr, #4194304	; 0x400000
   22e14:			; <UNDEFINED> instruction: 0xf854d009
   22e18:			; <UNDEFINED> instruction: 0xf85a1f04
   22e1c:	stmdbcs	r0, {r2, r8, r9, sl, fp, sp}
   22e20:	strcc	sp, [r1, #-482]	; 0xfffffe1e
   22e24:	adcmi	r6, lr, #34	; 0x22
   22e28:	strdcs	sp, [r0], -r5
   22e2c:	blmi	1f5654 <wprintw@plt+0x1f21fc>
   22e30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   22e34:	blls	17cea4 <wprintw@plt+0x179a4c>
   22e38:	qaddle	r4, sl, r2
   22e3c:	pop	{r1, r2, ip, sp, pc}
   22e40:			; <UNDEFINED> instruction: 0xf7df87f0
   22e44:	svclt	0x0000efcc
   22e48:	ldrdeq	lr, [r1], -lr	; <UNPREDICTABLE>
   22e4c:	andeq	r0, r0, ip, ror #6
   22e50:	andeq	lr, r1, r8, ror fp
   22e54:	svcmi	0x00f0e92d
   22e58:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
   22e5c:	strmi	r8, [r7], -r2, lsl #22
   22e60:	ldrcs	r4, [r8, #-2683]	; 0xfffff585
   22e64:	andcs	r6, r0, r4, asr #29
   22e68:	bcc	fe45e690 <wprintw@plt+0xfe45b238>
   22e6c:	addlt	r4, fp, r9, ror fp
   22e70:	tstls	r0, sl, ror r4
   22e74:	ldmpl	r3, {r0, r5, r9, sl, lr}^
   22e78:	movwls	r6, #38939	; 0x981b
   22e7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   22e80:	stmdane	fp, {r0, r3, sp, lr, pc}
   22e84:	subsne	r6, fp, sl, ror pc
   22e88:	andcs	pc, r3, #5120	; 0x1400
   22e8c:	addsmi	r6, r6, #5373952	; 0x520000
   22e90:	mrrcne	15, 12, fp, r8, cr12
   22e94:	addmi	r4, r1, #26214400	; 0x1900000
   22e98:	addmi	sp, r4, #62208	; 0xf300
   22e9c:	adcshi	pc, r0, r0, asr #6
   22ea0:	svcvs	0x007c2318
   22ea4:			; <UNDEFINED> instruction: 0xf000fb03
   22ea8:	ldmdavs	fp, {r0, r1, r5, fp, ip}^
   22eac:			; <UNDEFINED> instruction: 0xf040429e
   22eb0:			; <UNDEFINED> instruction: 0xf10080a7
   22eb4:	movwls	r0, #13080	; 0x3318
   22eb8:	ldrtmi	r9, [r2], r0, lsl #22
   22ebc:	ldrsblt	pc, [r4], #-135	; 0xffffff79	; <UNPREDICTABLE>
   22ec0:	stmdbeq	r8, {r0, r1, r8, ip, sp, lr, pc}
   22ec4:	vmla.f64	d10, d8, d5
   22ec8:	blls	f1710 <wprintw@plt+0xee2b8>
   22ecc:	sub	r4, r6, ip, lsl r4
   22ed0:	b	13fe8c4 <wprintw@plt+0x13fb46c>
   22ed4:			; <UNDEFINED> instruction: 0xf8db0885
   22ed8:	bl	e6f10 <wprintw@plt+0xe3ab8>
   22edc:	andls	r0, r1, r8
   22ee0:	eorvs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   22ee4:	eorcc	pc, r2, r1, asr r8	; <UNPREDICTABLE>
   22ee8:	rsbsle	r2, fp, r0, lsl #28
   22eec:			; <UNDEFINED> instruction: 0xf10668b0
   22ef0:	ldrmi	r0, [sl], -ip, lsl #2
   22ef4:			; <UNDEFINED> instruction: 0xf7fe9301
   22ef8:	bllt	1662e44 <wprintw@plt+0x165f9ec>
   22efc:	vldmdbne	r1!, {s20-s25}
   22f00:	ldrmi	r9, [r0], -r2, lsl #4
   22f04:	ldc2	7, cr15, [ip, #-1020]	; 0xfffffc04
   22f08:	bls	c9b14 <wprintw@plt+0xc66bc>
   22f0c:			; <UNDEFINED> instruction: 0x46064619
   22f10:			; <UNDEFINED> instruction: 0x96054610
   22f14:			; <UNDEFINED> instruction: 0xf92af7fe
   22f18:			; <UNDEFINED> instruction: 0xf0809b05
   22f1c:	blcs	22f28 <wprintw@plt+0x1fad0>
   22f20:			; <UNDEFINED> instruction: 0xf040bf18
   22f24:			; <UNDEFINED> instruction: 0xf0100001
   22f28:	ldrshle	r0, [fp, #-255]!	; 0xffffff01
   22f2c:	vaddvs.f32	s19, s22, s4
   22f30:	movwls	r4, #5187	; 0x1443
   22f34:	mrc	6, 0, r4, cr8, cr9, {2}
   22f38:			; <UNDEFINED> instruction: 0xf7ff0a10
   22f3c:	bls	a2988 <wprintw@plt+0x9f530>
   22f40:	stmdals	r8, {r0, r1, r9, sl, lr}
   22f44:			; <UNDEFINED> instruction: 0xf7df6013
   22f48:	mrcvs	14, 3, lr, cr11, cr6, {6}
   22f4c:	eorcc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   22f50:	rsble	r2, r3, r0, lsl #22
   22f54:	stccc	8, cr15, [r4], {20}
   22f58:	blcs	2ffc0 <wprintw@plt+0x2cb68>
   22f5c:	blls	570a4 <wprintw@plt+0x53c4c>
   22f60:			; <UNDEFINED> instruction: 0xf8544649
   22f64:	ldmdavs	lr, {r3, r4, sl, fp, sp}^
   22f68:			; <UNDEFINED> instruction: 0xf7fe4630
   22f6c:	stmdacs	r0, {r0, r1, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   22f70:	ldmdb	r4, {r4, r5, r6, r7, ip, lr, pc}^
   22f74:	ldrbmi	r3, [r5], #-1284	; 0xfffffafc
   22f78:	strmi	r1, [sl, #2797]!	; 0xaed
   22f7c:			; <UNDEFINED> instruction: 0xf8dbd1a8
   22f80:	strcs	r3, [ip, #-20]	; 0xffffffec
   22f84:			; <UNDEFINED> instruction: 0x46494630
   22f88:	andcc	pc, r2, #5120	; 0x1400
   22f8c:	ldmdavs	sl, {r0, r1, r4, r7, fp, sp, lr}
   22f90:			; <UNDEFINED> instruction: 0xff84f7fe
   22f94:	bicsle	r2, sp, r0, lsl #16
   22f98:	andcs	r4, r4, r6, lsl #12
   22f9c:	ldrmi	r2, [r0], r1, lsl #6
   22fa0:	movwcc	lr, #27085	; 0x69cd
   22fa4:	svc	0x00f8f7df
   22fa8:	stmdacs	r0, {r3, ip, pc}
   22fac:			; <UNDEFINED> instruction: 0xf8c0d049
   22fb0:	blls	5c2fb8 <wprintw@plt+0x5bfb60>
   22fb4:	vnmls.f16	s20, s16, s12
   22fb8:			; <UNDEFINED> instruction: 0x46582a90
   22fbc:	strls	r9, [r5], -r1, lsl #2
   22fc0:	blx	260fc4 <wprintw@plt+0x25db6c>
   22fc4:	ldmib	sp, {r2, r9, sl, lr}^
   22fc8:			; <UNDEFINED> instruction: 0xf7ff0100
   22fcc:	strmi	pc, [r5], -sp, lsr #17
   22fd0:			; <UNDEFINED> instruction: 0xf7df9808
   22fd4:	stmdals	r5, {r4, r7, r9, sl, fp, sp, lr, pc}
   22fd8:	movweq	lr, #23108	; 0x5a44
   22fdc:			; <UNDEFINED> instruction: 0xd1294303
   22fe0:			; <UNDEFINED> instruction: 0xe7726f7c
   22fe4:	movwls	r2, #8196	; 0x2004
   22fe8:	stmib	sp, {r0, r8, r9, sp}^
   22fec:			; <UNDEFINED> instruction: 0xf7df3306
   22ff0:	ldrdls	lr, [r8], -r4
   22ff4:	blls	cf77c <wprintw@plt+0xcc324>
   22ff8:	strls	sl, [r5], -r6, lsl #20
   22ffc:	ldr	r6, [r9, r3]
   23000:	bmi	56b008 <wprintw@plt+0x567bb0>
   23004:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   23008:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2300c:	subsmi	r9, sl, r9, lsl #22
   23010:	andlt	sp, fp, fp, lsl r1
   23014:	blhi	de310 <wprintw@plt+0xdaeb8>
   23018:	svchi	0x00f0e8bd
   2301c:	stmdacs	r0, {r0, r2, fp, ip, pc}
   23020:			; <UNDEFINED> instruction: 0xe7eed098
   23024:			; <UNDEFINED> instruction: 0xf7df9808
   23028:	stmdals	r5, {r1, r2, r5, r6, r9, sl, fp, sp, lr, pc}
   2302c:	mvnle	r2, r0, lsl #16
   23030:	strb	r2, [r6, ip]!
   23034:	mvnle	r2, r0, lsl #16
   23038:	svclt	0x00142c00
   2303c:	strtmi	r4, [r8], -r0, lsr #12
   23040:	stmib	sp, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   23044:	strtmi	r6, [lr], -r6, lsl #12
   23048:			; <UNDEFINED> instruction: 0xf7dfe7b3
   2304c:	svclt	0x0000eec8
   23050:	andeq	lr, r1, r8, lsr fp
   23054:	andeq	r0, r0, ip, ror #6
   23058:	andeq	lr, r1, r2, lsr #19
   2305c:			; <UNDEFINED> instruction: 0x460cb538
   23060:	blcs	442894 <wprintw@plt+0x43f43c>
   23064:	stmdavs	fp, {r1, r2, r8, ip, lr, pc}^
   23068:	ldmvs	sl, {sp}^
   2306c:	ldrdvs	r6, [sl], #155	; 0x9b
   23070:	ldflts	f6, [r8, #-812]!	; 0xfffffcd4
   23074:	strmi	r6, [r5], -r1, ror #1
   23078:	andne	lr, r5, #3424256	; 0x344000
   2307c:	stc2	7, cr15, [lr], {254}	; 0xfe
   23080:	strmi	r1, [r3], -r2, asr #24
   23084:	andle	r6, lr, r0, ror #3
   23088:	bcs	342918 <wprintw@plt+0x33f4c0>
   2308c:	andcs	fp, r0, r8, lsl pc
   23090:	stmdavs	sl!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   23094:	stmdbvs	r1!, {sp}^
   23098:	biceq	lr, r3, #2048	; 0x800
   2309c:	vceq.i32	q11, <illegal reg q0.5>, q5
   230a0:	subsvs	r2, sl, r1, lsl r2
   230a4:	andcs	fp, ip, r8, lsr sp
   230a8:	svclt	0x0000bd38
   230ac:	svcmi	0x00f0e92d
   230b0:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
   230b4:	tstcs	ip, r2, lsl #22
   230b8:	strcs	r6, [r0], #-2503	; 0xfffff639
   230bc:	pkhtbmi	r4, r0, r8, asr #28
   230c0:	blx	7662a <wprintw@plt+0x731d2>
   230c4:	addlt	r7, r9, r9, lsl #14
   230c8:	stmdage	r4, {r1, r2, r3, r4, r5, r6, sl, lr}
   230cc:	andls	r9, r3, r4, lsl #8
   230d0:	stmdavs	sp!, {r0, r2, r4, r5, r6, r8, fp, ip, lr}
   230d4:			; <UNDEFINED> instruction: 0xf04f9507
   230d8:	subvs	r0, r4, r0, lsl #10
   230dc:	ldmdavs	lr!, {r1, r2, sl, ip, pc}^
   230e0:	adcmi	r9, r6, #536870912	; 0x20000000
   230e4:	addshi	pc, r8, r0, asr #6
   230e8:	bcc	fe45e910 <wprintw@plt+0xfe45b4b8>
   230ec:	movwcc	r4, #34323	; 0x8613
   230f0:	bleq	25f514 <wprintw@plt+0x25c0bc>
   230f4:	mvfe	f1, f1
   230f8:	ands	r3, r8, r0, lsl sl
   230fc:	cmple	r0, r0, lsl #16
   23100:	vnmls.f64	d9, d8, d2
   23104:	ldmdavs	r8, {r4, r9, fp, ip}^
   23108:	mcr2	7, 6, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
   2310c:	eorsle	r2, r8, r0, lsl #16
   23110:			; <UNDEFINED> instruction: 0x201cf8d8
   23114:	vnmls.f64	d9, d8, d0
   23118:	stmdals	r3, {r4, r7, r9, fp, ip}
   2311c:			; <UNDEFINED> instruction: 0xf7ff441a
   23120:	stmdacs	r0, {r0, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   23124:	ldmdavs	lr!, {r0, r1, r4, r5, r6, r8, ip, lr, pc}^
   23128:	adcmi	r3, r6, #16777216	; 0x1000000
   2312c:	ldmvs	sl!, {r0, r4, r5, r8, sl, fp, ip, lr, pc}
   23130:	eorpl	pc, r4, r2, asr r8	; <UNPREDICTABLE>
   23134:	rscsle	r4, r7, r9, lsr #11
   23138:	ldrdcs	pc, [r0], -r8
   2313c:	sbceq	lr, r5, #2048	; 0x800
   23140:			; <UNDEFINED> instruction: 0x07137912
   23144:	blls	9890c <wprintw@plt+0x954b4>
   23148:			; <UNDEFINED> instruction: 0xf8d84659
   2314c:			; <UNDEFINED> instruction: 0x46302014
   23150:	vqrdmulh.s<illegal width 8>	d15, d5, d3
   23154:	beq	11dd64 <wprintw@plt+0x11a90c>
   23158:	ldrdpl	pc, [r8], -sl
   2315c:	stmdavs	sl!, {r8, r9, ip, pc}
   23160:	mrc2	7, 4, pc, cr12, cr14, {7}
   23164:	ldrdne	pc, [r4], -sl
   23168:			; <UNDEFINED> instruction: 0xdcc72901
   2316c:	bicsle	r2, fp, r0, lsl #16
   23170:	vnmls.f64	d9, d8, d2
   23174:	ldmdavs	r8, {r4, r9, fp, ip}^
   23178:	mrc2	7, 4, pc, cr0, cr14, {7}
   2317c:	sbcsle	r2, r3, r0, lsl #16
   23180:	stmdavs	sl!, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
   23184:	vstrle	s5, [pc]	; 2318c <wprintw@plt+0x1fd34>
   23188:			; <UNDEFINED> instruction: 0x46304659
   2318c:	mcr2	7, 4, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
   23190:	cdpcs	7, 0, cr14, cr0, cr12, {7}
   23194:	blls	da640 <wprintw@plt+0xd71e8>
   23198:	strcs	sl, [r0], #-3334	; 0xfffff2fa
   2319c:	stmdaeq	r8, {r0, r1, r8, ip, sp, lr, pc}
   231a0:	stmdbeq	r4, {r0, r1, r8, ip, sp, lr, pc}
   231a4:	ldmvs	fp!, {r1, r3, r4, r7, r9, sl, lr}
   231a8:	stmdals	r5, {r0, r3, r5, r9, sl, lr}
   231ac:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   231b0:	mrc2	7, 3, pc, cr4, cr14, {7}
   231b4:			; <UNDEFINED> instruction: 0xf8dab9b0
   231b8:	strbmi	fp, [r1], -r4
   231bc:			; <UNDEFINED> instruction: 0xf7fe4658
   231c0:	cdpne	14, 4, cr15, cr2, cr13, {3}
   231c4:	svclt	0x00b4455a
   231c8:	movwcs	r2, #4864	; 0x1300
   231cc:	bicsvc	lr, r2, #339968	; 0x53000
   231d0:			; <UNDEFINED> instruction: 0xf10bd108
   231d4:			; <UNDEFINED> instruction: 0x464133ff
   231d8:			; <UNDEFINED> instruction: 0xf8ca4648
   231dc:			; <UNDEFINED> instruction: 0xf7fe3004
   231e0:	ldmdavs	lr!, {r0, r1, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   231e4:	adcmi	r3, r6, #16777216	; 0x1000000
   231e8:	stmdals	r6, {r0, r2, r3, r4, r6, r7, sl, fp, ip, lr, pc}
   231ec:			; <UNDEFINED> instruction: 0xf7df2500
   231f0:	bmi	39e800 <wprintw@plt+0x39b3a8>
   231f4:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   231f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   231fc:	subsmi	r9, sl, r7, lsl #22
   23200:	strtmi	sp, [r8], -ip, lsl #2
   23204:	ldc	0, cr11, [sp], #36	; 0x24
   23208:	pop	{r1, r8, r9, fp, pc}
   2320c:			; <UNDEFINED> instruction: 0x46058ff0
   23210:			; <UNDEFINED> instruction: 0xf7df9806
   23214:			; <UNDEFINED> instruction: 0xe7eced70
   23218:	strb	r4, [r7, r0, lsr #12]!
   2321c:	ldcl	7, cr15, [lr, #892]	; 0x37c
   23220:	andeq	lr, r1, r0, ror #17
   23224:	andeq	r0, r0, ip, ror #6
   23228:			; <UNDEFINED> instruction: 0x0001e7b2
   2322c:			; <UNDEFINED> instruction: 0x279cf8df
   23230:			; <UNDEFINED> instruction: 0x379cf8df
   23234:	svcmi	0x00f0e92d
   23238:	adclt	r4, r9, sl, ror r4
   2323c:	vst1.32	{d20-d22}, [pc], r2
   23240:	tstls	r4, r0, lsr r0
   23244:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   23248:			; <UNDEFINED> instruction: 0xf04f9327
   2324c:			; <UNDEFINED> instruction: 0xf7df0300
   23250:	andls	lr, r1, r4, lsr #29
   23254:			; <UNDEFINED> instruction: 0xf0002800
   23258:	stflsd	f0, [r4, #-152]	; 0xffffff68
   2325c:	ldmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   23260:	blls	6c268 <wprintw@plt+0x68e10>
   23264:	strbmi	r4, [r8], -r1, lsr #12
   23268:	rscvs	r2, ip, #32, 4
   2326c:			; <UNDEFINED> instruction: 0xf503632c
   23270:	movwls	r6, #9024	; 0x2340
   23274:	svc	0x0060f7df
   23278:	adcmi	r6, r0, #168, 16	; 0xa80000
   2327c:	teqhi	pc, #64, 6	; <UNPREDICTABLE>
   23280:	blge	5f4d14 <wprintw@plt+0x5f18bc>
   23284:	movwls	r9, #1030	; 0x406
   23288:	eorge	pc, r4, sp, asr #17
   2328c:	stmdbls	r6, {r2, r8, r9, fp, ip, pc}
   23290:	ldrdeq	r6, [fp], sl
   23294:	blls	287ebc <wprintw@plt+0x284a64>
   23298:	eorcs	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   2329c:	bl	fd310 <wprintw@plt+0xf9eb8>
   232a0:			; <UNDEFINED> instruction: 0xf89a0ac2
   232a4:			; <UNDEFINED> instruction: 0xf8da8004
   232a8:			; <UNDEFINED> instruction: 0xf1b84004
   232ac:			; <UNDEFINED> instruction: 0xf3c40f01
   232b0:			; <UNDEFINED> instruction: 0xf0002409
   232b4:			; <UNDEFINED> instruction: 0xf1b88107
   232b8:			; <UNDEFINED> instruction: 0xf0000f03
   232bc:			; <UNDEFINED> instruction: 0xf1b88281
   232c0:			; <UNDEFINED> instruction: 0xf0000f05
   232c4:			; <UNDEFINED> instruction: 0xf1b881f2
   232c8:			; <UNDEFINED> instruction: 0xf0000f07
   232cc:	blls	1c3c70 <wprintw@plt+0x1c0818>
   232d0:	movwls	r3, #25345	; 0x6301
   232d4:	blle	ff673ce8 <wprintw@plt+0xff670890>
   232d8:	svceq	0x0000f1bb
   232dc:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   232e0:	msrhi	SPSR_fxc, #64, 6
   232e4:	streq	pc, [r1], #-267	; 0xfffffef5
   232e8:	strcs	r9, [r0], -ip, lsl #8
   232ec:	adceq	r9, r4, sp, lsl #12
   232f0:			; <UNDEFINED> instruction: 0xf7df4620
   232f4:			; <UNDEFINED> instruction: 0x4607ee52
   232f8:	stmdacs	r0, {r1, r2, r3, ip, pc}
   232fc:	rsbshi	pc, ip, #0
   23300:	strls	r2, [fp], -ip, lsl #10
   23304:	vqrdmulh.s<illegal width 8>	d15, d11, d5
   23308:	movwls	r4, #30232	; 0x7618
   2330c:	mcr	7, 2, pc, cr4, cr15, {6}	; <UNPREDICTABLE>
   23310:	stmdacs	r0, {ip, pc}
   23314:	rsbshi	pc, r0, #0
   23318:			; <UNDEFINED> instruction: 0x3c049b00
   2331c:			; <UNDEFINED> instruction: 0x4631a81f
   23320:	eorcs	r4, r0, #587202560	; 0x23000000
   23324:	strtmi	r9, [r3], #-770	; 0xfffffcfe
   23328:			; <UNDEFINED> instruction: 0xf10d9005
   2332c:	movwls	r0, #14640	; 0x3930
   23330:	svc	0x0002f7df
   23334:	ldrtmi	r9, [r0], r1, lsl #22
   23338:			; <UNDEFINED> instruction: 0xf6039606
   2333c:			; <UNDEFINED> instruction: 0x461c461c
   23340:	strbmi	r9, [fp], -r8, lsl #6
   23344:			; <UNDEFINED> instruction: 0x469b46d9
   23348:	movwls	r2, #54016	; 0xd300
   2334c:	addsmi	r6, r8, #96, 16	; 0x600000
   23350:	strcs	fp, [r0, -r8, asr #31]
   23354:	stmiavs	r2!, {r0, r1, r2, r4, r8, sl, fp, ip, lr, pc}
   23358:	ldrdcc	pc, [ip], -sl
   2335c:	eorcs	pc, r7, r2, asr r8	; <UNPREDICTABLE>
   23360:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   23364:	andle	r1, fp, sl, asr ip
   23368:			; <UNDEFINED> instruction: 0x1018f8da
   2336c:	blx	174cd6 <wprintw@plt+0x17187e>
   23370:			; <UNDEFINED> instruction: 0xf7fe1103
   23374:	ldrdls	pc, [fp], -r9
   23378:			; <UNDEFINED> instruction: 0xf0402800
   2337c:	stmdavs	r0!, {r3, r4, r5, r9, pc}^
   23380:	adcsmi	r3, r8, #262144	; 0x40000
   23384:	svcge	0x000bdce7
   23388:	ldrbmi	r2, [sl], -r0, lsl #6
   2338c:			; <UNDEFINED> instruction: 0x46384651
   23390:	blx	1b61396 <wprintw@plt+0x1b5df3e>
   23394:			; <UNDEFINED> instruction: 0xf8439b00
   23398:	stmdacs	r0, {r3, r5}
   2339c:	addhi	pc, pc, #0
   233a0:	mlascc	r4, r0, r9, pc	; <UNPREDICTABLE>
   233a4:	vqdmlsl.s<illegal width 8>	q9, d0, d0
   233a8:	blls	c3c94 <wprintw@plt+0xc083c>
   233ac:			; <UNDEFINED> instruction: 0xf8439a03
   233b0:	blls	23458 <wprintw@plt+0x20000>
   233b4:	eorcc	pc, r8, r3, asr r8	; <UNPREDICTABLE>
   233b8:	eorcc	pc, r8, r2, asr #16
   233bc:			; <UNDEFINED> instruction: 0xf1a69905
   233c0:	strmi	r0, [pc], -r0, lsr #32
   233c4:	svccc	0x0004f850
   233c8:	addmi	r6, r6, #655360	; 0xa0000
   233cc:	movweq	lr, #10819	; 0x2a43
   233d0:	blcc	1614dc <wprintw@plt+0x15e084>
   233d4:			; <UNDEFINED> instruction: 0xf108d1f6
   233d8:	strcc	r0, [ip], #-2049	; 0xfffff7ff
   233dc:			; <UNDEFINED> instruction: 0xf10645c8
   233e0:			; <UNDEFINED> instruction: 0xd1b10620
   233e4:	strbmi	r9, [fp], r6, lsl #26
   233e8:			; <UNDEFINED> instruction: 0xf0402d00
   233ec:	vst1.32	{d24-d27}, [pc :128], r5
   233f0:	andcs	r7, r4, r0, lsl #3
   233f4:	bl	ff261378 <wprintw@plt+0xff25df20>
   233f8:	strmi	r9, [r1], r4, lsl #22
   233fc:	stmdacs	r0, {r3, r4, r6, r7, r9, sp, lr}
   23400:	mvnshi	pc, r0
   23404:			; <UNDEFINED> instruction: 0xf10a9c01
   23408:			; <UNDEFINED> instruction: 0xf8dd0660
   2340c:	strmi	ip, [r0], r0
   23410:	ldrd	pc, [r8], -sp
   23414:	andslt	pc, r0, sp, asr #17
   23418:	blcc	16157c <wprintw@plt+0x15e124>
   2341c:	andcs	r4, r1, #64, 12	; 0x4000000
   23420:	ldrbeq	fp, [r9, r3, asr #2]
   23424:	subshi	pc, r0, #0, 2
   23428:	b	13e559c <wprintw@plt+0x13e2144>
   2342c:			; <UNDEFINED> instruction: 0xf1000242
   23430:	mvnsle	r0, r4
   23434:			; <UNDEFINED> instruction: 0xf1083520
   23438:			; <UNDEFINED> instruction: 0xf5b50880
   2343c:			; <UNDEFINED> instruction: 0xf1067f80
   23440:			; <UNDEFINED> instruction: 0xf1040604
   23444:	mvnle	r0, r4, lsl #8
   23448:			; <UNDEFINED> instruction: 0xb010f8dd
   2344c:	ldrbeq	r9, [r8, #-2847]	; 0xfffff4e1
   23450:	bls	98880 <wprintw@plt+0x95428>
   23454:			; <UNDEFINED> instruction: 0xf8d22300
   23458:	strbeq	r1, [r9, #-3072]	; 0xfffff400
   2345c:	rsbhi	pc, r0, #0, 2
   23460:	eorcc	r3, r0, #67108864	; 0x4000000
   23464:	mvnsle	r4, fp, asr r5
   23468:	blls	209c74 <wprintw@plt+0x20681c>
   2346c:	ldrmi	r9, [r3], #-2048	; 0xfffff800
   23470:			; <UNDEFINED> instruction: 0xf7df461c
   23474:	stmdals	lr, {r6, sl, fp, sp, lr, pc}
   23478:	ldc	7, cr15, [ip], #-892	; 0xfffffc84
   2347c:	stmiavs	r8!, {r3, r8, sl, fp, ip, pc}
   23480:			; <UNDEFINED> instruction: 0xf7df350c
   23484:	adcmi	lr, ip, #56, 24	; 0x3800
   23488:	stmdals	r1, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   2348c:	ldc	7, cr15, [r2], #-892	; 0xfffffc84
   23490:	and	r2, r9, r1
   23494:	andeq	lr, r0, r5, asr #19
   23498:	svceq	0x0000f1bb
   2349c:	rscshi	pc, r7, r0, asr #32
   234a0:			; <UNDEFINED> instruction: 0xf7df9801
   234a4:	andcs	lr, r0, r8, lsr #24
   234a8:	strcs	pc, [r8, #-2271]!	; 0xfffff721
   234ac:	strcc	pc, [r0, #-2271]!	; 0xfffff721
   234b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   234b4:	blls	9fd524 <wprintw@plt+0x9fa0cc>
   234b8:			; <UNDEFINED> instruction: 0xf040405a
   234bc:	eorlt	r8, r9, r5, lsl #5
   234c0:	svchi	0x00f0e8bd
   234c4:	eorscc	pc, r2, r3, lsl r8	; <UNPREDICTABLE>
   234c8:	andseq	pc, pc, #3
   234cc:	blx	227a40 <wprintw@plt+0x2245e8>
   234d0:			; <UNDEFINED> instruction: 0xf859f102
   234d4:	movwmi	r2, #40995	; 0xa023
   234d8:	eorcs	pc, r3, r9, asr #16
   234dc:	suble	r2, pc, r0, lsl #24
   234e0:			; <UNDEFINED> instruction: 0xf10006a7
   234e4:	strteq	r8, [r6], -r4, lsl #2
   234e8:	tsthi	r1, r0, lsl #2	; <UNPREDICTABLE>
   234ec:	strle	r0, [r2, #-1893]!	; 0xfffff89b
   234f0:	svceq	0x0001f1b8
   234f4:	mrshi	pc, (UNDEF: 69)	; <UNPREDICTABLE>
   234f8:	vldrvs	s19, [r3, #36]	; 0x24
   234fc:	vqrdmulh.s<illegal width 8>	d18, d0, d1
   23500:	blvs	ff5c39b0 <wprintw@plt+0xff5c0558>
   23504:	strbeq	pc, [r0, #-258]!	; 0xfffffefe	; <UNPREDICTABLE>
   23508:	streq	pc, [r0, r2, lsl #2]
   2350c:	cfmadd32cc	mvax2, mvfx4, mvfx4, mvfx8
   23510:			; <UNDEFINED> instruction: 0xf8562200
   23514:			; <UNDEFINED> instruction: 0xf8551f04
   23518:	b	18f2130 <wprintw@plt+0x18eecd8>
   2351c:	stmdavs	r1, {r0, r8, r9}
   23520:	b	f3fe4 <wprintw@plt+0xf0b8c>
   23524:			; <UNDEFINED> instruction: 0xf8400301
   23528:	b	10b2140 <wprintw@plt+0x10aece8>
   2352c:	mvnsle	r0, r3, lsl #4
   23530:			; <UNDEFINED> instruction: 0xf0002a00
   23534:	streq	r8, [r4, -r9, lsr #1]!
   23538:			; <UNDEFINED> instruction: 0xf1b8d522
   2353c:			; <UNDEFINED> instruction: 0xf0000f01
   23540:	bls	283a80 <wprintw@plt+0x280628>
   23544:	blcs	7ec98 <wprintw@plt+0x7b840>
   23548:	rscshi	pc, r0, r0, asr #6
   2354c:			; <UNDEFINED> instruction: 0xf1026bd5
   23550:			; <UNDEFINED> instruction: 0xf1020460
   23554:	strbmi	r0, [r8], -r0, lsl #15
   23558:	tstcs	r0, r4, lsl #26
   2355c:	blcs	1616b4 <wprintw@plt+0x15e25c>
   23560:	svcvs	0x0004f855
   23564:	adcsmi	r6, ip, #196608	; 0x30000
   23568:	andeq	lr, r6, #8192	; 0x2000
   2356c:	movweq	lr, #10787	; 0x2a23
   23570:	blcc	161678 <wprintw@plt+0x15e220>
   23574:	tsteq	r3, r1, asr #20
   23578:	stmdbcs	r0, {r4, r5, r6, r7, r8, ip, lr, pc}
   2357c:	addhi	pc, r4, r0
   23580:	svceq	0x0000f1bb
   23584:			; <UNDEFINED> instruction: 0x81b9f340
   23588:	strcs	r9, [r0, #-2817]	; 0xfffff4ff
   2358c:	andsge	pc, r4, sp, asr #17
   23590:	ldrmi	pc, [ip], #-1539	; 0xfffff9fd
   23594:	andhi	pc, ip, sp, asr #17
   23598:	movwls	sl, #31519	; 0x7b1f
   2359c:	blls	19b5e0 <wprintw@plt+0x198188>
   235a0:	ldmdavc	fp, {r1, fp, ip, pc}
   235a4:	tsteq	pc, r3	; <UNPREDICTABLE>
   235a8:	bl	27b1c <wprintw@plt+0x246c4>
   235ac:	ldmpl	fp, {r0, r1, r7, r8, r9}
   235b0:	ldrbeq	r4, [r9, fp, asr #1]
   235b4:	strcc	sp, [r1, #-1031]	; 0xfffffbf9
   235b8:	ldrbmi	r3, [sp, #-1056]	; 0xfffffbe0
   235bc:	blls	119f48 <wprintw@plt+0x116af0>
   235c0:	blcs	63b70 <wprintw@plt+0x60718>
   235c4:			; <UNDEFINED> instruction: 0xf1a4d0eb
   235c8:			; <UNDEFINED> instruction: 0xf8dd0220
   235cc:	strbmi	ip, [r9], -r0
   235d0:	ldrmi	r4, [r0], -pc, asr #12
   235d4:			; <UNDEFINED> instruction: 0xf8502600
   235d8:			; <UNDEFINED> instruction: 0xf857ef04
   235dc:	addmi	r3, r4, #4, 22	; 0x1000
   235e0:	movweq	lr, #59907	; 0xea03
   235e4:	blcc	16171c <wprintw@plt+0x15e2c4>
   235e8:	streq	lr, [r3], -r6, asr #20
   235ec:	mcrcs	1, 0, sp, cr0, cr3, {7}
   235f0:			; <UNDEFINED> instruction: 0xf8ddd0e1
   235f4:			; <UNDEFINED> instruction: 0x2600e01c
   235f8:			; <UNDEFINED> instruction: 0xf85246b4
   235fc:	stmdavs	fp, {r2, r8, r9, sl, fp, ip, sp, lr}
   23600:	b	9f4058 <wprintw@plt+0x9f0c00>
   23604:	b	8e3618 <wprintw@plt+0x8e01c0>
   23608:	b	132422c <wprintw@plt+0x1320dd4>
   2360c:	b	11a6614 <wprintw@plt+0x11a31bc>
   23610:			; <UNDEFINED> instruction: 0xf84e0603
   23614:			; <UNDEFINED> instruction: 0xf8410b04
   23618:	mvnle	r3, r4, lsl #22
   2361c:	andcs	r9, ip, #1024	; 0x400
   23620:	stmdacc	r5, {r1, r8, r9, fp, ip, sp, lr, pc}
   23624:	svceq	0x0000f1bc
   23628:			; <UNDEFINED> instruction: 0xf8ddd021
   2362c:			; <UNDEFINED> instruction: 0xf1a4a01c
   23630:	bls	a52a8 <wprintw@plt+0xa1e50>
   23634:	ldrdgt	pc, [r0], -sp
   23638:	vmlane.f64	d30, d11, d2
   2363c:			; <UNDEFINED> instruction: 0x000fe8ba
   23640:	andeq	lr, pc, lr, lsr #17
   23644:	muleq	pc, sl, r8	; <UNPREDICTABLE>
   23648:	andeq	lr, pc, lr, lsl #17
   2364c:			; <UNDEFINED> instruction: 0x000fe8bc
   23650:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
   23654:	stm	r7, {r0, r1, r2, r3}
   23658:	andcs	r0, ip, #15
   2365c:	strbmi	r9, [r1], -r1, lsl #22
   23660:	andcc	pc, fp, r2, lsl #22
   23664:			; <UNDEFINED> instruction: 0xf96cf7ff
   23668:			; <UNDEFINED> instruction: 0xf10bb988
   2366c:	blls	126278 <wprintw@plt+0x122e20>
   23670:	bls	234f78 <wprintw@plt+0x231b20>
   23674:	ldmpl	r9, {r0, r1, r3, r4, r6, r7, fp, sp, lr}
   23678:	ldc2l	7, cr15, [r8, #-1012]!	; 0xfffffc0c
   2367c:	mcrcs	1, 0, fp, cr0, cr8, {1}
   23680:	strmi	sp, [fp, #409]!	; 0x199
   23684:	rscshi	pc, r2, r0
   23688:	ldmvs	r8, {r2, r8, r9, fp, ip, pc}
   2368c:	stcls	6, cr14, [r1, #-124]	; 0xffffff84
   23690:	stmiavs	r8!, {sl, sp}
   23694:			; <UNDEFINED> instruction: 0xf7df3401
   23698:	ldrbmi	lr, [ip, #-2862]	; 0xfffff4d2
   2369c:	streq	pc, [ip, #-261]	; 0xfffffefb
   236a0:	stmdals	r1, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}
   236a4:	bl	9e1628 <wprintw@plt+0x9de1d0>
   236a8:	bls	29d2a4 <wprintw@plt+0x299e4c>
   236ac:	blcs	7ee00 <wprintw@plt+0x7b9a8>
   236b0:	blvs	ff45ab8c <wprintw@plt+0xff457734>
   236b4:	svcne	0x00024649
   236b8:			; <UNDEFINED> instruction: 0xf852301c
   236bc:	stmdavs	sp, {r2, r8, r9, sl, fp, ip, sp}
   236c0:	b	10f40d0 <wprintw@plt+0x10f0c78>
   236c4:			; <UNDEFINED> instruction: 0xf8410305
   236c8:	mvnsle	r3, r4, lsl #22
   236cc:			; <UNDEFINED> instruction: 0xf8d39b09
   236d0:	ldrbeq	r3, [sp], -r0, lsl #1
   236d4:	bls	413454 <wprintw@plt+0x40fffc>
   236d8:	addvs	pc, r0, #570425344	; 0x22000000
   236dc:	ldreq	r9, [r8], -pc, lsl #4
   236e0:	mrcge	5, 7, APSR_nzcv, cr12, cr15, {3}
   236e4:			; <UNDEFINED> instruction: 0xf0239b0f
   236e8:	movwls	r0, #62209	; 0xf301
   236ec:	blls	41d2cc <wprintw@plt+0x419e74>
   236f0:	tstcs	r0, r0, lsr #4
   236f4:	vmlsl.u<illegal width 8>	q10, d3, d0[2]
   236f8:			; <UNDEFINED> instruction: 0xf7df2580
   236fc:	stccs	13, cr14, [r0, #-120]	; 0xffffff88
   23700:	strteq	sp, [r6], -r2, asr #1
   23704:	orrvs	pc, r0, #1325400064	; 0x4f000000
   23708:			; <UNDEFINED> instruction: 0xf57f930f
   2370c:	eorcs	sl, r0, #3824	; 0xef0
   23710:	strbmi	r2, [r8], -r0, lsl #2
   23714:	ldc	7, cr15, [r0, #-892]	; 0xfffffc84
   23718:	ldmvs	r8, {r2, r8, r9, fp, ip, pc}
   2371c:	eorcs	lr, r0, #901775360	; 0x35c00000
   23720:	mvnscc	pc, pc, asr #32
   23724:			; <UNDEFINED> instruction: 0xf7df4648
   23728:	strb	lr, [pc, r8, lsl #26]
   2372c:	strbmi	r9, [sl], -r9, lsl #22
   23730:			; <UNDEFINED> instruction: 0xf1032100
   23734:			; <UNDEFINED> instruction: 0xf1030060
   23738:			; <UNDEFINED> instruction: 0xf8500480
   2373c:	ldmdavs	r3, {r2, r8, r9, fp, ip, lr}
   23740:	b	8f4158 <wprintw@plt+0x8f0d00>
   23744:			; <UNDEFINED> instruction: 0xf8420305
   23748:	b	1072360 <wprintw@plt+0x106ef08>
   2374c:	mvnsle	r0, r3, lsl #2
   23750:	addsle	r2, r9, r0, lsl #18
   23754:	blls	29d3ac <wprintw@plt+0x299f54>
   23758:	andcs	r4, r0, #76546048	; 0x4900000
   2375c:	rsbeq	pc, r0, r3, lsl #2
   23760:	streq	pc, [r0], r3, lsl #2
   23764:	blpl	1618ac <wprintw@plt+0x15e454>
   23768:	adcsmi	r6, r0, #720896	; 0xb0000
   2376c:	movweq	lr, #23043	; 0x5a03
   23770:	blcc	16187c <wprintw@plt+0x15e424>
   23774:	andeq	lr, r3, #270336	; 0x42000
   23778:	bcs	57f50 <wprintw@plt+0x54af8>
   2377c:	mrcge	4, 6, APSR_nzcv, cr11, cr15, {3}
   23780:			; <UNDEFINED> instruction: 0xf89ae782
   23784:			; <UNDEFINED> instruction: 0xf0111006
   23788:			; <UNDEFINED> instruction: 0xf47f0140
   2378c:	eorcs	sl, r0, #2896	; 0xb50
   23790:			; <UNDEFINED> instruction: 0xf7df4648
   23794:	blls	15eae4 <wprintw@plt+0x15b68c>
   23798:	ldr	r6, [r8, #2200]	; 0x898
   2379c:			; <UNDEFINED> instruction: 0xf8d39b09
   237a0:			; <UNDEFINED> instruction: 0xf04f2080
   237a4:	stmib	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   237a8:	ldrbeq	r3, [r1], -r0, lsl #6
   237ac:	movwcc	lr, #10697	; 0x29c9
   237b0:			; <UNDEFINED> instruction: 0xf46fbf5c
   237b4:	movwls	r6, #62336	; 0xf380
   237b8:			; <UNDEFINED> instruction: 0xf57f0613
   237bc:	ldr	sl, [r1, pc, lsl #29]
   237c0:	eorseq	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   237c4:	svcne	0x00024649
   237c8:			; <UNDEFINED> instruction: 0xf852301c
   237cc:	stmdavs	sp, {r2, r8, r9, sl, fp, ip, sp}
   237d0:	b	10f4218 <wprintw@plt+0x10f0dc0>
   237d4:			; <UNDEFINED> instruction: 0xf8410305
   237d8:	mvnsle	r3, r4, lsl #22
   237dc:			; <UNDEFINED> instruction: 0xf89ae67e
   237e0:	ldrbeq	r3, [r8], -r6
   237e4:	mcrge	5, 5, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   237e8:	blls	31d634 <wprintw@plt+0x31a1dc>
   237ec:	strbmi	fp, [fp], fp, lsl #6
   237f0:			; <UNDEFINED> instruction: 0xf7df9800
   237f4:	svcls	0x000eea80
   237f8:	mcrls	6, 0, r4, cr1, cr8, {1}
   237fc:	b	1ee1780 <wprintw@plt+0x1ede328>
   23800:	blx	16cc3a <wprintw@plt+0x1697e2>
   23804:	ldrtmi	r6, [r4], -fp, lsl #10
   23808:	strcc	r6, [ip], #-2208	; 0xfffff760
   2380c:	b	1ce1790 <wprintw@plt+0x1cde338>
   23810:	mvnsle	r4, r5, lsr #5
   23814:			; <UNDEFINED> instruction: 0xf7df9801
   23818:	strb	lr, [r4], -lr, ror #20
   2381c:	ldrbmi	r2, [sl], -r1, lsl #6
   23820:			; <UNDEFINED> instruction: 0x46384651
   23824:			; <UNDEFINED> instruction: 0xf922f7ff
   23828:			; <UNDEFINED> instruction: 0xf8439b02
   2382c:	stmdacs	r0, {r3, r5}
   23830:	blls	57ba4 <wprintw@plt+0x5474c>
   23834:	eorcc	pc, r8, r3, asr r8	; <UNPREDICTABLE>
   23838:	mulle	r6, r8, r2
   2383c:	ldrsbcc	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   23840:	blls	1ae450 <wprintw@plt+0x1aaff8>
   23844:	movwcs	fp, #8104	; 0x1fa8
   23848:	movwcs	r9, #8966	; 0x2306
   2384c:			; <UNDEFINED> instruction: 0x465a4638
   23850:			; <UNDEFINED> instruction: 0xf7ff4651
   23854:	blls	121c88 <wprintw@plt+0x11e830>
   23858:	eoreq	pc, r8, r3, asr #16
   2385c:			; <UNDEFINED> instruction: 0xf47f2800
   23860:	blls	30ef1c <wprintw@plt+0x30bac4>
   23864:			; <UNDEFINED> instruction: 0xf43f2b00
   23868:	strb	sl, [r0, r9, lsr #27]
   2386c:	strbmi	r9, [sp], -r2, lsl #22
   23870:	strcs	r2, [r1, -ip, lsl #12]
   23874:	strbne	lr, [fp], #-2819	; 0xfffff4fd
   23878:	blx	1d6cbe <wprintw@plt+0x1d3866>
   2387c:	strgt	pc, [pc], #-1547	; 23884 <wprintw@plt+0x2042c>
   23880:	muleq	pc, r5, r8	; <UNPREDICTABLE>
   23884:	ldrtmi	r9, [r5], #-3329	; 0xfffff2ff
   23888:	andeq	lr, pc, r4, lsl #17
   2388c:	bls	12b8a4 <wprintw@plt+0x12844c>
   23890:	bls	23dbe4 <wprintw@plt+0x23a78c>
   23894:	blls	79b0c <wprintw@plt+0x766b4>
   23898:	mlsvs	pc, pc, r1, r5	; <UNPREDICTABLE>
   2389c:	bl	1f61820 <wprintw@plt+0x1f5e3c8>
   238a0:	stmdacs	r0, {r3, r5, r7, sp, lr}
   238a4:	cfldrdge	mvd15, [r6, #252]!	; 0xfc
   238a8:	eorcs	r6, r0, #4
   238ac:	strbmi	r2, [r8], -r0, lsl #2
   238b0:	mcrr	7, 13, pc, r2, cr15	; <UNPREDICTABLE>
   238b4:			; <UNDEFINED> instruction: 0xf10b9b04
   238b8:	ldmvs	r8, {r0, r8, r9, fp}
   238bc:	blls	31cce0 <wprintw@plt+0x319888>
   238c0:			; <UNDEFINED> instruction: 0xf43f2b00
   238c4:	ldr	sl, [r2, sp, ror #26]
   238c8:	stcne	8, cr15, [r0], {212}	; 0xd4
   238cc:			; <UNDEFINED> instruction: 0xd1244011
   238d0:	ldrmi	r4, [fp], r2, lsr #13
   238d4:	stccc	8, cr15, [r0], #-872	; 0xfffffc98
   238d8:			; <UNDEFINED> instruction: 0xf10a3101
   238dc:	andsmi	r0, sl, #32, 20	; 0x20000
   238e0:	b	1417cc8 <wprintw@plt+0x1414870>
   238e4:	ldrbmi	r0, [fp], -r1, lsl #21
   238e8:	andmi	r6, sl, #3211264	; 0x310000
   238ec:			; <UNDEFINED> instruction: 0xf85ebf14
   238f0:			; <UNDEFINED> instruction: 0xf85c100a
   238f4:	andvs	r1, r1, sl
   238f8:	strcs	lr, [r0, #-1430]	; 0xfffffa6a
   238fc:	stmdals	r1, {r0, r6, r7, r9, sl, sp, lr, pc}
   23900:	ldmib	r8!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23904:	orrvc	pc, r0, pc, asr #8
   23908:			; <UNDEFINED> instruction: 0xf7df2004
   2390c:	blls	15de0c <wprintw@plt+0x15a9b4>
   23910:	stmdacc	r0, {r3, r4, r6, r7, r9, sp, lr}
   23914:	andcs	fp, r1, r8, lsl pc
   23918:			; <UNDEFINED> instruction: 0xf04fe5c6
   2391c:	strb	r0, [r3, r0, lsl #20]!
   23920:			; <UNDEFINED> instruction: 0xf8529a03
   23924:	bls	1af9b8 <wprintw@plt+0x1ac560>
   23928:	eorcc	pc, r8, r9, asr #17
   2392c:			; <UNDEFINED> instruction: 0xf43f2a00
   23930:			; <UNDEFINED> instruction: 0xf8c9ad9b
   23934:	ldr	r3, [r7, #1064]	; 0x428
   23938:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
   2393c:			; <UNDEFINED> instruction: 0xf7df2004
   23940:	blls	15ddd8 <wprintw@plt+0x15a980>
   23944:	tstvs	r8, #135266304	; 0x8100000
   23948:			; <UNDEFINED> instruction: 0xf43f2800
   2394c:	mcrls	15, 0, sl, cr1, cr1, {2}
   23950:	stceq	0, cr15, [r0], {79}	; 0x4f
   23954:	ldrdge	pc, [r0], -sp
   23958:			; <UNDEFINED> instruction: 0xf8579d02
   2395c:	bl	272574 <wprintw@plt+0x26f11c>
   23960:	andcs	r0, r1, #140	; 0x8c
   23964:			; <UNDEFINED> instruction: 0x07dcb13b
   23968:	ldmdaeq	fp, {r2, r3, sl, ip, lr, pc}^
   2396c:	subeq	lr, r2, #323584	; 0x4f000
   23970:	andeq	pc, r4, r0, lsl #2
   23974:			; <UNDEFINED> instruction: 0xf10cd1f7
   23978:	strcc	r0, [r4], -r0, lsr #24
   2397c:	svcvc	0x0080f5bc
   23980:	strb	sp, [r3, #-491]!	; 0xfffffe15
   23984:	stcne	8, cr15, [r0], {214}	; 0xd6
   23988:	tstle	r3, r1, lsl r0
   2398c:			; <UNDEFINED> instruction: 0x469e4634
   23990:	stccc	8, cr15, [r0], #-848	; 0xfffffcb0
   23994:	strtcc	r3, [r0], #-257	; 0xfffffeff
   23998:	rscsle	r4, r9, sl, lsl r2
   2399c:	ldrbtmi	r0, [r3], -r9, lsl #1
   239a0:	bl	2a9b58 <wprintw@plt+0x2a6700>
   239a4:			; <UNDEFINED> instruction: 0xf8de0e01
   239a8:	andvs	r1, r1, r0
   239ac:			; <UNDEFINED> instruction: 0xf8c06821
   239b0:	ldrb	r1, [sl, r0, lsl #8]
   239b4:	ldrbmi	r4, [r6], ip, lsr #12
   239b8:	stmdals	r1, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   239bc:	ldmib	sl, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   239c0:	svceq	0x0000f1bb
   239c4:	strb	sp, [lr, #-158]!	; 0xffffff62
   239c8:	b	26194c <wprintw@plt+0x25e4f4>
   239cc:	andeq	lr, r1, r0, ror r7
   239d0:	andeq	r0, r0, ip, ror #6
   239d4:	strdeq	lr, [r1], -r8
   239d8:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   239dc:	strmi	r2, [r5], -r0, lsl #22
   239e0:	strcs	sp, [r0], #-3344	; 0xfffff2f0
   239e4:	stmiavs	fp!, {r1, r2, r5, r9, sl, lr}
   239e8:	strtmi	r3, [r3], #-1537	; 0xfffff9ff
   239ec:			; <UNDEFINED> instruction: 0xf7df6958
   239f0:	stmiavs	fp!, {r1, r7, r8, fp, sp, lr, pc}
   239f4:	ldrcc	r4, [r8], #-1059	; 0xfffffbdd
   239f8:			; <UNDEFINED> instruction: 0xf7df6898
   239fc:	stmdavs	fp!, {r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
   23a00:	blle	ffc34480 <wprintw@plt+0xffc31028>
   23a04:	pop	{r3, r5, r7, fp, sp, lr}
   23a08:			; <UNDEFINED> instruction: 0xf7df4070
   23a0c:	svclt	0x0000b971
   23a10:	ldrlt	r2, [r8, #-2304]!	; 0xfffff700
   23a14:	blle	b75230 <wprintw@plt+0xb71dd8>
   23a18:	addmi	r6, fp, #3072	; 0xc00
   23a1c:	stcvs	0, cr13, [r3, #-240]	; 0xffffff10
   23a20:	vldrle	d2, [r2, #-4]
   23a24:	bl	fdc38 <wprintw@plt+0xfa7e0>
   23a28:	and	r0, r1, r1, lsl #7
   23a2c:	eorle	r1, r1, ip, asr #24
   23a30:	stmdbmi	r4, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
   23a34:			; <UNDEFINED> instruction: 0x1c623901
   23a38:			; <UNDEFINED> instruction: 0xf895d0f8
   23a3c:	ldmiblt	fp, {r1, r2, r3, r6, ip, sp}^
   23a40:	svclt	0x00182c0a
   23a44:	andle	r2, lr, r0
   23a48:	stmdavs	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
   23a4c:	mrrcpl	12, 4, r6, fp, cr0
   23a50:	andseq	pc, pc, #3
   23a54:			; <UNDEFINED> instruction: 0xf8501159
   23a58:	sbcsmi	r0, r0, r1, lsr #32
   23a5c:	andeq	pc, r1, r0, lsl r0	; <UNPREDICTABLE>
   23a60:	blcs	2d7ec8 <wprintw@plt+0x2d4a70>
   23a64:			; <UNDEFINED> instruction: 0xf895d1f0
   23a68:	blcs	2fba4 <wprintw@plt+0x2c74c>
   23a6c:	andcs	fp, r0, ip, lsl #30
   23a70:	ldclt	0, cr2, [r8, #-8]!
   23a74:	vldmdblt	r8!, {d6-<overflow reg d57>}
   23a78:			; <UNDEFINED> instruction: 0xf7df4620
   23a7c:			; <UNDEFINED> instruction: 0xf1a4eb38
   23a80:	blx	fece4804 <wprintw@plt+0xfece13ac>
   23a84:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   23a88:	svclt	0x000c2800
   23a8c:	andcs	r4, r1, r8, lsl r6
   23a90:	sbcsle	r2, r5, r0, lsl #16
   23a94:	ldclt	0, cr2, [r8, #-4]!
   23a98:	svceq	0x0002f012
   23a9c:	andcs	fp, r8, r4, lsl pc
   23aa0:	ldclt	0, cr2, [r8, #-40]!	; 0xffffffd8
   23aa4:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}^
   23aa8:			; <UNDEFINED> instruction: 0x3c01790c
   23aac:	stccs	12, cr5, [r6], {155}	; 0x9b
   23ab0:	ldm	pc, {r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   23ab4:	streq	pc, [r4, -r4]
   23ab8:	smladxeq	ip, r5, r7, r0
   23abc:	stmdavc	ip, {r1, r3}
   23ac0:	mulle	ip, ip, r2
   23ac4:	ldrmi	r2, [r8], -r0, lsl #6
   23ac8:			; <UNDEFINED> instruction: 0x061dbd38
   23acc:	blcs	2d8ebc <wprintw@plt+0x2d5a64>
   23ad0:	stmdblt	r3!, {r3, r4, r5, ip, lr, pc}
   23ad4:			; <UNDEFINED> instruction: 0xf8d46d44
   23ad8:	strteq	r4, [r4], -r0, lsl #1
   23adc:	stmdavs	ip, {r0, r1, r4, r5, r6, r7, sl, ip, lr, pc}^
   23ae0:	cmnmi	pc, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
   23ae4:	movweq	pc, #12992	; 0x32c0	; <UNPREDICTABLE>
   23ae8:			; <UNDEFINED> instruction: 0xb1b34023
   23aec:	stcvs	6, cr4, [r2, #68]	; 0x44
   23af0:			; <UNDEFINED> instruction: 0xff8ef7ff
   23af4:	smlabtcs	r9, r4, r3, pc	; <UNPREDICTABLE>
   23af8:	andeq	pc, r4, #17
   23afc:	smladeq	fp, ip, r1, sp
   23b00:	strbeq	sp, [r5, r1, lsl #10]
   23b04:	pkhtbeq	sp, ip, lr, asr #9
   23b08:			; <UNDEFINED> instruction: 0xf010d502
   23b0c:	sbcsle	r0, r9, r2, lsl #4
   23b10:	svclt	0x0048060a
   23b14:	biceq	pc, r0, #192, 6
   23b18:	movwcs	sp, #5333	; 0x14d5
   23b1c:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
   23b20:	cmpne	sp, ip, lsl #16
   23b24:	tsteq	pc, #3	; <UNPREDICTABLE>
   23b28:	eormi	pc, r5, r4, asr r8	; <UNPREDICTABLE>
   23b2c:	vpmax.u8	d15, d3, d20
   23b30:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
   23b34:			; <UNDEFINED> instruction: 0xe7c6d1d3
   23b38:	movweq	pc, #4112	; 0x1010	; <UNPREDICTABLE>
   23b3c:	streq	sp, [fp, -r3, asr #1]
   23b40:	ldr	sp, [pc, r1, ror #11]!
   23b44:			; <UNDEFINED> instruction: 0xf8d36d43
   23b48:			; <UNDEFINED> instruction: 0xf0133080
   23b4c:	bicle	r0, r6, r0, asr #6
   23b50:	svclt	0x0000e7b9
   23b54:	svcmi	0x00f0e92d
   23b58:			; <UNDEFINED> instruction: 0xf8df4691
   23b5c:	addlt	r2, r9, r8, asr r5
   23b60:	ldrbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   23b64:	stmibvs	r5, {r2, r9, sl, lr}
   23b68:			; <UNDEFINED> instruction: 0x460e447a
   23b6c:	addmi	r5, sp, #13828096	; 0xd30000
   23b70:	blne	1393ad8 <wprintw@plt+0x1390680>
   23b74:	movwls	r6, #30747	; 0x781b
   23b78:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   23b7c:	stcvs	13, cr13, [r3, #-104]	; 0xffffff98
   23b80:	blvs	107545c <wprintw@plt+0x1072004>
   23b84:	svclt	0x00c42b01
   23b88:	stmib	r0, {r9, sp}^
   23b8c:	bvs	ff0ac3a4 <wprintw@plt+0xff0a8f4c>
   23b90:	svceq	0x0001f019
   23b94:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   23b98:	andcs	fp, r4, r4, lsl pc
   23b9c:			; <UNDEFINED> instruction: 0x63222006
   23ba0:	mvnvs	r2, #0, 4
   23ba4:	stmib	r4, {r0, r5, r7, r8, r9, sp, lr}^
   23ba8:	eorvs	r2, r2, #1610612736	; 0x60000000
   23bac:	subcs	pc, ip, r4, lsl #17
   23bb0:	suble	r2, r7, r0, lsl #22
   23bb4:	suble	r2, r9, r0, lsl #26
   23bb8:			; <UNDEFINED> instruction: 0xf8946a23
   23bbc:	adcmi	r2, fp, #76	; 0x4c
   23bc0:			; <UNDEFINED> instruction: 0x801cf8d4
   23bc4:	addhi	pc, r7, r0, asr #6
   23bc8:			; <UNDEFINED> instruction: 0xf0402a00
   23bcc:			; <UNDEFINED> instruction: 0x464a80df
   23bd0:	strtmi	r1, [r0], -r9, ror #28
   23bd4:			; <UNDEFINED> instruction: 0xff1cf7ff
   23bd8:	bl	fea3f06c <wprintw@plt+0xfea3bc14>
   23bdc:	blcs	643f8 <wprintw@plt+0x60fa0>
   23be0:	ldcle	3, cr6, [r7], #-896	; 0xfffffc80
   23be4:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   23be8:			; <UNDEFINED> instruction: 0xf0402b00
   23bec:	blvs	883f7c <wprintw@plt+0x880b24>
   23bf0:	mvnvs	r6, r0, lsr #23
   23bf4:	fstmdbxvs	r2!, {d1-d36}	;@ Deprecated
   23bf8:	bvs	9ea900 <wprintw@plt+0x9e74a8>
   23bfc:	eorvs	r1, r7, #130048	; 0x1fc00
   23c00:	stmdavs	r3!, {r0, r1, r4, r8, fp, ip, sp, pc}^
   23c04:	rsbvs	r4, r5, sp, lsl r4
   23c08:			; <UNDEFINED> instruction: 0x61a62a01
   23c0c:	svclt	0x00d86321
   23c10:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   23c14:	ldclle	3, cr6, [r9, #-640]	; 0xfffffd80
   23c18:	umaalcc	pc, r8, r4, r8	; <UNPREDICTABLE>
   23c1c:	bllt	4f54a4 <wprintw@plt+0x4f204c>
   23c20:	blx	1ae1c1e <wprintw@plt+0x1ade7c6>
   23c24:	adcvs	r2, r0, #0
   23c28:	ldrcs	pc, [r0], #2271	; 0x8df
   23c2c:	strcc	pc, [r8], #2271	; 0x8df
   23c30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   23c34:	blls	1fdca4 <wprintw@plt+0x1fa84c>
   23c38:			; <UNDEFINED> instruction: 0xf040405a
   23c3c:	andlt	r8, r9, r9, lsr r2
   23c40:	svchi	0x00f0e8bd
   23c44:	rsbvs	r6, r3, r3, lsr #16
   23c48:			; <UNDEFINED> instruction: 0xd1b52d00
   23c4c:	blvs	87f0dc <wprintw@plt+0x87bc84>
   23c50:	ldrb	r6, [r9, r0, lsr #23]
   23c54:	addseq	r6, r2, r0, lsr #17
   23c58:	orreq	lr, r5, r0, lsl #22
   23c5c:	ldmda	ip!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23c60:	blne	14be3f0 <wprintw@plt+0x14baf98>
   23c64:			; <UNDEFINED> instruction: 0xf7fde7be
   23c68:	stmdacs	r0, {r0, r1, r2, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   23c6c:			; <UNDEFINED> instruction: 0xe7dbd0da
   23c70:	stcvs	8, cr6, [r7], #-140	; 0xffffff74
   23c74:	beq	19e888 <wprintw@plt+0x19b430>
   23c78:			; <UNDEFINED> instruction: 0xf81a448a
   23c7c:	eorvs	ip, r0, #256	; 0x100
   23c80:			; <UNDEFINED> instruction: 0xf817b10f
   23c84:	stclvs	0, cr12, [r0], #-48	; 0xffffffd0
   23c88:	cmnne	ip, pc, asr #20
   23c8c:	tsteq	pc, #12	; <UNPREDICTABLE>
   23c90:	eorne	pc, r1, r0, asr r8	; <UNPREDICTABLE>
   23c94:	vpmax.u8	d15, d3, d17
   23c98:	smuadeq	r1, r3, r0
   23c9c:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
   23ca0:			; <UNDEFINED> instruction: 0xf1bcd108
   23ca4:	tstle	r5, sl, lsl #30
   23ca8:	umaalcc	pc, sp, r4, r8	; <UNPREDICTABLE>
   23cac:	svclt	0x000c2b00
   23cb0:	strcs	r2, [r2, -r0, lsl #14]
   23cb4:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   23cb8:	blvs	fe83e944 <wprintw@plt+0xfe83b4ec>
   23cbc:	mvnvs	r1, #74752	; 0x12400
   23cc0:	blcs	2a9c8 <wprintw@plt+0x27570>
   23cc4:			; <UNDEFINED> instruction: 0x61a6d09d
   23cc8:	movvs	r6, #-2080374784	; 0x84000000
   23ccc:			; <UNDEFINED> instruction: 0xf0402b00
   23cd0:	mvnvs	r8, sp, lsl r1
   23cd4:	bcs	5db74 <wprintw@plt+0x5a71c>
   23cd8:	orrhi	pc, sl, r0, asr #32
   23cdc:	andcs	r6, r0, r2, lsr #26
   23ce0:	bcs	7e36c <wprintw@plt+0x7af14>
   23ce4:	stflee	f6, [r3, #896]	; 0x380
   23ce8:	umaaleq	pc, r9, r4, r8	; <UNPREDICTABLE>
   23cec:			; <UNDEFINED> instruction: 0xf0402800
   23cf0:	bl	8403c <wprintw@plt+0x80be4>
   23cf4:	ldrbmi	r0, [r6, #-2563]	; 0xfffff5fd
   23cf8:	msrhi	(UNDEF: 57), r0
   23cfc:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
   23d00:			; <UNDEFINED> instruction: 0xf10daa03
   23d04:	stmib	sp, {r3, r8, r9, fp}^
   23d08:	ldrmi	r5, [r5], -r0, lsl #16
   23d0c:	ldm	r8, {r3, r4, r7, r9, sl, lr}
   23d10:	strbmi	r0, [r3], -r3
   23d14:	stm	r5, {r1, r5, r6, r7, r9, fp, sp, lr}
   23d18:	bl	fe8a3d2c <wprintw@plt+0xfe8a08d4>
   23d1c:	stmdavs	r1!, {r1, r3, r8, r9, sl}
   23d20:			; <UNDEFINED> instruction: 0x463a4658
   23d24:			; <UNDEFINED> instruction: 0xf0064451
   23d28:			; <UNDEFINED> instruction: 0x1e41f911
   23d2c:	smlabbcc	r4, r4, r6, r4
   23d30:	svcls	0x0002bf98
   23d34:	msrhi	(UNDEF: 104), r0
   23d38:	ldrbmi	r4, [r6, #-1250]	; 0xfffffb1e
   23d3c:	ldclne	12, cr13, [fp], #-924	; 0xfffffc64
   23d40:	bleq	1debf0 <wprintw@plt+0x1db798>
   23d44:	stmdapl	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   23d48:	andslt	pc, ip, r4, asr #17
   23d4c:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
   23d50:	umaalcc	pc, lr, r4, r8	; <UNPREDICTABLE>
   23d54:			; <UNDEFINED> instruction: 0xf0402b00
   23d58:	svccs	0x000a8179
   23d5c:	movwcs	fp, #3864	; 0xf18
   23d60:			; <UNDEFINED> instruction: 0xf894d105
   23d64:	blcs	2fea0 <wprintw@plt+0x2ca48>
   23d68:	movwcs	fp, #3852	; 0xf0c
   23d6c:	mvnvs	r2, #134217728	; 0x8000000
   23d70:	svceq	0x0000f1bb
   23d74:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
   23d78:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   23d7c:	blvs	fe83ea08 <wprintw@plt+0xfe83b5b0>
   23d80:	blne	127f210 <wprintw@plt+0x127bdb8>
   23d84:			; <UNDEFINED> instruction: 0xf8c41b40
   23d88:	ldr	fp, [r9, -r0, lsr #32]!
   23d8c:	strbmi	r6, [r3], -r7, ror #17
   23d90:	and	r2, r4, r0, lsl #4
   23d94:	adcshi	pc, r7, r0, lsl #5
   23d98:	addsmi	r1, sl, #18944	; 0x4a00
   23d9c:	ldmne	r1, {r1, r4, r9, fp, ip, lr, pc}^
   23da0:	bicsvc	lr, r1, r1, lsl #22
   23da4:			; <UNDEFINED> instruction: 0xf8571049
   23da8:	adcmi	r0, r8, #33	; 0x21
   23dac:			; <UNDEFINED> instruction: 0x460bddf2
   23db0:	stmdavs	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   23db4:			; <UNDEFINED> instruction: 0xf7de1941
   23db8:	stmibvs	r2!, {r4, r7, r8, r9, sl, fp, sp, lr, pc}^
   23dbc:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   23dc0:			; <UNDEFINED> instruction: 0xe7141b52
   23dc4:	svclt	0x00b842a8
   23dc8:	beq	a01d4 <wprintw@plt+0x9cd7c>
   23dcc:	addshi	pc, fp, r0, lsl #5
   23dd0:	strtmi	r4, [r0], -sl, asr #12
   23dd4:	mrc2	7, 0, pc, cr12, cr15, {7}
   23dd8:	movweq	lr, #43941	; 0xaba5
   23ddc:			; <UNDEFINED> instruction: 0xf383fab3
   23de0:	b	13f52fc <wprintw@plt+0x13f1ea4>
   23de4:	svclt	0x00a81353
   23de8:	mvnvs	r2, #0, 6
   23dec:			; <UNDEFINED> instruction: 0xf0402b00
   23df0:	bvs	ff884114 <wprintw@plt+0xff880cbc>
   23df4:	svceq	0x0000f1ba
   23df8:			; <UNDEFINED> instruction: 0xf04f6b60
   23dfc:	bl	fe864a04 <wprintw@plt+0xfe8615ac>
   23e00:			; <UNDEFINED> instruction: 0xf8840106
   23e04:	bl	fe82ff3c <wprintw@plt+0xfe82cae4>
   23e08:	bl	63e28 <wprintw@plt+0x609d0>
   23e0c:			; <UNDEFINED> instruction: 0x63230305
   23e10:	movweq	lr, #23296	; 0x5b00
   23e14:	svclt	0x00c863a3
   23e18:	orreq	lr, sl, #7168	; 0x1c00
   23e1c:	and	sp, r6, r3, lsl #24
   23e20:	beq	a0510 <wprintw@plt+0x9d0b8>
   23e24:			; <UNDEFINED> instruction: 0xf853d003
   23e28:	adcmi	r2, sl, #4, 26	; 0x100
   23e2c:	strbmi	sp, [r2, #248]	; 0xf8
   23e30:	sbcshi	pc, r6, r0, lsl #5
   23e34:	b	13fe0c8 <wprintw@plt+0x13fac70>
   23e38:	ldrtmi	r0, [ip], sl, lsl #5
   23e3c:	and	r4, r5, r3, lsl r4
   23e40:	beq	a0270 <wprintw@plt+0x9ce18>
   23e44:	rsbsle	r4, pc, r2, asr #11
   23e48:	addeq	lr, sl, #323584	; 0x4f000
   23e4c:	blvc	161fa0 <wprintw@plt+0x15eb48>
   23e50:	rscsle	r3, r5, r1, lsl #14
   23e54:	ldmpl	sl!, {r0, r1, r2, r5, r6, r9, sl, lr}
   23e58:	mvnvs	r1, r2, asr fp
   23e5c:	andsle	r2, r4, r0, lsl #20
   23e60:	stmiavs	r1!, {r1, r3, r8, sl, fp, ip, lr, pc}
   23e64:			; <UNDEFINED> instruction: 0xf04f2300
   23e68:	stmdbcc	r4, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
   23e6c:	svceq	0x0004f841
   23e70:	stmibvs	r2!, {r0, r8, r9, ip, sp}^
   23e74:	lfmle	f4, 2, [r9], #616	; 0x268
   23e78:	stmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sp}^
   23e7c:	ldmdb	ip, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23e80:	blvs	fe83eb0c <wprintw@plt+0xfe83b6b4>
   23e84:	blne	127e614 <wprintw@plt+0x127b1bc>
   23e88:	eorvs	r1, r2, #64, 22	; 0x10000
   23e8c:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   23e90:	ldrt	r6, [r5], r2, lsr #26
   23e94:	bl	fe97df38 <wprintw@plt+0xfe97aae0>
   23e98:	cdpne	12, 6, cr0, cr10, cr2, {0}
   23e9c:	bleq	9eac0 <wprintw@plt+0x9b668>
   23ea0:	andeq	lr, ip, fp, lsl #22
   23ea4:	addmi	r4, r7, #1509949440	; 0x5a000000
   23ea8:			; <UNDEFINED> instruction: 0x4607bf38
   23eac:			; <UNDEFINED> instruction: 0x46bc42ba
   23eb0:	ldr	sp, [lr, -r3, lsl #4]
   23eb4:			; <UNDEFINED> instruction: 0xf63f4594
   23eb8:	sadd16mi	sl, r7, ip
   23ebc:			; <UNDEFINED> instruction: 0xf8124696
   23ec0:			; <UNDEFINED> instruction: 0xf0000901
   23ec4:	stmcs	r0, {r6, r7}
   23ec8:	blvs	9182a0 <wprintw@plt+0x914e48>
   23ecc:	ldrbmi	r6, [fp], #-3104	; 0xfffff3e0
   23ed0:	stmdbls	r0, {r8, r9, sl, ip, pc}
   23ed4:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, r9, fp, ip}
   23ed8:	sbcshi	pc, r1, r0, asr #32
   23edc:			; <UNDEFINED> instruction: 0xf04fab03
   23ee0:	stmdage	r2, {r9, fp}
   23ee4:	andge	pc, ip, sp, asr #17
   23ee8:	andge	pc, r4, r3, asr #17
   23eec:			; <UNDEFINED> instruction: 0xf00644ab
   23ef0:	blls	61fac <wprintw@plt+0x5eb54>
   23ef4:	bleq	11eda8 <wprintw@plt+0x11b950>
   23ef8:	movwle	r4, #5464	; 0x1558
   23efc:	ldmdble	r2!, {r0, r6, r7, sl, fp, ip}
   23f00:	bvs	8fe58c <wprintw@plt+0x8fb134>
   23f04:			; <UNDEFINED> instruction: 0x468ae6f5
   23f08:	strb	r3, [r1, -r1, lsl #18]!
   23f0c:	umaalcc	pc, r8, r4, r8	; <UNPREDICTABLE>
   23f10:	cmnle	r9, r0, lsl #22
   23f14:	stmdacs	r0, {r5, sl, fp, sp, lr}
   23f18:	mcrge	4, 4, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
   23f1c:	stmibvs	r3!, {r1, r5, r6, r9, fp, sp, lr}^
   23f20:	svclt	0x00a84291
   23f24:	addsmi	r4, r9, #17825792	; 0x1100000
   23f28:	adds	sp, lr, r2, lsl #24
   23f2c:			; <UNDEFINED> instruction: 0x6c2069a6
   23f30:	strcs	lr, [r0, #-2516]	; 0xfffff62c
   23f34:	cfldrspl	mvf4, [r2, #104]	; 0x68
   23f38:	strbtpl	r5, [sl], #3202	; 0xc82
   23f3c:	addsmi	r3, r9, #67108864	; 0x4000000
   23f40:	stmib	r4, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   23f44:	strbt	r1, [sp], -r7, lsl #2
   23f48:	mvnvs	r2, r0, lsl #4
   23f4c:	bl	feadddc8 <wprintw@plt+0xfeada970>
   23f50:			; <UNDEFINED> instruction: 0xf8c40b06
   23f54:			; <UNDEFINED> instruction: 0xf108b01c
   23f58:			; <UNDEFINED> instruction: 0x464a31ff
   23f5c:			; <UNDEFINED> instruction: 0xf7ff4620
   23f60:	mvnvs	pc, #5568	; 0x15c0
   23f64:	svcls	0x0002e704
   23f68:	bleq	31edf0 <wprintw@plt+0x31b998>
   23f6c:	andsge	pc, r0, r4, asr #17
   23f70:			; <UNDEFINED> instruction: 0xf8c41c7a
   23f74:			; <UNDEFINED> instruction: 0xf8c4b01c
   23f78:			; <UNDEFINED> instruction: 0xf47fa014
   23f7c:	ldr	sl, [pc, r9, ror #29]!
   23f80:	eorcc	pc, sl, r7, asr r8	; <UNPREDICTABLE>
   23f84:			; <UNDEFINED> instruction: 0xf47f42ab
   23f88:	stmiavs	r0!, {r2, r4, r5, r8, r9, sl, fp, sp, pc}
   23f8c:	andeq	lr, r5, #168, 22	; 0x2a000
   23f90:	addseq	r0, r2, pc, lsr #1
   23f94:			; <UNDEFINED> instruction: 0xf7de19c1
   23f98:	stmdavs	r0!, {r5, r7, r9, sl, fp, sp, lr, pc}^
   23f9c:	stmdbne	r1, {r1, r5, r6, r7, r8, fp, sp, lr}^
   23fa0:			; <UNDEFINED> instruction: 0xf7de1b52
   23fa4:	ldmib	r4, {r1, r3, r4, r7, r9, sl, fp, sp, lr, pc}^
   23fa8:	blne	16f07cc <wprintw@plt+0x16ed374>
   23fac:	blcs	2acfc <wprintw@plt+0x278a4>
   23fb0:	eorvs	r6, r2, #-1073741768	; 0xc0000038
   23fb4:	stmiavs	r1!, {r2, r3, r8, sl, fp, ip, lr, pc}^
   23fb8:	stmibne	r8, {r9, sp}^
   23fbc:			; <UNDEFINED> instruction: 0xf8503904
   23fc0:	andcc	r3, r1, #4, 22	; 0x1000
   23fc4:			; <UNDEFINED> instruction: 0xf8411b5b
   23fc8:	stmibvs	r3!, {r2, r8, r9, sl, fp, ip, sp}^
   23fcc:	lfmle	f4, 2, [r6], #588	; 0x24c
   23fd0:	blvs	fe83ec5c <wprintw@plt+0xfe83b804>
   23fd4:	blne	127f464 <wprintw@plt+0x127c00c>
   23fd8:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   23fdc:	str	r1, [pc], -r0, asr #22
   23fe0:	b	14182b0 <wprintw@plt+0x1414e58>
   23fe4:	ldr	r0, [r6, -sl, lsl #5]!
   23fe8:			; <UNDEFINED> instruction: 0xf7fd4620
   23fec:	ldr	pc, [r9], -r1, ror #18
   23ff0:	andcs	r6, r0, r1, ror #21
   23ff4:	blne	fe27ed84 <wprintw@plt+0xfe27b92c>
   23ff8:	subeq	pc, ip, r4, lsl #17
   23ffc:	strtmi	r1, [r9], #-2962	; 0xfffff46e
   24000:			; <UNDEFINED> instruction: 0x6321442a
   24004:	strbt	r6, [r9], -r2, lsr #7
   24008:	svclt	0x00182f00
   2400c:	ldm	r5, {fp, sp}
   24010:			; <UNDEFINED> instruction: 0xf04f0003
   24014:	svclt	0x00160c01
   24018:	strcs	r6, [r0, -r2, lsr #16]
   2401c:	andvc	pc, sl, r2, lsl r8	; <UNPREDICTABLE>
   24020:	andeq	lr, r3, r8, lsl #17
   24024:	stcle	6, cr14, [fp, #-544]	; 0xfffffde0
   24028:	movwcs	r6, #2210	; 0x8a2
   2402c:	mvnscc	pc, pc, asr #32
   24030:			; <UNDEFINED> instruction: 0xf8423a04
   24034:	movwcc	r1, #7940	; 0x1f04
   24038:	addsmi	r6, r8, #224, 18	; 0x380000
   2403c:			; <UNDEFINED> instruction: 0x4683dcf9
   24040:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   24044:			; <UNDEFINED> instruction: 0xf8d4b99b
   24048:			; <UNDEFINED> instruction: 0xe697b01c
   2404c:			; <UNDEFINED> instruction: 0xf7df4638
   24050:			; <UNDEFINED> instruction: 0xf1b7e84e
   24054:	svclt	0x0018035f
   24058:	stmdacs	r0, {r0, r8, r9, sp}
   2405c:	movwcs	fp, #3864	; 0xf18
   24060:			; <UNDEFINED> instruction: 0xf47f2b00
   24064:	movwcs	sl, #7802	; 0x1e7a
   24068:	ldrmi	lr, [r9], -r1, lsl #13
   2406c:	ldrbmi	lr, [sl], -r9, ror #14
   24070:	mvnscs	r6, r0, ror #16
   24074:	stmda	r0!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24078:			; <UNDEFINED> instruction: 0xb01cf8d4
   2407c:	bcs	1dda74 <wprintw@plt+0x1da61c>
   24080:	stmdbge	r5, {r0, r1, r4, r9, sl, lr}
   24084:	movwcs	fp, #28584	; 0x6fa8
   24088:	ldrmi	r2, [sl], r0, lsl #20
   2408c:	svcge	0x0026f77f
   24090:			; <UNDEFINED> instruction: 0xf1039f00
   24094:	strmi	r3, [ip], #3327	; 0xcff
   24098:	ldrbmi	r4, [r3], #-1595	; 0xfffff9c5
   2409c:	stcge	8, cr15, [r1, #-76]	; 0xffffffb4
   240a0:			; <UNDEFINED> instruction: 0xf810459e
   240a4:			; <UNDEFINED> instruction: 0xf80ca00a
   240a8:	mvnsle	sl, r1, lsl #18
   240ac:	ldr	r9, [r5, -r0, lsl #14]
   240b0:	mrc	7, 4, APSR_nzcv, cr4, cr14, {6}
   240b4:	andeq	sp, r1, r0, asr #28
   240b8:	andeq	r0, r0, ip, ror #6
   240bc:	andeq	sp, r1, r8, ror sp
   240c0:			; <UNDEFINED> instruction: 0x460cb5f8
   240c4:	stcvs	6, cr4, [r2, #68]	; 0x44
   240c8:			; <UNDEFINED> instruction: 0xf7ff4606
   240cc:	stmiavs	r5!, {r0, r5, r7, sl, fp, ip, sp, lr, pc}
   240d0:	stcle	13, cr2, [ip, #-0]
   240d4:			; <UNDEFINED> instruction: 0xf0006d73
   240d8:	stmiavs	r4!, {r3, sl, fp}^
   240dc:	cdpeq	0, 0, cr15, cr2, cr0, {0}
   240e0:	streq	pc, [r1, -r0]
   240e4:	ldmdavs	lr, {r8, sp}
   240e8:			; <UNDEFINED> instruction: 0xf8543c04
   240ec:	bl	1a7d04 <wprintw@plt+0x1a48ac>
   240f0:	ldmdavs	r3, {r6, r7, r9}^
   240f4:	vorr.i16	d23, #178	; 0x00b2
   240f8:	bcs	acd24 <wprintw@plt+0xa98cc>
   240fc:	cmnlt	r3, r4, lsl r1
   24100:	strle	r0, [sp, #-1882]	; 0xfffff8a6
   24104:	ldreq	fp, [sl, -r7, lsl #3]
   24108:	ldreq	sp, [sl], lr, lsl #8
   2410c:			; <UNDEFINED> instruction: 0xf1bed502
   24110:	andle	r0, r9, r0, lsl #30
   24114:	strle	r0, [r2, #-1563]	; 0xfffff9e5
   24118:	svceq	0x0000f1bc
   2411c:	ldcllt	0, cr13, [r8, #16]!
   24120:	ldrble	r0, [r2, #1818]!	; 0x71a
   24124:	rscsle	r2, r0, r0, lsl #30
   24128:	adcmi	r3, r9, #1073741824	; 0x40000000
   2412c:	ldrdcs	sp, [r0], -sp	; <UNPREDICTABLE>
   24130:	svclt	0x0000bdf8
   24134:	svcmi	0x00f0e92d
   24138:	stmdavs	r9, {r0, r3, r7, r9, sl, lr}
   2413c:			; <UNDEFINED> instruction: 0xf8d0b083
   24140:	stmdbcs	r0, {r2, r4, r6, ip, sp, pc}
   24144:	svclt	0x00c29301
   24148:	ldrmi	r4, [r2], r0, lsl #13
   2414c:	cfstrsle	mvf2, [r2], {-0}
   24150:	addmi	lr, ip, #45	; 0x2d
   24154:			; <UNDEFINED> instruction: 0xf8dada2b
   24158:			; <UNDEFINED> instruction: 0xf8db3000
   2415c:			; <UNDEFINED> instruction: 0xf8536000
   24160:	strcc	r5, [r1], #-36	; 0xffffffdc
   24164:	strbeq	lr, [r5, r6, lsl #22]
   24168:	svccs	0x0008793f
   2416c:			; <UNDEFINED> instruction: 0xf856d1f1
   24170:	ldmdacs	pc, {r0, r2, r4, r5}	; <UNPREDICTABLE>
   24174:			; <UNDEFINED> instruction: 0xf8dbdced
   24178:	sbcmi	r3, r3, r0, asr r0
   2417c:	strble	r0, [r8, #2011]!	; 0x7db
   24180:	tstvs	pc, #216, 18	; 0x360000
   24184:	ldrdvc	pc, [r4], r8
   24188:			; <UNDEFINED> instruction: 0xd01642b3
   2418c:	andcs	r2, r1, r8, lsl r1
   24190:	ldcl	7, cr15, [sl], #888	; 0x378
   24194:			; <UNDEFINED> instruction: 0xf8471c73
   24198:	cmnlt	r0, r6, lsr #32
   2419c:	rsbscc	pc, ip, r8, asr #17
   241a0:	ldrdne	pc, [r0], -r9
   241a4:	addmi	r9, ip, #1024	; 0x400
   241a8:	andvs	r6, r3, r5, asr #32
   241ac:	ldrdcs	sp, [r0], -r3
   241b0:	pop	{r0, r1, ip, sp, pc}
   241b4:	strdcs	r8, [ip], -r0
   241b8:			; <UNDEFINED> instruction: 0x4638e7fa
   241bc:			; <UNDEFINED> instruction: 0xf7de00f1
   241c0:	rsbseq	lr, r3, r6, lsr #28
   241c4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   241c8:			; <UNDEFINED> instruction: 0xf8d8d0f5
   241cc:	stmib	r8, {r2, r3, r4, r5, r6, sp, lr}^
   241d0:	ldrb	r3, [fp, r0, lsr #32]
   241d4:			; <UNDEFINED> instruction: 0x2618b5f8
   241d8:	ldrmi	r6, [r4], r4, lsl #16
   241dc:	sbcseq	r6, sl, pc, lsl #16
   241e0:	andvs	r3, r4, r1, lsl #24
   241e4:	blx	1b5a22 <wprintw@plt+0x1b25ca>
   241e8:	ldmib	sp, {r2, sl, ip, sp, lr, pc}^
   241ec:	ldmdbne	r9!, {r1, r2, r9, sl}
   241f0:	stmvs	r9, {r0, r1, r3, r4, r5, r8, fp, ip, lr}
   241f4:	andcc	pc, r0, ip, asr #17
   241f8:	ldc	7, cr15, [sl, #888]	; 0x378
   241fc:			; <UNDEFINED> instruction: 0xf7de68b0
   24200:	stmdavs	fp!, {r1, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
   24204:	ldmvs	r8, {r0, r1, r5, sl, lr}
   24208:	ldcl	7, cr15, [r4, #-888]!	; 0xfffffc88
   2420c:	ldrmi	r6, [ip], #-2091	; 0xfffff7d5
   24210:	movweq	pc, #49412	; 0xc104	; <UNPREDICTABLE>
   24214:	muleq	r7, r3, r8
   24218:	andeq	lr, r7, r6, lsl #17
   2421c:	ldcllt	8, cr6, [r8, #384]!	; 0x180
   24220:			; <UNDEFINED> instruction: 0x4605b538
   24224:	strmi	r4, [ip], -r8, lsl #12
   24228:	svc	0x0024f7de
   2422c:	tstle	ip, r1, lsl #16
   24230:	strmi	r7, [r3], -r2, lsr #16
   24234:			; <UNDEFINED> instruction: 0xf0022000
   24238:	cmpne	r2, pc, lsl r1
   2423c:			; <UNDEFINED> instruction: 0xf855408b
   24240:	movwmi	r1, #45090	; 0xb022
   24244:	eorcc	pc, r2, r5, asr #16
   24248:	andcs	fp, r3, r8, lsr sp
   2424c:	svclt	0x0000bd38
   24250:	svcmi	0x00f8e92d
   24254:	stcls	6, cr4, [ip], {6}
   24258:	ldmib	sp, {r0, r2, r3, r9, sl, lr}^
   2425c:	ldrmi	sl, [r1], sl, lsl #14
   24260:	ldrmi	r0, [r8], r0, ror #4
   24264:			; <UNDEFINED> instruction: 0xf8dfd50a
   24268:			; <UNDEFINED> instruction: 0x463815f8
   2426c:			; <UNDEFINED> instruction: 0xf7de4479
   24270:	stmdacs	r0, {r5, r6, r7, sl, fp, sp, lr, pc}
   24274:			; <UNDEFINED> instruction: 0xf8dfd15e
   24278:	ldrbtmi	r7, [pc], #-1516	; 24280 <wprintw@plt+0x20e28>
   2427c:	ldrdmi	pc, [r0], -r8
   24280:	ldrdcc	pc, [r0], -sl
   24284:	ldrdlt	pc, [r0], -r9
   24288:	rsble	r4, r6, r3, lsr #5
   2428c:	ldrtmi	r1, [r8], -r3, ror #24
   24290:	andcc	pc, r0, r8, asr #17
   24294:	stc	7, cr15, [ip], {222}	; 0xde
   24298:	strbne	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   2429c:			; <UNDEFINED> instruction: 0x46034479
   242a0:			; <UNDEFINED> instruction: 0xf84b4638
   242a4:			; <UNDEFINED> instruction: 0xf7de3024
   242a8:	strmi	lr, [r4], -r4, asr #25
   242ac:			; <UNDEFINED> instruction: 0xf8dfb330
   242b0:			; <UNDEFINED> instruction: 0x463815bc
   242b4:			; <UNDEFINED> instruction: 0xf7de4479
   242b8:			; <UNDEFINED> instruction: 0x4604ecbc
   242bc:	cmple	sp, r0, lsl #16
   242c0:	mrc	7, 5, APSR_nzcv, cr10, cr14, {6}
   242c4:	cdpcs	8, 0, cr6, cr0, cr3, {0}
   242c8:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
   242cc:			; <UNDEFINED> instruction: 0x26011e9a
   242d0:	svcne	0x0002f832
   242d4:			; <UNDEFINED> instruction: 0xf0041160
   242d8:	strcc	r0, [r1], #-799	; 0xfffffce1
   242dc:	svceq	0x0002f011
   242e0:	vpmax.u8	d15, d3, d6
   242e4:			; <UNDEFINED> instruction: 0xf855bf1e
   242e8:	movwmi	r1, #45088	; 0xb020
   242ec:	eorcc	pc, r0, r5, asr #16
   242f0:	svcvc	0x0080f5b4
   242f4:	andcs	sp, r0, ip, ror #3
   242f8:	svchi	0x00f8e8bd
   242fc:	mrc	7, 4, APSR_nzcv, cr12, cr14, {6}
   24300:	cdpcs	8, 0, cr6, cr0, cr3, {0}
   24304:	sbchi	pc, ip, r0, asr #32
   24308:			; <UNDEFINED> instruction: 0x26011e9a
   2430c:	svceq	0x0002f832
   24310:			; <UNDEFINED> instruction: 0xf0041161
   24314:	strcc	r0, [r1], #-799	; 0xfffffce1
   24318:	svceq	0x0008f010
   2431c:	vpmax.u8	d15, d3, d6
   24320:			; <UNDEFINED> instruction: 0xf855bf1e
   24324:	movwmi	r0, #12321	; 0x3021
   24328:	eorcc	pc, r1, r5, asr #16
   2432c:	svcvc	0x0080f5b4
   24330:	strb	sp, [r0, ip, ror #3]!
   24334:	ldrne	pc, [r8, #-2271]!	; 0xfffff721
   24338:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   2433c:	ldcl	7, cr15, [r8], #-888	; 0xfffffc88
   24340:	orrsle	r2, fp, r0, lsl #16
   24344:	ldrdmi	pc, [r0], -r8
   24348:	ldrdcc	pc, [r0], -sl
   2434c:	strvc	pc, [r4, #-2271]!	; 0xfffff721
   24350:			; <UNDEFINED> instruction: 0xf8d942a3
   24354:	ldrbtmi	fp, [pc], #-0	; 2435c <wprintw@plt+0x20f04>
   24358:	mlseq	r4, r8, r1, sp
   2435c:	strcc	r4, [r1], #-1624	; 0xfffff9a8
   24360:			; <UNDEFINED> instruction: 0xf7de00a1
   24364:	pkhtbmi	lr, r3, r4, asr #26
   24368:			; <UNDEFINED> instruction: 0xf0002800
   2436c:			; <UNDEFINED> instruction: 0xf8c98101
   24370:			; <UNDEFINED> instruction: 0xf8ca0000
   24374:			; <UNDEFINED> instruction: 0xf8d84000
   24378:	str	r4, [r7, r0]
   2437c:	ldrbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   24380:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   24384:	mrrc	7, 13, pc, r4, cr14	; <UNPREDICTABLE>
   24388:			; <UNDEFINED> instruction: 0xb3204604
   2438c:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   24390:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   24394:	mcrr	7, 13, pc, ip, cr14	; <UNPREDICTABLE>
   24398:	stmdacs	r0, {r2, r9, sl, lr}
   2439c:			; <UNDEFINED> instruction: 0xf7ded137
   243a0:	stmdavs	r3, {r2, r3, r6, r9, sl, fp, sp, lr, pc}
   243a4:			; <UNDEFINED> instruction: 0xf0402e00
   243a8:	mrcne	1, 4, r8, cr10, cr15, {0}
   243ac:			; <UNDEFINED> instruction: 0xf8322601
   243b0:	cmnne	r0, r2, lsl #30
   243b4:	tsteq	pc, #4	; <UNPREDICTABLE>
   243b8:			; <UNDEFINED> instruction: 0xf4113401
   243bc:	blx	1bbfc4 <wprintw@plt+0x1b8b6c>
   243c0:	svclt	0x001ef303
   243c4:	eorne	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   243c8:			; <UNDEFINED> instruction: 0xf845430b
   243cc:			; <UNDEFINED> instruction: 0xf5b43020
   243d0:	mvnle	r7, r0, lsl #31
   243d4:			; <UNDEFINED> instruction: 0xf7dee78f
   243d8:	stmdavs	r3, {r4, r5, r9, sl, fp, sp, lr, pc}
   243dc:			; <UNDEFINED> instruction: 0xf0402e00
   243e0:	mrcne	0, 4, r8, cr10, cr0, {5}
   243e4:			; <UNDEFINED> instruction: 0xf8322601
   243e8:	cmnne	r0, r2, lsl #30
   243ec:	tsteq	pc, #4	; <UNPREDICTABLE>
   243f0:			; <UNDEFINED> instruction: 0xf4113401
   243f4:	blx	1c3ffc <wprintw@plt+0x1c0ba4>
   243f8:	svclt	0x001ef303
   243fc:	eorne	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   24400:			; <UNDEFINED> instruction: 0xf845430b
   24404:			; <UNDEFINED> instruction: 0xf5b43020
   24408:	mvnle	r7, r0, lsl #31
   2440c:			; <UNDEFINED> instruction: 0xf8dfe773
   24410:			; <UNDEFINED> instruction: 0x46381470
   24414:			; <UNDEFINED> instruction: 0xf7de4479
   24418:	strmi	lr, [r4], -ip, lsl #24
   2441c:			; <UNDEFINED> instruction: 0xf8dfb320
   24420:	ldrtmi	r1, [r8], -r4, ror #8
   24424:			; <UNDEFINED> instruction: 0xf7de4479
   24428:	strmi	lr, [r4], -r4, lsl #24
   2442c:	cmnle	r5, r0, lsl #16
   24430:	mcr	7, 0, pc, cr2, cr14, {6}	; <UNPREDICTABLE>
   24434:	cdpcs	8, 0, cr6, cr0, cr3, {0}
   24438:	cmnhi	r3, r0, asr #32	; <UNPREDICTABLE>
   2443c:			; <UNDEFINED> instruction: 0x26011e9a
   24440:	svceq	0x0002f832
   24444:			; <UNDEFINED> instruction: 0xf0041161
   24448:	strcc	r0, [r1], #-799	; 0xfffffce1
   2444c:	svcvs	0x0000f410
   24450:	vpmax.u8	d15, d3, d6
   24454:			; <UNDEFINED> instruction: 0xf855bf1e
   24458:	movwmi	r0, #12321	; 0x3021
   2445c:	eorcc	pc, r1, r5, asr #16
   24460:	svcvc	0x0080f5b4
   24464:	strb	sp, [r6, -ip, ror #3]
   24468:	stcl	7, cr15, [r6, #888]!	; 0x378
   2446c:	cdpcs	8, 0, cr6, cr0, cr3, {0}
   24470:	adchi	pc, r3, r0, asr #32
   24474:			; <UNDEFINED> instruction: 0x26011e9a
   24478:	svcne	0x0002f832
   2447c:			; <UNDEFINED> instruction: 0xf0041160
   24480:	strcc	r0, [r1], #-799	; 0xfffffce1
   24484:	svcvs	0x0080f411
   24488:	vpmax.u8	d15, d3, d6
   2448c:			; <UNDEFINED> instruction: 0xf855bf1e
   24490:	movwmi	r1, #45088	; 0xb020
   24494:	eorcc	pc, r0, r5, asr #16
   24498:	svcvc	0x0080f5b4
   2449c:	str	sp, [sl, -ip, ror #3]!
   244a0:			; <UNDEFINED> instruction: 0xf5063b02
   244a4:	strcs	r7, [r1, -r0, lsl #9]
   244a8:	svccs	0x0002f833
   244ac:	strle	r0, [sl, #-1809]	; 0xfffff8ef
   244b0:			; <UNDEFINED> instruction: 0xf0027832
   244b4:	cmpne	r2, pc, lsl r1
   244b8:			; <UNDEFINED> instruction: 0xf001fa07
   244bc:	eorne	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   244c0:			; <UNDEFINED> instruction: 0xf8454301
   244c4:	strcc	r1, [r1], -r2, lsr #32
   244c8:	strhle	r4, [sp, #36]!	; 0x24
   244cc:	blcc	de120 <wprintw@plt+0xdacc8>
   244d0:	strvc	pc, [r0], #1286	; 0x506
   244d4:			; <UNDEFINED> instruction: 0xf8332701
   244d8:	ldreq	r2, [r2, r2, lsl #30]
   244dc:	ldmdavc	r2!, {r1, r3, r8, sl, ip, lr, pc}
   244e0:	tsteq	pc, r2	; <UNPREDICTABLE>
   244e4:	blx	1e8a34 <wprintw@plt+0x1e55dc>
   244e8:			; <UNDEFINED> instruction: 0xf855f001
   244ec:	movwmi	r1, #4130	; 0x1022
   244f0:	eorne	pc, r2, r5, asr #16
   244f4:	adcsmi	r3, r4, #1048576	; 0x100000
   244f8:	ldrbt	sp, [ip], sp, ror #3
   244fc:	ldrtmi	r4, [r8], -r2, ror #19
   24500:			; <UNDEFINED> instruction: 0xf7de4479
   24504:			; <UNDEFINED> instruction: 0x4604eb96
   24508:			; <UNDEFINED> instruction: 0xf7debba0
   2450c:	stmdavs	r2, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}
   24510:	vmlacs.f32	s6, s0, s4
   24514:	rschi	pc, pc, r0, asr #32
   24518:			; <UNDEFINED> instruction: 0xf8322601
   2451c:	cmnne	r0, r2, lsl #30
   24520:	tsteq	pc, #4	; <UNPREDICTABLE>
   24524:			; <UNDEFINED> instruction: 0xf4113401
   24528:	blx	1b8330 <wprintw@plt+0x1b4ed8>
   2452c:	svclt	0x001ef303
   24530:	eorne	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   24534:			; <UNDEFINED> instruction: 0xf845430b
   24538:			; <UNDEFINED> instruction: 0xf5b43020
   2453c:	mvnle	r7, r0, lsl #31
   24540:	blcc	de0ac <wprintw@plt+0xdac54>
   24544:	strvc	pc, [r0], #1286	; 0x506
   24548:			; <UNDEFINED> instruction: 0xf8332701
   2454c:	ldreq	r2, [r0, #3842]	; 0xf02
   24550:	ldmdavc	r2!, {r1, r3, r8, sl, ip, lr, pc}
   24554:	tsteq	pc, r2	; <UNPREDICTABLE>
   24558:	blx	1e8aa8 <wprintw@plt+0x1e5650>
   2455c:			; <UNDEFINED> instruction: 0xf855f001
   24560:	movwmi	r1, #4130	; 0x1022
   24564:	eorne	pc, r2, r5, asr #16
   24568:	adcsmi	r3, r4, #1048576	; 0x100000
   2456c:	strb	sp, [r2], sp, ror #3
   24570:	strb	r2, [r1], ip
   24574:	ldrtmi	r4, [r8], -r5, asr #19
   24578:			; <UNDEFINED> instruction: 0xf7de4479
   2457c:			; <UNDEFINED> instruction: 0x4604eb5a
   24580:	cmple	r8, r0, lsl #16
   24584:	ldcl	7, cr15, [r8, #-888]	; 0xfffffc88
   24588:	bcc	be598 <wprintw@plt+0xbb140>
   2458c:	cmnle	r4, r0, lsl #28
   24590:			; <UNDEFINED> instruction: 0xf8322601
   24594:	cmnne	r0, r2, lsl #30
   24598:	tsteq	pc, #4	; <UNPREDICTABLE>
   2459c:			; <UNDEFINED> instruction: 0xf4113401
   245a0:	blx	1c43a8 <wprintw@plt+0x1c0f50>
   245a4:	svclt	0x001ef303
   245a8:	eorne	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   245ac:			; <UNDEFINED> instruction: 0xf845430b
   245b0:			; <UNDEFINED> instruction: 0xf5b43020
   245b4:	mvnle	r7, r0, lsl #31
   245b8:	blcc	de034 <wprintw@plt+0xdabdc>
   245bc:	strvc	pc, [r0], #1286	; 0x506
   245c0:			; <UNDEFINED> instruction: 0xf8332701
   245c4:	ldrbeq	r2, [r2, #-3842]	; 0xfffff0fe
   245c8:	ldmdavc	r2!, {r1, r3, r8, sl, ip, lr, pc}
   245cc:	tsteq	pc, r2	; <UNPREDICTABLE>
   245d0:	blx	1e8b20 <wprintw@plt+0x1e56c8>
   245d4:			; <UNDEFINED> instruction: 0xf855f001
   245d8:	movwmi	r1, #4130	; 0x1022
   245dc:	eorne	pc, r2, r5, asr #16
   245e0:	adcsmi	r3, r4, #1048576	; 0x100000
   245e4:	str	sp, [r6], sp, ror #3
   245e8:			; <UNDEFINED> instruction: 0xf5063b02
   245ec:	strcs	r7, [r1, -r0, lsl #9]
   245f0:	svccs	0x0002f833
   245f4:	strle	r0, [sl, #-1169]	; 0xfffffb6f
   245f8:			; <UNDEFINED> instruction: 0xf0027832
   245fc:	cmpne	r2, pc, lsl r1
   24600:			; <UNDEFINED> instruction: 0xf001fa07
   24604:	eorne	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   24608:			; <UNDEFINED> instruction: 0xf8454301
   2460c:	strcc	r1, [r1], -r2, lsr #32
   24610:	mvnle	r4, r6, lsr #5
   24614:	ldmibmi	lr, {r0, r1, r2, r3, r5, r6, r9, sl, sp, lr, pc}
   24618:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   2461c:	bl	26259c <wprintw@plt+0x25f144>
   24620:	stmdacs	r0, {r2, r9, sl, lr}
   24624:			; <UNDEFINED> instruction: 0xf7ded145
   24628:	stmdavs	r3, {r3, r8, sl, fp, sp, lr, pc}
   2462c:	bllt	15b323c <wprintw@plt+0x15afde4>
   24630:			; <UNDEFINED> instruction: 0xf8332601
   24634:	cmnne	r0, r2, lsl #30
   24638:	andseq	pc, pc, #4
   2463c:			; <UNDEFINED> instruction: 0xf0113401
   24640:	blx	1a824c <wprintw@plt+0x1a4df4>
   24644:	svclt	0x001ef202
   24648:	eorne	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   2464c:			; <UNDEFINED> instruction: 0xf845430a
   24650:			; <UNDEFINED> instruction: 0xf5b42020
   24654:	mvnle	r7, r0, lsl #31
   24658:			; <UNDEFINED> instruction: 0xf506e64d
   2465c:	strcs	r7, [r1], #-1920	; 0xfffff880
   24660:	svccc	0x0002f832
   24664:	strle	r0, [sl, #-1499]	; 0xfffffa25
   24668:			; <UNDEFINED> instruction: 0xf0037833
   2466c:	cmpne	fp, pc, lsl r1
   24670:			; <UNDEFINED> instruction: 0xf001fa04
   24674:	eorne	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   24678:			; <UNDEFINED> instruction: 0xf8454301
   2467c:	strcc	r1, [r1], -r3, lsr #32
   24680:	strhle	r4, [sp, #46]!	; 0x2e
   24684:			; <UNDEFINED> instruction: 0xf506e637
   24688:	strcs	r7, [r1], #-1920	; 0xfffff880
   2468c:	svccs	0x0002f833
   24690:	strle	r0, [sl, #-2000]	; 0xfffff830
   24694:			; <UNDEFINED> instruction: 0xf0027832
   24698:	cmpne	r2, pc, lsl r1
   2469c:			; <UNDEFINED> instruction: 0xf001fa04
   246a0:	eorne	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   246a4:			; <UNDEFINED> instruction: 0xf8454301
   246a8:	strcc	r1, [r1], -r2, lsr #32
   246ac:	strhle	r4, [sp, #39]!	; 0x27
   246b0:	ldmdbmi	r8!, {r0, r5, r9, sl, sp, lr, pc}^
   246b4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   246b8:	b	feee2638 <wprintw@plt+0xfeedf1e0>
   246bc:	stmdacs	r0, {r2, r9, sl, lr}
   246c0:			; <UNDEFINED> instruction: 0xf7ded15c
   246c4:	stmdavs	r3, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
   246c8:	vmlacs.f64	d3, d0, d2
   246cc:	strcs	sp, [r1], -r0, asr #2
   246d0:	svcne	0x0002f933
   246d4:			; <UNDEFINED> instruction: 0xf0041160
   246d8:	strcc	r0, [r1], #-543	; 0xfffffde1
   246dc:	blx	1aeae4 <wprintw@plt+0x1ab68c>
   246e0:	svclt	0x00bef102
   246e4:	eorcs	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   246e8:			; <UNDEFINED> instruction: 0xf845430a
   246ec:			; <UNDEFINED> instruction: 0xf5b42020
   246f0:	mvnle	r7, r0, lsl #31
   246f4:			; <UNDEFINED> instruction: 0xf506e5ff
   246f8:	strcs	r7, [r1], #-1920	; 0xfffff880
   246fc:	svccc	0x0002f832
   24700:	strle	r0, [sl, #-1113]	; 0xfffffba7
   24704:			; <UNDEFINED> instruction: 0xf0037833
   24708:	cmpne	fp, pc, lsl r1
   2470c:			; <UNDEFINED> instruction: 0xf001fa04
   24710:	eorne	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   24714:			; <UNDEFINED> instruction: 0xf8454301
   24718:	strcc	r1, [r1], -r3, lsr #32
   2471c:	strhle	r4, [sp, #39]!	; 0x27
   24720:	blcc	ddecc <wprintw@plt+0xdaa74>
   24724:	orrvc	pc, r0, r6, lsl #10
   24728:			; <UNDEFINED> instruction: 0xf8332701
   2472c:	ldreq	r2, [r0, #-3842]	; 0xfffff0fe
   24730:	ldmdavc	r2!, {r1, r3, r8, sl, ip, lr, pc}
   24734:	andseq	pc, pc, r2
   24738:	blx	1e8c88 <wprintw@plt+0x1e5830>
   2473c:			; <UNDEFINED> instruction: 0xf855f400
   24740:			; <UNDEFINED> instruction: 0x43200022
   24744:	eoreq	pc, r2, r5, asr #16
   24748:	adcsmi	r3, r1, #1048576	; 0x100000
   2474c:	ldrb	sp, [r2, #493]	; 0x1ed
   24750:	strvc	pc, [r0, r6, lsl #10]
   24754:			; <UNDEFINED> instruction: 0xf9332401
   24758:	bcs	30368 <wprintw@plt+0x2cf10>
   2475c:	ldmdavc	r2!, {r1, r3, r9, fp, ip, lr, pc}
   24760:	tsteq	pc, r2	; <UNPREDICTABLE>
   24764:	blx	128cb4 <wprintw@plt+0x12585c>
   24768:			; <UNDEFINED> instruction: 0xf855f001
   2476c:	movwmi	r1, #4130	; 0x1022
   24770:	eorne	pc, r2, r5, asr #16
   24774:	adcsmi	r3, r7, #1048576	; 0x100000
   24778:	ldr	sp, [ip, #493]!	; 0x1ed
   2477c:	ldrtmi	r4, [r8], -r6, asr #18
   24780:			; <UNDEFINED> instruction: 0xf7de4479
   24784:			; <UNDEFINED> instruction: 0x4604ea56
   24788:			; <UNDEFINED> instruction: 0xf7deb9d0
   2478c:	stmdavs	r3, {r1, r2, r4, r6, sl, fp, sp, lr, pc}
   24790:	vmlacs.f64	d3, d0, d2
   24794:			; <UNDEFINED> instruction: 0x2601d136
   24798:	svcne	0x0002f833
   2479c:			; <UNDEFINED> instruction: 0xf0041160
   247a0:	strcc	r0, [r1], #-543	; 0xfffffde1
   247a4:	svceq	0x0004f011
   247a8:			; <UNDEFINED> instruction: 0xf102fa06
   247ac:			; <UNDEFINED> instruction: 0xf855bf1e
   247b0:	movwmi	r2, #40992	; 0xa020
   247b4:	eorcs	pc, r0, r5, asr #16
   247b8:	svcvc	0x0080f5b4
   247bc:	ldr	sp, [sl, #492]	; 0x1ec
   247c0:			; <UNDEFINED> instruction: 0x46384936
   247c4:			; <UNDEFINED> instruction: 0xf7de4479
   247c8:			; <UNDEFINED> instruction: 0x4604ea34
   247cc:	cmple	r4, r0, lsl #16
   247d0:	ldc	7, cr15, [r2], #-888	; 0xfffffc88
   247d4:	blcc	be7e8 <wprintw@plt+0xbb390>
   247d8:			; <UNDEFINED> instruction: 0x2601bb56
   247dc:	svcne	0x0002f833
   247e0:			; <UNDEFINED> instruction: 0xf0041160
   247e4:	strcc	r0, [r1], #-543	; 0xfffffde1
   247e8:	svcpl	0x0080f411
   247ec:			; <UNDEFINED> instruction: 0xf102fa06
   247f0:			; <UNDEFINED> instruction: 0xf855bf1e
   247f4:	movwmi	r2, #40992	; 0xa020
   247f8:	eorcs	pc, r0, r5, asr #16
   247fc:	svcvc	0x0080f5b4
   24800:	ldrb	sp, [r8, #-492]!	; 0xfffffe14
   24804:	strvc	pc, [r0, r6, lsl #10]
   24808:			; <UNDEFINED> instruction: 0xf8332401
   2480c:	ldrbeq	r2, [r1, -r2, lsl #30]
   24810:	ldmdavc	r2!, {r1, r3, r8, sl, ip, lr, pc}
   24814:	tsteq	pc, r2	; <UNPREDICTABLE>
   24818:	blx	128d68 <wprintw@plt+0x125910>
   2481c:			; <UNDEFINED> instruction: 0xf855f001
   24820:	movwmi	r1, #4130	; 0x1022
   24824:	eorne	pc, r2, r5, asr #16
   24828:	adcsmi	r3, lr, #1048576	; 0x100000
   2482c:	strb	sp, [r2, #-493]!	; 0xfffffe13
   24830:			; <UNDEFINED> instruction: 0xf8332701
   24834:	ldrbeq	r2, [r2], #3842	; 0xf02
   24838:	cfldr32pl	mvfx13, [r2, #-40]!	; 0xffffffd8
   2483c:	tsteq	pc, r2	; <UNPREDICTABLE>
   24840:	blx	1e8d90 <wprintw@plt+0x1e5938>
   24844:			; <UNDEFINED> instruction: 0xf855f001
   24848:	movwmi	r1, #4130	; 0x1022
   2484c:	eorne	pc, r2, r5, asr #16
   24850:			; <UNDEFINED> instruction: 0xf5b43401
   24854:	mvnle	r7, r0, lsl #31
   24858:	andcs	lr, r4, sp, asr #10
   2485c:	svclt	0x0000e54c
   24860:	andeq	ip, r0, r8, lsl r7
   24864:	andeq	ip, r0, r2, lsl #14
   24868:	strdeq	ip, [r0], -r8
   2486c:	andeq	ip, r0, r8, ror #13
   24870:	andeq	ip, r0, r2, asr r6
   24874:	andeq	ip, r0, r6, lsr #12
   24878:	andeq	ip, r0, sl, lsl #12
   2487c:	andeq	r9, r0, sl, lsr sl
   24880:	andeq	ip, r0, r8, ror #10
   24884:	andeq	ip, r0, r0, lsl #11
   24888:	andeq	ip, r0, ip, lsr #9
   2488c:	andeq	ip, r0, ip, lsl #8
   24890:	muleq	r0, sl, r3
   24894:	andeq	r6, r0, lr, ror #21
   24898:	andeq	fp, r0, r4, asr #7
   2489c:	strdeq	ip, [r0], -r8
   248a0:	svcmi	0x00f0e92d
   248a4:	bmi	1c362f0 <wprintw@plt+0x1c32e98>
   248a8:	blmi	1c36124 <wprintw@plt+0x1c32ccc>
   248ac:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
   248b0:	strmi	r4, [sl], r0, lsl #13
   248b4:	ldmpl	r3, {r5, sp}^
   248b8:			; <UNDEFINED> instruction: 0xf89d2101
   248bc:			; <UNDEFINED> instruction: 0x2600b058
   248c0:	movwls	r6, #47131	; 0xb81b
   248c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   248c8:			; <UNDEFINED> instruction: 0x96069b17
   248cc:			; <UNDEFINED> instruction: 0xf7de9304
   248d0:			; <UNDEFINED> instruction: 0x4604e95c
   248d4:			; <UNDEFINED> instruction: 0xf0002800
   248d8:	smlatbcs	r1, fp, r0, r8
   248dc:			; <UNDEFINED> instruction: 0xf7de2028
   248e0:			; <UNDEFINED> instruction: 0x4607e954
   248e4:			; <UNDEFINED> instruction: 0xf0002800
   248e8:	stcvc	0, cr8, [r2], {168}	; 0xa8
   248ec:	ldfeqd	f7, [r8], {13}
   248f0:	msreq	CPSR_s, #-1073741823	; 0xc0000001
   248f4:	vmin.u32	q10, <illegal reg q5.5>, q0
   248f8:	strtmi	r0, [r1], -r0, lsl #4
   248fc:			; <UNDEFINED> instruction: 0xf107743a
   24900:	strls	r0, [r2], -ip, lsl #4
   24904:	andls	pc, r4, sp, asr #17
   24908:	andgt	pc, r0, sp, asr #17
   2490c:	stc2	7, cr15, [r0], #1020	; 0x3fc
   24910:			; <UNDEFINED> instruction: 0xf0402800
   24914:	stmdavc	fp!, {r1, r3, r4, r7, pc}
   24918:			; <UNDEFINED> instruction: 0x2601b173
   2491c:			; <UNDEFINED> instruction: 0xf0031158
   24920:			; <UNDEFINED> instruction: 0xf815021f
   24924:	blx	1b4530 <wprintw@plt+0x1b10d8>
   24928:			; <UNDEFINED> instruction: 0xf854f102
   2492c:	movwmi	r2, #40992	; 0xa020
   24930:	eorcs	pc, r0, r4, asr #16
   24934:	mvnsle	r2, r0, lsl #22
   24938:	svceq	0x0000f1bb
   2493c:	svcne	0x0023d009
   24940:	tsteq	ip, r4, lsl #2	; <UNPREDICTABLE>
   24944:	svccs	0x0004f853
   24948:	b	1bf53b4 <wprintw@plt+0x1bf1f5c>
   2494c:	andsvs	r0, sl, r2, lsl #4
   24950:			; <UNDEFINED> instruction: 0xf8d8d1f8
   24954:	blcs	70acc <wprintw@plt+0x6d674>
   24958:			; <UNDEFINED> instruction: 0xf8d8dd0e
   2495c:	svcne	0x0023103c
   24960:	ldreq	pc, [ip, #-260]	; 0xfffffefc
   24964:			; <UNDEFINED> instruction: 0xf8533904
   24968:			; <UNDEFINED> instruction: 0xf8512f04
   2496c:	addsmi	r0, sp, #4, 30
   24970:	andeq	lr, r0, #8192	; 0x2000
   24974:	mvnsle	r6, sl, lsl r0
   24978:	ldmdbeq	r8!, {r3, r8, ip, sp, lr, pc}
   2497c:			; <UNDEFINED> instruction: 0xf1082500
   24980:			; <UNDEFINED> instruction: 0xf10d0140
   24984:			; <UNDEFINED> instruction: 0x46480a1c
   24988:	strtmi	r4, [sl], -fp, lsr #12
   2498c:	andge	pc, r0, sp, asr #17
   24990:	stceq	0, cr15, [r3], {79}	; 0x4f
   24994:	strls	r9, [r7], #-261	; 0xfffffefb
   24998:	eorpl	pc, r3, sp, lsl #17
   2499c:	eorpl	pc, r1, sp, lsr #17
   249a0:	eorgt	pc, r0, sp, lsl #17
   249a4:	mrc2	7, 0, pc, cr8, cr13, {7}
   249a8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   249ac:			; <UNDEFINED> instruction: 0xf8d8d035
   249b0:	blcs	70b28 <wprintw@plt+0x6d6d0>
   249b4:			; <UNDEFINED> instruction: 0xf898dd2d
   249b8:			; <UNDEFINED> instruction: 0x462b0058
   249bc:	andge	pc, r0, sp, asr #17
   249c0:			; <UNDEFINED> instruction: 0xf040462a
   249c4:	stmdbls	r5, {r1}
   249c8:	subseq	pc, r8, r8, lsl #17
   249cc:			; <UNDEFINED> instruction: 0xf04f4648
   249d0:	strls	r0, [r7, -r6, lsl #24]
   249d4:	eorgt	pc, r0, sp, lsl #17
   249d8:	ldc2l	7, cr15, [lr, #1012]!	; 0x3f4
   249dc:	mvnlt	r4, r3, lsl #12
   249e0:	stmdbls	r5, {r1, r4, r5, r9, sl, lr}
   249e4:	strbmi	sl, [r8], -r9, lsl #24
   249e8:	strcs	r9, [sl], -r0, lsl #8
   249ec:	strls	r9, [r9, #-1290]	; 0xfffffaf6
   249f0:	eorvs	pc, r8, sp, lsl #17
   249f4:	ldc2l	7, cr15, [r0, #1012]!	; 0x3f4
   249f8:	bmi	776218 <wprintw@plt+0x772dc0>
   249fc:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
   24a00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24a04:	subsmi	r9, sl, fp, lsl #22
   24a08:	ldrtmi	sp, [r0], -fp, lsr #2
   24a0c:	pop	{r0, r2, r3, ip, sp, pc}
   24a10:	shsub8mi	r8, r8, r0
   24a14:			; <UNDEFINED> instruction: 0xff96f7fc
   24a18:	strtmi	lr, [r0], -pc, ror #15
   24a1c:			; <UNDEFINED> instruction: 0xf7de2600
   24a20:	ldrtmi	lr, [r8], -sl, ror #18
   24a24:			; <UNDEFINED> instruction: 0xff8ef7fc
   24a28:	movwcs	r9, #51716	; 0xca04
   24a2c:			; <UNDEFINED> instruction: 0xe7e46013
   24a30:	movwcs	r9, #51716	; 0xca04
   24a34:	andsvs	r4, r3, r6, lsl #12
   24a38:			; <UNDEFINED> instruction: 0x4620e7df
   24a3c:			; <UNDEFINED> instruction: 0xf7de463e
   24a40:	bls	15efb0 <wprintw@plt+0x15bb58>
   24a44:	andsvs	r2, r3, ip, lsl #6
   24a48:	ldrdls	lr, [r5], -r7
   24a4c:			; <UNDEFINED> instruction: 0xf7de4620
   24a50:			; <UNDEFINED> instruction: 0x4638e952
   24a54:			; <UNDEFINED> instruction: 0xff76f7fc
   24a58:	ldrmi	r9, [sl], -r4, lsl #22
   24a5c:	andsvs	r9, r3, r5, lsl #22
   24a60:			; <UNDEFINED> instruction: 0xf7dee7cb
   24a64:	svclt	0x0000e9bc
   24a68:	strdeq	sp, [r1], -sl
   24a6c:	andeq	r0, r0, ip, ror #6
   24a70:	andeq	ip, r1, sl, lsr #31
   24a74:	svcmi	0x00f0e92d
   24a78:	ldrmi	fp, [ip], -sp, asr #1
   24a7c:	andls	r4, r2, #193536	; 0x2f400
   24a80:			; <UNDEFINED> instruction: 0x90064abd
   24a84:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   24a88:	ldmpl	r3, {r2, r8, ip, pc}^
   24a8c:	movtls	r6, #47131	; 0xb81b
   24a90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   24a94:	blcs	801a8 <wprintw@plt+0x7cd50>
   24a98:	blls	1d46c8 <wprintw@plt+0x1d1270>
   24a9c:	ldmvs	lr, {r9, sl, sp}^
   24aa0:	svclt	0x00089b04
   24aa4:	strpl	pc, [r0], r6, asr #7
   24aa8:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
   24aac:	movwcs	sp, #3393	; 0xd41
   24ab0:	strmi	r2, [r2], r1, lsl #10
   24ab4:	muls	r3, r9, r6
   24ab8:	svceq	0x0003f1b8
   24abc:	adcshi	pc, fp, r0
   24ac0:	svceq	0x0006f1b8
   24ac4:			; <UNDEFINED> instruction: 0xf008d041
   24ac8:	blcs	165ac4 <wprintw@plt+0x16266c>
   24acc:	teqhi	r9, r0	; <UNPREDICTABLE>
   24ad0:	svceq	0x0002f1b8
   24ad4:	mrshi	pc, (UNDEF: 64)	; <UNPREDICTABLE>
   24ad8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   24adc:	ble	a36108 <wprintw@plt+0xa32cb0>
   24ae0:			; <UNDEFINED> instruction: 0xf8da9b02
   24ae4:	ldmdavs	fp, {}	; <UNPREDICTABLE>
   24ae8:	eorvc	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   24aec:	movwls	r0, #4347	; 0x10fb
   24af0:			; <UNDEFINED> instruction: 0xf89318c3
   24af4:			; <UNDEFINED> instruction: 0xf1b88004
   24af8:	bicsle	r0, sp, r1, lsl #30
   24afc:	eorslt	pc, r7, r0, lsl r8	; <UNPREDICTABLE>
   24b00:	andhi	pc, fp, r4, lsl #16
   24b04:			; <UNDEFINED> instruction: 0xf7deb136
   24b08:	stmdavs	r3, {r1, r2, r5, r6, r9, fp, sp, lr, pc}
   24b0c:	eorcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
   24b10:	andhi	pc, r3, r4, lsl #16
   24b14:	ldmvs	fp, {r1, r2, r8, r9, fp, ip, pc}^
   24b18:	strle	r0, [r4, #-600]	; 0xfffffda8
   24b1c:	ldrsbcc	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   24b20:	vqrdmulh.s<illegal width 8>	d2, d0, d1
   24b24:	blls	144e3c <wprintw@plt+0x1419e4>
   24b28:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   24b2c:	strmi	r6, [r9, #2073]	; 0x819
   24b30:	bmi	fe4dba90 <wprintw@plt+0xfe4d8638>
   24b34:	ldrbtmi	r4, [sl], #-2959	; 0xfffff471
   24b38:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24b3c:	subsmi	r9, sl, fp, asr #22
   24b40:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
   24b44:	pop	{r0, r2, r3, r6, ip, sp, pc}
   24b48:			; <UNDEFINED> instruction: 0xf8da8ff0
   24b4c:	ldmdavs	fp, {r2, r3, r4, r6, sp}
   24b50:	vstrle	s4, [r8, #-4]
   24b54:	bcs	3f4c4 <wprintw@plt+0x3c06c>
   24b58:	ldfvcd	f5, [sl], {80}	; 0x50
   24b5c:	strble	r0, [sp], #-2002	; 0xfffff82e
   24b60:	bcs	3f3d0 <wprintw@plt+0x3bf78>
   24b64:	ldmdbvs	sl, {r1, r3, r6, r8, ip, lr, pc}^
   24b68:			; <UNDEFINED> instruction: 0xddb52a00
   24b6c:			; <UNDEFINED> instruction: 0xf8cdaf09
   24b70:			; <UNDEFINED> instruction: 0xf10d901c
   24b74:	strls	r0, [r5], -ip, lsr #22
   24b78:	svcls	0x000646b9
   24b7c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   24b80:	movwcs	r4, #1566	; 0x61e
   24b84:	andcc	pc, r0, r9, asr #17
   24b88:	andcc	pc, r4, r9, asr #17
   24b8c:	ldmdavs	r1!, {r1, r3, r6, r9, sl, lr}
   24b90:	b	13f64f8 <wprintw@plt+0x13f30a0>
   24b94:	movwls	r0, #5000	; 0x1388
   24b98:	eorne	pc, r8, r1, asr r8	; <UNPREDICTABLE>
   24b9c:	stmda	r2!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24ba0:	andle	r3, ip, r1
   24ba4:	mulne	r0, fp, r8
   24ba8:	strbtpl	r9, [r5], #-2821	; 0xfffff4fb
   24bac:	teqlt	r3, r3, lsl #2
   24bb0:	b	462b30 <wprintw@plt+0x45f6d8>
   24bb4:	stmdavs	r0, {r0, r1, r8, fp, ip, pc}
   24bb8:	eorne	pc, r1, r0, asr r8	; <UNPREDICTABLE>
   24bbc:	ldmvs	r9!, {r0, r2, r5, r6, sl, ip, lr}^
   24bc0:	ldrle	r0, [r2, #-587]	; 0xfffffdb5
   24bc4:	ldrsbne	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   24bc8:	vstrle.16	s4, [lr, #-2]	; <UNPREDICTABLE>
   24bcc:	blls	7ec98 <wprintw@plt+0x7b840>
   24bd0:			; <UNDEFINED> instruction: 0xf7de58c8
   24bd4:			; <UNDEFINED> instruction: 0x464ae8d2
   24bd8:	ldrbmi	r4, [r8], -r1, lsl #12
   24bdc:	stmda	r2, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24be0:	svclt	0x001c3001
   24be4:	mulne	r0, fp, r8
   24be8:	ldmdbvs	r1!, {r0, r2, r5, r6, sl, ip, lr}^
   24bec:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   24bf0:	blle	ff1b6218 <wprintw@plt+0xff1b2dc0>
   24bf4:			; <UNDEFINED> instruction: 0xf8dd9e05
   24bf8:			; <UNDEFINED> instruction: 0xe794901c
   24bfc:			; <UNDEFINED> instruction: 0xf10d2300
   24c00:	svcge	0x00090b20
   24c04:			; <UNDEFINED> instruction: 0xf88b4698
   24c08:	ldrtmi	r3, [fp], -r0
   24c0c:	ldrbmi	r2, [r9], -r1, lsl #4
   24c10:	stmib	r7, {sp}^
   24c14:			; <UNDEFINED> instruction: 0xf0058800
   24c18:	mulcc	r2, r9, r9
   24c1c:			; <UNDEFINED> instruction: 0xf89bbf04
   24c20:	strbtpl	r3, [r5], #0
   24c24:	mulcs	r0, fp, r8
   24c28:	sbcslt	r3, r2, #268435456	; 0x10000000
   24c2c:	andcs	pc, r0, fp, lsl #17
   24c30:	mvnle	r2, r0, lsl #20
   24c34:			; <UNDEFINED> instruction: 0xf04fe777
   24c38:			; <UNDEFINED> instruction: 0xf8cd0800
   24c3c:			; <UNDEFINED> instruction: 0xf04f9014
   24c40:	strtmi	r0, [r1], r0, lsr #22
   24c44:			; <UNDEFINED> instruction: 0xf8cd4644
   24c48:	blls	8cc80 <wprintw@plt+0x89828>
   24c4c:	streq	pc, [r0, -fp, lsr #3]!
   24c50:			; <UNDEFINED> instruction: 0xf85258c2
   24c54:	bl	24cc6c <wprintw@plt+0x249814>
   24c58:	blx	aa587c <wprintw@plt+0xaa2424>
   24c5c:	ldrbeq	pc, [r9, r3, lsl #6]	; <UNPREDICTABLE>
   24c60:	bl	29a0a8 <wprintw@plt+0x296c50>
   24c64:			; <UNDEFINED> instruction: 0xf8090307
   24c68:	cmplt	lr, r7
   24c6c:	addeq	pc, r0, #-1073741823	; 0xc0000001
   24c70:	svcvc	0x00c0f5b2
   24c74:			; <UNDEFINED> instruction: 0xf7ded205
   24c78:	stmdavs	r3, {r1, r2, r3, r5, r7, r8, fp, sp, lr, pc}
   24c7c:	eorcc	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   24c80:	andsvc	r4, sp, fp, asr #8
   24c84:	ldrmi	r3, [fp, #1793]!	; 0x701
   24c88:			; <UNDEFINED> instruction: 0xf10bd1e5
   24c8c:	strcc	r0, [r4], #-2848	; 0xfffff4e0
   24c90:	svcvc	0x0090f5bb
   24c94:	stmdaeq	r0!, {r3, r5, r7, r8, ip, sp, lr, pc}
   24c98:	blls	118ca8 <wprintw@plt+0x115850>
   24c9c:	bfi	r6, r8, #16, #5
   24ca0:	ldmib	sp, {r2, r3, r6, r9, sl, lr}^
   24ca4:			; <UNDEFINED> instruction: 0xf8dd3904
   24ca8:	ldmdavs	r9, {r2, r3, sp, pc}
   24cac:			; <UNDEFINED> instruction: 0xf8dae714
   24cb0:			; <UNDEFINED> instruction: 0xf10d2000
   24cb4:			; <UNDEFINED> instruction: 0x1c7b0b2c
   24cb8:	eorsne	pc, r7, r2, lsl r8	; <UNPREDICTABLE>
   24cbc:	andne	pc, r0, fp, lsl #17
   24cc0:	ldrdne	pc, [r8], -sl
   24cc4:	andsle	r4, fp, #-1342177272	; 0xb0000008
   24cc8:	strdcs	r2, [r1, -pc]
   24ccc:	eoreq	pc, r0, r0, asr #5
   24cd0:	smlawteq	r0, r0, r2, pc	; <UNPREDICTABLE>
   24cd4:	stmdaeq	sp!, {r0, r2, r3, r8, ip, sp, lr, pc}
   24cd8:			; <UNDEFINED> instruction: 0xf812e00a
   24cdc:	movwcc	r2, #4147	; 0x1033
   24ce0:	blcs	a2d08 <wprintw@plt+0x9f8b0>
   24ce4:	ldrdcs	pc, [r8], -sl
   24ce8:	stmdble	r7, {r1, r3, r4, r7, r9, lr}
   24cec:	ldrdcs	pc, [r0], -sl
   24cf0:	strbeq	lr, [r3, r2, lsl #22]
   24cf4:	andmi	r6, r7, pc, ror r8
   24cf8:	rscle	r4, lr, pc, lsl #5
   24cfc:	stmdaeq	fp, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   24d00:	stmdage	r8, {r0, r3, r8, r9, sl, fp, sp, pc}
   24d04:	stceq	0, cr15, [r0], {79}	; 0x4f
   24d08:	ldrbmi	r4, [r9], -r2, asr #12
   24d0c:	stmib	r7, {r0, r1, r3, r4, r5, r9, sl, lr}^
   24d10:	andls	ip, r1, r0, lsl #24
   24d14:			; <UNDEFINED> instruction: 0xf91af005
   24d18:			; <UNDEFINED> instruction: 0xf47f4540
   24d1c:	blls	90934 <wprintw@plt+0x8d4dc>
   24d20:			; <UNDEFINED> instruction: 0xf7de6818
   24d24:	ldrtmi	lr, [sl], -sl, lsr #16
   24d28:	ldrbmi	r4, [r8], -r1, lsl #12
   24d2c:	svc	0x005af7dd
   24d30:			; <UNDEFINED> instruction: 0xf43f3001
   24d34:			; <UNDEFINED> instruction: 0xf89baef8
   24d38:	strbtpl	r3, [r5], #0
   24d3c:	ldmdavs	r9, {r2, r8, r9, fp, ip, pc}
   24d40:	strtmi	lr, [r0], -sl, asr #13
   24d44:	addvc	pc, r0, #1325400064	; 0x4f000000
   24d48:			; <UNDEFINED> instruction: 0xf7de2101
   24d4c:			; <UNDEFINED> instruction: 0xf1b8e9f6
   24d50:			; <UNDEFINED> instruction: 0xf47f0f02
   24d54:	and	sl, r5, lr, ror #29
   24d58:	vst1.8	{d20-d22}, [pc :128], r0
   24d5c:	smlabbcs	r1, r0, r2, r7
   24d60:	stmib	sl!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24d64:	svcvc	0x00139a06
   24d68:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   24d6c:	usat	r7, #0, r3, lsl #14
   24d70:	ldmda	r4!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24d74:	andeq	r0, r0, ip, ror #6
   24d78:	andeq	ip, r1, r4, lsr #30
   24d7c:	andeq	ip, r1, r2, ror lr
   24d80:	ldrbmi	lr, [r0, sp, lsr #18]!
   24d84:	bl	367cc <wprintw@plt+0x33374>
   24d88:			; <UNDEFINED> instruction: 0xf8dd02c2
   24d8c:	ldrmi	r9, [ip], -r0, lsr #32
   24d90:			; <UNDEFINED> instruction: 0x2e077916
   24d94:	ldcvs	0, cr13, [fp, #-296]	; 0xfffffed8
   24d98:	andsle	r2, r2, r1, lsl #22
   24d9c:	strmi	r4, [sl], r7, lsl #12
   24da0:	strbmi	r4, [r9], -r0, lsr #12
   24da4:			; <UNDEFINED> instruction: 0xf864f7fd
   24da8:	strmi	r2, [r5], -r5, lsl #28
   24dac:			; <UNDEFINED> instruction: 0xf1a6d00d
   24db0:	stmdacs	r1, {r1, r2, r9, sl}
   24db4:			; <UNDEFINED> instruction: 0xf686fab6
   24db8:	ldrbne	lr, [r6], -pc, asr #20
   24dbc:	strcs	fp, [r0], -r8, lsl #30
   24dc0:	strcs	fp, [r0, #-2486]	; 0xfffff64a
   24dc4:	pop	{r3, r5, r9, sl, lr}
   24dc8:	stmdacs	r1, {r4, r5, r6, r7, r8, r9, sl, pc}
   24dcc:			; <UNDEFINED> instruction: 0xf8dad0f9
   24dd0:	ldrbeq	r3, [r8], -r0
   24dd4:	stmdavs	r2!, {r2, sl, ip, lr, pc}^
   24dd8:	andcs	pc, r9, r2, lsl r8	; <UNPREDICTABLE>
   24ddc:	rscsle	r2, r0, sl, lsl #20
   24de0:	strble	r0, [pc, #1561]!	; 25401 <wprintw@plt+0x21fa9>
   24de4:			; <UNDEFINED> instruction: 0xf8136863
   24de8:	blcs	30e14 <wprintw@plt+0x2d9bc>
   24dec:	strb	sp, [r9, r9, ror #1]!
   24df0:	eorsvc	pc, r8, r7, asr r8	; <UNPREDICTABLE>
   24df4:	ldmdbvs	r8!, {r1, r2, r3, r4, r5, r9, fp, sp, lr}^
   24df8:	bvs	1f13258 <wprintw@plt+0x1f0fe00>
   24dfc:	rsble	r4, r2, r3, lsl #6
   24e00:	stmiavs	r3!, {fp, sp}
   24e04:	ldmdavs	sl!, {r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   24e08:	eormi	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   24e0c:	movwcs	fp, #4036	; 0xfc4
   24e10:			; <UNDEFINED> instruction: 0xdc023a04
   24e14:	addmi	lr, r3, #51	; 0x33
   24e18:			; <UNDEFINED> instruction: 0xf852d031
   24e1c:	movwcc	r1, #7940	; 0x1f04
   24e20:	mvnsle	r4, ip, lsl #5
   24e24:			; <UNDEFINED> instruction: 0x07da7c3b
   24e28:	strb	sp, [fp, fp, asr #9]
   24e2c:	bl	fefa0 <wprintw@plt+0xfbb48>
   24e30:			; <UNDEFINED> instruction: 0xf8130109
   24e34:	bcs	ff06ce60 <wprintw@plt+0xff069a08>
   24e38:	blvs	85b54c <wprintw@plt+0x8580f4>
   24e3c:	streq	pc, [r1], #-265	; 0xfffffef7
   24e40:	ble	fefb5858 <wprintw@plt+0xfefb2400>
   24e44:	stmdavc	ip, {r0, r1, r2, r3, r4, r6, r7, r9, fp, sp}^
   24e48:	bcs	ffc1b37c <wprintw@plt+0xffc17f24>
   24e4c:	ldccs	8, cr13, [pc], {64}	; 0x40
   24e50:	bcs	ff854cb8 <wprintw@plt+0xff851860>
   24e54:	strcs	fp, [r3, #-3864]	; 0xfffff0e8
   24e58:	bl	29912c <wprintw@plt+0x295cd4>
   24e5c:	addsmi	r0, r0, #1342177280	; 0x50000000
   24e60:			; <UNDEFINED> instruction: 0xf109dbaf
   24e64:	strbmi	r3, [fp], #-2559	; 0xfffff601
   24e68:	and	r4, r1, fp, lsr #8
   24e6c:	adcle	r4, r9, fp, lsl #5
   24e70:	svccs	0x0001f811
   24e74:	addeq	pc, r0, #130	; 0x82
   24e78:	ldmible	r7!, {r0, r1, r2, r3, r4, r5, r9, fp, sp}^
   24e7c:	bvs	1f1ed08 <wprintw@plt+0x1f1b8b0>
   24e80:	vstrle	d2, [pc, #-0]	; 24e88 <wprintw@plt+0x21a30>
   24e84:	and	r2, r2, r0, lsl #12
   24e88:	addsmi	r6, lr, #503808	; 0x7b000
   24e8c:	ldmvs	fp!, {r0, r3, r9, fp, ip, lr, pc}^
   24e90:			; <UNDEFINED> instruction: 0xf8534620
   24e94:	strcc	r1, [r1], -r6, lsr #32
   24e98:	mrc	7, 5, APSR_nzcv, cr6, cr13, {6}
   24e9c:	rscsle	r2, r3, r0, lsl #16
   24ea0:	bvs	fdeda8 <wprintw@plt+0xfdb950>
   24ea4:	stcle	14, cr2, [lr, #-0]
   24ea8:	movwcs	r6, #2170	; 0x87a
   24eac:			; <UNDEFINED> instruction: 0xf8523a04
   24eb0:	addmi	r1, ip, #4, 30
   24eb4:	ldmvs	r9!, {r2, r8, r9, ip, lr, pc}
   24eb8:	eorne	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   24ebc:	ldmible	r1!, {r2, r3, r7, r9, lr}
   24ec0:	adcsmi	r3, r3, #67108864	; 0x4000000
   24ec4:	ldfvcd	f5, [fp], #-972	; 0xfffffc34
   24ec8:			; <UNDEFINED> instruction: 0xf57f07db
   24ecc:			; <UNDEFINED> instruction: 0xe779af7a
   24ed0:	stmdale	lr, {r0, r1, r2, r4, r5, r6, r7, r9, fp, sp}
   24ed4:	svclt	0x00982c8f
   24ed8:	svclt	0x00182af0
   24edc:			; <UNDEFINED> instruction: 0xd1bc2504
   24ee0:			; <UNDEFINED> instruction: 0xf084e76f
   24ee4:	cfldrscs	mvf0, [pc], #-512	; 24cec <wprintw@plt+0x21894>
   24ee8:	strcs	fp, [r2, #-3992]	; 0xfffff068
   24eec:	svcge	0x006af67f
   24ef0:	bcs	fff1ec94 <wprintw@plt+0xfff1b83c>
   24ef4:	bcs	ffe5af14 <wprintw@plt+0xffe57abc>
   24ef8:	stfcsd	f5, [r7], {2}
   24efc:	svcge	0x0061f67f
   24f00:	str	r2, [sl, r5, lsl #10]!
   24f04:			; <UNDEFINED> instruction: 0xf63f2afd
   24f08:	bcs	fff50c80 <wprintw@plt+0xfff4d828>
   24f0c:	stfcsd	f5, [r3], {2}
   24f10:	svcge	0x0057f67f
   24f14:	str	r2, [r0, r6, lsl #10]!
   24f18:	svcmi	0x00f0e92d
   24f1c:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
   24f20:	strmi	r8, [sp], -r6, lsl #22
   24f24:	stclvs	6, cr4, [r0, #-112]	; 0xffffff90
   24f28:	stmdavs	sp!, {r1, r2, r4, r9, sl, lr}^
   24f2c:	addslt	r2, r5, r0, lsl #14
   24f30:	beq	460758 <wprintw@plt+0x45d300>
   24f34:	tstls	r7, r0, lsl #16
   24f38:			; <UNDEFINED> instruction: 0xf8d89b25
   24f3c:	ldmdane	sl, {r3, r4, r5, r6, ip}^
   24f40:	blmi	fffb773c <wprintw@plt+0xfffb42e4>
   24f44:	ldrbtmi	r4, [r9], #-682	; 0xfffffd56
   24f48:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   24f4c:			; <UNDEFINED> instruction: 0xf04f9313
   24f50:			; <UNDEFINED> instruction: 0xf8500300
   24f54:	smladxls	fp, r6, r0, r3
   24f58:	bcc	fe460784 <wprintw@plt+0xfe45d32c>
   24f5c:			; <UNDEFINED> instruction: 0x81aff280
   24f60:	ldrdcs	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   24f64:	andls	r9, r8, #7168	; 0x1c00
   24f68:			; <UNDEFINED> instruction: 0xf8d8681f
   24f6c:			; <UNDEFINED> instruction: 0xf8d32028
   24f70:	andls	r9, r9, #8
   24f74:	rsbls	pc, r4, r8, asr #17
   24f78:	ldrsbcs	pc, [r8], #-136	; 0xffffff78	; <UNPREDICTABLE>
   24f7c:			; <UNDEFINED> instruction: 0xf0002f00
   24f80:	mrcne	1, 3, r8, cr9, cr11, {3}
   24f84:			; <UNDEFINED> instruction: 0xf8c84640
   24f88:			; <UNDEFINED> instruction: 0xf7fe7028
   24f8c:	adcmi	pc, r7, #4160	; 0x1040
   24f90:			; <UNDEFINED> instruction: 0xf0004605
   24f94:			; <UNDEFINED> instruction: 0xf8598178
   24f98:			; <UNDEFINED> instruction: 0xf1bbb027
   24f9c:			; <UNDEFINED> instruction: 0xf0000f00
   24fa0:			; <UNDEFINED> instruction: 0xf89b81af
   24fa4:			; <UNDEFINED> instruction: 0xf10d3034
   24fa8:			; <UNDEFINED> instruction: 0xf0130a34
   24fac:			; <UNDEFINED> instruction: 0xf0400340
   24fb0:	movwls	r8, #53520	; 0xd110
   24fb4:	movwcc	lr, #6602	; 0x19ca
   24fb8:	addsmi	r9, pc, #37888	; 0x9400
   24fbc:	sbcshi	pc, pc, r0, lsl #5
   24fc0:	movwls	r2, #17152	; 0x4300
   24fc4:			; <UNDEFINED> instruction: 0x1c7cab0c
   24fc8:			; <UNDEFINED> instruction: 0x46d1465e
   24fcc:	bcc	4607fc <wprintw@plt+0x45d3a4>
   24fd0:	ldrsbtcc	pc, [r8], #-136	; 0xffffff78	; <UNPREDICTABLE>
   24fd4:	bcc	213ec <wprintw@plt+0x1df94>
   24fd8:	addsmi	r9, sl, #4, 20	; 0x4000
   24fdc:	orrhi	pc, lr, r0, lsl #6
   24fe0:	ldrdcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   24fe4:	andls	r0, r5, #162	; 0xa2
   24fe8:	andls	r2, lr, #0, 4
   24fec:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   24ff0:			; <UNDEFINED> instruction: 0xf0002900
   24ff4:	tstcc	r4, sp, lsl r1
   24ff8:			; <UNDEFINED> instruction: 0xf7fd4648
   24ffc:	mulls	fp, r5, r8
   25000:			; <UNDEFINED> instruction: 0xf0402800
   25004:	mcrcs	1, 0, r8, cr0, cr15, {0}
   25008:	addhi	pc, r2, r0
   2500c:	andcs	r6, r0, r3, ror r9
   25010:	tstcs	r0, r0, lsl sl
   25014:	tstls	r0, r3, lsl #5
   25018:	ldrsbvc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   2501c:	stmib	r2, {r2, r3, r8, ip, pc}^
   25020:	vhadd.u8	d16, d0, d1
   25024:			; <UNDEFINED> instruction: 0xf1078184
   25028:	ldrtmi	r0, [r1], -r0, lsl #7
   2502c:	bls	fe460854 <wprintw@plt+0xfe45d3fc>
   25030:	strls	r4, [r6], #-1622	; 0xfffff9aa
   25034:	bcc	460860 <wprintw@plt+0x45d408>
   25038:	ldrmi	r4, [r4], -r1, lsl #13
   2503c:	ands	r4, r7, sl, lsl #13
   25040:			; <UNDEFINED> instruction: 0x46404632
   25044:	stc2	7, cr15, [lr, #-1016]!	; 0xfffffc08
   25048:	adceq	fp, fp, r8, asr r1
   2504c:	ldmvs	fp!, {r0, r1, r8, r9, ip, pc}^
   25050:	vnmls.f32	s18, s16, s6
   25054:	ldmpl	r9, {r4, r7, r9, fp}
   25058:			; <UNDEFINED> instruction: 0xf888f7fc
   2505c:			; <UNDEFINED> instruction: 0xf0002800
   25060:			; <UNDEFINED> instruction: 0xf8da80ec
   25064:			; <UNDEFINED> instruction: 0xf1093014
   25068:	ldrmi	r0, [r9, #2305]	; 0x901
   2506c:	rschi	pc, pc, r0, lsl #5
   25070:			; <UNDEFINED> instruction: 0x3018f8da
   25074:			; <UNDEFINED> instruction: 0xf8536838
   25078:	b	13f9124 <wprintw@plt+0x13f5ccc>
   2507c:	bl	27f98 <wprintw@plt+0x24b40>
   25080:	stmibvc	fp, {r0, r1, r3, r8}
   25084:	ldrble	r0, [fp, #1755]	; 0x6db
   25088:	bne	4608f4 <wprintw@plt+0x45d49c>
   2508c:	strtmi	r4, [sl], -r3, asr #12
   25090:			; <UNDEFINED> instruction: 0xf7ff9600
   25094:	stmdacs	r1, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   25098:	sbchi	pc, r4, r0, asr #6
   2509c:	ldrdcs	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   250a0:	bleq	1dfca8 <wprintw@plt+0x1dc850>
   250a4:	ldmvs	fp!, {r0, r3, r5, r7}^
   250a8:			; <UNDEFINED> instruction: 0xf8529103
   250ac:			; <UNDEFINED> instruction: 0xf853102b
   250b0:	movwcs	r5, #37	; 0x25
   250b4:			; <UNDEFINED> instruction: 0xb1299311
   250b8:	strtmi	r3, [r0], -r4, lsl #2
   250bc:			; <UNDEFINED> instruction: 0xf834f7fd
   250c0:	stmiblt	r8, {r2, r3, ip, pc}^
   250c4:	strtmi	r4, [r0], -r9, lsr #12
   250c8:			; <UNDEFINED> instruction: 0xf850f7fc
   250cc:			; <UNDEFINED> instruction: 0xf0002800
   250d0:	mrc	0, 0, r8, cr10, cr4, {5}
   250d4:			; <UNDEFINED> instruction: 0x46220a10
   250d8:			; <UNDEFINED> instruction: 0xf8d84639
   250dc:			; <UNDEFINED> instruction: 0xf7fd5064
   250e0:			; <UNDEFINED> instruction: 0xf8d8fdbf
   250e4:			; <UNDEFINED> instruction: 0xf8453064
   250e8:			; <UNDEFINED> instruction: 0xf853002b
   250ec:	blcs	311a0 <wprintw@plt+0x2dd48>
   250f0:	blls	3597ac <wprintw@plt+0x356354>
   250f4:	adcle	r2, sl, r0, lsl #22
   250f8:	ssatmi	r9, #19, r2, lsl #16
   250fc:			; <UNDEFINED> instruction: 0xf7dd9c06
   25100:	blls	3608f0 <wprintw@plt+0x35d498>
   25104:	bls	fe46096c <wprintw@plt+0xfe45d514>
   25108:	blcs	49d3c <wprintw@plt+0x468e4>
   2510c:	addshi	pc, sl, r0, asr #32
   25110:	strtmi	r9, [r5], -lr, lsl #22
   25114:	mrc	1, 0, fp, cr9, cr11, {5}
   25118:			; <UNDEFINED> instruction: 0x46492a90
   2511c:	beq	460984 <wprintw@plt+0x45d52c>
   25120:			; <UNDEFINED> instruction: 0xf7fd9b26
   25124:	andls	pc, fp, r7, asr r9	; <UNPREDICTABLE>
   25128:			; <UNDEFINED> instruction: 0xf0402800
   2512c:	blls	9c5360 <wprintw@plt+0x9c1f08>
   25130:	strbmi	r4, [r9], -r2, lsr #12
   25134:	movwls	r4, #1600	; 0x640
   25138:	bcc	fe4609a4 <wprintw@plt+0xfe45d54c>
   2513c:	mcr2	7, 4, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
   25140:	stmdacs	r0, {r0, r1, r3, ip, pc}
   25144:			; <UNDEFINED> instruction: 0xf8d8d17e
   25148:			; <UNDEFINED> instruction: 0x46512058
   2514c:			; <UNDEFINED> instruction: 0xf7fe4640
   25150:	mrc	12, 0, APSR_nzcv, cr8, cr15, {2}
   25154:			; <UNDEFINED> instruction: 0x464a1a10
   25158:	stmdage	fp, {r0, r1, r9, sl, lr}
   2515c:	stc2	7, cr15, [r6], {253}	; 0xfd
   25160:	stmdacs	r0, {r1, r2, r9, sl, lr}
   25164:	andcs	sp, r0, #125	; 0x7d
   25168:	ldrdcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   2516c:	bls	189984 <wprintw@plt+0x18652c>
   25170:	blls	9793d8 <wprintw@plt+0x975f80>
   25174:	addsmi	r3, sp, #16777216	; 0x1000000
   25178:	svcge	0x002af6ff
   2517c:	stmdals	pc, {r0, r1, r2, r3, r5, r9, sl, lr}	; <UNPREDICTABLE>
   25180:	ldc	7, cr15, [r8, #884]!	; 0x374
   25184:	ldrdcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   25188:			; <UNDEFINED> instruction: 0xf8539a25
   2518c:	blcs	3121c <wprintw@plt+0x2ddc4>
   25190:	sbchi	pc, r3, r0
   25194:			; <UNDEFINED> instruction: 0xf1039a07
   25198:	stmdals	r8, {r2, r3, r8}
   2519c:	bls	27d200 <wprintw@plt+0x279da8>
   251a0:	rsbeq	pc, r4, r8, asr #17
   251a4:	eorcs	pc, r8, r8, asr #17
   251a8:	ldmvs	r8, {r2, r5, r9, fp, ip, pc}
   251ac:	mrc2	7, 3, pc, cr6, cr12, {7}
   251b0:			; <UNDEFINED> instruction: 0xf080fab0
   251b4:	bmi	18a76bc <wprintw@plt+0x18a4264>
   251b8:	ldrbtmi	r4, [sl], #-2912	; 0xfffff4a0
   251bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   251c0:	subsmi	r9, sl, r3, lsl fp
   251c4:	adcshi	pc, r5, r0, asr #32
   251c8:	ldc	0, cr11, [sp], #84	; 0x54
   251cc:	pop	{r1, r2, r8, r9, fp, pc}
   251d0:			; <UNDEFINED> instruction: 0xf10b8ff0
   251d4:	ldrbmi	r0, [r0], -r4, lsl #2
   251d8:	blx	fece31d6 <wprintw@plt+0xfecdfd7e>
   251dc:	stmdacs	r0, {r0, r1, r3, ip, pc}
   251e0:			; <UNDEFINED> instruction: 0xf89bd1e9
   251e4:			; <UNDEFINED> instruction: 0x065a3034
   251e8:	mcrge	5, 7, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
   251ec:	cmplt	r3, lr, lsl #22
   251f0:	ldrtmi	r9, [sl], -r6, lsr #22
   251f4:			; <UNDEFINED> instruction: 0x46404651
   251f8:	cdp	3, 1, cr9, cr9, cr0, {0}
   251fc:			; <UNDEFINED> instruction: 0xf7fd3a90
   25200:	andls	pc, fp, r9, lsr #28
   25204:			; <UNDEFINED> instruction: 0xee18b9f0
   25208:	stmdage	fp, {r4, r9, fp, ip}
   2520c:	ldrbmi	r4, [r2], -fp, lsr #12
   25210:	stc2	7, cr15, [ip], #-1012	; 0xfffffc0c
   25214:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   25218:			; <UNDEFINED> instruction: 0xf8d8d079
   2521c:			; <UNDEFINED> instruction: 0xf8433064
   25220:	strb	fp, [r9], r7, lsr #32
   25224:			; <UNDEFINED> instruction: 0xf47f2800
   25228:	ldmdavs	r9!, {r4, r8, r9, sl, fp, sp, pc}
   2522c:	smlsd	r7, r9, r4, r4
   25230:			; <UNDEFINED> instruction: 0xf47f2e00
   25234:	strtmi	sl, [r5], -fp, ror #29
   25238:	ldmdals	r2, {r0, r2, r7, r8, r9, sl, sp, lr, pc}
   2523c:	ldcl	7, cr15, [sl, #-884]	; 0xfffffc8c
   25240:	movwls	r2, #45836	; 0xb30c
   25244:			; <UNDEFINED> instruction: 0xf7dd980f
   25248:	stmdals	fp, {r1, r2, r4, r6, r8, sl, fp, sp, lr, pc}
   2524c:	mrc	7, 0, lr, cr8, cr3, {5}
   25250:	ssatmi	r9, #19, r0, lsl #21
   25254:	ldmdals	r2, {r1, r2, sl, fp, ip, pc}
   25258:	stcl	7, cr15, [ip, #-884]	; 0xfffffc8c
   2525c:	movwls	r2, #45824	; 0xb300
   25260:	blls	31efc0 <wprintw@plt+0x31bb68>
   25264:	mvnle	r2, r0, lsl #22
   25268:			; <UNDEFINED> instruction: 0xf8d89a04
   2526c:	andcc	r3, r1, #100	; 0x64
   25270:	bls	189a88 <wprintw@plt+0x186630>
   25274:			; <UNDEFINED> instruction: 0xe77c5098
   25278:	strbmi	r1, [r0], -r1, ror #28
   2527c:	eormi	pc, r8, r8, asr #17
   25280:	blx	ff1e3282 <wprintw@plt+0xff1dfe2a>
   25284:	andcs	r4, r4, r5, lsl #12
   25288:	stmib	sp, {r0, r8, r9, sp}^
   2528c:			; <UNDEFINED> instruction: 0xf7dd330d
   25290:	strmi	lr, [r1], -r4, lsl #29
   25294:	stmdacs	r0, {r0, r1, r2, r3, ip, pc}
   25298:			; <UNDEFINED> instruction: 0xf10dd03d
   2529c:	andvs	r0, lr, r4, lsr sl
   252a0:	bcs	fe460b0c <wprintw@plt+0xfe45d6b4>
   252a4:	cfmsub32	mvax0, mvfx2, mvfx8, mvfx0
   252a8:			; <UNDEFINED> instruction: 0x46510a10
   252ac:	strtmi	r9, [r7], -r6, lsr #22
   252b0:			; <UNDEFINED> instruction: 0xf7fd960b
   252b4:	andls	pc, fp, pc, lsl #17
   252b8:	addsle	r2, r7, r0, lsl #16
   252bc:			; <UNDEFINED> instruction: 0xf102e7c2
   252c0:			; <UNDEFINED> instruction: 0xf06f0901
   252c4:	blne	16f5ecc <wprintw@plt+0x16f2a74>
   252c8:	blle	9367fc <wprintw@plt+0x9333a4>
   252cc:	beq	29fee8 <wprintw@plt+0x29ca90>
   252d0:	svcmi	0x0080f1ba
   252d4:	bls	219b58 <wprintw@plt+0x216700>
   252d8:	orreq	lr, sl, pc, asr #20
   252dc:			; <UNDEFINED> instruction: 0xf7dd6890
   252e0:			; <UNDEFINED> instruction: 0xb1c0ed96
   252e4:	b	140bf08 <wprintw@plt+0x1408ab0>
   252e8:	ldrtmi	r0, [r9], -r9, lsl #5
   252ec:	bl	3d554 <wprintw@plt+0x3a0fc>
   252f0:			; <UNDEFINED> instruction: 0xf8c30085
   252f4:			; <UNDEFINED> instruction: 0xf7dda004
   252f8:	ldrt	lr, [r1], -r0, lsr #30
   252fc:			; <UNDEFINED> instruction: 0xe73e4657
   25300:	beq	d6173c <wprintw@plt+0xd5e2e4>
   25304:	eorslt	pc, r4, sp, asr #17
   25308:	bllt	9fa38 <wprintw@plt+0x9c5e0>
   2530c:	blls	31ec64 <wprintw@plt+0x31b80c>
   25310:	addle	r2, r2, r0, lsl #22
   25314:	mulcs	ip, r6, r7
   25318:	blls	21f054 <wprintw@plt+0x21bbfc>
   2531c:	andsvs	r2, pc, r1
   25320:			; <UNDEFINED> instruction: 0xf8c89b08
   25324:	blls	2714bc <wprintw@plt+0x26e064>
   25328:	eorcc	pc, r8, r8, asr #17
   2532c:	andcs	lr, r0, r3, asr #14
   25330:			; <UNDEFINED> instruction: 0xf7dde792
   25334:	svclt	0x0000ed54
   25338:	andeq	ip, r1, r2, ror #20
   2533c:	andeq	r0, r0, ip, ror #6
   25340:	andeq	ip, r1, lr, ror #15
   25344:	svcmi	0x00f0e92d
   25348:	stc	6, cr4, [sp, #-120]!	; 0xffffff88
   2534c:	strmi	r8, [sp], -r4, lsl #22
   25350:	strcc	pc, [r4, #-2271]	; 0xfffff721
   25354:	svcge	0x0002b093
   25358:	teqvs	sl, r0, lsl #16
   2535c:	ldrbtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   25360:			; <UNDEFINED> instruction: 0x4078f897
   25364:	cmnvs	r8, sl, ror r4
   25368:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2536c:			; <UNDEFINED> instruction: 0xf04f63fb
   25370:	movwcs	r0, #768	; 0x300
   25374:			; <UNDEFINED> instruction: 0x63bb633b
   25378:	cmnvs	fp, #134217728	; 0x8000000
   2537c:			; <UNDEFINED> instruction: 0xf0002c00
   25380:	eorscs	r8, r0, r4, lsr r2
   25384:	mcr	7, 0, pc, cr8, cr13, {6}	; <UNPREDICTABLE>
   25388:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sp, lr}
   2538c:	mvnhi	pc, r0
   25390:	teqeq	r0, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
   25394:	ldmdbvs	fp!, {r0, r1, r3, r4, r5, r7, r8, sp, lr}
   25398:	eoreq	pc, r4, #-1073741823	; 0xc0000001
   2539c:			; <UNDEFINED> instruction: 0xee086979
   253a0:	sbcseq	r2, r8, r0, lsl sl
   253a4:			; <UNDEFINED> instruction: 0xf5b02300
   253a8:	subsvs	r6, r3, ip, ror pc
   253ac:	cdp	12, 0, cr6, cr8, cr12, {4}
   253b0:	rsbsvs	r0, fp, #144, 20	; 0x90000
   253b4:			; <UNDEFINED> instruction: 0xf08062fb
   253b8:	bl	feb85c28 <wprintw@plt+0xfeb827d0>
   253bc:	adcsvs	r0, fp, r0, lsl #26
   253c0:	vmla.f64	d10, d9, d2
   253c4:	vmov	r3, s16
   253c8:			; <UNDEFINED> instruction: 0x46312a90
   253cc:	beq	460c38 <wprintw@plt+0x45d7e0>
   253d0:	stc	7, cr15, [lr], #884	; 0x374
   253d4:			; <UNDEFINED> instruction: 0xf8524632
   253d8:	rscsvs	r3, sl, r4, lsl #22
   253dc:	movwvs	lr, #31175	; 0x79c7
   253e0:	stmdbcs	r9, {r1, r2, r3, r4, r5, sp, lr, pc}
   253e4:	sbchi	pc, r5, r0
   253e8:			; <UNDEFINED> instruction: 0xd1034293
   253ec:	adcmi	r6, r3, #688	; 0x2b0
   253f0:	msrhi	SPSR_, r0
   253f4:	ldrsbhi	pc, [r4], #-133	; 0xffffff7b	; <UNPREDICTABLE>
   253f8:	ldrdeq	pc, [r0], -r8
   253fc:	tsteq	r9, r0, lsl #22
   25400:	ldreq	r7, [sl, -fp, lsl #18]
   25404:	stmibvc	sl, {r0, r1, r3, r6, sl, ip, lr, pc}
   25408:			; <UNDEFINED> instruction: 0xf10006d6
   2540c:	blcs	145754 <wprintw@plt+0x1422fc>
   25410:	sbcshi	pc, pc, r0
   25414:	ldrdlt	pc, [r0], -r7	; <UNPREDICTABLE>
   25418:			; <UNDEFINED> instruction: 0x4628465a
   2541c:	blx	10e341e <wprintw@plt+0x10dffc6>
   25420:	rsbsle	r2, r4, r0, lsl #16
   25424:	ldrdcc	pc, [ip], -r8
   25428:	andeq	pc, r1, #-1073741822	; 0xc0000002
   2542c:	eormi	pc, sl, r3, asr r8	; <UNPREDICTABLE>
   25430:	eorsvs	r6, sl, #3063808	; 0x2ec000
   25434:	stfvsp	f3, [fp, #492]!	; 0x1ec
   25438:	sfmle	f4, 2, [ip], #-616	; 0xfffffd98
   2543c:			; <UNDEFINED> instruction: 0xf8536e6b
   25440:	blcs	314d0 <wprintw@plt+0x2e078>
   25444:	ldmvs	r8, {r0, r1, r2, r5, r6, ip, lr, pc}
   25448:	tsteq	ip, r3, lsl #2	; <UNPREDICTABLE>
   2544c:			; <UNDEFINED> instruction: 0xf7fc4622
   25450:	stmdacs	r0, {r0, r2, r5, r8, sl, fp, ip, sp, lr, pc}
   25454:	movwcs	sp, #95	; 0x5f
   25458:	sfmcs	f6, 4, [r0], {187}	; 0xbb
   2545c:	bvs	f1c1b4 <wprintw@plt+0xf18d5c>
   25460:	ldmdavs	r2, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}^
   25464:	blle	1a35ed4 <wprintw@plt+0x1a32a7c>
   25468:	b	13ffa54 <wprintw@plt+0x13fc5fc>
   2546c:	strtmi	r0, [r2], r4, asr #19
   25470:	bl	3f498 <wprintw@plt+0x3c040>
   25474:			; <UNDEFINED> instruction: 0xf89c0c09
   25478:	stmdbcs	r8, {r2, ip}
   2547c:			; <UNDEFINED> instruction: 0xf850d1b1
   25480:	ldmdbvs	r8!, {r2, r4, r5, ip}
   25484:	addmi	r3, r8, #1073741824	; 0x40000000
   25488:	ldmibvs	r8!, {r1, r2, r3, r5, r7, r8, sl, fp, ip, lr, pc}^
   2548c:	sbceq	lr, r1, #0, 22
   25490:	eorscc	pc, r1, r0, asr #16
   25494:	mvnscc	pc, pc, asr #32
   25498:	stmdavs	r2, {r0, r4, r6, sp, lr}^
   2549c:			; <UNDEFINED> instruction: 0xf8d8e7a4
   254a0:			; <UNDEFINED> instruction: 0xf04f0014
   254a4:	bvs	ea84dc <wprintw@plt+0xea5084>
   254a8:	cdpvs	6, 6, cr4, cr11, cr1, {1}
   254ac:	streq	pc, [r4], #-2828	; 0xfffff4f4
   254b0:	beq	460d18 <wprintw@plt+0x45d8c0>
   254b4:	eorhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   254b8:	mrc2	7, 2, pc, cr8, cr11, {7}
   254bc:			; <UNDEFINED> instruction: 0xf0002800
   254c0:	stmdavs	r3!, {r1, r6, r8, pc}^
   254c4:	vstmdble	r2!, {d2-d1}
   254c8:			; <UNDEFINED> instruction: 0xf10868a2
   254cc:	ldmibvs	lr!, {r2, r3, r8}^
   254d0:	ldrbtcc	pc, [pc], #79	; 254d8 <wprintw@plt+0x22080>	; <UNPREDICTABLE>
   254d4:	beq	161b64 <wprintw@plt+0x15e70c>
   254d8:	ldrdlt	pc, [r8], -r8
   254dc:			; <UNDEFINED> instruction: 0xf04f4699
   254e0:			; <UNDEFINED> instruction: 0xf85a0800
   254e4:	ldrbmi	r2, [r8], -r4, lsl #30
   254e8:			; <UNDEFINED> instruction: 0xf7fc61f9
   254ec:	ldmibvs	r9!, {r0, r1, r2, r4, r6, r7, sl, fp, ip, sp, lr, pc}^
   254f0:	stfnep	f3, [r3], #-96	; 0xffffffa0
   254f4:	addshi	pc, fp, r0, asr #32
   254f8:			; <UNDEFINED> instruction: 0xf1084614
   254fc:	strbmi	r0, [r8, #2049]	; 0x801
   25500:	stfcsd	f5, [r0], {239}	; 0xef
   25504:	ble	feabdd04 <wprintw@plt+0xfeaba8ac>
   25508:			; <UNDEFINED> instruction: 0xf0003402
   2550c:	ldmibvs	fp!, {r2, r3, r4, r8, pc}
   25510:			; <UNDEFINED> instruction: 0xf0002b00
   25514:	ldmibvs	sl!, {r1, r2, r7, r8, pc}^
   25518:	ldmdbvs	fp!, {r3, r4, r5, r7, r8, fp, sp, lr}
   2551c:			; <UNDEFINED> instruction: 0xf1079200
   25520:	strmi	r0, [r1], -r0, lsr #4
   25524:	bhi	a0b60 <wprintw@plt+0x9d708>
   25528:			; <UNDEFINED> instruction: 0xf7fe3108
   2552c:	ldmibvs	sl!, {r0, r1, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
   25530:	ldmdavs	r2, {r0, r1, r3, r4, r5, r9, fp, sp, lr}^
   25534:			; <UNDEFINED> instruction: 0x4604429a
   25538:	bvs	ffe5bf98 <wprintw@plt+0xffe58b40>
   2553c:	bl	ff6e34b8 <wprintw@plt+0xff6e0060>
   25540:	blcs	3f834 <wprintw@plt+0x3c3dc>
   25544:	teqhi	r8, r0, asr #32	; <UNPREDICTABLE>
   25548:			; <UNDEFINED> instruction: 0xb11369bb
   2554c:			; <UNDEFINED> instruction: 0xf7fe4618
   25550:	andcs	pc, r0, r3, asr #20
   25554:	blmi	ff038064 <wprintw@plt+0xff034c0c>
   25558:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2555c:	blvs	ffeff5cc <wprintw@plt+0xffefc174>
   25560:			; <UNDEFINED> instruction: 0xf040405a
   25564:	smlsldxcc	r8, r4, r1, r1
   25568:	ldc	6, cr4, [sp], #756	; 0x2f4
   2556c:	pop	{r2, r8, r9, fp, pc}
   25570:			; <UNDEFINED> instruction: 0xf8dc8ff0
   25574:	ldmdbvs	r8!, {ip}
   25578:	addmi	r3, r8, #1073741824	; 0x40000000
   2557c:	svcge	0x0034f77f
   25580:			; <UNDEFINED> instruction: 0xf85069f8
   25584:	bl	2d650 <wprintw@plt+0x2a1f8>
   25588:	addsmi	r0, sl, #193	; 0xc1
   2558c:	rschi	pc, r6, r0, asr #5
   25590:	mulcs	r6, ip, r8
   25594:	strle	r0, [r6, #-1814]	; 0xfffff8ea
   25598:	bvs	460e04 <wprintw@plt+0x45d9ac>
   2559c:	eorscs	pc, r1, r6, asr r8	; <UNPREDICTABLE>
   255a0:			; <UNDEFINED> instruction: 0xf0403201
   255a4:	ldmibvs	sl!, {r0, r2, r3, r4, r5, r6, r7, pc}^
   255a8:	ldmdavs	r2, {r0, r1, r6, sp, lr}^
   255ac:	bvs	fdf224 <wprintw@plt+0xfdbdcc>
   255b0:			; <UNDEFINED> instruction: 0xf1084622
   255b4:	strtmi	r0, [fp], -r0, lsl #3
   255b8:			; <UNDEFINED> instruction: 0xf7ff9600
   255bc:	strmi	pc, [r2], -r1, ror #23
   255c0:			; <UNDEFINED> instruction: 0xf0402800
   255c4:			; <UNDEFINED> instruction: 0xf8d880bb
   255c8:			; <UNDEFINED> instruction: 0xf8d71000
   255cc:	strbmi	fp, [r9], #-32	; 0xffffffe0
   255d0:	stmdavs	fp, {r1, r5, r8, r9, sl, sp, lr, pc}
   255d4:	movwcc	r6, #6458	; 0x193a
   255d8:	vqsub.u8	d20, d16, d10
   255dc:	ldmibvs	r9!, {r1, r3, r7, pc}^
   255e0:	sbceq	lr, r3, #1024	; 0x400
   255e4:	eorseq	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   255e8:	ldmdavs	r3, {r0, r3, r4, r5, r7, r8, fp, sp, lr}^
   255ec:	stmdbcs	r0, {r1, r3, r4, r9, fp, ip}
   255f0:	adchi	pc, r2, r0
   255f4:	addle	r1, lr, r1, asr #24
   255f8:	addle	r3, ip, r1, lsl #6
   255fc:	rsbsle	r2, ip, r0, lsl #20
   25600:	ldrdls	pc, [r0], -r7	; <UNPREDICTABLE>
   25604:	stmdavs	r9!, {r0, r1, r3, r5, r6, r7, r8, fp, sp, lr}^
   25608:	movweq	lr, #39843	; 0x9ba3
   2560c:	sfmle	f4, 4, [r2], {154}	; 0x9a
   25610:	strbmi	r4, [r9], #-1032	; 0xfffffbf8
   25614:			; <UNDEFINED> instruction: 0xf7dd607a
   25618:	ldmdavs	sl!, {r1, r6, r7, r8, r9, fp, sp, lr, pc}^
   2561c:			; <UNDEFINED> instruction: 0xf47f2800
   25620:			; <UNDEFINED> instruction: 0xf8d8af7a
   25624:	strbmi	r3, [sl], #-12
   25628:	eormi	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   2562c:	ldrmi	lr, [r1], r0, lsl #14
   25630:			; <UNDEFINED> instruction: 0xf1076ab8
   25634:	strtmi	r0, [r2], -ip, lsr #2
   25638:			; <UNDEFINED> instruction: 0xf7fc61fe
   2563c:	stmdacs	r0, {r0, r1, r2, r3, r5, sl, fp, ip, sp, lr, pc}
   25640:	ldmibvs	r9!, {r0, r1, r2, r3, r4, r5, r6, r8, ip, lr, pc}
   25644:			; <UNDEFINED> instruction: 0xf43f2900
   25648:	ldmib	r1, {r3, r8, r9, sl, fp, sp, pc}^
   2564c:			; <UNDEFINED> instruction: 0xf8d78200
   25650:			; <UNDEFINED> instruction: 0xf108a020
   25654:	andvs	r0, fp, r1, lsl #6
   25658:			; <UNDEFINED> instruction: 0xf0004293
   2565c:	stmvs	sl, {r1, r2, r4, r5, r7, pc}
   25660:	mrc	3, 0, r2, cr8, cr8, {0}
   25664:	blx	e80ae <wprintw@plt+0xe4c56>
   25668:	bl	e2290 <wprintw@plt+0xdee38>
   2566c:			; <UNDEFINED> instruction: 0xf8420803
   25670:			; <UNDEFINED> instruction: 0xf8c8a003
   25674:			; <UNDEFINED> instruction: 0xf7dd9004
   25678:			; <UNDEFINED> instruction: 0xf8c8ec90
   2567c:	cmnlt	r8, r8
   25680:			; <UNDEFINED> instruction: 0xee1869f9
   25684:			; <UNDEFINED> instruction: 0xf7dd2a90
   25688:			; <UNDEFINED> instruction: 0xee18eb54
   2568c:			; <UNDEFINED> instruction: 0xf1081a10
   25690:			; <UNDEFINED> instruction: 0xf7fd000c
   25694:	stmdacs	r0, {r0, r2, r4, r6, r8, fp, ip, sp, lr, pc}
   25698:	mrcge	4, 6, APSR_nzcv, cr15, cr15, {1}
   2569c:			; <UNDEFINED> instruction: 0xf7dd6af8
   256a0:	ldmvs	fp!, {r1, r3, r5, r8, r9, fp, sp, lr, pc}
   256a4:			; <UNDEFINED> instruction: 0xf0402b00
   256a8:	ldmibvs	r8!, {r1, r3, r5, r7, pc}
   256ac:			; <UNDEFINED> instruction: 0xf994f7fe
   256b0:	strb	r2, [pc, -ip]
   256b4:	blcs	3fda8 <wprintw@plt+0x3c950>
   256b8:	adchi	pc, r6, r0
   256bc:	movwcs	r6, #2361	; 0x939
   256c0:	ldmvs	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp, lr}^
   256c4:	eorscs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   256c8:	blle	efed0 <wprintw@plt+0xeca78>
   256cc:	eorscs	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   256d0:	subsle	r3, r0, r1, lsl #4
   256d4:	addsmi	r3, r9, #67108864	; 0x4000000
   256d8:	bvs	ffe59eb0 <wprintw@plt+0xffe56a58>
   256dc:	bl	2e3658 <wprintw@plt+0x2e0200>
   256e0:	blcs	3f9d4 <wprintw@plt+0x3c57c>
   256e4:	adchi	pc, fp, r0, asr #32
   256e8:			; <UNDEFINED> instruction: 0xf7fe69b8
   256ec:	andcs	pc, r0, r5, ror r9	; <UNPREDICTABLE>
   256f0:	ldmibvs	fp!, {r4, r5, r8, r9, sl, sp, lr, pc}
   256f4:			; <UNDEFINED> instruction: 0xf47f2b00
   256f8:	cdp	15, 1, cr10, cr8, cr14, {0}
   256fc:			; <UNDEFINED> instruction: 0x46210a10
   25700:	ldc2	7, cr15, [r4, #-1004]!	; 0xfffffc14
   25704:			; <UNDEFINED> instruction: 0xf8d8b1f8
   25708:	movwcs	r1, #49172	; 0xc014
   2570c:			; <UNDEFINED> instruction: 0xf8d76e6a
   25710:	blx	11179a <wprintw@plt+0x10e342>
   25714:			; <UNDEFINED> instruction: 0xf8521404
   25718:			; <UNDEFINED> instruction: 0xf103302b
   2571c:	ldmvs	r8, {r2, r3, r8}
   25720:	ldmdavs	ip, {r0, r1, r5, r7, fp, sp, lr}
   25724:			; <UNDEFINED> instruction: 0xf7fc4622
   25728:	stmdacs	r0, {r0, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   2572c:	mrcge	4, 4, APSR_nzcv, cr5, cr15, {3}
   25730:	ldrdne	pc, [r0], -r8
   25734:	strbt	r4, [pc], -r9, asr #8
   25738:	sbcsle	r2, lr, r0, lsl #20
   2573c:	ldrdls	pc, [r0], -r7	; <UNPREDICTABLE>
   25740:	strbmi	lr, [ip], -pc, ror #14
   25744:	bvs	ffe5f170 <wprintw@plt+0xffe5bd18>
   25748:	b	ff5636c4 <wprintw@plt+0xff56026c>
   2574c:	blcs	3fa40 <wprintw@plt+0x3c5e8>
   25750:	ldmibvs	fp!, {r0, r2, r4, r6, r8, ip, lr, pc}
   25754:			; <UNDEFINED> instruction: 0xd1a82b00
   25758:	ldrbt	r2, [fp], ip
   2575c:	strdvs	r6, [r3], #-158	; 0xffffff62
   25760:	bcs	fe460fc8 <wprintw@plt+0xfe45db70>
   25764:	beq	460fd0 <wprintw@plt+0x45db78>
   25768:	rsbsvs	r4, fp, r1, lsr r6
   2576c:	b	ff8636e8 <wprintw@plt+0xff860290>
   25770:	ldmdavs	fp!, {r1, r4, r5, r6, fp, sp, lr}^
   25774:	ldmdbvs	sl!, {r3, r4, r5, r9, sl, sp, lr, pc}
   25778:	addsmi	r6, sl, #-2147483585	; 0x8000003f
   2577c:	ldmibvs	sl!, {r0, r2, r3, r5, r7, ip, lr, pc}^
   25780:	vstr.16	s12, [sp, #368]	; 0x170
   25784:	andls	r8, r0, #4096	; 0x1000
   25788:	eoreq	pc, r0, #-1073741823	; 0xc0000001
   2578c:	ldmdbvs	fp!, {r0, r9, sl, lr}
   25790:			; <UNDEFINED> instruction: 0xf7fe3108
   25794:	b	1424c18 <wprintw@plt+0x14217c0>
   25798:	strmi	r0, [r4], -r0, asr #19
   2579c:	strt	r4, [r9], -r2, lsl #13
   257a0:			; <UNDEFINED> instruction: 0xee1869fe
   257a4:	vmov	r2, s19
   257a8:			; <UNDEFINED> instruction: 0x46301a10
   257ac:			; <UNDEFINED> instruction: 0xf7dd607b
   257b0:	ldmdavs	r2!, {r6, r7, r9, fp, sp, lr, pc}^
   257b4:			; <UNDEFINED> instruction: 0xe617687b
   257b8:	beq	461024 <wprintw@plt+0x45dbcc>
   257bc:	b	fe6e3738 <wprintw@plt+0xfe6e02e0>
   257c0:	blcs	3feb4 <wprintw@plt+0x3ca5c>
   257c4:	mcrge	4, 6, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   257c8:	ldmibvs	lr!, {r0, r1, r6, r7, r9, sl, sp, lr, pc}
   257cc:	blx	6dc96 <wprintw@plt+0x6a83e>
   257d0:	ldmvs	r0!, {r0, r1, r8, ip, sp, lr, pc}
   257d4:	bl	6e3750 <wprintw@plt+0x6e02f8>
   257d8:	stmdacs	r0, {r1, r9, sl, lr}
   257dc:	svcge	0x005ef43f
   257e0:	adcsvs	r6, r0, r3, ror r8
   257e4:	rsbsvs	r0, r3, fp, asr r0
   257e8:			; <UNDEFINED> instruction: 0x61bce73a
   257ec:			; <UNDEFINED> instruction: 0xf7dde5d3
   257f0:			; <UNDEFINED> instruction: 0xee09ebd4
   257f4:	movtlt	r0, #35344	; 0x8a10
   257f8:	adcsvs	r2, fp, r1, lsl #6
   257fc:	cdp	5, 1, cr14, cr9, cr3, {7}
   25800:			; <UNDEFINED> instruction: 0xf7dd0a10
   25804:			; <UNDEFINED> instruction: 0xe7a4ea78
   25808:			; <UNDEFINED> instruction: 0xf7dd6af8
   2580c:	ldmvs	fp!, {r2, r4, r5, r6, r9, fp, sp, lr, pc}
   25810:			; <UNDEFINED> instruction: 0xf43f2b00
   25814:	mrc	14, 0, sl, cr9, cr14, {4}
   25818:			; <UNDEFINED> instruction: 0xf7dd0a10
   2581c:	ldmibvs	r8!, {r2, r3, r5, r6, r9, fp, sp, lr, pc}
   25820:	bvs	ffe5f288 <wprintw@plt+0xffe5be30>
   25824:	b	19e37a0 <wprintw@plt+0x19e0348>
   25828:			; <UNDEFINED> instruction: 0x200168bb
   2582c:			; <UNDEFINED> instruction: 0xf43f2b00
   25830:	mrc	14, 0, sl, cr9, cr1, {4}
   25834:			; <UNDEFINED> instruction: 0xf7dd0a10
   25838:	andcs	lr, r1, lr, asr sl
   2583c:	cfmsub32	mvax4, mvfx14, mvfx9, mvfx10
   25840:			; <UNDEFINED> instruction: 0xf7dd0a10
   25844:	smlsld	lr, pc, r8, sl	; <UNPREDICTABLE>
   25848:	b	ff2637c4 <wprintw@plt+0xff26036c>
   2584c:	stmdacs	r0, {r3, r4, r5, r7, r8, fp, sp, lr}
   25850:			; <UNDEFINED> instruction: 0xf7fed082
   25854:	ldrb	pc, [pc, -r1, asr #17]!	; <UNPREDICTABLE>
   25858:	andeq	r0, r0, ip, ror #6
   2585c:	andeq	ip, r1, r4, asr #12
   25860:	andeq	ip, r1, r0, asr r4
   25864:	svcmi	0x00f0e92d
   25868:	ldrmi	fp, [r4], r5, lsl #1
   2586c:	svcls	0x000e4615
   25870:			; <UNDEFINED> instruction: 0xf85c2408
   25874:	ldrmi	r2, [lr], -r8, lsl #22
   25878:	strmi	r9, [r8], r0, lsl #6
   2587c:	strbtmi	r6, [r1], -fp, ror #16
   25880:	strvc	lr, [r1], #-2509	; 0xfffff633
   25884:			; <UNDEFINED> instruction: 0xf7ff4604
   25888:	strmi	pc, [r3], r7, asr #22
   2588c:			; <UNDEFINED> instruction: 0x4658b118
   25890:	pop	{r0, r2, ip, sp, pc}
   25894:	ldmib	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   25898:			; <UNDEFINED> instruction: 0xf8d5321b
   2589c:	addsmi	sl, r3, #4
   258a0:	ldrdls	pc, [r0], -r8
   258a4:	svclt	0x00b86f60
   258a8:	ble	c371f4 <wprintw@plt+0xc33d9c>
   258ac:			; <UNDEFINED> instruction: 0xf04f2b00
   258b0:	blx	32891a <wprintw@plt+0x3254c2>
   258b4:	stcle	12, cr15, [r7, #-12]
   258b8:	ldreq	pc, [r8, #-428]	; 0xfffffe54
   258bc:	stmdavs	sl!, {r0, r2, sl, lr}^
   258c0:	svclt	0x00044297
   258c4:	strvc	r2, [sl, #-513]!	; 0xfffffdff
   258c8:	streq	lr, [ip, #-2816]	; 0xfffff500
   258cc:			; <UNDEFINED> instruction: 0xf84045d1
   258d0:			; <UNDEFINED> instruction: 0xf103600c
   258d4:	rsbvs	r0, pc, r1, lsl #6
   258d8:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   258dc:	andls	pc, r8, r5, asr #17
   258e0:			; <UNDEFINED> instruction: 0x2600bf18
   258e4:	stmib	r5, {sp}^
   258e8:	strbtvs	sl, [r3], r3, lsl #12
   258ec:	andeq	lr, r9, #174080	; 0x2a800
   258f0:	ldrtmi	r7, [r9], #-1320	; 0xfffffad8
   258f4:	strtmi	r6, [r0], -r3, lsr #31
   258f8:	svclt	0x00b84293
   258fc:			; <UNDEFINED> instruction: 0xf8d867a2
   25900:	bne	ff271908 <wprintw@plt+0xff26e4b0>
   25904:	pop	{r0, r2, ip, sp, pc}
   25908:			; <UNDEFINED> instruction: 0xf7fb4ff0
   2590c:	teqcs	r0, sp, ror #31
   25910:			; <UNDEFINED> instruction: 0xf102fb01
   25914:	b	1ee3890 <wprintw@plt+0x1ee0438>
   25918:	mcrvs	1, 7, fp, cr3, cr0, {4}
   2591c:	ldceq	0, cr15, [r8], {79}	; 0x4f
   25920:	ldrbmi	r6, [r9], -r2, lsr #30
   25924:	blx	33f6ae <wprintw@plt+0x33c256>
   25928:	blx	32593e <wprintw@plt+0x3224e6>
   2592c:	pld	[sp, r2, lsl #4]
   25930:	svcvs	0x0022ec04
   25934:	cdpvs	8, 14, cr6, cr3, cr9, {3}
   25938:	svcvs	0x00600052
   2593c:	ldr	r6, [r5, r2, lsr #14]!
   25940:			; <UNDEFINED> instruction: 0xf04f6f60
   25944:			; <UNDEFINED> instruction: 0xf7dd0b0c
   25948:	sbfx	lr, r6, #19, #1
   2594c:	svcmi	0x00f0e92d
   25950:	blhi	e0e0c <wprintw@plt+0xdd9b4>
   25954:	strbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   25958:			; <UNDEFINED> instruction: 0xf8d0680e
   2595c:	addslt	fp, r9, r8, lsr #32
   25960:	andls	r2, sl, #0, 28
   25964:	ldrbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   25968:	ldrbtmi	r9, [sl], #-271	; 0xfffffef1
   2596c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   25970:			; <UNDEFINED> instruction: 0xf04f9317
   25974:	stclvs	3, cr0, [r3, #-0]
   25978:	vcgt.u8	d25, d0, d7
   2597c:	b	1405d10 <wprintw@plt+0x14028b8>
   25980:	strmi	r0, [r2], fp, lsl #7
   25984:	movwcs	r9, #780	; 0x30c
   25988:	ands	r9, r1, r5, lsl #6
   2598c:	strle	r0, [r9, #-1988]	; 0xfffff83c
   25990:	strle	r0, [r7], #-1818	; 0xfffff8e6
   25994:	strle	r0, [r1, #-1695]	; 0xfffff961
   25998:	strle	r0, [r3, #-1925]	; 0xfffff87b
   2599c:	strle	r0, [r9, #-1564]!	; 0xfffff9e4
   259a0:	strtle	r0, [r7], #-1792	; 0xfffff900
   259a4:	movwcc	r9, #6917	; 0x1b05
   259a8:	adcsmi	r9, r3, #335544320	; 0x14000000
   259ac:	sbchi	pc, sl, r0, lsl #5
   259b0:	stmdbls	r5, {r1, r3, r8, r9, fp, ip, pc}
   259b4:	blls	1ffa24 <wprintw@plt+0x1fc5cc>
   259b8:	eorls	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   259bc:	bl	ffa30 <wprintw@plt+0xfc5d8>
   259c0:	ldmdbvc	sl, {r0, r3, r6, r7, r8, r9}
   259c4:	mvnle	r2, r4, lsl #20
   259c8:	vst2.16	{d22-d23}, [pc :64], ip
   259cc:	vbic.i32	q10, #3840	; 0x00000f00
   259d0:	eormi	r0, r3, r3, lsl #6
   259d4:			; <UNDEFINED> instruction: 0xf8dab173
   259d8:			; <UNDEFINED> instruction: 0x46592058
   259dc:			; <UNDEFINED> instruction: 0xf7fe4650
   259e0:	strbeq	pc, [r5, #-2071]!	; 0xfffff7e9	; <UNPREDICTABLE>
   259e4:	movwcs	pc, #37828	; 0x93c4	; <UNPREDICTABLE>
   259e8:			; <UNDEFINED> instruction: 0x0719d4d0
   259ec:			; <UNDEFINED> instruction: 0x07c2d5d2
   259f0:			; <UNDEFINED> instruction: 0xe7cfd4d8
   259f4:	ldrdne	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   259f8:	ldrcs	r2, [r8], -r0, lsl #4
   259fc:	strmi	r4, [sp], -ip, lsl #12
   25a00:	stmiane	fp!, {r1, r3, sp, lr, pc}
   25a04:	ldrsbteq	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   25a08:	blx	1a9b7e <wprintw@plt+0x1a6726>
   25a0c:	stmdavs	r0, {r0, r1}^
   25a10:	svclt	0x00cc4583
   25a14:			; <UNDEFINED> instruction: 0x461d1c5a
   25a18:	lfmle	f4, 2, [r2], #596	; 0x254
   25a1c:	vqsub.u8	d20, d16, d1
   25a20:			; <UNDEFINED> instruction: 0xf8da80bd
   25a24:	andscs	r3, r8, r4, ror r0
   25a28:	andcc	pc, r2, #0, 22
   25a2c:	ldrmi	r6, [fp, #2131]	; 0x853
   25a30:	adcshi	pc, r4, r0, asr #32
   25a34:	and	r4, r5, r2, lsl #8
   25a38:	stccc	8, cr15, [r4], {18}
   25a3c:	blcs	322a4 <wprintw@plt+0x2ee4c>
   25a40:	adchi	pc, ip, r0
   25a44:	ldccc	8, cr15, [r8], {82}	; 0x52
   25a48:			; <UNDEFINED> instruction: 0xd1f54599
   25a4c:			; <UNDEFINED> instruction: 0xf04f428c
   25a50:	tstls	r3, #0, 6
   25a54:	orreq	lr, r9, #323584	; 0x4f000
   25a58:	ble	1b0a68c <wprintw@plt+0x1b07234>
   25a5c:	bge	52e694 <wprintw@plt+0x52b23c>
   25a60:	vqrdmulh.s<illegal width 8>	d15, d9, d3
   25a64:			; <UNDEFINED> instruction: 0x801cf8dd
   25a68:	bcs	461290 <wprintw@plt+0x45de38>
   25a6c:	blge	50a6a8 <wprintw@plt+0x507250>
   25a70:	bcc	fe461298 <wprintw@plt+0xfe45de40>
   25a74:			; <UNDEFINED> instruction: 0xf8da2318
   25a78:	blx	edc52 <wprintw@plt+0xea7fa>
   25a7c:	ldmne	r0, {r2, r8, r9, ip, sp, lr, pc}^
   25a80:	ldrmi	r5, [r9, #2259]	; 0x8d3
   25a84:	stmdavs	r3, {r0, r1, r4, r6, r8, ip, lr, pc}^
   25a88:			; <UNDEFINED> instruction: 0xd150459b
   25a8c:	movwpl	lr, #10704	; 0x29d0
   25a90:			; <UNDEFINED> instruction: 0x6018f8d8
   25a94:	andls	r1, r6, #92160	; 0x16800
   25a98:			; <UNDEFINED> instruction: 0xf8d8d163
   25a9c:	andcs	r1, ip, #20
   25aa0:	strmi	r9, [r1], #-2061	; 0xfffff7f3
   25aa4:	stmdavs	r9, {r0, r3, r7, fp, sp, lr}
   25aa8:	strvs	pc, [r1], -r2, lsl #22
   25aac:	blne	1776c20 <wprintw@plt+0x17737c8>
   25ab0:	ldrsbcs	pc, [r8], #-138	; 0xffffff76	; <UNPREDICTABLE>
   25ab4:	ldrbmi	r1, [r0], -r9, ror #28
   25ab8:			; <UNDEFINED> instruction: 0xffaaf7fd
   25abc:	ldrdvc	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   25ac0:			; <UNDEFINED> instruction: 0xf8579a0c
   25ac4:	ldmpl	sl!, {r0, r2, r5, ip}
   25ac8:	bcs	372dc <wprintw@plt+0x33e84>
   25acc:	ldmvs	r2, {r0, r4, r6, ip, lr, pc}
   25ad0:	stmdbcs	r0, {r3, r9, ip, pc}
   25ad4:	mrc	0, 0, sp, cr8, cr0, {2}
   25ad8:			; <UNDEFINED> instruction: 0x46320a10
   25adc:	movwls	r6, #39561	; 0x9a89
   25ae0:			; <UNDEFINED> instruction: 0xff52f7fc
   25ae4:	andsls	r9, r3, r9, lsl #22
   25ae8:			; <UNDEFINED> instruction: 0xf0402800
   25aec:	cdp	0, 1, cr8, cr8, cr2, {7}
   25af0:			; <UNDEFINED> instruction: 0x46412a10
   25af4:	beq	fe46135c <wprintw@plt+0xfe45df04>
   25af8:	ldrdvc	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   25afc:			; <UNDEFINED> instruction: 0xffb6f7fc
   25b00:	ldmdals	r6, {r0, r1, r9, sl, lr}
   25b04:	eorcc	pc, r5, r7, asr #16
   25b08:	ldm	r4!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25b0c:	ldrdcc	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   25b10:	eorcs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   25b14:	eorsle	r2, sp, r0, lsl #20
   25b18:	ldmdblt	r2!, {r1, r2, r9, fp, ip, pc}
   25b1c:	ldmpl	fp, {r2, r3, r9, fp, ip, pc}
   25b20:	ldmvs	fp, {r3, r9, fp, ip, pc}
   25b24:	vqsub.u8	d4, d16, d3
   25b28:			; <UNDEFINED> instruction: 0xf8da809a
   25b2c:	strcc	r1, [r1], #-108	; 0xffffff94
   25b30:	blle	fe7f6568 <wprintw@plt+0xfe7f3110>
   25b34:	ldmdavs	lr, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
   25b38:	movwcc	r9, #6917	; 0x1b05
   25b3c:	adcsmi	r9, r3, #335544320	; 0x14000000
   25b40:	svcge	0x0036f6ff
   25b44:	bmi	ff02db4c <wprintw@plt+0xff02a6f4>
   25b48:	ldrbtmi	r4, [sl], #-3005	; 0xfffff443
   25b4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   25b50:	subsmi	r9, sl, r7, lsl fp
   25b54:	cmnhi	r1, r0, asr #32	; <UNPREDICTABLE>
   25b58:	ldc	0, cr11, [sp], #100	; 0x64
   25b5c:	pop	{r1, r8, r9, fp, pc}
   25b60:			; <UNDEFINED> instruction: 0xf8d88ff0
   25b64:	andcs	r1, ip, ip
   25b68:	stmpl	sl, {r0, r1, r3, r9, fp, ip, pc}
   25b6c:	strvs	pc, [r2], -r0, lsl #22
   25b70:	andls	lr, r8, #156, 14	; 0x2700000
   25b74:			; <UNDEFINED> instruction: 0xd1ae2900
   25b78:	mrc	6, 0, r4, cr8, cr2, {1}
   25b7c:			; <UNDEFINED> instruction: 0x46410a90
   25b80:			; <UNDEFINED> instruction: 0xff74f7fc
   25b84:	ldrdcc	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   25b88:	eoreq	pc, r5, r7, asr #16
   25b8c:	eorcs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   25b90:	bicle	r2, r1, r0, lsl #20
   25b94:	stmdacs	r0, {r0, r1, r4, fp, ip, pc}
   25b98:			; <UNDEFINED> instruction: 0xe7d4d0be
   25b9c:	ldrsbcc	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   25ba0:	ldrsbteq	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   25ba4:	stmdacs	r0, {r1, r2, r3, r8, r9, ip, pc}
   25ba8:			; <UNDEFINED> instruction: 0xf853681b
   25bac:	andls	r2, sp, #57	; 0x39
   25bb0:	svcge	0x004cf77f
   25bb4:	ldrdcs	pc, [r4], -sl
   25bb8:			; <UNDEFINED> instruction: 0xf8cd2100
   25bbc:	stmib	sp, {r2, r3, r5, ip, pc}^
   25bc0:	ldrmi	r1, [r1], r8, lsl #22
   25bc4:			; <UNDEFINED> instruction: 0xf8da9411
   25bc8:	stmdbls	r8, {r2, r7, sp}
   25bcc:	eormi	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   25bd0:			; <UNDEFINED> instruction: 0xf8536862
   25bd4:	bls	371ca4 <wprintw@plt+0x36e84c>
   25bd8:	mulle	r8, sl, r2
   25bdc:	movwcc	r9, #6920	; 0x1b08
   25be0:	addmi	r9, r3, #8, 6	; 0x20000000
   25be4:	smlabbhi	fp, r0, r2, pc	; <UNPREDICTABLE>
   25be8:	ldmdavs	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
   25bec:	stmdbvs	r1!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   25bf0:	ldrdhi	pc, [r0], -r4
   25bf4:	vmls.i8	d18, d0, d0
   25bf8:			; <UNDEFINED> instruction: 0x46478118
   25bfc:	strcs	r9, [r0], -r9, lsl #26
   25c00:	and	r4, r4, r0, lsr #13
   25c04:			; <UNDEFINED> instruction: 0x1010f8d8
   25c08:	addmi	r3, lr, #1048576	; 0x100000
   25c0c:			; <UNDEFINED> instruction: 0xf8d8da56
   25c10:	ssatmi	r2, #28, r4
   25c14:			; <UNDEFINED> instruction: 0xf852462b
   25c18:	stmdavs	r7!, {r1, r2, r5, lr}^
   25c1c:	andeq	lr, fp, #171008	; 0x29c00
   25c20:	ldrmi	r2, [r5], #-2560	; 0xfffff600
   25c24:			; <UNDEFINED> instruction: 0xf8dadd0e
   25c28:	adcmi	r0, r8, #28
   25c2c:	bl	29c8ec <wprintw@plt+0x299494>
   25c30:	bl	265c44 <wprintw@plt+0x2627ec>
   25c34:	movwls	r0, #24843	; 0x610b
   25c38:	ldm	r0!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25c3c:	stmdacs	r0, {r1, r2, r8, r9, fp, ip, pc}
   25c40:	sbchi	pc, r0, r0, asr #32
   25c44:	strtmi	r9, [r2], -r9, lsl #22
   25c48:	ldrbmi	r4, [r0], -r1, asr #12
   25c4c:	blls	30a854 <wprintw@plt+0x3073fc>
   25c50:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   25c54:	ldrdls	pc, [r4], -sl
   25c58:	ldmible	r3, {r0, fp, sp}^
   25c5c:	ldcne	7, cr14, [r1, #-460]!	; 0xfffffe34
   25c60:	andeq	pc, r8, #-2147483647	; 0x80000001
   25c64:			; <UNDEFINED> instruction: 0x4650465b
   25c68:	tstls	r6, r8, lsl #4
   25c6c:	blx	18e3c6c <wprintw@plt+0x18e0814>
   25c70:	stmdacs	r0, {r0, r1, r4, ip, pc}
   25c74:	svcge	0x0067f47f
   25c78:	ldrbmi	r9, [r0], -r8, lsl #20
   25c7c:			; <UNDEFINED> instruction: 0xf7ff9906
   25c80:	andsls	pc, r3, r5, ror #28
   25c84:			; <UNDEFINED> instruction: 0xf43f2800
   25c88:			; <UNDEFINED> instruction: 0xe75caf50
   25c8c:	ldrsbteq	pc, [r0], -sl	; <UNPREDICTABLE>
   25c90:	adcmi	r9, r8, #1610612736	; 0x60000000
   25c94:	sbchi	pc, sp, r0, asr #5
   25c98:	ldrbmi	r4, [r0], -r9, lsr #12
   25c9c:			; <UNDEFINED> instruction: 0xf7fb9310
   25ca0:	stmdacs	r0, {r0, r1, r5, r9, sl, fp, ip, sp, lr, pc}
   25ca4:	svcge	0x004ff47f
   25ca8:	ldrdls	pc, [r4], -sl
   25cac:	blls	44c4cc <wprintw@plt+0x449074>
   25cb0:	ldmdals	r6, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   25cb4:	ldmda	lr, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25cb8:	smlald	r9, r4, r3, r8
   25cbc:	ldrtmi	r4, [r8], r4, asr #12
   25cc0:	streq	pc, [r1, -r8, lsl #2]
   25cc4:	blls	277778 <wprintw@plt+0x274320>
   25cc8:	svclt	0x00a442bb
   25ccc:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
   25cd0:	blle	1a0d50c <wprintw@plt+0x1a0a0b4>
   25cd4:	bne	ffeffd68 <wprintw@plt+0xffefc910>
   25cd8:	vstrle	d2, [lr, #-0]
   25cdc:			; <UNDEFINED> instruction: 0x301cf8da
   25ce0:	cfldr64le	mvdx4, [ip, #-364]!	; 0xfffffe94
   25ce4:	streq	pc, [r1, #-267]	; 0xfffffef5
   25ce8:	movweq	lr, #31497	; 0x7b09
   25cec:	andcs	pc, fp, r9, lsl r8	; <UNPREDICTABLE>
   25cf0:	stccc	8, cr15, [r1], {19}
   25cf4:			; <UNDEFINED> instruction: 0xd155429a
   25cf8:			; <UNDEFINED> instruction: 0xf8da46ab
   25cfc:			; <UNDEFINED> instruction: 0xf8533064
   25d00:	blcs	31da4 <wprintw@plt+0x2e94c>
   25d04:			; <UNDEFINED> instruction: 0xf8d3d04b
   25d08:			; <UNDEFINED> instruction: 0xf1bcc008
   25d0c:	stclle	15, cr0, [r6, #-0]
   25d10:	ldmvs	sl, {r1, r2, r3, r8, fp, ip, pc}^
   25d14:	stmdavs	r8, {r8, r9, sp}
   25d18:	and	r3, r2, r4, lsl #20
   25d1c:	ldrmi	r3, [ip, #769]	; 0x301
   25d20:			; <UNDEFINED> instruction: 0xf852d03d
   25d24:	bl	3d93c <wprintw@plt+0x3a4e4>
   25d28:	stmdbvc	r9, {r0, r2, r6, r7, r8}
   25d2c:	mvnsle	r2, r9, lsl #18
   25d30:	eorsne	pc, r5, r0, asr r8	; <UNPREDICTABLE>
   25d34:	mvnsle	r4, lr, lsl #5
   25d38:	eorsle	r1, r0, r9, ror #24
   25d3c:	stmdavs	r3!, {r0, r5, r7, fp, sp, lr}
   25d40:	stmdavs	r2!, {r0, r3, r4, r7, r8, r9, ip, sp, pc}^
   25d44:	strls	r2, [r0, #-9]
   25d48:	andvc	lr, r1, sp, asr #19
   25d4c:			; <UNDEFINED> instruction: 0xf7ff4650
   25d50:	stmdacs	r1, {r0, r1, r5, r6, r7, fp, ip, sp, lr, pc}
   25d54:	stmdacs	r0, {r0, r1, r5, ip, lr, pc}
   25d58:	mrcge	4, 7, APSR_nzcv, cr5, cr15, {3}
   25d5c:	movwcs	lr, #14804	; 0x39d4
   25d60:			; <UNDEFINED> instruction: 0xd0544293
   25d64:	andcs	r2, r1, r4, lsl r1
   25d68:	svc	0x000ef7dc
   25d6c:			; <UNDEFINED> instruction: 0xf8d4b340
   25d70:			; <UNDEFINED> instruction: 0x4602e010
   25d74:			; <UNDEFINED> instruction: 0xf10e6961
   25d78:	blls	2e8d84 <wprintw@plt+0x2e592c>
   25d7c:	eoreq	pc, lr, r1, asr #16
   25d80:	andvs	r4, r5, r1, lsr #12
   25d84:	ldrbmi	r6, [r0], -r7, asr #32
   25d88:	andsgt	pc, r0, r4, asr #17
   25d8c:	andhi	pc, r0, sp, asr #17
   25d90:	stc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
   25d94:	ldrdls	pc, [r4], -sl
   25d98:			; <UNDEFINED> instruction: 0xf63f2801
   25d9c:			; <UNDEFINED> instruction: 0x3701aed4
   25da0:	ble	fe5f7488 <wprintw@plt+0xfe5f4030>
   25da4:	ldrsbteq	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   25da8:	bne	ffe9fa10 <wprintw@plt+0xffe9c5b8>
   25dac:	tstcc	r1, ip
   25db0:			; <UNDEFINED> instruction: 0xf7dc9306
   25db4:	blls	1e1964 <wprintw@plt+0x1de50c>
   25db8:	adcvs	r4, r0, r1, lsl #12
   25dbc:	bicle	r2, r0, r0, lsl #16
   25dc0:	strb	r2, [r0], ip
   25dc4:			; <UNDEFINED> instruction: 0x1010f8d8
   25dc8:			; <UNDEFINED> instruction: 0x4644465f
   25dcc:	addmi	r4, lr, #162529280	; 0x9b00000
   25dd0:	vmlscs.f64	d13, d16, d24
   25dd4:	svcge	0x0077f43f
   25dd8:	ssatmi	r4, #25, sp, asr #12
   25ddc:			; <UNDEFINED> instruction: 0xf8dae770
   25de0:	ldrbmi	r3, [fp, #-48]	; 0xffffffd0
   25de4:			; <UNDEFINED> instruction: 0xf10bddde
   25de8:	ldrbmi	r0, [r0], -r1, lsl #10
   25dec:			; <UNDEFINED> instruction: 0xf7fb4629
   25df0:	stmdacs	r0, {r0, r1, r2, r5, r8, sl, fp, ip, sp, lr, pc}
   25df4:	mcrge	4, 5, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   25df8:	ldrdls	pc, [r4], -sl
   25dfc:			; <UNDEFINED> instruction: 0xf8dde774
   25e00:			; <UNDEFINED> instruction: 0xf8ddb024
   25e04:	ldcls	0, cr9, [r1], {44}	; 0x2c
   25e08:	ldrdne	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   25e0c:	subseq	lr, fp, lr, lsl r6
   25e10:			; <UNDEFINED> instruction: 0xf1036960
   25e14:	b	13e8220 <wprintw@plt+0x13e4dc8>
   25e18:			; <UNDEFINED> instruction: 0xf7dc0189
   25e1c:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   25e20:	cmnvs	r0, lr, asr #1
   25e24:	andls	pc, ip, r4, asr #17
   25e28:			; <UNDEFINED> instruction: 0xf8dde79c
   25e2c:	strbmi	fp, [r7], -r4, lsr #32
   25e30:	ldrbmi	lr, [pc], -r9, asr #14
   25e34:	ldrmi	r4, [fp], r4, asr #12
   25e38:			; <UNDEFINED> instruction: 0xf7dce7c9
   25e3c:	svclt	0x0000efd0
   25e40:	andeq	r0, r0, ip, ror #6
   25e44:	andeq	ip, r1, lr, lsr r0
   25e48:	andeq	fp, r1, lr, asr lr
   25e4c:	ldrbmi	lr, [r0, sp, lsr #18]!
   25e50:	stmdami	r4, {r0, r1, r2, r9, sl, lr}^
   25e54:	bvs	fe3b768c <wprintw@plt+0xfe3b4234>
   25e58:	cdpvs	0, 8, cr11, cr11, cr6, {4}
   25e5c:	stmdbmi	r2, {r3, r4, r5, r6, sl, lr}^
   25e60:			; <UNDEFINED> instruction: 0xf8d442b3
   25e64:			; <UNDEFINED> instruction: 0xf8d48054
   25e68:	stmdapl	r1, {r2, r5, r6, ip, pc}^
   25e6c:	tstls	r5, r9, lsl #16
   25e70:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   25e74:			; <UNDEFINED> instruction: 0x4615da13
   25e78:	eorcs	pc, r6, r9, asr #16
   25e7c:			; <UNDEFINED> instruction: 0xf8d866a6
   25e80:	blcs	31fb8 <wprintw@plt+0x2eb60>
   25e84:	bmi	e9a3bc <wprintw@plt+0xe96f64>
   25e88:	ldrbtmi	r4, [sl], #-2871	; 0xfffff4c9
   25e8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   25e90:	subsmi	r9, sl, r5, lsl #22
   25e94:	strtmi	sp, [r8], -r3, ror #2
   25e98:	pop	{r1, r2, ip, sp, pc}
   25e9c:			; <UNDEFINED> instruction: 0xf85987f0
   25ea0:	blcs	31f40 <wprintw@plt+0x2eae8>
   25ea4:	bvs	fe719f8c <wprintw@plt+0xfe716b34>
   25ea8:			; <UNDEFINED> instruction: 0xf8d2b312
   25eac:	stcge	0, cr9, [r2, #-160]	; 0xffffff60
   25eb0:			; <UNDEFINED> instruction: 0x4628461a
   25eb4:			; <UNDEFINED> instruction: 0xf7fc4649
   25eb8:	eorsvs	pc, r8, r7, ror #26
   25ebc:	cmple	ip, r0, lsl #16
   25ec0:	strtmi	r6, [r0], -r1, lsr #21
   25ec4:	stmdbcc	r1, {r1, r5, r7, r8, sl, fp, sp, lr}
   25ec8:	stc2	7, cr15, [r2, #1012]!	; 0x3f4
   25ecc:	strbmi	r4, [r1], -sl, lsr #12
   25ed0:	ldrdge	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   25ed4:	ldrtmi	r4, [r8], -r3, lsl #12
   25ed8:	stc2l	7, cr15, [r8, #1008]	; 0x3f0
   25edc:			; <UNDEFINED> instruction: 0xf84a4605
   25ee0:			; <UNDEFINED> instruction: 0xf1b90026
   25ee4:	sbcle	r0, sl, r0, lsl #30
   25ee8:			; <UNDEFINED> instruction: 0xf7dc9804
   25eec:	strb	lr, [r6, r4, lsl #30]
   25ef0:	muleq	r7, r3, r8
   25ef4:	stm	r5, {r1, r8, sl, fp, sp, pc}
   25ef8:	cdpne	0, 7, cr0, cr1, cr7, {0}
   25efc:	strtmi	r6, [r0], -r2, lsr #27
   25f00:	stc2	7, cr15, [r6, #1012]	; 0x3f4
   25f04:	strbmi	r4, [r1], -sl, lsr #12
   25f08:	ldrtmi	r4, [r8], -r3, lsl #12
   25f0c:	stc2	7, cr15, [lr, #1008]!	; 0x3f0
   25f10:			; <UNDEFINED> instruction: 0xf8494605
   25f14:	ldr	r0, [r2, r6, lsr #32]!
   25f18:			; <UNDEFINED> instruction: 0xf8494615
   25f1c:	str	r2, [lr, r6, lsr #32]!
   25f20:			; <UNDEFINED> instruction: 0xf105b1dd
   25f24:			; <UNDEFINED> instruction: 0xf1050108
   25f28:	ldrtmi	r0, [r3], -ip, lsl #4
   25f2c:	stmib	sp, {r5, r9, sl, lr}^
   25f30:			; <UNDEFINED> instruction: 0xf7fe2100
   25f34:	ldrshtvs	pc, [r8], -pc	; <UNPREDICTABLE>
   25f38:			; <UNDEFINED> instruction: 0xf895b978
   25f3c:	ldmib	sp, {r2, r4, r5, ip, sp}^
   25f40:			; <UNDEFINED> instruction: 0xf0132100
   25f44:	addsle	r0, lr, r0, asr #30
   25f48:			; <UNDEFINED> instruction: 0xf7ff4620
   25f4c:	ldrshtvs	pc, [r8], -pc	; <UNPREDICTABLE>
   25f50:			; <UNDEFINED> instruction: 0x6e63b918
   25f54:	eorpl	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   25f58:	strcs	lr, [r0, #-1941]	; 0xfffff86b
   25f5c:			; <UNDEFINED> instruction: 0xf7dce793
   25f60:	svclt	0x0000ef3e
   25f64:	andeq	fp, r1, ip, asr #22
   25f68:	andeq	r0, r0, ip, ror #6
   25f6c:	andeq	fp, r1, lr, lsl fp
   25f70:	svcmi	0x00f0e92d
   25f74:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
   25f78:	andcs	r8, r4, r4, lsl #22
   25f7c:			; <UNDEFINED> instruction: 0x468a4a7c
   25f80:	ldrbtmi	r4, [sl], #-2940	; 0xfffff484
   25f84:	ldrdlt	pc, [ip], -r1
   25f88:	stmvs	ip, {r0, r1, r2, r3, r7, ip, sp, pc}
   25f8c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   25f90:			; <UNDEFINED> instruction: 0xf04f930d
   25f94:	movwcs	r0, #4864	; 0x1300
   25f98:	movwcc	lr, #43469	; 0xa9cd
   25f9c:	svc	0x00fcf7dc
   25fa0:	stmdacs	r0, {r2, r3, ip, pc}
   25fa4:	sbcshi	pc, pc, r0
   25fa8:	strmi	sl, [r3], -sl, lsl #20
   25fac:			; <UNDEFINED> instruction: 0x4651601c
   25fb0:	mcr	6, 0, r4, cr8, cr5, {0}
   25fb4:			; <UNDEFINED> instruction: 0x46482a10
   25fb8:			; <UNDEFINED> instruction: 0x462b465a
   25fbc:			; <UNDEFINED> instruction: 0xff2ef000
   25fc0:			; <UNDEFINED> instruction: 0xf0402800
   25fc4:			; <UNDEFINED> instruction: 0xf10a80a6
   25fc8:			; <UNDEFINED> instruction: 0x465d0318
   25fcc:	cdp	0, 0, cr9, cr9, cr6, {0}
   25fd0:	vstrcs	s6, [r0, #-64]	; 0xffffffc0
   25fd4:	sbchi	pc, r5, r0, asr #6
   25fd8:	ldrdeq	pc, [r0], -sl
   25fdc:	movwls	r0, #20651	; 0x50ab
   25fe0:	eorcc	pc, r5, r0, asr r8	; <UNPREDICTABLE>
   25fe4:			; <UNDEFINED> instruction: 0xf0002b00
   25fe8:	movwcs	r8, #170	; 0xaa
   25fec:	bls	1cac0c <wprintw@plt+0x1c77b4>
   25ff0:	ldrsbtcc	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
   25ff4:	vrshr.s64	d20, d3, #64
   25ff8:	andcs	r8, r0, #171	; 0xab
   25ffc:	ldrdcc	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
   26000:	sfmcc	f1, 1, [r1, #-44]	; 0xffffffd4
   26004:	ldrmi	r9, [r3], #-2565	; 0xfffff5fb
   26008:	stcvc	8, cr15, [r4], {83}	; 0x53
   2600c:	rsbsle	r2, r6, r0, lsl #30
   26010:			; <UNDEFINED> instruction: 0xf8d9697b
   26014:	blcs	5216c <wprintw@plt+0x4ed14>
   26018:			; <UNDEFINED> instruction: 0xf10add71
   2601c:			; <UNDEFINED> instruction: 0xf04f0314
   26020:	cdp	8, 0, cr0, cr8, cr0, {0}
   26024:			; <UNDEFINED> instruction: 0x46433a90
   26028:			; <UNDEFINED> instruction: 0x461f46b8
   2602c:			; <UNDEFINED> instruction: 0x462ae033
   26030:			; <UNDEFINED> instruction: 0xf7fd4648
   26034:	movtlt	pc, #36151	; 0x8d37	; <UNPREDICTABLE>
   26038:	ldrdcc	pc, [r0], -sl
   2603c:	ldmpl	fp, {r0, r2, r9, fp, ip, pc}
   26040:			; <UNDEFINED> instruction: 0xf8dbb323
   26044:			; <UNDEFINED> instruction: 0xf103200c
   26048:	ldmvs	r8, {r2, r3, r8}
   2604c:	eorcs	pc, r6, r2, asr r8	; <UNPREDICTABLE>
   26050:			; <UNDEFINED> instruction: 0xff24f7fb
   26054:	strcs	fp, [r1], #-464	; 0xfffffe30
   26058:			; <UNDEFINED> instruction: 0x3014f8da
   2605c:			; <UNDEFINED> instruction: 0xf8dbb17b
   26060:	strtmi	r3, [ip], #-12
   26064:	bcs	4618d0 <wprintw@plt+0x45e478>
   26068:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx8
   2606c:			; <UNDEFINED> instruction: 0xf8531a90
   26070:	strls	r3, [r0], #-38	; 0xffffffda
   26074:	strvs	lr, [r1, #-2509]	; 0xfffff633
   26078:			; <UNDEFINED> instruction: 0xffd2f7fb
   2607c:			; <UNDEFINED> instruction: 0xee18b930
   26080:			; <UNDEFINED> instruction: 0x46310a10
   26084:			; <UNDEFINED> instruction: 0xf872f7fb
   26088:	suble	r2, r6, r0, lsl #16
   2608c:			; <UNDEFINED> instruction: 0x3014f8d8
   26090:	addsmi	r3, pc, #262144	; 0x40000
   26094:			; <UNDEFINED> instruction: 0xf8d8da33
   26098:			; <UNDEFINED> instruction: 0xf8db3018
   2609c:			; <UNDEFINED> instruction: 0xf8531000
   260a0:	rscseq	r6, r3, r7, lsr #32
   260a4:	ldrmi	r9, [r9], #-775	; 0xfffffcf9
   260a8:	ldrbeq	r7, [fp], fp, lsl #19
   260ac:			; <UNDEFINED> instruction: 0xf8d9d5bf
   260b0:			; <UNDEFINED> instruction: 0x464b1054
   260b4:	ldrdeq	pc, [ip], -sl
   260b8:	tstls	r9, r2, lsr r6
   260bc:			; <UNDEFINED> instruction: 0xf8519008
   260c0:	strls	r0, [r0, #-2944]	; 0xfffff480
   260c4:	mrc2	7, 2, pc, cr12, cr14, {7}
   260c8:	stcle	14, cr1, [r4, #-16]!
   260cc:	stmdbne	fp!, {r3, fp, ip, pc}
   260d0:	blle	ff076b38 <wprintw@plt+0xff0736e0>
   260d4:	ldrdcs	pc, [r0], -sl
   260d8:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   260dc:	bls	292630 <wprintw@plt+0x28f1d8>
   260e0:	tsteq	ip, r3, lsl #2	; <UNPREDICTABLE>
   260e4:	ldmvs	r2, {r3, r4, r7, fp, sp, lr}^
   260e8:	eorcs	pc, r6, r2, asr r8	; <UNPREDICTABLE>
   260ec:	mrc2	7, 6, pc, cr6, cr11, {7}
   260f0:			; <UNDEFINED> instruction: 0xd1b12800
   260f4:	ldrdne	pc, [r0], -fp
   260f8:	ldrmi	r9, [r9], #-2823	; 0xfffff4f9
   260fc:	mrc	7, 0, lr, cr8, cr7, {4}
   26100:			; <UNDEFINED> instruction: 0x462a3a10
   26104:			; <UNDEFINED> instruction: 0x46484651
   26108:	cdp2	0, 8, cr15, cr8, cr0, {0}
   2610c:			; <UNDEFINED> instruction: 0xf43f2800
   26110:	strmi	sl, [r4], -r0, ror #30
   26114:	rscle	lr, sp, r2
   26118:	strcs	lr, [ip], #-1950	; 0xfffff862
   2611c:			; <UNDEFINED> instruction: 0xf7dc980c
   26120:	bmi	5a18d0 <wprintw@plt+0x59e478>
   26124:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   26128:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2612c:	subsmi	r9, sl, sp, lsl #22
   26130:			; <UNDEFINED> instruction: 0x4620d11b
   26134:	ldc	0, cr11, [sp], #60	; 0x3c
   26138:	pop	{r2, r8, r9, fp, pc}
   2613c:	blls	1ca104 <wprintw@plt+0x1c6cac>
   26140:	movwls	r3, #25345	; 0x6301
   26144:			; <UNDEFINED> instruction: 0xf8d99a06
   26148:	addsmi	r3, r3, #120	; 0x78
   2614c:	svcge	0x0055f6bf
   26150:	bls	16e558 <wprintw@plt+0x16b100>
   26154:			; <UNDEFINED> instruction: 0xf7dc460c
   26158:	stmdals	ip, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   2615c:	stcl	7, cr15, [sl, #880]	; 0x370
   26160:	strcs	lr, [r0], #-2015	; 0xfffff821
   26164:	strcs	lr, [ip], #-2010	; 0xfffff826
   26168:			; <UNDEFINED> instruction: 0xf7dce7db
   2616c:	svclt	0x0000ee38
   26170:	andeq	fp, r1, r6, lsr #20
   26174:	andeq	r0, r0, ip, ror #6
   26178:	andeq	fp, r1, r2, lsl #17
   2617c:	svcmi	0x00f0e92d
   26180:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
   26184:	ldrmi	r8, [r4], -r2, lsl #22
   26188:	addcs	r4, r8, #6291456	; 0x600000
   2618c:	tstcs	r0, r7, lsr r8
   26190:			; <UNDEFINED> instruction: 0xf10db0cd
   26194:	stmib	sp, {r2, r5, r7, fp}^
   26198:			; <UNDEFINED> instruction: 0x461d4512
   2619c:	blmi	964520 <wprintw@plt+0x9610c8>
   261a0:	blcc	964524 <wprintw@plt+0x9610cc>
   261a4:	andls	r4, sl, ip, ror r4
   261a8:	stmiapl	r3!, {r6, r9, sl, lr}^
   261ac:	ldmdavs	fp, {r3, r4, r6, sl, fp, ip, pc}
   261b0:			; <UNDEFINED> instruction: 0xf04f934b
   261b4:	blls	16e6dbc <wprintw@plt+0x16e3964>
   261b8:	tstls	sl, #786432	; 0xc0000
   261bc:	svc	0x00bcf7dc
   261c0:			; <UNDEFINED> instruction: 0x973e6932
   261c4:	cmplt	sl, lr, lsl #4
   261c8:	blne	b05e98 <wprintw@plt+0xb02a40>
   261cc:	movwcs	fp, #7960	; 0x1f18
   261d0:	bicseq	lr, r2, #77824	; 0x13000
   261d4:	movwls	fp, #61192	; 0xef08
   261d8:	teqhi	ip, r0, asr #32	; <UNPREDICTABLE>
   261dc:	bls	16cce0c <wprintw@plt+0x16c99b4>
   261e0:	addsmi	r6, r3, #2539520	; 0x26c000
   261e4:	movwcs	fp, #3876	; 0xf24
   261e8:	andle	r9, r6, #28, 6	; 0x70000000
   261ec:	bne	fe6749f8 <wprintw@plt+0xfe6715a0>
   261f0:	tstls	ip, #864256	; 0xd3000
   261f4:	strmi	r9, [fp], #-2906	; 0xfffff4a6
   261f8:	mcrls	3, 0, r9, cr10, cr10, {2}
   261fc:	blcs	404d0 <wprintw@plt+0x3d078>
   26200:	ldrhi	pc, [r3], #-0
   26204:	bvs	130c618 <wprintw@plt+0x13091c0>
   26208:			; <UNDEFINED> instruction: 0xf0002b00
   2620c:	bvs	fe2c724c <wprintw@plt+0xfe2c3df4>
   26210:			; <UNDEFINED> instruction: 0xf0002a00
   26214:	bvs	ff247244 <wprintw@plt+0xff243dec>
   26218:			; <UNDEFINED> instruction: 0xf0002800
   2621c:	blvs	28723c <wprintw@plt+0x283de4>
   26220:			; <UNDEFINED> instruction: 0xf0002900
   26224:	ldmvs	fp, {r1, sl, pc}
   26228:	ldmvs	r3, {r0, r1, r3, r7, r8, fp, ip, sp, pc}
   2622c:	stmvs	r3, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}
   26230:			; <UNDEFINED> instruction: 0xf996b11b
   26234:	blcs	322ac <wprintw@plt+0x2ee54>
   26238:			; <UNDEFINED> instruction: 0x3c00db09
   2623c:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   26240:	svclt	0x00082d00
   26244:	cfstrscs	mvf2, [r0], {-0}
   26248:	mvnhi	pc, #64	; 0x40
   2624c:	blls	16b7ae8 <wprintw@plt+0x16b4690>
   26250:			; <UNDEFINED> instruction: 0xf0402b00
   26254:	blls	106648 <wprintw@plt+0x1031f0>
   26258:	blcc	415cc <wprintw@plt+0x3e174>
   2625c:	movwcs	fp, #7960	; 0x1f18
   26260:	movwls	r9, #25360	; 0x6310
   26264:	strbmi	r9, [r0], -sl, lsl #20
   26268:	svcls	0x00129e03
   2626c:	ldrd	pc, [ip], -r2
   26270:	ldmdbvs	r7, {r0, r3, r4, r5, r6, sl, fp, ip}^
   26274:	bls	500548 <wprintw@plt+0x4fd0f0>
   26278:	movwcc	r6, #7670	; 0x1df6
   2627c:	vst1.8	{d9}, [lr :64], r1
   26280:	adcsmi	r0, r3, #128, 14	; 0x2000000
   26284:	bls	48ab30 <wprintw@plt+0x4876d8>
   26288:			; <UNDEFINED> instruction: 0x4633bfb8
   2628c:	b	14cbb88 <wprintw@plt+0x14c8730>
   26290:	svcls	0x00120c07
   26294:	addpl	pc, r0, #939524099	; 0x38000003
   26298:	rsccs	pc, ip, sp, lsl #17
   2629c:			; <UNDEFINED> instruction: 0x2601bf14
   262a0:	addsmi	r2, r9, #0, 12
   262a4:	stmib	sp, {r0, r4, r9, fp, ip, pc}^
   262a8:	svclt	0x00a87734
   262ac:	blls	f7b18 <wprintw@plt+0xf46c0>
   262b0:	stmib	sp, {r0, r3, r4, r5, r9, ip, pc}^
   262b4:			; <UNDEFINED> instruction: 0xf8937736
   262b8:			; <UNDEFINED> instruction: 0xf88d3058
   262bc:	vmla.i<illegal width 8>	q11, <illegal reg q9.5>, d3[7]
   262c0:	vsubl.u8	q8, d19, d0
   262c4:			; <UNDEFINED> instruction: 0xf88d03c0
   262c8:			; <UNDEFINED> instruction: 0xf88d20ed
   262cc:			; <UNDEFINED> instruction: 0xf7fa30ee
   262d0:	andls	pc, fp, r7, lsl #30
   262d4:			; <UNDEFINED> instruction: 0xf0402800
   262d8:	stmdbls	r3, {r0, r2, r4, r5, r7, sl, pc}
   262dc:	smlalcs	pc, pc, sp, r8	; <UNPREDICTABLE>
   262e0:			; <UNDEFINED> instruction: 0xf8113160
   262e4:	teqls	sl, r8, lsl #24
   262e8:	movwne	pc, #963	; 0x3c3	; <UNPREDICTABLE>
   262ec:	rscscc	pc, r2, sp, lsl #17
   262f0:	blls	1147c0 <wprintw@plt+0x111368>
   262f4:	vldrvs	s19, [fp, #76]	; 0x4c
   262f8:	blcs	8aba8 <wprintw@plt+0x87750>
   262fc:	ldrhi	pc, [r2], #832	; 0x340
   26300:	blls	2ae708 <wprintw@plt+0x2ab2b0>
   26304:	rscscc	pc, pc, #79	; 0x4f
   26308:	teqls	r1, r0, lsr r1
   2630c:	vmov.f32	d23, #-27	; 0xc1d80000
   26310:			; <UNDEFINED> instruction: 0xf88d13c0
   26314:	blls	f26e0 <wprintw@plt+0xef288>
   26318:	blls	168169c <wprintw@plt+0x167e244>
   2631c:	teqls	r7, #126	; 0x7e
   26320:	teqls	r6, #0, 28
   26324:	stmib	sp, {r2, r3, r4, r6, r8, r9, fp, ip, pc}^
   26328:	lfmle	f3, 4, [r7, #-252]	; 0xffffff04
   2632c:			; <UNDEFINED> instruction: 0x23aaf64a
   26330:			; <UNDEFINED> instruction: 0x23aaf6c0
   26334:	vqsub.u8	d4, d16, d14
   26338:	andscs	r8, r8, r4, lsr #7
   2633c:			; <UNDEFINED> instruction: 0xf006fb00
   26340:	mcr	7, 1, pc, cr10, cr12, {6}	; <UNPREDICTABLE>
   26344:	rscseq	r4, r8, r3, lsl #12
   26348:	ldrmi	r9, [pc], -r6, asr #6
   2634c:	mcr	7, 1, pc, cr4, cr12, {6}	; <UNPREDICTABLE>
   26350:	svclt	0x00182f00
   26354:	subls	r2, sl, r0, lsl #16
   26358:	orrshi	pc, r3, #0
   2635c:	movtls	r2, #29441	; 0x7301
   26360:			; <UNDEFINED> instruction: 0x96459b5a
   26364:	strbls	r2, [r9], -r1, lsl #22
   26368:	strbthi	pc, [lr], #-576	; 0xfffffdc0	; <UNPREDICTABLE>
   2636c:			; <UNDEFINED> instruction: 0xf06f9832
   26370:	addsmi	r4, r8, #64, 6
   26374:	orrhi	pc, r5, #128	; 0x80
   26378:	addeq	r3, r0, r1
   2637c:	mcr	7, 0, pc, cr12, cr12, {6}	; <UNPREDICTABLE>
   26380:	subls	r4, r2, r7, lsl #12
   26384:			; <UNDEFINED> instruction: 0xf0002800
   26388:	blls	17471d4 <wprintw@plt+0x1743d7c>
   2638c:			; <UNDEFINED> instruction: 0xf0139a03
   26390:	ldrls	r0, [pc, #-3841]	; 25497 <wprintw@plt+0x2203f>
   26394:	movwcs	fp, #20244	; 0x4f14
   26398:	teqls	r8, #402653184	; 0x18000000
   2639c:	svclt	0x00cc42a5
   263a0:	mvnscc	pc, #79	; 0x4f
   263a4:	adcmi	r2, r5, #67108864	; 0x4000000
   263a8:			; <UNDEFINED> instruction: 0x462b9318
   263ac:	svclt	0x00a86dd2
   263b0:	adcmi	r4, r5, #36700160	; 0x2300000
   263b4:			; <UNDEFINED> instruction: 0x462b9314
   263b8:			; <UNDEFINED> instruction: 0x4623bfb8
   263bc:	blls	3cb000 <wprintw@plt+0x3c7ba8>
   263c0:	blcs	4ac20 <wprintw@plt+0x477c8>
   263c4:	strbhi	pc, [r8], #-0	; <UNPREDICTABLE>
   263c8:	blcs	8d028 <wprintw@plt+0x89bd0>
   263cc:	andcs	fp, r4, r8, lsl #30
   263d0:	blls	2da3f8 <wprintw@plt+0x2d6fa0>
   263d4:	ldmvs	fp, {r0, r4, r9, fp, ip, pc}^
   263d8:	orreq	pc, r0, #50331648	; 0x3000000
   263dc:	svclt	0x000c4313
   263e0:	andcs	r2, r0, r4
   263e4:	bls	48d018 <wprintw@plt+0x489bc0>
   263e8:	svclt	0x00d842a5
   263ec:	bcs	2effc <wprintw@plt+0x2bba4>
   263f0:			; <UNDEFINED> instruction: 0xf040bf18
   263f4:	tstmi	r8, #1
   263f8:	bls	54d03c <wprintw@plt+0x549be4>
   263fc:	svclt	0x00d4429d
   26400:	movwcs	r2, #4864	; 0x1300
   26404:	svclt	0x00b84295
   26408:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   2640c:	blcs	4b088 <wprintw@plt+0x47c30>
   26410:			; <UNDEFINED> instruction: 0x81bff040
   26414:	tstls	r7, #3, 30
   26418:			; <UNDEFINED> instruction: 0x46c2ab1f
   2641c:	svclt	0x00c842a5
   26420:	tstls	r9, #0, 6
   26424:			; <UNDEFINED> instruction: 0xf44f3b00
   26428:	vmvn.i32	q10, #3840	; 0x00000f00
   2642c:	andls	r0, sp, #805306368	; 0x30000000
   26430:	movwcs	fp, #7960	; 0x1f18
   26434:	blls	60b0a8 <wprintw@plt+0x607c50>
   26438:	vqdmulh.s<illegal width 8>	d2, d0, d4
   2643c:	ldm	pc, {r1, r5, sl, pc}^	; <UNPREDICTABLE>
   26440:	andseq	pc, r0, r3, lsl r0	; <UNPREDICTABLE>
   26444:			; <UNDEFINED> instruction: 0x01ac0010
   26448:	eoreq	r0, lr, r0, lsl #3
   2644c:	tstls	r0, #67108864	; 0x4000000
   26450:	str	r9, [r7, -r6, lsl #6]
   26454:			; <UNDEFINED> instruction: 0xf0129b0e
   26458:	svclt	0x00180f01
   2645c:	movwls	r2, #58112	; 0xe300
   26460:	blls	55ff58 <wprintw@plt+0x55cb00>
   26464:	vhsub.u8	d4, d16, d27
   26468:	stflsd	f0, [lr], {147}	; 0x93
   2646c:	ldmdbls	r1, {sp}
   26470:	ldmib	sp, {r0, r1, r3, r5, r9, sl, lr}^
   26474:	mrcls	7, 0, ip, cr2, cr3, {0}
   26478:	blcc	9e490 <wprintw@plt+0x9b038>
   2647c:	adcsmi	r2, fp, #1
   26480:	mvnshi	pc, #192, 4
   26484:	svclt	0x00b442b3
   26488:	andcs	pc, r3, ip, lsl r8	; <UNPREDICTABLE>
   2648c:	mrslt	r2, R9_usr
   26490:	stcpl	12, cr5, [r2], #552	; 0x228
   26494:	rscsle	r2, r0, r0, lsl #20
   26498:	ldrmi	fp, [sp], -r8, lsl #2
   2649c:	bls	174b120 <wprintw@plt+0x1747cc8>
   264a0:	ldrbmi	r4, [r0], -r9, lsr #12
   264a4:	blx	15e44a2 <wprintw@plt+0x15e104a>
   264a8:	stmdacs	r0, {r0, r1, r3, ip, pc}
   264ac:	mvnshi	pc, #64	; 0x40
   264b0:	blcs	8d110 <wprintw@plt+0x89cb8>
   264b4:	blls	c5a4d4 <wprintw@plt+0xc5707c>
   264b8:	blls	b1294c <wprintw@plt+0xb0f4f4>
   264bc:	movwcc	r6, #6171	; 0x181b
   264c0:	subhi	pc, r2, #0
   264c4:	movwcs	r9, #3134	; 0xc3e
   264c8:	movtls	r9, #17223	; 0x4347
   264cc:	ldrdhi	pc, [r4], -r4	; <UNPREDICTABLE>
   264d0:	movtls	r9, #13088	; 0x3320
   264d4:	mlascc	r4, r8, r9, pc	; <UNPREDICTABLE>
   264d8:	blcs	4cdac <wprintw@plt+0x49954>
   264dc:	andls	r4, r4, #17825792	; 0x1100000
   264e0:	bls	101cd58 <wprintw@plt+0x1019900>
   264e4:	ldrbmi	r3, [r0], -r1, lsl #18
   264e8:	blx	fe4e44e4 <wprintw@plt+0xfe4e108c>
   264ec:	svclt	0x004807c3
   264f0:	ldrdhi	pc, [r8], -r4	; <UNPREDICTABLE>
   264f4:	sbchi	pc, r0, #0, 2
   264f8:			; <UNDEFINED> instruction: 0xf000b180
   264fc:	blcs	1a711c <wprintw@plt+0x1a3cc4>
   26500:			; <UNDEFINED> instruction: 0xf8d4bf08
   26504:			; <UNDEFINED> instruction: 0xf0008030
   26508:			; <UNDEFINED> instruction: 0x078782b7
   2650c:			; <UNDEFINED> instruction: 0xf8d4bf48
   26510:			; <UNDEFINED> instruction: 0xf100802c
   26514:			; <UNDEFINED> instruction: 0x074682b1
   26518:	adchi	pc, r6, #0, 2
   2651c:	blcs	4d22c <wprintw@plt+0x49dd4>
   26520:	rscshi	pc, r1, #0
   26524:	stmdbls	r4, {r1, r5, r6, r7, sl, fp, sp, lr}
   26528:	eorhi	pc, r1, r3, asr #16
   2652c:			; <UNDEFINED> instruction: 0xf0402a00
   26530:	bls	7074d8 <wprintw@plt+0x704080>
   26534:	mlascc	r4, r8, r8, pc	; <UNPREDICTABLE>
   26538:	ldrbeq	r9, [sp], r5, lsl #4
   2653c:	andne	pc, r0, r3, asr #7
   26540:	andls	fp, r8, ip, asr pc
   26544:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   26548:			; <UNDEFINED> instruction: 0x83aef100
   2654c:	fldmdbxls	r3!, {d9-d35}	;@ Deprecated
   26550:	blls	677004 <wprintw@plt+0x673bac>
   26554:			; <UNDEFINED> instruction: 0xf8cdbfc8
   26558:	movwls	r9, #49180	; 0xc01c
   2655c:	blge	856474 <wprintw@plt+0x85301c>
   26560:	bcc	461d88 <wprintw@plt+0x45e930>
   26564:	cmphi	fp, r0, asr #6	; <UNPREDICTABLE>
   26568:			; <UNDEFINED> instruction: 0xf1059b32
   2656c:	ldrmi	r0, [r9, #2305]	; 0x901
   26570:	blls	c5ce90 <wprintw@plt+0xc59a38>
   26574:	vshl.s64	d4, d9, #0
   26578:			; <UNDEFINED> instruction: 0xf8988253
   2657c:			; <UNDEFINED> instruction: 0x46293034
   26580:	strble	r0, [lr], #-1692	; 0xfffff964
   26584:	mcrrne	11, 2, r9, sl, cr10
   26588:	lfmpl	f1, 3, [ip], {51}	; 0x33
   2658c:	ldrdcc	pc, [ip], -r8	; <UNPREDICTABLE>
   26590:			; <UNDEFINED> instruction: 0xf0002b00
   26594:			; <UNDEFINED> instruction: 0xf8538233
   26598:	blls	10b6630 <wprintw@plt+0x10b31d8>
   2659c:			; <UNDEFINED> instruction: 0x4622b133
   265a0:	beq	461e08 <wprintw@plt+0x45e9b0>
   265a4:			; <UNDEFINED> instruction: 0xf7ff4651
   265a8:			; <UNDEFINED> instruction: 0x4604fc51
   265ac:			; <UNDEFINED> instruction: 0xf0002c00
   265b0:	bls	1869fc <wprintw@plt+0x1835a4>
   265b4:			; <UNDEFINED> instruction: 0xf8949904
   265b8:	strmi	r3, [r0, #52]!	; 0x34
   265bc:	andcs	fp, r0, #20, 30	; 0x50
   265c0:	andeq	pc, r1, #2
   265c4:	svclt	0x00182a00
   265c8:	tstls	r4, r9, asr #12
   265cc:	ldcls	6, cr0, [r3, #-868]!	; 0xfffffc9c
   265d0:	strle	r9, [fp, #-517]	; 0xfffffdfb
   265d4:			; <UNDEFINED> instruction: 0xf100061a
   265d8:	blls	1c6d88 <wprintw@plt+0x1c3930>
   265dc:			; <UNDEFINED> instruction: 0xf0002b00
   265e0:	blls	1c73e4 <wprintw@plt+0x1c3f8c>
   265e4:	movwls	r9, #34055	; 0x8507
   265e8:	movwls	r2, #49920	; 0xc300
   265ec:	adcmi	r9, fp, #56320	; 0xdc00
   265f0:	bicshi	pc, sl, r0, asr #6
   265f4:			; <UNDEFINED> instruction: 0xf1059b32
   265f8:	strtmi	r0, [r0], r1, lsl #18
   265fc:	blle	fee37c68 <wprintw@plt+0xfee34810>
   26600:	addsmi	r9, r3, #217088	; 0x35000
   26604:	vstmiane	r9!, {s26-s206}
   26608:			; <UNDEFINED> instruction: 0xf7fb4650
   2660c:	eorls	pc, r0, r9, lsl r9	; <UNPREDICTABLE>
   26610:			; <UNDEFINED> instruction: 0xf0402800
   26614:			; <UNDEFINED> instruction: 0xf8988235
   26618:	ldcls	0, cr3, [r3, #-208]!	; 0xffffff30
   2661c:			; <UNDEFINED> instruction: 0x4629069c
   26620:			; <UNDEFINED> instruction: 0xf8d8d5b0
   26624:	cdpls	0, 3, cr11, cr14, cr8, {0}
   26628:	svceq	0x0000f1bb
   2662c:	andshi	pc, r9, #64, 6
   26630:	orreq	pc, r0, #-2147483647	; 0x80000001
   26634:	subsls	pc, r4, sp, asr #17
   26638:	strtmi	r2, [r9], r0, lsl #14
   2663c:	bcc	fe461e64 <wprintw@plt+0xfe45ea0c>
   26640:	subs	r4, lr, fp, asr r6
   26644:	ldrble	r0, [r8, #-1985]	; 0xfffff83f
   26648:	ldrble	r0, [r6], #-1809	; 0xfffff8ef
   2664c:	strle	r0, [r1, #-1684]	; 0xfffff96c
   26650:	ldrble	r0, [r2, #-1921]	; 0xfffff87f
   26654:	strle	r0, [r1, #-1554]	; 0xfffff9ee
   26658:	strble	r0, [lr, #-1796]	; 0xfffff8fc
   2665c:	mrc	6, 0, r4, cr8, cr3, {2}
   26660:			; <UNDEFINED> instruction: 0x46581a90
   26664:			; <UNDEFINED> instruction: 0xf8cd462a
   26668:			; <UNDEFINED> instruction: 0xf7fe9000
   2666c:	strmi	pc, [r3], -r9, lsl #23
   26670:	eorsle	r2, lr, r0, lsl #16
   26674:			; <UNDEFINED> instruction: 0x46509c33
   26678:	ldrmi	r9, [ip], #-2631	; 0xfffff5b9
   2667c:			; <UNDEFINED> instruction: 0x46214293
   26680:			; <UNDEFINED> instruction: 0x4613bfb8
   26684:			; <UNDEFINED> instruction: 0xf7fb9347
   26688:	eorls	pc, r1, pc, lsr #18
   2668c:			; <UNDEFINED> instruction: 0xf0402800
   26690:	ldmvs	r3!, {r0, r2, r3, r4, r6, r7, r8, pc}^
   26694:			; <UNDEFINED> instruction: 0xf8dd200c
   26698:	ldmibvs	r1!, {r3, r8, ip, sp, pc}
   2669c:	eorcs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   266a0:	eorcc	pc, r4, fp, asr r8	; <UNPREDICTABLE>
   266a4:	andne	pc, r2, #0, 22
   266a8:			; <UNDEFINED> instruction: 0xf0002b00
   266ac:	stfged	f0, [r2, #-548]!	; 0xfffffddc
   266b0:			; <UNDEFINED> instruction: 0x46286a99
   266b4:			; <UNDEFINED> instruction: 0xf968f7fc
   266b8:	stmdacs	r0, {r0, r5, ip, pc}
   266bc:	bichi	pc, r6, r0, asr #32
   266c0:			; <UNDEFINED> instruction: 0x1e619a3f
   266c4:			; <UNDEFINED> instruction: 0xf7fd4650
   266c8:	strtmi	pc, [sl], -r3, lsr #19
   266cc:			; <UNDEFINED> instruction: 0xf8dd4631
   266d0:	strmi	fp, [r3], -r8, lsl #2
   266d4:			; <UNDEFINED> instruction: 0xf7fca821
   266d8:	strmi	pc, [r3], -r9, asr #19
   266dc:			; <UNDEFINED> instruction: 0xf84b9824
   266e0:			; <UNDEFINED> instruction: 0xf7dc3024
   266e4:	blls	10e130c <wprintw@plt+0x10ddeb4>
   266e8:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   266ec:			; <UNDEFINED> instruction: 0xf0002a00
   266f0:			; <UNDEFINED> instruction: 0xf8dd817e
   266f4:			; <UNDEFINED> instruction: 0xf8d890cc
   266f8:	strcc	r3, [r1, -r8]
   266fc:	vrshr.s64	d4, d15, #64
   26700:			; <UNDEFINED> instruction: 0xf8d881ad
   26704:			; <UNDEFINED> instruction: 0xf8d6200c
   26708:			; <UNDEFINED> instruction: 0xf852b000
   2670c:	bl	2fa7b0 <wprintw@plt+0x2f7358>
   26710:	ldmibvc	r0, {r0, r2, r6, r7, r9}
   26714:	ldrble	r0, [r0, #1728]!	; 0x6c0
   26718:	movwls	r6, #38996	; 0x9854
   2671c:	eormi	r9, r3, #13312	; 0x3400
   26720:	bls	101a998 <wprintw@plt+0x1017540>
   26724:	ldrbmi	r4, [r0], -r9, asr #12
   26728:			; <UNDEFINED> instruction: 0xf972f7fd
   2672c:	svcvs	0x0080f414
   26730:			; <UNDEFINED> instruction: 0xf3c49b09
   26734:	orrle	r2, r5, r9, lsl #4
   26738:	strle	r0, [r7, #1812]	; 0x714
   2673c:	ldrble	r0, [ip], #1985	; 0x7c1
   26740:	blls	420558 <wprintw@plt+0x41d100>
   26744:	sfmle	f4, 2, [r0, #-684]	; 0xfffffd54
   26748:	vmovne.8	d10[4], r9
   2674c:	andcs	r9, r0, lr, lsl #24
   26750:	ldrmi	r9, [sl], #-3601	; 0xfffff1ef
   26754:	strtmi	r9, [fp], -pc, lsl #30
   26758:	svcne	0x0001f812
   2675c:	stclpl	12, cr5, [r1], #-452	; 0xfffffe3c
   26760:			; <UNDEFINED> instruction: 0xf0402900
   26764:	movwcc	r8, #4789	; 0x12b5
   26768:	adcsmi	r2, fp, #1
   2676c:	blls	41af44 <wprintw@plt+0x417aec>
   26770:	tstls	pc, #960	; 0x3c0
   26774:	bls	48d3c4 <wprintw@plt+0x489f6c>
   26778:	svclt	0x00b6429d
   2677c:	movwcs	r9, #2835	; 0xb13
   26780:	tstlt	r2, fp, asr sp
   26784:	bls	3bdad8 <wprintw@plt+0x3ba680>
   26788:	blcs	3dadc <wprintw@plt+0x3a684>
   2678c:	mcrge	4, 4, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   26790:	movwcs	r4, #5840	; 0x16d0
   26794:	movwls	r9, #48962	; 0xbf42
   26798:	blls	41edc8 <wprintw@plt+0x41b970>
   2679c:	lfmle	f4, 4, [r4, #-684]	; 0xfffffd54
   267a0:	vmovne.8	d10[4], r9
   267a4:			; <UNDEFINED> instruction: 0x460ee9dd
   267a8:	ldrmi	r2, [sl], #-256	; 0xffffff00
   267ac:			; <UNDEFINED> instruction: 0xf812462b
   267b0:	stcpl	15, cr0, [r0], #-4
   267b4:	movwcc	fp, #6432	; 0x1920
   267b8:	adcsmi	r2, r3, #1073741824	; 0x40000000
   267bc:			; <UNDEFINED> instruction: 0xe7d6d1f7
   267c0:			; <UNDEFINED> instruction: 0xf43f2900
   267c4:	ldrmi	sl, [sp], -ip, ror #28
   267c8:	blls	40b44c <wprintw@plt+0x407ff4>
   267cc:			; <UNDEFINED> instruction: 0xf47f42ab
   267d0:	strb	sl, [pc, r6, ror #28]
   267d4:	mcrrls	11, 2, r9, r2, cr0
   267d8:			; <UNDEFINED> instruction: 0xf0402b00
   267dc:	stfcsd	f0, [r0], {101}	; 0x65
   267e0:	rschi	pc, r2, r0
   267e4:	bls	24d42c <wprintw@plt+0x249fd4>
   267e8:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   267ec:			; <UNDEFINED> instruction: 0xf040421a
   267f0:	mrc	0, 0, r8, cr8, cr11, {6}
   267f4:	blls	cfd03c <wprintw@plt+0xcf9be4>
   267f8:	cdpls	2, 4, cr2, cr3, cr0, {0}
   267fc:	streq	lr, [r3], #2820	; 0xb04
   26800:			; <UNDEFINED> instruction: 0xf854e005
   26804:	andcs	r1, r1, #4, 30
   26808:			; <UNDEFINED> instruction: 0xf0402900
   2680c:			; <UNDEFINED> instruction: 0x461880bc
   26810:	addsmi	r3, lr, #67108864	; 0x4000000
   26814:			; <UNDEFINED> instruction: 0xf8dddaf5
   26818:	tstlt	r2, ip, lsl r0
   2681c:	bls	34a8f0 <wprintw@plt+0x347498>
   26820:	ldmdavs	r3, {r1, r3, r4, r8, ip, sp, pc}
   26824:	strmi	r9, [fp], #-2308	; 0xfffff6fc
   26828:			; <UNDEFINED> instruction: 0xf1b96013
   2682c:			; <UNDEFINED> instruction: 0xf0003fff
   26830:			; <UNDEFINED> instruction: 0xf1198087
   26834:			; <UNDEFINED> instruction: 0xf0000f02
   26838:	blls	2c6ccc <wprintw@plt+0x2c3874>
   2683c:	smlabtls	r0, sp, r8, pc	; <UNPREDICTABLE>
   26840:			; <UNDEFINED> instruction: 0x06db7f1b
   26844:	addshi	pc, r1, r0, lsl #2
   26848:	blcs	8d5b8 <wprintw@plt+0x8a160>
   2684c:	addhi	pc, sp, r0, asr #4
   26850:	strbmi	r9, [sl], -r2, asr #26
   26854:			; <UNDEFINED> instruction: 0xf8554650
   26858:	strtmi	r1, [ip], -r9, lsr #32
   2685c:	ldc2	7, cr15, [r0], #-1012	; 0xfffffc0c
   26860:			; <UNDEFINED> instruction: 0xf8939b03
   26864:	subls	r3, r1, r8, asr r0
   26868:	strle	r0, [r5], #-2008	; 0xfffff828
   2686c:	fldmiaxvs	fp, {d25}	;@ Deprecated
   26870:			; <UNDEFINED> instruction: 0xf0002b00
   26874:			; <UNDEFINED> instruction: 0x462c815c
   26878:	bls	108d578 <wprintw@plt+0x108a120>
   2687c:			; <UNDEFINED> instruction: 0xf06f9305
   26880:	ldrmi	r4, [r9, #832]	; 0x340
   26884:			; <UNDEFINED> instruction: 0xf0809204
   26888:			; <UNDEFINED> instruction: 0xf10981ea
   2688c:	b	13e8898 <wprintw@plt+0x13e5440>
   26890:	ldrtmi	r0, [r8], -r8, lsl #15
   26894:	bl	fe06480c <wprintw@plt+0xfe0613b4>
   26898:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2689c:	bicshi	pc, pc, r0
   268a0:	fldmiaxvs	lr, {d25-d26}	;@ Deprecated
   268a4:			; <UNDEFINED> instruction: 0xf0002e00
   268a8:	ldrtmi	r8, [r8], -lr, lsl #2
   268ac:	bl	1d64824 <wprintw@plt+0x1d613cc>
   268b0:	beq	4620d8 <wprintw@plt+0x45ec80>
   268b4:			; <UNDEFINED> instruction: 0xf0002800
   268b8:	blge	8c71c0 <wprintw@plt+0x8c3d68>
   268bc:	bleq	fe662cf8 <wprintw@plt+0xfe65f8a0>
   268c0:	strcs	r4, [r0], -ip, asr #12
   268c4:	bcc	fe4620ec <wprintw@plt+0xfe45ec94>
   268c8:	b	13f82d4 <wprintw@plt+0x13f4e7c>
   268cc:	smlabbcs	r0, r8, r2, r0
   268d0:	andls	r4, r7, #72, 12	; 0x4800000
   268d4:	ldc	7, cr15, [r0], #-880	; 0xfffffc90
   268d8:	stmib	sp, {r2, r8, r9, fp, ip, pc}^
   268dc:	ldrbmi	r5, [r0], -r2, lsr #18
   268e0:	bne	fe462148 <wprintw@plt+0xfe45ecf0>
   268e4:	strtcc	lr, [r4], #-2509	; 0xfffff633
   268e8:	strvs	lr, [r0], -fp, asr #19
   268ec:	andvs	pc, r8, fp, asr #17
   268f0:	blx	fe48f6 <wprintw@plt+0xfe149e>
   268f4:	stmdals	r8!, {r0, r1, r2, r9, sl, lr}
   268f8:	ldmib	ip!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   268fc:			; <UNDEFINED> instruction: 0xf0402f00
   26900:	stmdavs	r9!, {r2, r4, r7, r8, pc}
   26904:			; <UNDEFINED> instruction: 0xf0402900
   26908:			; <UNDEFINED> instruction: 0xf8d98220
   2690c:	stmdbcs	r0, {ip}
   26910:	andshi	pc, fp, #64	; 0x40
   26914:	movwle	r3, #56321	; 0xdc01
   26918:	stmdbls	r2, {r0, r1, r2, r9, fp, ip, pc}^
   2691c:	strmi	r3, [sl], #-2564	; 0xfffff5fc
   26920:	stcne	8, cr15, [r4, #-328]	; 0xfffffeb8
   26924:			; <UNDEFINED> instruction: 0xf891b121
   26928:			; <UNDEFINED> instruction: 0x06df3034
   2692c:	orrshi	pc, ip, r0, lsl #2
   26930:	rscsle	r3, r5, #256	; 0x100
   26934:			; <UNDEFINED> instruction: 0xf7dc4628
   26938:			; <UNDEFINED> instruction: 0x4648e9de
   2693c:	ldmib	sl, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26940:			; <UNDEFINED> instruction: 0xf7fb4650
   26944:	vldrls	s30, [pc, #-380]	; 267d0 <wprintw@plt+0x23378>
   26948:	bls	54d5b0 <wprintw@plt+0x54a158>
   2694c:	blls	3f79c8 <wprintw@plt+0x3f4570>
   26950:	addsmi	r9, sp, #130023424	; 0x7c00000
   26954:	movwcs	fp, #4052	; 0xfd4
   26958:	addsmi	r2, r5, #67108864	; 0x4000000
   2695c:			; <UNDEFINED> instruction: 0xf043bfb8
   26960:	blcs	2756c <wprintw@plt+0x24114>
   26964:	cfstrdge	mvd15, [r7, #-252]!	; 0xffffff04
   26968:	blls	1205b8 <wprintw@plt+0x11d160>
   2696c:	blcs	41ce0 <wprintw@plt+0x3e888>
   26970:	sbcshi	pc, sp, r0
   26974:	strbmi	r9, [sl], -r2, asr #26
   26978:			; <UNDEFINED> instruction: 0xf8554650
   2697c:			; <UNDEFINED> instruction: 0xf7fd1029
   26980:	umaalls	pc, r1, pc, fp	; <UNPREDICTABLE>
   26984:	andcs	lr, r0, #31195136	; 0x1dc0000
   26988:			; <UNDEFINED> instruction: 0x46284651
   2698c:			; <UNDEFINED> instruction: 0xf7ff9333
   26990:	blls	86530c <wprintw@plt+0x861eb4>
   26994:	stmdacs	r0, {r0, r1, r5, r8, fp, ip, sp, pc}
   26998:	asrhi	pc, r0, #32	; <UNPREDICTABLE>
   2699c:	str	r9, [sl, -r2, asr #24]!
   269a0:	stmdacs	r0, {r2, r9, sl, lr}
   269a4:	mcrge	4, 0, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
   269a8:			; <UNDEFINED> instruction: 0x901cf8dd
   269ac:			; <UNDEFINED> instruction: 0x462ae737
   269b0:	ldrbmi	r4, [r0], -r1, lsr #12
   269b4:	blx	fe1649b2 <wprintw@plt+0xfe16155a>
   269b8:			; <UNDEFINED> instruction: 0xf43f2800
   269bc:			; <UNDEFINED> instruction: 0xe60cae17
   269c0:	vstmdbge	r2!, {s24-s30}
   269c4:	andeq	lr, r7, r5, lsl #17
   269c8:	bls	fee354 <wprintw@plt+0xfeaefc>
   269cc:			; <UNDEFINED> instruction: 0xf7fd4650
   269d0:			; <UNDEFINED> instruction: 0x462af81f
   269d4:			; <UNDEFINED> instruction: 0x46034631
   269d8:			; <UNDEFINED> instruction: 0xf7fca821
   269dc:	blls	10e4b00 <wprintw@plt+0x10e16a8>
   269e0:	eoreq	pc, r4, fp, asr #16
   269e4:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   269e8:			; <UNDEFINED> instruction: 0xf47f2a00
   269ec:	stmdals	r1!, {r1, r7, r9, sl, fp, sp, pc}
   269f0:			; <UNDEFINED> instruction: 0xf43f2800
   269f4:			; <UNDEFINED> instruction: 0xf8ddae7e
   269f8:	eor	r9, sl, r4, asr r0
   269fc:	ldrsbtpl	pc, [r0], -r8	; <UNPREDICTABLE>
   26a00:			; <UNDEFINED> instruction: 0xf0002d00
   26a04:	ldmdbls	r3!, {r0, r2, r7, pc}
   26a08:	bls	ff8350 <wprintw@plt+0xff4ef8>
   26a0c:			; <UNDEFINED> instruction: 0xf7fc3901
   26a10:			; <UNDEFINED> instruction: 0x07c0ffff
   26a14:			; <UNDEFINED> instruction: 0xf504bf48
   26a18:			; <UNDEFINED> instruction: 0xf8557480
   26a1c:	ldr	r4, [ip, #36]!	; 0x24
   26a20:	addsmi	r9, r3, #217088	; 0x35000
   26a24:	stcge	6, cr15, [r9, #764]!	; 0x2fc
   26a28:	movwcs	lr, #5613	; 0x15ed
   26a2c:	bmi	fea0b660 <wprintw@plt+0xfea08208>
   26a30:	ldrbtmi	r4, [sl], #-2981	; 0xfffff45b
   26a34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   26a38:	subsmi	r9, sl, fp, asr #22
   26a3c:	bichi	pc, ip, r0, asr #32
   26a40:	sublt	r9, sp, fp, lsl #16
   26a44:	blhi	e1d40 <wprintw@plt+0xde8e8>
   26a48:	svchi	0x00f0e8bd
   26a4c:	ldrsbls	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   26a50:	eorls	r9, r0, r2, asr #22
   26a54:	rsble	r2, r7, r0, lsl #22
   26a58:	str	r2, [r0, #1024]!	; 0x400
   26a5c:			; <UNDEFINED> instruction: 0xf8dd4649
   26a60:	movwcs	r9, #84	; 0x54
   26a64:	str	r9, [sp, #800]	; 0x320
   26a68:	ldrdcs	pc, [r8], -r8	; <UNPREDICTABLE>
   26a6c:	strtmi	r4, [r1], -r3, lsl #12
   26a70:			; <UNDEFINED> instruction: 0xf7fba820
   26a74:			; <UNDEFINED> instruction: 0x4680fffb
   26a78:	svceq	0x0000f1b8
   26a7c:	cfstrdge	mvd15, [lr, #-508]	; 0xfffffe04
   26a80:	svcls	0x004246d0
   26a84:	movwls	r2, #45836	; 0xb30c
   26a88:			; <UNDEFINED> instruction: 0xf7dc4638
   26a8c:	blls	120f64 <wprintw@plt+0x11db0c>
   26a90:	ldrdlt	r6, [r3, fp]!
   26a94:			; <UNDEFINED> instruction: 0xf7fb4640
   26a98:	stmdals	sl, {r0, r2, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
   26a9c:	stmdb	sl!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26aa0:			; <UNDEFINED> instruction: 0xf7dc9846
   26aa4:	and	lr, sl, r8, lsr #18
   26aa8:	ldrbmi	r4, [r0], r7, lsr #12
   26aac:	movwls	r2, #45836	; 0xb30c
   26ab0:			; <UNDEFINED> instruction: 0xf7dc4638
   26ab4:	blls	120f3c <wprintw@plt+0x11dae4>
   26ab8:	blcs	41e2c <wprintw@plt+0x3e9d4>
   26abc:	strbmi	sp, [r0], -sl, ror #3
   26ac0:			; <UNDEFINED> instruction: 0xf91ef7fb
   26ac4:	blls	160998 <wprintw@plt+0x15d540>
   26ac8:	ldrbmi	sl, [r0], -r2, lsr #18
   26acc:	strtpl	lr, [r2], -sp, asr #19
   26ad0:	strtvs	lr, [r6], -sp, asr #19
   26ad4:	stmdbcc	r4!, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   26ad8:			; <UNDEFINED> instruction: 0xf7ff9628
   26adc:	strmi	pc, [r4], -r9, asr #20
   26ae0:			; <UNDEFINED> instruction: 0xf7dc9828
   26ae4:			; <UNDEFINED> instruction: 0x2c00e908
   26ae8:	msrhi	CPSR_s, r0, asr #32
   26aec:	blcs	40ba0 <wprintw@plt+0x3d748>
   26af0:	rscshi	pc, r8, r0
   26af4:	ldrbmi	r9, [r0], r2, asr #16
   26af8:	ldm	ip!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26afc:	strbls	r9, [r2, #-2820]	; 0xfffff4fc
   26b00:	movtls	lr, #2509	; 0x9cd
   26b04:	blls	71eb5c <wprintw@plt+0x71b704>
   26b08:			; <UNDEFINED> instruction: 0xf8989305
   26b0c:	ldr	r3, [r4, #-52]	; 0xffffffcc
   26b10:			; <UNDEFINED> instruction: 0x4641983e
   26b14:	blx	fe2e4b0e <wprintw@plt+0xfe2e16b6>
   26b18:			; <UNDEFINED> instruction: 0xf47f2800
   26b1c:	blls	10d2000 <wprintw@plt+0x10ceba8>
   26b20:	eorls	r2, r0, #12, 4	; 0xc0000000
   26b24:	orrsle	r2, r7, r0, lsl #22
   26b28:			; <UNDEFINED> instruction: 0x270046d0
   26b2c:			; <UNDEFINED> instruction: 0x46d0e7be
   26b30:	blcs	4d8a0 <wprintw@plt+0x4a448>
   26b34:	addhi	pc, r6, r0
   26b38:	blcs	8d8a8 <wprintw@plt+0x8a450>
   26b3c:	cmphi	r6, r0, asr #4	; <UNPREDICTABLE>
   26b40:	blls	6cd4b0 <wprintw@plt+0x6ca058>
   26b44:	smlatbeq	r8, r3, r1, pc	; <UNPREDICTABLE>
   26b48:	biceq	lr, r2, r1, lsl #22
   26b4c:	rscscc	pc, pc, #79	; 0x4f
   26b50:			; <UNDEFINED> instruction: 0xf84360da
   26b54:	addsmi	r2, r9, #8, 30
   26b58:	blls	2db348 <wprintw@plt+0x2d7ef0>
   26b5c:	bls	16aeb64 <wprintw@plt+0x16ab70c>
   26b60:	svcvc	0x001b9c1a
   26b64:	stmdbls	r0, {r0, r9, fp, ip, sp}^
   26b68:	tsteq	r0, #131	; 0x83	; <UNPREDICTABLE>
   26b6c:	andcs	fp, r1, #24, 30	; 0x60
   26b70:	b	4bebf8 <wprintw@plt+0x4bb7a0>
   26b74:	rsbvs	r1, r1, r3, lsl r3
   26b78:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
   26b7c:	smlalspl	pc, r0, sp, r8	; <UNPREDICTABLE>
   26b80:	bls	6aef88 <wprintw@plt+0x6abb30>
   26b84:	svcls	0x002c9e30
   26b88:	ldrdgt	pc, [r4], #141	; 0x8d
   26b8c:			; <UNDEFINED> instruction: 0xf8dd9c1f
   26b90:	and	lr, r1, r8, ror #2
   26b94:	svccc	0x0008f852
   26b98:	andle	r1, r7, r8, asr ip
   26b9c:	stccs	8, cr6, [r0, #-320]	; 0xfffffec0
   26ba0:	rscshi	pc, r1, r0, asr #32
   26ba4:	strtmi	r4, [r0], #-1059	; 0xfffffbdd
   26ba8:	andcc	lr, r0, r2, asr #19
   26bac:	ldrbmi	r3, [r1, #-257]!	; 0xfffffeff
   26bb0:	blls	75b378 <wprintw@plt+0x757f20>
   26bb4:	vstrle	d2, [pc, #-0]	; 26bbc <wprintw@plt+0x23764>
   26bb8:	blls	74d528 <wprintw@plt+0x74a0d0>
   26bbc:	ldrmi	r9, [r3], #-2074	; 0xfffff7e6
   26bc0:	bl	3842c <wprintw@plt+0x34fd4>
   26bc4:	bl	27ad4 <wprintw@plt+0x2467c>
   26bc8:			; <UNDEFINED> instruction: 0xf04f01c1
   26bcc:	stmib	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
   26bd0:	movwcc	r2, #33280	; 0x8200
   26bd4:			; <UNDEFINED> instruction: 0xd1fa4299
   26bd8:	svcls	0x00429b03
   26bdc:	ldrdeq	pc, [r4], r3
   26be0:			; <UNDEFINED> instruction: 0xf43f2800
   26be4:	blls	16d2980 <wprintw@plt+0x16cf528>
   26be8:			; <UNDEFINED> instruction: 0xf67f2b01
   26bec:	ldmdbls	sl, {r0, r5, r6, r8, r9, sl, fp, sp, pc}
   26bf0:	cdpne	8, 5, cr3, cr12, cr4, {0}
   26bf4:			; <UNDEFINED> instruction: 0xf1012200
   26bf8:			; <UNDEFINED> instruction: 0xf1010608
   26bfc:			; <UNDEFINED> instruction: 0xf850050c
   26c00:	addsmi	r3, r3, #4, 30
   26c04:	movwcc	sp, #4106	; 0x100a
   26c08:	eorscc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   26c0c:	eorscc	pc, r2, r6, asr #16
   26c10:	bl	80c24 <wprintw@plt+0x7d7cc>
   26c14:	ldmvs	fp, {r0, r1, r6, r7, r8, r9}^
   26c18:	eorscc	pc, r2, r5, asr #16
   26c1c:	addsmi	r3, r4, #268435456	; 0x10000000
   26c20:	strb	sp, [r5, -sp, ror #3]
   26c24:			; <UNDEFINED> instruction: 0xf7ff9912
   26c28:	ldrtmi	fp, [ip], -ip, ror #22
   26c2c:			; <UNDEFINED> instruction: 0xf7dc4628
   26c30:	cdp	8, 1, cr14, cr8, cr2, {3}
   26c34:			; <UNDEFINED> instruction: 0xf7dc0a10
   26c38:	stccs	8, cr14, [r1], {94}	; 0x5e
   26c3c:	mcrge	4, 4, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
   26c40:	strls	r4, [fp], #-1744	; 0xfffff930
   26c44:	ldr	r9, [r3, -r2, asr #30]!
   26c48:			; <UNDEFINED> instruction: 0xf8939b03
   26c4c:			; <UNDEFINED> instruction: 0x079a3058
   26c50:	blge	fe364154 <wprintw@plt+0xfe360cfc>
   26c54:	bllt	fe6a4c58 <wprintw@plt+0xfe6a1800>
   26c58:			; <UNDEFINED> instruction: 0xf7ff2008
   26c5c:	movwcs	fp, #52173	; 0xcbcd
   26c60:	ldrbmi	r4, [r0], r7, lsr #12
   26c64:	str	r9, [r3, -fp, lsl #6]!
   26c68:	ldrbmi	r4, [r0], -r2, lsr #12
   26c6c:	blx	a64c68 <wprintw@plt+0xa61810>
   26c70:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
   26c74:	strt	r9, [r8], -r4
   26c78:	ldrbmi	r9, [r0], r2, asr #30
   26c7c:	andls	r9, fp, pc, lsl r3
   26c80:	bls	c208e0 <wprintw@plt+0xc1d488>
   26c84:	ldmdbls	r1!, {r1, r2, r3, sl, fp, ip, pc}
   26c88:	addsmi	r1, r9, #700416	; 0xab000
   26c8c:	adchi	pc, sl, r0, lsl #4
   26c90:			; <UNDEFINED> instruction: 0x46299a5c
   26c94:			; <UNDEFINED> instruction: 0xf7fc4650
   26c98:	andls	pc, fp, sp, asr pc	; <UNPREDICTABLE>
   26c9c:			; <UNDEFINED> instruction: 0xf0002800
   26ca0:	svcls	0x0042809f
   26ca4:			; <UNDEFINED> instruction: 0xe70346d0
   26ca8:	mlascc	r4, r8, r9, pc	; <UNPREDICTABLE>
   26cac:	blle	7718b4 <wprintw@plt+0x76e45c>
   26cb0:			; <UNDEFINED> instruction: 0xf8dd9b06
   26cb4:	blcs	4acfc <wprintw@plt+0x478a4>
   26cb8:	cfldrsge	mvf15, [r7, #252]!	; 0xfc
   26cbc:	movwls	r9, #35590	; 0x8b06
   26cc0:	svclt	0x0000e444
   26cc4:	andeq	fp, r1, r4, lsl #16
   26cc8:	andeq	r0, r0, ip, ror #6
   26ccc:	andeq	sl, r1, r6, ror pc
   26cd0:			; <UNDEFINED> instruction: 0xf43f2800
   26cd4:	ldrmi	sl, [sp], -r4, ror #23
   26cd8:	ldrb	r9, [r6, #-799]!	; 0xfffffce1
   26cdc:	strbt	r4, [r8], #-1540	; 0xfffff9fc
   26ce0:	str	r4, [r2, #1705]!	; 0x6a9
   26ce4:			; <UNDEFINED> instruction: 0xf7dc4628
   26ce8:	strt	lr, [r9], -r6, lsl #16
   26cec:	strbmi	r9, [r1], -r4, lsl #20
   26cf0:			; <UNDEFINED> instruction: 0xf7fd4650
   26cf4:	andls	pc, r8, r5, ror #19
   26cf8:	bicsle	r2, r9, r0, lsl #16
   26cfc:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   26d00:			; <UNDEFINED> instruction: 0xf108e424
   26d04:	cps	#8
   26d08:	movwcs	r0, #524	; 0x20c
   26d0c:	tstls	r7, r0, asr r6
   26d10:			; <UNDEFINED> instruction: 0xf7fd9205
   26d14:	strmi	pc, [r1], pc, lsl #20
   26d18:	stmdacs	r0, {r5, ip, pc}
   26d1c:	cfstrsge	mvf15, [r5, #508]	; 0x1fc
   26d20:	mlascc	r4, r8, r8, pc	; <UNPREDICTABLE>
   26d24:			; <UNDEFINED> instruction: 0xf0139a05
   26d28:	stmdbls	r7, {r6, r8, r9, sl, fp}
   26d2c:	andcs	sp, r0, #32, 2
   26d30:	str	r9, [r2], #-517	; 0xfffffdfb
   26d34:	bvs	46255c <wprintw@plt+0x45f104>
   26d38:			; <UNDEFINED> instruction: 0x4628e778
   26d3c:	strtmi	r2, [r7], -ip, lsl #6
   26d40:	movwls	r4, #46800	; 0xb6d0
   26d44:	svc	0x00d6f7db
   26d48:			; <UNDEFINED> instruction: 0x464fe6b2
   26d4c:	strbmi	r9, [r3], -r5, lsl #16
   26d50:			; <UNDEFINED> instruction: 0x4629463a
   26d54:			; <UNDEFINED> instruction: 0xf7fc46a1
   26d58:			; <UNDEFINED> instruction: 0x4604f831
   26d5c:			; <UNDEFINED> instruction: 0xf7db4638
   26d60:	stccs	15, cr14, [r0], {202}	; 0xca
   26d64:	mcrge	4, 6, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
   26d68:	cdp	3, 0, cr2, cr8, cr0, {0}
   26d6c:	smmla	sp, r0, sl, r3
   26d70:			; <UNDEFINED> instruction: 0xf7fe4650
   26d74:	strmi	pc, [r1], fp, ror #27
   26d78:	stmdacs	r0, {r5, ip, pc}
   26d7c:	cfldrdge	mvd15, [r5, #-508]	; 0xfffffe04
   26d80:	mlascc	r4, r8, r8, pc	; <UNPREDICTABLE>
   26d84:	addsmi	lr, lr, #55312384	; 0x34c0000
   26d88:			; <UNDEFINED> instruction: 0xf857bf14
   26d8c:	strbtmi	r3, [r3], -r3, lsr #32
   26d90:	andsvs	r4, r3, r6, lsl #5
   26d94:	strbtmi	fp, [r0], -ip, lsl #30
   26d98:	eoreq	pc, r0, r7, asr r8	; <UNPREDICTABLE>
   26d9c:	bls	1209ac <wprintw@plt+0x11d554>
   26da0:			; <UNDEFINED> instruction: 0x3058f892
   26da4:	strle	r0, [r5, #-2012]	; 0xfffff824
   26da8:	addmi	r6, r3, #54016	; 0xd300
   26dac:	movwcs	fp, #4052	; 0xfd4
   26db0:	tstls	sp, #67108864	; 0x4000000
   26db4:			; <UNDEFINED> instruction: 0x46419b1d
   26db8:	stmdals	sl, {r1, r3, r4, sl, fp, ip, pc}
   26dbc:	bls	16cb9c4 <wprintw@plt+0x16c856c>
   26dc0:			; <UNDEFINED> instruction: 0xf7fe4623
   26dc4:	stmdblt	r8, {r0, r1, r2, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}^
   26dc8:	ldrb	r6, [r7], r3, lsr #16
   26dcc:	movwcs	r9, #2624	; 0xa40
   26dd0:	stmib	r1, {r1, r3, r4, r8, fp, ip, pc}^
   26dd4:	ldrb	r3, [r1], r0, lsl #4
   26dd8:	stmda	r0, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26ddc:	ldr	r9, [r1, -fp]!
   26de0:	bne	feb0d6a4 <wprintw@plt+0xfeb0a24c>
   26de4:	adcmi	r9, r9, #294912	; 0x48000
   26de8:	stmdbls	sl!, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   26dec:	stclpl	6, cr4, [fp], {35}	; 0x23
   26df0:	ldmdavc	fp, {r0, r1, r3, r4, r8, fp, ip}
   26df4:			; <UNDEFINED> instruction: 0xf47f2b00
   26df8:	blls	651b48 <wprintw@plt+0x64e6f0>
   26dfc:	ldrmi	r9, [sp], #-2324	; 0xfffff6ec
   26e00:	ldrls	r9, [pc, #-2831]	; 262f9 <wprintw@plt+0x22ea1>
   26e04:	svclt	0x00d4429d
   26e08:	movwcs	r2, #4864	; 0x1300
   26e0c:	svclt	0x00b8428d
   26e10:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   26e14:			; <UNDEFINED> instruction: 0xf43f2b00
   26e18:	ldrt	sl, [r9], #3894	; 0xf36
   26e1c:	svcmi	0x00f0e92d
   26e20:	stc	6, cr4, [sp, #-584]!	; 0xfffffdb8
   26e24:	strmi	r8, [r3], r4, lsl #22
   26e28:	strmi	r6, [ip], -r2, asr #28
   26e2c:	strbtvs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   26e30:			; <UNDEFINED> instruction: 0xf8df461d
   26e34:	b	13e81cc <wprintw@plt+0x13e4d74>
   26e38:			; <UNDEFINED> instruction: 0xf852038a
   26e3c:	addslt	r1, r9, sl, lsr #32
   26e40:	ldrmi	r4, [sl], #-1150	; 0xfffffb82
   26e44:	strcs	r9, [r0, -r6, lsl #6]
   26e48:	ldmdapl	r0!, {r0, r2, r8, ip, pc}
   26e4c:	stmdavs	r0, {r0, r1, r3, r5, r6, fp, sp, lr}
   26e50:			; <UNDEFINED> instruction: 0xf04f9017
   26e54:			; <UNDEFINED> instruction: 0xf8db0000
   26e58:	smlsdls	pc, r4, r0, r6	; <UNPREDICTABLE>
   26e5c:			; <UNDEFINED> instruction: 0xf0002900
   26e60:	ldmiblt	r3, {r0, r2, r3, r6, r8, pc}^
   26e64:			; <UNDEFINED> instruction: 0xf8416821
   26e68:	ldmdavs	r3, {r1, r3, r5, ip, sp}
   26e6c:	mlascc	r4, r3, r8, pc	; <UNPREDICTABLE>
   26e70:	subeq	pc, r0, r3, lsl r0	; <UNPREDICTABLE>
   26e74:	strmi	sp, [r3], -r8, asr #2
   26e78:	strtne	pc, [r0], #2271	; 0x8df
   26e7c:	ldrcs	pc, [r8], #2271	; 0x8df
   26e80:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   26e84:	bls	600ed0 <wprintw@plt+0x5fda78>
   26e88:			; <UNDEFINED> instruction: 0xf0404051
   26e8c:			; <UNDEFINED> instruction: 0x4618823e
   26e90:	ldc	0, cr11, [sp], #100	; 0x64
   26e94:	pop	{r2, r8, r9, fp, pc}
   26e98:	ldmdage	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26e9c:	ldrtmi	r4, [r1], -sl, lsr #12
   26ea0:			; <UNDEFINED> instruction: 0xf7fb9710
   26ea4:	blls	466a20 <wprintw@plt+0x4635c8>
   26ea8:	blcs	388b0 <wprintw@plt+0x35458>
   26eac:	strmi	sp, [r7], -r4, ror #3
   26eb0:	svcls	0x001cf857
   26eb4:	svceq	0x0000f1b9
   26eb8:	rscshi	pc, pc, r0, asr #32
   26ebc:	stmib	r8, {r3, r5, r6, fp, sp, lr}^
   26ec0:	addeq	r0, r0, r7, lsl #6
   26ec4:	stmda	r8!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26ec8:	eoreq	pc, r4, r8, asr #17
   26ecc:	stmdavs	fp!, {r4, r6, r7, r8, ip, sp, pc}^
   26ed0:	subls	pc, r0, sp, asr #17
   26ed4:	vqrdmulh.s<illegal width 8>	d18, d0, d0
   26ed8:			; <UNDEFINED> instruction: 0xf04f80f0
   26edc:	and	r0, r5, ip, lsl #16
   26ee0:			; <UNDEFINED> instruction: 0xf109686b
   26ee4:	ldrmi	r0, [r9, #2305]	; 0x901
   26ee8:	rschi	pc, r7, r0, lsl #5
   26eec:	ldrtmi	r6, [r8], -sl, lsr #17
   26ef0:			; <UNDEFINED> instruction: 0xf85269f3
   26ef4:	blx	22afa2 <wprintw@plt+0x227b4a>
   26ef8:			; <UNDEFINED> instruction: 0xf7fb3101
   26efc:	andsls	pc, r0, r5, lsl r9	; <UNPREDICTABLE>
   26f00:	rscle	r2, sp, r0, lsl #16
   26f04:	ldr	r2, [r7, ip, lsl #6]!
   26f08:	ldrdpl	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   26f0c:	andscs	r2, r8, r0, lsl #12
   26f10:	and	r4, sl, r9, lsr #12
   26f14:			; <UNDEFINED> instruction: 0xf8db198b
   26f18:	subsne	r2, fp, r4, ror r0
   26f1c:	andcs	pc, r3, #0, 22
   26f20:	ldrmi	r6, [r2, #2130]	; 0x852
   26f24:	mrrcne	15, 12, fp, lr, cr12
   26f28:	adcsmi	r4, r1, #26214400	; 0x1900000
   26f2c:	adcsmi	sp, r5, #61952	; 0xf200
   26f30:	vmax.u8	d25, d0, d10
   26f34:	stmdbls	sl, {r0, r2, r4, r5, r6, r7, pc}
   26f38:			; <UNDEFINED> instruction: 0xf8db2218
   26f3c:	blx	b3116 <wprintw@plt+0xafcbe>
   26f40:	ldrmi	pc, [r3], #-513	; 0xfffffdff
   26f44:	andls	r6, ip, #5963776	; 0x5b0000
   26f48:			; <UNDEFINED> instruction: 0xf040459a
   26f4c:	blls	1872f8 <wprintw@plt+0x183ea0>
   26f50:	ldrsbls	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   26f54:	movwcs	r6, #2200	; 0x898
   26f58:	addsmi	r9, r8, #16, 6	; 0x40000000
   26f5c:	rschi	pc, r0, r0, asr #6
   26f60:	andseq	pc, r8, #4, 2
   26f64:	mcr	6, 0, r4, cr8, cr8, {4}
   26f68:	mul	r6, r0, sl
   26f6c:	andsle	r2, r5, r4, lsl #22
   26f70:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   26f74:	vabal.s8	q2, d16, d0
   26f78:	blls	1872bc <wprintw@plt+0x183e64>
   26f7c:	ldmvs	r9, {r1, r5, r7, fp, sp, lr}^
   26f80:	ldrdcc	pc, [r0], -r9
   26f84:	eorvs	pc, r8, r1, asr r8	; <UNPREDICTABLE>
   26f88:	bl	f79e8 <wprintw@plt+0xf4590>
   26f8c:	ldmdbvc	fp, {r1, r2, r6, r7, r8, r9}
   26f90:	stmiavs	r2!, {r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   26f94:	smlalle	r4, fp, r2, r5
   26f98:	mvnle	r2, r4, lsl #22
   26f9c:	movwls	r0, #28851	; 0x70b3
   26fa0:			; <UNDEFINED> instruction: 0xf8db230c
   26fa4:	blx	fb17e <wprintw@plt+0xf7d26>
   26fa8:			; <UNDEFINED> instruction: 0xf8cdf306
   26fac:	svcls	0x000a8034
   26fb0:			; <UNDEFINED> instruction: 0x465646b0
   26fb4:	blls	34bbdc <wprintw@plt+0x348784>
   26fb8:			; <UNDEFINED> instruction: 0xf104441d
   26fbc:	mcr	3, 0, r0, cr8, cr4, {0}
   26fc0:	blge	435808 <wprintw@plt+0x4323b0>
   26fc4:	bcc	4627f0 <wprintw@plt+0x45f398>
   26fc8:			; <UNDEFINED> instruction: 0xf8d9e066
   26fcc:	blls	1ef004 <wprintw@plt+0x1ebbac>
   26fd0:	stmiavs	r1!, {r1, r4, r6, r7, fp, ip, lr}^
   26fd4:	cfldr64le	mvdx4, [sl], {138}	; 0x8a
   26fd8:			; <UNDEFINED> instruction: 0xf8516821
   26fdc:	stmdacs	r0, {r1, r3, r5}
   26fe0:			; <UNDEFINED> instruction: 0xf100d055
   26fe4:	stmvs	r0, {r2, r3, r8}
   26fe8:			; <UNDEFINED> instruction: 0xff58f7fa
   26fec:	suble	r2, lr, r0, lsl #16
   26ff0:	strbmi	r9, [r3], -r1, lsl #4
   26ff4:	bcs	fe46285c <wprintw@plt+0xfe45f404>
   26ff8:	mrc	6, 0, r4, cr8, cr8, {2}
   26ffc:			; <UNDEFINED> instruction: 0xf8cd1a10
   27000:	strls	sl, [r0], -r8
   27004:			; <UNDEFINED> instruction: 0xf80cf7fb
   27008:	cmple	r0, r0, lsl #16
   2700c:	blcs	4dc54 <wprintw@plt+0x4a7fc>
   27010:	addhi	pc, r8, r0
   27014:			; <UNDEFINED> instruction: 0x4628ad14
   27018:	stmib	sp, {r0, r3, r4, r5, r9, sl, lr}^
   2701c:			; <UNDEFINED> instruction: 0xf7fa8612
   27020:	stmdacs	r0, {r0, r2, r5, r7, fp, ip, sp, lr, pc}
   27024:	msrhi	SPSR_fx, r0
   27028:			; <UNDEFINED> instruction: 0x46589b10
   2702c:	vnmls.f32	s18, s18, s12
   27030:	ldmpl	sp, {r4, r9, fp, ip}
   27034:			; <UNDEFINED> instruction: 0xff9cf7fe
   27038:			; <UNDEFINED> instruction: 0xf0402800
   2703c:	stmdavs	r1!, {r1, r2, r7, pc}^
   27040:	teqlt	r1, r0, lsl sl
   27044:			; <UNDEFINED> instruction: 0x46481c73
   27048:	mrc2	7, 5, pc, cr8, cr11, {7}
   2704c:	cmnle	ip, r0, lsl #16
   27050:	blls	58d898 <wprintw@plt+0x58a440>
   27054:	stmdals	r6, {r1, r2, r4, r8, fp, sp, pc}
   27058:	movwls	r9, #37131	; 0x910b
   2705c:			; <UNDEFINED> instruction: 0x463a5015
   27060:			; <UNDEFINED> instruction: 0xf7fa4618
   27064:	blls	2a6cd8 <wprintw@plt+0x2a3880>
   27068:	addsmi	r1, r3, #1056	; 0x420
   2706c:	andcs	fp, r0, ip, asr #31
   27070:	b	142f07c <wprintw@plt+0x142bc24>
   27074:	ldrdle	r7, [r5, -r2]
   27078:	ldmdage	r5, {r0, r1, r3, r8, fp, ip, pc}
   2707c:	tstls	r5, #1024	; 0x400
   27080:			; <UNDEFINED> instruction: 0xff72f7fa
   27084:	ldrsbtcc	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   27088:	blx	1704f2 <wprintw@plt+0x16d09a>
   2708c:	cfstr32vc	mvfx3, [fp, #-28]!	; 0xffffffe4
   27090:	ldrcc	r3, [r8, #-1793]	; 0xfffff8ff
   27094:	rsble	r2, r3, r0, lsl #22
   27098:	ldrmi	r6, [r8, #2091]	; 0x82b
   2709c:	ldmib	r5, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   270a0:	bne	ff4b38b0 <wprintw@plt+0xff4b0458>
   270a4:	beq	e1cc4 <wprintw@plt+0xde86c>
   270a8:	orrle	r2, lr, r0, lsl #20
   270ac:			; <UNDEFINED> instruction: 0x2014f8d9
   270b0:	ldrmi	r9, [sl], #-2824	; 0xfffff4f8
   270b4:	ldmdavs	r2, {r1, r4, r7, fp, sp, lr}
   270b8:	blls	1a0eec <wprintw@plt+0x19da94>
   270bc:			; <UNDEFINED> instruction: 0x4628463a
   270c0:	ldrmi	r3, [r9], -r4, lsl #6
   270c4:	bcc	4628ec <wprintw@plt+0x45f494>
   270c8:			; <UNDEFINED> instruction: 0xf9fcf7fb
   270cc:	stmdacs	r0, {r0, r1, r2, r3, ip, pc}
   270d0:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {3}
   270d4:	blcs	41668 <wprintw@plt+0x3e210>
   270d8:	strtmi	sp, [sl], -r8, asr #2
   270dc:	ldrtmi	sl, [r1], -pc, lsl #16
   270e0:			; <UNDEFINED> instruction: 0xf7fb6825
   270e4:	blls	4267e0 <wprintw@plt+0x423388>
   270e8:	eoreq	pc, sl, r5, asr #16
   270ec:			; <UNDEFINED> instruction: 0xf47f2b00
   270f0:			; <UNDEFINED> instruction: 0xf8dbaec3
   270f4:	blls	1af28c <wprintw@plt+0x1abe34>
   270f8:	ssat	r4, #23, sl, lsl #8
   270fc:	ldmdblt	r3, {r2, r5, fp, sp, lr}
   27100:	eorcc	pc, sl, r4, asr #16
   27104:	stmdage	pc, {r3, r4, r5, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   27108:	ldrtmi	r4, [r1], -sl, lsr #12
   2710c:	stc2	7, cr15, [r8, #1004]!	; 0x3ec
   27110:			; <UNDEFINED> instruction: 0xf8449b0f
   27114:	strt	r0, [pc], sl, lsr #32
   27118:	blcs	4dd60 <wprintw@plt+0x4a908>
   2711c:	rscshi	pc, r7, r0, asr #32
   27120:	strt	r2, [r9], r0, lsl #6
   27124:	b	462990 <wprintw@plt+0x45f538>
   27128:	ldm	ip!, {r2, r5, r7, r9, sl, lr}
   2712c:	ldcge	0, cr0, [r4, #-60]	; 0xffffffc4
   27130:	andeq	lr, pc, lr, lsr #17
   27134:	muleq	r7, ip, r8
   27138:	andeq	lr, r7, lr, lsl #17
   2713c:	strtmi	r4, [r8], -r1, ror #12
   27140:	blx	fffe5136 <wprintw@plt+0xfffe1cde>
   27144:			; <UNDEFINED> instruction: 0xf43f2800
   27148:	strmi	sl, [r3], -r6, ror #30
   2714c:	bcs	4d994 <wprintw@plt+0x4a53c>
   27150:	mrcge	4, 4, APSR_nzcv, cr2, cr15, {1}
   27154:	movwls	r9, #22550	; 0x5816
   27158:	stcl	7, cr15, [ip, #876]	; 0x36c
   2715c:	str	r9, [fp], r5, lsl #22
   27160:	ldrtmi	r9, [r2], r5, lsl #22
   27164:	ldrsbthi	pc, [r4], -sp	; <UNPREDICTABLE>
   27168:			; <UNDEFINED> instruction: 0xe7016898
   2716c:	ldrsbtcc	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   27170:	stclle	3, cr9, [pc, #-32]	; 27158 <wprintw@plt+0x23d00>
   27174:	andsge	pc, ip, sp, asr #17
   27178:	strmi	r4, [r2], r1, lsr #13
   2717c:	eorlt	pc, r8, sp, asr #17
   27180:			; <UNDEFINED> instruction: 0x3018f8d9
   27184:	svcls	0x00082218
   27188:			; <UNDEFINED> instruction: 0xf8539807
   2718c:	blx	b323e <wprintw@plt+0xafde6>
   27190:	ldmne	sl!, {r0, r1, r8, r9, ip, sp, lr, pc}^
   27194:	addmi	r6, r8, #9502720	; 0x910000
   27198:	ldmdavs	r1, {r0, r4, r5, r8, sl, fp, ip, lr, pc}^
   2719c:	sfmle	f4, 4, [lr], #-544	; 0xfffffde0
   271a0:	ldmpl	r9!, {r1, r4, r6, r7, fp, sp, lr}^
   271a4:	addsmi	r6, r0, #3342336	; 0x330000
   271a8:			; <UNDEFINED> instruction: 0xf853686f
   271ac:	eorsle	r4, r4, r1, lsr r0
   271b0:	svclt	0x00c42f00
   271b4:	blt	462a1c <wprintw@plt+0x45f5c4>
   271b8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   271bc:	ands	sp, lr, r5, lsl #24
   271c0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   271c4:	ble	6b88ac <wprintw@plt+0x6b5454>
   271c8:	stmiavs	sl!, {r0, r1, r4, r5, fp, sp, lr}
   271cc:	eorne	pc, r8, r2, asr r8	; <UNPREDICTABLE>
   271d0:	sbceq	lr, r1, #3072	; 0xc00
   271d4:	stmdacc	r8, {r4, r8, fp, ip, sp, lr}
   271d8:	ldmle	r1!, {r0, fp, sp}^
   271dc:	eorscc	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   271e0:			; <UNDEFINED> instruction: 0xd1ed429c
   271e4:			; <UNDEFINED> instruction: 0x462a465b
   271e8:			; <UNDEFINED> instruction: 0xf7fb4630
   271ec:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   271f0:	mcrge	4, 2, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
   271f4:			; <UNDEFINED> instruction: 0xf108686f
   271f8:	ldrmi	r0, [r8, #2049]!	; 0x801
   271fc:			; <UNDEFINED> instruction: 0xf8d9dbe4
   27200:			; <UNDEFINED> instruction: 0xf10a3014
   27204:	ldrmi	r0, [sl, #2561]	; 0xa01
   27208:			; <UNDEFINED> instruction: 0xf8dddbba
   2720c:	strbmi	fp, [ip], -r8, lsr #32
   27210:			; <UNDEFINED> instruction: 0xa01cf8dd
   27214:	movwls	r2, #62208	; 0xf300
   27218:	svccs	0x0000e75f
   2721c:	stmiavs	r9!, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, lr, pc}
   27220:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   27224:	eorge	pc, r4, sp, asr #17
   27228:	bl	78d48 <wprintw@plt+0x758f0>
   2722c:	strmi	r0, [ip], r7, lsl #5
   27230:	mul	r8, r2, r6
   27234:	tstle	r4, r9, lsl #16
   27238:	ldrdeq	pc, [r0], -fp
   2723c:	svclt	0x00084284
   27240:	strbmi	r4, [r2, #1680]!	; 0x690
   27244:			; <UNDEFINED> instruction: 0xf85cd00e
   27248:	bl	f1e60 <wprintw@plt+0xeea08>
   2724c:			; <UNDEFINED> instruction: 0xf89b0bc2
   27250:	stmdacs	r8, {r2}
   27254:			; <UNDEFINED> instruction: 0xf853d1ee
   27258:	addmi	r0, r4, #50	; 0x32
   2725c:	ldrmi	fp, [r6], r8, lsl #30
   27260:	mvnsle	r4, r2, ror #11
   27264:	svceq	0x0000f1be
   27268:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   2726c:			; <UNDEFINED> instruction: 0xf1b8da34
   27270:	blle	ff12ae78 <wprintw@plt+0xff127a20>
   27274:	eorls	pc, ip, sp, asr #17
   27278:	cfmuls	mvf2, mvf8, mvf0
   2727c:	ssatmi	r9, #28, r0, lsl #20
   27280:	eorge	pc, r4, sp, asr #17
   27284:	strcc	lr, [r1], #-3
   27288:	cfldr32le	mvfx4, [r9, #-652]!	; 0xfffffd74
   2728c:			; <UNDEFINED> instruction: 0xf85168a9
   27290:	movwcs	r7, #49188	; 0xc024
   27294:			; <UNDEFINED> instruction: 0x464269f0
   27298:	blx	225eac <wprintw@plt+0x222a54>
   2729c:			; <UNDEFINED> instruction: 0xf1004450
   272a0:	stmdavs	r0, {r3, r8}^
   272a4:	ldc2l	7, cr15, [sl, #1000]!	; 0x3e8
   272a8:	mvnle	r2, r0, lsl #16
   272ac:	bl	81978 <wprintw@plt+0x7e520>
   272b0:			; <UNDEFINED> instruction: 0xf103030a
   272b4:	ldmdavs	r8, {r3, r8}^
   272b8:	ldc2l	7, cr15, [r0, #1000]!	; 0x3e8
   272bc:	mvnle	r2, r0, lsl #16
   272c0:			; <UNDEFINED> instruction: 0x464b4639
   272c4:	ldrtmi	r4, [r0], -sl, lsr #12
   272c8:	mrc2	7, 7, pc, cr0, cr11, {7}
   272cc:			; <UNDEFINED> instruction: 0xf47f2800
   272d0:			; <UNDEFINED> instruction: 0xf8d5add2
   272d4:	ldrb	fp, [r7, r4]
   272d8:	bcc	462b40 <wprintw@plt+0x45f6e8>
   272dc:			; <UNDEFINED> instruction: 0x462a4671
   272e0:			; <UNDEFINED> instruction: 0xf7fb4630
   272e4:	stmdacs	r0, {r0, r1, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   272e8:	cfstrdge	mvd15, [r5, #508]	; 0x1fc
   272ec:	svceq	0x0000f1b8
   272f0:	stmdavs	pc!, {r0, r2, r7, r8, r9, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   272f4:	stcle	15, cr2, [r2]
   272f8:	ldr	r6, [fp, r9, lsr #17]!
   272fc:	str	r2, [r5, -ip, lsl #6]!
   27300:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   27304:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
   27308:			; <UNDEFINED> instruction: 0xf7dbe779
   2730c:	movwcs	lr, #3432	; 0xd68
   27310:	svclt	0x0000e720
   27314:	andeq	sl, r1, r8, ror #22
   27318:	andeq	r0, r0, ip, ror #6
   2731c:	andeq	sl, r1, r8, lsr #22
   27320:	mvnsmi	lr, #737280	; 0xb4000
   27324:	bmi	17b8b84 <wprintw@plt+0x17b572c>
   27328:	blmi	17b8d90 <wprintw@plt+0x17b5938>
   2732c:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
   27330:	ldrdls	pc, [r8], -r1	; <UNPREDICTABLE>
   27334:	mlasvc	ip, sp, r8, pc	; <UNPREDICTABLE>
   27338:	ldmpl	r3, {r2, r3, r9, sl, lr}^
   2733c:	ldmdavs	fp, {r0, r2, r9, sl, lr}
   27340:			; <UNDEFINED> instruction: 0xf04f9305
   27344:	stcvs	3, cr0, [fp, #-0]
   27348:	andle	r2, r5, r1, lsl #22
   2734c:	strtmi	r4, [r0], -r9, asr #12
   27350:	stc2	7, cr15, [lr, #1000]	; 0x3e8
   27354:	stcle	8, cr2, [r1], #-4
   27358:	bl	285820 <wprintw@plt+0x2823c8>
   2735c:	adcvs	r0, r3, #8, 6	; 0x20000000
   27360:	rscseq	pc, fp, #0
   27364:	svclt	0x0018281c
   27368:	eorle	r2, r2, sl, lsl sl
   2736c:	svclt	0x000c2816
   27370:			; <UNDEFINED> instruction: 0xf0474638
   27374:	stmdacs	r0, {r0}
   27378:	ldmdavc	r2!, {r0, r2, r3, r4, r5, r6, ip, lr, pc}
   2737c:	ldrmi	r2, [r8], -r0, lsl #6
   27380:			; <UNDEFINED> instruction: 0x712a602b
   27384:	blmi	11f9cac <wprintw@plt+0x11f6854>
   27388:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2738c:	blls	1813fc <wprintw@plt+0x17dfa4>
   27390:			; <UNDEFINED> instruction: 0xf040405a
   27394:	andlt	r8, r7, r3, lsl #1
   27398:	mvnshi	lr, #12386304	; 0xbd0000
   2739c:	andcs	r6, r1, #10682368	; 0xa30000
   273a0:	bl	27f450 <wprintw@plt+0x27bff8>
   273a4:	andcs	r0, r0, r0, lsl #4
   273a8:	eorcc	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   273ac:	adcvs	r6, r2, #107	; 0x6b
   273b0:	blvs	fe8e1358 <wprintw@plt+0xfe8ddf00>
   273b4:	ble	ab7e08 <wprintw@plt+0xab49b0>
   273b8:	mulhi	r0, r6, r8
   273bc:	and	r2, r8, r0, lsl #14
   273c0:			; <UNDEFINED> instruction: 0xf803686b
   273c4:	strcc	r9, [r1, -r7]
   273c8:	eorle	r2, r0, r0, lsr #30
   273cc:	bvs	fe905894 <wprintw@plt+0xfe90243c>
   273d0:	ldmdacs	lr, {r1, r5, r7, r8, r9, fp, sp, lr}
   273d4:	stmdavs	r1!, {r0, r2, r3, r4, ip, lr, pc}^
   273d8:	adcvs	r1, r0, #88, 24	; 0x5800
   273dc:	andls	pc, r3, r1, lsl r8	; <UNPREDICTABLE>
   273e0:	ble	537e28 <wprintw@plt+0x5349d0>
   273e4:	mvnle	r4, r8, asr #11
   273e8:	ldcpl	8, cr6, [fp], {99}	; 0x63
   273ec:	mvnle	r2, sp, asr fp
   273f0:	mcrrne	8, 6, r6, r3, cr10
   273f4:	adcvs	r2, r3, #0
   273f8:	ldmdbvc	r3!, {r4, r6, r7, r8, sl, ip, lr}
   273fc:	suble	r2, sl, ip, lsl fp
   27400:	suble	r2, r5, lr, lsl fp
   27404:	svclt	0x00042b1a
   27408:	eorvs	r2, fp, r3, lsl #6
   2740c:			; <UNDEFINED> instruction: 0x2007e7ba
   27410:			; <UNDEFINED> instruction: 0xf894e7b8
   27414:	stmdbcs	r0, {r0, r1, r3, r6, ip}
   27418:			; <UNDEFINED> instruction: 0xf894d0dd
   2741c:	tstlt	r1, #76	; 0x4c
   27420:	b	1401bac <wprintw@plt+0x13fe754>
   27424:	addmi	r0, fp, #33536	; 0x8300
   27428:	stmiavs	r1!, {r2, ip, lr, pc}
   2742c:	eorne	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   27430:	sbcsle	r3, r0, r1, lsl #2
   27434:	stmdavs	r0!, {r0, r5, r6, r7, fp, sp, lr}
   27438:	andne	pc, ip, r1, asr r8	; <UNPREDICTABLE>
   2743c:	stmibvs	r1!, {r3, sl, lr}
   27440:	andls	pc, r1, r0, lsl r8	; <UNPREDICTABLE>
   27444:	svceq	0x0080f019
   27448:	stfvsd	f5, [r0, #-788]!	; 0xfffffcec
   2744c:	andle	r2, r7, r1, lsl #16
   27450:			; <UNDEFINED> instruction: 0x46204619
   27454:	movwls	r9, #513	; 0x201
   27458:	stc2	7, cr15, [sl, #-1000]	; 0xfffffc18
   2745c:	andcc	lr, r0, #3620864	; 0x374000
   27460:	adcvs	r4, r0, #24, 8	; 0x18000000
   27464:	stmdavs	r1!, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   27468:	adcvs	r1, r0, #88, 24	; 0x5800
   2746c:	stmibvs	r3!, {r0, r3, r4, sl, lr}
   27470:	andls	pc, r3, r1, lsl r8	; <UNPREDICTABLE>
   27474:	bls	3e134c <wprintw@plt+0x3ddef4>
   27478:	strtmi	sl, [r1], -r3, lsl #16
   2747c:	stc2l	7, cr15, [r0], {249}	; 0xf9
   27480:	mulscc	r0, sp, r8
   27484:	svclt	0x00182b15
   27488:			; <UNDEFINED> instruction: 0xf43f200b
   2748c:			; <UNDEFINED> instruction: 0xe779af76
   27490:	eorvs	r2, fp, r4, lsl #6
   27494:	movwcs	lr, #10102	; 0x2776
   27498:	ldrb	r6, [r3, -fp, lsr #32]!
   2749c:	ldc	7, cr15, [lr], {219}	; 0xdb
   274a0:	andeq	sl, r1, sl, ror r6
   274a4:	andeq	r0, r0, ip, ror #6
   274a8:	andeq	sl, r1, r0, lsr #12
   274ac:	ldrbmi	lr, [r0, sp, lsr #18]!
   274b0:	blvs	fe2f8cec <wprintw@plt+0xfe2f5894>
   274b4:	bvs	fe3f8efc <wprintw@plt+0xfe3f5aa4>
   274b8:			; <UNDEFINED> instruction: 0xf8df4606
   274bc:	addlt	r1, r4, r0, lsl #12
   274c0:	ldrbcs	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   274c4:	ldrbtmi	r4, [r9], #-699	; 0xfffffd45
   274c8:	movwcs	fp, #12252	; 0x2fdc
   274cc:	stmpl	sl, {sp}
   274d0:	andls	r6, r3, #1179648	; 0x120000
   274d4:	andeq	pc, r0, #79	; 0x4f
   274d8:	teqvc	r3, r8	; <illegal shifter operand>
   274dc:	addhi	pc, sl, r0, asr #6
   274e0:	ldrdls	pc, [r4], -r5
   274e4:	ldmibvc	r3!, {r1, r3, r5, r8, sl, fp, sp, lr}
   274e8:	andmi	pc, r7, r9, lsl r8	; <UNPREDICTABLE>
   274ec:			; <UNDEFINED> instruction: 0xf0232a01
   274f0:			; <UNDEFINED> instruction: 0x71b30360
   274f4:	vqadd.u8	d23, d0, d20
   274f8:	stmibvs	fp!, {r0, r1, r3, r4, r7, pc}^
   274fc:	mulle	r5, pc, r2	; <UNPREDICTABLE>
   27500:			; <UNDEFINED> instruction: 0xf85368ab
   27504:	movwcc	r3, #4135	; 0x1027
   27508:	orrhi	pc, r6, r0
   2750c:			; <UNDEFINED> instruction: 0xf0002c5c
   27510:	stmiavs	fp!, {r0, r2, r3, r4, r5, r6, r7, pc}
   27514:	teqvc	r2, r1, lsl #4
   27518:	eorge	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   2751c:			; <UNDEFINED> instruction: 0xf1aa4650
   27520:			; <UNDEFINED> instruction: 0xf7db0a5f
   27524:	blx	feee2cbc <wprintw@plt+0xfeedf864>
   27528:	ldmibvc	r3!, {r1, r3, r7, r9, fp, ip, sp, lr, pc}
   2752c:	bne	16e1e70 <wprintw@plt+0x16dea18>
   27530:	svclt	0x00182800
   27534:	beq	a3678 <wprintw@plt+0xa0220>
   27538:	vqrdmlsh.s32	d18, d10, d31
   2753c:			; <UNDEFINED> instruction: 0x71b31386
   27540:	addshi	pc, r2, r0, lsl #4
   27544:	ldmdble	r1!, {r0, r3, sl, fp, sp}^
   27548:	ldccs	12, cr3, [r5], #-40	; 0xffffffd8
   2754c:	ldm	pc, {r1, r2, r3, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   27550:	cmneq	r9, r4, lsl r0	; <UNPREDICTABLE>
   27554:	rsbeq	r0, sp, sp, rrx
   27558:	rsbeq	r0, sp, sp, rrx
   2755c:	rsbeq	r0, sp, sp, rrx
   27560:	rsbeq	r0, sp, sp, rrx
   27564:	rsbeq	r0, sp, sp, rrx
   27568:	rsbeq	r0, sp, sp, rrx
   2756c:	rsbeq	r0, sp, sp, rrx
   27570:	rsbeq	r0, sp, sp, rrx
   27574:	rsbeq	r0, sp, sp, rrx
   27578:	rsbeq	r0, sp, sp, rrx
   2757c:	rsbeq	r0, sp, sp, rrx
   27580:	rsbeq	r0, sp, sp, rrx
   27584:	eorseq	r0, r6, sp, rrx
   27588:	rsbeq	r0, sp, sp, rrx
   2758c:	orreq	r0, r1, sp, rrx
   27590:	orrseq	r0, r1, r9, lsl #3
   27594:	mlseq	sp, r5, r1, r0
   27598:	orrseq	r0, pc, sp, rrx
   2759c:	rsbeq	r0, sp, sp, rrx
   275a0:	rsbeq	r0, sp, sp, rrx
   275a4:	rsbeq	r0, sp, sp, rrx
   275a8:	rsbeq	r0, sp, sp, rrx
   275ac:	rsbeq	r0, sp, sp, rrx
   275b0:	rsbeq	r0, sp, sp, rrx
   275b4:	rsbeq	r0, sp, sp, rrx
   275b8:	rsbeq	r0, sp, sp, rrx
   275bc:			; <UNDEFINED> instruction: 0xf01801a3
   275c0:	tstle	r2, r8, lsl #30
   275c4:	strcc	r6, [r1, -fp, lsr #22]
   275c8:	mulle	lr, pc, r2	; <UNPREDICTABLE>
   275cc:	stmdage	r1, {r1, r6, r9, sl, lr}
   275d0:	adcvs	r4, pc, #42991616	; 0x2900000
   275d4:			; <UNDEFINED> instruction: 0xff6af7ff
   275d8:	mulcc	r8, sp, r8
   275dc:	blcc	28208c <wprintw@plt+0x27ec34>
   275e0:			; <UNDEFINED> instruction: 0xf1022b01
   275e4:	adcvs	r3, sl, #-268435441	; 0xf000000f
   275e8:	andcs	sp, r1, r0, lsr #16
   275ec:			; <UNDEFINED> instruction: 0x2320220c
   275f0:	eorsvs	r7, r3, r2, lsr r1
   275f4:	strbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   275f8:	strbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   275fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   27600:	blls	101670 <wprintw@plt+0xfe218>
   27604:			; <UNDEFINED> instruction: 0xf040405a
   27608:	andlt	r8, r4, r6, asr r2
   2760c:			; <UNDEFINED> instruction: 0x87f0e8bd
   27610:	vst1.16	{d4[1]}, [r8]
   27614:	vsubw.u8	q11, <illegal reg q1.5>, d0
   27618:			; <UNDEFINED> instruction: 0xf81723c0
   2761c:	bcs	2b2628 <wprintw@plt+0x2af1d0>
   27620:			; <UNDEFINED> instruction: 0xf043bf18
   27624:	blcs	28230 <wprintw@plt+0x24dd8>
   27628:	cmphi	r4, r0	; <UNPREDICTABLE>
   2762c:	strb	r2, [r1, r1]!
   27630:	rsble	r2, fp, ip, asr ip
   27634:	stc	7, cr15, [r0, #-876]	; 0xfffffc94
   27638:	vld2.16	{d6-d7}, [r2 :256], r2
   2763c:			; <UNDEFINED> instruction: 0xf0220280
   27640:	stmdavs	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r9}
   27644:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
   27648:	biceq	pc, r0, #201326595	; 0xc000003
   2764c:	svclt	0x00082c5f
   27650:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   27654:	b	13f2758 <wprintw@plt+0x13ef300>
   27658:			; <UNDEFINED> instruction: 0xf0435383
   2765c:	b	10e8268 <wprintw@plt+0x10e4e10>
   27660:	rsbsvs	r0, r3, r2, lsl #6
   27664:	svcge	0x006ef67f
   27668:	rsclt	r3, r3, #23296	; 0x5b00
   2766c:	ldmle	sp, {r1, r5, r8, r9, fp, sp}^
   27670:	ldmle	fp, {r1, r5, sl, fp, sp}^
   27674:			; <UNDEFINED> instruction: 0xf853a302
   27678:	ldrmi	r2, [r3], #-36	; 0xffffffdc
   2767c:	svclt	0x00004718
   27680:	andeq	r0, r0, sp, lsr #4
   27684:			; <UNDEFINED> instruction: 0xffffffad
   27688:			; <UNDEFINED> instruction: 0xffffffad
   2768c:	andeq	r0, r0, r5, lsr r2
   27690:			; <UNDEFINED> instruction: 0xffffffad
   27694:			; <UNDEFINED> instruction: 0xffffffad
   27698:			; <UNDEFINED> instruction: 0xffffffad
   2769c:			; <UNDEFINED> instruction: 0xffffffad
   276a0:			; <UNDEFINED> instruction: 0xffffffad
   276a4:			; <UNDEFINED> instruction: 0xffffffad
   276a8:			; <UNDEFINED> instruction: 0xffffffad
   276ac:			; <UNDEFINED> instruction: 0xffffffad
   276b0:			; <UNDEFINED> instruction: 0xffffffad
   276b4:			; <UNDEFINED> instruction: 0xffffffad
   276b8:			; <UNDEFINED> instruction: 0xffffffad
   276bc:			; <UNDEFINED> instruction: 0xffffffad
   276c0:			; <UNDEFINED> instruction: 0xffffffad
   276c4:			; <UNDEFINED> instruction: 0xffffffad
   276c8:			; <UNDEFINED> instruction: 0xffffffad
   276cc:			; <UNDEFINED> instruction: 0xffffffad
   276d0:			; <UNDEFINED> instruction: 0xffffffad
   276d4:			; <UNDEFINED> instruction: 0xffffffad
   276d8:			; <UNDEFINED> instruction: 0xffffffad
   276dc:			; <UNDEFINED> instruction: 0xffffffad
   276e0:			; <UNDEFINED> instruction: 0xffffffad
   276e4:			; <UNDEFINED> instruction: 0xffffffad
   276e8:			; <UNDEFINED> instruction: 0xffffffad
   276ec:			; <UNDEFINED> instruction: 0xffffffad
   276f0:			; <UNDEFINED> instruction: 0xffffffad
   276f4:			; <UNDEFINED> instruction: 0xffffffad
   276f8:			; <UNDEFINED> instruction: 0xffffffad
   276fc:			; <UNDEFINED> instruction: 0xffffffad
   27700:	andeq	r0, r0, r1, ror #4
   27704:	andeq	r0, r0, r7, ror r2
   27708:	andeq	r0, r0, pc, lsr #3
   2770c:			; <UNDEFINED> instruction: 0x1c7b6b29
   27710:	blle	f8144 <wprintw@plt+0xf4cec>
   27714:	andcs	r2, r1, r4, lsr #6
   27718:			; <UNDEFINED> instruction: 0xe76b7133
   2771c:	umaalne	pc, fp, r5, r8	; <UNPREDICTABLE>
   27720:			; <UNDEFINED> instruction: 0xf0402900
   27724:			; <UNDEFINED> instruction: 0xf81981a1
   27728:	tstcs	r1, r3
   2772c:	eorsvc	r4, r7, sl, lsl #5
   27730:	veor	d23, d0, d17
   27734:	stmiavs	r8!, {r0, r1, r4, r5, r6, r7, pc}
   27738:	addeq	lr, r3, r0, lsl #22
   2773c:	strtmi	r6, [r0], -r4, lsl #16
   27740:	ldrbeq	pc, [pc], #-420	; 27748 <wprintw@plt+0x242f0>	; <UNPREDICTABLE>
   27744:	ldcl	7, cr15, [r2], {219}	; 0xdb
   27748:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
   2774c:	stmdbeq	r4!, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr}^
   27750:	svclt	0x00182800
   27754:	vshl.u32	d18, d1, d4
   27758:			; <UNDEFINED> instruction: 0x71b31386
   2775c:	msreq	CPSR_sxc, #-1073741783	; 0xc0000029
   27760:	vpadd.i8	q1, q0, q3
   27764:	ldm	pc, {r0, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
   27768:	teqeq	r9, r3, lsl r0	; <UNPREDICTABLE>
   2776c:			; <UNDEFINED> instruction: 0x012b0132
   27770:	ldrdeq	r0, [r0, -r7]!
   27774:	ldrsbeq	r0, [r7], #7
   27778:	ldrsbeq	r0, [r7], #7
   2777c:	ldrdeq	r0, [r9], #7	; <UNPREDICTABLE>
   27780:	rsceq	r0, r9, r9, ror #1
   27784:	rsceq	r0, r9, r9, ror #1
   27788:	rsceq	r0, r9, r9, ror #1
   2778c:	rsceq	r0, r9, r9, ror #1
   27790:	ldrsbeq	r0, [r7], #7
   27794:	sbcseq	r0, r7, r3, lsl #2
   27798:	tsteq	ip, r7, lsl r1
   2779c:	ldrsbeq	r0, [r7], #7
   277a0:	sbcseq	r0, r7, r4, ror r1
   277a4:	ldrsbeq	r0, [r7], #7
   277a8:	ldrsbeq	r0, [r7], #7
   277ac:	ldrsbeq	r0, [r7], #7
   277b0:	ldrsbeq	r0, [r7], #7
   277b4:	ldrsbeq	r0, [r7], #7
   277b8:	ldrsbeq	r0, [r7], #7
   277bc:	ldrsbeq	r0, [r7], #7
   277c0:	ldrdeq	r0, [ip, #-7]!
   277c4:	ldrsbeq	r0, [r7], #7
   277c8:	ldrdeq	r0, [r4, #-7]!
   277cc:	ldrsbeq	r0, [r7], #7
   277d0:	ldrsbeq	r0, [r7], #7
   277d4:	ldrsbeq	r0, [r7], #7
   277d8:	ldrsbeq	r0, [r7], #7
   277dc:	sbcseq	r0, r7, sl, asr r1
   277e0:	sbcseq	r0, r7, r0, asr r1
   277e4:	ldrsbeq	r0, [r7], #7
   277e8:	ldrsbeq	r0, [r7], #7
   277ec:	ldrsbeq	r0, [r7], #7
   277f0:	ldrsbeq	r0, [r7], #7
   277f4:	ldrsbeq	r0, [r7], #7
   277f8:	ldrsbeq	r0, [r7], #7
   277fc:	ldrsbeq	r0, [r7], #7
   27800:	ldrdeq	r0, [r9, #-7]
   27804:	ldrsbeq	r0, [r7], #7
   27808:	ldrdeq	r0, [r2, #-7]
   2780c:	ldrsbeq	r0, [r7], #7
   27810:	ldrdeq	r0, [sp], #7
   27814:	ldrshteq	r0, [r2], #12
   27818:	andcs	r6, r1, r3, ror r8
   2781c:	movwne	pc, #1059	; 0x423	; <UNPREDICTABLE>
   27820:	mvnseq	pc, #35	; 0x23
   27824:	movwne	pc, #1091	; 0x443	; <UNPREDICTABLE>
   27828:	rsbsvs	r4, r3, r3, lsl #6
   2782c:	vst1.64	{d14-d16}, [r8 :128], r2
   27830:			; <UNDEFINED> instruction: 0xf5b25290
   27834:	svclt	0x00025f90
   27838:	andcs	r2, r1, r8, lsl r3
   2783c:			; <UNDEFINED> instruction: 0xf47f7133
   27840:			; <UNDEFINED> instruction: 0xe6d7aef5
   27844:	svcvs	0x0000f418
   27848:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {1}
   2784c:	andcs	r2, r1, sl, lsl #6
   27850:			; <UNDEFINED> instruction: 0xe6cf7133
   27854:	svcpl	0x0000f418
   27858:	mcrge	4, 7, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
   2785c:	andcs	r2, r1, r8, lsl #6
   27860:			; <UNDEFINED> instruction: 0xe6c77133
   27864:	svcpl	0x0000f418
   27868:	mcrge	4, 7, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
   2786c:	andcs	r2, r1, r9, lsl #6
   27870:			; <UNDEFINED> instruction: 0xe6bf7133
   27874:	andcs	r2, r1, fp, lsl #6
   27878:			; <UNDEFINED> instruction: 0xe6bb7133
   2787c:	movwmi	pc, #8768	; 0x2240	; <UNPREDICTABLE>
   27880:	svceq	0x0003ea18
   27884:	mrcge	4, 6, APSR_nzcv, cr2, cr15, {3}
   27888:	andcs	r2, r1, r2, lsl r3
   2788c:			; <UNDEFINED> instruction: 0xe6b17133
   27890:	andcs	r2, r1, r5, lsl #6
   27894:			; <UNDEFINED> instruction: 0xe6ad7133
   27898:	movwmi	pc, #8768	; 0x2240	; <UNPREDICTABLE>
   2789c:	svceq	0x0003ea18
   278a0:	mcrge	4, 6, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
   278a4:	andcs	r2, r1, r3, lsl r3
   278a8:			; <UNDEFINED> instruction: 0xe6a37133
   278ac:	andcs	r2, r1, r4, lsl r3
   278b0:			; <UNDEFINED> instruction: 0xe69f7133
   278b4:			; <UNDEFINED> instruction: 0xf04f1e3a
   278b8:	vsubw.s8	q8, q0, d8
   278bc:	b	2286c4 <wprintw@plt+0x22526c>
   278c0:	svclt	0x00180303
   278c4:	blcs	300d0 <wprintw@plt+0x2cc78>
   278c8:	ldrmi	fp, [r3], -ip, lsl #30
   278cc:	blcs	304d4 <wprintw@plt+0x2d07c>
   278d0:	mrcge	4, 4, APSR_nzcv, cr14, cr15, {3}
   278d4:	tstcs	r0, #12, 4	; 0xc0000000
   278d8:	teqvc	r2, r1
   278dc:			; <UNDEFINED> instruction: 0xe6896033
   278e0:	addspl	pc, r0, #8, 8	; 0x8000000
   278e4:	svcpl	0x0090f5b2
   278e8:	tstcs	r7, #2, 30
   278ec:	teqvc	r3, r1
   278f0:	mrcge	4, 4, APSR_nzcv, cr12, cr15, {3}
   278f4:	vst1.16	{d14-d16}, [r8 :256], lr
   278f8:			; <UNDEFINED> instruction: 0xf5b24204
   278fc:			; <UNDEFINED> instruction: 0xf47f4f00
   27900:			; <UNDEFINED> instruction: 0xe7a3ae95
   27904:	addspl	pc, r0, #8, 8	; 0x8000000
   27908:	svcvc	0x0000f5b2
   2790c:	tstcs	r7, #2, 30
   27910:	teqvc	r3, r2
   27914:	mcrge	4, 3, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
   27918:	strbt	r2, [fp], -r2
   2791c:	bl	fe365890 <wprintw@plt+0xfe362438>
   27920:	stmdavs	r3, {r1, r4, r5, r7, r8, fp, ip, sp, lr}
   27924:	andscc	pc, r7, r3, lsr r8	; <UNPREDICTABLE>
   27928:	biceq	pc, r0, #201326595	; 0xc000003
   2792c:	svclt	0x00082f5f
   27930:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   27934:	addne	pc, r6, #-1946157055	; 0x8c000001
   27938:			; <UNDEFINED> instruction: 0xe70f71b2
   2793c:	svcmi	0x0080f418
   27940:	svccc	0x0031d1ea
   27944:	andcs	r2, r2, r4, lsl #6
   27948:	teqvc	r3, r7, lsr r0
   2794c:	vst1.16	{d14-d16}, [r8 :64], r2
   27950:			; <UNDEFINED> instruction: 0xf5b25290
   27954:	svclt	0x00027f00
   27958:	andcs	r2, r2, r8, lsl r3
   2795c:	bicsle	r7, fp, r3, lsr r1
   27960:			; <UNDEFINED> instruction: 0xf418e648
   27964:	bicsle	r4, r7, r4, lsl #30
   27968:	andcs	r2, r2, sl, lsl #6
   2796c:			; <UNDEFINED> instruction: 0xe6417133
   27970:	svccs	0x0000f418
   27974:	andcs	sp, ip, #208, 2	; 0x34
   27978:	andcs	r2, r2, r6, lsl #6
   2797c:	eorsvs	r7, r3, r2, lsr r1
   27980:	vmin.s8	d30, d0, d24
   27984:	b	238194 <wprintw@plt+0x234d3c>
   27988:	bcs	a8198 <wprintw@plt+0xa4d40>
   2798c:	tstcs	r3, #2, 30
   27990:	teqvc	r3, r0, lsl r6
   27994:	strt	sp, [sp], -r0, asr #3
   27998:	svccs	0x0000f418
   2799c:	andcs	sp, ip, #188, 2	; 0x2f
   279a0:	andcs	r2, r2, r9, lsl #6
   279a4:	eorsvs	r7, r3, r2, lsr r1
   279a8:	vmax.s8	d30, d0, d20
   279ac:	b	2381bc <wprintw@plt+0x234d64>
   279b0:	bcs	a81c0 <wprintw@plt+0xa4d68>
   279b4:	tstcs	r2, #2, 30
   279b8:	teqvc	r3, r0, lsl r6
   279bc:	ldr	sp, [r9], -ip, lsr #3
   279c0:	svcpl	0x0000f418
   279c4:	movwcs	sp, #37288	; 0x91a8
   279c8:	teqvc	r3, r2
   279cc:			; <UNDEFINED> instruction: 0xf418e612
   279d0:			; <UNDEFINED> instruction: 0xd1a15f00
   279d4:	andcs	r2, r2, r8, lsl #6
   279d8:			; <UNDEFINED> instruction: 0xe60b7133
   279dc:	svccs	0x0000f418
   279e0:	andcs	sp, ip, #-2147483610	; 0x80000026
   279e4:	andcs	r2, r2, r0, lsl #7
   279e8:	eorsvs	r7, r3, r2, lsr r1
   279ec:			; <UNDEFINED> instruction: 0xf418e602
   279f0:	orrsle	r2, r1, r0, lsl #30
   279f4:	andcs	r2, r2, r0, lsr #6
   279f8:	ldrb	r7, [fp, #307]!	; 0x133
   279fc:	svccs	0x0000f418
   27a00:			; <UNDEFINED> instruction: 0x2322d18a
   27a04:	teqvc	r3, r2
   27a08:			; <UNDEFINED> instruction: 0xf418e5f4
   27a0c:	orrle	r2, r3, r0, lsl #30
   27a10:	vst1.8	{d18-d21}, [pc], ip
   27a14:	andcs	r7, r2, r0, lsl #7
   27a18:	eorsvs	r7, r3, r2, lsr r1
   27a1c:			; <UNDEFINED> instruction: 0xf418e5ea
   27a20:			; <UNDEFINED> instruction: 0xf47f2f00
   27a24:	andcs	sl, ip, #484	; 0x1e4
   27a28:	andcs	r2, r2, r0, asr #6
   27a2c:	eorsvs	r7, r3, r2, lsr r1
   27a30:			; <UNDEFINED> instruction: 0xf418e5e0
   27a34:			; <UNDEFINED> instruction: 0xf47f2f00
   27a38:			; <UNDEFINED> instruction: 0x2321af6f
   27a3c:	teqvc	r3, r2
   27a40:			; <UNDEFINED> instruction: 0xf418e5d8
   27a44:			; <UNDEFINED> instruction: 0xf47f2f00
   27a48:			; <UNDEFINED> instruction: 0x2323af67
   27a4c:	teqvc	r3, r2
   27a50:			; <UNDEFINED> instruction: 0xf418e5d0
   27a54:			; <UNDEFINED> instruction: 0xf47f2f00
   27a58:	andcs	sl, ip, #380	; 0x17c
   27a5c:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   27a60:	teqvc	r2, r2
   27a64:	strb	r6, [r5, #51]	; 0x33
   27a68:	vstrle	s4, [sp, #-4]
   27a6c:	bl	81d18 <wprintw@plt+0x7e8c0>
   27a70:			; <UNDEFINED> instruction: 0xf8510083
   27a74:	tstcc	r1, r3, lsr #32
   27a78:	stmibvs	r9!, {r0, r1, r2, r4, ip, lr, pc}^
   27a7c:	adcsmi	r3, r9, #524288	; 0x80000
   27a80:	stmdavs	r1, {r1, ip, lr, pc}^
   27a84:	andsle	r3, r0, r1, lsl #2
   27a88:	umaaleq	pc, ip, r5, r8	; <UNPREDICTABLE>
   27a8c:	stmibvs	ip!, {r0, r3, r5, fp, sp, lr}
   27a90:	stmiavs	r8!, {r6, r8, ip, sp, pc}^
   27a94:			; <UNDEFINED> instruction: 0xf8504421
   27a98:	stcpl	0, cr0, [pc], {35}	; 0x23
   27a9c:			; <UNDEFINED> instruction: 0xf57f0639
   27aa0:	strb	sl, [r0], -r4, asr #28
   27aa4:	cfstrspl	mvf4, [pc, #-100]	; 27a48 <wprintw@plt+0x245f0>
   27aa8:			; <UNDEFINED> instruction: 0xf819e63f
   27aac:	movwcs	r7, #4099	; 0x1003
   27ab0:	eorsvc	r7, r7, r3, lsr r1
   27ab4:			; <UNDEFINED> instruction: 0xf7dbe642
   27ab8:	svclt	0x0000e992
   27abc:	andeq	sl, r1, r2, ror #9
   27ac0:	andeq	r0, r0, ip, ror #6
   27ac4:	andeq	sl, r1, ip, lsr #7
   27ac8:	ldrbmi	lr, [r0, sp, lsr #18]!
   27acc:	strmi	r4, [sp], -r6, lsl #12
   27ad0:			; <UNDEFINED> instruction: 0xf04f4692
   27ad4:			; <UNDEFINED> instruction: 0xf04f37ff
   27ad8:	vadd.i8	d16, d8, d10
   27adc:			; <UNDEFINED> instruction: 0x46520930
   27ae0:			; <UNDEFINED> instruction: 0x46284631
   27ae4:	stc2l	7, cr15, [r2], #1020	; 0x3fc
   27ae8:	bvs	fed05fa0 <wprintw@plt+0xfed02b48>
   27aec:	stmdavc	sl!, {r1, sl, fp, sp}
   27af0:	adcsvs	r4, r3, #50331648	; 0x3000000
   27af4:	ldccs	0, cr13, [r8], {32}
   27af8:	bcs	b57760 <wprintw@plt+0xb54308>
   27afc:	stccs	0, cr13, [r1], {30}
   27b00:			; <UNDEFINED> instruction: 0xf06fd002
   27b04:	strb	r0, [sl, r1, lsl #14]!
   27b08:	teqeq	r0, r2, lsr #3	; <UNPREDICTABLE>
   27b0c:	blcs	294640 <wprintw@plt+0x2911e8>
   27b10:	movwcs	fp, #3980	; 0xf8c
   27b14:	ldcne	3, cr2, [r8], #4
   27b18:	movwcs	fp, #3848	; 0xf08
   27b1c:	rscsle	r2, r0, r0, lsl #22
   27b20:	andcs	pc, r7, #8, 22	; 0x2000
   27b24:	svclt	0x00083701
   27b28:	sbcsle	r4, r8, pc, lsl #12
   27b2c:	svclt	0x00a8454a
   27b30:			; <UNDEFINED> instruction: 0xf1a2464a
   27b34:			; <UNDEFINED> instruction: 0xe7d20730
   27b38:	streq	pc, [r1, -pc, rrx]
   27b3c:	pop	{r3, r4, r5, r9, sl, lr}
   27b40:	svclt	0x000087f0
   27b44:	svcmi	0x00f0e92d
   27b48:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
   27b4c:	strmi	r8, [ip], -r2, lsl #22
   27b50:	bleq	ff265ed4 <wprintw@plt+0xff262a7c>
   27b54:	ldmdbvc	r1, {r0, r1, r4, r7, r9, sl, lr}
   27b58:	bcc	463380 <wprintw@plt+0x45ff28>
   27b5c:	blcc	ff065ee0 <wprintw@plt+0xff062a88>
   27b60:	adclt	r4, r9, r8, ror r4
   27b64:	stmiapl	r3, {r1, r3, r6, r9, sl, fp, ip}^
   27b68:			; <UNDEFINED> instruction: 0x9327681b
   27b6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   27b70:	movwls	r6, #30755	; 0x7823
   27b74:	movwls	r9, #35637	; 0x8b35
   27b78:	vpmax.s8	d2, d0, d19
   27b7c:	ldm	pc, {r0, r2, r3, r4, r7, r8, r9, pc}^	; <UNPREDICTABLE>
   27b80:	addseq	pc, fp, #18
   27b84:	orrseq	r0, fp, #89	; 0x59
   27b88:	rscseq	r0, r4, #872415232	; 0x34000000
   27b8c:	orrseq	r0, fp, #1811939330	; 0x6c000002
   27b90:	ldreq	r0, [ip], #-36	; 0xffffffdc
   27b94:	rsbseq	r0, r1, r9, asr r0
   27b98:	orrseq	r0, fp, #-2080374782	; 0x84000002
   27b9c:	orrseq	r0, fp, #1811939330	; 0x6c000002
   27ba0:	orrseq	r0, fp, #1811939330	; 0x6c000002
   27ba4:	rsbseq	r0, r1, r1, ror r0
   27ba8:	orrseq	r0, fp, #-1006632960	; 0xc4000000
   27bac:	mlseq	ip, fp, r3, r0
   27bb0:	orrseq	r0, fp, #126	; 0x7e
   27bb4:	orrseq	r0, fp, #1811939330	; 0x6c000002
   27bb8:	orrseq	r0, fp, #1811939330	; 0x6c000002
   27bbc:	orrseq	r0, fp, #1811939330	; 0x6c000002
   27bc0:	rsbeq	r0, ip, #108, 4	; 0xc0000006
   27bc4:	addeq	r0, fp, #-1342177272	; 0xb0000008
   27bc8:	mrc	3, 0, r0, cr8, cr11, {4}
   27bcc:			; <UNDEFINED> instruction: 0x46416a10
   27bd0:	ldrbmi	r6, [r8], -r5, lsr #19
   27bd4:			; <UNDEFINED> instruction: 0x61a31c6b
   27bd8:	andeq	pc, r0, #1174405120	; 0x46000000
   27bdc:	stc2l	7, cr15, [r6], #-1020	; 0xfffffc04
   27be0:	mulcs	r4, fp, r8
   27be4:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
   27be8:	svclt	0x00082a09
   27bec:	ldrmi	r2, [r8], #-512	; 0xfffffe00
   27bf0:	eoreq	pc, r8, r8, asr #17
   27bf4:	mvnhi	pc, #0
   27bf8:	strtmi	r9, [r1], -r8, lsl #30
   27bfc:			; <UNDEFINED> instruction: 0x46409b34
   27c00:	smlsdls	r1, sl, ip, r1
   27c04:	bcc	46346c <wprintw@plt+0x460014>
   27c08:	ldrbmi	r9, [sl], -r0, lsl #4
   27c0c:			; <UNDEFINED> instruction: 0xffacf000
   27c10:			; <UNDEFINED> instruction: 0x4602683b
   27c14:			; <UNDEFINED> instruction: 0xf89bb973
   27c18:	stmdbcs	r9, {r2, ip}
   27c1c:	bicshi	pc, r8, #0
   27c20:			; <UNDEFINED> instruction: 0xf8dfb128
   27c24:	ldrmi	r1, [sl], -r0, lsl #22
   27c28:			; <UNDEFINED> instruction: 0xf7f94479
   27c2c:	bls	266498 <wprintw@plt+0x263040>
   27c30:	andsvs	r2, r3, r8, lsl #6
   27c34:	movwls	r2, #25344	; 0x6300
   27c38:	bcs	ffb65fbc <wprintw@plt+0xffb62b64>
   27c3c:	bcc	ff865fc0 <wprintw@plt+0xff862b68>
   27c40:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   27c44:	blls	a01cb4 <wprintw@plt+0x9fe85c>
   27c48:			; <UNDEFINED> instruction: 0xf040405a
   27c4c:	stmdals	r6, {r0, r3, r4, r5, r7, r9, sl, pc}
   27c50:	ldc	0, cr11, [sp], #164	; 0xa4
   27c54:	pop	{r1, r8, r9, fp, pc}
   27c58:	mrc	15, 0, r8, cr8, cr0, {7}
   27c5c:	bicseq	r3, lr, r0, lsl sl
   27c60:	mvnhi	pc, r0, lsl #2
   27c64:	bcc	4634cc <wprintw@plt+0x460074>
   27c68:	bcs	4634d0 <wprintw@plt+0x460078>
   27c6c:			; <UNDEFINED> instruction: 0xf100069d
   27c70:			; <UNDEFINED> instruction: 0x06d881dc
   27c74:	ldrbhi	pc, [r4], #-256	; 0xffffff00	; <UNPREDICTABLE>
   27c78:			; <UNDEFINED> instruction: 0xf0002909
   27c7c:	stcls	3, cr8, [r7], {158}	; 0x9e
   27c80:	andcs	r2, r1, r0, lsl #6
   27c84:	andlt	pc, r0, sp, asr #17
   27c88:			; <UNDEFINED> instruction: 0xf88b461a
   27c8c:	strtmi	r0, [r1], -r4
   27c90:	eorseq	pc, r8, r4, lsl #2
   27c94:			; <UNDEFINED> instruction: 0xf7fa3140
   27c98:	mulls	r6, pc, ip	; <UNPREDICTABLE>
   27c9c:			; <UNDEFINED> instruction: 0xf0002800
   27ca0:	mrc	2, 0, r8, cr8, cr14, {2}
   27ca4:			; <UNDEFINED> instruction: 0x46412a10
   27ca8:			; <UNDEFINED> instruction: 0xf7ff4658
   27cac:			; <UNDEFINED> instruction: 0xf89bfbff
   27cb0:			; <UNDEFINED> instruction: 0xf8d83004
   27cb4:	blcs	5efd5c <wprintw@plt+0x5ec904>
   27cb8:	streq	lr, [r2, #-2816]	; 0xfffff500
   27cbc:	eorpl	pc, r8, r8, asr #17
   27cc0:	vst2.32	{d29-d30}, [pc :256], sl
   27cc4:	vsubl.s8	q11, d0, d0
   27cc8:			; <UNDEFINED> instruction: 0xf1a3028c
   27ccc:	sbcsmi	r0, sl, r2, lsl r4
   27cd0:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
   27cd4:	b	13e9c24 <wprintw@plt+0x13e67cc>
   27cd8:	strle	r1, [sp, #1108]!	; 0x454
   27cdc:	bcs	1366060 <wprintw@plt+0x1362c08>
   27ce0:	ldm	fp, {r0, r1, r2, r4, r8, r9, fp, sp}
   27ce4:	ldrbtmi	r0, [sl], #-3
   27ce8:	bcs	fe463510 <wprintw@plt+0xfe4600b8>
   27cec:	andls	sl, r9, #77824	; 0x13000
   27cf0:	stm	r2, {r0, r3, r9, fp, ip, pc}
   27cf4:			; <UNDEFINED> instruction: 0xf0000003
   27cf8:	blcs	507fd0 <wprintw@plt+0x504b78>
   27cfc:	bcs	463564 <wprintw@plt+0x46010c>
   27d00:	ldrbmi	r4, [r8], -r1, asr #12
   27d04:	movwcs	fp, #7948	; 0x1f0c
   27d08:	mvnscc	pc, #79	; 0x4f
   27d0c:			; <UNDEFINED> instruction: 0xf7ff9305
   27d10:			; <UNDEFINED> instruction: 0xf8d8fbcd
   27d14:	ldrmi	r3, [r8], #-40	; 0xffffffd8
   27d18:			; <UNDEFINED> instruction: 0xf8c89b06
   27d1c:	blcs	27dc4 <wprintw@plt+0x2496c>
   27d20:	mrshi	pc, CPSR	; <UNPREDICTABLE>
   27d24:			; <UNDEFINED> instruction: 0xf0402c00
   27d28:	cdpls	3, 0, cr8, cr6, cr9, {3}
   27d2c:	cdpvc	4, 3, cr9, cr3, cr10, {0}
   27d30:			; <UNDEFINED> instruction: 0xf0002b11
   27d34:	blls	208138 <wprintw@plt+0x204ce0>
   27d38:	stmdbls	r5, {r0, r2, r4, r8, sl, fp, sp, pc}
   27d3c:			; <UNDEFINED> instruction: 0xf1032700
   27d40:			; <UNDEFINED> instruction: 0xf1030938
   27d44:	tstcc	r1, r0, asr #20
   27d48:	strls	r4, [r0, #-1586]	; 0xfffff9ce
   27d4c:	rsbvs	r4, pc, fp, lsr r6	; <UNPREDICTABLE>
   27d50:	ldrbmi	r4, [r1], -r8, asr #12
   27d54:			; <UNDEFINED> instruction: 0xf04fbf0c
   27d58:			; <UNDEFINED> instruction: 0xf04f0c0b
   27d5c:	ldrls	r0, [r5, -sl, lsl #24]
   27d60:	subsgt	pc, r8, sp, lsl #17
   27d64:	ldc2	7, cr15, [r8], #-1000	; 0xfffffc18
   27d68:	stmdacs	r0, {r1, r9, sl, lr}
   27d6c:	sbcshi	pc, r6, r0
   27d70:	strcc	r9, [r2], #-2309	; 0xfffff6fb
   27d74:	lfmle	f4, 4, [r8], #-560	; 0xfffffdd0
   27d78:	eorslt	pc, r0, sp, asr #17
   27d7c:			; <UNDEFINED> instruction: 0xb01cf8dd
   27d80:	eorhi	pc, ip, sp, asr #17
   27d84:	ldrtmi	r4, [r0], -r0, lsl #13
   27d88:			; <UNDEFINED> instruction: 0xf7fa4659
   27d8c:	strbmi	pc, [r2], -r9, ror #24	; <UNPREDICTABLE>
   27d90:	ldrbmi	r9, [r1], -r0, lsl #10
   27d94:	strvc	lr, [r0, -r5, asr #19]
   27d98:	ldceq	0, cr15, [r0], {79}	; 0x4f
   27d9c:	subsgt	pc, r8, sp, lsl #17
   27da0:	strmi	r4, [r6], -r3, lsl #12
   27da4:			; <UNDEFINED> instruction: 0xf7fa4648
   27da8:	blx	fec66e0c <wprintw@plt+0xfec639b4>
   27dac:	strmi	pc, [r2], -r0, lsl #7
   27db0:			; <UNDEFINED> instruction: 0x2e00095b
   27db4:	movwcs	fp, #7944	; 0x1f08
   27db8:			; <UNDEFINED> instruction: 0xf0402b00
   27dbc:	strls	r8, [r0, #-175]	; 0xffffff51
   27dc0:	stmib	r5, {r0, r4, r6, r9, sl, lr}^
   27dc4:	strbmi	r3, [r8], -r0, lsl #6
   27dc8:	stceq	0, cr15, [sl], {79}	; 0x4f
   27dcc:	subsgt	pc, r8, sp, lsl #17
   27dd0:	stc2	7, cr15, [r2], {250}	; 0xfa
   27dd4:	stmdacs	r0, {r7, r9, sl, lr}
   27dd8:	adchi	pc, r0, r0
   27ddc:	strcc	r9, [r1], #-2821	; 0xfffff4fb
   27de0:	lfmle	f4, 2, [r0, #624]	; 0x270
   27de4:	blhi	322560 <wprintw@plt+0x31f108>
   27de8:	stmdbls	sl, {r1, r9, sl, lr}
   27dec:			; <UNDEFINED> instruction: 0xf0002900
   27df0:			; <UNDEFINED> instruction: 0x46138111
   27df4:	strmi	r9, [sl], -r0, lsl #10
   27df8:	ldrbmi	r2, [r1], -r0, lsl #8
   27dfc:	strbmi	r6, [r8], -ip, rrx
   27e00:	ldrcs	r6, [r0], -ip, lsr #32
   27e04:	subsvs	pc, r8, sp, lsl #17
   27e08:	blx	ff9e5dfa <wprintw@plt+0xff9e29a2>
   27e0c:	ldmdavs	fp, {r3, r8, r9, fp, ip, pc}
   27e10:	cmple	sp, r0, lsl #22
   27e14:	cdp	0, 1, cr9, cr8, cr6, {0}
   27e18:			; <UNDEFINED> instruction: 0xf89b2a10
   27e1c:	bicseq	r3, r1, r4
   27e20:	blcs	61d238 <wprintw@plt+0x619de0>
   27e24:	blcs	317a8c <wprintw@plt+0x314634>
   27e28:	rscshi	pc, r6, r0
   27e2c:			; <UNDEFINED> instruction: 0xf63f2b17
   27e30:			; <UNDEFINED> instruction: 0xf44faf03
   27e34:	vsubl.s8	q11, d0, d0
   27e38:			; <UNDEFINED> instruction: 0xf1a3028c
   27e3c:	sbcsmi	r0, sl, r2, lsl r4
   27e40:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
   27e44:	b	13e9d94 <wprintw@plt+0x13e693c>
   27e48:			; <UNDEFINED> instruction: 0xf57f1454
   27e4c:	ldm	fp, {r0, r2, r4, r5, r6, r7, r9, sl, fp, sp, pc}
   27e50:	blcs	5e7e64 <wprintw@plt+0x5e4a0c>
   27e54:			; <UNDEFINED> instruction: 0xf8d89a09
   27e58:	stm	r2, {r3, r5, ip, lr}
   27e5c:			; <UNDEFINED> instruction: 0xf47f0003
   27e60:	cdp	15, 1, cr10, cr8, cr12, {2}
   27e64:			; <UNDEFINED> instruction: 0x46592a10
   27e68:			; <UNDEFINED> instruction: 0xf7ff4640
   27e6c:	mcrrne	14, 2, pc, r3, cr13	; <UNPREDICTABLE>
   27e70:	rsble	r4, lr, r4, lsl #12
   27e74:	andle	r1, r7, r6, lsl #25
   27e78:	mulcc	r4, fp, r8
   27e7c:			; <UNDEFINED> instruction: 0xf0002b18
   27e80:	blcs	88130 <wprintw@plt+0x84cd8>
   27e84:	adcshi	pc, r4, r0
   27e88:	bcc	4636f0 <wprintw@plt+0x460298>
   27e8c:			; <UNDEFINED> instruction: 0xf1400298
   27e90:	blls	288f04 <wprintw@plt+0x285aac>
   27e94:	eorpl	pc, r8, r8, asr #17
   27e98:	muleq	r3, r3, r8
   27e9c:	stm	fp, {r0, r8, r9, sp}
   27ea0:			; <UNDEFINED> instruction: 0xf88b0003
   27ea4:	blls	233ebc <wprintw@plt+0x230a64>
   27ea8:	ldmdavs	fp, {r1, r2, fp, ip, pc}
   27eac:	adcsle	r2, r1, r0, lsl #22
   27eb0:			; <UNDEFINED> instruction: 0xd1af2800
   27eb4:	stccs	0, cr14, [r0], {168}	; 0xa8
   27eb8:	ldrbhi	pc, [r9, #-832]	; 0xfffffcc0	; <UNPREDICTABLE>
   27ebc:			; <UNDEFINED> instruction: 0xf0002c01
   27ec0:	bls	2094b4 <wprintw@plt+0x20605c>
   27ec4:	blls	1d3320 <wprintw@plt+0x1cfec8>
   27ec8:	strls	r2, [fp], #-1538	; 0xfffff9fe
   27ecc:	ldmdbeq	r8!, {r1, r8, ip, sp, lr, pc}
   27ed0:	eorshi	pc, r0, sp, asr #17
   27ed4:	beq	10642e4 <wprintw@plt+0x1060e8c>
   27ed8:	eorslt	pc, r4, sp, asr #17
   27edc:			; <UNDEFINED> instruction: 0x4690461c
   27ee0:	mul	r4, fp, r6
   27ee4:	strcc	r9, [r1], -fp, lsl #22
   27ee8:	vrshr.s64	d20, d19, #64
   27eec:	strtmi	r8, [r0], -r4, lsr #1
   27ef0:			; <UNDEFINED> instruction: 0xf7fa4641
   27ef4:			; <UNDEFINED> instruction: 0x465afbb5
   27ef8:	ldrbmi	r9, [r1], -r0, lsl #10
   27efc:	strvc	lr, [r0, -r5, asr #19]
   27f00:	ldceq	0, cr15, [r0], {79}	; 0x4f
   27f04:	subsgt	pc, r8, sp, lsl #17
   27f08:	strmi	r4, [r3], -r4, lsl #12
   27f0c:			; <UNDEFINED> instruction: 0xf7fa4648
   27f10:	stmdacs	r0, {r0, r1, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   27f14:	stccs	15, cr11, [r0], {24}
   27f18:	mvnle	r4, r3, lsl #13
   27f1c:	movwcs	r9, #51720	; 0xca08
   27f20:			; <UNDEFINED> instruction: 0xf8df6013
   27f24:	andcs	r1, r0, #12, 16	; 0xc0000
   27f28:	ldrbtmi	r9, [r9], #-2054	; 0xfffff7fa
   27f2c:			; <UNDEFINED> instruction: 0xf7f99206
   27f30:	pkhbt	pc, r1, r7, lsl #17	; <UNPREDICTABLE>
   27f34:	bne	fe46379c <wprintw@plt+0xfe460344>
   27f38:	ldmdbvs	r2!, {r4, r5, r9, sl, lr}^
   27f3c:			; <UNDEFINED> instruction: 0xf890f7f9
   27f40:	blls	261b2c <wprintw@plt+0x25e6d4>
   27f44:	blcs	41fb8 <wprintw@plt+0x3eb60>
   27f48:	mrcge	4, 3, APSR_nzcv, cr4, cr15, {3}
   27f4c:	movwls	r2, #25344	; 0x6300
   27f50:			; <UNDEFINED> instruction: 0xf89be761
   27f54:	blcs	73f6c <wprintw@plt+0x70b14>
   27f58:			; <UNDEFINED> instruction: 0xf89bd153
   27f5c:	blcs	b33f64 <wprintw@plt+0xb30b0c>
   27f60:	strcs	sp, [r0], #-335	; 0xfffffeb1
   27f64:	bcs	4637cc <wprintw@plt+0x460374>
   27f68:			; <UNDEFINED> instruction: 0x46404659
   27f6c:	stc2	7, cr15, [ip, #1020]!	; 0x3fc
   27f70:	movwcc	r4, #9731	; 0x2603
   27f74:	addle	r9, r7, r5
   27f78:			; <UNDEFINED> instruction: 0xf1b29a05
   27f7c:	svclt	0x00183fff
   27f80:	lfmle	f4, 4, [lr], #-592	; 0xfffffdb0
   27f84:	mulcc	r4, fp, r8
   27f88:	teqle	sl, r8, lsl fp
   27f8c:			; <UNDEFINED> instruction: 0xd1233201
   27f90:	svcmi	0x0000f5b4
   27f94:			; <UNDEFINED> instruction: 0x2700bfb4
   27f98:	bllt	bf1ba4 <wprintw@plt+0xbee74c>
   27f9c:	bcs	463804 <wprintw@plt+0x4603ac>
   27fa0:	ldrbmi	r4, [r8], -r1, asr #12
   27fa4:	blx	fe0e5fa8 <wprintw@plt+0xfe0e2b50>
   27fa8:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
   27fac:			; <UNDEFINED> instruction: 0xf8c84418
   27fb0:	stmdals	r6, {r3, r5}
   27fb4:	sbcle	r2, r4, r0, lsl #16
   27fb8:			; <UNDEFINED> instruction: 0x43239b05
   27fbc:	svcge	0x007bf47f
   27fc0:			; <UNDEFINED> instruction: 0x1770f8df
   27fc4:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
   27fc8:			; <UNDEFINED> instruction: 0xf84af7f9
   27fcc:	ldmdavs	fp, {r3, r8, r9, fp, ip, pc}
   27fd0:	adcsle	r2, fp, r0, lsl #22
   27fd4:	andls	lr, r5, r5, lsr #15
   27fd8:			; <UNDEFINED> instruction: 0xf5b39b05
   27fdc:	svclt	0x00b44f00
   27fe0:	strcs	r2, [r1, -r0, lsl #14]
   27fe4:	sbcsle	r2, r9, r0, lsl #30
   27fe8:	movwcs	r9, #64008	; 0xfa08
   27fec:	and	r6, fp, r3, lsl r0
   27ff0:	mulcc	r0, fp, r8
   27ff4:	adcsle	r2, r5, ip, lsr #22
   27ff8:	bcc	463860 <wprintw@plt+0x460408>
   27ffc:			; <UNDEFINED> instruction: 0xf53f029b
   28000:	bls	253d28 <wprintw@plt+0x2508d0>
   28004:	andsvs	r2, r3, sl, lsl #6
   28008:	blcs	4ec28 <wprintw@plt+0x4b7d0>
   2800c:	mrcge	4, 0, APSR_nzcv, cr2, cr15, {1}
   28010:	bls	2e1e34 <wprintw@plt+0x2de9dc>
   28014:	ldrbt	r9, [lr], r6, lsl #4
   28018:	teqlt	r3, r6, lsl #22
   2801c:			; <UNDEFINED> instruction: 0x1718f8df
   28020:	andcs	r4, r0, #24, 12	; 0x1800000
   28024:			; <UNDEFINED> instruction: 0xf7f94479
   28028:	andcs	pc, r0, #1769472	; 0x1b0000
   2802c:	bls	24c84c <wprintw@plt+0x2493f4>
   28030:	andsvs	r2, r3, sp, lsl #6
   28034:	strtmi	lr, [r3], -r0, lsl #12
   28038:	ldrsbtlt	pc, [r4], -sp	; <UNPREDICTABLE>
   2803c:	stmdami	fp, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   28040:	bls	18c070 <wprintw@plt+0x188c18>
   28044:	rscle	r4, r4, r2, lsr #5
   28048:	ldrmi	r9, [r8], -r7, lsl #18
   2804c:	blx	26603e <wprintw@plt+0x262be6>
   28050:	stmdacs	r0, {r1, r2, r9, sl, lr}
   28054:	mcrge	4, 3, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
   28058:			; <UNDEFINED> instruction: 0xf8dfe760
   2805c:			; <UNDEFINED> instruction: 0xf1a136e0
   28060:			; <UNDEFINED> instruction: 0xf8df0121
   28064:	blx	fec71bdc <wprintw@plt+0xfec6e784>
   28068:	stflsd	f7, [r8], {129}	; 0x81
   2806c:	stmdals	r7, {r0, r1, r3, r4, r5, r6, sl, lr}
   28070:	stmdbeq	r9, {r1, r3, r4, r5, r6, sl, lr}^
   28074:	strne	lr, [r0], #-2509	; 0xfffff633
   28078:	ldrdne	pc, [r0], #-136	; 0xffffff78
   2807c:	ldc2	7, cr15, [r0], {252}	; 0xfc
   28080:	blx	fec42110 <wprintw@plt+0xfec3ecb8>
   28084:	andls	pc, r6, r0, lsl #7
   28088:	bcs	2a5fc <wprintw@plt+0x271a4>
   2808c:	movwcs	fp, #3848	; 0xf08
   28090:			; <UNDEFINED> instruction: 0xf43f2b00
   28094:	strb	sl, [sp, #3590]	; 0xe06
   28098:			; <UNDEFINED> instruction: 0xf1a19c08
   2809c:			; <UNDEFINED> instruction: 0xf8df0123
   280a0:	blx	fec75b38 <wprintw@plt+0xfec726e0>
   280a4:			; <UNDEFINED> instruction: 0xf8dff181
   280a8:	stmdbeq	r9, {r5, r7, r9, sl, sp}^
   280ac:	ldrbtmi	r9, [fp], #-2055	; 0xfffff7f9
   280b0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   280b4:	ldrb	r1, [pc, r0, lsl #8]
   280b8:			; <UNDEFINED> instruction: 0xf8cd9b07
   280bc:			; <UNDEFINED> instruction: 0xf103b000
   280c0:			; <UNDEFINED> instruction: 0xf1030538
   280c4:	movwcs	r0, #1600	; 0x640
   280c8:	ldrtmi	r4, [r1], -r8, lsr #12
   280cc:			; <UNDEFINED> instruction: 0xf7fa461a
   280d0:	andls	pc, r6, r3, lsl #21
   280d4:	suble	r2, r2, r0, lsl #16
   280d8:	vldrvs	d25, [fp, #28]
   280dc:			; <UNDEFINED> instruction: 0xf77f2b01
   280e0:			; <UNDEFINED> instruction: 0xf8ddade0
   280e4:	ldcge	0, cr9, [r5], {24}
   280e8:			; <UNDEFINED> instruction: 0xf04f2700
   280ec:			; <UNDEFINED> instruction: 0xf8d80a10
   280f0:			; <UNDEFINED> instruction: 0xf8d83028
   280f4:	addsmi	r2, sl, #56	; 0x38
   280f8:	eorhi	pc, ip, #64, 6
   280fc:			; <UNDEFINED> instruction: 0x201cf8d8
   28100:			; <UNDEFINED> instruction: 0xf0004293
   28104:			; <UNDEFINED> instruction: 0xf8d88227
   28108:			; <UNDEFINED> instruction: 0xf8522008
   2810c:	movwcc	r3, #4131	; 0x1023
   28110:	eorhi	pc, r0, #64	; 0x40
   28114:	bcs	46397c <wprintw@plt+0x460524>
   28118:	ldrbmi	r4, [r8], -r1, asr #12
   2811c:			; <UNDEFINED> instruction: 0xf9c6f7ff
   28120:	ldrdne	pc, [r8], -r8	; <UNPREDICTABLE>
   28124:			; <UNDEFINED> instruction: 0xf8cd2300
   28128:	ldrmi	fp, [sl], -r0
   2812c:	ldrtmi	r4, [r1], -r8, lsl #8
   28130:	eoreq	pc, r8, r8, asr #17
   28134:			; <UNDEFINED> instruction: 0xf7fa4628
   28138:	strbmi	pc, [sl], -pc, asr #20	; <UNPREDICTABLE>
   2813c:	ldrtmi	r9, [r1], -r0, lsl #8
   28140:	strvc	lr, [r0, -r4, asr #19]
   28144:	subsge	pc, r8, sp, lsl #17
   28148:	andls	r4, r5, r3, lsl #12
   2814c:			; <UNDEFINED> instruction: 0xf7fa4628
   28150:	blls	1a6a64 <wprintw@plt+0x1a360c>
   28154:	svclt	0x00182800
   28158:	strmi	r2, [r1], r0, lsl #22
   2815c:	andcs	sp, r0, #-1073741775	; 0xc0000031
   28160:	bls	24c980 <wprintw@plt+0x249528>
   28164:	andsvs	r2, r3, ip, lsl #6
   28168:	cfstr32ls	mvfx14, [r7], {102}	; 0x66
   2816c:	ldrmi	r2, [sl], -r0, lsl #6
   28170:	andlt	pc, r0, sp, asr #17
   28174:	strtmi	r4, [r0], -r1, lsr #12
   28178:	eorscc	r3, r8, r0, asr #2
   2817c:	blx	b6616c <wprintw@plt+0xb62d14>
   28180:	stmdacs	r0, {r1, r2, ip, pc}
   28184:	stclvs	0, cr13, [r3, #940]!	; 0x3ac
   28188:			; <UNDEFINED> instruction: 0xf77f2b01
   2818c:			; <UNDEFINED> instruction: 0xf894ad8a
   28190:			; <UNDEFINED> instruction: 0xf0433058
   28194:			; <UNDEFINED> instruction: 0xf8840302
   28198:	str	r3, [r2, #88]	; 0x58
   2819c:	strcs	r9, [r1], #-2823	; 0xfffff4f9
   281a0:	ldrdcs	pc, [r0], -fp
   281a4:	addsmi	r6, r4, fp, asr sp
   281a8:			; <UNDEFINED> instruction: 0xf0004023
   281ac:	sfmls	f0, 1, [r7, #-664]	; 0xfffffd68
   281b0:	ldrmi	r2, [sl], -r0, lsl #6
   281b4:	strtmi	r6, [r9], -r8, lsr #26
   281b8:			; <UNDEFINED> instruction: 0x43203140
   281bc:	strtmi	r6, [r8], -r8, lsr #10
   281c0:	andlt	pc, r0, sp, asr #17
   281c4:			; <UNDEFINED> instruction: 0xf7fa3038
   281c8:	andls	pc, r6, r7, lsl #20
   281cc:	sbcle	r2, r6, r0, lsl #16
   281d0:			; <UNDEFINED> instruction: 0xf8956cea
   281d4:	andcc	r3, r1, #88	; 0x58
   281d8:			; <UNDEFINED> instruction: 0xf04364ea
   281dc:			; <UNDEFINED> instruction: 0xf8850302
   281e0:	ldrb	r3, [lr, #-88]	; 0xffffffa8
   281e4:	eorcs	r2, r0, r1, lsl #2
   281e8:	ldrls	r2, [r0], -r0, lsl #12
   281ec:	stcl	7, cr15, [ip], {218}	; 0xda
   281f0:	strmi	r2, [r5], -r1, lsl #2
   281f4:			; <UNDEFINED> instruction: 0xf7da2028
   281f8:	blx	fec63520 <wprintw@plt+0xfec600c8>
   281fc:	strmi	pc, [r2], r0, lsl #9
   28200:	adcsmi	r0, r5, #100, 18	; 0x190000
   28204:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   28208:			; <UNDEFINED> instruction: 0xf0402c00
   2820c:	cdp	2, 1, cr8, cr8, cr10, {3}
   28210:			; <UNDEFINED> instruction: 0x46412a10
   28214:			; <UNDEFINED> instruction: 0xf7f84658
   28218:			; <UNDEFINED> instruction: 0xf89bfdf3
   2821c:	blcs	b4234 <wprintw@plt+0xb0ddc>
   28220:			; <UNDEFINED> instruction: 0xf0004681
   28224:	blcs	688b94 <wprintw@plt+0x68573c>
   28228:	strls	fp, [sl], #-3864	; 0xfffff0e8
   2822c:	cmphi	r2, r0	; <UNPREDICTABLE>
   28230:	bvc	463a98 <wprintw@plt+0x460640>
   28234:			; <UNDEFINED> instruction: 0xf04f2b15
   28238:	andls	r0, r9, #0, 4
   2823c:	movwcs	fp, #7940	; 0x1f04
   28240:	andcc	pc, r4, fp, lsl #17
   28244:	movwls	sl, #23319	; 0x5b17
   28248:	andls	sl, r6, #17408	; 0x4400
   2824c:	bcc	fe463a74 <wprintw@plt+0xfe46061c>
   28250:	movwmi	pc, #967	; 0x3c7	; <UNPREDICTABLE>
   28254:	vsubw.u8	<illegal reg q12.5>, <illegal reg q3.5>, d12
   28258:	movwls	r4, #54016	; 0xd300
   2825c:	stcls	3, cr2, [r5], {1}
   28260:	movwls	r4, #5722	; 0x165a
   28264:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx1
   28268:			; <UNDEFINED> instruction: 0x464b0a90
   2826c:	ldrls	r9, [r2], #-1792	; 0xfffff900
   28270:	ldrls	r2, [r1], #-1027	; 0xfffffbfd
   28274:			; <UNDEFINED> instruction: 0xf854f7ff
   28278:			; <UNDEFINED> instruction: 0xf0402800
   2827c:	ldrtmi	r8, [sl], -r8, ror #2
   28280:	ldrbmi	r4, [r8], -r1, asr #12
   28284:	ldc2	7, cr15, [ip, #992]!	; 0x3e0
   28288:	vmovne.32	r9, d10[0]
   2828c:	andeq	pc, r2, #50	; 0x32
   28290:	andle	r4, r7, r1, lsl #13
   28294:	mulcs	r4, fp, r8
   28298:			; <UNDEFINED> instruction: 0xf0002a02
   2829c:	bcs	5c8798 <wprintw@plt+0x5c5340>
   282a0:	msrhi	SPSR_fx, r0
   282a4:	vqdmulh.s<illegal width 8>	d2, d0, d4
   282a8:	ldm	pc, {r1, r2, r4, r5, r6, r7, pc}^	; <UNPREDICTABLE>
   282ac:	rsceq	pc, r6, r3, lsl r0	; <UNPREDICTABLE>
   282b0:	ldrdeq	r0, [r2], #7
   282b4:	ldrhteq	r0, [r4], #2
   282b8:	andls	r2, r6, #0, 4
   282bc:	movwcs	r9, #23048	; 0x5a08
   282c0:	ldrt	r6, [r9], #19
   282c4:	ldrdpl	pc, [r0], -fp
   282c8:	movwcc	pc, #62016	; 0xf240	; <UNPREDICTABLE>
   282cc:	eorle	r4, r6, sp, lsl r2
   282d0:			; <UNDEFINED> instruction: 0xf8939b07
   282d4:			; <UNDEFINED> instruction: 0xf0133058
   282d8:			; <UNDEFINED> instruction: 0xd1200410
   282dc:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   282e0:			; <UNDEFINED> instruction: 0xf0139807
   282e4:			; <UNDEFINED> instruction: 0xf8800208
   282e8:			; <UNDEFINED> instruction: 0xf0403058
   282ec:	tstcs	r0, r1, lsl #6
   282f0:	mvnscc	pc, r0, asr #5
   282f4:			; <UNDEFINED> instruction: 0xf64f6641
   282f8:	vsra.s64	<illegal reg q11.5>, q15, #56
   282fc:			; <UNDEFINED> instruction: 0x668171ff
   28300:	mvnsvc	pc, pc, asr #12
   28304:	mvnsvc	pc, r0, asr #5
   28308:	ldrbeq	r6, [r9, -r1, asr #13]
   2830c:			; <UNDEFINED> instruction: 0xf1406602
   28310:	strvs	r8, [r2, -r1, asr #5]
   28314:	strvs	r6, [r2, r2, asr #14]
   28318:			; <UNDEFINED> instruction: 0xf8db67c2
   2831c:			; <UNDEFINED> instruction: 0xf5a55000
   28320:	bls	205128 <wprintw@plt+0x201cd0>
   28324:	orrvc	pc, r0, #855638016	; 0x33000000
   28328:	ldrteq	pc, [r8], -r2, lsl #2	; <UNPREDICTABLE>
   2832c:	cmpeq	r0, r2, lsl #2	; <UNPREDICTABLE>
   28330:	sbchi	pc, r4, r0, asr #32
   28334:	svcvc	0x0080f5b5
   28338:	andlt	pc, r0, sp, asr #17
   2833c:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
   28340:	ldrtmi	r2, [r0], -r5, lsl #4
   28344:	andcs	pc, r0, fp, asr #17
   28348:	tstls	r5, sl, lsl r6
   2834c:			; <UNDEFINED> instruction: 0xf944f7fa
   28350:	movwcs	r9, #43269	; 0xa905
   28354:	andcc	pc, r0, fp, asr #17
   28358:	movwcs	r4, #1540	; 0x604
   2835c:			; <UNDEFINED> instruction: 0x461a4630
   28360:	andlt	pc, r0, sp, asr #17
   28364:			; <UNDEFINED> instruction: 0xf7fa9105
   28368:	stmdbls	r5, {r0, r1, r2, r4, r5, r8, fp, ip, sp, lr, pc}
   2836c:	strcs	r4, [r0, -r2, lsr #12]
   28370:			; <UNDEFINED> instruction: 0x97159716
   28374:	ldrtmi	r4, [r0], -r5, lsl #12
   28378:	cfmsub32ge	mvax1, mvfx4, mvfx5, mvfx11
   2837c:	strcs	r9, [sl], -r0, lsl #12
   28380:	subsvs	pc, r8, sp, lsl #17
   28384:			; <UNDEFINED> instruction: 0xf928f7fa
   28388:			; <UNDEFINED> instruction: 0xf385fab5
   2838c:	adcsmi	r0, ip, #1490944	; 0x16c000
   28390:	movwcs	fp, #7944	; 0x1f08
   28394:	svclt	0x000842b8
   28398:	andls	r2, r6, r1, lsl #6
   2839c:			; <UNDEFINED> instruction: 0xf47f2b00
   283a0:	mrc	14, 0, sl, cr8, cr14, {6}
   283a4:			; <UNDEFINED> instruction: 0x46582a10
   283a8:			; <UNDEFINED> instruction: 0xf7ff4641
   283ac:			; <UNDEFINED> instruction: 0xf8d8f87f
   283b0:	ldrmi	r3, [r8], #-40	; 0xffffffd8
   283b4:	eoreq	pc, r8, r8, asr #17
   283b8:	mrc	4, 0, lr, cr8, cr14, {1}
   283bc:			; <UNDEFINED> instruction: 0xf4133a10
   283c0:			; <UNDEFINED> instruction: 0xf47f3300
   283c4:	bls	25353c <wprintw@plt+0x2500e4>
   283c8:	tstcs	r0, #402653184	; 0x18000000
   283cc:	ldrt	r6, [r3], #-19	; 0xffffffed
   283d0:	ldmdble	r7, {r3, r8, sl, fp, sp}
   283d4:	movwcs	r9, #2055	; 0x807
   283d8:			; <UNDEFINED> instruction: 0x9600ae15
   283dc:	ldrcs	r9, [r1], #-790	; 0xfffffcea
   283e0:	eorscc	r4, r8, r1, lsl #12
   283e4:	tstls	r5, #64, 2
   283e8:	subsmi	pc, r8, sp, lsl #17
   283ec:			; <UNDEFINED> instruction: 0xf8f4f7fa
   283f0:	stmdacs	r0, {r1, r2, ip, pc}
   283f4:	mrcge	4, 5, APSR_nzcv, cr3, cr15, {1}
   283f8:	ldrb	r6, [r2], #-325	; 0xfffffebb
   283fc:	strcs	r9, [r1], #-2822	; 0xfffff4fa
   28400:	ldr	r9, [lr], -sl, lsl #6
   28404:	tstcs	r1, r7, lsl #16
   28408:	stclvs	0, cr4, [r3, #-676]	; 0xfffffd5c
   2840c:	strbvs	r4, [r3, #-779]	; 0xfffffcf5
   28410:	ldmdbls	r2, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
   28414:			; <UNDEFINED> instruction: 0xf7fb4628
   28418:	blls	26802c <wprintw@plt+0x264bd4>
   2841c:	stmiblt	r0, {r3, r4, sp, lr}
   28420:	mulcc	r4, fp, r8
   28424:	rsbsle	r2, r7, r2, lsl #22
   28428:			; <UNDEFINED> instruction: 0xf0002b15
   2842c:	movwcs	r8, #399	; 0x18f
   28430:	ldmdbls	r2, {r0, r2, r4, r8, r9, sl, sp, lr, pc}
   28434:			; <UNDEFINED> instruction: 0xf7fb4628
   28438:	blls	26800c <wprintw@plt+0x264bb4>
   2843c:	stmdacs	r0, {r3, r4, sp, lr}
   28440:	strtmi	sp, [r8], -lr, ror #1
   28444:	mrrc	7, 13, pc, r6, cr10	; <UNPREDICTABLE>
   28448:			; <UNDEFINED> instruction: 0xf7f94650
   2844c:	blls	266e40 <wprintw@plt+0x2639e8>
   28450:	stmdacs	r0, {r3, r4, fp, sp, lr}
   28454:	blge	ffbe5658 <wprintw@plt+0xffbe2200>
   28458:	strt	r9, [r2], #-6
   2845c:			; <UNDEFINED> instruction: 0x3014f8da
   28460:			; <UNDEFINED> instruction: 0xf8da9a06
   28464:	addsmi	r0, r3, #0
   28468:	mvnhi	pc, r0
   2846c:	vmovne	r9, r9, s4, s5
   28470:	andsne	pc, r4, sl, asr #17
   28474:	eorcs	pc, r3, r0, asr #16
   28478:			; <UNDEFINED> instruction: 0xf89de7d2
   2847c:	andcs	r3, r1, #72	; 0x48
   28480:	tsteq	pc, r3	; <UNPREDICTABLE>
   28484:	blx	ac9f8 <wprintw@plt+0xa95a0>
   28488:			; <UNDEFINED> instruction: 0xf855f101
   2848c:	movwmi	r2, #40995	; 0xa023
   28490:	eorcs	pc, r3, r5, asr #16
   28494:	ldmdbls	r2, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
   28498:	msreq	CPSR_s, #-2147483646	; 0x80000002
   2849c:	smladls	r2, r0, sl, sl
   284a0:			; <UNDEFINED> instruction: 0xf10a9200
   284a4:	tstls	r1, ip, lsl #4
   284a8:			; <UNDEFINED> instruction: 0xf8d84629
   284ac:			; <UNDEFINED> instruction: 0xf7fb0040
   284b0:	blls	267ff4 <wprintw@plt+0x264b9c>
   284b4:	stmdacs	r0, {r3, r4, sp, lr}
   284b8:			; <UNDEFINED> instruction: 0xe7c2d0b2
   284bc:	ldrtmi	r2, [r0], -r0, lsl #6
   284c0:			; <UNDEFINED> instruction: 0xf8cd461a
   284c4:			; <UNDEFINED> instruction: 0xf7fab000
   284c8:	andls	pc, r6, r7, lsl #17
   284cc:			; <UNDEFINED> instruction: 0xf47f2800
   284d0:	strb	sl, [r4], -r8, ror #30
   284d4:	mulscc	r0, sl, r8
   284d8:			; <UNDEFINED> instruction: 0xf0434641
   284dc:			; <UNDEFINED> instruction: 0xf88a0301
   284e0:	mrc	0, 0, r3, cr8, cr0, {0}
   284e4:	ldrbeq	r3, [sl, #2576]	; 0xa10
   284e8:	bcs	463d50 <wprintw@plt+0x4608f8>
   284ec:	stmdavs	fp!, {r1, r6, r8, r9, sl, fp, ip, sp, pc}
   284f0:	orrvs	pc, r0, #1124073472	; 0x43000000
   284f4:			; <UNDEFINED> instruction: 0xf8d8602b
   284f8:	strmi	r3, [r3], #-40	; 0xffffffd8
   284fc:			; <UNDEFINED> instruction: 0xf8c84658
   28500:			; <UNDEFINED> instruction: 0xf7f83028
   28504:			; <UNDEFINED> instruction: 0xf89bfc7d
   28508:	blcs	b4520 <wprintw@plt+0xb10c8>
   2850c:			; <UNDEFINED> instruction: 0xf0004681
   28510:	andcs	r8, r1, #228	; 0xe4
   28514:	str	r9, [fp], sl, lsl #4
   28518:	movwcs	r9, #31240	; 0x7a08
   2851c:			; <UNDEFINED> instruction: 0xe7906013
   28520:	ldrbmi	r4, [r8], -r1, asr #12
   28524:			; <UNDEFINED> instruction: 0xffc2f7fe
   28528:	ldmdbls	r4!, {r3, r9, fp, ip, pc}
   2852c:	ldrdpl	pc, [r8], -r8	; <UNPREDICTABLE>
   28530:	bcc	463d98 <wprintw@plt+0x460940>
   28534:	ldrbmi	r9, [sl], -r1, lsl #4
   28538:	strtmi	r9, [r1], -r0, lsl #2
   2853c:	strbmi	r4, [r0], -r5, lsl #8
   28540:	eorpl	pc, r8, r8, asr #17
   28544:	blx	fffe6548 <wprintw@plt+0xfffe30f0>
   28548:			; <UNDEFINED> instruction: 0xf7ff9006
   2854c:	blls	257328 <wprintw@plt+0x253ed0>
   28550:			; <UNDEFINED> instruction: 0xe7766018
   28554:	andsls	pc, r8, sp, asr #17
   28558:	bllt	fe92655c <wprintw@plt+0xfe923104>
   2855c:	ldrtmi	r2, [r0], -r6, lsl #4
   28560:	andcs	pc, r0, fp, asr #17
   28564:	tstls	r5, sl, lsl r6
   28568:			; <UNDEFINED> instruction: 0xf836f7fa
   2856c:	stmdbls	r5, {r0, r3, r8, r9, sp}
   28570:	andcc	pc, r0, fp, asr #17
   28574:	ldrbt	r4, [r0], r4, lsl #12
   28578:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
   2857c:			; <UNDEFINED> instruction: 0x463aae15
   28580:	strmi	r4, [r3], #-1601	; 0xfffff9bf
   28584:			; <UNDEFINED> instruction: 0xf8c84630
   28588:			; <UNDEFINED> instruction: 0xf7f83028
   2858c:			; <UNDEFINED> instruction: 0xf89dfc39
   28590:	bcs	b06f8 <wprintw@plt+0xad2a0>
   28594:	adcsle	r4, pc, r3, lsl #12
   28598:			; <UNDEFINED> instruction: 0xf0002a15
   2859c:	strhcs	r8, [r1, -r4]
   285a0:	tstls	r1, r3, lsl r8
   285a4:			; <UNDEFINED> instruction: 0x46414632
   285a8:	ldrls	r9, [r3], #-1792	; 0xfffff900
   285ac:	ldrls	sl, [r4], #-3103	; 0xfffff3e1
   285b0:	mrc2	7, 5, pc, cr6, cr14, {7}
   285b4:	bicle	r2, sl, r0, lsl #16
   285b8:			; <UNDEFINED> instruction: 0x4641463a
   285bc:			; <UNDEFINED> instruction: 0xf7f84658
   285c0:	blls	227644 <wprintw@plt+0x2241ec>
   285c4:	ldclvs	14, cr9, [fp, #68]	; 0x44
   285c8:	blcs	b0098 <wprintw@plt+0xacc40>
   285cc:	ldrbmi	fp, [r3], -ip, lsr #31
   285d0:			; <UNDEFINED> instruction: 0xf0322300
   285d4:	strmi	r0, [r1], r2, lsl #4
   285d8:	bichi	pc, r1, r0
   285dc:			; <UNDEFINED> instruction: 0x1e919a13
   285e0:	tsteq	r2, r1, lsr r0	; <UNPREDICTABLE>
   285e4:			; <UNDEFINED> instruction: 0x81bbf000
   285e8:	svclt	0x000c2e03
   285ec:	tstcs	r0, r1, lsl #2
   285f0:			; <UNDEFINED> instruction: 0xf000910b
   285f4:	bcs	108d40 <wprintw@plt+0x1058e8>
   285f8:			; <UNDEFINED> instruction: 0x81bdf000
   285fc:			; <UNDEFINED> instruction: 0xf0402e00
   28600:			; <UNDEFINED> instruction: 0xf89d819b
   28604:	stmdbls	fp, {r3, r6, lr}
   28608:	svclt	0x00082e00
   2860c:	strmi	r2, [r8], -r1, lsl #2
   28610:			; <UNDEFINED> instruction: 0xf0002a00
   28614:	bcs	108c78 <wprintw@plt+0x105820>
   28618:	teqhi	r2, r0, asr #32	; <UNPREDICTABLE>
   2861c:	stmdavc	lr, {r2, r4, r8, fp, ip, pc}
   28620:			; <UNDEFINED> instruction: 0xf0002800
   28624:	blcs	48af4 <wprintw@plt+0x4569c>
   28628:	orrhi	pc, pc, r0
   2862c:	movwls	r4, #46624	; 0xb620
   28630:	stc	7, cr15, [lr, #872]!	; 0x368
   28634:	blls	30ee88 <wprintw@plt+0x30ba30>
   28638:	svclt	0x00182a03
   2863c:	strmi	r2, [r4], -r0, lsl #20
   28640:	msrhi	CPSR_c, r0, asr #32
   28644:	movwls	r4, #46640	; 0xb630
   28648:	stc	7, cr15, [r2, #872]!	; 0x368
   2864c:	strmi	r9, [r6], -fp, lsl #22
   28650:	svccc	0x00fff1b6
   28654:			; <UNDEFINED> instruction: 0xf1b4bf18
   28658:			; <UNDEFINED> instruction: 0xf0003fff
   2865c:	bls	348a98 <wprintw@plt+0x345640>
   28660:	svclt	0x002c42a6
   28664:			; <UNDEFINED> instruction: 0xf0022200
   28668:	bcs	28e74 <wprintw@plt+0x25a1c>
   2866c:	cmnhi	r7, r0, asr #32	; <UNPREDICTABLE>
   28670:	bvs	654c24 <wprintw@plt+0x6517cc>
   28674:	ldmdavs	sl, {r0, r3, r8, fp, ip, pc}^
   28678:			; <UNDEFINED> instruction: 0xf0004288
   2867c:			; <UNDEFINED> instruction: 0xf84281a3
   28680:	ldmvs	r9, {r5, lr}
   28684:	vmovne	r6, r0, s20, s21
   28688:			; <UNDEFINED> instruction: 0xf8416218
   2868c:	movwcs	r6, #34	; 0x22
   28690:	stceq	0, cr15, [r1], {79}	; 0x4f
   28694:	svclt	0x008c429c
   28698:	andcs	r2, r1, #0, 4
   2869c:	svclt	0x0038429e
   286a0:	mrslt	r2, (UNDEF: 106)
   286a4:			; <UNDEFINED> instruction: 0xf0031158
   286a8:	blx	328f2c <wprintw@plt+0x325ad4>
   286ac:			; <UNDEFINED> instruction: 0xf855f102
   286b0:	movwmi	r2, #40992	; 0xa020
   286b4:	eorcs	pc, r0, r5, asr #16
   286b8:			; <UNDEFINED> instruction: 0xf5b33301
   286bc:	mvnle	r7, r0, lsl #31
   286c0:	movwcs	r9, #2568	; 0xa08
   286c4:	ssat	r6, #12, r3
   286c8:	mulcc	r4, fp, r8
   286cc:			; <UNDEFINED> instruction: 0xf47f2b02
   286d0:	bls	253938 <wprintw@plt+0x2504e0>
   286d4:	andsvs	r2, r3, r9, lsl #6
   286d8:	bls	261938 <wprintw@plt+0x25e4e0>
   286dc:	andsvs	r2, r3, r2, lsl #6
   286e0:	strtmi	lr, [r8], -pc, lsr #13
   286e4:			; <UNDEFINED> instruction: 0xf7da9606
   286e8:	ldrbmi	lr, [r0], -r6, lsl #22
   286ec:	bl	e665c <wprintw@plt+0xe3204>
   286f0:	movwcs	r9, #51720	; 0xca08
   286f4:			; <UNDEFINED> instruction: 0xf7ff6013
   286f8:	bls	25717c <wprintw@plt+0x253d24>
   286fc:	movwcs	r9, #25350	; 0x6306
   28700:			; <UNDEFINED> instruction: 0xf7ff6013
   28704:			; <UNDEFINED> instruction: 0xf8d8ba99
   28708:	andcs	r3, r1, #40	; 0x28
   2870c:	movweq	lr, #39843	; 0x9ba3
   28710:	eorcc	pc, r8, r8, asr #17
   28714:			; <UNDEFINED> instruction: 0xf88b9b11
   28718:	strb	r2, [r3, #4]
   2871c:	andeq	r9, r1, r8, asr #28
   28720:	andeq	r0, r0, ip, ror #6
   28724:			; <UNDEFINED> instruction: 0xffff9d61
   28728:	andeq	r9, r1, r8, ror #26
   2872c:			; <UNDEFINED> instruction: 0xffff91df
   28730:			; <UNDEFINED> instruction: 0xffff9a5f
   28734:			; <UNDEFINED> instruction: 0xffff99c3
   28738:			; <UNDEFINED> instruction: 0xffff9965
   2873c:	andeq	r2, r0, r4, lsl r9
   28740:	andeq	r8, r0, r4, lsr #18
   28744:			; <UNDEFINED> instruction: 0x000049ba
   28748:	andeq	r5, r0, ip, lsl sp
   2874c:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
   28750:			; <UNDEFINED> instruction: 0xf8c8444b
   28754:	blls	2b47fc <wprintw@plt+0x2b13a4>
   28758:	svcne	0x002bb14b
   2875c:	tsteq	ip, r5, lsl #2	; <UNPREDICTABLE>
   28760:	svccs	0x0004f853
   28764:	b	1bf91d0 <wprintw@plt+0x1bf5d78>
   28768:	andsvs	r0, sl, r2, lsl #4
   2876c:	blls	21cf54 <wprintw@plt+0x219afc>
   28770:	stmdacs	r1, {r3, r4, r6, r7, r8, sl, fp, sp, lr}
   28774:	blls	21fbb4 <wprintw@plt+0x21c75c>
   28778:			; <UNDEFINED> instruction: 0xf1051f2a
   2877c:	blvs	ff6e97f4 <wprintw@plt+0xff6e639c>
   28780:			; <UNDEFINED> instruction: 0xf8523b04
   28784:			; <UNDEFINED> instruction: 0xf8531f04
   28788:	addsmi	r6, r4, #4, 30
   2878c:	tsteq	r6, r1, lsl #20
   28790:	mvnsle	r6, r1, lsl r0
   28794:			; <UNDEFINED> instruction: 0x3014f8da
   28798:			; <UNDEFINED> instruction: 0xf8dabb5b
   2879c:	bllt	10f4804 <wprintw@plt+0x10f13ac>
   287a0:			; <UNDEFINED> instruction: 0x301cf8da
   287a4:			; <UNDEFINED> instruction: 0xf8dabb2b
   287a8:	bllt	4f4830 <wprintw@plt+0x4f13d8>
   287ac:	stcle	8, cr2, [r6, #-4]
   287b0:	ldrdcc	pc, [r4], -sl	; <UNPREDICTABLE>
   287b4:			; <UNDEFINED> instruction: 0xf89ab9eb
   287b8:	bfieq	r3, r0, #0, #28
   287bc:	blge	51d828 <wprintw@plt+0x51a3d0>
   287c0:			; <UNDEFINED> instruction: 0x461c4650
   287c4:			; <UNDEFINED> instruction: 0xf8bef7f9
   287c8:	movwcs	r9, #2055	; 0x807
   287cc:	ldrmi	r9, [sl], -r0, lsl #8
   287d0:	ldrls	r2, [r3, #-1027]	; 0xfffffbfd
   287d4:	eorscc	r4, r8, r1, lsl #12
   287d8:			; <UNDEFINED> instruction: 0xf88d3140
   287dc:			; <UNDEFINED> instruction: 0xf7f94050
   287e0:	strdls	pc, [r6], -fp
   287e4:			; <UNDEFINED> instruction: 0xf47f2800
   287e8:	bls	253160 <wprintw@plt+0x24fd08>
   287ec:	andsvs	r2, r3, ip, lsl #6
   287f0:	blls	222094 <wprintw@plt+0x21ec3c>
   287f4:	ldrteq	pc, [r8], #-259	; 0xfffffefd	; <UNPREDICTABLE>
   287f8:	cmpeq	r0, r3, lsl #2	; <UNPREDICTABLE>
   287fc:			; <UNDEFINED> instruction: 0x2058f893
   28800:	movwcs	r4, #1566	; 0x61e
   28804:			; <UNDEFINED> instruction: 0xf0424620
   28808:			; <UNDEFINED> instruction: 0xf8860202
   2880c:	mrcge	0, 0, r2, cr3, cr8, {2}
   28810:			; <UNDEFINED> instruction: 0x9600461a
   28814:	strcs	r9, [r6], -r9, lsl #12
   28818:			; <UNDEFINED> instruction: 0xf8cd9105
   2881c:			; <UNDEFINED> instruction: 0xf88da04c
   28820:			; <UNDEFINED> instruction: 0xf7f96050
   28824:	ldrdls	pc, [r6], -r9
   28828:	sbcsle	r2, lr, r0, lsl #16
   2882c:	svcne	0x002b9905
   28830:	andseq	pc, ip, #1073741825	; 0x40000001
   28834:	svceq	0x0004f853
   28838:	cmple	fp, r0, lsl #16
   2883c:			; <UNDEFINED> instruction: 0xd1f9429a
   28840:			; <UNDEFINED> instruction: 0xf7da4628
   28844:			; <UNDEFINED> instruction: 0xf7ffea58
   28848:	subseq	fp, r3, ip, lsr #20
   2884c:	movwls	r3, #25345	; 0x6301
   28850:			; <UNDEFINED> instruction: 0xf7da0099
   28854:	stmdacs	r0, {r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
   28858:			; <UNDEFINED> instruction: 0xf8dad0c7
   2885c:			; <UNDEFINED> instruction: 0xf8ca3014
   28860:	str	r0, [r3], -r0
   28864:	stmib	sp, {r2, r4, fp, ip, pc}^
   28868:			; <UNDEFINED> instruction: 0xf7da320e
   2886c:	ldmib	sp, {r2, sl, fp, sp, lr, pc}^
   28870:	stmdacs	r1, {r1, r2, r3, r9, ip, sp}
   28874:	addshi	pc, sp, r0, asr #4
   28878:	movwcs	r9, #14856	; 0x3a08
   2887c:	strb	r6, [r0, #19]!
   28880:	cmnle	r0, r0, lsl #16
   28884:	mrcls	12, 0, r9, cr4, cr2, {0}
   28888:	ldcls	6, cr14, [r2], {226}	; 0xe2
   2888c:			; <UNDEFINED> instruction: 0xf47f2b00
   28890:			; <UNDEFINED> instruction: 0xe6ddaed9
   28894:	strcs	r2, [r4], -r0, lsl #9
   28898:	bl	ff3e6808 <wprintw@plt+0xff3e33b0>
   2889c:	movwmi	pc, #260	; 0x104	; <UNPREDICTABLE>
   288a0:	blcc	8f0c4 <wprintw@plt+0x8bc6c>
   288a4:	sineqs	f7, f2
   288a8:			; <UNDEFINED> instruction: 0xf1066807
   288ac:			; <UNDEFINED> instruction: 0x26010018
   288b0:	addeq	lr, r0, r2, lsl #22
   288b4:	strbeq	lr, [r3, -r7, lsl #22]
   288b8:			; <UNDEFINED> instruction: 0x210046bc
   288bc:	svccs	0x0002f83c
   288c0:	vmul.i<illegal width 8>	<illegal reg q8.5>, q1, d3[4]
   288c4:	blcs	17e93cc <wprintw@plt+0x17e5f74>
   288c8:	sadd16mi	fp, r3, r4
   288cc:	movweq	pc, #4162	; 0x1042	; <UNPREDICTABLE>
   288d0:	stmdavs	r3, {r0, r1, r5, r8, ip, sp, pc}
   288d4:	vpmax.s8	d15, d1, d6
   288d8:	andvs	r4, r3, r3, lsl r3
   288dc:	stmdbcs	r0!, {r0, r8, ip, sp}
   288e0:	andcc	sp, r4, ip, ror #3
   288e4:	strmi	r3, [r6, #1056]	; 0x420
   288e8:	strbeq	pc, [r0, -r7, lsl #2]	; <UNPREDICTABLE>
   288ec:	ldr	sp, [r6, #-484]	; 0xfffffe1c
   288f0:	ldrb	r4, [r1, r6, lsr #12]
   288f4:	movwcs	r9, #2569	; 0xa09
   288f8:	tstls	r5, r0, lsr #12
   288fc:	ldrls	r2, [r3, #-1539]	; 0xfffff9fd
   28900:	ldrmi	r9, [sl], -r0, lsl #4
   28904:	subsvs	pc, r0, sp, lsl #17
   28908:	mcr2	7, 3, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
   2890c:	strmi	r9, [r2], -r5, lsl #18
   28910:			; <UNDEFINED> instruction: 0xf43f2800
   28914:	strtmi	sl, [r0], -sl, ror #30
   28918:	vnmlsge.f64	d9, d5, d6
   2891c:	strcs	r9, [r0], #-1536	; 0xfffffa00
   28920:	ldrmi	lr, [r5], #-2509	; 0xfffff633
   28924:			; <UNDEFINED> instruction: 0xf88d240a
   28928:			; <UNDEFINED> instruction: 0xf7f94058
   2892c:	andls	pc, r6, r5, asr lr	; <UNPREDICTABLE>
   28930:			; <UNDEFINED> instruction: 0xf47f2800
   28934:			; <UNDEFINED> instruction: 0xe758a9b6
   28938:	mlaeq	ip, sp, r8, pc	; <UNPREDICTABLE>
   2893c:	bcs	31944 <wprintw@plt+0x2e4ec>
   28940:			; <UNDEFINED> instruction: 0x4614d19e
   28944:			; <UNDEFINED> instruction: 0x6050f89d
   28948:	tstlt	sl, sl, ror #12
   2894c:	orrsle	r2, sl, r3, lsl #20
   28950:	blcs	4f58c <wprintw@plt+0x4c134>
   28954:	mrcge	4, 4, APSR_nzcv, cr11, cr15, {1}
   28958:			; <UNDEFINED> instruction: 0xf4bf42a6
   2895c:	bls	2543c4 <wprintw@plt+0x250f6c>
   28960:	andsvs	r2, r3, fp, lsl #6
   28964:	blcs	61f20 <wprintw@plt+0x5eac8>
   28968:	strcs	sp, [r0], -sp, lsl #1
   2896c:	mcrls	6, 0, lr, cr6, cr14, {2}
   28970:			; <UNDEFINED> instruction: 0xf7ff970a
   28974:	ldmdals	r4, {r2, r3, r4, r6, r7, r8, fp, ip, sp, pc}
   28978:	andcc	lr, lr, #3358720	; 0x334000
   2897c:	bl	1ee68ec <wprintw@plt+0x1ee3494>
   28980:			; <UNDEFINED> instruction: 0xf63f2801
   28984:	ldmib	sp, {r0, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   28988:	cdpcs	2, 0, cr3, cr0, cr14, {0}
   2898c:	mrcge	4, 1, APSR_nzcv, cr9, cr15, {1}
   28990:	mlaeq	ip, sp, r8, pc	; <UNPREDICTABLE>
   28994:	strb	r2, [r1], -r0, lsl #8
   28998:	stmib	sp, {r1, r4, fp, ip, pc}^
   2899c:			; <UNDEFINED> instruction: 0xf7da320e
   289a0:	ldmib	sp, {r1, r3, r5, r6, r8, r9, fp, sp, lr, pc}^
   289a4:	stmdacs	r1, {r1, r2, r3, r9, ip, sp}
   289a8:	svcge	0x0066f63f
   289ac:			; <UNDEFINED> instruction: 0xf43f2a03
   289b0:	ldmdbls	r2, {r0, r3, r4, r6, r8, r9, sl, fp, sp, pc}
   289b4:	strt	r7, [r6], -ip, lsl #16
   289b8:	movwls	r9, #43782	; 0xab06
   289bc:	bllt	10a69c0 <wprintw@plt+0x10a3568>
   289c0:	b	366930 <wprintw@plt+0x3634d8>
   289c4:	movwls	r0, #57417	; 0xe049
   289c8:	ldrmi	r1, [r0], -fp, asr #24
   289cc:	addseq	r9, r9, r9, lsl #6
   289d0:			; <UNDEFINED> instruction: 0xf7da910b
   289d4:	blls	3e324c <wprintw@plt+0x3dfdf4>
   289d8:	strmi	r9, [r2], -fp, lsl #18
   289dc:	andls	r6, fp, #152, 16	; 0x980000
   289e0:	b	566950 <wprintw@plt+0x5634f8>
   289e4:	strmi	r9, [r1], -fp, lsl #20
   289e8:	blls	3d4e98 <wprintw@plt+0x3d1a40>
   289ec:	bvs	654e54 <wprintw@plt+0x6519fc>
   289f0:	smlabtcs	r1, r3, r9, lr
   289f4:	ldrmi	lr, [r0], -r3, asr #12
   289f8:			; <UNDEFINED> instruction: 0xf7da9105
   289fc:	stmdbls	r5, {r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
   28a00:			; <UNDEFINED> instruction: 0xf7da4608
   28a04:	bls	262fec <wprintw@plt+0x25fb94>
   28a08:	andsvs	r2, r3, ip, lsl #6
   28a0c:	svclt	0x0000e519
   28a10:	svcmi	0x00f0e92d
   28a14:	stc	6, cr4, [sp, #-616]!	; 0xfffffd98
   28a18:	strmi	r8, [pc], -r2, lsl #22
   28a1c:	strmi	r4, [r1], sp, asr #26
   28a20:	addlt	r4, r9, sp, ror r4
   28a24:	ldcls	14, cr9, [r4], {21}
   28a28:	strmi	lr, [r0], -sp, asr #19
   28a2c:	stmdbpl	ip!, {r1, r3, r6, sl, fp, lr}
   28a30:	stmdavs	r4!, {r0, r2, r4, r9, sl, lr}
   28a34:			; <UNDEFINED> instruction: 0xf04f9407
   28a38:	stmdavs	ip, {sl}
   28a3c:			; <UNDEFINED> instruction: 0xf7ff9403
   28a40:	ldmdavs	r2!, {r0, r7, fp, ip, sp, lr, pc}
   28a44:			; <UNDEFINED> instruction: 0xf380fab0
   28a48:	bcs	2afbc <wprintw@plt+0x27b64>
   28a4c:	movwcs	fp, #3848	; 0xf08
   28a50:	cmnle	sl, r0, lsl #22
   28a54:	strmi	r7, [r4], -fp, lsr #18
   28a58:	rscseq	pc, r7, #3
   28a5c:	suble	r2, fp, r2, lsl #20
   28a60:			; <UNDEFINED> instruction: 0xf10d9a14
   28a64:	blx	fecab6bc <wprintw@plt+0xfeca8264>
   28a68:	bls	126c78 <wprintw@plt+0x123820>
   28a6c:	b	13f5374 <wprintw@plt+0x13f1f1c>
   28a70:	mcr	8, 0, r1, cr8, cr8, {2}
   28a74:	and	r2, r7, r0, lsl sl
   28a78:			; <UNDEFINED> instruction: 0x2c00792b
   28a7c:	strmi	fp, [r4], -r8, lsl #30
   28a80:	rscseq	pc, r7, #3
   28a84:	eorsle	r2, r7, r2, lsl #20
   28a88:	svclt	0x000c2b09
   28a8c:			; <UNDEFINED> instruction: 0xf0484643
   28a90:	orrlt	r0, fp, #67108864	; 0x4000000
   28a94:			; <UNDEFINED> instruction: 0x46539a14
   28a98:			; <UNDEFINED> instruction: 0x46484639
   28a9c:	andls	r9, r0, #1048576	; 0x100000
   28aa0:			; <UNDEFINED> instruction: 0xf7ff462a
   28aa4:	ldmdavs	r1!, {r0, r1, r2, r3, r6, fp, ip, sp, lr, pc}
   28aa8:			; <UNDEFINED> instruction: 0xf280fab0
   28aac:	ldmdbeq	r2, {r0, r1, r9, sl, lr}^
   28ab0:	svclt	0x00142900
   28ab4:			; <UNDEFINED> instruction: 0xf04f4694
   28ab8:			; <UNDEFINED> instruction: 0xf1bc0c00
   28abc:			; <UNDEFINED> instruction: 0xd1290f00
   28ac0:	svclt	0x00182c00
   28ac4:	sbcsle	r2, r7, r0, lsl #16
   28ac8:	strtmi	r9, [r2], -r2
   28acc:			; <UNDEFINED> instruction: 0xf8cd9803
   28ad0:	cdp	0, 1, cr11, cr8, cr0, {0}
   28ad4:	eorscc	r1, r8, r0, lsl sl
   28ad8:			; <UNDEFINED> instruction: 0xcc00e9cb
   28adc:	ldceq	0, cr15, [r0], {79}	; 0x4f
   28ae0:	andsgt	pc, r8, sp, lsl #17
   28ae4:	ldc2l	7, cr15, [r8, #-996]!	; 0xfffffc1c
   28ae8:	mvnlt	r9, r2, lsl #22
   28aec:	strmi	r7, [r4], -fp, lsr #18
   28af0:	rscseq	pc, r7, #3
   28af4:	bicle	r2, r7, r2, lsl #20
   28af8:	blmi	5fb360 <wprintw@plt+0x5f7f08>
   28afc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   28b00:	blls	202b70 <wprintw@plt+0x1ff718>
   28b04:	qsuble	r4, sl, r2
   28b08:	andlt	r4, r9, r0, lsr #12
   28b0c:	blhi	e3e08 <wprintw@plt+0xe09b0>
   28b10:	svchi	0x00f0e8bd
   28b14:	ldmdbmi	r2, {r2, r3, r6, r7, r8, ip, sp, pc}
   28b18:	strtmi	r2, [r0], -r0, lsl #4
   28b1c:	ldrbtmi	r4, [r9], #-1556	; 0xfffff9ec
   28b20:	blx	fe7e6b08 <wprintw@plt+0xfe7e36b0>
   28b24:	stmdbmi	pc, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   28b28:	ldrmi	r4, [r8], -r2, lsl #12
   28b2c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   28b30:			; <UNDEFINED> instruction: 0xf7f82102
   28b34:	ldmib	sp, {r0, r2, r4, r7, r9, fp, ip, sp, lr, pc}^
   28b38:	strtmi	r2, [r0], -r2, lsl #2
   28b3c:	blx	fe466b24 <wprintw@plt+0xfe4636cc>
   28b40:	movwcs	r9, #51714	; 0xca02
   28b44:			; <UNDEFINED> instruction: 0x46146033
   28b48:	strcs	lr, [r0], #-2006	; 0xfffff82a
   28b4c:			; <UNDEFINED> instruction: 0xf7dae7d4
   28b50:	svclt	0x0000e946
   28b54:	andeq	r8, r1, r8, lsl #31
   28b58:	andeq	r0, r0, ip, ror #6
   28b5c:	andeq	r8, r1, ip, lsr #29
   28b60:			; <UNDEFINED> instruction: 0xffff8e6b
   28b64:			; <UNDEFINED> instruction: 0xffff8e5d
   28b68:	svcmi	0x00f0e92d
   28b6c:	stc	6, cr4, [sp, #-612]!	; 0xfffffd9c
   28b70:	strmi	r8, [r7], -r2, lsl #22
   28b74:	mcrrmi	14, 4, r4, sl, cr9
   28b78:	stmdavs	sp, {r1, r2, r3, r4, r5, r6, sl, lr}
   28b7c:	cdp	0, 0, cr11, cr8, cr9, {4}
   28b80:	ldmdbpl	r4!, {r4, r7, r9, fp, ip, sp}
   28b84:	bne	4643ac <wprintw@plt+0x460f54>
   28b88:	ldrsbge	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   28b8c:	stmdavs	r4!, {r1, r2, r4, r9, sl, lr}
   28b90:			; <UNDEFINED> instruction: 0xf04f9407
   28b94:	cfstrdvs	mvd0, [ip, #-0]
   28b98:	andge	pc, r4, sp, asr #17
   28b9c:	cfldrsls	mvf9, [r4], {3}
   28ba0:			; <UNDEFINED> instruction: 0xf7ff9400
   28ba4:			; <UNDEFINED> instruction: 0xf8daff35
   28ba8:	blx	fec34bb0 <wprintw@plt+0xfec31758>
   28bac:	b	1426db4 <wprintw@plt+0x142395c>
   28bb0:	blcs	2ed18 <wprintw@plt+0x2b8c0>
   28bb4:			; <UNDEFINED> instruction: 0x4643bf14
   28bb8:	blcs	317c0 <wprintw@plt+0x2e368>
   28bbc:	vst4.16	{d29,d31,d33,d35}, [r9 :128], r9
   28bc0:	strmi	r0, [r4], -r0, lsl #22
   28bc4:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   28bc8:	mlas	r6, r8, r6, r4
   28bcc:	blx	fed0f824 <wprintw@plt+0xfed0c3cc>
   28bd0:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   28bd4:	svclt	0x00182909
   28bd8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   28bdc:	stfvsp	f3, [fp, #-940]!	; 0xfffffc54
   28be0:	ldmdals	r4, {r0, r1, r9, fp, ip, pc}
   28be4:	bne	46444c <wprintw@plt+0x460ff4>
   28be8:	ldrtmi	r6, [r2], -sl, ror #10
   28bec:	andls	r9, r0, r2, lsl #6
   28bf0:	mrc	6, 0, r4, cr8, cr8, {1}
   28bf4:			; <UNDEFINED> instruction: 0xf8cd3a90
   28bf8:			; <UNDEFINED> instruction: 0xf7ffa004
   28bfc:			; <UNDEFINED> instruction: 0xf8daff09
   28c00:	blx	fec2cc08 <wprintw@plt+0xfec297b0>
   28c04:	strmi	pc, [r3], -r0, lsl #5
   28c08:	stmdbcs	r0, {r1, r4, r6, r8, fp}
   28c0c:	andcs	fp, r0, #8, 30
   28c10:	vstmdbvs	sl!, {d27-<overflow reg d47>}
   28c14:	movwmi	r9, #43266	; 0xa902
   28c18:	strtmi	r6, [r2], -sl, ror #10
   28c1c:	andls	pc, r0, sp, asr #17
   28c20:	cmpeq	r0, r5, lsl #2	; <UNPREDICTABLE>
   28c24:	stmdahi	r0, {r0, r3, r6, r7, r8, fp, sp, lr, pc}
   28c28:	eorseq	pc, r8, r5, lsl #2
   28c2c:			; <UNDEFINED> instruction: 0xf88d240a
   28c30:			; <UNDEFINED> instruction: 0xf7f94018
   28c34:			; <UNDEFINED> instruction: 0x4604fcd1
   28c38:	ldmdbvc	r3!, {r3, r4, r5, r8, r9, ip, sp, pc}
   28c3c:	tstle	r6, sl, lsl #22
   28c40:			; <UNDEFINED> instruction: 0x4639465a
   28c44:			; <UNDEFINED> instruction: 0xf7fe4630
   28c48:	ldmdbvc	r1!, {r0, r4, r5, sl, fp, ip, sp, lr, pc}
   28c4c:			; <UNDEFINED> instruction: 0xf0016aba
   28c50:	blcs	a9c34 <wprintw@plt+0xa67dc>
   28c54:	adcsvs	r4, r8, #16, 8	; 0x10000000
   28c58:	movwcs	sp, #440	; 0x1b8
   28c5c:	ldrdlt	lr, [r4, #125]	; 0x7d
   28c60:			; <UNDEFINED> instruction: 0x46204910
   28c64:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   28c68:			; <UNDEFINED> instruction: 0xf7f84614
   28c6c:	bmi	3e7458 <wprintw@plt+0x3e4000>
   28c70:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   28c74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   28c78:	subsmi	r9, sl, r7, lsl #22
   28c7c:	strtmi	sp, [r0], -fp, lsl #2
   28c80:	ldc	0, cr11, [sp], #36	; 0x24
   28c84:	pop	{r1, r8, r9, fp, pc}
   28c88:	movwcs	r8, #53232	; 0xcff0
   28c8c:	andcc	pc, r0, sl, asr #17
   28c90:	strcs	lr, [r0], #-2029	; 0xfffff813
   28c94:			; <UNDEFINED> instruction: 0xf7dae7eb
   28c98:	svclt	0x0000e8a2
   28c9c:	andeq	r8, r1, r0, lsr lr
   28ca0:	andeq	r0, r0, ip, ror #6
   28ca4:			; <UNDEFINED> instruction: 0xffff8d23
   28ca8:	andeq	r8, r1, r6, lsr sp
   28cac:	svcmi	0x00f0e92d
   28cb0:	stc	6, cr4, [sp, #-524]!	; 0xfffffdf4
   28cb4:	ldrmi	r8, [r4], -r2, lsl #22
   28cb8:	blcs	c6703c <wprintw@plt+0xc63be4>
   28cbc:	svcvc	0x0000461e
   28cc0:			; <UNDEFINED> instruction: 0xf8cb460f
   28cc4:	ldrbtmi	r3, [sl], #-12
   28cc8:	blcc	96704c <wprintw@plt+0x963bf4>
   28ccc:			; <UNDEFINED> instruction: 0xf8dbb0a5
   28cd0:			; <UNDEFINED> instruction: 0xf0205004
   28cd4:			; <UNDEFINED> instruction: 0xf8df006f
   28cd8:	ldmpl	r3, {r2, r3, r4, r8, r9, fp, ip, pc}^
   28cdc:	ldrbtmi	r2, [r9], #3487	; 0xd9f
   28ce0:	ldrdge	pc, [r0], -fp
   28ce4:			; <UNDEFINED> instruction: 0x9323681b
   28ce8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   28cec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   28cf0:	andseq	pc, ip, fp, lsl #17
   28cf4:	andcc	pc, r8, fp, asr #17
   28cf8:	andscc	pc, r8, fp, asr #17
   28cfc:	vcgt.s8	d25, d0, d8
   28d00:	adccs	r8, r0, #-1291845632	; 0xb3000000
   28d04:			; <UNDEFINED> instruction: 0xf8cb2100
   28d08:	ldrbmi	r2, [r0], -r8
   28d0c:	b	566c7c <wprintw@plt+0x563824>
   28d10:			; <UNDEFINED> instruction: 0x23aaf64a
   28d14:			; <UNDEFINED> instruction: 0x23aaf6c0
   28d18:	addsmi	r2, ip, #-268435455	; 0xf0000001
   28d1c:	subcs	pc, r0, sl, asr #17
   28d20:	andhi	pc, r0, #128	; 0x80
   28d24:			; <UNDEFINED> instruction: 0xf8ca1c63
   28d28:	movwls	r3, #8196	; 0x2004
   28d2c:			; <UNDEFINED> instruction: 0xf7da00d8
   28d30:			; <UNDEFINED> instruction: 0xf8cae934
   28d34:	stccs	0, cr0, [r0], {-0}
   28d38:	strthi	pc, [r5], #0
   28d3c:	subeq	r2, r9, r1, lsl #2
   28d40:	rscsle	r4, ip, #140, 4	; 0xc0000008
   28d44:	andcs	r1, ip, sp, asr #28
   28d48:	svc	0x001ef7d9
   28d4c:	subpl	pc, r4, sl, asr #17
   28d50:	eoreq	pc, r0, sl, asr #17
   28d54:	ldm	ip!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28d58:	andcs	r4, lr, r3, lsl #12
   28d5c:	subscc	pc, ip, sl, asr #17
   28d60:	b	fe366cd0 <wprintw@plt+0xfe363878>
   28d64:			; <UNDEFINED> instruction: 0xf0037803
   28d68:	blcs	1569cec <wprintw@plt+0x1566894>
   28d6c:	stmdavc	r3, {r1, r3, r4, r8, ip, lr, pc}^
   28d70:	bicseq	pc, pc, #3
   28d74:	tstle	r5, r4, asr fp
   28d78:			; <UNDEFINED> instruction: 0xf0037883
   28d7c:	blcs	11a9d00 <wprintw@plt+0x11a68a8>
   28d80:	stmiavc	r3, {r4, r8, ip, lr, pc}^
   28d84:	svclt	0x000c2b2d
   28d88:	movwcs	r2, #13060	; 0x3304
   28d8c:	stclpl	8, cr1, [r3], {194}	; 0xc2
   28d90:	tstle	r7, r8, lsr fp
   28d94:	stmdblt	fp!, {r0, r1, r4, r6, fp, ip, sp, lr}
   28d98:			; <UNDEFINED> instruction: 0x3058f89a
   28d9c:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   28da0:	subscc	pc, r8, sl, lsl #17
   28da4:	ldrsbcs	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   28da8:			; <UNDEFINED> instruction: 0x3058f89a
   28dac:	vpmax.u32	d18, d15, d1
   28db0:			; <UNDEFINED> instruction: 0xf88a03c3
   28db4:	stcle	0, cr3, [r9, #-352]	; 0xfffffea0
   28db8:			; <UNDEFINED> instruction: 0xf015b2dd
   28dbc:			; <UNDEFINED> instruction: 0xf0000504
   28dc0:			; <UNDEFINED> instruction: 0xf8df81ce
   28dc4:	ldrbtmi	r3, [fp], #-2612	; 0xfffff5cc
   28dc8:	eorscc	pc, ip, sl, asr #17
   28dcc:	ldrdcc	pc, [r0], -sl
   28dd0:			; <UNDEFINED> instruction: 0xf0002b00
   28dd4:			; <UNDEFINED> instruction: 0xf8da81a7
   28dd8:	blcs	34e60 <wprintw@plt+0x31a08>
   28ddc:			; <UNDEFINED> instruction: 0x81a2f000
   28de0:	bcs	667164 <wprintw@plt+0x663d0c>
   28de4:	movwls	r2, #33536	; 0x8300
   28de8:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
   28dec:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   28df0:			; <UNDEFINED> instruction: 0xf0002a00
   28df4:			; <UNDEFINED> instruction: 0xf8df81b2
   28df8:			; <UNDEFINED> instruction: 0xf04f2a08
   28dfc:			; <UNDEFINED> instruction: 0xf8590101
   28e00:	bcs	30e10 <wprintw@plt+0x2d9b8>
   28e04:			; <UNDEFINED> instruction: 0x81a7f000
   28e08:			; <UNDEFINED> instruction: 0xf013430b
   28e0c:	movwls	r0, #21503	; 0x53ff
   28e10:			; <UNDEFINED> instruction: 0xf10ad00b
   28e14:	smlabbcs	r0, r8, r0, r0
   28e18:	svc	0x00a8f7d9
   28e1c:			; <UNDEFINED> instruction: 0xf0402800
   28e20:	blls	24942c <wprintw@plt+0x245fd4>
   28e24:			; <UNDEFINED> instruction: 0xf0402b00
   28e28:			; <UNDEFINED> instruction: 0xf8db817f
   28e2c:	subcs	r5, ip, #20
   28e30:	stmdage	pc, {r8, sp}	; <UNPREDICTABLE>
   28e34:	stmib	r0, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28e38:	addeq	pc, r0, r6, lsl #8
   28e3c:	stmdaeq	r0, {r0, r2, r6, r9, fp, sp, lr, pc}
   28e40:	ldrsbcs	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   28e44:			; <UNDEFINED> instruction: 0x0100f1b8
   28e48:			; <UNDEFINED> instruction: 0x3058f89a
   28e4c:	svclt	0x00189003
   28e50:	stmdacc	r0, {r0, r8, sp}
   28e54:	cfstr32ge	mvfx9, [lr, #-120]	; 0xffffff88
   28e58:	andcs	fp, r1, r8, lsl pc
   28e5c:			; <UNDEFINED> instruction: 0xf88d970e
   28e60:	vaddl.u8	q8, d19, d0
   28e64:	ldrls	r0, [sl], #-128	; 0xffffff80
   28e68:	biceq	pc, r0, #201326595	; 0xc000003
   28e6c:	stmib	sp, {r0, r3, r4, sl, ip, pc}^
   28e70:			; <UNDEFINED> instruction: 0xf88d441b
   28e74:			; <UNDEFINED> instruction: 0xf88d1083
   28e78:			; <UNDEFINED> instruction: 0xf88d0081
   28e7c:	eorls	r3, r2, #130	; 0x82
   28e80:			; <UNDEFINED> instruction: 0xf0402c00
   28e84:	tstlt	r1, r0, asr #2
   28e88:	blls	110acc <wprintw@plt+0x10d674>
   28e8c:	blcs	4ead0 <wprintw@plt+0x4b678>
   28e90:	bcs	9cf78 <wprintw@plt+0x99b20>
   28e94:	mvnhi	pc, #64, 6
   28e98:			; <UNDEFINED> instruction: 0xf7f84628
   28e9c:	stmiblt	r8, {r0, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}
   28ea0:	addsmi	r9, ip, #22528	; 0x5800
   28ea4:	ldrhi	pc, [sl], #-832	; 0xfffffcc0
   28ea8:			; <UNDEFINED> instruction: 0xf8da9b15
   28eac:	ldmdbls	r7, {r2, r3, r4, r6, sp}
   28eb0:	addsmi	r4, r9, #318767104	; 0x13000000
   28eb4:	ldrhi	pc, [r2], #-768	; 0xfffffd00
   28eb8:	strtmi	r0, [r8], -r9, asr #32
   28ebc:			; <UNDEFINED> instruction: 0xf910f7f8
   28ec0:	rscle	r2, r9, r0, lsl #16
   28ec4:	ldrdmi	pc, [r0], -fp
   28ec8:	blvs	fe9ccef0 <wprintw@plt+0xfe9c9a98>
   28ecc:	ldrtmi	fp, [r0], -lr, lsr #2
   28ed0:			; <UNDEFINED> instruction: 0xf7d96836
   28ed4:	mcrcs	15, 0, lr, cr0, cr0, {0}
   28ed8:	tstcs	pc, #1073741886	; 0x4000003e
   28edc:	strtvs	r6, [r3], #-2336	; 0xfffff6e0
   28ee0:	stmib	r4, {r9, sl, sp}^
   28ee4:			; <UNDEFINED> instruction: 0xf7d9660d
   28ee8:	strtmi	lr, [r8], -r6, lsl #30
   28eec:			; <UNDEFINED> instruction: 0xf7f86126
   28ef0:	blls	1a8b14 <wprintw@plt+0x1a56bc>
   28ef4:			; <UNDEFINED> instruction: 0xf0002b00
   28ef8:			; <UNDEFINED> instruction: 0xf10a8117
   28efc:			; <UNDEFINED> instruction: 0xf7d90088
   28f00:	tst	r1, r8, asr #29
   28f04:	vpmax.u8	d2, d0, d1
   28f08:	ldcls	3, cr8, [r7], {62}	; 0x3e
   28f0c:	svceq	0x0000f1b8
   28f10:	eorhi	pc, r8, #0
   28f14:	blls	58f784 <wprintw@plt+0x58c32c>
   28f18:	svclt	0x00a84294
   28f1c:	addsmi	r4, ip, #20, 12	; 0x1400000
   28f20:			; <UNDEFINED> instruction: 0xf000dc02
   28f24:	svcls	0x000fbc39
   28f28:	ldmdals	r4, {r1, r2, r3, r9, fp, ip, pc}
   28f2c:	ldmdbls	lr, {r1, r3, r4, sl, lr}
   28f30:	stcpl	12, cr5, [sl], {18}
   28f34:	movwcc	r5, #5370	; 0x14fa
   28f38:			; <UNDEFINED> instruction: 0xd1f4429c
   28f3c:	ldrls	r2, [r5], #-768	; 0xfffffd00
   28f40:	movwls	r9, #33814	; 0x8416
   28f44:	ldrdhi	pc, [r0], -fp
   28f48:			; <UNDEFINED> instruction: 0xf446ab09
   28f4c:	strcs	r0, [r0, -r0, lsl #4]
   28f50:			; <UNDEFINED> instruction: 0x46294618
   28f54:	andsvc	pc, r8, fp, asr #17
   28f58:	bcc	fe464780 <wprintw@plt+0xfe461328>
   28f5c:	addvs	pc, r0, r8, asr #17
   28f60:	blx	fe966f60 <wprintw@plt+0xfe963b08>
   28f64:	stmdbge	r8, {r3, r4, sl, fp, ip, pc}
   28f68:	tstls	r1, r3, lsr r6
   28f6c:	mrc	6, 0, r4, cr8, cr9, {2}
   28f70:			; <UNDEFINED> instruction: 0x97002a90
   28f74:	strtmi	r4, [r8], -r4, lsl #8
   28f78:			; <UNDEFINED> instruction: 0xf7ff9418
   28f7c:	blls	268758 <wprintw@plt+0x265300>
   28f80:	blcs	3a798 <wprintw@plt+0x37340>
   28f84:	orrhi	pc, fp, #64	; 0x40
   28f88:	ldrteq	pc, [r8], -r8, lsl #2	; <UNPREDICTABLE>
   28f8c:	cmpeq	r0, r8, lsl #2	; <UNPREDICTABLE>
   28f90:	andls	sl, r2, #45056	; 0xb000
   28f94:	ldrtmi	r9, [r0], -r0, lsl #4
   28f98:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
   28f9c:	strcs	r3, [r2, -fp, lsl #6]
   28fa0:			; <UNDEFINED> instruction: 0xf88d9104
   28fa4:			; <UNDEFINED> instruction: 0xf7f97030
   28fa8:	stmdbls	r4, {r0, r1, r2, r4, r8, r9, fp, ip, sp, lr, pc}
   28fac:	strmi	r4, [r3], -r7, lsl #12
   28fb0:	blls	d55a8 <wprintw@plt+0xd2150>
   28fb4:	mcrls	6, 0, r4, cr2, cr0, {1}
   28fb8:	strcs	r4, [r0], #-1570	; 0xfffff9de
   28fbc:	movwls	r9, #1035	; 0x40b
   28fc0:	rsbsvs	r4, r4, fp, lsr r6
   28fc4:			; <UNDEFINED> instruction: 0xf88d2410
   28fc8:			; <UNDEFINED> instruction: 0xf7f94030
   28fcc:	ldrtmi	pc, [fp], -r5, lsl #22	; <UNPREDICTABLE>
   28fd0:	blx	fedfa7f4 <wprintw@plt+0xfedf739c>
   28fd4:			; <UNDEFINED> instruction: 0xf8dbf687
   28fd8:	ldmdbeq	r6!, {lr}^
   28fdc:	svclt	0x00082b00
   28fe0:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx1
   28fe4:	cmnhi	r3, #64	; 0x40	; <UNPREDICTABLE>
   28fe8:	andcs	r6, ip, #6488064	; 0x630000
   28fec:	eorsvc	pc, r4, sl, asr #17
   28ff0:	stmibeq	r3, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   28ff4:			; <UNDEFINED> instruction: 0xf703fb02
   28ff8:			; <UNDEFINED> instruction: 0xf7d94648
   28ffc:	strmi	lr, [r0], lr, asr #31
   29000:			; <UNDEFINED> instruction: 0xf8c44648
   29004:			; <UNDEFINED> instruction: 0xf7d9800c
   29008:	strmi	lr, [r1], r8, asr #31
   2900c:			; <UNDEFINED> instruction: 0xf8c44638
   29010:			; <UNDEFINED> instruction: 0xf7d99010
   29014:	strmi	lr, [r3], -r2, asr #31
   29018:	cmnvs	r3, r8, lsr r6
   2901c:			; <UNDEFINED> instruction: 0xf7d99304
   29020:	blls	164f18 <wprintw@plt+0x161ac0>
   29024:	lslvs	r2, ip, #4
   29028:	svceq	0x0000f1b8
   2902c:	adchi	pc, r9, #0
   29030:	svceq	0x0000f1b9
   29034:	adchi	pc, r5, #0
   29038:			; <UNDEFINED> instruction: 0xf0002b00
   2903c:	stmdacs	r0, {r1, r5, r7, r9, pc}
   29040:	addshi	pc, pc, #0
   29044:			; <UNDEFINED> instruction: 0x7018f8db
   29048:			; <UNDEFINED> instruction: 0xf7d900b8
   2904c:			; <UNDEFINED> instruction: 0xf8c4efa6
   29050:	mvnslt	r0, r4, lsl #1
   29054:			; <UNDEFINED> instruction: 0xb1273804
   29058:	svcvs	0x0004f840
   2905c:	adcsmi	r3, lr, #1048576	; 0x100000
   29060:			; <UNDEFINED> instruction: 0xf8dfd1fa
   29064:	strtmi	r1, [r2], -r0, lsr #15
   29068:	ldrbtmi	r6, [r9], #-2912	; 0xfffff4a0
   2906c:			; <UNDEFINED> instruction: 0xf814f7f8
   29070:			; <UNDEFINED> instruction: 0x6018f8db
   29074:			; <UNDEFINED> instruction: 0xf0002e00
   29078:			; <UNDEFINED> instruction: 0xf8d4830a
   2907c:	movwcs	r0, #132	; 0x84
   29080:	and	r1, r3, r2, lsl #30
   29084:	adcsmi	r3, r3, #67108864	; 0x4000000
   29088:	movwhi	pc, #12288	; 0x3000	; <UNPREDICTABLE>
   2908c:	svcne	0x0004f852
   29090:	smlalsle	r4, r7, r9, r2
   29094:			; <UNDEFINED> instruction: 0x1770f8df
   29098:	blvs	183aa08 <wprintw@plt+0x18375b0>
   2909c:			; <UNDEFINED> instruction: 0xf7f74479
   290a0:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   290a4:	svcge	0x000ef47f
   290a8:			; <UNDEFINED> instruction: 0x1760f8df
   290ac:	blvs	183a93c <wprintw@plt+0x18374e4>
   290b0:			; <UNDEFINED> instruction: 0xf7f74479
   290b4:	ldrdls	pc, [r7], -r5
   290b8:			; <UNDEFINED> instruction: 0xf0402800
   290bc:			; <UNDEFINED> instruction: 0xf8df835e
   290c0:			; <UNDEFINED> instruction: 0x46221750
   290c4:	vmls.f64	d6, d8, d16
   290c8:	ldrbtmi	r5, [r9], #-2576	; 0xfffff5f0
   290cc:	stmdbeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   290d0:			; <UNDEFINED> instruction: 0xffe2f7f7
   290d4:			; <UNDEFINED> instruction: 0xf8cd6b66
   290d8:	mrcvc	0, 1, sl, cr2, cr8, {0}
   290dc:	bcc	c38b0 <wprintw@plt+0xc0458>
   290e0:	ldmdale	ip!, {r1, r2, r3, r9, fp, sp}^
   290e4:			; <UNDEFINED> instruction: 0xf012e8df
   290e8:			; <UNDEFINED> instruction: 0x007b0098
   290ec:	rsbseq	r0, fp, sl, lsl r1
   290f0:	rsbseq	r0, fp, fp, ror r0
   290f4:	addeq	r0, r4, r4, lsl #1
   290f8:	rsceq	r0, r1, r1, ror #1
   290fc:	rsbseq	r0, fp, r4, lsl #1
   29100:	rsbseq	r0, fp, fp, ror r0
   29104:	stmdbls	r2, {r3, r4, r7}
   29108:			; <UNDEFINED> instruction: 0xf7f74628
   2910c:	stmdacs	r0, {r0, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   29110:	mrcge	4, 6, APSR_nzcv, cr8, cr15, {3}
   29114:	umullne	pc, r3, sp, r8	; <UNPREDICTABLE>
   29118:	ldrsbcs	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   2911c:			; <UNDEFINED> instruction: 0xf43f2900
   29120:			; <UNDEFINED> instruction: 0xe6b1aeb4
   29124:	movwls	r2, #33548	; 0x830c
   29128:			; <UNDEFINED> instruction: 0xf7f84650
   2912c:	stmdals	r8, {r0, r1, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   29130:	stmib	fp, {r8, r9, sp}^
   29134:			; <UNDEFINED> instruction: 0xf8df3300
   29138:			; <UNDEFINED> instruction: 0xf8df26dc
   2913c:	ldrbtmi	r3, [sl], #-1716	; 0xfffff94c
   29140:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   29144:	subsmi	r9, sl, r3, lsr #22
   29148:	movthi	pc, #41024	; 0xa040	; <UNPREDICTABLE>
   2914c:	ldc	0, cr11, [sp], #148	; 0x94
   29150:	pop	{r1, r8, r9, fp, pc}
   29154:	ssub8mi	r8, r1, r0
   29158:			; <UNDEFINED> instruction: 0x4613e656
   2915c:	tstcs	r1, fp, asr #12
   29160:			; <UNDEFINED> instruction: 0xf7d92020
   29164:			; <UNDEFINED> instruction: 0xf8caed12
   29168:	stmdacs	r0, {r2, r3, r4, r5}
   2916c:			; <UNDEFINED> instruction: 0x464bd0da
   29170:			; <UNDEFINED> instruction: 0x465646b1
   29174:	strls	r4, [r3], #-1690	; 0xfffff966
   29178:	stmiaeq	r5, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   2917c:	and	r2, fp, r0, lsl #8
   29180:			; <UNDEFINED> instruction: 0xf896b929
   29184:			; <UNDEFINED> instruction: 0xf0433058
   29188:			; <UNDEFINED> instruction: 0xf8860308
   2918c:	strcc	r3, [r1], #-88	; 0xffffffa8
   29190:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   29194:	andsle	r2, r9, r0, lsr #24
   29198:			; <UNDEFINED> instruction: 0xf7d94640
   2919c:			; <UNDEFINED> instruction: 0xf028effa
   291a0:	stfnee	f0, [r3], {127}	; 0x7f
   291a4:			; <UNDEFINED> instruction: 0xf8d6d0ec
   291a8:	movwcs	ip, #4156	; 0x103c
   291ac:	vpmax.s8	d15, d4, d3
   291b0:	andcc	pc, r5, ip, asr r8	; <UNPREDICTABLE>
   291b4:			; <UNDEFINED> instruction: 0xf84c4313
   291b8:	stmdbcs	r0, {r0, r2, ip, sp}
   291bc:	strbmi	sp, [r0, #-487]	; 0xfffffe19
   291c0:	strcc	sp, [r1], #-479	; 0xfffffe21
   291c4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   291c8:	mvnle	r2, r0, lsr #24
   291cc:	cfstr32cs	mvfx3, [r0, #-16]!
   291d0:			; <UNDEFINED> instruction: 0x4653d1d2
   291d4:	ldrtmi	r9, [r2], r3, lsl #24
   291d8:	ldrmi	r4, [r9], lr, asr #12
   291dc:	ldmdbvs	r1!, {r1, r2, r4, r5, r6, r7, r8, sl, sp, lr, pc}
   291e0:	ldmdavs	r7!, {r1, r5, r6, r7, fp, sp, lr}^
   291e4:			; <UNDEFINED> instruction: 0xf84269c9
   291e8:	bicslt	r1, r7, r3, lsr #32
   291ec:			; <UNDEFINED> instruction: 0xe774463e
   291f0:	vqrdmulh.s<illegal width 8>	d15, d3, d9
   291f4:	ldmdbvs	r2!, {r0, r5, r6, r8, fp, sp, lr}
   291f8:	bl	71210 <wprintw@plt+0x6ddb8>
   291fc:	ldmibvs	r7, {r0, r1, fp}^
   29200:	sbcpl	r2, sl, r1, lsl #4
   29204:	andcs	pc, r4, r8, asr #17
   29208:	mcr	7, 6, pc, cr6, cr9, {6}	; <UNPREDICTABLE>
   2920c:	andeq	pc, r8, r8, asr #17
   29210:			; <UNDEFINED> instruction: 0xf0002800
   29214:	mulvs	r7, ip, r0
   29218:	svccs	0x00006877
   2921c:	and	sp, r0, r6, ror #3
   29220:	ldmvs	r3!, {r1, r2, r4, r9, sl, lr}
   29224:	svclt	0x00182b00
   29228:	svclt	0x000c42bb
   2922c:	tstcs	r0, r1, lsl #2
   29230:	andhi	pc, sl, #64	; 0x40
   29234:			; <UNDEFINED> instruction: 0x46376832
   29238:	mvnsle	r2, r0, lsl #20
   2923c:	bpl	464aa4 <wprintw@plt+0x46164c>
   29240:			; <UNDEFINED> instruction: 0xf8dd4617
   29244:			; <UNDEFINED> instruction: 0x4691a018
   29248:	smlatbls	r4, r3, r8, r6
   2924c:	andle	r4, sp, fp, asr #10
   29250:	blx	b1a8a <wprintw@plt+0xae632>
   29254:	stmibvs	r2!, {r0, r3, r9, sl, ip, sp, lr, pc}
   29258:			; <UNDEFINED> instruction: 0xf8d24432
   2925c:			; <UNDEFINED> instruction: 0xf1b88004
   29260:	andsle	r0, r0, r0, lsl #30
   29264:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   29268:	mvnsle	r4, fp, asr #10
   2926c:			; <UNDEFINED> instruction: 0xf0002f00
   29270:	stmibvs	r2!, {r1, r3, r7, pc}
   29274:	ldrtmi	r2, [lr], -r0, lsl #14
   29278:	ldrtmi	r4, [r2], #-1721	; 0xfffff947
   2927c:	ldrdhi	pc, [r4], -r2
   29280:	svceq	0x0000f1b8
   29284:	stmdals	r2, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   29288:	strbmi	r2, [sl], -r1, lsl #6
   2928c:			; <UNDEFINED> instruction: 0xf7f84621
   29290:	stmdacs	r0, {r0, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   29294:	mrcge	4, 0, APSR_nzcv, cr6, cr15, {3}
   29298:			; <UNDEFINED> instruction: 0xf10969a3
   2929c:	ldrmi	r0, [lr], #-2305	; 0xfffff6ff
   292a0:	blcs	43474 <wprintw@plt+0x4001c>
   292a4:	stmiavs	r3!, {r0, r1, r5, r6, ip, lr, pc}
   292a8:			; <UNDEFINED> instruction: 0xf894e7d0
   292ac:			; <UNDEFINED> instruction: 0xf0422058
   292b0:			; <UNDEFINED> instruction: 0xf8840201
   292b4:	ldmdavs	r7!, {r3, r4, r6, sp}^
   292b8:			; <UNDEFINED> instruction: 0xf0002f00
   292bc:	ldmvs	sl!, {r2, r3, r6, r7, r8, pc}^
   292c0:	ldmvs	r1!, {r1, r4, r6, r7, r8, fp, sp, lr}
   292c4:			; <UNDEFINED> instruction: 0xf0002900
   292c8:	stmiavs	r9, {r1, r6, r7, r8, pc}^
   292cc:			; <UNDEFINED> instruction: 0xa01cf8d1
   292d0:	vqrdmulh.s<illegal width 8>	d15, d3, d9
   292d4:			; <UNDEFINED> instruction: 0xc014f8d4
   292d8:	andcs	r2, r8, r2, lsl #10
   292dc:	bl	34daf4 <wprintw@plt+0x34a69c>
   292e0:			; <UNDEFINED> instruction: 0xf84c0803
   292e4:			; <UNDEFINED> instruction: 0xf7d95003
   292e8:	bls	164c50 <wprintw@plt+0x1617f8>
   292ec:	andeq	pc, r8, r8, asr #17
   292f0:			; <UNDEFINED> instruction: 0xf0002800
   292f4:	ldrbmi	r8, [r2, #-581]	; 0xfffffdbb
   292f8:	movwcs	fp, #7938	; 0x1f02
   292fc:	andcc	pc, r4, r8, asr #17
   29300:			; <UNDEFINED> instruction: 0xf43f6002
   29304:			; <UNDEFINED> instruction: 0xf8c8af72
   29308:	svclt	0x00b45004
   2930c:	bcs	63a14 <wprintw@plt+0x605bc>
   29310:	andge	lr, r0, #192, 18	; 0x300000
   29314:			; <UNDEFINED> instruction: 0xf47f2f00
   29318:	str	sl, [r2, r9, ror #30]
   2931c:	stmiavs	r2!, {r0, r4, r5, r8, fp, sp, lr}^
   29320:			; <UNDEFINED> instruction: 0xf84269cf
   29324:	cdpvc	0, 3, cr7, cr0, cr3, {1}
   29328:			; <UNDEFINED> instruction: 0xf47f2804
   2932c:	blx	29510a <wprintw@plt+0x291cb2>
   29330:	stmdbvs	r2!, {r0, r1, r8, r9, ip, sp, lr, pc}^
   29334:	bl	b1740 <wprintw@plt+0xae2e8>
   29338:	sbcspl	r0, r1, r3, lsl #16
   2933c:	andne	pc, r4, r8, asr #17
   29340:	mcr	7, 1, pc, cr10, cr9, {6}	; <UNPREDICTABLE>
   29344:	andeq	pc, r8, r8, asr #17
   29348:			; <UNDEFINED> instruction: 0xf47f2800
   2934c:			; <UNDEFINED> instruction: 0xf8ddaf64
   29350:			; <UNDEFINED> instruction: 0x4603a018
   29354:	andeq	pc, r4, r8, asr #17
   29358:	cdp	0, 1, cr2, cr8, cr12, {0}
   2935c:			; <UNDEFINED> instruction: 0xf8c85a10
   29360:	str	r3, [pc, #0]!	; 29368 <wprintw@plt+0x25f10>
   29364:	stmib	sp, {r0, r1, r8, r9, fp, ip, pc}^
   29368:	movwls	r4, #33813	; 0x8415
   2936c:	stmdals	sp, {r1, r3, r5, r6, r7, r8, sl, sp, lr, pc}
   29370:	stcl	7, cr15, [r0], {217}	; 0xd9
   29374:	strbmi	r6, [fp, #-2211]	; 0xfffff75d
   29378:	rscshi	pc, pc, r0
   2937c:	svcls	0x0004220c
   29380:			; <UNDEFINED> instruction: 0xf609fb02
   29384:			; <UNDEFINED> instruction: 0xf89be767
   29388:			; <UNDEFINED> instruction: 0x06da301c
   2938c:			; <UNDEFINED> instruction: 0xf8dbd406
   29390:	tstlt	fp, r8, lsl r0
   29394:			; <UNDEFINED> instruction: 0x3058f894
   29398:	strle	r0, [r2], #-2011	; 0xfffff825
   2939c:	blcs	44730 <wprintw@plt+0x412d8>
   293a0:	strcs	sp, [ip], -r7, asr #32
   293a4:			; <UNDEFINED> instruction: 0xf009fb06
   293a8:	ldcl	7, cr15, [r6, #868]!	; 0x364
   293ac:	stmdacs	r0, {r5, r6, r7, r8, sp, lr}
   293b0:	mvnshi	pc, r0
   293b4:	ldrmi	r2, [r1], -r0, lsl #4
   293b8:	svceq	0x0000f1b9
   293bc:	eors	sp, r8, r1, lsl #2
   293c0:	blx	1c3b4a <wprintw@plt+0x1c06f2>
   293c4:	andcc	pc, r1, #512	; 0x200
   293c8:	movweq	lr, #51968	; 0xcb00
   293cc:	andne	pc, ip, r0, asr #16
   293d0:	addsvs	r6, r9, r9, asr r0
   293d4:	addsmi	r6, r3, #10682368	; 0xa30000
   293d8:	cmplt	r3, #15859712	; 0xf20000
   293dc:	smlatbcs	r0, r2, r9, r6
   293e0:	strls	r4, [r4, -lr, lsl #12]
   293e4:	ldrmi	r4, [r9], -pc, lsl #12
   293e8:	ldmib	r0, {r4, r7, r8, fp, ip}^
   293ec:	blcs	353f8 <wprintw@plt+0x31fa0>
   293f0:			; <UNDEFINED> instruction: 0xf1a0bfc4
   293f4:			; <UNDEFINED> instruction: 0xf04f0904
   293f8:	stcle	8, cr0, [r7], {-0}
   293fc:	stmibvs	r2!, {r2, r4, sp, lr, pc}
   29400:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   29404:	ldmdavs	fp, {r0, r1, r4, r7, r8, fp, ip}^
   29408:	ble	33aa70 <wprintw@plt+0x337618>
   2940c:	svceq	0x0004f859
   29410:	stmibvs	r3!, {r2, r3, r9, sp}^
   29414:	blx	bad02 <wprintw@plt+0xb78aa>
   29418:			; <UNDEFINED> instruction: 0xf7f73000
   2941c:	stmdacs	r0, {r0, r1, r3, r7, r9, sl, fp, ip, sp, lr, pc}
   29420:	andcs	sp, ip, sp, ror #3
   29424:	stmiavs	r1!, {r1, r2, r3, r6, r8, sl, sp, lr, pc}
   29428:	strcc	r3, [ip], -r1, lsl #14
   2942c:	ldmle	fp, {r0, r3, r4, r5, r7, r9, lr}^
   29430:	blls	111048 <wprintw@plt+0x10dbf0>
   29434:			; <UNDEFINED> instruction: 0xf89a2100
   29438:	blx	fecf15a0 <wprintw@plt+0xfecee148>
   2943c:	smlabbls	r8, r3, r3, pc	; <UNPREDICTABLE>
   29440:	b	4eb9b4 <wprintw@plt+0x4e855c>
   29444:			; <UNDEFINED> instruction: 0xf0400392
   29448:			; <UNDEFINED> instruction: 0xf8da80a4
   2944c:	strcs	r3, [ip], #-52	; 0xffffffcc
   29450:			; <UNDEFINED> instruction: 0x1018f8da
   29454:	ldmvs	fp, {r1, fp, ip, pc}^
   29458:	blx	143bce <wprintw@plt+0x140776>
   2945c:			; <UNDEFINED> instruction: 0xf8ca1103
   29460:			; <UNDEFINED> instruction: 0xf7f93048
   29464:	strmi	pc, [r6], -sp, ror #20
   29468:	stmdacs	r0, {r0, r3, ip, pc}
   2946c:			; <UNDEFINED> instruction: 0xf8dad165
   29470:	blcs	355a8 <wprintw@plt+0x32150>
   29474:	svcls	0x000cdd4a
   29478:	stclle	15, cr2, [r7, #-0]
   2947c:			; <UNDEFINED> instruction: 0xf10d9403
   29480:			; <UNDEFINED> instruction: 0xf8dd0834
   29484:	cdp	0, 0, cr9, cr8, cr8, {0}
   29488:			; <UNDEFINED> instruction: 0x46045a10
   2948c:	strcc	lr, [r1], #-2
   29490:	lfmle	f4, 4, [r9, #-668]!	; 0xfffffd64
   29494:			; <UNDEFINED> instruction: 0xf8da9b0d
   29498:			; <UNDEFINED> instruction: 0xf853c000
   2949c:	bl	331534 <wprintw@plt+0x32e0dc>
   294a0:			; <UNDEFINED> instruction: 0xf89e0ec2
   294a4:	stmdbcs	r4, {r2, ip}
   294a8:	blcc	15dc74 <wprintw@plt+0x15a81c>
   294ac:	and	r2, r2, r0
   294b0:	addmi	r3, r7, #1
   294b4:			; <UNDEFINED> instruction: 0xf853d0eb
   294b8:	bl	3310d0 <wprintw@plt+0x32dc78>
   294bc:	pushvc	{r0, r6, r7, r8, sl}
   294c0:	mvnsle	r2, r9, lsl #26
   294c4:	eorspl	pc, r1, ip, asr r8	; <UNPREDICTABLE>
   294c8:	ldrdne	pc, [r0], -lr
   294cc:	mvnle	r4, sp, lsl #5
   294d0:			; <UNDEFINED> instruction: 0x3014f8da
   294d4:	stcls	6, cr4, [r3, #-260]	; 0xfffffefc
   294d8:	blx	17adc2 <wprintw@plt+0x17796a>
   294dc:	ldmvs	fp, {r1, r8, r9, ip, sp}
   294e0:			; <UNDEFINED> instruction: 0xf7f8681a
   294e4:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   294e8:			; <UNDEFINED> instruction: 0xf8dad1d1
   294ec:			; <UNDEFINED> instruction: 0x46481018
   294f0:	blx	110106 <wprintw@plt+0x10ccae>
   294f4:			; <UNDEFINED> instruction: 0xf7f81102
   294f8:	stmdacs	r0, {r0, r1, r2, r4, r9, sl, fp, ip, sp, lr, pc}
   294fc:	cmphi	r5, r0, asr #32	; <UNPREDICTABLE>
   29500:	strcs	r9, [r1], #-3852	; 0xfffff0f4
   29504:	sfmle	f4, 2, [r5], {167}	; 0xa7
   29508:	bpl	464d70 <wprintw@plt+0x461918>
   2950c:	beq	fe464d74 <wprintw@plt+0xfe46191c>
   29510:	bls	b2118 <wprintw@plt+0xaecc0>
   29514:			; <UNDEFINED> instruction: 0xf7f94651
   29518:			; <UNDEFINED> instruction: 0xf8cafaa9
   2951c:	stmdacs	r0, {r2, r5}
   29520:	addshi	pc, r0, r0
   29524:	mlascc	r4, r0, r9, pc	; <UNPREDICTABLE>
   29528:	blle	1974130 <wprintw@plt+0x1970cd8>
   2952c:	andeq	lr, fp, sl, asr #19
   29530:	eoreq	pc, r8, sl, asr #17
   29534:			; <UNDEFINED> instruction: 0xf7d9980d
   29538:			; <UNDEFINED> instruction: 0xf8dbebde
   2953c:	strls	r7, [r8], -r0
   29540:			; <UNDEFINED> instruction: 0xb12c6bbc
   29544:	stmdavs	r4!, {r5, r9, sl, lr}
   29548:	bl	ff5674b4 <wprintw@plt+0xff56405c>
   2954c:	mvnsle	r2, r0, lsl #24
   29550:	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r8, r9, sp}
   29554:	ldrtvs	r2, [fp], #-1024	; 0xfffffc00
   29558:	strmi	lr, [sp], #-2503	; 0xfffff639
   2955c:	bl	ff2e74c8 <wprintw@plt+0xff2e4070>
   29560:	teqvs	ip, r8, lsr #12
   29564:	blx	ff36754e <wprintw@plt+0xff3640f6>
   29568:	stmdacs	r0, {r3, fp, ip, pc}
   2956c:	cfstrdge	mvd15, [r3, #252]!	; 0xfc
   29570:	blcs	5018c <wprintw@plt+0x4cd34>
   29574:	cfstrdge	mvd15, [r1], {127}	; 0x7f
   29578:			; <UNDEFINED> instruction: 0x4647e5d6
   2957c:	strbmi	r4, [r6], -r1, asr #13
   29580:	andls	lr, r8, #110100480	; 0x6900000
   29584:	strtmi	lr, [r8], -r1, lsr #9
   29588:	mrc2	7, 5, pc, cr6, cr7, {7}
   2958c:	movwls	r9, #35587	; 0x8b03
   29590:			; <UNDEFINED> instruction: 0xf8dbe4d8
   29594:	bcs	315ec <wprintw@plt+0x2e194>
   29598:	svcge	0x0057f47f
   2959c:	ldrdmi	pc, [r8], -sl
   295a0:			; <UNDEFINED> instruction: 0xf0002c00
   295a4:			; <UNDEFINED> instruction: 0xf8da8107
   295a8:	ldrmi	r0, [r0], r0
   295ac:	strmi	r9, [r6], r7, lsl #28
   295b0:	ldmdbvc	r1, {r1, r9, sl, lr}
   295b4:	stmdbcs	fp, {r0, r8, fp, ip, sp}
   295b8:	tsthi	r6, r0, lsl #4	; <UNPREDICTABLE>
   295bc:	sfmeq	f7, 1, [r8], {15}
   295c0:	eorne	pc, r1, ip, asr r8	; <UNPREDICTABLE>
   295c4:	strbmi	r4, [r0, -ip, lsl #9]!
   295c8:	andeq	r0, r0, pc, ror #2
   295cc:	andeq	r0, r0, sp, lsl r1
   295d0:	muleq	r0, r3, r1
   295d4:	andeq	r0, r0, sp, lsl r1
   295d8:	andeq	r0, r0, fp, lsl r1
   295dc:			; <UNDEFINED> instruction: 0xfffffe83
   295e0:	andeq	r0, r0, r1, lsr #4
   295e4:	andeq	r0, r0, sp, lsl r1
   295e8:	andeq	r0, r0, sp, lsl r1
   295ec:	andeq	r0, r0, sp, lsl r1
   295f0:	andeq	r0, r0, sp, lsl r1
   295f4:	andeq	r0, r0, sp, ror r1
   295f8:	movwcs	r9, #7170	; 0x1c02
   295fc:	mrc	6, 0, r4, cr8, cr1, {2}
   29600:			; <UNDEFINED> instruction: 0x46220a90
   29604:	blx	ce75f0 <wprintw@plt+0xce4198>
   29608:	strtmi	r2, [r2], -r2, lsl #6
   2960c:			; <UNDEFINED> instruction: 0xf8ca4651
   29610:	cdp	0, 1, cr0, cr8, cr8, {1}
   29614:			; <UNDEFINED> instruction: 0xf7f90a90
   29618:	movwcs	pc, #27177	; 0x6a29	; <UNPREDICTABLE>
   2961c:	ldrbmi	r4, [r1], -r2, lsr #12
   29620:	eoreq	pc, ip, sl, asr #17
   29624:	beq	fe464e8c <wprintw@plt+0xfe461a34>
   29628:	blx	867614 <wprintw@plt+0x8641bc>
   2962c:	ldrdcc	pc, [r8], -sl	; <UNPREDICTABLE>
   29630:	eorseq	pc, r0, sl, asr #17
   29634:			; <UNDEFINED> instruction: 0xf8dab133
   29638:	stmdacs	r0, {r2, r3, r5, ip, sp}
   2963c:	blcs	592a4 <wprintw@plt+0x55e4c>
   29640:	svcge	0x0078f47f
   29644:	ldrb	r9, [r8, -r9, lsl #28]!
   29648:			; <UNDEFINED> instruction: 0x463e461f
   2964c:	ldmdbvs	r1!, {r0, r2, r6, r8, sl, sp, lr, pc}
   29650:			; <UNDEFINED> instruction: 0xa01cf8d1
   29654:	ldmdbvs	r2!, {r2, r3, r4, r5, r9, sl, sp, lr, pc}
   29658:			; <UNDEFINED> instruction: 0xe63269d2
   2965c:			; <UNDEFINED> instruction: 0xf7f74628
   29660:	movwcs	pc, #3623	; 0xe27	; <UNPREDICTABLE>
   29664:	strbt	r9, [sp], #-776	; 0xfffffcf8
   29668:	asrcs	r4, r0, r6
   2966c:	bl	ff3e75d8 <wprintw@plt+0xff3e4180>
   29670:	stmdacs	r0, {r1, r7, r9, sl, lr}
   29674:	adcshi	pc, r6, r0
   29678:			; <UNDEFINED> instruction: 0xf8cb23a0
   2967c:			; <UNDEFINED> instruction: 0xf8cb0000
   29680:			; <UNDEFINED> instruction: 0xf7ff3004
   29684:			; <UNDEFINED> instruction: 0x4625bb3e
   29688:			; <UNDEFINED> instruction: 0xf7ff2101
   2968c:			; <UNDEFINED> instruction: 0xf8d4bb5c
   29690:			; <UNDEFINED> instruction: 0xf7d90084
   29694:	movwcs	lr, #2864	; 0xb30
   29698:	addcc	pc, r4, r4, asr #17
   2969c:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, sl, sp, lr, pc}
   296a0:	addhi	pc, r2, r0
   296a4:	ldrteq	pc, [r8], -r8, lsl #2	; <UNPREDICTABLE>
   296a8:	cmpeq	r0, r8, lsl #2	; <UNPREDICTABLE>
   296ac:	ldrtmi	sl, [fp], -fp, lsl #20
   296b0:	ldrtmi	r9, [r0], -r2, lsl #4
   296b4:	ldrtmi	r9, [sl], -r0, lsl #4
   296b8:	strvc	lr, [fp, -sp, asr #19]
   296bc:	tstls	r4, r2, lsl #14
   296c0:	eorsvc	pc, r0, sp, lsl #17
   296c4:			; <UNDEFINED> instruction: 0xff88f7f8
   296c8:	strmi	r9, [r7], -r4, lsl #18
   296cc:	movwcs	lr, #50289	; 0xc471
   296d0:	movwcs	r9, #776	; 0x308
   296d4:	eorscc	pc, r4, sl, asr #17
   296d8:	bllt	ffe276dc <wprintw@plt+0xffe24284>
   296dc:	movwls	r2, #33536	; 0x8300
   296e0:			; <UNDEFINED> instruction: 0x4698e430
   296e4:	andcc	r3, r8, #1048576	; 0x100000
   296e8:			; <UNDEFINED> instruction: 0xf47f42a6
   296ec:	b	121547c <wprintw@plt+0x1212024>
   296f0:	strls	r0, [r7], -r8, lsl #14
   296f4:			; <UNDEFINED> instruction: 0x07fff017
   296f8:	ldrtmi	fp, [r8], r8, lsl #30
   296fc:	blls	21d870 <wprintw@plt+0x21a418>
   29700:	bl	31f24 <wprintw@plt+0x2eacc>
   29704:	and	r0, r7, r3, asr #1
   29708:	svclt	0x00082b05
   2970c:	andcs	pc, r4, lr, lsl #17
   29710:	mvfeqe	f7, #0.5
   29714:	suble	r4, lr, r0, ror r5
   29718:	mulcc	r4, lr, r8
   2971c:	mvnsle	r2, r1, lsl #22
   29720:	mulcc	r0, lr, r9
   29724:	ble	ffcf432c <wprintw@plt+0xffcf0ed4>
   29728:	mulcc	r6, lr, r8
   2972c:	movtne	pc, #21359	; 0x536f	; <UNPREDICTABLE>
   29730:	andcc	pc, r6, lr, lsl #17
   29734:			; <UNDEFINED> instruction: 0xf910e7ec
   29738:	b	ded818 <wprintw@plt+0xdea3c0>
   2973c:	svclt	0x00280721
   29740:	bfc	r4, #12, #4
   29744:	eorsne	pc, r6, r0, asr r8	; <UNPREDICTABLE>
   29748:	sbcle	r2, fp, r0, asr #18
   2974c:	ldmdbcc	r0, {r0, r5, fp, ip, lr, pc}
   29750:	tsteq	r0, r1, lsr r0	; <UNPREDICTABLE>
   29754:	mrcge	4, 3, APSR_nzcv, cr9, cr15, {3}
   29758:			; <UNDEFINED> instruction: 0xf850e7c4
   2975c:			; <UNDEFINED> instruction: 0x4699c036
   29760:	tsteq	ip, ip, lsl #2	; <UNPREDICTABLE>
   29764:	ldfeqd	f7, [ip], {12}
   29768:	svccc	0x0004f851
   2976c:			; <UNDEFINED> instruction: 0xf47f2b00
   29770:	strmi	sl, [ip, #3692]	; 0xe6c
   29774:			; <UNDEFINED> instruction: 0x464bd1f8
   29778:	stmdals	r7, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   2977c:	bllt	fe8e7780 <wprintw@plt+0xfe8e4328>
   29780:	bpl	464fe8 <wprintw@plt+0x461b90>
   29784:			; <UNDEFINED> instruction: 0xa018f8dd
   29788:	cfmsub32	mvax2, mvfx14, mvfx8, mvfx11
   2978c:			; <UNDEFINED> instruction: 0x46065a10
   29790:	stmibcs	r0, {r0, r1, r4, r6, r7, r9, sl, sp, lr, pc}
   29794:	ldrb	sp, [r8], -r6, lsr #1
   29798:			; <UNDEFINED> instruction: 0xf7ff461c
   2979c:			; <UNDEFINED> instruction: 0xf8dbbbcf
   297a0:	strls	r4, [r8], -r0
   297a4:	bllt	fe4a77a8 <wprintw@plt+0xfe4a4350>
   297a8:	ldrdmi	pc, [r0], -fp
   297ac:	eorseq	pc, r4, sl, asr #17
   297b0:	bllt	fe3277b4 <wprintw@plt+0xfe32435c>
   297b4:			; <UNDEFINED> instruction: 0xf8da46a0
   297b8:	andcs	r3, r1, #76	; 0x4c
   297bc:	subscs	pc, ip, sl, asr #17
   297c0:	svclt	0x00d42b00
   297c4:			; <UNDEFINED> instruction: 0xf0484643
   297c8:			; <UNDEFINED> instruction: 0xf89a0301
   297cc:	subseq	r2, fp, r8, asr r0
   297d0:	andeq	pc, r6, #34	; 0x22
   297d4:	movweq	pc, #24579	; 0x6003	; <UNPREDICTABLE>
   297d8:			; <UNDEFINED> instruction: 0xf88a4313
   297dc:			; <UNDEFINED> instruction: 0xe6343058
   297e0:	b	fff6774c <wprintw@plt+0xfff642f4>
   297e4:	strt	r2, [r6], #12
   297e8:	ldcl	7, cr15, [r8, #868]!	; 0x364
   297ec:	andeq	r8, r1, r2, ror #25
   297f0:	andeq	r0, r0, ip, ror #6
   297f4:	andeq	r8, r1, sl, asr #25
   297f8:	strdeq	r7, [r0], -lr
   297fc:	andeq	r0, r0, r8, asr #9
   29800:	andeq	r0, r0, r8, lsr #12
   29804:			; <UNDEFINED> instruction: 0xffff8f17
   29808:			; <UNDEFINED> instruction: 0xffff9825
   2980c:			; <UNDEFINED> instruction: 0xffff9fa9
   29810:			; <UNDEFINED> instruction: 0xffff8f1f
   29814:	andeq	r8, r1, sl, ror #16
   29818:			; <UNDEFINED> instruction: 0x4615b5f8
   2981c:	vmovmi.32	r4, d3[0]
   29820:	svcvc	0x0014447b
   29824:	strmi	r4, [r1], -sl, lsl #12
   29828:			; <UNDEFINED> instruction: 0xf004599f
   2982c:	strtmi	r0, [r8], -pc, ror #12
   29830:	vmvn.i16	d22, #187	; 0x00bb
   29834:			; <UNDEFINED> instruction: 0x01246440
   29838:	ldrbteq	pc, [pc], #-100	; 29840 <wprintw@plt+0x263e8>	; <UNPREDICTABLE>
   2983c:			; <UNDEFINED> instruction: 0x772c4334
   29840:	blx	d67844 <wprintw@plt+0xd643ec>
   29844:	stmdbmi	sl, {r4, r5, r6, r8, ip, sp, pc}
   29848:	andcs	r4, r5, #3145728	; 0x300000
   2984c:	ldrbtmi	r2, [r9], #-0
   29850:	orreq	lr, r3, #1024	; 0x400
   29854:			; <UNDEFINED> instruction: 0xf8d33120
   29858:	ldrmi	r3, [r9], #-416	; 0xfffffe60
   2985c:	ldrhtmi	lr, [r8], #141	; 0x8d
   29860:	blt	fea677cc <wprintw@plt+0xfea64374>
   29864:	svclt	0x0000bdf8
   29868:	andeq	r8, r1, r8, lsl #3
   2986c:	muleq	r0, r8, r4
   29870:	andeq	r7, r0, r6, ror r1
   29874:	bmi	13c488 <wprintw@plt+0x139030>
   29878:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2987c:	andsvs	r6, r8, sl, lsl r8
   29880:			; <UNDEFINED> instruction: 0x47704610
   29884:	andeq	r8, r1, r0, lsr r1
   29888:	muleq	r0, r8, r4
   2988c:	vst3.16	{d27,d29,d31}, [pc :256], r0
   29890:	stmdbvs	r6, {r7, r9, ip, sp, lr}
   29894:	stmdavs	r5, {r2, r9, sl, lr}
   29898:	ldrtmi	r2, [r0], -r0, lsl #2
   2989c:	mcrr	7, 13, pc, ip, cr9	; <UNPREDICTABLE>
   298a0:	ldrtmi	r6, [r3], -r9, ror #20
   298a4:			; <UNDEFINED> instruction: 0xf1014620
   298a8:	tstcc	r8, ip, lsl #4
   298ac:			; <UNDEFINED> instruction: 0xf8e2f7fb
   298b0:	ldrdcc	lr, [r9], -r5
   298b4:	andle	r4, r8, r3, lsl #5
   298b8:	andeq	pc, ip, #0, 2
   298bc:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
   298c0:			; <UNDEFINED> instruction: 0x46204633
   298c4:			; <UNDEFINED> instruction: 0xf8d6f7fb
   298c8:	bvs	ffa84270 <wprintw@plt+0xffa80e18>
   298cc:	andle	r4, r7, r1, lsl #5
   298d0:	andeq	pc, ip, #1073741824	; 0x40000000
   298d4:	tstcc	r8, r0, lsr #12
   298d8:			; <UNDEFINED> instruction: 0xf7fb4633
   298dc:	bvs	1a67c10 <wprintw@plt+0x1a647b8>
   298e0:	addmi	r6, r1, #41984	; 0xa400
   298e4:			; <UNDEFINED> instruction: 0xf101d006
   298e8:	ldrtmi	r0, [r3], -ip, lsl #4
   298ec:	strtmi	r3, [r0], -r8, lsl #2
   298f0:			; <UNDEFINED> instruction: 0xf8c0f7fb
   298f4:	andcs	r7, r0, r3, lsr #30
   298f8:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   298fc:	ldcllt	7, cr7, [r0, #-140]!	; 0xffffff74
   29900:	svcmi	0x00f0e92d
   29904:	addsmi	fp, r3, #141	; 0x8d
   29908:	ldcls	6, cr4, [r6, #-616]	; 0xfffffd98
   2990c:	svclt	0x00d44604
   29910:	strcs	r2, [r1], -r0, lsl #12
   29914:	stmdavs	r3, {r0, r1, r2, r3, r4, r6, r8, fp, ip}
   29918:			; <UNDEFINED> instruction: 0xf8dd48ab
   2991c:	movwls	r9, #28768	; 0x7060
   29920:			; <UNDEFINED> instruction: 0xf89d4478
   29924:	tstls	r8, r4, rrx
   29928:	b	15ce554 <wprintw@plt+0x15cb0fc>
   2992c:			; <UNDEFINED> instruction: 0xf04073da
   29930:	addsmi	r8, r7, #-2147483648	; 0x80000000
   29934:	vmin.u8	d4, d16, d3
   29938:	stccs	0, cr8, [r0, #-908]	; 0xfffffc74
   2993c:	ldrmi	fp, [sl, #4008]!	; 0xfa8
   29940:	sbcshi	pc, lr, r0, lsl #6
   29944:			; <UNDEFINED> instruction: 0xf2c02f00
   29948:	ldrmi	r8, [sl, #221]!	; 0xdd
   2994c:	smlabtcs	r0, ip, pc, fp	; <UNPREDICTABLE>
   29950:	b	471d5c <wprintw@plt+0x46e904>
   29954:			; <UNDEFINED> instruction: 0xf04073d5
   29958:	ldmibmi	ip, {r0, r2, r4, r6, r7, pc}
   2995c:	streq	pc, [r1, #-79]	; 0xffffffb1
   29960:	stmdbcs	r0, {r0, r6, fp, ip, lr}
   29964:	adcshi	pc, r0, r0
   29968:			; <UNDEFINED> instruction: 0xf04f4999
   2996c:	stmdapl	r1, {r0, r9, sl}^
   29970:			; <UNDEFINED> instruction: 0xf0002900
   29974:	teqmi	r5, #167	; 0xa7
   29978:	ldrbeq	pc, [pc, #21]!	; 29995 <wprintw@plt+0x2653d>	; <UNPREDICTABLE>
   2997c:	blls	21d998 <wprintw@plt+0x21a540>
   29980:			; <UNDEFINED> instruction: 0xf1032501
   29984:			; <UNDEFINED> instruction: 0xf7d90088
   29988:	svcvc	0x0021e9bc
   2998c:	vsli.64	d20, d26, #1
   29990:	movwls	r1, #45889	; 0xb341
   29994:	stmdbvs	r0!, {r2, r9, fp, ip, lr, pc}
   29998:	smladeq	fp, r0, r1, fp
   2999c:	addshi	pc, r6, r0, asr #2
   299a0:	andne	pc, r0, r1, asr #7
   299a4:	svceq	0x0000f1b9
   299a8:			; <UNDEFINED> instruction: 0xf040bf08
   299ac:			; <UNDEFINED> instruction: 0xf0100001
   299b0:			; <UNDEFINED> instruction: 0xf04000ff
   299b4:			; <UNDEFINED> instruction: 0xf0018081
   299b8:	stmibvs	r6!, {r1, r2, r8}
   299bc:			; <UNDEFINED> instruction: 0xf0002904
   299c0:	ldclne	0, cr8, [r1], #-780	; 0xfffffcf4
   299c4:	sbceq	r4, r8, r8, lsl #13
   299c8:			; <UNDEFINED> instruction: 0xf7d9910a
   299cc:	strmi	lr, [r6], -r6, ror #21
   299d0:			; <UNDEFINED> instruction: 0xf0002800
   299d4:	blls	309cb4 <wprintw@plt+0x30685c>
   299d8:	stmdbls	sl, {r1, r3, r4, r6, r9, sl, lr}
   299dc:	ldmdals	r7, {r0, r1, ip, pc}
   299e0:	ldrbmi	r9, [r3], -r4, lsl #6
   299e4:	andls	r9, r1, r2, lsl #2
   299e8:	stmdbls	r8, {r5, r9, sl, lr}
   299ec:			; <UNDEFINED> instruction: 0xf7fc9700
   299f0:	orrslt	pc, r0, r5, asr #23
   299f4:	svclt	0x00082801
   299f8:	ldrbtcc	pc, [pc], #79	; 29a00 <wprintw@plt+0x265a8>	; <UNPREDICTABLE>
   299fc:			; <UNDEFINED> instruction: 0xf06fd001
   29a00:	ldrtmi	r0, [r0], -r1, lsl #8
   29a04:	ldmdb	r6!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29a08:	stmdals	r7, {r0, r2, r3, r4, r8, ip, sp, pc}
   29a0c:			; <UNDEFINED> instruction: 0xf7d93088
   29a10:			; <UNDEFINED> instruction: 0x4620e89e
   29a14:	pop	{r0, r2, r3, ip, sp, pc}
   29a18:			; <UNDEFINED> instruction: 0xf1b98ff0
   29a1c:	suble	r0, r4, r0, lsl #30
   29a20:			; <UNDEFINED> instruction: 0xf1087f23
   29a24:			; <UNDEFINED> instruction: 0xf0130a01
   29a28:			; <UNDEFINED> instruction: 0xf3c30f06
   29a2c:	subsle	r0, r2, r1, asr #14
   29a30:	svclt	0x00182f01
   29a34:			; <UNDEFINED> instruction: 0xf0002702
   29a38:			; <UNDEFINED> instruction: 0xf1b88095
   29a3c:	vpmax.f32	d16, d0, d0
   29a40:			; <UNDEFINED> instruction: 0xf8d980b0
   29a44:	bl	1ada6c <wprintw@plt+0x1aa614>
   29a48:			; <UNDEFINED> instruction: 0xf8d90cc8
   29a4c:	ldrtmi	r2, [r3], -r4
   29a50:			; <UNDEFINED> instruction: 0xf1a23904
   29a54:	strbmi	r0, [r2], -r4, lsl #28
   29a58:	movwcc	r6, #34840	; 0x8818
   29a5c:	svceq	0x0004f84e
   29a60:	stceq	8, cr15, [r4], {83}	; 0x53
   29a64:			; <UNDEFINED> instruction: 0xf841459c
   29a68:	mvnsle	r0, r4, lsl #30
   29a6c:	ldrdcc	pc, [r0], -r9
   29a70:	ldmdble	r2, {r0, r1, r4, r7, r9, lr}
   29a74:	ldrdne	pc, [r8], -r9
   29a78:	mvnscc	pc, #79	; 0x4f
   29a7c:	ldrdeq	pc, [r4], -r9
   29a80:			; <UNDEFINED> instruction: 0xf84146a4
   29a84:			; <UNDEFINED> instruction: 0xf1083022
   29a88:			; <UNDEFINED> instruction: 0xf8400801
   29a8c:			; <UNDEFINED> instruction: 0xf8d93022
   29a90:	strbmi	r4, [r2], -r0
   29a94:	ldmle	r4!, {r2, r6, r8, sl, lr}^
   29a98:	svcvc	0x00234664
   29a9c:	movteq	pc, #9063	; 0x2367	; <UNPREDICTABLE>
   29aa0:			; <UNDEFINED> instruction: 0xf0037723
   29aa4:	blcs	2a6c4 <wprintw@plt+0x2726c>
   29aa8:	blls	29dd54 <wprintw@plt+0x29a8fc>
   29aac:	blcs	43b84 <wprintw@plt+0x4072c>
   29ab0:	ldmdavs	r3!, {r0, r1, r2, r5, r7, ip, lr, pc}^
   29ab4:			; <UNDEFINED> instruction: 0xe7a41b1c
   29ab8:	andcs	r2, r8, r1, lsl #2
   29abc:			; <UNDEFINED> instruction: 0xf04f4688
   29ac0:	str	r0, [r1, r0, lsl #18]
   29ac4:	ldrb	r4, [r6, -lr, lsl #12]
   29ac8:	strb	r4, [sp, -sp, lsl #12]
   29acc:			; <UNDEFINED> instruction: 0xf7ff4620
   29ad0:	svcvc	0x0021fedd
   29ad4:	b	142386c <wprintw@plt+0x1420414>
   29ad8:	ldrbmi	r0, [r8], -sl, lsl #23
   29adc:	b	1767a48 <wprintw@plt+0x17645f0>
   29ae0:			; <UNDEFINED> instruction: 0xf8c94607
   29ae4:	stmdacs	r0, {r2}
   29ae8:			; <UNDEFINED> instruction: 0x4658d05f
   29aec:	b	1567a58 <wprintw@plt+0x1564600>
   29af0:	andeq	pc, r8, r9, asr #17
   29af4:	subsle	r2, sl, r0, lsl #16
   29af8:			; <UNDEFINED> instruction: 0xf8c92701
   29afc:	ldr	sl, [ip, r0]
   29b00:			; <UNDEFINED> instruction: 0xe72a465f
   29b04:			; <UNDEFINED> instruction: 0xf04f4931
   29b08:	stmdapl	r1, {r0, r8, sl}^
   29b0c:	suble	r2, r6, r0, lsl #18
   29b10:			; <UNDEFINED> instruction: 0xf04f492f
   29b14:	stmdapl	r1, {r0, r9, sl}^
   29b18:	eorsle	r2, lr, r0, lsl #18
   29b1c:			; <UNDEFINED> instruction: 0xf0154335
   29b20:	svclt	0x001805ff
   29b24:			; <UNDEFINED> instruction: 0xf47f2700
   29b28:	svcvc	0x0021af2a
   29b2c:	vrsubhn.i16	d20, <illegal reg q0.5>, <illegal reg q15.5>
   29b30:	movwls	r1, #45889	; 0xb341
   29b34:			; <UNDEFINED> instruction: 0xf04fe734
   29b38:			; <UNDEFINED> instruction: 0x462034ff
   29b3c:	pop	{r0, r2, r3, ip, sp, pc}
   29b40:			; <UNDEFINED> instruction: 0xf06f8ff0
   29b44:	ldrb	r0, [pc, -r1, lsl #8]
   29b48:	ldrdne	pc, [r0], -r9
   29b4c:			; <UNDEFINED> instruction: 0xf63f42b1
   29b50:	stmdbcs	r0, {r3, r4, r5, r8, r9, sl, fp, sp, pc}
   29b54:			; <UNDEFINED> instruction: 0xf73f4688
   29b58:	tstcs	r1, r6, lsr pc
   29b5c:	strmi	r4, [r8], r1, lsl #13
   29b60:	ldr	r2, [r1, -r8]!
   29b64:	ldrdcc	pc, [r0], -r9
   29b68:			; <UNDEFINED> instruction: 0xf4bf4553
   29b6c:	b	141590c <wprintw@plt+0x14124b4>
   29b70:			; <UNDEFINED> instruction: 0xf8d9018a
   29b74:	tstls	sl, r4
   29b78:	stmdb	r8, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29b7c:	movlt	r9, r8
   29b80:			; <UNDEFINED> instruction: 0xf8d9990a
   29b84:			; <UNDEFINED> instruction: 0xf7d90008
   29b88:	blls	264098 <wprintw@plt+0x260c40>
   29b8c:			; <UNDEFINED> instruction: 0xb1a84683
   29b90:	andcc	lr, r1, r9, asr #19
   29b94:	andge	pc, r0, r9, asr #17
   29b98:	strmi	lr, [lr], -pc, asr #14
   29b9c:			; <UNDEFINED> instruction: 0x460de7be
   29ba0:			; <UNDEFINED> instruction: 0xf04fe7b6
   29ba4:	strbmi	r0, [r2], -r0, lsl #16
   29ba8:	strcs	lr, [r0, -r0, ror #14]
   29bac:	andls	lr, r8, r5, ror r7
   29bb0:			; <UNDEFINED> instruction: 0xf7d94638
   29bb4:	blls	263e3c <wprintw@plt+0x2609e4>
   29bb8:			; <UNDEFINED> instruction: 0xe76e461f
   29bbc:			; <UNDEFINED> instruction: 0x465f4618
   29bc0:	ldm	r8, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29bc4:	svclt	0x0000e769
   29bc8:	andeq	r8, r1, r8, lsl #1
   29bcc:	andeq	r0, r0, r8, lsr #12
   29bd0:	andeq	r0, r0, r8, asr #9
   29bd4:	svcmi	0x00f0e92d
   29bd8:	ldrmi	fp, [lr], -r5, lsl #1
   29bdc:	stcls	6, cr4, [lr, #-80]	; 0xffffffb0
   29be0:			; <UNDEFINED> instruction: 0x432a9b12
   29be4:	umaallt	pc, ip, sp, r8	; <UNPREDICTABLE>
   29be8:	strtle	r4, [lr], #-787	; 0xfffffced
   29bec:	stmdaeq	r5, {r2, r4, r8, r9, fp, sp, lr, pc}
   29bf0:	strmi	sp, [r7], -fp, lsr #12
   29bf4:	cmnlt	r5, #143654912	; 0x8900000
   29bf8:	stmiblt	ip!, {r1, r5, r7, r9, sl, lr}
   29bfc:			; <UNDEFINED> instruction: 0x46429b11
   29c00:			; <UNDEFINED> instruction: 0x46384631
   29c04:	andlt	pc, ip, sp, asr #17
   29c08:	blls	4ce818 <wprintw@plt+0x4cb3c0>
   29c0c:	blls	44e818 <wprintw@plt+0x44b3c0>
   29c10:	blls	40e818 <wprintw@plt+0x40b3c0>
   29c14:	mrc2	7, 3, pc, cr4, cr15, {7}
   29c18:	ldrbmi	r4, [r0], -r4, lsl #12
   29c1c:	stmda	sl!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29c20:	andlt	r4, r5, r0, lsr #12
   29c24:	svchi	0x00f0e8bd
   29c28:			; <UNDEFINED> instruction: 0xf7d94640
   29c2c:			; <UNDEFINED> instruction: 0x4682e9b6
   29c30:			; <UNDEFINED> instruction: 0x4649b158
   29c34:			; <UNDEFINED> instruction: 0xf7d94622
   29c38:			; <UNDEFINED> instruction: 0x4631e87c
   29c3c:	andeq	lr, r4, sl, lsl #22
   29c40:			; <UNDEFINED> instruction: 0xf7d9462a
   29c44:			; <UNDEFINED> instruction: 0x4656e876
   29c48:			; <UNDEFINED> instruction: 0xf06fe7d8
   29c4c:	strtmi	r0, [r0], -r1, lsl #8
   29c50:	pop	{r0, r2, ip, sp, pc}
   29c54:			; <UNDEFINED> instruction: 0x460e8ff0
   29c58:	strb	r4, [pc, sl, lsr #13]
   29c5c:			; <UNDEFINED> instruction: 0xf012b5f8
   29c60:	vmax.f32	d16, d0, d1
   29c64:	vqdmlal.s<illegal width 8>	q9, d16, d2[1]
   29c68:	strmi	r1, [r4], -r1, lsl #6
   29c6c:			; <UNDEFINED> instruction: 0xf04f4615
   29c70:	stmib	r0, {r9}^
   29c74:	addvs	r2, r2, r0, lsl #4
   29c78:	addvc	pc, r0, pc, asr #8
   29c7c:	ldrbcs	pc, [ip, fp, asr #4]!	; <UNPREDICTABLE>
   29c80:	vsubhn.i16	d20, q0, q7
   29c84:	svclt	0x00080703
   29c88:			; <UNDEFINED> instruction: 0xf7d9461f
   29c8c:	smlawbvs	r0, r6, r9, lr
   29c90:			; <UNDEFINED> instruction: 0xf015b3b8
   29c94:	b	13e9cac <wprintw@plt+0x13e6854>
   29c98:	vst2.16	{d5-d8}, [r3], r5
   29c9c:	vsubw.u8	q8, <illegal reg q10.5>, d0
   29ca0:	svclt	0x001802c0
   29ca4:	b	11f1cb0 <wprintw@plt+0x11ee858>
   29ca8:	svcvc	0x00230703
   29cac:	strbne	lr, [r0, #2639]	; 0xa4f
   29cb0:	strne	lr, [r2, #-2629]	; 0xfffff5bb
   29cb4:			; <UNDEFINED> instruction: 0xf027bf18
   29cb8:			; <UNDEFINED> instruction: 0xf0030740
   29cbc:	ldrtmi	r0, [r0], -pc, ror #6
   29cc0:	streq	lr, [r3, #-2629]	; 0xfffff5bb
   29cc4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29cc8:	svclt	0x00187725
   29ccc:	strvc	pc, [r0, r7, asr #8]
   29cd0:			; <UNDEFINED> instruction: 0xf7d96163
   29cd4:			; <UNDEFINED> instruction: 0x463be9d0
   29cd8:			; <UNDEFINED> instruction: 0x46024631
   29cdc:			; <UNDEFINED> instruction: 0xf7fe4620
   29ce0:	ldmdacs	r0, {r0, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   29ce4:	andle	r4, r5, r5, lsl #12
   29ce8:	strtmi	fp, [r0], -r8, lsr #18
   29cec:	stc2l	7, cr15, [lr, #1020]	; 0x3fc
   29cf0:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   29cf4:	stmdbvs	r0!, {r3, r8, sl, sp}
   29cf8:	svc	0x00fcf7d8
   29cfc:			; <UNDEFINED> instruction: 0x61232300
   29d00:	strcs	lr, [ip, #-2038]	; 0xfffff80a
   29d04:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   29d08:	ldrblt	r2, [r8, #2064]!	; 0x810
   29d0c:	ldmdbmi	r2, {r0, r5, fp, ip, lr, pc}
   29d10:	ldrmi	r4, [sp], -r4, lsl #12
   29d14:	ldrbtmi	r4, [r9], #-1558	; 0xfffff9ea
   29d18:	bl	72534 <wprintw@plt+0x6f0dc>
   29d1c:	smlawbcc	r0, r4, r4, r0
   29d20:			; <UNDEFINED> instruction: 0xf8d42000
   29d24:	ldrmi	r3, [r9], #-416	; 0xfffffe60
   29d28:	stmda	r6, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29d2c:			; <UNDEFINED> instruction: 0xf7d94607
   29d30:	mcrrne	9, 10, lr, r4, cr2	; <UNPREDICTABLE>
   29d34:	adcmi	fp, ip, #1073741847	; 0x40000017
   29d38:	svclt	0x00884639
   29d3c:	rscscc	pc, pc, #1073741825	; 0x40000001
   29d40:	svclt	0x008a4630
   29d44:	strtmi	r2, [r2], -r0, lsl #6
   29d48:			; <UNDEFINED> instruction: 0xf7d854b3
   29d4c:	qsub8mi	lr, r0, r2
   29d50:			; <UNDEFINED> instruction: 0xf7d9bdf8
   29d54:	svclt	0x0000eb44
   29d58:	andeq	r6, r0, lr, lsr #25
   29d5c:			; <UNDEFINED> instruction: 0x4604b538
   29d60:	bmi	5c3d7c <wprintw@plt+0x5c0924>
   29d64:	orrslt	r4, sp, sl, ror r4
   29d68:			; <UNDEFINED> instruction: 0xf04f4915
   29d6c:	ldmdapl	r1, {r0, r8, r9}^
   29d70:	ldmdbmi	r4, {r0, r4, r6, r7, r8, ip, sp, pc}
   29d74:	andeq	pc, r1, pc, asr #32
   29d78:	mvnlt	r5, r2, asr r8
   29d7c:	ldrbeq	r4, [fp, r3, lsl #6]
   29d80:			; <UNDEFINED> instruction: 0xf105d503
   29d84:			; <UNDEFINED> instruction: 0xf7d80088
   29d88:	strtmi	lr, [r8], -r4, lsl #31
   29d8c:			; <UNDEFINED> instruction: 0xffcaf7f7
   29d90:	stmdbvs	r0!, {r8, sl, sp}
   29d94:	strpl	lr, [r0, #-2500]	; 0xfffff63c
   29d98:	svc	0x00acf7d8
   29d9c:			; <UNDEFINED> instruction: 0x61256960
   29da0:	svc	0x00a8f7d8
   29da4:	ldflts	f6, [r8, #-404]!	; 0xfffffe6c
   29da8:	stmdbmi	r6, {r0, r1, r3, r9, sl, lr}
   29dac:	andeq	pc, r1, pc, asr #32
   29db0:	bcs	3ff00 <wprintw@plt+0x3caa8>
   29db4:	ldrmi	sp, [r0], -r2, ror #3
   29db8:	svclt	0x0000e7e0
   29dbc:	andeq	r7, r1, r4, asr #24
   29dc0:	andeq	r0, r0, r8, asr #9
   29dc4:	andeq	r0, r0, r8, lsr #12
   29dc8:	svcmi	0x00f0e92d
   29dcc:	ldrmi	fp, [r1], r9, lsl #1
   29dd0:	mrcls	6, 0, r4, cr2, cr8, {4}
   29dd4:			; <UNDEFINED> instruction: 0xf0364a2f
   29dd8:	ldrbtmi	r0, [sl], #-775	; 0xfffffcf9
   29ddc:	andcs	fp, r2, r8, lsl pc
   29de0:			; <UNDEFINED> instruction: 0xf016d13c
   29de4:	strmi	r0, [r5], -r4, lsl #22
   29de8:			; <UNDEFINED> instruction: 0x4608d13b
   29dec:	tstls	r6, r7, lsl #4
   29df0:	stmdb	r0, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29df4:	andne	lr, r6, #3620864	; 0x374000
   29df8:	blmi	9fb808 <wprintw@plt+0x9f83b0>
   29dfc:	streq	pc, [r1], #-79	; 0xffffffb1
   29e00:	ldmpl	r3, {r0, r1, r2, r3, r5, fp, sp, lr}^
   29e04:	eorsle	r2, fp, r0, lsl #22
   29e08:			; <UNDEFINED> instruction: 0xf04f4b24
   29e0c:	ldmpl	r3, {r0}^
   29e10:	eorsle	r2, ip, r0, lsl #22
   29e14:			; <UNDEFINED> instruction: 0xf0144304
   29e18:	strdle	r0, [r5], -pc	; <UNPREDICTABLE>
   29e1c:	addeq	pc, r8, r7, lsl #2
   29e20:			; <UNDEFINED> instruction: 0xf7d89106
   29e24:	stmdbls	r6, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   29e28:	strls	r7, [r4], -fp, lsr #30
   29e2c:	svceq	0x0010f013
   29e30:	andsle	r4, r9, fp, asr r6
   29e34:	ldrbmi	r4, [r2], -r8, lsr #12
   29e38:			; <UNDEFINED> instruction: 0xf8cd2500
   29e3c:	stmib	sp, {r2, sp, pc}^
   29e40:			; <UNDEFINED> instruction: 0xf8cd5502
   29e44:			; <UNDEFINED> instruction: 0xf7fca000
   29e48:			; <UNDEFINED> instruction: 0x4605f999
   29e4c:			; <UNDEFINED> instruction: 0xf107b11c
   29e50:			; <UNDEFINED> instruction: 0xf7d80088
   29e54:	mcrne	14, 1, lr, cr8, cr12, {3}
   29e58:	andcs	fp, r1, r8, lsl pc
   29e5c:	pop	{r0, r3, ip, sp, pc}
   29e60:	ldmib	r8, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   29e64:	strb	fp, [r8, r0, lsl #20]
   29e68:	ldrbmi	r4, [r2], -r8, lsr #12
   29e6c:	andhi	pc, ip, sp, asr #17
   29e70:	stmdbge	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   29e74:	andge	pc, r0, sp, asr #17
   29e78:			; <UNDEFINED> instruction: 0xf980f7fc
   29e7c:	strb	r4, [r5, r5, lsl #12]!
   29e80:	blmi	1bb6f8 <wprintw@plt+0x1b82a0>
   29e84:	andeq	pc, r1, pc, asr #32
   29e88:	blcs	401dc <wprintw@plt+0x3cd84>
   29e8c:	ldrmi	sp, [r8], -r2, asr #3
   29e90:	svclt	0x0000e7c0
   29e94:	andeq	r7, r1, lr, asr #23
   29e98:	andeq	r0, r0, r8, lsr #12
   29e9c:	andeq	r0, r0, r8, asr #9
   29ea0:	addlt	fp, r5, r0, lsr r5
   29ea4:	cfstrsls	mvf2, [r8, #-4]
   29ea8:	strcs	r9, [r0], #-1027	; 0xfffffbfd
   29eac:	strls	r9, [r2, #-513]	; 0xfffffdff
   29eb0:			; <UNDEFINED> instruction: 0xf7ff9400
   29eb4:	andlt	pc, r5, r5, lsr #26
   29eb8:	svclt	0x0000bd30
   29ebc:	addlt	fp, r5, r0, lsr r5
   29ec0:	strmi	lr, [r8, #-2525]	; 0xfffff623
   29ec4:	andmi	lr, r0, #3358720	; 0x334000
   29ec8:	stmib	sp, {sl, sp}^
   29ecc:			; <UNDEFINED> instruction: 0xf7ff5402
   29ed0:	andlt	pc, r5, r7, lsl sp	; <UNPREDICTABLE>
   29ed4:	svclt	0x0000bd30
   29ed8:	addlt	fp, r6, r0, ror r5
   29edc:	cfstrsls	mvf2, [sl, #-4]
   29ee0:	strls	r9, [r5], #-3595	; 0xfffff1f5
   29ee4:	cfstr32ls	mvfx9, [ip], {-0}
   29ee8:	strls	r9, [r1], -sp, lsl #26
   29eec:	strcs	r9, [r0], #-1027	; 0xfffffbfd
   29ef0:	strls	r9, [r2], #-1284	; 0xfffffafc
   29ef4:	mcr2	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   29ef8:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   29efc:	addlt	fp, r6, r0, ror r5
   29f00:	stcls	6, cr2, [sl, #-0]
   29f04:	strls	r9, [r5], -fp, lsl #24
   29f08:	cfsh32ls	mvfx9, mvfx12, #0
   29f0c:	strls	r9, [r1], #-3341	; 0xfffff2f3
   29f10:	stmib	sp, {r1, r2, r3, sl, fp, ip, pc}^
   29f14:	strls	r6, [r4], #-1282	; 0xfffffafe
   29f18:	mrc2	7, 2, pc, cr12, cr15, {7}
   29f1c:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   29f20:	ldrtlt	fp, [r0], #-346	; 0xfffffea6
   29f24:	svcvc	0x00042501
   29f28:	strbeq	pc, [r2], #-869	; 0xfffffc9b	; <UNPREDICTABLE>
   29f2c:	stmib	r1, {r2, r8, r9, sl, ip, sp, lr}^
   29f30:	blls	b2b38 <wprintw@plt+0xaf6e0>
   29f34:	addvs	fp, fp, r0, lsr ip
   29f38:	svcvc	0x00034770
   29f3c:	movteq	pc, #9058	; 0x2362	; <UNPREDICTABLE>
   29f40:	andvs	r7, sl, r3, lsl #14
   29f44:	andcs	lr, r1, #3162112	; 0x304000
   29f48:	svclt	0x00004770
   29f4c:			; <UNDEFINED> instruction: 0x460fb5f0
   29f50:			; <UNDEFINED> instruction: 0x46164916
   29f54:	addlt	r4, r3, r6, lsl sl
   29f58:			; <UNDEFINED> instruction: 0x466c4479
   29f5c:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   29f60:			; <UNDEFINED> instruction: 0xf04f9201
   29f64:	mrslt	r0, R8_usr
   29f68:	ldrtmi	r4, [r2], -r4, lsl #12
   29f6c:			; <UNDEFINED> instruction: 0x46204639
   29f70:	svc	0x00d6f7d8
   29f74:	svclt	0x00182e00
   29f78:	svceq	0x0003f110
   29f7c:	stmdale	sl, {r0, r2, r9, sl, lr}
   29f80:	blmi	2fc7b8 <wprintw@plt+0x2f9360>
   29f84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   29f88:	blls	83ff8 <wprintw@plt+0x80ba0>
   29f8c:	qaddle	r4, sl, fp
   29f90:	andlt	r4, r3, r8, lsr #12
   29f94:	strdcs	fp, [r0], -r0
   29f98:			; <UNDEFINED> instruction: 0xf80ef000
   29f9c:	mvnle	r2, r0, lsl #16
   29fa0:	strcs	r7, [r1, #-2107]	; 0xfffff7c5
   29fa4:	strb	r6, [fp, r3, lsr #32]!
   29fa8:	svc	0x0018f7d8
   29fac:	andeq	r7, r1, r0, asr sl
   29fb0:	andeq	r0, r0, ip, ror #6
   29fb4:	andeq	r7, r1, r4, lsr #20
   29fb8:	vmul.i8	d20, d0, d6
   29fbc:	blmi	5ae7c8 <wprintw@plt+0x5ab370>
   29fc0:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
   29fc4:	stmiapl	fp, {r1, r6, r7, ip, sp, pc}^
   29fc8:	strtmi	r4, [r1], -ip, ror #12
   29fcc:	movtls	r6, #6171	; 0x181b
   29fd0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29fd4:			; <UNDEFINED> instruction: 0xf824f000
   29fd8:	stmdahi	r3!, {r5, r7, r8, fp, ip, sp, pc}
   29fdc:	andle	r2, r7, r3, asr #22
   29fe0:			; <UNDEFINED> instruction: 0xf6446822
   29fe4:			; <UNDEFINED> instruction: 0xf6c47350
   29fe8:	addsmi	r1, sl, #1275068417	; 0x4c000001
   29fec:	andcs	sp, r1, ip
   29ff0:	blmi	27c820 <wprintw@plt+0x2793c8>
   29ff4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   29ff8:	blls	1084068 <wprintw@plt+0x1080c10>
   29ffc:	qaddle	r4, sl, r7
   2a000:	ldclt	0, cr11, [r0, #-264]	; 0xfffffef8
   2a004:	ldrb	r2, [r3, r0]!
   2a008:	blcs	164c29c <wprintw@plt+0x1648e44>
   2a00c:	strb	sp, [pc, pc, ror #3]!
   2a010:	mcr	7, 7, pc, cr4, cr8, {6}	; <UNPREDICTABLE>
   2a014:	andeq	r7, r1, r6, ror #19
   2a018:	andeq	r0, r0, ip, ror #6
   2a01c:			; <UNDEFINED> instruction: 0x000179b4
   2a020:			; <UNDEFINED> instruction: 0x460eb570
   2a024:	ldrmi	r2, [r4], -r0, lsl #2
   2a028:	ldm	lr!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a02c:			; <UNDEFINED> instruction: 0xb1b84605
   2a030:	stmda	r0!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2a034:	stmdale	r2, {r2, r7, r9, lr}
   2a038:	ldmdblt	ip!, {r1, r5, sp}
   2a03c:	mcrrne	13, 7, fp, r2, cr0
   2a040:	ldrtmi	r4, [r0], -r9, lsr #12
   2a044:	mrc	7, 3, APSR_nzcv, cr4, cr8, {6}
   2a048:	ldcllt	0, cr2, [r0, #-0]
   2a04c:	strtmi	r3, [r9], -r1, lsl #24
   2a050:			; <UNDEFINED> instruction: 0x46224630
   2a054:	mcr	7, 3, pc, cr12, cr8, {6}	; <UNPREDICTABLE>
   2a058:	eorcs	r2, r2, r0, lsl #6
   2a05c:	cfldr64lt	mvdx5, [r0, #-204]!	; 0xffffff34
   2a060:	stccs	0, cr2, [r0], {22}
   2a064:	andscs	sp, r6, sl, ror #1
   2a068:	ldcllt	0, cr7, [r0, #-212]!	; 0xffffff2c
   2a06c:			; <UNDEFINED> instruction: 0xf7d92100
   2a070:	svclt	0x0000b8d9
   2a074:	andeq	r0, r0, r0
   2a078:	svclt	0x00081e4a
   2a07c:			; <UNDEFINED> instruction: 0xf0c04770
   2a080:	addmi	r8, r8, #36, 2
   2a084:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   2a088:			; <UNDEFINED> instruction: 0xf0004211
   2a08c:	blx	fec4a4f0 <wprintw@plt+0xfec47098>
   2a090:	blx	feca6e98 <wprintw@plt+0xfeca3a40>
   2a094:	bl	fe8e6aa0 <wprintw@plt+0xfe8e3648>
   2a098:			; <UNDEFINED> instruction: 0xf1c30303
   2a09c:	andge	r0, r4, #2080374784	; 0x7c000000
   2a0a0:	movwne	lr, #15106	; 0x3b02
   2a0a4:	andeq	pc, r0, #79	; 0x4f
   2a0a8:	svclt	0x0000469f
   2a0ac:	andhi	pc, r0, pc, lsr #7
   2a0b0:	svcvc	0x00c1ebb0
   2a0b4:	bl	10d9cbc <wprintw@plt+0x10d6864>
   2a0b8:	svclt	0x00280202
   2a0bc:	sbcvc	lr, r1, r0, lsr #23
   2a0c0:	svcvc	0x0081ebb0
   2a0c4:	bl	10d9ccc <wprintw@plt+0x10d6874>
   2a0c8:	svclt	0x00280202
   2a0cc:	addvc	lr, r1, r0, lsr #23
   2a0d0:	svcvc	0x0041ebb0
   2a0d4:	bl	10d9cdc <wprintw@plt+0x10d6884>
   2a0d8:	svclt	0x00280202
   2a0dc:	subvc	lr, r1, r0, lsr #23
   2a0e0:	svcvc	0x0001ebb0
   2a0e4:	bl	10d9cec <wprintw@plt+0x10d6894>
   2a0e8:	svclt	0x00280202
   2a0ec:	andvc	lr, r1, r0, lsr #23
   2a0f0:	svcvs	0x00c1ebb0
   2a0f4:	bl	10d9cfc <wprintw@plt+0x10d68a4>
   2a0f8:	svclt	0x00280202
   2a0fc:	sbcvs	lr, r1, r0, lsr #23
   2a100:	svcvs	0x0081ebb0
   2a104:	bl	10d9d0c <wprintw@plt+0x10d68b4>
   2a108:	svclt	0x00280202
   2a10c:	addvs	lr, r1, r0, lsr #23
   2a110:	svcvs	0x0041ebb0
   2a114:	bl	10d9d1c <wprintw@plt+0x10d68c4>
   2a118:	svclt	0x00280202
   2a11c:	subvs	lr, r1, r0, lsr #23
   2a120:	svcvs	0x0001ebb0
   2a124:	bl	10d9d2c <wprintw@plt+0x10d68d4>
   2a128:	svclt	0x00280202
   2a12c:	andvs	lr, r1, r0, lsr #23
   2a130:	svcpl	0x00c1ebb0
   2a134:	bl	10d9d3c <wprintw@plt+0x10d68e4>
   2a138:	svclt	0x00280202
   2a13c:	sbcpl	lr, r1, r0, lsr #23
   2a140:	svcpl	0x0081ebb0
   2a144:	bl	10d9d4c <wprintw@plt+0x10d68f4>
   2a148:	svclt	0x00280202
   2a14c:	addpl	lr, r1, r0, lsr #23
   2a150:	svcpl	0x0041ebb0
   2a154:	bl	10d9d5c <wprintw@plt+0x10d6904>
   2a158:	svclt	0x00280202
   2a15c:	subpl	lr, r1, r0, lsr #23
   2a160:	svcpl	0x0001ebb0
   2a164:	bl	10d9d6c <wprintw@plt+0x10d6914>
   2a168:	svclt	0x00280202
   2a16c:	andpl	lr, r1, r0, lsr #23
   2a170:	svcmi	0x00c1ebb0
   2a174:	bl	10d9d7c <wprintw@plt+0x10d6924>
   2a178:	svclt	0x00280202
   2a17c:	sbcmi	lr, r1, r0, lsr #23
   2a180:	svcmi	0x0081ebb0
   2a184:	bl	10d9d8c <wprintw@plt+0x10d6934>
   2a188:	svclt	0x00280202
   2a18c:	addmi	lr, r1, r0, lsr #23
   2a190:	svcmi	0x0041ebb0
   2a194:	bl	10d9d9c <wprintw@plt+0x10d6944>
   2a198:	svclt	0x00280202
   2a19c:	submi	lr, r1, r0, lsr #23
   2a1a0:	svcmi	0x0001ebb0
   2a1a4:	bl	10d9dac <wprintw@plt+0x10d6954>
   2a1a8:	svclt	0x00280202
   2a1ac:	andmi	lr, r1, r0, lsr #23
   2a1b0:	svccc	0x00c1ebb0
   2a1b4:	bl	10d9dbc <wprintw@plt+0x10d6964>
   2a1b8:	svclt	0x00280202
   2a1bc:	sbccc	lr, r1, r0, lsr #23
   2a1c0:	svccc	0x0081ebb0
   2a1c4:	bl	10d9dcc <wprintw@plt+0x10d6974>
   2a1c8:	svclt	0x00280202
   2a1cc:	addcc	lr, r1, r0, lsr #23
   2a1d0:	svccc	0x0041ebb0
   2a1d4:	bl	10d9ddc <wprintw@plt+0x10d6984>
   2a1d8:	svclt	0x00280202
   2a1dc:	subcc	lr, r1, r0, lsr #23
   2a1e0:	svccc	0x0001ebb0
   2a1e4:	bl	10d9dec <wprintw@plt+0x10d6994>
   2a1e8:	svclt	0x00280202
   2a1ec:	andcc	lr, r1, r0, lsr #23
   2a1f0:	svccs	0x00c1ebb0
   2a1f4:	bl	10d9dfc <wprintw@plt+0x10d69a4>
   2a1f8:	svclt	0x00280202
   2a1fc:	sbccs	lr, r1, r0, lsr #23
   2a200:	svccs	0x0081ebb0
   2a204:	bl	10d9e0c <wprintw@plt+0x10d69b4>
   2a208:	svclt	0x00280202
   2a20c:	addcs	lr, r1, r0, lsr #23
   2a210:	svccs	0x0041ebb0
   2a214:	bl	10d9e1c <wprintw@plt+0x10d69c4>
   2a218:	svclt	0x00280202
   2a21c:	subcs	lr, r1, r0, lsr #23
   2a220:	svccs	0x0001ebb0
   2a224:	bl	10d9e2c <wprintw@plt+0x10d69d4>
   2a228:	svclt	0x00280202
   2a22c:	andcs	lr, r1, r0, lsr #23
   2a230:	svcne	0x00c1ebb0
   2a234:	bl	10d9e3c <wprintw@plt+0x10d69e4>
   2a238:	svclt	0x00280202
   2a23c:	sbcne	lr, r1, r0, lsr #23
   2a240:	svcne	0x0081ebb0
   2a244:	bl	10d9e4c <wprintw@plt+0x10d69f4>
   2a248:	svclt	0x00280202
   2a24c:	addne	lr, r1, r0, lsr #23
   2a250:	svcne	0x0041ebb0
   2a254:	bl	10d9e5c <wprintw@plt+0x10d6a04>
   2a258:	svclt	0x00280202
   2a25c:	subne	lr, r1, r0, lsr #23
   2a260:	svcne	0x0001ebb0
   2a264:	bl	10d9e6c <wprintw@plt+0x10d6a14>
   2a268:	svclt	0x00280202
   2a26c:	andne	lr, r1, r0, lsr #23
   2a270:	svceq	0x00c1ebb0
   2a274:	bl	10d9e7c <wprintw@plt+0x10d6a24>
   2a278:	svclt	0x00280202
   2a27c:	sbceq	lr, r1, r0, lsr #23
   2a280:	svceq	0x0081ebb0
   2a284:	bl	10d9e8c <wprintw@plt+0x10d6a34>
   2a288:	svclt	0x00280202
   2a28c:	addeq	lr, r1, r0, lsr #23
   2a290:	svceq	0x0041ebb0
   2a294:	bl	10d9e9c <wprintw@plt+0x10d6a44>
   2a298:	svclt	0x00280202
   2a29c:	subeq	lr, r1, r0, lsr #23
   2a2a0:	svceq	0x0001ebb0
   2a2a4:	bl	10d9eac <wprintw@plt+0x10d6a54>
   2a2a8:	svclt	0x00280202
   2a2ac:	andeq	lr, r1, r0, lsr #23
   2a2b0:			; <UNDEFINED> instruction: 0x47704610
   2a2b4:	andcs	fp, r1, ip, lsl #30
   2a2b8:	ldrbmi	r2, [r0, -r0]!
   2a2bc:			; <UNDEFINED> instruction: 0xf281fab1
   2a2c0:	andseq	pc, pc, #-2147483600	; 0x80000030
   2a2c4:			; <UNDEFINED> instruction: 0xf002fa20
   2a2c8:	tstlt	r8, r0, ror r7
   2a2cc:	rscscc	pc, pc, pc, asr #32
   2a2d0:	stmdblt	r6!, {ip, sp, lr, pc}^
   2a2d4:	rscsle	r2, r8, r0, lsl #18
   2a2d8:	andmi	lr, r3, sp, lsr #18
   2a2dc:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   2a2e0:			; <UNDEFINED> instruction: 0x4006e8bd
   2a2e4:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   2a2e8:	smlatbeq	r3, r1, fp, lr
   2a2ec:	svclt	0x00004770
   2a2f0:			; <UNDEFINED> instruction: 0xf0002900
   2a2f4:	b	fe04a7f4 <wprintw@plt+0xfe04739c>
   2a2f8:	svclt	0x00480c01
   2a2fc:	cdpne	2, 4, cr4, cr10, cr9, {2}
   2a300:	tsthi	pc, r0	; <UNPREDICTABLE>
   2a304:	svclt	0x00480003
   2a308:	addmi	r4, fp, #805306372	; 0x30000004
   2a30c:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   2a310:			; <UNDEFINED> instruction: 0xf0004211
   2a314:	blx	fed0a7a8 <wprintw@plt+0xfed07350>
   2a318:	blx	feca6d2c <wprintw@plt+0xfeca38d4>
   2a31c:	bl	fe866528 <wprintw@plt+0xfe8630d0>
   2a320:			; <UNDEFINED> instruction: 0xf1c20202
   2a324:	andge	r0, r4, pc, lsl r2
   2a328:	andne	lr, r2, #0, 22
   2a32c:	andeq	pc, r0, pc, asr #32
   2a330:	svclt	0x00004697
   2a334:	andhi	pc, r0, pc, lsr #7
   2a338:	svcvc	0x00c1ebb3
   2a33c:	bl	1059f44 <wprintw@plt+0x1056aec>
   2a340:	svclt	0x00280000
   2a344:	bicvc	lr, r1, #166912	; 0x28c00
   2a348:	svcvc	0x0081ebb3
   2a34c:	bl	1059f54 <wprintw@plt+0x1056afc>
   2a350:	svclt	0x00280000
   2a354:	orrvc	lr, r1, #166912	; 0x28c00
   2a358:	svcvc	0x0041ebb3
   2a35c:	bl	1059f64 <wprintw@plt+0x1056b0c>
   2a360:	svclt	0x00280000
   2a364:	movtvc	lr, #7075	; 0x1ba3
   2a368:	svcvc	0x0001ebb3
   2a36c:	bl	1059f74 <wprintw@plt+0x1056b1c>
   2a370:	svclt	0x00280000
   2a374:	movwvc	lr, #7075	; 0x1ba3
   2a378:	svcvs	0x00c1ebb3
   2a37c:	bl	1059f84 <wprintw@plt+0x1056b2c>
   2a380:	svclt	0x00280000
   2a384:	bicvs	lr, r1, #166912	; 0x28c00
   2a388:	svcvs	0x0081ebb3
   2a38c:	bl	1059f94 <wprintw@plt+0x1056b3c>
   2a390:	svclt	0x00280000
   2a394:	orrvs	lr, r1, #166912	; 0x28c00
   2a398:	svcvs	0x0041ebb3
   2a39c:	bl	1059fa4 <wprintw@plt+0x1056b4c>
   2a3a0:	svclt	0x00280000
   2a3a4:	movtvs	lr, #7075	; 0x1ba3
   2a3a8:	svcvs	0x0001ebb3
   2a3ac:	bl	1059fb4 <wprintw@plt+0x1056b5c>
   2a3b0:	svclt	0x00280000
   2a3b4:	movwvs	lr, #7075	; 0x1ba3
   2a3b8:	svcpl	0x00c1ebb3
   2a3bc:	bl	1059fc4 <wprintw@plt+0x1056b6c>
   2a3c0:	svclt	0x00280000
   2a3c4:	bicpl	lr, r1, #166912	; 0x28c00
   2a3c8:	svcpl	0x0081ebb3
   2a3cc:	bl	1059fd4 <wprintw@plt+0x1056b7c>
   2a3d0:	svclt	0x00280000
   2a3d4:	orrpl	lr, r1, #166912	; 0x28c00
   2a3d8:	svcpl	0x0041ebb3
   2a3dc:	bl	1059fe4 <wprintw@plt+0x1056b8c>
   2a3e0:	svclt	0x00280000
   2a3e4:	movtpl	lr, #7075	; 0x1ba3
   2a3e8:	svcpl	0x0001ebb3
   2a3ec:	bl	1059ff4 <wprintw@plt+0x1056b9c>
   2a3f0:	svclt	0x00280000
   2a3f4:	movwpl	lr, #7075	; 0x1ba3
   2a3f8:	svcmi	0x00c1ebb3
   2a3fc:	bl	105a004 <wprintw@plt+0x1056bac>
   2a400:	svclt	0x00280000
   2a404:	bicmi	lr, r1, #166912	; 0x28c00
   2a408:	svcmi	0x0081ebb3
   2a40c:	bl	105a014 <wprintw@plt+0x1056bbc>
   2a410:	svclt	0x00280000
   2a414:	orrmi	lr, r1, #166912	; 0x28c00
   2a418:	svcmi	0x0041ebb3
   2a41c:	bl	105a024 <wprintw@plt+0x1056bcc>
   2a420:	svclt	0x00280000
   2a424:	movtmi	lr, #7075	; 0x1ba3
   2a428:	svcmi	0x0001ebb3
   2a42c:	bl	105a034 <wprintw@plt+0x1056bdc>
   2a430:	svclt	0x00280000
   2a434:	movwmi	lr, #7075	; 0x1ba3
   2a438:	svccc	0x00c1ebb3
   2a43c:	bl	105a044 <wprintw@plt+0x1056bec>
   2a440:	svclt	0x00280000
   2a444:	biccc	lr, r1, #166912	; 0x28c00
   2a448:	svccc	0x0081ebb3
   2a44c:	bl	105a054 <wprintw@plt+0x1056bfc>
   2a450:	svclt	0x00280000
   2a454:	orrcc	lr, r1, #166912	; 0x28c00
   2a458:	svccc	0x0041ebb3
   2a45c:	bl	105a064 <wprintw@plt+0x1056c0c>
   2a460:	svclt	0x00280000
   2a464:	movtcc	lr, #7075	; 0x1ba3
   2a468:	svccc	0x0001ebb3
   2a46c:	bl	105a074 <wprintw@plt+0x1056c1c>
   2a470:	svclt	0x00280000
   2a474:	movwcc	lr, #7075	; 0x1ba3
   2a478:	svccs	0x00c1ebb3
   2a47c:	bl	105a084 <wprintw@plt+0x1056c2c>
   2a480:	svclt	0x00280000
   2a484:	biccs	lr, r1, #166912	; 0x28c00
   2a488:	svccs	0x0081ebb3
   2a48c:	bl	105a094 <wprintw@plt+0x1056c3c>
   2a490:	svclt	0x00280000
   2a494:	orrcs	lr, r1, #166912	; 0x28c00
   2a498:	svccs	0x0041ebb3
   2a49c:	bl	105a0a4 <wprintw@plt+0x1056c4c>
   2a4a0:	svclt	0x00280000
   2a4a4:	movtcs	lr, #7075	; 0x1ba3
   2a4a8:	svccs	0x0001ebb3
   2a4ac:	bl	105a0b4 <wprintw@plt+0x1056c5c>
   2a4b0:	svclt	0x00280000
   2a4b4:	movwcs	lr, #7075	; 0x1ba3
   2a4b8:	svcne	0x00c1ebb3
   2a4bc:	bl	105a0c4 <wprintw@plt+0x1056c6c>
   2a4c0:	svclt	0x00280000
   2a4c4:	bicne	lr, r1, #166912	; 0x28c00
   2a4c8:	svcne	0x0081ebb3
   2a4cc:	bl	105a0d4 <wprintw@plt+0x1056c7c>
   2a4d0:	svclt	0x00280000
   2a4d4:	orrne	lr, r1, #166912	; 0x28c00
   2a4d8:	svcne	0x0041ebb3
   2a4dc:	bl	105a0e4 <wprintw@plt+0x1056c8c>
   2a4e0:	svclt	0x00280000
   2a4e4:	movtne	lr, #7075	; 0x1ba3
   2a4e8:	svcne	0x0001ebb3
   2a4ec:	bl	105a0f4 <wprintw@plt+0x1056c9c>
   2a4f0:	svclt	0x00280000
   2a4f4:	movwne	lr, #7075	; 0x1ba3
   2a4f8:	svceq	0x00c1ebb3
   2a4fc:	bl	105a104 <wprintw@plt+0x1056cac>
   2a500:	svclt	0x00280000
   2a504:	biceq	lr, r1, #166912	; 0x28c00
   2a508:	svceq	0x0081ebb3
   2a50c:	bl	105a114 <wprintw@plt+0x1056cbc>
   2a510:	svclt	0x00280000
   2a514:	orreq	lr, r1, #166912	; 0x28c00
   2a518:	svceq	0x0041ebb3
   2a51c:	bl	105a124 <wprintw@plt+0x1056ccc>
   2a520:	svclt	0x00280000
   2a524:	movteq	lr, #7075	; 0x1ba3
   2a528:	svceq	0x0001ebb3
   2a52c:	bl	105a134 <wprintw@plt+0x1056cdc>
   2a530:	svclt	0x00280000
   2a534:	movweq	lr, #7075	; 0x1ba3
   2a538:	svceq	0x0000f1bc
   2a53c:	submi	fp, r0, #72, 30	; 0x120
   2a540:	b	fe73c308 <wprintw@plt+0xfe738eb0>
   2a544:	svclt	0x00480f00
   2a548:	ldrbmi	r4, [r0, -r0, asr #4]!
   2a54c:	andcs	fp, r0, r8, lsr pc
   2a550:	b	141a168 <wprintw@plt+0x1416d10>
   2a554:			; <UNDEFINED> instruction: 0xf04070ec
   2a558:	ldrbmi	r0, [r0, -r1]!
   2a55c:			; <UNDEFINED> instruction: 0xf281fab1
   2a560:	andseq	pc, pc, #-2147483600	; 0x80000030
   2a564:	svceq	0x0000f1bc
   2a568:			; <UNDEFINED> instruction: 0xf002fa23
   2a56c:	submi	fp, r0, #72, 30	; 0x120
   2a570:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   2a574:			; <UNDEFINED> instruction: 0xf06fbfc8
   2a578:	svclt	0x00b84000
   2a57c:	andmi	pc, r0, pc, asr #32
   2a580:	stmdalt	lr, {ip, sp, lr, pc}
   2a584:	rscsle	r2, r4, r0, lsl #18
   2a588:	andmi	lr, r3, sp, lsr #18
   2a58c:	mrc2	7, 5, pc, cr3, cr15, {7}
   2a590:			; <UNDEFINED> instruction: 0x4006e8bd
   2a594:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   2a598:	smlatbeq	r3, r1, fp, lr
   2a59c:	svclt	0x00004770
   2a5a0:			; <UNDEFINED> instruction: 0xf04fb502
   2a5a4:			; <UNDEFINED> instruction: 0xf7d80008
   2a5a8:	vstrlt	d14, [r2, #-96]	; 0xffffffa0
   2a5ac:	mvnsmi	lr, #737280	; 0xb4000
   2a5b0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   2a5b4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   2a5b8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   2a5bc:	b	fede8524 <wprintw@plt+0xfede50cc>
   2a5c0:	blne	1dbb7bc <wprintw@plt+0x1db8364>
   2a5c4:	strhle	r1, [sl], -r6
   2a5c8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   2a5cc:	svccc	0x0004f855
   2a5d0:	strbmi	r3, [sl], -r1, lsl #8
   2a5d4:	ldrtmi	r4, [r8], -r1, asr #12
   2a5d8:	adcmi	r4, r6, #152, 14	; 0x2600000
   2a5dc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   2a5e0:	svclt	0x000083f8
   2a5e4:	andeq	r7, r1, sl, ror #1
   2a5e8:	andeq	r7, r1, r0, ror #1
   2a5ec:	svclt	0x00004770

Disassembly of section .fini:

0002a5f0 <.fini>:
   2a5f0:	push	{r3, lr}
   2a5f4:	pop	{r3, pc}
