Protel Design System Design Rule Check
PCB File : D:\Work\Micro Ohm\PCB\Smart_Ladder_Light_System\PCB1.PcbDoc
Date     : 20-Apr-21
Time     : 5:55:31 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.8mm) (Max=3mm) (Preferred=0.8mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Arc (120.151mm,18.013mm) on Top Overlay And Pad Q4-2(118.457mm,18.14mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Arc (120.151mm,40.242mm) on Top Overlay And Pad Q3-2(118.457mm,40.369mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Arc (120.151mm,62.471mm) on Top Overlay And Pad Q2-2(118.457mm,62.598mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Arc (120.151mm,84.7mm) on Top Overlay And Pad Q1-2(118.457mm,84.827mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-1(135.2mm,82.338mm) on Multi-Layer And Track (135.2mm,79.5mm)(135.2mm,81.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad D1-2(135.2mm,71.462mm) on Multi-Layer And Track (135.2mm,72.662mm)(135.2mm,74.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-1(135.2mm,60.138mm) on Multi-Layer And Track (135.2mm,57.3mm)(135.2mm,58.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad D3-2(135.2mm,49.262mm) on Multi-Layer And Track (135.2mm,50.462mm)(135.2mm,52.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5-1(135.2mm,37.938mm) on Multi-Layer And Track (135.2mm,35.1mm)(135.2mm,36.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-1(135.2mm,15.738mm) on Multi-Layer And Track (135.2mm,12.9mm)(135.2mm,14.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad D7-2(135.2mm,4.862mm) on Multi-Layer And Track (135.2mm,6.062mm)(135.2mm,7.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad K1-COM(140.7mm,77.7mm) on Multi-Layer And Track (139.25mm,69.95mm)(139.25mm,85.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad K2-COM(140.7mm,55.2mm) on Multi-Layer And Track (139.25mm,47.45mm)(139.25mm,62.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad K3-COM(140.7mm,32.7mm) on Multi-Layer And Track (139.25mm,24.95mm)(139.25mm,40.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad K4-COM(140.7mm,10.2mm) on Multi-Layer And Track (139.25mm,2.45mm)(139.25mm,17.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-+5V_(73.94mm,40.2mm) on Multi-Layer And Track (70.765mm,38.93mm)(74.575mm,38.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-+5V_(73.94mm,40.2mm) on Multi-Layer And Track (70.765mm,41.47mm)(74.575mm,41.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-+5V_(73.94mm,40.2mm) on Multi-Layer And Track (75.21mm,39.565mm)(75.21mm,40.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-0(71.4mm,60.52mm) on Multi-Layer And Track (70.13mm,59.885mm)(70.765mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-0(71.4mm,60.52mm) on Multi-Layer And Track (70.13mm,61.155mm)(70.765mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-0(71.4mm,60.52mm) on Multi-Layer And Track (70.765mm,59.25mm)(72.035mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-0(71.4mm,60.52mm) on Multi-Layer And Track (70.765mm,61.79mm)(72.035mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-0(71.4mm,60.52mm) on Multi-Layer And Track (72.035mm,59.25mm)(72.67mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-0(71.4mm,60.52mm) on Multi-Layer And Track (72.035mm,61.79mm)(72.67mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad PCB1-0(71.4mm,60.52mm) on Multi-Layer And Track (72.67mm,59.885mm)(72.67mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad PCB1-1(21.87mm,12.26mm) on Multi-Layer And Track (20.067mm,9.72mm)(20.067mm,63.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-1(68.86mm,60.52mm) on Multi-Layer And Track (67.59mm,59.885mm)(68.225mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-1(68.86mm,60.52mm) on Multi-Layer And Track (67.59mm,61.155mm)(68.225mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-1(68.86mm,60.52mm) on Multi-Layer And Track (68.225mm,59.25mm)(69.495mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-1(68.86mm,60.52mm) on Multi-Layer And Track (68.225mm,61.79mm)(69.495mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-1(68.86mm,60.52mm) on Multi-Layer And Track (69.495mm,59.25mm)(70.13mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-1(68.86mm,60.52mm) on Multi-Layer And Track (69.495mm,61.79mm)(70.13mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad PCB1-1(98.07mm,60.52mm) on Multi-Layer And Text "5V" (99.34mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-10(44.476mm,60.52mm) on Multi-Layer And Track (43.206mm,59.885mm)(43.841mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-10(44.476mm,60.52mm) on Multi-Layer And Track (43.206mm,61.155mm)(43.841mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-10(44.476mm,60.52mm) on Multi-Layer And Track (43.841mm,59.25mm)(45.111mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-10(44.476mm,60.52mm) on Multi-Layer And Track (43.841mm,61.79mm)(45.111mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-10(44.476mm,60.52mm) on Multi-Layer And Track (45.111mm,59.25mm)(45.746mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-10(44.476mm,60.52mm) on Multi-Layer And Track (45.111mm,61.79mm)(45.746mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-11(41.936mm,60.52mm) on Multi-Layer And Track (40.666mm,59.885mm)(41.301mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-11(41.936mm,60.52mm) on Multi-Layer And Track (40.666mm,61.155mm)(41.301mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-11(41.936mm,60.52mm) on Multi-Layer And Track (41.301mm,59.25mm)(42.571mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-11(41.936mm,60.52mm) on Multi-Layer And Track (41.301mm,61.79mm)(42.571mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-11(41.936mm,60.52mm) on Multi-Layer And Track (42.571mm,59.25mm)(43.206mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-11(41.936mm,60.52mm) on Multi-Layer And Track (42.571mm,61.79mm)(43.206mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-12(39.396mm,60.52mm) on Multi-Layer And Track (38.126mm,59.885mm)(38.761mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-12(39.396mm,60.52mm) on Multi-Layer And Track (38.126mm,61.155mm)(38.761mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-12(39.396mm,60.52mm) on Multi-Layer And Track (38.761mm,59.25mm)(40.031mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-12(39.396mm,60.52mm) on Multi-Layer And Track (38.761mm,61.79mm)(40.031mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-12(39.396mm,60.52mm) on Multi-Layer And Track (40.031mm,59.25mm)(40.666mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-12(39.396mm,60.52mm) on Multi-Layer And Track (40.031mm,61.79mm)(40.666mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-13(36.856mm,60.52mm) on Multi-Layer And Track (35.586mm,59.885mm)(36.221mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-13(36.856mm,60.52mm) on Multi-Layer And Track (35.586mm,61.155mm)(36.221mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-13(36.856mm,60.52mm) on Multi-Layer And Track (36.221mm,59.25mm)(37.491mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-13(36.856mm,60.52mm) on Multi-Layer And Track (36.221mm,61.79mm)(37.491mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-13(36.856mm,60.52mm) on Multi-Layer And Track (37.491mm,59.25mm)(38.126mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-13(36.856mm,60.52mm) on Multi-Layer And Track (37.491mm,61.79mm)(38.126mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad PCB1-14(76.48mm,60.52mm) on Multi-Layer And Track (75.21mm,59.885mm)(75.21mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-14(76.48mm,60.52mm) on Multi-Layer And Track (75.21mm,59.885mm)(75.845mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-14(76.48mm,60.52mm) on Multi-Layer And Track (75.21mm,61.155mm)(75.845mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-14(76.48mm,60.52mm) on Multi-Layer And Track (75.845mm,59.25mm)(77.115mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-14(76.48mm,60.52mm) on Multi-Layer And Track (75.845mm,61.79mm)(77.115mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-14(76.48mm,60.52mm) on Multi-Layer And Track (77.115mm,59.25mm)(77.75mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-14(76.48mm,60.52mm) on Multi-Layer And Track (77.115mm,61.79mm)(77.75mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-15(79.02mm,60.52mm) on Multi-Layer And Track (77.75mm,59.885mm)(78.385mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-15(79.02mm,60.52mm) on Multi-Layer And Track (77.75mm,61.155mm)(78.385mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-15(79.02mm,60.52mm) on Multi-Layer And Track (78.385mm,59.25mm)(79.655mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-15(79.02mm,60.52mm) on Multi-Layer And Track (78.385mm,61.79mm)(79.655mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-15(79.02mm,60.52mm) on Multi-Layer And Track (79.655mm,59.25mm)(80.29mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-15(79.02mm,60.52mm) on Multi-Layer And Track (79.655mm,61.79mm)(80.29mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-16(81.56mm,60.52mm) on Multi-Layer And Track (80.29mm,59.885mm)(80.925mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-16(81.56mm,60.52mm) on Multi-Layer And Track (80.29mm,61.155mm)(80.925mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-16(81.56mm,60.52mm) on Multi-Layer And Track (80.925mm,59.25mm)(82.195mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-16(81.56mm,60.52mm) on Multi-Layer And Track (80.925mm,61.79mm)(82.195mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-16(81.56mm,60.52mm) on Multi-Layer And Track (82.195mm,59.25mm)(82.83mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-16(81.56mm,60.52mm) on Multi-Layer And Track (82.195mm,61.79mm)(82.83mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-17(84.1mm,60.52mm) on Multi-Layer And Track (82.83mm,59.885mm)(83.465mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-17(84.1mm,60.52mm) on Multi-Layer And Track (82.83mm,61.155mm)(83.465mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-17(84.1mm,60.52mm) on Multi-Layer And Track (83.465mm,59.25mm)(84.735mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-17(84.1mm,60.52mm) on Multi-Layer And Track (83.465mm,61.79mm)(84.735mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-17(84.1mm,60.52mm) on Multi-Layer And Track (84.735mm,59.25mm)(85.37mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-17(84.1mm,60.52mm) on Multi-Layer And Track (84.735mm,61.79mm)(85.37mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-19(89.18mm,60.52mm) on Multi-Layer And Track (87.91mm,59.885mm)(88.545mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-19(89.18mm,60.52mm) on Multi-Layer And Track (87.91mm,61.155mm)(88.545mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-19(89.18mm,60.52mm) on Multi-Layer And Track (88.545mm,59.25mm)(89.815mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-19(89.18mm,60.52mm) on Multi-Layer And Track (88.545mm,61.79mm)(89.815mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-19(89.18mm,60.52mm) on Multi-Layer And Track (89.815mm,59.25mm)(90.45mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-19(89.18mm,60.52mm) on Multi-Layer And Track (89.815mm,61.79mm)(90.45mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-2(66.32mm,60.52mm) on Multi-Layer And Track (65.05mm,59.885mm)(65.685mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-2(66.32mm,60.52mm) on Multi-Layer And Track (65.05mm,61.155mm)(65.685mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-2(66.32mm,60.52mm) on Multi-Layer And Track (65.685mm,59.25mm)(66.955mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-2(66.32mm,60.52mm) on Multi-Layer And Track (65.685mm,61.79mm)(66.955mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-2(66.32mm,60.52mm) on Multi-Layer And Track (66.955mm,59.25mm)(67.59mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-2(66.32mm,60.52mm) on Multi-Layer And Track (66.955mm,61.79mm)(67.59mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-20(91.72mm,60.52mm) on Multi-Layer And Track (90.45mm,59.885mm)(91.085mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-20(91.72mm,60.52mm) on Multi-Layer And Track (90.45mm,61.155mm)(91.085mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-20(91.72mm,60.52mm) on Multi-Layer And Track (91.085mm,59.25mm)(92.355mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-20(91.72mm,60.52mm) on Multi-Layer And Track (91.085mm,61.79mm)(92.355mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-20(91.72mm,60.52mm) on Multi-Layer And Track (92.355mm,59.25mm)(92.99mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-20(91.72mm,60.52mm) on Multi-Layer And Track (92.355mm,61.79mm)(92.99mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-21(94.26mm,60.52mm) on Multi-Layer And Track (92.99mm,59.885mm)(93.625mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-21(94.26mm,60.52mm) on Multi-Layer And Track (92.99mm,61.155mm)(93.625mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-21(94.26mm,60.52mm) on Multi-Layer And Track (93.625mm,59.25mm)(94.895mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-21(94.26mm,60.52mm) on Multi-Layer And Track (93.625mm,61.79mm)(94.895mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-21(94.26mm,60.52mm) on Multi-Layer And Track (94.895mm,59.25mm)(95.53mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-21(94.26mm,60.52mm) on Multi-Layer And Track (94.895mm,61.79mm)(95.53mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad PCB1-21(94.26mm,60.52mm) on Multi-Layer And Track (95.53mm,59.885mm)(95.53mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad PCB1-22(101.88mm,57.98mm) on Multi-Layer And Track (100.61mm,57.345mm)(100.61mm,58.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-22(101.88mm,57.98mm) on Multi-Layer And Track (101.245mm,56.71mm)(105.055mm,56.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-22(101.88mm,57.98mm) on Multi-Layer And Track (101.245mm,59.25mm)(105.055mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-23(104.42mm,57.98mm) on Multi-Layer And Track (101.245mm,56.71mm)(105.055mm,56.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-23(104.42mm,57.98mm) on Multi-Layer And Track (101.245mm,59.25mm)(105.055mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-23(104.42mm,57.98mm) on Multi-Layer And Track (105.69mm,57.345mm)(105.69mm,58.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad PCB1-24(101.88mm,55.44mm) on Multi-Layer And Track (100.61mm,54.805mm)(100.61mm,56.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-24(101.88mm,55.44mm) on Multi-Layer And Track (101.245mm,54.17mm)(105.055mm,54.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-24(101.88mm,55.44mm) on Multi-Layer And Track (101.245mm,56.71mm)(105.055mm,56.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-25(104.42mm,55.44mm) on Multi-Layer And Track (101.245mm,54.17mm)(105.055mm,54.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-25(104.42mm,55.44mm) on Multi-Layer And Track (101.245mm,56.71mm)(105.055mm,56.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-25(104.42mm,55.44mm) on Multi-Layer And Track (105.69mm,54.805mm)(105.69mm,56.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad PCB1-26(101.88mm,52.9mm) on Multi-Layer And Track (100.61mm,52.265mm)(100.61mm,53.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-26(101.88mm,52.9mm) on Multi-Layer And Track (101.245mm,51.63mm)(105.055mm,51.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-26(101.88mm,52.9mm) on Multi-Layer And Track (101.245mm,54.17mm)(105.055mm,54.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-27(104.42mm,52.9mm) on Multi-Layer And Track (101.245mm,51.63mm)(105.055mm,51.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-27(104.42mm,52.9mm) on Multi-Layer And Track (101.245mm,54.17mm)(105.055mm,54.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-27(104.42mm,52.9mm) on Multi-Layer And Track (105.69mm,52.265mm)(105.69mm,53.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad PCB1-28(101.88mm,50.36mm) on Multi-Layer And Track (100.61mm,49.725mm)(100.61mm,50.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-28(101.88mm,50.36mm) on Multi-Layer And Track (101.245mm,49.09mm)(105.055mm,49.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-28(101.88mm,50.36mm) on Multi-Layer And Track (101.245mm,51.63mm)(105.055mm,51.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-29(104.42mm,50.36mm) on Multi-Layer And Track (101.245mm,49.09mm)(105.055mm,49.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-29(104.42mm,50.36mm) on Multi-Layer And Track (101.245mm,51.63mm)(105.055mm,51.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-29(104.42mm,50.36mm) on Multi-Layer And Track (105.69mm,49.725mm)(105.69mm,50.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-3(63.78mm,60.52mm) on Multi-Layer And Track (62.51mm,59.885mm)(63.145mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-3(63.78mm,60.52mm) on Multi-Layer And Track (62.51mm,61.155mm)(63.145mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-3(63.78mm,60.52mm) on Multi-Layer And Track (63.145mm,59.25mm)(64.415mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-3(63.78mm,60.52mm) on Multi-Layer And Track (64.415mm,59.25mm)(65.05mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-3(63.78mm,60.52mm) on Multi-Layer And Track (64.415mm,61.79mm)(65.05mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-3.3V(43.46mm,12.26mm) on Multi-Layer And Track (42.19mm,11.625mm)(42.825mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-3.3V(43.46mm,12.26mm) on Multi-Layer And Track (42.19mm,12.895mm)(42.825mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-3.3V(43.46mm,12.26mm) on Multi-Layer And Track (42.825mm,10.99mm)(44.095mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-3.3V(43.46mm,12.26mm) on Multi-Layer And Track (42.825mm,13.53mm)(44.095mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-3.3V(43.46mm,12.26mm) on Multi-Layer And Track (44.095mm,10.99mm)(44.73mm,11.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-3.3V(43.46mm,12.26mm) on Multi-Layer And Track (44.095mm,13.53mm)(44.73mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad PCB1-30(101.88mm,47.82mm) on Multi-Layer And Track (100.61mm,47.185mm)(100.61mm,48.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-30(101.88mm,47.82mm) on Multi-Layer And Track (101.245mm,46.55mm)(105.055mm,46.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-30(101.88mm,47.82mm) on Multi-Layer And Track (101.245mm,49.09mm)(105.055mm,49.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-31(104.42mm,47.82mm) on Multi-Layer And Track (101.245mm,46.55mm)(105.055mm,46.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-31(104.42mm,47.82mm) on Multi-Layer And Track (101.245mm,49.09mm)(105.055mm,49.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-31(104.42mm,47.82mm) on Multi-Layer And Track (105.69mm,47.185mm)(105.69mm,48.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad PCB1-32(101.88mm,45.28mm) on Multi-Layer And Track (100.61mm,44.645mm)(100.61mm,45.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-32(101.88mm,45.28mm) on Multi-Layer And Track (101.245mm,44.01mm)(105.055mm,44.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-32(101.88mm,45.28mm) on Multi-Layer And Track (101.245mm,46.55mm)(105.055mm,46.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-33(104.42mm,45.28mm) on Multi-Layer And Track (101.245mm,44.01mm)(105.055mm,44.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-33(104.42mm,45.28mm) on Multi-Layer And Track (101.245mm,46.55mm)(105.055mm,46.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-33(104.42mm,45.28mm) on Multi-Layer And Track (105.69mm,44.645mm)(105.69mm,45.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad PCB1-34(101.88mm,42.74mm) on Multi-Layer And Track (100.61mm,42.105mm)(100.61mm,43.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-34(101.88mm,42.74mm) on Multi-Layer And Track (101.245mm,41.47mm)(105.055mm,41.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-34(101.88mm,42.74mm) on Multi-Layer And Track (101.245mm,44.01mm)(105.055mm,44.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-35(104.42mm,42.74mm) on Multi-Layer And Track (101.245mm,41.47mm)(105.055mm,41.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-35(104.42mm,42.74mm) on Multi-Layer And Track (101.245mm,44.01mm)(105.055mm,44.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-35(104.42mm,42.74mm) on Multi-Layer And Track (105.69mm,42.105mm)(105.69mm,43.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad PCB1-36(101.88mm,40.2mm) on Multi-Layer And Track (100.61mm,39.565mm)(100.61mm,40.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-36(101.88mm,40.2mm) on Multi-Layer And Track (101.245mm,38.93mm)(105.055mm,38.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-36(101.88mm,40.2mm) on Multi-Layer And Track (101.245mm,41.47mm)(105.055mm,41.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-37(104.42mm,40.2mm) on Multi-Layer And Track (101.245mm,38.93mm)(105.055mm,38.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-37(104.42mm,40.2mm) on Multi-Layer And Track (101.245mm,41.47mm)(105.055mm,41.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-37(104.42mm,40.2mm) on Multi-Layer And Track (105.69mm,39.565mm)(105.69mm,40.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad PCB1-38(101.88mm,37.66mm) on Multi-Layer And Track (100.61mm,37.025mm)(100.61mm,38.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-38(101.88mm,37.66mm) on Multi-Layer And Track (101.245mm,36.39mm)(105.055mm,36.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-38(101.88mm,37.66mm) on Multi-Layer And Track (101.245mm,38.93mm)(105.055mm,38.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-39(104.42mm,37.66mm) on Multi-Layer And Track (101.245mm,36.39mm)(105.055mm,36.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-39(104.42mm,37.66mm) on Multi-Layer And Track (101.245mm,38.93mm)(105.055mm,38.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-39(104.42mm,37.66mm) on Multi-Layer And Track (105.69mm,37.025mm)(105.69mm,38.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-4(61.24mm,60.52mm) on Multi-Layer And Track (59.97mm,59.885mm)(60.605mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-4(61.24mm,60.52mm) on Multi-Layer And Track (59.97mm,61.155mm)(60.605mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-4(61.24mm,60.52mm) on Multi-Layer And Track (60.605mm,59.25mm)(61.875mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-4(61.24mm,60.52mm) on Multi-Layer And Track (60.605mm,61.79mm)(61.875mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-4(61.24mm,60.52mm) on Multi-Layer And Track (61.875mm,59.25mm)(62.51mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-4(61.24mm,60.52mm) on Multi-Layer And Track (61.875mm,61.79mm)(62.51mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad PCB1-40(101.88mm,35.12mm) on Multi-Layer And Track (100.61mm,34.485mm)(100.61mm,35.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-40(101.88mm,35.12mm) on Multi-Layer And Track (101.245mm,33.85mm)(105.055mm,33.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-40(101.88mm,35.12mm) on Multi-Layer And Track (101.245mm,36.39mm)(105.055mm,36.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-41(104.42mm,35.12mm) on Multi-Layer And Track (101.245mm,33.85mm)(105.055mm,33.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-41(104.42mm,35.12mm) on Multi-Layer And Track (101.245mm,36.39mm)(105.055mm,36.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-41(104.42mm,35.12mm) on Multi-Layer And Track (105.69mm,34.485mm)(105.69mm,35.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad PCB1-42(101.88mm,32.58mm) on Multi-Layer And Track (100.61mm,31.945mm)(100.61mm,33.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-42(101.88mm,32.58mm) on Multi-Layer And Track (101.245mm,31.31mm)(105.055mm,31.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-42(101.88mm,32.58mm) on Multi-Layer And Track (101.245mm,33.85mm)(105.055mm,33.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-43(104.42mm,32.58mm) on Multi-Layer And Track (101.245mm,31.31mm)(105.055mm,31.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-43(104.42mm,32.58mm) on Multi-Layer And Track (101.245mm,33.85mm)(105.055mm,33.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-43(104.42mm,32.58mm) on Multi-Layer And Track (105.69mm,31.945mm)(105.69mm,33.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad PCB1-44(101.88mm,30.04mm) on Multi-Layer And Track (100.61mm,29.405mm)(100.61mm,30.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-44(101.88mm,30.04mm) on Multi-Layer And Track (101.245mm,28.77mm)(105.055mm,28.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-44(101.88mm,30.04mm) on Multi-Layer And Track (101.245mm,31.31mm)(105.055mm,31.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-45(104.42mm,30.04mm) on Multi-Layer And Track (101.245mm,28.77mm)(105.055mm,28.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-45(104.42mm,30.04mm) on Multi-Layer And Track (101.245mm,31.31mm)(105.055mm,31.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-45(104.42mm,30.04mm) on Multi-Layer And Track (105.69mm,29.405mm)(105.69mm,30.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad PCB1-46(101.88mm,27.5mm) on Multi-Layer And Track (100.61mm,26.865mm)(100.61mm,28.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-46(101.88mm,27.5mm) on Multi-Layer And Track (101.245mm,26.23mm)(105.055mm,26.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-46(101.88mm,27.5mm) on Multi-Layer And Track (101.245mm,28.77mm)(105.055mm,28.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-47(104.42mm,27.5mm) on Multi-Layer And Track (101.245mm,26.23mm)(105.055mm,26.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-47(104.42mm,27.5mm) on Multi-Layer And Track (101.245mm,28.77mm)(105.055mm,28.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-47(104.42mm,27.5mm) on Multi-Layer And Track (105.69mm,26.865mm)(105.69mm,28.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad PCB1-48(101.88mm,24.96mm) on Multi-Layer And Track (100.61mm,24.325mm)(100.61mm,25.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-48(101.88mm,24.96mm) on Multi-Layer And Track (101.245mm,23.69mm)(105.055mm,23.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-48(101.88mm,24.96mm) on Multi-Layer And Track (101.245mm,26.23mm)(105.055mm,26.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-49(104.42mm,24.96mm) on Multi-Layer And Track (101.245mm,23.69mm)(105.055mm,23.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-49(104.42mm,24.96mm) on Multi-Layer And Track (101.245mm,26.23mm)(105.055mm,26.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-49(104.42mm,24.96mm) on Multi-Layer And Track (105.69mm,24.325mm)(105.69mm,25.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-5(58.7mm,60.52mm) on Multi-Layer And Track (57.43mm,59.885mm)(58.065mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-5(58.7mm,60.52mm) on Multi-Layer And Track (57.43mm,61.155mm)(58.065mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-5(58.7mm,60.52mm) on Multi-Layer And Track (58.065mm,59.25mm)(59.335mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-5(58.7mm,60.52mm) on Multi-Layer And Track (58.065mm,61.79mm)(59.335mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-5(58.7mm,60.52mm) on Multi-Layer And Track (59.335mm,59.25mm)(59.97mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-5(58.7mm,60.52mm) on Multi-Layer And Track (59.335mm,61.79mm)(59.97mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad PCB1-50(101.88mm,22.42mm) on Multi-Layer And Track (100.61mm,21.785mm)(100.61mm,23.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-50(101.88mm,22.42mm) on Multi-Layer And Track (101.245mm,21.15mm)(105.055mm,21.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-50(101.88mm,22.42mm) on Multi-Layer And Track (101.245mm,23.69mm)(105.055mm,23.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-51(104.42mm,22.42mm) on Multi-Layer And Track (101.245mm,21.15mm)(105.055mm,21.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-51(104.42mm,22.42mm) on Multi-Layer And Track (101.245mm,23.69mm)(105.055mm,23.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-51(104.42mm,22.42mm) on Multi-Layer And Track (105.69mm,21.785mm)(105.69mm,23.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad PCB1-52(101.88mm,19.88mm) on Multi-Layer And Track (100.61mm,19.245mm)(100.61mm,20.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-52(101.88mm,19.88mm) on Multi-Layer And Track (101.245mm,18.61mm)(105.055mm,18.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-52(101.88mm,19.88mm) on Multi-Layer And Track (101.245mm,21.15mm)(105.055mm,21.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-53(104.42mm,19.88mm) on Multi-Layer And Track (101.245mm,18.61mm)(105.055mm,18.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-53(104.42mm,19.88mm) on Multi-Layer And Track (101.245mm,21.15mm)(105.055mm,21.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-53(104.42mm,19.88mm) on Multi-Layer And Track (105.69mm,19.245mm)(105.69mm,20.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-5V(46mm,12.26mm) on Multi-Layer And Track (44.73mm,11.625mm)(45.365mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-5V(46mm,12.26mm) on Multi-Layer And Track (44.73mm,12.895mm)(45.365mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-5V(46mm,12.26mm) on Multi-Layer And Track (45.365mm,10.99mm)(46.635mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-5V(46mm,12.26mm) on Multi-Layer And Track (45.365mm,13.53mm)(46.635mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-5V(46mm,12.26mm) on Multi-Layer And Track (46.635mm,10.99mm)(47.27mm,11.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-5V(46mm,12.26mm) on Multi-Layer And Track (46.635mm,13.53mm)(47.27mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad PCB1-5V.(101.88mm,60.52mm) on Multi-Layer And Track (100.61mm,59.885mm)(100.61mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-5V.(101.88mm,60.52mm) on Multi-Layer And Track (100.61mm,59.885mm)(101.245mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-5V.(101.88mm,60.52mm) on Multi-Layer And Track (100.61mm,61.155mm)(101.245mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-5V.(101.88mm,60.52mm) on Multi-Layer And Track (101.245mm,59.25mm)(105.055mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-5V.(101.88mm,60.52mm) on Multi-Layer And Track (101.245mm,61.79mm)(105.055mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad PCB1-5V.(101.88mm,60.52mm) on Multi-Layer And Track (101.88mm,61.866mm)(101.88mm,62.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-5V..(104.42mm,60.52mm) on Multi-Layer And Track (101.245mm,59.25mm)(105.055mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-5V..(104.42mm,60.52mm) on Multi-Layer And Track (101.245mm,61.79mm)(105.055mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad PCB1-5V..(104.42mm,60.52mm) on Multi-Layer And Track (104.42mm,61.841mm)(104.42mm,62.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-5V..(104.42mm,60.52mm) on Multi-Layer And Track (105.055mm,59.25mm)(105.69mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-5V..(104.42mm,60.52mm) on Multi-Layer And Track (105.055mm,61.79mm)(105.69mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad PCB1-5V..(104.42mm,60.52mm) on Multi-Layer And Track (105.69mm,59.885mm)(105.69mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-6(56.16mm,60.52mm) on Multi-Layer And Track (54.89mm,59.885mm)(55.525mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-6(56.16mm,60.52mm) on Multi-Layer And Track (54.89mm,61.155mm)(55.525mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-6(56.16mm,60.52mm) on Multi-Layer And Track (55.525mm,59.25mm)(56.795mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-6(56.16mm,60.52mm) on Multi-Layer And Track (55.525mm,61.79mm)(56.795mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-6(56.16mm,60.52mm) on Multi-Layer And Track (56.795mm,59.25mm)(57.43mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-6(56.16mm,60.52mm) on Multi-Layer And Track (56.795mm,61.79mm)(57.43mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad PCB1-7(53.62mm,60.52mm) on Multi-Layer And Track (52.35mm,59.885mm)(52.35mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-7(53.62mm,60.52mm) on Multi-Layer And Track (52.35mm,59.885mm)(52.985mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-7(53.62mm,60.52mm) on Multi-Layer And Track (52.35mm,61.155mm)(52.985mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-7(53.62mm,60.52mm) on Multi-Layer And Track (52.985mm,59.25mm)(54.255mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-7(53.62mm,60.52mm) on Multi-Layer And Track (52.985mm,61.79mm)(54.255mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-7(53.62mm,60.52mm) on Multi-Layer And Track (54.255mm,59.25mm)(54.89mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-7(53.62mm,60.52mm) on Multi-Layer And Track (54.255mm,61.79mm)(54.89mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-8(49.556mm,60.52mm) on Multi-Layer And Track (48.286mm,59.885mm)(48.921mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-8(49.556mm,60.52mm) on Multi-Layer And Track (48.286mm,61.155mm)(48.921mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-8(49.556mm,60.52mm) on Multi-Layer And Track (48.921mm,59.25mm)(50.191mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-8(49.556mm,60.52mm) on Multi-Layer And Track (48.921mm,61.79mm)(50.191mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-8(49.556mm,60.52mm) on Multi-Layer And Track (50.191mm,59.25mm)(50.826mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-8(49.556mm,60.52mm) on Multi-Layer And Track (50.191mm,61.79mm)(50.826mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad PCB1-8(49.556mm,60.52mm) on Multi-Layer And Track (50.826mm,59.885mm)(50.826mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-9(47.016mm,60.52mm) on Multi-Layer And Track (45.746mm,59.885mm)(46.381mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-9(47.016mm,60.52mm) on Multi-Layer And Track (45.746mm,61.155mm)(46.381mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-9(47.016mm,60.52mm) on Multi-Layer And Track (46.381mm,59.25mm)(47.651mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-9(47.016mm,60.52mm) on Multi-Layer And Track (46.381mm,61.79mm)(47.651mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-9(47.016mm,60.52mm) on Multi-Layer And Track (47.651mm,59.25mm)(48.286mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-9(47.016mm,60.52mm) on Multi-Layer And Track (47.651mm,61.79mm)(48.286mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad PCB1-A0(58.7mm,12.26mm) on Multi-Layer And Track (57.43mm,11.625mm)(57.43mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A0(58.7mm,12.26mm) on Multi-Layer And Track (57.43mm,11.625mm)(58.065mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A0(58.7mm,12.26mm) on Multi-Layer And Track (57.43mm,12.895mm)(58.065mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-A0(58.7mm,12.26mm) on Multi-Layer And Track (58.065mm,10.99mm)(59.335mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-A0(58.7mm,12.26mm) on Multi-Layer And Track (58.065mm,13.53mm)(59.335mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A0(58.7mm,12.26mm) on Multi-Layer And Track (59.335mm,10.99mm)(59.97mm,11.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-A0(58.7mm,12.26mm) on Multi-Layer And Track (59.335mm,13.53mm)(59.97mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A1(61.24mm,12.26mm) on Multi-Layer And Track (59.97mm,11.625mm)(60.605mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A1(61.24mm,12.26mm) on Multi-Layer And Track (59.97mm,12.895mm)(60.605mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-A1(61.24mm,12.26mm) on Multi-Layer And Track (60.605mm,10.99mm)(61.875mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-A1(61.24mm,12.26mm) on Multi-Layer And Track (60.605mm,13.53mm)(61.875mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A1(61.24mm,12.26mm) on Multi-Layer And Track (61.875mm,10.99mm)(62.51mm,11.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-A1(61.24mm,12.26mm) on Multi-Layer And Track (61.875mm,13.53mm)(62.51mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A10(86.64mm,12.26mm) on Multi-Layer And Track (85.37mm,11.625mm)(86.005mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A10(86.64mm,12.26mm) on Multi-Layer And Track (85.37mm,12.895mm)(86.005mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-A10(86.64mm,12.26mm) on Multi-Layer And Track (86.005mm,10.99mm)(87.275mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-A10(86.64mm,12.26mm) on Multi-Layer And Track (86.005mm,13.53mm)(87.275mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A10(86.64mm,12.26mm) on Multi-Layer And Track (87.275mm,10.99mm)(87.91mm,11.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-A10(86.64mm,12.26mm) on Multi-Layer And Track (87.275mm,13.53mm)(87.91mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A11(89.18mm,12.26mm) on Multi-Layer And Track (87.91mm,11.625mm)(88.545mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A11(89.18mm,12.26mm) on Multi-Layer And Track (87.91mm,12.895mm)(88.545mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-A11(89.18mm,12.26mm) on Multi-Layer And Track (88.545mm,10.99mm)(89.815mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-A11(89.18mm,12.26mm) on Multi-Layer And Track (88.545mm,13.53mm)(89.815mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A11(89.18mm,12.26mm) on Multi-Layer And Track (89.815mm,10.99mm)(90.45mm,11.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-A11(89.18mm,12.26mm) on Multi-Layer And Track (89.815mm,13.53mm)(90.45mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A12(91.72mm,12.26mm) on Multi-Layer And Track (90.45mm,11.625mm)(91.085mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A12(91.72mm,12.26mm) on Multi-Layer And Track (90.45mm,12.895mm)(91.085mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-A12(91.72mm,12.26mm) on Multi-Layer And Track (91.085mm,10.99mm)(92.355mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-A12(91.72mm,12.26mm) on Multi-Layer And Track (91.085mm,13.53mm)(92.355mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A12(91.72mm,12.26mm) on Multi-Layer And Track (92.355mm,10.99mm)(92.99mm,11.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-A12(91.72mm,12.26mm) on Multi-Layer And Track (92.355mm,13.53mm)(92.99mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A13(94.26mm,12.26mm) on Multi-Layer And Track (92.99mm,11.625mm)(93.625mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A13(94.26mm,12.26mm) on Multi-Layer And Track (92.99mm,12.895mm)(93.625mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-A13(94.26mm,12.26mm) on Multi-Layer And Track (93.625mm,10.99mm)(94.895mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-A13(94.26mm,12.26mm) on Multi-Layer And Track (93.625mm,13.53mm)(94.895mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A13(94.26mm,12.26mm) on Multi-Layer And Track (94.895mm,10.99mm)(95.53mm,11.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-A13(94.26mm,12.26mm) on Multi-Layer And Track (94.895mm,13.53mm)(95.53mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A14(96.8mm,12.26mm) on Multi-Layer And Track (95.53mm,11.625mm)(96.165mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A14(96.8mm,12.26mm) on Multi-Layer And Track (95.53mm,12.895mm)(96.165mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-A14(96.8mm,12.26mm) on Multi-Layer And Track (96.165mm,10.99mm)(97.435mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-A14(96.8mm,12.26mm) on Multi-Layer And Track (96.165mm,13.53mm)(97.435mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A14(96.8mm,12.26mm) on Multi-Layer And Track (97.435mm,10.99mm)(98.07mm,11.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-A14(96.8mm,12.26mm) on Multi-Layer And Track (97.435mm,13.53mm)(98.07mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad PCB1-A15(99.34mm,12.26mm) on Multi-Layer And Track (100.61mm,11.625mm)(100.61mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A15(99.34mm,12.26mm) on Multi-Layer And Track (98.07mm,11.625mm)(98.705mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A15(99.34mm,12.26mm) on Multi-Layer And Track (98.07mm,12.895mm)(98.705mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-A15(99.34mm,12.26mm) on Multi-Layer And Track (98.705mm,10.99mm)(99.975mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-A15(99.34mm,12.26mm) on Multi-Layer And Track (98.705mm,13.53mm)(99.975mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A15(99.34mm,12.26mm) on Multi-Layer And Track (99.975mm,10.99mm)(100.61mm,11.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-A15(99.34mm,12.26mm) on Multi-Layer And Track (99.975mm,13.53mm)(100.61mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A2(63.78mm,12.26mm) on Multi-Layer And Track (62.51mm,11.625mm)(63.145mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A2(63.78mm,12.26mm) on Multi-Layer And Track (62.51mm,12.895mm)(63.145mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-A2(63.78mm,12.26mm) on Multi-Layer And Track (63.145mm,10.99mm)(64.415mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-A2(63.78mm,12.26mm) on Multi-Layer And Track (63.145mm,13.53mm)(64.415mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A2(63.78mm,12.26mm) on Multi-Layer And Track (64.415mm,10.99mm)(65.05mm,11.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-A2(63.78mm,12.26mm) on Multi-Layer And Track (64.415mm,13.53mm)(65.05mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A3(66.32mm,12.26mm) on Multi-Layer And Track (65.05mm,11.625mm)(65.685mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A3(66.32mm,12.26mm) on Multi-Layer And Track (65.05mm,12.895mm)(65.685mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-A3(66.32mm,12.26mm) on Multi-Layer And Track (65.685mm,10.99mm)(66.955mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-A3(66.32mm,12.26mm) on Multi-Layer And Track (65.685mm,13.53mm)(66.955mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A3(66.32mm,12.26mm) on Multi-Layer And Track (66.955mm,10.99mm)(67.59mm,11.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-A3(66.32mm,12.26mm) on Multi-Layer And Track (66.955mm,13.53mm)(67.59mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A4(68.86mm,12.26mm) on Multi-Layer And Track (67.59mm,11.625mm)(68.225mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A4(68.86mm,12.26mm) on Multi-Layer And Track (67.59mm,12.895mm)(68.225mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-A4(68.86mm,12.26mm) on Multi-Layer And Track (68.225mm,10.99mm)(69.495mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-A4(68.86mm,12.26mm) on Multi-Layer And Track (68.225mm,13.53mm)(69.495mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A4(68.86mm,12.26mm) on Multi-Layer And Track (69.495mm,10.99mm)(70.13mm,11.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-A4(68.86mm,12.26mm) on Multi-Layer And Track (69.495mm,13.53mm)(70.13mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A5(71.4mm,12.26mm) on Multi-Layer And Track (70.13mm,11.625mm)(70.765mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A5(71.4mm,12.26mm) on Multi-Layer And Track (70.13mm,12.895mm)(70.765mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-A5(71.4mm,12.26mm) on Multi-Layer And Track (70.765mm,10.99mm)(72.035mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-A5(71.4mm,12.26mm) on Multi-Layer And Track (70.765mm,13.53mm)(72.035mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A5(71.4mm,12.26mm) on Multi-Layer And Track (72.035mm,10.99mm)(72.67mm,11.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-A5(71.4mm,12.26mm) on Multi-Layer And Track (72.035mm,13.53mm)(72.67mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A6(73.94mm,12.26mm) on Multi-Layer And Track (72.67mm,11.625mm)(73.305mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A6(73.94mm,12.26mm) on Multi-Layer And Track (72.67mm,12.895mm)(73.305mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-A6(73.94mm,12.26mm) on Multi-Layer And Track (73.305mm,10.99mm)(74.575mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-A6(73.94mm,12.26mm) on Multi-Layer And Track (73.305mm,13.53mm)(74.575mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A6(73.94mm,12.26mm) on Multi-Layer And Track (74.575mm,10.99mm)(75.21mm,11.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-A6(73.94mm,12.26mm) on Multi-Layer And Track (74.575mm,13.53mm)(75.21mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A7(76.48mm,12.26mm) on Multi-Layer And Track (75.21mm,11.625mm)(75.845mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A7(76.48mm,12.26mm) on Multi-Layer And Track (75.21mm,12.895mm)(75.845mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-A7(76.48mm,12.26mm) on Multi-Layer And Track (75.845mm,10.99mm)(77.115mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-A7(76.48mm,12.26mm) on Multi-Layer And Track (75.845mm,13.53mm)(77.115mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A7(76.48mm,12.26mm) on Multi-Layer And Track (77.115mm,10.99mm)(77.75mm,11.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-A7(76.48mm,12.26mm) on Multi-Layer And Track (77.115mm,13.53mm)(77.75mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad PCB1-A7(76.48mm,12.26mm) on Multi-Layer And Track (77.75mm,11.625mm)(77.75mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad PCB1-A8(81.56mm,12.26mm) on Multi-Layer And Track (80.29mm,11.625mm)(80.29mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A8(81.56mm,12.26mm) on Multi-Layer And Track (80.29mm,11.625mm)(80.925mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A8(81.56mm,12.26mm) on Multi-Layer And Track (80.29mm,12.895mm)(80.925mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-A8(81.56mm,12.26mm) on Multi-Layer And Track (80.925mm,10.99mm)(82.195mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-A8(81.56mm,12.26mm) on Multi-Layer And Track (80.925mm,13.53mm)(82.195mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A8(81.56mm,12.26mm) on Multi-Layer And Track (82.195mm,10.99mm)(82.83mm,11.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-A8(81.56mm,12.26mm) on Multi-Layer And Track (82.195mm,13.53mm)(82.83mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A9(84.1mm,12.26mm) on Multi-Layer And Track (82.83mm,11.625mm)(83.465mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A9(84.1mm,12.26mm) on Multi-Layer And Track (82.83mm,12.895mm)(83.465mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-A9(84.1mm,12.26mm) on Multi-Layer And Track (83.465mm,10.99mm)(84.735mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-A9(84.1mm,12.26mm) on Multi-Layer And Track (83.465mm,13.53mm)(84.735mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-A9(84.1mm,12.26mm) on Multi-Layer And Track (84.735mm,10.99mm)(85.37mm,11.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-A9(84.1mm,12.26mm) on Multi-Layer And Track (84.735mm,13.53mm)(85.37mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-AREF(31.776mm,60.52mm) on Multi-Layer And Track (30.506mm,59.885mm)(31.141mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-AREF(31.776mm,60.52mm) on Multi-Layer And Track (30.506mm,61.155mm)(31.141mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-AREF(31.776mm,60.52mm) on Multi-Layer And Track (31.141mm,59.25mm)(32.411mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-AREF(31.776mm,60.52mm) on Multi-Layer And Track (31.141mm,61.79mm)(32.411mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-AREF(31.776mm,60.52mm) on Multi-Layer And Track (32.411mm,59.25mm)(33.046mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-AREF(31.776mm,60.52mm) on Multi-Layer And Track (32.411mm,61.79mm)(33.046mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-GND(34.316mm,60.52mm) on Multi-Layer And Track (33.046mm,59.885mm)(33.681mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-GND(34.316mm,60.52mm) on Multi-Layer And Track (33.046mm,61.155mm)(33.681mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-GND(34.316mm,60.52mm) on Multi-Layer And Track (33.681mm,59.25mm)(34.951mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-GND(34.316mm,60.52mm) on Multi-Layer And Track (33.681mm,61.79mm)(34.951mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-GND(34.316mm,60.52mm) on Multi-Layer And Track (34.951mm,59.25mm)(35.586mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-GND(34.316mm,60.52mm) on Multi-Layer And Track (34.951mm,61.79mm)(35.586mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-GND.(51.08mm,12.26mm) on Multi-Layer And Track (49.81mm,11.625mm)(50.445mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-GND.(51.08mm,12.26mm) on Multi-Layer And Track (49.81mm,12.895mm)(50.445mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-GND.(51.08mm,12.26mm) on Multi-Layer And Track (50.445mm,10.99mm)(51.715mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-GND.(51.08mm,12.26mm) on Multi-Layer And Track (50.445mm,13.53mm)(51.715mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-GND.(51.08mm,12.26mm) on Multi-Layer And Track (51.715mm,10.99mm)(52.35mm,11.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-GND.(51.08mm,12.26mm) on Multi-Layer And Track (51.715mm,13.53mm)(52.35mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-GND..(48.54mm,12.26mm) on Multi-Layer And Track (47.27mm,11.625mm)(47.905mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-GND..(48.54mm,12.26mm) on Multi-Layer And Track (47.27mm,12.895mm)(47.905mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-GND..(48.54mm,12.26mm) on Multi-Layer And Track (47.905mm,10.99mm)(49.175mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-GND..(48.54mm,12.26mm) on Multi-Layer And Track (47.905mm,13.53mm)(49.175mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-GND..(48.54mm,12.26mm) on Multi-Layer And Track (49.175mm,10.99mm)(49.81mm,11.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-GND..(48.54mm,12.26mm) on Multi-Layer And Track (49.175mm,13.53mm)(49.81mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad PCB1-GND...(101.88mm,17.34mm) on Multi-Layer And Track (100.61mm,16.705mm)(100.61mm,17.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-GND...(101.88mm,17.34mm) on Multi-Layer And Track (100.61mm,16.705mm)(101.245mm,16.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-GND...(101.88mm,17.34mm) on Multi-Layer And Track (100.61mm,17.975mm)(101.245mm,18.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-GND...(101.88mm,17.34mm) on Multi-Layer And Track (101.245mm,16.07mm)(105.055mm,16.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-GND...(101.88mm,17.34mm) on Multi-Layer And Track (101.245mm,18.61mm)(105.055mm,18.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-GND...(101.88mm,17.34mm) on Multi-Layer And Track (101.88mm,15.257mm)(101.88mm,15.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-GND....(104.42mm,17.34mm) on Multi-Layer And Track (101.245mm,16.07mm)(105.055mm,16.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-GND....(104.42mm,17.34mm) on Multi-Layer And Track (101.245mm,18.61mm)(105.055mm,18.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad PCB1-GND....(104.42mm,17.34mm) on Multi-Layer And Track (104.42mm,15.257mm)(104.42mm,16.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-GND....(104.42mm,17.34mm) on Multi-Layer And Track (105.055mm,16.07mm)(105.69mm,16.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-GND....(104.42mm,17.34mm) on Multi-Layer And Track (105.055mm,18.61mm)(105.69mm,17.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad PCB1-GND....(104.42mm,17.34mm) on Multi-Layer And Track (105.69mm,16.705mm)(105.69mm,17.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-GND__(73.94mm,35.12mm) on Multi-Layer And Track (70.765mm,33.85mm)(74.575mm,33.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-GND__(73.94mm,35.12mm) on Multi-Layer And Track (70.765mm,36.39mm)(74.575mm,36.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-GND__(73.94mm,35.12mm) on Multi-Layer And Track (75.21mm,34.485mm)(75.21mm,35.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-I/OREF(38.38mm,12.26mm) on Multi-Layer And Track (37.11mm,11.625mm)(37.745mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-I/OREF(38.38mm,12.26mm) on Multi-Layer And Track (37.11mm,12.895mm)(37.745mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-I/OREF(38.38mm,12.26mm) on Multi-Layer And Track (37.745mm,10.99mm)(39.015mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-I/OREF(38.38mm,12.26mm) on Multi-Layer And Track (37.745mm,13.53mm)(39.015mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-I/OREF(38.38mm,12.26mm) on Multi-Layer And Track (39.015mm,10.99mm)(39.65mm,11.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-I/OREF(38.38mm,12.26mm) on Multi-Layer And Track (39.015mm,13.53mm)(39.65mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad PCB1-MISO(71.4mm,40.2mm) on Multi-Layer And Track (70.13mm,39.565mm)(70.13mm,40.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-MISO(71.4mm,40.2mm) on Multi-Layer And Track (70.765mm,38.93mm)(74.575mm,38.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-MISO(71.4mm,40.2mm) on Multi-Layer And Track (70.765mm,41.47mm)(74.575mm,41.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-MOSI(73.94mm,37.66mm) on Multi-Layer And Track (70.765mm,36.39mm)(74.575mm,36.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-MOSI(73.94mm,37.66mm) on Multi-Layer And Track (70.765mm,38.93mm)(74.575mm,38.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-MOSI(73.94mm,37.66mm) on Multi-Layer And Track (75.21mm,37.025mm)(75.21mm,38.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad PCB1-N/C(35.84mm,12.26mm) on Multi-Layer And Track (34.57mm,11.625mm)(34.57mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-N/C(35.84mm,12.26mm) on Multi-Layer And Track (34.57mm,11.625mm)(35.205mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-N/C(35.84mm,12.26mm) on Multi-Layer And Track (34.57mm,12.895mm)(35.205mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-N/C(35.84mm,12.26mm) on Multi-Layer And Track (35.205mm,10.99mm)(36.475mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-N/C(35.84mm,12.26mm) on Multi-Layer And Track (35.205mm,13.53mm)(36.475mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-N/C(35.84mm,12.26mm) on Multi-Layer And Track (36.475mm,10.99mm)(37.11mm,11.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-N/C(35.84mm,12.26mm) on Multi-Layer And Track (36.475mm,13.53mm)(37.11mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-RESET(40.92mm,12.26mm) on Multi-Layer And Track (39.65mm,11.625mm)(40.285mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-RESET(40.92mm,12.26mm) on Multi-Layer And Track (39.65mm,12.895mm)(40.285mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-RESET(40.92mm,12.26mm) on Multi-Layer And Track (40.285mm,10.99mm)(41.555mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-RESET(40.92mm,12.26mm) on Multi-Layer And Track (40.285mm,13.53mm)(41.555mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-RESET(40.92mm,12.26mm) on Multi-Layer And Track (41.555mm,10.99mm)(42.19mm,11.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-RESET(40.92mm,12.26mm) on Multi-Layer And Track (41.555mm,13.53mm)(42.19mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad PCB1-RESET.(71.4mm,35.12mm) on Multi-Layer And Track (70.13mm,34.485mm)(70.13mm,35.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-RESET.(71.4mm,35.12mm) on Multi-Layer And Track (70.765mm,33.85mm)(74.575mm,33.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-RESET.(71.4mm,35.12mm) on Multi-Layer And Track (70.765mm,36.39mm)(74.575mm,36.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad PCB1-SCK(71.4mm,37.66mm) on Multi-Layer And Track (70.13mm,37.025mm)(70.13mm,38.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad PCB1-SCK(71.4mm,37.66mm) on Multi-Layer And Track (70.765mm,36.39mm)(74.575mm,36.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PCB1-SCK(71.4mm,37.66mm) on Multi-Layer And Track (70.765mm,38.93mm)(74.575mm,38.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad PCB1-SCL1(26.696mm,60.52mm) on Multi-Layer And Track (25.426mm,59.885mm)(25.426mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-SCL1(26.696mm,60.52mm) on Multi-Layer And Track (25.426mm,59.885mm)(26.061mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-SCL1(26.696mm,60.52mm) on Multi-Layer And Track (25.426mm,61.155mm)(26.061mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-SCL1(26.696mm,60.52mm) on Multi-Layer And Track (26.061mm,59.25mm)(27.331mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-SCL1(26.696mm,60.52mm) on Multi-Layer And Track (26.061mm,61.79mm)(27.331mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-SCL1(26.696mm,60.52mm) on Multi-Layer And Track (27.331mm,59.25mm)(27.966mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-SCL1(26.696mm,60.52mm) on Multi-Layer And Track (27.331mm,61.79mm)(27.966mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-SDA1(29.236mm,60.52mm) on Multi-Layer And Track (27.966mm,59.885mm)(28.601mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-SDA1(29.236mm,60.52mm) on Multi-Layer And Track (27.966mm,61.155mm)(28.601mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-SDA1(29.236mm,60.52mm) on Multi-Layer And Track (28.601mm,59.25mm)(29.871mm,59.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-SDA1(29.236mm,60.52mm) on Multi-Layer And Track (28.601mm,61.79mm)(29.871mm,61.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-SDA1(29.236mm,60.52mm) on Multi-Layer And Track (29.871mm,59.25mm)(30.506mm,59.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-SDA1(29.236mm,60.52mm) on Multi-Layer And Track (29.871mm,61.79mm)(30.506mm,61.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-VIN(53.62mm,12.26mm) on Multi-Layer And Track (52.35mm,11.625mm)(52.985mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-VIN(53.62mm,12.26mm) on Multi-Layer And Track (52.35mm,12.895mm)(52.985mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PCB1-VIN(53.62mm,12.26mm) on Multi-Layer And Track (52.985mm,10.99mm)(54.255mm,10.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad PCB1-VIN(53.62mm,12.26mm) on Multi-Layer And Track (52.985mm,13.53mm)(54.255mm,13.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad PCB1-VIN(53.62mm,12.26mm) on Multi-Layer And Track (54.255mm,10.99mm)(54.89mm,11.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad PCB1-VIN(53.62mm,12.26mm) on Multi-Layer And Track (54.255mm,13.53mm)(54.89mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad PCB1-VIN(53.62mm,12.26mm) on Multi-Layer And Track (54.89mm,11.625mm)(54.89mm,12.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Pad Q1-1(120.616mm,82.922mm) on Multi-Layer And Track (121.53mm,82.983mm)(121.53mm,86.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Pad Q1-3(120.616mm,86.732mm) on Multi-Layer And Track (121.53mm,82.983mm)(121.53mm,86.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Pad Q2-1(120.616mm,60.693mm) on Multi-Layer And Track (121.53mm,60.753mm)(121.53mm,64.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Pad Q2-3(120.616mm,64.503mm) on Multi-Layer And Track (121.53mm,60.753mm)(121.53mm,64.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Pad Q3-1(120.616mm,38.464mm) on Multi-Layer And Track (121.53mm,38.524mm)(121.53mm,41.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Pad Q4-1(120.616mm,16.235mm) on Multi-Layer And Track (121.53mm,16.295mm)(121.53mm,19.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Pad Q4-3(120.616mm,20.045mm) on Multi-Layer And Track (121.53mm,16.295mm)(121.53mm,19.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R1-1(130.9mm,72.464mm) on Multi-Layer And Track (129.75mm,73.782mm)(132.05mm,73.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-1(130.9mm,72.464mm) on Multi-Layer And Track (130.9mm,73.052mm)(130.9mm,73.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R1-2(130.9mm,81.1mm) on Multi-Layer And Track (129.75mm,79.782mm)(132.05mm,79.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-2(130.9mm,81.1mm) on Multi-Layer And Track (130.9mm,79.782mm)(130.9mm,80.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-1(120.266mm,68.969mm) on Multi-Layer And Text "Q2" (117.454mm,66.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R2-1(120.266mm,68.969mm) on Multi-Layer And Track (119.116mm,70.287mm)(121.416mm,70.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-1(120.266mm,68.969mm) on Multi-Layer And Track (120.266mm,69.557mm)(120.266mm,70.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R2-2(120.266mm,77.605mm) on Multi-Layer And Track (119.116mm,76.287mm)(121.416mm,76.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-2(120.266mm,77.605mm) on Multi-Layer And Track (120.266mm,76.287mm)(120.266mm,77.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R3-2(130.9mm,58.906mm) on Multi-Layer And Track (129.75mm,57.588mm)(132.05mm,57.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-2(130.9mm,58.906mm) on Multi-Layer And Track (130.9mm,57.588mm)(130.9mm,58.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-1(120.266mm,46.74mm) on Multi-Layer And Text "Q3" (117.454mm,44.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R4-1(120.266mm,46.74mm) on Multi-Layer And Track (119.116mm,48.058mm)(121.416mm,48.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-1(120.266mm,46.74mm) on Multi-Layer And Track (120.266mm,47.328mm)(120.266mm,48.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R4-2(120.266mm,55.376mm) on Multi-Layer And Track (119.116mm,54.058mm)(121.416mm,54.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-2(120.266mm,55.376mm) on Multi-Layer And Track (120.266mm,54.058mm)(120.266mm,54.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R5-1(130.9mm,28.076mm) on Multi-Layer And Track (129.75mm,29.394mm)(132.05mm,29.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-1(130.9mm,28.076mm) on Multi-Layer And Track (130.9mm,28.664mm)(130.9mm,29.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R5-2(130.9mm,36.712mm) on Multi-Layer And Track (129.75mm,35.394mm)(132.05mm,35.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-2(130.9mm,36.712mm) on Multi-Layer And Track (130.9mm,35.394mm)(130.9mm,36.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad R6-1(120.266mm,24.511mm) on Multi-Layer And Text "Q4" (117.454mm,22.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R6-1(120.266mm,24.511mm) on Multi-Layer And Track (119.116mm,25.829mm)(121.416mm,25.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-1(120.266mm,24.511mm) on Multi-Layer And Track (120.266mm,25.099mm)(120.266mm,25.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R6-2(120.266mm,33.147mm) on Multi-Layer And Track (119.116mm,31.829mm)(121.416mm,31.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-2(120.266mm,33.147mm) on Multi-Layer And Track (120.266mm,31.829mm)(120.266mm,32.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R7-1(130.9mm,5.882mm) on Multi-Layer And Track (129.75mm,7.2mm)(132.05mm,7.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7-1(130.9mm,5.882mm) on Multi-Layer And Track (130.9mm,6.47mm)(130.9mm,7.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R7-2(130.9mm,14.518mm) on Multi-Layer And Track (129.75mm,13.2mm)(132.05mm,13.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7-2(130.9mm,14.518mm) on Multi-Layer And Track (130.9mm,13.2mm)(130.9mm,13.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R8-1(120.266mm,2.282mm) on Multi-Layer And Track (119.116mm,3.6mm)(121.416mm,3.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-1(120.266mm,2.282mm) on Multi-Layer And Track (120.266mm,2.87mm)(120.266mm,3.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R8-2(120.266mm,10.918mm) on Multi-Layer And Track (119.116mm,9.6mm)(121.416mm,9.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-2(120.266mm,10.918mm) on Multi-Layer And Track (120.266mm,9.6mm)(120.266mm,10.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :500

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02