Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Nov 19 11:38:11 2025
| Host         : BOOK-PDMLPL2P14 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'sram_32x131072'

1. Summary
----------

SUCCESS in the upgrade of sram_32x131072 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 6) to (Rev. 9)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Nov 19 11:38:10 2025
| Host         : BOOK-PDMLPL2P14 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'axi_vdma_0'

1. Summary
----------

SUCCESS in the upgrade of axi_vdma_0 (xilinx.com:ip:axi_vdma:6.3) from (Rev. 16) to (Rev. 21)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Nov 19 11:38:09 2025
| Host         : BOOK-PDMLPL2P14 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'axi_interconnect_0'

1. Summary
----------

SUCCESS in the upgrade of axi_interconnect_0 (xilinx.com:ip:axi_interconnect:1.7) from (Rev. 21) to (Rev. 24)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Nov  9 00:15:27 2023
| Host         : aisys-fpga00 running 64-bit Ubuntu 20.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'axi_vdma_0'

1. Summary
----------

SUCCESS in the upgrade of axi_vdma_0 (xilinx.com:ip:axi_vdma:6.3) from (Rev. 9) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Nov  9 00:15:27 2023
| Host         : aisys-fpga00 running 64-bit Ubuntu 20.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'axi_interconnect_0'

1. Summary
----------

SUCCESS in the upgrade of axi_interconnect_0 (xilinx.com:ip:axi_interconnect:1.7) from (Rev. 18) to (Rev. 21)

