// Seed: 626437115
module module_0 (
    output wire id_0,
    input wire id_1,
    input supply1 id_2,
    output tri id_3
);
  assign id_3 = 1;
  id_5(
      .id_0(1 / id_1), .id_1(1), .id_2(1)
  );
endmodule
module module_1 (
    output wand id_0,
    output tri id_1,
    input supply1 id_2
);
  logic [7:0] id_4, id_5;
  id_6 :
  assert property (@(1, posedge 1) 1)
  else id_0 = id_4[1'd0];
  always id_4[1] = id_2;
  wire id_7;
  always #(1);
  module_0(
      id_0, id_2, id_2, id_0
  );
endmodule
