// Seed: 3080122217
module module_0 #(
    parameter id_10 = 32'd91
) (
    input tri id_0,
    output supply0 id_1,
    input tri id_2,
    output uwire id_3
);
  parameter id_5 = 1, id_6 = "";
  assign id_3 = -1 ? id_6 : 1;
  logic id_7;
  ;
  assign id_1 = id_7;
  parameter id_8 = -1;
  assign id_3 = -1 == ~id_2 & ~id_0;
  wire id_9;
  wire _id_10;
  ;
  logic [7:0][1 : -1] id_11;
  assign id_11[id_10] = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd42,
    parameter id_16 = 32'd10,
    parameter id_19 = 32'd92
) (
    output wire id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri0 id_3,
    output supply0 id_4,
    output supply1 id_5,
    input wand id_6,
    output wire id_7,
    input wand id_8
    , id_18,
    input wire id_9,
    output tri1 _id_10,
    output wire id_11,
    input tri id_12,
    output supply0 id_13,
    input wand id_14,
    input tri0 id_15,
    input uwire _id_16
);
  module_0 modCall_1 (
      id_6,
      id_11,
      id_15,
      id_5
  );
  genvar _id_19;
  integer [1 'b0 >>>  1 : id_10] id_20 = 1;
  wire [id_19 : id_16] id_21;
endmodule
