@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N:"Z:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\source\vhdl\adc_top.vhd":66:7:66:13|Top entity is set to ADC_top.
@N: CD630 :"Z:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\source\vhdl\adc_top.vhd":66:7:66:13|Synthesizing work.adc_top.translated.
@N: CD630 :"Z:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\source\vhdl\sigmadelta_adc.vhd":67:7:67:20|Synthesizing work.sigmadelta_adc.translated.
@N: CD630 :"Z:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\source\vhdl\box_ave.vhd":71:7:71:13|Synthesizing work.box_ave.translated.
@N|Running in 64-bit mode
@N: NF107 :"Z:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\source\vhdl\adc_top.vhd":66:7:66:13|Selected library: work cell: ADC_top view translated as top level
@N: NF107 :"Z:\FPGA_Flow_Detector\Documents\SimpleSigmaDeltaADCSourceCode\source\vhdl\adc_top.vhd":66:7:66:13|Selected library: work cell: ADC_top view translated as top level

