(assume nst87.0 (not (= (or (and (= null$0 prv_init$0) (= c_init$0 curr_init$0)) (and (= curr_init$0 (read$0 next$0 prv_init$0)) (= null$0 (read$0 prev$0 c_init$0)) (in$0 prv_init$0 sk_?X_78$0))) (or (and (= (read$0 next$0 d_init$0) (read$0 prev$0 prv_5$0)) (= c_init$0 prv_5$0)) (and (= prv_5$0 (read$0 next$0 (read$0 prev$0 prv_5$0))) (= (read$0 next$0 d_init$0) (read$0 prev$0 c_init$0)) (in$0 (read$0 prev$0 prv_5$0) (dlseg_domain$0 next$0 prev$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0 (read$0 prev$0 prv_5$0))))))))
(assume t72 (= (and (= null$0 prv_init$0) (= c_init$0 curr_init$0)) (and (= (read$0 next$0 d_init$0) (read$0 prev$0 prv_5$0)) (= c_init$0 prv_5$0))))
(assume t86 (= (and (= curr_init$0 (read$0 next$0 prv_init$0)) (= null$0 (read$0 prev$0 c_init$0)) (in$0 prv_init$0 sk_?X_78$0)) (and (= prv_5$0 (read$0 next$0 (read$0 prev$0 prv_5$0))) (= (read$0 next$0 d_init$0) (read$0 prev$0 c_init$0)) (in$0 (read$0 prev$0 prv_5$0) (dlseg_domain$0 next$0 prev$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0 (read$0 prev$0 prv_5$0))))))
(step st87 (cl (= (or (and (= null$0 prv_init$0) (= c_init$0 curr_init$0)) (and (= curr_init$0 (read$0 next$0 prv_init$0)) (= null$0 (read$0 prev$0 c_init$0)) (in$0 prv_init$0 sk_?X_78$0))) (or (and (= (read$0 next$0 d_init$0) (read$0 prev$0 prv_5$0)) (= c_init$0 prv_5$0)) (and (= prv_5$0 (read$0 next$0 (read$0 prev$0 prv_5$0))) (= (read$0 next$0 d_init$0) (read$0 prev$0 c_init$0)) (in$0 (read$0 prev$0 prv_5$0) (dlseg_domain$0 next$0 prev$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0 (read$0 prev$0 prv_5$0))))))) :rule cong :premises (t72 t86))
(step t.end (cl) :rule resolution :premises (nst87.0 st87))
