INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Clock_Div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Clock_Divider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/FrequencyDoubledPLL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Squared_Phase_Locked_Loop'
WARNING: [VRFC 10-3093] actual for formal port 'signalinput' is neither a static name nor a globally static expression [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/FrequencyDoubledPLL.vhd:230]
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/FrequencyDoubledPLL.vhd:236]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LFSR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/LiteHPFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LiteHPFilter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mixer'
INFO: [VRFC 10-3107] analyzing entity 'Delay'
INFO: [VRFC 10-3107] analyzing entity 'Subtractor'
INFO: [VRFC 10-3107] analyzing entity 'Reset_Latch'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/NCO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NCO'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/PSK.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PSK'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/PSK_Demodulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PSK_Demodulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/sim_1/new/Testing_Architecture.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testing_Architecture'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/CIC32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CIC32'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Controllers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PID_Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/LFSR2008.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LFSR2008'
