{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559833734855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559833734858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 17:08:54 2019 " "Processing started: Thu Jun  6 17:08:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559833734858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833734858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off net_encoder -c net_encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off net_encoder -c net_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833734858 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559833735312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo56x16-SYN " "Found design unit 1: fifo56x16-SYN" {  } { { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833749433 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo56x16 " "Found entity 1: fifo56x16" {  } { { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833749433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833749433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo32x1024-SYN " "Found design unit 1: fifo32x1024-SYN" {  } { { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833749434 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo32x1024 " "Found entity 1: fifo32x1024" {  } { { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833749434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833749434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/prngen/prngen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/prngen/prngen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prngen-rtl " "Found design unit 1: prngen-rtl" {  } { { "../prngen/prngen.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/prngen/prngen.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833749435 ""} { "Info" "ISGN_ENTITY_NAME" "1 prngen " "Found entity 1: prngen" {  } { { "../prngen/prngen.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/prngen/prngen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833749435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833749435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfops/gfops.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfops/gfops.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gfops-rtl " "Found design unit 1: gfops-rtl" {  } { { "../gfops/gfops.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfops/gfops.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833749436 ""} { "Info" "ISGN_ENTITY_NAME" "1 gfops " "Found entity 1: gfops" {  } { { "../gfops/gfops.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfops/gfops.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833749436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833749436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "net_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file net_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 net_encoder-rtl " "Found design unit 1: net_encoder-rtl" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833749438 ""} { "Info" "ISGN_ENTITY_NAME" "1 net_encoder " "Found entity 1: net_encoder" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833749438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833749438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "net_encoderTb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file net_encoderTb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 net_encoderTb-sim " "Found design unit 1: net_encoderTb-sim" {  } { { "net_encoderTb.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoderTb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833749439 ""} { "Info" "ISGN_ENTITY_NAME" "1 net_encoderTb " "Found entity 1: net_encoderTb" {  } { { "net_encoderTb.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoderTb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833749439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833749439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gfmul-rtl " "Found design unit 1: gfmul-rtl" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833749440 ""} { "Info" "ISGN_ENTITY_NAME" "1 gfmul " "Found entity 1: gfmul" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833749440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833749440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gfadd-rtl " "Found design unit 1: gfadd-rtl" {  } { { "../gfadd/gfadd.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833749441 ""} { "Info" "ISGN_ENTITY_NAME" "1 gfadd " "Found entity 1: gfadd" {  } { { "../gfadd/gfadd.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833749441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833749441 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "net_encoder " "Elaborating entity \"net_encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559833749526 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pkt32bseg_o net_encoder.vhd(17) " "VHDL Signal Declaration warning at net_encoder.vhd(17): used implicit default value for signal \"pkt32bseg_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559833749527 "|net_encoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rslt_m net_encoder.vhd(93) " "Verilog HDL or VHDL warning at net_encoder.vhd(93): object \"rslt_m\" assigned a value but never read" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559833749528 "|net_encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo32x1024 fifo32x1024:fifo32x1024_datain " "Elaborating entity \"fifo32x1024\" for hierarchy \"fifo32x1024:fifo32x1024_datain\"" {  } { { "net_encoder.vhd" "fifo32x1024_datain" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833749659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\"" {  } { { "../fifo32x1024/fifo32x1024.vhd" "dcfifo_component" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833749988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\"" {  } { { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833749989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559833749989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559833749989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559833749989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559833749989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559833749989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559833749989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559833749989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559833749989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559833749989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559833749989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559833749989 ""}  } { { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559833749989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_aol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_aol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_aol1 " "Found entity 1: dcfifo_aol1" {  } { { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833750036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833750036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_aol1 fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated " "Elaborating entity \"dcfifo_aol1\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mh6 " "Found entity 1: a_graycounter_mh6" {  } { { "db/a_graycounter_mh6.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_mh6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833750087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833750087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mh6 fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_mh6:rdptr_g1p " "Elaborating entity \"a_graycounter_mh6\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_mh6:rdptr_g1p\"" {  } { { "db/dcfifo_aol1.tdf" "rdptr_g1p" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ivb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ivb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ivb " "Found entity 1: a_graycounter_ivb" {  } { { "db/a_graycounter_ivb.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_ivb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833750127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833750127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ivb fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_ivb:wrptr_g1p " "Elaborating entity \"a_graycounter_ivb\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_ivb:wrptr_g1p\"" {  } { { "db/dcfifo_aol1.tdf" "wrptr_g1p" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0la1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0la1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0la1 " "Found entity 1: altsyncram_0la1" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833750209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833750209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0la1 fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram " "Elaborating entity \"altsyncram_0la1\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\"" {  } { { "db/dcfifo_aol1.tdf" "fifo_ram" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qal " "Found entity 1: alt_synch_pipe_qal" {  } { { "db/alt_synch_pipe_qal.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_qal.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833750216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833750216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qal fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_qal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qal\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\"" {  } { { "db/dcfifo_aol1.tdf" "rs_dgwp" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b09 " "Found entity 1: dffpipe_b09" {  } { { "db/dffpipe_b09.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_b09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833750222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833750222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b09 fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12 " "Elaborating entity \"dffpipe_b09\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12\"" {  } { { "db/alt_synch_pipe_qal.tdf" "dffpipe12" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_qal.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ral.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ral " "Found entity 1: alt_synch_pipe_ral" {  } { { "db/alt_synch_pipe_ral.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_ral.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833750228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833750228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ral fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_ral:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ral\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\"" {  } { { "db/dcfifo_aol1.tdf" "ws_dgrp" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833750233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833750233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe15 " "Elaborating entity \"dffpipe_c09\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe15\"" {  } { { "db/alt_synch_pipe_ral.tdf" "dffpipe15" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_ral.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a06 " "Found entity 1: cmpr_a06" {  } { { "db/cmpr_a06.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/cmpr_a06.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833750302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833750302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a06 fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|cmpr_a06:rdempty_eq_comp " "Elaborating entity \"cmpr_a06\" for hierarchy \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|cmpr_a06:rdempty_eq_comp\"" {  } { { "db/dcfifo_aol1.tdf" "rdempty_eq_comp" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo56x16 fifo56x16:fifo56x16_pseudoin " "Elaborating entity \"fifo56x16\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\"" {  } { { "net_encoder.vhd" "fifo56x16_pseudoin" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\"" {  } { { "../fifo56x16/fifo56x16.vhd" "dcfifo_component" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\"" {  } { { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559833750611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559833750611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559833750611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559833750611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 56 " "Parameter \"lpm_width\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559833750611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559833750611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559833750611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559833750611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559833750611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559833750611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559833750611 ""}  } { { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559833750611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_sil1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_sil1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_sil1 " "Found entity 1: dcfifo_sil1" {  } { { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833750650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833750650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_sil1 fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated " "Elaborating entity \"dcfifo_sil1\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_9g6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_9g6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_9g6 " "Found entity 1: a_graycounter_9g6" {  } { { "db/a_graycounter_9g6.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_9g6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833750693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833750693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_9g6 fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|a_graycounter_9g6:rdptr_g1p " "Elaborating entity \"a_graycounter_9g6\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|a_graycounter_9g6:rdptr_g1p\"" {  } { { "db/dcfifo_sil1.tdf" "rdptr_g1p" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_5ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_5ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_5ub " "Found entity 1: a_graycounter_5ub" {  } { { "db/a_graycounter_5ub.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_5ub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833750752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833750752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_5ub fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|a_graycounter_5ub:wrptr_g1p " "Elaborating entity \"a_graycounter_5ub\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|a_graycounter_5ub:wrptr_g1p\"" {  } { { "db/dcfifo_sil1.tdf" "wrptr_g1p" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iia1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iia1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iia1 " "Found entity 1: altsyncram_iia1" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833750841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833750841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iia1 fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram " "Elaborating entity \"altsyncram_iia1\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\"" {  } { { "db/dcfifo_sil1.tdf" "fifo_ram" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d9l " "Found entity 1: alt_synch_pipe_d9l" {  } { { "db/alt_synch_pipe_d9l.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_d9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833750850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833750850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d9l fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_d9l\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\"" {  } { { "db/dcfifo_sil1.tdf" "rs_dgwp" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_uu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_uu8 " "Found entity 1: dffpipe_uu8" {  } { { "db/dffpipe_uu8.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_uu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833750859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833750859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_uu8 fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\|dffpipe_uu8:dffpipe10 " "Elaborating entity \"dffpipe_uu8\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\|dffpipe_uu8:dffpipe10\"" {  } { { "db/alt_synch_pipe_d9l.tdf" "dffpipe10" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_d9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e9l " "Found entity 1: alt_synch_pipe_e9l" {  } { { "db/alt_synch_pipe_e9l.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_e9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833750868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833750868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e9l fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_e9l\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp\"" {  } { { "db/dcfifo_sil1.tdf" "ws_dgrp" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_vu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_vu8 " "Found entity 1: dffpipe_vu8" {  } { { "db/dffpipe_vu8.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_vu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833750874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833750874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_vu8 fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp\|dffpipe_vu8:dffpipe13 " "Elaborating entity \"dffpipe_vu8\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp\|dffpipe_vu8:dffpipe13\"" {  } { { "db/alt_synch_pipe_e9l.tdf" "dffpipe13" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_e9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/cmpr_tu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559833750944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833750944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|cmpr_tu5:rdempty_eq_comp " "Elaborating entity \"cmpr_tu5\" for hierarchy \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|cmpr_tu5:rdempty_eq_comp\"" {  } { { "db/dcfifo_sil1.tdf" "rdempty_eq_comp" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:0:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:0:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:0:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:1:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:1:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:1:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:2:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:2:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:2:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:3:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:3:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:3:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:4:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:4:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:4:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:5:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:5:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:5:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen prngen:\\generate_coeffs:6:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"prngen:\\generate_coeffs:6:prngen_1\"" {  } { { "net_encoder.vhd" "\\generate_coeffs:6:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gfmul gfmul:\\generate_muls:0:gfmul_1 " "Elaborating entity \"gfmul\" for hierarchy \"gfmul:\\generate_muls:0:gfmul_1\"" {  } { { "net_encoder.vhd" "\\generate_muls:0:gfmul_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833750966 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[0\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 40 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 72 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[2\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 104 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[3\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 136 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[4\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 168 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[5\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 200 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[6\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 232 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[7\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 264 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[8\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 296 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[9\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 328 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[10\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 360 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[11\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 392 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[12\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 424 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[13\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 456 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[14\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 488 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[15\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 520 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[16\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 552 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[17\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 584 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[18\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 616 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[19\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 648 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[20\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 680 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[21\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 712 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[22\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 744 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[23\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 776 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[24\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 808 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[25\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 840 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[26\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 872 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[27\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 904 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[28\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 936 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[29\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 968 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[30\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1000 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[31\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1032 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[32\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1064 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[33\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1096 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[34\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1128 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[35\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1160 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[36\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1192 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[37\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1224 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[38\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1256 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[39\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1288 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[40\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1320 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[41\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1352 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[42\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1384 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[43\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1416 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[44\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1448 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[45\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1480 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[46\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1512 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[47\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1544 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[48\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[48\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1576 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[49\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[49\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1608 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[50\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[50\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1640 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[51\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[51\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1672 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[52\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[52\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1704 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[53\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[53\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1736 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[54\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[54\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1768 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[55\] " "Synthesized away node \"fifo56x16:fifo56x16_pseudoin\|dcfifo:dcfifo_component\|dcfifo_sil1:auto_generated\|altsyncram_iia1:fifo_ram\|q_b\[55\]\"" {  } { { "db/altsyncram_iia1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf" 1800 2 0 } } { "db/dcfifo_sil1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo56x16/fifo56x16.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|ram_block9a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[0\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 40 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 72 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[2\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 104 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[3\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 136 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[4\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 168 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[5\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 200 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[6\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 232 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[7\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 264 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[8\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 296 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[9\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 328 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[10\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 360 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[11\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 392 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[12\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 424 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[13\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 456 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[14\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 488 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[15\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 520 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[16\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 552 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[17\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 584 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[18\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 616 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[19\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 648 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[20\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 680 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[21\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 712 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[22\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 744 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[23\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 776 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[24\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 808 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[25\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 840 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[26\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 872 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[27\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 904 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[28\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 936 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[29\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 968 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[30\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 1000 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[31\] " "Synthesized away node \"fifo32x1024:fifo32x1024_datain\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_0la1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf" 1032 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../fifo32x1024/fifo32x1024.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd" 96 0 0 } } { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833751298 "|net_encoder|fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|ram_block11a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1559833751298 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1559833751298 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[0\] GND " "Pin \"pkt32bseg_o\[0\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[1\] GND " "Pin \"pkt32bseg_o\[1\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[2\] GND " "Pin \"pkt32bseg_o\[2\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[3\] GND " "Pin \"pkt32bseg_o\[3\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[4\] GND " "Pin \"pkt32bseg_o\[4\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[5\] GND " "Pin \"pkt32bseg_o\[5\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[6\] GND " "Pin \"pkt32bseg_o\[6\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[7\] GND " "Pin \"pkt32bseg_o\[7\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[8\] GND " "Pin \"pkt32bseg_o\[8\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[9\] GND " "Pin \"pkt32bseg_o\[9\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[10\] GND " "Pin \"pkt32bseg_o\[10\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[11\] GND " "Pin \"pkt32bseg_o\[11\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[12\] GND " "Pin \"pkt32bseg_o\[12\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[13\] GND " "Pin \"pkt32bseg_o\[13\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[14\] GND " "Pin \"pkt32bseg_o\[14\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[15\] GND " "Pin \"pkt32bseg_o\[15\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[16\] GND " "Pin \"pkt32bseg_o\[16\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[17\] GND " "Pin \"pkt32bseg_o\[17\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[18\] GND " "Pin \"pkt32bseg_o\[18\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[19\] GND " "Pin \"pkt32bseg_o\[19\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[20\] GND " "Pin \"pkt32bseg_o\[20\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[21\] GND " "Pin \"pkt32bseg_o\[21\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[22\] GND " "Pin \"pkt32bseg_o\[22\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[23\] GND " "Pin \"pkt32bseg_o\[23\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[24\] GND " "Pin \"pkt32bseg_o\[24\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[25\] GND " "Pin \"pkt32bseg_o\[25\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[26\] GND " "Pin \"pkt32bseg_o\[26\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[27\] GND " "Pin \"pkt32bseg_o\[27\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[28\] GND " "Pin \"pkt32bseg_o\[28\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[29\] GND " "Pin \"pkt32bseg_o\[29\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[30\] GND " "Pin \"pkt32bseg_o\[30\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pkt32bseg_o\[31\] GND " "Pin \"pkt32bseg_o\[31\]\" is stuck at GND" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559833752081 "|net_encoder|pkt32bseg_o[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559833752081 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "332 " "332 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559833752091 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559833752378 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559833752378 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "34 " "Design contains 34 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[0\] " "No output dependent on input pin \"pkt32bseg_i\[0\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[1\] " "No output dependent on input pin \"pkt32bseg_i\[1\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[2\] " "No output dependent on input pin \"pkt32bseg_i\[2\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[3\] " "No output dependent on input pin \"pkt32bseg_i\[3\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[4\] " "No output dependent on input pin \"pkt32bseg_i\[4\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[5\] " "No output dependent on input pin \"pkt32bseg_i\[5\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[6\] " "No output dependent on input pin \"pkt32bseg_i\[6\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[7\] " "No output dependent on input pin \"pkt32bseg_i\[7\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[8\] " "No output dependent on input pin \"pkt32bseg_i\[8\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[9\] " "No output dependent on input pin \"pkt32bseg_i\[9\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[10\] " "No output dependent on input pin \"pkt32bseg_i\[10\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[11\] " "No output dependent on input pin \"pkt32bseg_i\[11\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[12\] " "No output dependent on input pin \"pkt32bseg_i\[12\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[13\] " "No output dependent on input pin \"pkt32bseg_i\[13\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[14\] " "No output dependent on input pin \"pkt32bseg_i\[14\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[15\] " "No output dependent on input pin \"pkt32bseg_i\[15\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[16\] " "No output dependent on input pin \"pkt32bseg_i\[16\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[17\] " "No output dependent on input pin \"pkt32bseg_i\[17\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[18\] " "No output dependent on input pin \"pkt32bseg_i\[18\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[19\] " "No output dependent on input pin \"pkt32bseg_i\[19\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[20\] " "No output dependent on input pin \"pkt32bseg_i\[20\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[21\] " "No output dependent on input pin \"pkt32bseg_i\[21\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[22\] " "No output dependent on input pin \"pkt32bseg_i\[22\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[23\] " "No output dependent on input pin \"pkt32bseg_i\[23\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[24\] " "No output dependent on input pin \"pkt32bseg_i\[24\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[25\] " "No output dependent on input pin \"pkt32bseg_i\[25\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[26\] " "No output dependent on input pin \"pkt32bseg_i\[26\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[27\] " "No output dependent on input pin \"pkt32bseg_i\[27\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[28\] " "No output dependent on input pin \"pkt32bseg_i\[28\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[29\] " "No output dependent on input pin \"pkt32bseg_i\[29\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[30\] " "No output dependent on input pin \"pkt32bseg_i\[30\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt32bseg_i\[31\] " "No output dependent on input pin \"pkt32bseg_i\[31\]\"" {  } { { "net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559833752475 "|net_encoder|pkt32bseg_i[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559833752475 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559833752476 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559833752476 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559833752476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 160 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 160 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1070 " "Peak virtual memory: 1070 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559833752501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 17:09:12 2019 " "Processing ended: Thu Jun  6 17:09:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559833752501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559833752501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559833752501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559833752501 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1559833753793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559833753794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 17:09:13 2019 " "Processing started: Thu Jun  6 17:09:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559833753794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559833753794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off net_encoder -c net_encoder " "Command: quartus_fit --read_settings_files=off --write_settings_files=off net_encoder -c net_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559833753794 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1559833753855 ""}
{ "Info" "0" "" "Project  = net_encoder" {  } {  } 0 0 "Project  = net_encoder" 0 0 "Fitter" 0 0 1559833753857 ""}
{ "Info" "0" "" "Revision = net_encoder" {  } {  } 0 0 "Revision = net_encoder" 0 0 "Fitter" 0 0 1559833753857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1559833754173 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "net_encoder 5CGXFC9D6F27C7 " "Selected device 5CGXFC9D6F27C7 for design \"net_encoder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559833754180 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559833754309 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559833754309 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559833755231 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1559833755254 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559833755352 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 66 " "No exact pin location assignment(s) for 66 pins of 66 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1559833755809 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1559833769996 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559833770386 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559833770389 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559833770389 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559833770390 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559833770391 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559833770391 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559833770391 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559833770391 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1559833770391 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559833770391 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559833770439 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aol1 " "Entity dcfifo_aol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559833788748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559833788748 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559833788748 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_sil1 " "Entity dcfifo_sil1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_vu8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_vu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559833788748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559833788748 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559833788748 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1559833788748 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rdptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rdptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559833788750 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559833788751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559833788751 ""}  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559833788751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559833788751 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559833788751 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559833788751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559833788752 ""}  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559833788752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559833788752 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_vu8:dffpipe13\|dffe14a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_vu8:dffpipe13\|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559833788752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559833788752 ""}  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559833788752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559833788752 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_uu8:dffpipe10\|dffe11a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_uu8:dffpipe10\|dffe11a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559833788753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559833788753 ""}  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559833788753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1559833788753 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "net_encoder.sdc " "Synopsys Design Constraints File file not found: 'net_encoder.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559833788753 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559833788753 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1559833788754 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1559833788754 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1559833788755 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1559833788755 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1559833788756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559833788759 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1559833788890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559833789980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559833790775 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559833791585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559833791585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559833792964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X11_Y33 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X11_Y33" {  } { { "loc" "" { Generic "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X11_Y33"} { { 12 { 0 ""} 0 23 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1559833813341 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559833813341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1559833813852 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1559833813852 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559833813852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559833813856 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1559833819580 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559833819663 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559833820830 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559833820831 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559833821709 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559833830606 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/output_files/net_encoder.fit.smsg " "Generated suppressed messages file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/output_files/net_encoder.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559833831500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2568 " "Peak virtual memory: 2568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559833832400 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 17:10:32 2019 " "Processing ended: Thu Jun  6 17:10:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559833832400 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559833832400 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:01 " "Total CPU time (on all processors): 00:02:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559833832400 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559833832400 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559833834589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559833834595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 17:10:34 2019 " "Processing started: Thu Jun  6 17:10:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559833834595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559833834595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off net_encoder -c net_encoder " "Command: quartus_asm --read_settings_files=off --write_settings_files=off net_encoder -c net_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559833834595 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559833853405 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "954 " "Peak virtual memory: 954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559833854468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 17:10:54 2019 " "Processing ended: Thu Jun  6 17:10:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559833854468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559833854468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559833854468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559833854468 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559833854737 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559833855666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559833855666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 17:10:55 2019 " "Processing started: Thu Jun  6 17:10:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559833855666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1559833855666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta net_encoder -c net_encoder " "Command: quartus_sta net_encoder -c net_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1559833855667 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1559833855750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1559833856570 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559833856675 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559833856676 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aol1 " "Entity dcfifo_aol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559833858046 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559833858046 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559833858046 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_sil1 " "Entity dcfifo_sil1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_vu8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_vu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559833858046 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559833858046 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559833858046 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1559833858046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rdptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rdptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1559833858048 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1559833858048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559833858049 ""}  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1559833858049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1559833858049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1559833858049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1559833858049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559833858049 ""}  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1559833858049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1559833858050 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *ws_dgrp\|dffpipe_vu8:dffpipe13\|dffe14a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp\|dffpipe_vu8:dffpipe13\|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1559833858050 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559833858050 ""}  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1559833858050 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1559833858050 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rs_dgwp\|dffpipe_uu8:dffpipe10\|dffe11a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rs_dgwp\|dffpipe_uu8:dffpipe10\|dffe11a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1559833858050 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559833858050 ""}  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1559833858050 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home/daniel/Software/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1559833858051 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "net_encoder.sdc " "Synopsys Design Constraints File file not found: 'net_encoder.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1559833858051 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1559833858051 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1559833858052 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1559833858052 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1559833858052 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1559833858052 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1559833858053 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1559833858060 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1559833858060 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559833858062 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559833858065 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559833858066 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559833858067 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559833858068 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559833858069 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1559833858073 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1559833858135 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1559833859302 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1559833859390 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1559833859390 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1559833859391 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1559833859391 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559833859392 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559833859393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559833859394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559833859395 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559833859396 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559833859397 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1559833859400 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1559833859655 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1559833860579 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1559833860642 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1559833860642 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1559833860642 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1559833860643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559833860659 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559833860666 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559833860668 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559833860669 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559833860670 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1559833860672 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1559833860898 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1559833860898 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1559833860898 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1559833860898 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559833860899 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559833860900 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559833860901 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559833860903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559833860904 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559833863088 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559833863088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 19 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1257 " "Peak virtual memory: 1257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559833863141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 17:11:03 2019 " "Processing ended: Thu Jun  6 17:11:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559833863141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559833863141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559833863141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1559833863141 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1559833864510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559833864512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 17:11:04 2019 " "Processing started: Thu Jun  6 17:11:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559833864512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1559833864512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off net_encoder -c net_encoder " "Command: quartus_eda --read_settings_files=off --write_settings_files=off net_encoder -c net_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1559833864512 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1559833865897 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "net_encoder.vho /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/simulation/modelsim/ simulation " "Generated file net_encoder.vho in folder \"/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559833866071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1127 " "Peak virtual memory: 1127 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559833866215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 17:11:06 2019 " "Processing ended: Thu Jun  6 17:11:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559833866215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559833866215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559833866215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1559833866215 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 199 s " "Quartus Prime Full Compilation was successful. 0 errors, 199 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1559833866521 ""}
