
ARM_SEM1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000289c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e8  08002a3c  08002a3c  00012a3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d24  08002d24  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08002d24  08002d24  00012d24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002d2c  08002d2c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d2c  08002d2c  00012d2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d30  08002d30  00012d30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002d34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000044  20000070  08002da4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000b4  08002da4  000200b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004378  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000ee9  00000000  00000000  00024418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000488  00000000  00000000  00025308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000400  00000000  00000000  00025790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000152f3  00000000  00000000  00025b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004caf  00000000  00000000  0003ae83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084c1d  00000000  00000000  0003fb32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c474f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000014c0  00000000  00000000  000c47a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002a24 	.word	0x08002a24

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08002a24 	.word	0x08002a24

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <ADC1_Init>:
#define I2C_SCL_PIN     8            // PB8
#define I2C_SDA_PIN     9            // PB9

/* ====================== ADC ======================== */
void ADC1_Init(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
    RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 8000588:	4b1c      	ldr	r3, [pc, #112]	; (80005fc <ADC1_Init+0x78>)
 800058a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800058c:	4a1b      	ldr	r2, [pc, #108]	; (80005fc <ADC1_Init+0x78>)
 800058e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000592:	6453      	str	r3, [r2, #68]	; 0x44
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000594:	4b19      	ldr	r3, [pc, #100]	; (80005fc <ADC1_Init+0x78>)
 8000596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000598:	4a18      	ldr	r2, [pc, #96]	; (80005fc <ADC1_Init+0x78>)
 800059a:	f043 0301 	orr.w	r3, r3, #1
 800059e:	6313      	str	r3, [r2, #48]	; 0x30

    // Analog mode for PA0, PA2
    GPIOA->MODER |= (3U << (LM35_PIN*2)) | (3U << (MQ135_PIN*2));
 80005a0:	4b17      	ldr	r3, [pc, #92]	; (8000600 <ADC1_Init+0x7c>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a16      	ldr	r2, [pc, #88]	; (8000600 <ADC1_Init+0x7c>)
 80005a6:	f043 0333 	orr.w	r3, r3, #51	; 0x33
 80005aa:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR &= ~((3U << (LM35_PIN*2)) | (3U << (MQ135_PIN*2)));
 80005ac:	4b14      	ldr	r3, [pc, #80]	; (8000600 <ADC1_Init+0x7c>)
 80005ae:	68db      	ldr	r3, [r3, #12]
 80005b0:	4a13      	ldr	r2, [pc, #76]	; (8000600 <ADC1_Init+0x7c>)
 80005b2:	f023 0333 	bic.w	r3, r3, #51	; 0x33
 80005b6:	60d3      	str	r3, [r2, #12]

    ADC1->CR1 = 0;
 80005b8:	4b12      	ldr	r3, [pc, #72]	; (8000604 <ADC1_Init+0x80>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	605a      	str	r2, [r3, #4]
    ADC1->CR2 = 0;
 80005be:	4b11      	ldr	r3, [pc, #68]	; (8000604 <ADC1_Init+0x80>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	609a      	str	r2, [r3, #8]

    // Right alignment + Single conversion + EOC after each conv
    ADC1->CR2 |= ADC_CR2_EOCS;
 80005c4:	4b0f      	ldr	r3, [pc, #60]	; (8000604 <ADC1_Init+0x80>)
 80005c6:	689b      	ldr	r3, [r3, #8]
 80005c8:	4a0e      	ldr	r2, [pc, #56]	; (8000604 <ADC1_Init+0x80>)
 80005ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80005ce:	6093      	str	r3, [r2, #8]

    // Sequence length = 1 conversion
    ADC1->SQR1 = 0;
 80005d0:	4b0c      	ldr	r3, [pc, #48]	; (8000604 <ADC1_Init+0x80>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	62da      	str	r2, [r3, #44]	; 0x2c

    // Max sampling time for both channels
    ADC1->SMPR2 |= (7U << (LM35_PIN*3)) | (7U << (MQ135_PIN*3));
 80005d6:	4b0b      	ldr	r3, [pc, #44]	; (8000604 <ADC1_Init+0x80>)
 80005d8:	691b      	ldr	r3, [r3, #16]
 80005da:	4a0a      	ldr	r2, [pc, #40]	; (8000604 <ADC1_Init+0x80>)
 80005dc:	f443 73e3 	orr.w	r3, r3, #454	; 0x1c6
 80005e0:	f043 0301 	orr.w	r3, r3, #1
 80005e4:	6113      	str	r3, [r2, #16]

    // Enable ADC
    ADC1->CR2 |= ADC_CR2_ADON;
 80005e6:	4b07      	ldr	r3, [pc, #28]	; (8000604 <ADC1_Init+0x80>)
 80005e8:	689b      	ldr	r3, [r3, #8]
 80005ea:	4a06      	ldr	r2, [pc, #24]	; (8000604 <ADC1_Init+0x80>)
 80005ec:	f043 0301 	orr.w	r3, r3, #1
 80005f0:	6093      	str	r3, [r2, #8]
}
 80005f2:	bf00      	nop
 80005f4:	46bd      	mov	sp, r7
 80005f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fa:	4770      	bx	lr
 80005fc:	40023800 	.word	0x40023800
 8000600:	40020000 	.word	0x40020000
 8000604:	40012000 	.word	0x40012000

08000608 <ADC1_Read_Channel>:

uint16_t ADC1_Read_Channel(uint8_t channel)
{
 8000608:	b480      	push	{r7}
 800060a:	b085      	sub	sp, #20
 800060c:	af00      	add	r7, sp, #0
 800060e:	4603      	mov	r3, r0
 8000610:	71fb      	strb	r3, [r7, #7]
    ADC1->SQR3 = channel;
 8000612:	4a11      	ldr	r2, [pc, #68]	; (8000658 <ADC1_Read_Channel+0x50>)
 8000614:	79fb      	ldrb	r3, [r7, #7]
 8000616:	6353      	str	r3, [r2, #52]	; 0x34

    // Settling delay for mux
    for (volatile int i = 0; i < 2000; i++);
 8000618:	2300      	movs	r3, #0
 800061a:	60fb      	str	r3, [r7, #12]
 800061c:	e002      	b.n	8000624 <ADC1_Read_Channel+0x1c>
 800061e:	68fb      	ldr	r3, [r7, #12]
 8000620:	3301      	adds	r3, #1
 8000622:	60fb      	str	r3, [r7, #12]
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800062a:	dbf8      	blt.n	800061e <ADC1_Read_Channel+0x16>

    // Start conversion
    ADC1->CR2 |= ADC_CR2_SWSTART;
 800062c:	4b0a      	ldr	r3, [pc, #40]	; (8000658 <ADC1_Read_Channel+0x50>)
 800062e:	689b      	ldr	r3, [r3, #8]
 8000630:	4a09      	ldr	r2, [pc, #36]	; (8000658 <ADC1_Read_Channel+0x50>)
 8000632:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000636:	6093      	str	r3, [r2, #8]

    // Wait for conversion complete
    while (!(ADC1->SR & ADC_SR_EOC));
 8000638:	bf00      	nop
 800063a:	4b07      	ldr	r3, [pc, #28]	; (8000658 <ADC1_Read_Channel+0x50>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	f003 0302 	and.w	r3, r3, #2
 8000642:	2b00      	cmp	r3, #0
 8000644:	d0f9      	beq.n	800063a <ADC1_Read_Channel+0x32>

    return ADC1->DR; // reading clears EOC
 8000646:	4b04      	ldr	r3, [pc, #16]	; (8000658 <ADC1_Read_Channel+0x50>)
 8000648:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800064a:	b29b      	uxth	r3, r3
}
 800064c:	4618      	mov	r0, r3
 800064e:	3714      	adds	r7, #20
 8000650:	46bd      	mov	sp, r7
 8000652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000656:	4770      	bx	lr
 8000658:	40012000 	.word	0x40012000

0800065c <Read_MQ135_PPM>:
    uint16_t raw = ADC1_Read_Channel(LM35_PIN);
    float voltage = (raw * 3.3f) / 4095.0f;
    return voltage * 100.0f; // LM35: 10mV = 1Â°C
}

float Read_MQ135_PPM(void) {
 800065c:	b580      	push	{r7, lr}
 800065e:	b084      	sub	sp, #16
 8000660:	af00      	add	r7, sp, #0
    uint16_t raw = ADC1_Read_Channel(MQ135_PIN);
 8000662:	2000      	movs	r0, #0
 8000664:	f7ff ffd0 	bl	8000608 <ADC1_Read_Channel>
 8000668:	4603      	mov	r3, r0
 800066a:	81fb      	strh	r3, [r7, #14]
    float Vout = (raw * 4.5f) / 4095.0f;
 800066c:	89fb      	ldrh	r3, [r7, #14]
 800066e:	ee07 3a90 	vmov	s15, r3
 8000672:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000676:	eeb1 7a02 	vmov.f32	s14, #18	; 0x40900000  4.5
 800067a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800067e:	eddf 6a0b 	vldr	s13, [pc, #44]	; 80006ac <Read_MQ135_PPM+0x50>
 8000682:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000686:	edc7 7a02 	vstr	s15, [r7, #8]
    float PPM_scale = 1000.0f;
 800068a:	4b09      	ldr	r3, [pc, #36]	; (80006b0 <Read_MQ135_PPM+0x54>)
 800068c:	607b      	str	r3, [r7, #4]
    return (Vout / 4.5f) * PPM_scale;
 800068e:	edd7 7a02 	vldr	s15, [r7, #8]
 8000692:	eef1 6a02 	vmov.f32	s13, #18	; 0x40900000  4.5
 8000696:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800069a:	edd7 7a01 	vldr	s15, [r7, #4]
 800069e:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 80006a2:	eeb0 0a67 	vmov.f32	s0, s15
 80006a6:	3710      	adds	r7, #16
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	457ff000 	.word	0x457ff000
 80006b0:	447a0000 	.word	0x447a0000

080006b4 <delay_us>:
#define DHT11_OUTPUT_MODE()  (DHT11_PORT->MODER = (DHT11_PORT->MODER & ~(3U << (DHT11_PIN * 2))) | (1U << (DHT11_PIN * 2)))
#define DHT11_PIN_HIGH()     (DHT11_PORT->BSRR = (1U << DHT11_PIN))
#define DHT11_PIN_LOW()      (DHT11_PORT->BSRR = (1U << (DHT11_PIN + 16)))
#define DHT11_READ_PIN()     ((DHT11_PORT->IDR >> DHT11_PIN) & 1U)

void delay_us(uint32_t us) {
 80006b4:	b480      	push	{r7}
 80006b6:	b085      	sub	sp, #20
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 80006bc:	4b0d      	ldr	r3, [pc, #52]	; (80006f4 <delay_us+0x40>)
 80006be:	685b      	ldr	r3, [r3, #4]
 80006c0:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = us * (SystemCoreClock / 1000000);
 80006c2:	4b0d      	ldr	r3, [pc, #52]	; (80006f8 <delay_us+0x44>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	4a0d      	ldr	r2, [pc, #52]	; (80006fc <delay_us+0x48>)
 80006c8:	fba2 2303 	umull	r2, r3, r2, r3
 80006cc:	0c9a      	lsrs	r2, r3, #18
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	fb02 f303 	mul.w	r3, r2, r3
 80006d4:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < ticks);
 80006d6:	bf00      	nop
 80006d8:	4b06      	ldr	r3, [pc, #24]	; (80006f4 <delay_us+0x40>)
 80006da:	685a      	ldr	r2, [r3, #4]
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	1ad3      	subs	r3, r2, r3
 80006e0:	68ba      	ldr	r2, [r7, #8]
 80006e2:	429a      	cmp	r2, r3
 80006e4:	d8f8      	bhi.n	80006d8 <delay_us+0x24>
}
 80006e6:	bf00      	nop
 80006e8:	bf00      	nop
 80006ea:	3714      	adds	r7, #20
 80006ec:	46bd      	mov	sp, r7
 80006ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f2:	4770      	bx	lr
 80006f4:	e0001000 	.word	0xe0001000
 80006f8:	20000000 	.word	0x20000000
 80006fc:	431bde83 	.word	0x431bde83

08000700 <DHT11_Init>:

void DHT11_Init(void) {
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000704:	4b10      	ldr	r3, [pc, #64]	; (8000748 <DHT11_Init+0x48>)
 8000706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000708:	4a0f      	ldr	r2, [pc, #60]	; (8000748 <DHT11_Init+0x48>)
 800070a:	f043 0301 	orr.w	r3, r3, #1
 800070e:	6313      	str	r3, [r2, #48]	; 0x30
    DHT11_OUTPUT_MODE();
 8000710:	4b0e      	ldr	r3, [pc, #56]	; (800074c <DHT11_Init+0x4c>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000718:	4a0c      	ldr	r2, [pc, #48]	; (800074c <DHT11_Init+0x4c>)
 800071a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800071e:	6013      	str	r3, [r2, #0]
    DHT11_PIN_HIGH();
 8000720:	4b0a      	ldr	r3, [pc, #40]	; (800074c <DHT11_Init+0x4c>)
 8000722:	2280      	movs	r2, #128	; 0x80
 8000724:	619a      	str	r2, [r3, #24]

    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000726:	4b0a      	ldr	r3, [pc, #40]	; (8000750 <DHT11_Init+0x50>)
 8000728:	68db      	ldr	r3, [r3, #12]
 800072a:	4a09      	ldr	r2, [pc, #36]	; (8000750 <DHT11_Init+0x50>)
 800072c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000730:	60d3      	str	r3, [r2, #12]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000732:	4b08      	ldr	r3, [pc, #32]	; (8000754 <DHT11_Init+0x54>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	4a07      	ldr	r2, [pc, #28]	; (8000754 <DHT11_Init+0x54>)
 8000738:	f043 0301 	orr.w	r3, r3, #1
 800073c:	6013      	str	r3, [r2, #0]
}
 800073e:	bf00      	nop
 8000740:	46bd      	mov	sp, r7
 8000742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000746:	4770      	bx	lr
 8000748:	40023800 	.word	0x40023800
 800074c:	40020000 	.word	0x40020000
 8000750:	e000edf0 	.word	0xe000edf0
 8000754:	e0001000 	.word	0xe0001000

08000758 <DHT11_ReadByte>:

uint8_t DHT11_ReadByte(void) {
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
    uint8_t i, byte = 0;
 800075e:	2300      	movs	r3, #0
 8000760:	71bb      	strb	r3, [r7, #6]
    for (i = 0; i < 8; i++) {
 8000762:	2300      	movs	r3, #0
 8000764:	71fb      	strb	r3, [r7, #7]
 8000766:	e028      	b.n	80007ba <DHT11_ReadByte+0x62>
        while (!DHT11_READ_PIN());
 8000768:	bf00      	nop
 800076a:	4b18      	ldr	r3, [pc, #96]	; (80007cc <DHT11_ReadByte+0x74>)
 800076c:	691b      	ldr	r3, [r3, #16]
 800076e:	09db      	lsrs	r3, r3, #7
 8000770:	f003 0301 	and.w	r3, r3, #1
 8000774:	2b00      	cmp	r3, #0
 8000776:	d0f8      	beq.n	800076a <DHT11_ReadByte+0x12>
        delay_us(35);
 8000778:	2023      	movs	r0, #35	; 0x23
 800077a:	f7ff ff9b 	bl	80006b4 <delay_us>
        if (DHT11_READ_PIN()) byte |= (1 << (7 - i));
 800077e:	4b13      	ldr	r3, [pc, #76]	; (80007cc <DHT11_ReadByte+0x74>)
 8000780:	691b      	ldr	r3, [r3, #16]
 8000782:	09db      	lsrs	r3, r3, #7
 8000784:	f003 0301 	and.w	r3, r3, #1
 8000788:	2b00      	cmp	r3, #0
 800078a:	d00b      	beq.n	80007a4 <DHT11_ReadByte+0x4c>
 800078c:	79fb      	ldrb	r3, [r7, #7]
 800078e:	f1c3 0307 	rsb	r3, r3, #7
 8000792:	2201      	movs	r2, #1
 8000794:	fa02 f303 	lsl.w	r3, r2, r3
 8000798:	b25a      	sxtb	r2, r3
 800079a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800079e:	4313      	orrs	r3, r2
 80007a0:	b25b      	sxtb	r3, r3
 80007a2:	71bb      	strb	r3, [r7, #6]
        while (DHT11_READ_PIN());
 80007a4:	bf00      	nop
 80007a6:	4b09      	ldr	r3, [pc, #36]	; (80007cc <DHT11_ReadByte+0x74>)
 80007a8:	691b      	ldr	r3, [r3, #16]
 80007aa:	09db      	lsrs	r3, r3, #7
 80007ac:	f003 0301 	and.w	r3, r3, #1
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d1f8      	bne.n	80007a6 <DHT11_ReadByte+0x4e>
    for (i = 0; i < 8; i++) {
 80007b4:	79fb      	ldrb	r3, [r7, #7]
 80007b6:	3301      	adds	r3, #1
 80007b8:	71fb      	strb	r3, [r7, #7]
 80007ba:	79fb      	ldrb	r3, [r7, #7]
 80007bc:	2b07      	cmp	r3, #7
 80007be:	d9d3      	bls.n	8000768 <DHT11_ReadByte+0x10>
    }
    return byte;
 80007c0:	79bb      	ldrb	r3, [r7, #6]
}
 80007c2:	4618      	mov	r0, r3
 80007c4:	3708      	adds	r7, #8
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	40020000 	.word	0x40020000

080007d0 <DHT11_ReadData>:

uint8_t DHT11_ReadData(uint8_t *humidity, uint8_t *temperature) {
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b086      	sub	sp, #24
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
 80007d8:	6039      	str	r1, [r7, #0]
    uint8_t h_int, h_dec, t_int, t_dec, checksum;
    uint32_t timeout = 0;
 80007da:	2300      	movs	r3, #0
 80007dc:	617b      	str	r3, [r7, #20]

    DHT11_OUTPUT_MODE();
 80007de:	4b42      	ldr	r3, [pc, #264]	; (80008e8 <DHT11_ReadData+0x118>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80007e6:	4a40      	ldr	r2, [pc, #256]	; (80008e8 <DHT11_ReadData+0x118>)
 80007e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007ec:	6013      	str	r3, [r2, #0]
    DHT11_PIN_LOW();
 80007ee:	4b3e      	ldr	r3, [pc, #248]	; (80008e8 <DHT11_ReadData+0x118>)
 80007f0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80007f4:	619a      	str	r2, [r3, #24]
    HAL_Delay(20);
 80007f6:	2014      	movs	r0, #20
 80007f8:	f000 ff06 	bl	8001608 <HAL_Delay>
    DHT11_PIN_HIGH();
 80007fc:	4b3a      	ldr	r3, [pc, #232]	; (80008e8 <DHT11_ReadData+0x118>)
 80007fe:	2280      	movs	r2, #128	; 0x80
 8000800:	619a      	str	r2, [r3, #24]
    delay_us(50);
 8000802:	2032      	movs	r0, #50	; 0x32
 8000804:	f7ff ff56 	bl	80006b4 <delay_us>
    DHT11_INPUT_MODE();
 8000808:	4b37      	ldr	r3, [pc, #220]	; (80008e8 <DHT11_ReadData+0x118>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	4a36      	ldr	r2, [pc, #216]	; (80008e8 <DHT11_ReadData+0x118>)
 800080e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000812:	6013      	str	r3, [r2, #0]

    timeout = 0;
 8000814:	2300      	movs	r3, #0
 8000816:	617b      	str	r3, [r7, #20]
    while (DHT11_READ_PIN()) if (++timeout > 20000) return 1;
 8000818:	e009      	b.n	800082e <DHT11_ReadData+0x5e>
 800081a:	697b      	ldr	r3, [r7, #20]
 800081c:	3301      	adds	r3, #1
 800081e:	617b      	str	r3, [r7, #20]
 8000820:	697b      	ldr	r3, [r7, #20]
 8000822:	f644 6220 	movw	r2, #20000	; 0x4e20
 8000826:	4293      	cmp	r3, r2
 8000828:	d901      	bls.n	800082e <DHT11_ReadData+0x5e>
 800082a:	2301      	movs	r3, #1
 800082c:	e058      	b.n	80008e0 <DHT11_ReadData+0x110>
 800082e:	4b2e      	ldr	r3, [pc, #184]	; (80008e8 <DHT11_ReadData+0x118>)
 8000830:	691b      	ldr	r3, [r3, #16]
 8000832:	09db      	lsrs	r3, r3, #7
 8000834:	f003 0301 	and.w	r3, r3, #1
 8000838:	2b00      	cmp	r3, #0
 800083a:	d1ee      	bne.n	800081a <DHT11_ReadData+0x4a>
    timeout = 0;
 800083c:	2300      	movs	r3, #0
 800083e:	617b      	str	r3, [r7, #20]
    while (!DHT11_READ_PIN()) if (++timeout > 20000) return 1;
 8000840:	e009      	b.n	8000856 <DHT11_ReadData+0x86>
 8000842:	697b      	ldr	r3, [r7, #20]
 8000844:	3301      	adds	r3, #1
 8000846:	617b      	str	r3, [r7, #20]
 8000848:	697b      	ldr	r3, [r7, #20]
 800084a:	f644 6220 	movw	r2, #20000	; 0x4e20
 800084e:	4293      	cmp	r3, r2
 8000850:	d901      	bls.n	8000856 <DHT11_ReadData+0x86>
 8000852:	2301      	movs	r3, #1
 8000854:	e044      	b.n	80008e0 <DHT11_ReadData+0x110>
 8000856:	4b24      	ldr	r3, [pc, #144]	; (80008e8 <DHT11_ReadData+0x118>)
 8000858:	691b      	ldr	r3, [r3, #16]
 800085a:	09db      	lsrs	r3, r3, #7
 800085c:	f003 0301 	and.w	r3, r3, #1
 8000860:	2b00      	cmp	r3, #0
 8000862:	d0ee      	beq.n	8000842 <DHT11_ReadData+0x72>
    timeout = 0;
 8000864:	2300      	movs	r3, #0
 8000866:	617b      	str	r3, [r7, #20]
    while (DHT11_READ_PIN()) if (++timeout > 20000) return 1;
 8000868:	e009      	b.n	800087e <DHT11_ReadData+0xae>
 800086a:	697b      	ldr	r3, [r7, #20]
 800086c:	3301      	adds	r3, #1
 800086e:	617b      	str	r3, [r7, #20]
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	f644 6220 	movw	r2, #20000	; 0x4e20
 8000876:	4293      	cmp	r3, r2
 8000878:	d901      	bls.n	800087e <DHT11_ReadData+0xae>
 800087a:	2301      	movs	r3, #1
 800087c:	e030      	b.n	80008e0 <DHT11_ReadData+0x110>
 800087e:	4b1a      	ldr	r3, [pc, #104]	; (80008e8 <DHT11_ReadData+0x118>)
 8000880:	691b      	ldr	r3, [r3, #16]
 8000882:	09db      	lsrs	r3, r3, #7
 8000884:	f003 0301 	and.w	r3, r3, #1
 8000888:	2b00      	cmp	r3, #0
 800088a:	d1ee      	bne.n	800086a <DHT11_ReadData+0x9a>

    h_int = DHT11_ReadByte();
 800088c:	f7ff ff64 	bl	8000758 <DHT11_ReadByte>
 8000890:	4603      	mov	r3, r0
 8000892:	74fb      	strb	r3, [r7, #19]
    h_dec = DHT11_ReadByte();
 8000894:	f7ff ff60 	bl	8000758 <DHT11_ReadByte>
 8000898:	4603      	mov	r3, r0
 800089a:	74bb      	strb	r3, [r7, #18]
    t_int = DHT11_ReadByte();
 800089c:	f7ff ff5c 	bl	8000758 <DHT11_ReadByte>
 80008a0:	4603      	mov	r3, r0
 80008a2:	747b      	strb	r3, [r7, #17]
    t_dec = DHT11_ReadByte();
 80008a4:	f7ff ff58 	bl	8000758 <DHT11_ReadByte>
 80008a8:	4603      	mov	r3, r0
 80008aa:	743b      	strb	r3, [r7, #16]
    checksum = DHT11_ReadByte();
 80008ac:	f7ff ff54 	bl	8000758 <DHT11_ReadByte>
 80008b0:	4603      	mov	r3, r0
 80008b2:	73fb      	strb	r3, [r7, #15]

    if (((uint8_t)(h_int + h_dec + t_int + t_dec)) != checksum)
 80008b4:	7cfa      	ldrb	r2, [r7, #19]
 80008b6:	7cbb      	ldrb	r3, [r7, #18]
 80008b8:	4413      	add	r3, r2
 80008ba:	b2da      	uxtb	r2, r3
 80008bc:	7c7b      	ldrb	r3, [r7, #17]
 80008be:	4413      	add	r3, r2
 80008c0:	b2da      	uxtb	r2, r3
 80008c2:	7c3b      	ldrb	r3, [r7, #16]
 80008c4:	4413      	add	r3, r2
 80008c6:	b2db      	uxtb	r3, r3
 80008c8:	7bfa      	ldrb	r2, [r7, #15]
 80008ca:	429a      	cmp	r2, r3
 80008cc:	d001      	beq.n	80008d2 <DHT11_ReadData+0x102>
        return 2;
 80008ce:	2302      	movs	r3, #2
 80008d0:	e006      	b.n	80008e0 <DHT11_ReadData+0x110>

    *humidity = h_int;
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	7cfa      	ldrb	r2, [r7, #19]
 80008d6:	701a      	strb	r2, [r3, #0]
    *temperature = t_int;
 80008d8:	683b      	ldr	r3, [r7, #0]
 80008da:	7c7a      	ldrb	r2, [r7, #17]
 80008dc:	701a      	strb	r2, [r3, #0]
    return 0;
 80008de:	2300      	movs	r3, #0
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	3718      	adds	r7, #24
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	40020000 	.word	0x40020000

080008ec <I2C1_Init>:

/* ====================== I2C (CMSIS) ================= */
void I2C1_Init(void) {
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 80008f0:	4b22      	ldr	r3, [pc, #136]	; (800097c <I2C1_Init+0x90>)
 80008f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f4:	4a21      	ldr	r2, [pc, #132]	; (800097c <I2C1_Init+0x90>)
 80008f6:	f043 0302 	orr.w	r3, r3, #2
 80008fa:	6313      	str	r3, [r2, #48]	; 0x30
    RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 80008fc:	4b1f      	ldr	r3, [pc, #124]	; (800097c <I2C1_Init+0x90>)
 80008fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000900:	4a1e      	ldr	r2, [pc, #120]	; (800097c <I2C1_Init+0x90>)
 8000902:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000906:	6413      	str	r3, [r2, #64]	; 0x40

    GPIOB->MODER &= ~((3<<16)|(3<<18));
 8000908:	4b1d      	ldr	r3, [pc, #116]	; (8000980 <I2C1_Init+0x94>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4a1c      	ldr	r2, [pc, #112]	; (8000980 <I2C1_Init+0x94>)
 800090e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8000912:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= (2<<16)|(2<<18);
 8000914:	4b1a      	ldr	r3, [pc, #104]	; (8000980 <I2C1_Init+0x94>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a19      	ldr	r2, [pc, #100]	; (8000980 <I2C1_Init+0x94>)
 800091a:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
 800091e:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER |= (1<<8)|(1<<9);
 8000920:	4b17      	ldr	r3, [pc, #92]	; (8000980 <I2C1_Init+0x94>)
 8000922:	685b      	ldr	r3, [r3, #4]
 8000924:	4a16      	ldr	r2, [pc, #88]	; (8000980 <I2C1_Init+0x94>)
 8000926:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800092a:	6053      	str	r3, [r2, #4]
    GPIOB->PUPDR |= (1<<16)|(1<<18);
 800092c:	4b14      	ldr	r3, [pc, #80]	; (8000980 <I2C1_Init+0x94>)
 800092e:	68db      	ldr	r3, [r3, #12]
 8000930:	4a13      	ldr	r2, [pc, #76]	; (8000980 <I2C1_Init+0x94>)
 8000932:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 8000936:	60d3      	str	r3, [r2, #12]
    GPIOB->AFR[1] |= (4<<0)|(4<<4);
 8000938:	4b11      	ldr	r3, [pc, #68]	; (8000980 <I2C1_Init+0x94>)
 800093a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800093c:	4a10      	ldr	r2, [pc, #64]	; (8000980 <I2C1_Init+0x94>)
 800093e:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8000942:	6253      	str	r3, [r2, #36]	; 0x24

    I2C1->CR1 = I2C_CR1_SWRST;
 8000944:	4b0f      	ldr	r3, [pc, #60]	; (8000984 <I2C1_Init+0x98>)
 8000946:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800094a:	601a      	str	r2, [r3, #0]
    I2C1->CR1 = 0;
 800094c:	4b0d      	ldr	r3, [pc, #52]	; (8000984 <I2C1_Init+0x98>)
 800094e:	2200      	movs	r2, #0
 8000950:	601a      	str	r2, [r3, #0]

    I2C1->CR2 = 42;
 8000952:	4b0c      	ldr	r3, [pc, #48]	; (8000984 <I2C1_Init+0x98>)
 8000954:	222a      	movs	r2, #42	; 0x2a
 8000956:	605a      	str	r2, [r3, #4]
    I2C1->CCR = 210;
 8000958:	4b0a      	ldr	r3, [pc, #40]	; (8000984 <I2C1_Init+0x98>)
 800095a:	22d2      	movs	r2, #210	; 0xd2
 800095c:	61da      	str	r2, [r3, #28]
    I2C1->TRISE = 43;
 800095e:	4b09      	ldr	r3, [pc, #36]	; (8000984 <I2C1_Init+0x98>)
 8000960:	222b      	movs	r2, #43	; 0x2b
 8000962:	621a      	str	r2, [r3, #32]
    I2C1->CR1 |= I2C_CR1_PE;
 8000964:	4b07      	ldr	r3, [pc, #28]	; (8000984 <I2C1_Init+0x98>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	4a06      	ldr	r2, [pc, #24]	; (8000984 <I2C1_Init+0x98>)
 800096a:	f043 0301 	orr.w	r3, r3, #1
 800096e:	6013      	str	r3, [r2, #0]
}
 8000970:	bf00      	nop
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop
 800097c:	40023800 	.word	0x40023800
 8000980:	40020400 	.word	0x40020400
 8000984:	40005400 	.word	0x40005400

08000988 <I2C1_Start>:

void I2C1_Start(void) { I2C1->CR1 |= I2C_CR1_START; while (!(I2C1->SR1 & I2C_SR1_SB)); }
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
 800098c:	4b09      	ldr	r3, [pc, #36]	; (80009b4 <I2C1_Start+0x2c>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	4a08      	ldr	r2, [pc, #32]	; (80009b4 <I2C1_Start+0x2c>)
 8000992:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000996:	6013      	str	r3, [r2, #0]
 8000998:	bf00      	nop
 800099a:	4b06      	ldr	r3, [pc, #24]	; (80009b4 <I2C1_Start+0x2c>)
 800099c:	695b      	ldr	r3, [r3, #20]
 800099e:	f003 0301 	and.w	r3, r3, #1
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d0f9      	beq.n	800099a <I2C1_Start+0x12>
 80009a6:	bf00      	nop
 80009a8:	bf00      	nop
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop
 80009b4:	40005400 	.word	0x40005400

080009b8 <I2C1_Stop>:
void I2C1_Stop(void)  { I2C1->CR1 |= I2C_CR1_STOP; }
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0
 80009bc:	4b05      	ldr	r3, [pc, #20]	; (80009d4 <I2C1_Stop+0x1c>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a04      	ldr	r2, [pc, #16]	; (80009d4 <I2C1_Stop+0x1c>)
 80009c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80009c6:	6013      	str	r3, [r2, #0]
 80009c8:	bf00      	nop
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop
 80009d4:	40005400 	.word	0x40005400

080009d8 <I2C1_SendAddress>:
void I2C1_SendAddress(uint8_t addr) { I2C1->DR = addr; while (!(I2C1->SR1 & I2C_SR1_ADDR)); (void)I2C1->SR2; }
 80009d8:	b480      	push	{r7}
 80009da:	b083      	sub	sp, #12
 80009dc:	af00      	add	r7, sp, #0
 80009de:	4603      	mov	r3, r0
 80009e0:	71fb      	strb	r3, [r7, #7]
 80009e2:	4a09      	ldr	r2, [pc, #36]	; (8000a08 <I2C1_SendAddress+0x30>)
 80009e4:	79fb      	ldrb	r3, [r7, #7]
 80009e6:	6113      	str	r3, [r2, #16]
 80009e8:	bf00      	nop
 80009ea:	4b07      	ldr	r3, [pc, #28]	; (8000a08 <I2C1_SendAddress+0x30>)
 80009ec:	695b      	ldr	r3, [r3, #20]
 80009ee:	f003 0302 	and.w	r3, r3, #2
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d0f9      	beq.n	80009ea <I2C1_SendAddress+0x12>
 80009f6:	4b04      	ldr	r3, [pc, #16]	; (8000a08 <I2C1_SendAddress+0x30>)
 80009f8:	699b      	ldr	r3, [r3, #24]
 80009fa:	bf00      	nop
 80009fc:	370c      	adds	r7, #12
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop
 8000a08:	40005400 	.word	0x40005400

08000a0c <I2C1_SendByte>:
void I2C1_SendByte(uint8_t data) { while (!(I2C1->SR1 & I2C_SR1_TXE)); I2C1->DR = data; while (!(I2C1->SR1 & I2C_SR1_BTF)); }
 8000a0c:	b480      	push	{r7}
 8000a0e:	b083      	sub	sp, #12
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	4603      	mov	r3, r0
 8000a14:	71fb      	strb	r3, [r7, #7]
 8000a16:	bf00      	nop
 8000a18:	4b0b      	ldr	r3, [pc, #44]	; (8000a48 <I2C1_SendByte+0x3c>)
 8000a1a:	695b      	ldr	r3, [r3, #20]
 8000a1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d0f9      	beq.n	8000a18 <I2C1_SendByte+0xc>
 8000a24:	4a08      	ldr	r2, [pc, #32]	; (8000a48 <I2C1_SendByte+0x3c>)
 8000a26:	79fb      	ldrb	r3, [r7, #7]
 8000a28:	6113      	str	r3, [r2, #16]
 8000a2a:	bf00      	nop
 8000a2c:	4b06      	ldr	r3, [pc, #24]	; (8000a48 <I2C1_SendByte+0x3c>)
 8000a2e:	695b      	ldr	r3, [r3, #20]
 8000a30:	f003 0304 	and.w	r3, r3, #4
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d0f9      	beq.n	8000a2c <I2C1_SendByte+0x20>
 8000a38:	bf00      	nop
 8000a3a:	bf00      	nop
 8000a3c:	370c      	adds	r7, #12
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop
 8000a48:	40005400 	.word	0x40005400

08000a4c <OLED_WriteCmd>:
		{0x00,0x41,0x36,0x08,0x00,0x00}, // }
		{0x02,0x01,0x02,0x04,0x02,0x00}, // ~

};

void OLED_WriteCmd(uint8_t cmd) {
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b082      	sub	sp, #8
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	4603      	mov	r3, r0
 8000a54:	71fb      	strb	r3, [r7, #7]
    I2C1_Start();
 8000a56:	f7ff ff97 	bl	8000988 <I2C1_Start>
    I2C1_SendAddress(SSD1306_ADDR);
 8000a5a:	2078      	movs	r0, #120	; 0x78
 8000a5c:	f7ff ffbc 	bl	80009d8 <I2C1_SendAddress>
    I2C1_SendByte(0x00);
 8000a60:	2000      	movs	r0, #0
 8000a62:	f7ff ffd3 	bl	8000a0c <I2C1_SendByte>
    I2C1_SendByte(cmd);
 8000a66:	79fb      	ldrb	r3, [r7, #7]
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f7ff ffcf 	bl	8000a0c <I2C1_SendByte>
    I2C1_Stop();
 8000a6e:	f7ff ffa3 	bl	80009b8 <I2C1_Stop>
}
 8000a72:	bf00      	nop
 8000a74:	3708      	adds	r7, #8
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}

08000a7a <OLED_WriteDataStream>:

void OLED_WriteDataStream(uint8_t *data, uint16_t len) {
 8000a7a:	b580      	push	{r7, lr}
 8000a7c:	b084      	sub	sp, #16
 8000a7e:	af00      	add	r7, sp, #0
 8000a80:	6078      	str	r0, [r7, #4]
 8000a82:	460b      	mov	r3, r1
 8000a84:	807b      	strh	r3, [r7, #2]
    I2C1_Start();
 8000a86:	f7ff ff7f 	bl	8000988 <I2C1_Start>
    I2C1_SendAddress(SSD1306_ADDR);
 8000a8a:	2078      	movs	r0, #120	; 0x78
 8000a8c:	f7ff ffa4 	bl	80009d8 <I2C1_SendAddress>
    I2C1_SendByte(0x40);
 8000a90:	2040      	movs	r0, #64	; 0x40
 8000a92:	f7ff ffbb 	bl	8000a0c <I2C1_SendByte>
    for(uint16_t i=0;i<len;i++) I2C1_SendByte(data[i]);
 8000a96:	2300      	movs	r3, #0
 8000a98:	81fb      	strh	r3, [r7, #14]
 8000a9a:	e009      	b.n	8000ab0 <OLED_WriteDataStream+0x36>
 8000a9c:	89fb      	ldrh	r3, [r7, #14]
 8000a9e:	687a      	ldr	r2, [r7, #4]
 8000aa0:	4413      	add	r3, r2
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff ffb1 	bl	8000a0c <I2C1_SendByte>
 8000aaa:	89fb      	ldrh	r3, [r7, #14]
 8000aac:	3301      	adds	r3, #1
 8000aae:	81fb      	strh	r3, [r7, #14]
 8000ab0:	89fa      	ldrh	r2, [r7, #14]
 8000ab2:	887b      	ldrh	r3, [r7, #2]
 8000ab4:	429a      	cmp	r2, r3
 8000ab6:	d3f1      	bcc.n	8000a9c <OLED_WriteDataStream+0x22>
    I2C1_Stop();
 8000ab8:	f7ff ff7e 	bl	80009b8 <I2C1_Stop>
}
 8000abc:	bf00      	nop
 8000abe:	3710      	adds	r7, #16
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}

08000ac4 <OLED_SetCursor>:

void OLED_SetCursor(uint8_t x, uint8_t page) {
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	4603      	mov	r3, r0
 8000acc:	460a      	mov	r2, r1
 8000ace:	71fb      	strb	r3, [r7, #7]
 8000ad0:	4613      	mov	r3, r2
 8000ad2:	71bb      	strb	r3, [r7, #6]
    OLED_WriteCmd(0xB0+page);
 8000ad4:	79bb      	ldrb	r3, [r7, #6]
 8000ad6:	3b50      	subs	r3, #80	; 0x50
 8000ad8:	b2db      	uxtb	r3, r3
 8000ada:	4618      	mov	r0, r3
 8000adc:	f7ff ffb6 	bl	8000a4c <OLED_WriteCmd>
    OLED_WriteCmd(0x00+(x&0x0F));
 8000ae0:	79fb      	ldrb	r3, [r7, #7]
 8000ae2:	f003 030f 	and.w	r3, r3, #15
 8000ae6:	b2db      	uxtb	r3, r3
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f7ff ffaf 	bl	8000a4c <OLED_WriteCmd>
    OLED_WriteCmd(0x10+((x>>4)&0x0F));
 8000aee:	79fb      	ldrb	r3, [r7, #7]
 8000af0:	091b      	lsrs	r3, r3, #4
 8000af2:	b2db      	uxtb	r3, r3
 8000af4:	3310      	adds	r3, #16
 8000af6:	b2db      	uxtb	r3, r3
 8000af8:	4618      	mov	r0, r3
 8000afa:	f7ff ffa7 	bl	8000a4c <OLED_WriteCmd>
}
 8000afe:	bf00      	nop
 8000b00:	3708      	adds	r7, #8
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}

08000b06 <OLED_Clear>:

void OLED_Clear(void) {
 8000b06:	b580      	push	{r7, lr}
 8000b08:	b0a2      	sub	sp, #136	; 0x88
 8000b0a:	af00      	add	r7, sp, #0
    uint8_t zeros[128]={0};
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	607b      	str	r3, [r7, #4]
 8000b10:	f107 0308 	add.w	r3, r7, #8
 8000b14:	227c      	movs	r2, #124	; 0x7c
 8000b16:	2100      	movs	r1, #0
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f001 fb0d 	bl	8002138 <memset>
    for(uint8_t i=0;i<8;i++){
 8000b1e:	2300      	movs	r3, #0
 8000b20:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 8000b24:	e00f      	b.n	8000b46 <OLED_Clear+0x40>
        OLED_SetCursor(0,i);
 8000b26:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	2000      	movs	r0, #0
 8000b2e:	f7ff ffc9 	bl	8000ac4 <OLED_SetCursor>
        OLED_WriteDataStream(zeros,128);
 8000b32:	1d3b      	adds	r3, r7, #4
 8000b34:	2180      	movs	r1, #128	; 0x80
 8000b36:	4618      	mov	r0, r3
 8000b38:	f7ff ff9f 	bl	8000a7a <OLED_WriteDataStream>
    for(uint8_t i=0;i<8;i++){
 8000b3c:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8000b40:	3301      	adds	r3, #1
 8000b42:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 8000b46:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8000b4a:	2b07      	cmp	r3, #7
 8000b4c:	d9eb      	bls.n	8000b26 <OLED_Clear+0x20>
    }
}
 8000b4e:	bf00      	nop
 8000b50:	bf00      	nop
 8000b52:	3788      	adds	r7, #136	; 0x88
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}

08000b58 <OLED_Init>:

void OLED_Init(void) {
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
    HAL_Delay(100);
 8000b5c:	2064      	movs	r0, #100	; 0x64
 8000b5e:	f000 fd53 	bl	8001608 <HAL_Delay>
    OLED_WriteCmd(0xAE);
 8000b62:	20ae      	movs	r0, #174	; 0xae
 8000b64:	f7ff ff72 	bl	8000a4c <OLED_WriteCmd>
    OLED_WriteCmd(0x20); OLED_WriteCmd(0x00);
 8000b68:	2020      	movs	r0, #32
 8000b6a:	f7ff ff6f 	bl	8000a4c <OLED_WriteCmd>
 8000b6e:	2000      	movs	r0, #0
 8000b70:	f7ff ff6c 	bl	8000a4c <OLED_WriteCmd>
    OLED_WriteCmd(0xB0); OLED_WriteCmd(0xC8);
 8000b74:	20b0      	movs	r0, #176	; 0xb0
 8000b76:	f7ff ff69 	bl	8000a4c <OLED_WriteCmd>
 8000b7a:	20c8      	movs	r0, #200	; 0xc8
 8000b7c:	f7ff ff66 	bl	8000a4c <OLED_WriteCmd>
    OLED_WriteCmd(0x00); OLED_WriteCmd(0x10);
 8000b80:	2000      	movs	r0, #0
 8000b82:	f7ff ff63 	bl	8000a4c <OLED_WriteCmd>
 8000b86:	2010      	movs	r0, #16
 8000b88:	f7ff ff60 	bl	8000a4c <OLED_WriteCmd>
    OLED_WriteCmd(0x40); OLED_WriteCmd(0x81); OLED_WriteCmd(0x7F);
 8000b8c:	2040      	movs	r0, #64	; 0x40
 8000b8e:	f7ff ff5d 	bl	8000a4c <OLED_WriteCmd>
 8000b92:	2081      	movs	r0, #129	; 0x81
 8000b94:	f7ff ff5a 	bl	8000a4c <OLED_WriteCmd>
 8000b98:	207f      	movs	r0, #127	; 0x7f
 8000b9a:	f7ff ff57 	bl	8000a4c <OLED_WriteCmd>
    OLED_WriteCmd(0xA1); OLED_WriteCmd(0xA6);
 8000b9e:	20a1      	movs	r0, #161	; 0xa1
 8000ba0:	f7ff ff54 	bl	8000a4c <OLED_WriteCmd>
 8000ba4:	20a6      	movs	r0, #166	; 0xa6
 8000ba6:	f7ff ff51 	bl	8000a4c <OLED_WriteCmd>
    OLED_WriteCmd(0xA8); OLED_WriteCmd(0x3F); OLED_WriteCmd(0xA4);
 8000baa:	20a8      	movs	r0, #168	; 0xa8
 8000bac:	f7ff ff4e 	bl	8000a4c <OLED_WriteCmd>
 8000bb0:	203f      	movs	r0, #63	; 0x3f
 8000bb2:	f7ff ff4b 	bl	8000a4c <OLED_WriteCmd>
 8000bb6:	20a4      	movs	r0, #164	; 0xa4
 8000bb8:	f7ff ff48 	bl	8000a4c <OLED_WriteCmd>
    OLED_WriteCmd(0xD3); OLED_WriteCmd(0x00);
 8000bbc:	20d3      	movs	r0, #211	; 0xd3
 8000bbe:	f7ff ff45 	bl	8000a4c <OLED_WriteCmd>
 8000bc2:	2000      	movs	r0, #0
 8000bc4:	f7ff ff42 	bl	8000a4c <OLED_WriteCmd>
    OLED_WriteCmd(0xD5); OLED_WriteCmd(0xF0);
 8000bc8:	20d5      	movs	r0, #213	; 0xd5
 8000bca:	f7ff ff3f 	bl	8000a4c <OLED_WriteCmd>
 8000bce:	20f0      	movs	r0, #240	; 0xf0
 8000bd0:	f7ff ff3c 	bl	8000a4c <OLED_WriteCmd>
    OLED_WriteCmd(0xD9); OLED_WriteCmd(0x22);
 8000bd4:	20d9      	movs	r0, #217	; 0xd9
 8000bd6:	f7ff ff39 	bl	8000a4c <OLED_WriteCmd>
 8000bda:	2022      	movs	r0, #34	; 0x22
 8000bdc:	f7ff ff36 	bl	8000a4c <OLED_WriteCmd>
    OLED_WriteCmd(0xDA); OLED_WriteCmd(0x12);
 8000be0:	20da      	movs	r0, #218	; 0xda
 8000be2:	f7ff ff33 	bl	8000a4c <OLED_WriteCmd>
 8000be6:	2012      	movs	r0, #18
 8000be8:	f7ff ff30 	bl	8000a4c <OLED_WriteCmd>
    OLED_WriteCmd(0xDB); OLED_WriteCmd(0x20);
 8000bec:	20db      	movs	r0, #219	; 0xdb
 8000bee:	f7ff ff2d 	bl	8000a4c <OLED_WriteCmd>
 8000bf2:	2020      	movs	r0, #32
 8000bf4:	f7ff ff2a 	bl	8000a4c <OLED_WriteCmd>
    OLED_WriteCmd(0x8D); OLED_WriteCmd(0x14);
 8000bf8:	208d      	movs	r0, #141	; 0x8d
 8000bfa:	f7ff ff27 	bl	8000a4c <OLED_WriteCmd>
 8000bfe:	2014      	movs	r0, #20
 8000c00:	f7ff ff24 	bl	8000a4c <OLED_WriteCmd>
    OLED_WriteCmd(0xAF);
 8000c04:	20af      	movs	r0, #175	; 0xaf
 8000c06:	f7ff ff21 	bl	8000a4c <OLED_WriteCmd>
}
 8000c0a:	bf00      	nop
 8000c0c:	bd80      	pop	{r7, pc}
	...

08000c10 <OLED_PrintChar>:

void OLED_PrintChar(char c) {
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	71fb      	strb	r3, [r7, #7]
    if(c < 32 || c > 126) c = ' ';
 8000c1a:	79fb      	ldrb	r3, [r7, #7]
 8000c1c:	2b1f      	cmp	r3, #31
 8000c1e:	d902      	bls.n	8000c26 <OLED_PrintChar+0x16>
 8000c20:	79fb      	ldrb	r3, [r7, #7]
 8000c22:	2b7e      	cmp	r3, #126	; 0x7e
 8000c24:	d901      	bls.n	8000c2a <OLED_PrintChar+0x1a>
 8000c26:	2320      	movs	r3, #32
 8000c28:	71fb      	strb	r3, [r7, #7]
    OLED_WriteDataStream((uint8_t*)font6x8[c-32],6);
 8000c2a:	79fb      	ldrb	r3, [r7, #7]
 8000c2c:	f1a3 0220 	sub.w	r2, r3, #32
 8000c30:	4613      	mov	r3, r2
 8000c32:	005b      	lsls	r3, r3, #1
 8000c34:	4413      	add	r3, r2
 8000c36:	005b      	lsls	r3, r3, #1
 8000c38:	4a04      	ldr	r2, [pc, #16]	; (8000c4c <OLED_PrintChar+0x3c>)
 8000c3a:	4413      	add	r3, r2
 8000c3c:	2106      	movs	r1, #6
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f7ff ff1b 	bl	8000a7a <OLED_WriteDataStream>
}
 8000c44:	bf00      	nop
 8000c46:	3708      	adds	r7, #8
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	08002aa0 	.word	0x08002aa0

08000c50 <OLED_PrintString>:

void OLED_PrintString(const char* s) {
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
    while(*s) OLED_PrintChar(*s++);
 8000c58:	e006      	b.n	8000c68 <OLED_PrintString+0x18>
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	1c5a      	adds	r2, r3, #1
 8000c5e:	607a      	str	r2, [r7, #4]
 8000c60:	781b      	ldrb	r3, [r3, #0]
 8000c62:	4618      	mov	r0, r3
 8000c64:	f7ff ffd4 	bl	8000c10 <OLED_PrintChar>
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d1f4      	bne.n	8000c5a <OLED_PrintString+0xa>
}
 8000c70:	bf00      	nop
 8000c72:	bf00      	nop
 8000c74:	3708      	adds	r7, #8
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
	...

08000c7c <PWM_TIM3_Init>:

// ==================== PWM ON PB0 (CH3) + PB1 (CH4) ====================
void PWM_TIM3_Init(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
    // Enable GPIOB + TIM3
    RCC->AHB1ENR |= (1 << 1);   // GPIOB
 8000c80:	4b44      	ldr	r3, [pc, #272]	; (8000d94 <PWM_TIM3_Init+0x118>)
 8000c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c84:	4a43      	ldr	r2, [pc, #268]	; (8000d94 <PWM_TIM3_Init+0x118>)
 8000c86:	f043 0302 	orr.w	r3, r3, #2
 8000c8a:	6313      	str	r3, [r2, #48]	; 0x30
    RCC->APB1ENR |= (1 << 1);   // TIM3
 8000c8c:	4b41      	ldr	r3, [pc, #260]	; (8000d94 <PWM_TIM3_Init+0x118>)
 8000c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c90:	4a40      	ldr	r2, [pc, #256]	; (8000d94 <PWM_TIM3_Init+0x118>)
 8000c92:	f043 0302 	orr.w	r3, r3, #2
 8000c96:	6413      	str	r3, [r2, #64]	; 0x40

    // PB0 â TIM3_CH3 (AF2)
    GPIOB->MODER &= ~(3U << (0*2));
 8000c98:	4b3f      	ldr	r3, [pc, #252]	; (8000d98 <PWM_TIM3_Init+0x11c>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a3e      	ldr	r2, [pc, #248]	; (8000d98 <PWM_TIM3_Init+0x11c>)
 8000c9e:	f023 0303 	bic.w	r3, r3, #3
 8000ca2:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  (2U << (0*2));      // AF
 8000ca4:	4b3c      	ldr	r3, [pc, #240]	; (8000d98 <PWM_TIM3_Init+0x11c>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a3b      	ldr	r2, [pc, #236]	; (8000d98 <PWM_TIM3_Init+0x11c>)
 8000caa:	f043 0302 	orr.w	r3, r3, #2
 8000cae:	6013      	str	r3, [r2, #0]
    GPIOB->AFR[0] &= ~(0xF << (0*4));
 8000cb0:	4b39      	ldr	r3, [pc, #228]	; (8000d98 <PWM_TIM3_Init+0x11c>)
 8000cb2:	6a1b      	ldr	r3, [r3, #32]
 8000cb4:	4a38      	ldr	r2, [pc, #224]	; (8000d98 <PWM_TIM3_Init+0x11c>)
 8000cb6:	f023 030f 	bic.w	r3, r3, #15
 8000cba:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[0] |=  (2U << (0*4));     // AF2 = TIM3
 8000cbc:	4b36      	ldr	r3, [pc, #216]	; (8000d98 <PWM_TIM3_Init+0x11c>)
 8000cbe:	6a1b      	ldr	r3, [r3, #32]
 8000cc0:	4a35      	ldr	r2, [pc, #212]	; (8000d98 <PWM_TIM3_Init+0x11c>)
 8000cc2:	f043 0302 	orr.w	r3, r3, #2
 8000cc6:	6213      	str	r3, [r2, #32]

    // PB1 â TIM3_CH4 (AF2)
    GPIOB->MODER &= ~(3U << (1*2));
 8000cc8:	4b33      	ldr	r3, [pc, #204]	; (8000d98 <PWM_TIM3_Init+0x11c>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a32      	ldr	r2, [pc, #200]	; (8000d98 <PWM_TIM3_Init+0x11c>)
 8000cce:	f023 030c 	bic.w	r3, r3, #12
 8000cd2:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  (2U << (1*2));      // AF
 8000cd4:	4b30      	ldr	r3, [pc, #192]	; (8000d98 <PWM_TIM3_Init+0x11c>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a2f      	ldr	r2, [pc, #188]	; (8000d98 <PWM_TIM3_Init+0x11c>)
 8000cda:	f043 0308 	orr.w	r3, r3, #8
 8000cde:	6013      	str	r3, [r2, #0]
    GPIOB->AFR[0] &= ~(0xF << (1*4));
 8000ce0:	4b2d      	ldr	r3, [pc, #180]	; (8000d98 <PWM_TIM3_Init+0x11c>)
 8000ce2:	6a1b      	ldr	r3, [r3, #32]
 8000ce4:	4a2c      	ldr	r2, [pc, #176]	; (8000d98 <PWM_TIM3_Init+0x11c>)
 8000ce6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000cea:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[0] |=  (2U << (1*4));     // AF2 = TIM3
 8000cec:	4b2a      	ldr	r3, [pc, #168]	; (8000d98 <PWM_TIM3_Init+0x11c>)
 8000cee:	6a1b      	ldr	r3, [r3, #32]
 8000cf0:	4a29      	ldr	r2, [pc, #164]	; (8000d98 <PWM_TIM3_Init+0x11c>)
 8000cf2:	f043 0320 	orr.w	r3, r3, #32
 8000cf6:	6213      	str	r3, [r2, #32]

    // Timer3 Base Config
    TIM3->PSC = PWM_PSC;
 8000cf8:	4b28      	ldr	r3, [pc, #160]	; (8000d9c <PWM_TIM3_Init+0x120>)
 8000cfa:	2253      	movs	r2, #83	; 0x53
 8000cfc:	629a      	str	r2, [r3, #40]	; 0x28
    TIM3->ARR = PWM_ARR;
 8000cfe:	4b27      	ldr	r3, [pc, #156]	; (8000d9c <PWM_TIM3_Init+0x120>)
 8000d00:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000d04:	62da      	str	r2, [r3, #44]	; 0x2c

    // start with 0% duty
    TIM3->CCR3 = 0;
 8000d06:	4b25      	ldr	r3, [pc, #148]	; (8000d9c <PWM_TIM3_Init+0x120>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	63da      	str	r2, [r3, #60]	; 0x3c
    TIM3->CCR4 = 0;
 8000d0c:	4b23      	ldr	r3, [pc, #140]	; (8000d9c <PWM_TIM3_Init+0x120>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	641a      	str	r2, [r3, #64]	; 0x40

    // CH3 PWM
    TIM3->CCMR2 &= ~(7U << 4);
 8000d12:	4b22      	ldr	r3, [pc, #136]	; (8000d9c <PWM_TIM3_Init+0x120>)
 8000d14:	69db      	ldr	r3, [r3, #28]
 8000d16:	4a21      	ldr	r2, [pc, #132]	; (8000d9c <PWM_TIM3_Init+0x120>)
 8000d18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000d1c:	61d3      	str	r3, [r2, #28]
    TIM3->CCMR2 |=  (6U << 4);  // PWM1
 8000d1e:	4b1f      	ldr	r3, [pc, #124]	; (8000d9c <PWM_TIM3_Init+0x120>)
 8000d20:	69db      	ldr	r3, [r3, #28]
 8000d22:	4a1e      	ldr	r2, [pc, #120]	; (8000d9c <PWM_TIM3_Init+0x120>)
 8000d24:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000d28:	61d3      	str	r3, [r2, #28]
    TIM3->CCMR2 |=  (1U << 3);  // preload
 8000d2a:	4b1c      	ldr	r3, [pc, #112]	; (8000d9c <PWM_TIM3_Init+0x120>)
 8000d2c:	69db      	ldr	r3, [r3, #28]
 8000d2e:	4a1b      	ldr	r2, [pc, #108]	; (8000d9c <PWM_TIM3_Init+0x120>)
 8000d30:	f043 0308 	orr.w	r3, r3, #8
 8000d34:	61d3      	str	r3, [r2, #28]

    // CH4 PWM
    TIM3->CCMR2 &= ~(7U << 12);
 8000d36:	4b19      	ldr	r3, [pc, #100]	; (8000d9c <PWM_TIM3_Init+0x120>)
 8000d38:	69db      	ldr	r3, [r3, #28]
 8000d3a:	4a18      	ldr	r2, [pc, #96]	; (8000d9c <PWM_TIM3_Init+0x120>)
 8000d3c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000d40:	61d3      	str	r3, [r2, #28]
    TIM3->CCMR2 |=  (6U << 12); // PWM1
 8000d42:	4b16      	ldr	r3, [pc, #88]	; (8000d9c <PWM_TIM3_Init+0x120>)
 8000d44:	69db      	ldr	r3, [r3, #28]
 8000d46:	4a15      	ldr	r2, [pc, #84]	; (8000d9c <PWM_TIM3_Init+0x120>)
 8000d48:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 8000d4c:	61d3      	str	r3, [r2, #28]
    TIM3->CCMR2 |=  (1U << 11); // preload
 8000d4e:	4b13      	ldr	r3, [pc, #76]	; (8000d9c <PWM_TIM3_Init+0x120>)
 8000d50:	69db      	ldr	r3, [r3, #28]
 8000d52:	4a12      	ldr	r2, [pc, #72]	; (8000d9c <PWM_TIM3_Init+0x120>)
 8000d54:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000d58:	61d3      	str	r3, [r2, #28]

    // Enable outputs
    TIM3->CCER |= (1 << 8);   // CH3
 8000d5a:	4b10      	ldr	r3, [pc, #64]	; (8000d9c <PWM_TIM3_Init+0x120>)
 8000d5c:	6a1b      	ldr	r3, [r3, #32]
 8000d5e:	4a0f      	ldr	r2, [pc, #60]	; (8000d9c <PWM_TIM3_Init+0x120>)
 8000d60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d64:	6213      	str	r3, [r2, #32]
    TIM3->CCER |= (1 << 12);  // CH4
 8000d66:	4b0d      	ldr	r3, [pc, #52]	; (8000d9c <PWM_TIM3_Init+0x120>)
 8000d68:	6a1b      	ldr	r3, [r3, #32]
 8000d6a:	4a0c      	ldr	r2, [pc, #48]	; (8000d9c <PWM_TIM3_Init+0x120>)
 8000d6c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000d70:	6213      	str	r3, [r2, #32]

    // Enable timer
    TIM3->CR1 |= (1 << 7);    // ARPE
 8000d72:	4b0a      	ldr	r3, [pc, #40]	; (8000d9c <PWM_TIM3_Init+0x120>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a09      	ldr	r2, [pc, #36]	; (8000d9c <PWM_TIM3_Init+0x120>)
 8000d78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d7c:	6013      	str	r3, [r2, #0]
    TIM3->CR1 |= (1 << 0);    // CEN
 8000d7e:	4b07      	ldr	r3, [pc, #28]	; (8000d9c <PWM_TIM3_Init+0x120>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	4a06      	ldr	r2, [pc, #24]	; (8000d9c <PWM_TIM3_Init+0x120>)
 8000d84:	f043 0301 	orr.w	r3, r3, #1
 8000d88:	6013      	str	r3, [r2, #0]
}
 8000d8a:	bf00      	nop
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d92:	4770      	bx	lr
 8000d94:	40023800 	.word	0x40023800
 8000d98:	40020400 	.word	0x40020400
 8000d9c:	40000400 	.word	0x40000400

08000da0 <clamp01>:


// ==================== SIMPLE 3-INPUT "FUZZY" EVALUATION ====================
// We use a soft "fuzzy-like" scoring based on normalized inputs and thresholds.

static float clamp01(float x) {
 8000da0:	b480      	push	{r7}
 8000da2:	b083      	sub	sp, #12
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	ed87 0a01 	vstr	s0, [r7, #4]
    if (x < 0.0f) return 0.0f;
 8000daa:	edd7 7a01 	vldr	s15, [r7, #4]
 8000dae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000db6:	d502      	bpl.n	8000dbe <clamp01+0x1e>
 8000db8:	f04f 0300 	mov.w	r3, #0
 8000dbc:	e00c      	b.n	8000dd8 <clamp01+0x38>
    if (x > 1.0f) return 1.0f;
 8000dbe:	edd7 7a01 	vldr	s15, [r7, #4]
 8000dc2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000dc6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000dca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dce:	dd02      	ble.n	8000dd6 <clamp01+0x36>
 8000dd0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000dd4:	e000      	b.n	8000dd8 <clamp01+0x38>
    return x;
 8000dd6:	687b      	ldr	r3, [r7, #4]
}
 8000dd8:	ee07 3a90 	vmov	s15, r3
 8000ddc:	eeb0 0a67 	vmov.f32	s0, s15
 8000de0:	370c      	adds	r7, #12
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
	...

08000dec <compute_severity>:

// Map raw values to [0,1] severity
static float compute_severity(float temp_c, float ppm, float hum)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b088      	sub	sp, #32
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	ed87 0a03 	vstr	s0, [r7, #12]
 8000df6:	edc7 0a02 	vstr	s1, [r7, #8]
 8000dfa:	ed87 1a01 	vstr	s2, [r7, #4]
    // temp: 25Â°C => 0, 40Â°C => 1
    float t_norm = (temp_c - 25.0f) / (40.0f - 25.0f);
 8000dfe:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e02:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8000e06:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000e0a:	eef2 6a0e 	vmov.f32	s13, #46	; 0x41700000  15.0
 8000e0e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e12:	edc7 7a06 	vstr	s15, [r7, #24]
    t_norm = clamp01(t_norm);
 8000e16:	ed97 0a06 	vldr	s0, [r7, #24]
 8000e1a:	f7ff ffc1 	bl	8000da0 <clamp01>
 8000e1e:	ed87 0a06 	vstr	s0, [r7, #24]

    // ppm: 100 => 0, 800 => 1
    float p_norm = (ppm - 100.0f) / (800.0f - 100.0f);
 8000e22:	edd7 7a02 	vldr	s15, [r7, #8]
 8000e26:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8000eac <compute_severity+0xc0>
 8000e2a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000e2e:	eddf 6a20 	vldr	s13, [pc, #128]	; 8000eb0 <compute_severity+0xc4>
 8000e32:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e36:	edc7 7a05 	vstr	s15, [r7, #20]
    p_norm = clamp01(p_norm);
 8000e3a:	ed97 0a05 	vldr	s0, [r7, #20]
 8000e3e:	f7ff ffaf 	bl	8000da0 <clamp01>
 8000e42:	ed87 0a05 	vstr	s0, [r7, #20]

    // humidity: 30% => 0, 80% => 1
    float h_norm = (hum - 30.0f) / (80.0f - 30.0f);
 8000e46:	edd7 7a01 	vldr	s15, [r7, #4]
 8000e4a:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8000e4e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000e52:	eddf 6a18 	vldr	s13, [pc, #96]	; 8000eb4 <compute_severity+0xc8>
 8000e56:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e5a:	edc7 7a04 	vstr	s15, [r7, #16]
    h_norm = clamp01(h_norm);
 8000e5e:	ed97 0a04 	vldr	s0, [r7, #16]
 8000e62:	f7ff ff9d 	bl	8000da0 <clamp01>
 8000e66:	ed87 0a04 	vstr	s0, [r7, #16]

    // aggregate severity = max of the three
    float sev = t_norm;
 8000e6a:	69bb      	ldr	r3, [r7, #24]
 8000e6c:	61fb      	str	r3, [r7, #28]
    if (p_norm > sev) sev = p_norm;
 8000e6e:	ed97 7a05 	vldr	s14, [r7, #20]
 8000e72:	edd7 7a07 	vldr	s15, [r7, #28]
 8000e76:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e7e:	dd01      	ble.n	8000e84 <compute_severity+0x98>
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	61fb      	str	r3, [r7, #28]
    if (h_norm > sev) sev = h_norm;
 8000e84:	ed97 7a04 	vldr	s14, [r7, #16]
 8000e88:	edd7 7a07 	vldr	s15, [r7, #28]
 8000e8c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e94:	dd01      	ble.n	8000e9a <compute_severity+0xae>
 8000e96:	693b      	ldr	r3, [r7, #16]
 8000e98:	61fb      	str	r3, [r7, #28]
    return sev;
 8000e9a:	69fb      	ldr	r3, [r7, #28]
 8000e9c:	ee07 3a90 	vmov	s15, r3
}
 8000ea0:	eeb0 0a67 	vmov.f32	s0, s15
 8000ea4:	3720      	adds	r7, #32
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	42c80000 	.word	0x42c80000
 8000eb0:	442f0000 	.word	0x442f0000
 8000eb4:	42480000 	.word	0x42480000

08000eb8 <fuzzy_compute_outputs>:

// Decide LOW/MED/HIGH based on severity
static void fuzzy_compute_outputs(float temp_c, float ppm, float hum,
                                  float *fan_duty_out, float *vib_duty_out)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b088      	sub	sp, #32
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	ed87 0a05 	vstr	s0, [r7, #20]
 8000ec2:	edc7 0a04 	vstr	s1, [r7, #16]
 8000ec6:	ed87 1a03 	vstr	s2, [r7, #12]
 8000eca:	60b8      	str	r0, [r7, #8]
 8000ecc:	6079      	str	r1, [r7, #4]
    float sev = compute_severity(temp_c, ppm, hum);
 8000ece:	ed97 1a03 	vldr	s2, [r7, #12]
 8000ed2:	edd7 0a04 	vldr	s1, [r7, #16]
 8000ed6:	ed97 0a05 	vldr	s0, [r7, #20]
 8000eda:	f7ff ff87 	bl	8000dec <compute_severity>
 8000ede:	ed87 0a07 	vstr	s0, [r7, #28]
    // Fuzzy levels:
    // 0.0 - 0.33 => LOW
    // 0.33 - 0.66 => MED
    // 0.66 - 1.0 => HIGH

    if (sev < 0.33f) {
 8000ee2:	edd7 7a07 	vldr	s15, [r7, #28]
 8000ee6:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8000f38 <fuzzy_compute_outputs+0x80>
 8000eea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ef2:	d506      	bpl.n	8000f02 <fuzzy_compute_outputs+0x4a>
        // LOW
        *fan_duty_out = 30.0f;   // PB1
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	4a11      	ldr	r2, [pc, #68]	; (8000f3c <fuzzy_compute_outputs+0x84>)
 8000ef8:	601a      	str	r2, [r3, #0]
        *vib_duty_out = 20.0f;   // PB0
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	4a10      	ldr	r2, [pc, #64]	; (8000f40 <fuzzy_compute_outputs+0x88>)
 8000efe:	601a      	str	r2, [r3, #0]
    } else {
        // HIGH
        *fan_duty_out = 90.0f;
        *vib_duty_out = 80.0f;
    }
}
 8000f00:	e015      	b.n	8000f2e <fuzzy_compute_outputs+0x76>
    } else if (sev < 0.66f) {
 8000f02:	edd7 7a07 	vldr	s15, [r7, #28]
 8000f06:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8000f44 <fuzzy_compute_outputs+0x8c>
 8000f0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f12:	d506      	bpl.n	8000f22 <fuzzy_compute_outputs+0x6a>
        *fan_duty_out = 60.0f;
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	4a0c      	ldr	r2, [pc, #48]	; (8000f48 <fuzzy_compute_outputs+0x90>)
 8000f18:	601a      	str	r2, [r3, #0]
        *vib_duty_out = 50.0f;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	4a0b      	ldr	r2, [pc, #44]	; (8000f4c <fuzzy_compute_outputs+0x94>)
 8000f1e:	601a      	str	r2, [r3, #0]
}
 8000f20:	e005      	b.n	8000f2e <fuzzy_compute_outputs+0x76>
        *fan_duty_out = 90.0f;
 8000f22:	68bb      	ldr	r3, [r7, #8]
 8000f24:	4a0a      	ldr	r2, [pc, #40]	; (8000f50 <fuzzy_compute_outputs+0x98>)
 8000f26:	601a      	str	r2, [r3, #0]
        *vib_duty_out = 80.0f;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	4a0a      	ldr	r2, [pc, #40]	; (8000f54 <fuzzy_compute_outputs+0x9c>)
 8000f2c:	601a      	str	r2, [r3, #0]
}
 8000f2e:	bf00      	nop
 8000f30:	3720      	adds	r7, #32
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	3ea8f5c3 	.word	0x3ea8f5c3
 8000f3c:	41f00000 	.word	0x41f00000
 8000f40:	41a00000 	.word	0x41a00000
 8000f44:	3f28f5c3 	.word	0x3f28f5c3
 8000f48:	42700000 	.word	0x42700000
 8000f4c:	42480000 	.word	0x42480000
 8000f50:	42b40000 	.word	0x42b40000
 8000f54:	42a00000 	.word	0x42a00000

08000f58 <pwm_smooth_update>:

// Smoothly move current duty toward target
static void pwm_smooth_update(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
    // PB0 (vib)
    if (g_vib_duty_cur < g_vib_duty_tgt) {
 8000f5e:	4b70      	ldr	r3, [pc, #448]	; (8001120 <pwm_smooth_update+0x1c8>)
 8000f60:	ed93 7a00 	vldr	s14, [r3]
 8000f64:	4b6f      	ldr	r3, [pc, #444]	; (8001124 <pwm_smooth_update+0x1cc>)
 8000f66:	edd3 7a00 	vldr	s15, [r3]
 8000f6a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f72:	d519      	bpl.n	8000fa8 <pwm_smooth_update+0x50>
        g_vib_duty_cur += PWM_STEP;
 8000f74:	4b6a      	ldr	r3, [pc, #424]	; (8001120 <pwm_smooth_update+0x1c8>)
 8000f76:	edd3 7a00 	vldr	s15, [r3]
 8000f7a:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8000f7e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f82:	4b67      	ldr	r3, [pc, #412]	; (8001120 <pwm_smooth_update+0x1c8>)
 8000f84:	edc3 7a00 	vstr	s15, [r3]
        if (g_vib_duty_cur > g_vib_duty_tgt) g_vib_duty_cur = g_vib_duty_tgt;
 8000f88:	4b65      	ldr	r3, [pc, #404]	; (8001120 <pwm_smooth_update+0x1c8>)
 8000f8a:	ed93 7a00 	vldr	s14, [r3]
 8000f8e:	4b65      	ldr	r3, [pc, #404]	; (8001124 <pwm_smooth_update+0x1cc>)
 8000f90:	edd3 7a00 	vldr	s15, [r3]
 8000f94:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f9c:	dd28      	ble.n	8000ff0 <pwm_smooth_update+0x98>
 8000f9e:	4b61      	ldr	r3, [pc, #388]	; (8001124 <pwm_smooth_update+0x1cc>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4a5f      	ldr	r2, [pc, #380]	; (8001120 <pwm_smooth_update+0x1c8>)
 8000fa4:	6013      	str	r3, [r2, #0]
 8000fa6:	e023      	b.n	8000ff0 <pwm_smooth_update+0x98>
    } else if (g_vib_duty_cur > g_vib_duty_tgt) {
 8000fa8:	4b5d      	ldr	r3, [pc, #372]	; (8001120 <pwm_smooth_update+0x1c8>)
 8000faa:	ed93 7a00 	vldr	s14, [r3]
 8000fae:	4b5d      	ldr	r3, [pc, #372]	; (8001124 <pwm_smooth_update+0x1cc>)
 8000fb0:	edd3 7a00 	vldr	s15, [r3]
 8000fb4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fbc:	dd18      	ble.n	8000ff0 <pwm_smooth_update+0x98>
        g_vib_duty_cur -= PWM_STEP;
 8000fbe:	4b58      	ldr	r3, [pc, #352]	; (8001120 <pwm_smooth_update+0x1c8>)
 8000fc0:	edd3 7a00 	vldr	s15, [r3]
 8000fc4:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8000fc8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000fcc:	4b54      	ldr	r3, [pc, #336]	; (8001120 <pwm_smooth_update+0x1c8>)
 8000fce:	edc3 7a00 	vstr	s15, [r3]
        if (g_vib_duty_cur < g_vib_duty_tgt) g_vib_duty_cur = g_vib_duty_tgt;
 8000fd2:	4b53      	ldr	r3, [pc, #332]	; (8001120 <pwm_smooth_update+0x1c8>)
 8000fd4:	ed93 7a00 	vldr	s14, [r3]
 8000fd8:	4b52      	ldr	r3, [pc, #328]	; (8001124 <pwm_smooth_update+0x1cc>)
 8000fda:	edd3 7a00 	vldr	s15, [r3]
 8000fde:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fe6:	d503      	bpl.n	8000ff0 <pwm_smooth_update+0x98>
 8000fe8:	4b4e      	ldr	r3, [pc, #312]	; (8001124 <pwm_smooth_update+0x1cc>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a4c      	ldr	r2, [pc, #304]	; (8001120 <pwm_smooth_update+0x1c8>)
 8000fee:	6013      	str	r3, [r2, #0]
    }

    // PB1 (fan)
    if (g_fan_duty_cur < g_fan_duty_tgt) {
 8000ff0:	4b4d      	ldr	r3, [pc, #308]	; (8001128 <pwm_smooth_update+0x1d0>)
 8000ff2:	ed93 7a00 	vldr	s14, [r3]
 8000ff6:	4b4d      	ldr	r3, [pc, #308]	; (800112c <pwm_smooth_update+0x1d4>)
 8000ff8:	edd3 7a00 	vldr	s15, [r3]
 8000ffc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001000:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001004:	d519      	bpl.n	800103a <pwm_smooth_update+0xe2>
        g_fan_duty_cur += PWM_STEP;
 8001006:	4b48      	ldr	r3, [pc, #288]	; (8001128 <pwm_smooth_update+0x1d0>)
 8001008:	edd3 7a00 	vldr	s15, [r3]
 800100c:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001010:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001014:	4b44      	ldr	r3, [pc, #272]	; (8001128 <pwm_smooth_update+0x1d0>)
 8001016:	edc3 7a00 	vstr	s15, [r3]
        if (g_fan_duty_cur > g_fan_duty_tgt) g_fan_duty_cur = g_fan_duty_tgt;
 800101a:	4b43      	ldr	r3, [pc, #268]	; (8001128 <pwm_smooth_update+0x1d0>)
 800101c:	ed93 7a00 	vldr	s14, [r3]
 8001020:	4b42      	ldr	r3, [pc, #264]	; (800112c <pwm_smooth_update+0x1d4>)
 8001022:	edd3 7a00 	vldr	s15, [r3]
 8001026:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800102a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800102e:	dd28      	ble.n	8001082 <pwm_smooth_update+0x12a>
 8001030:	4b3e      	ldr	r3, [pc, #248]	; (800112c <pwm_smooth_update+0x1d4>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a3c      	ldr	r2, [pc, #240]	; (8001128 <pwm_smooth_update+0x1d0>)
 8001036:	6013      	str	r3, [r2, #0]
 8001038:	e023      	b.n	8001082 <pwm_smooth_update+0x12a>
    } else if (g_fan_duty_cur > g_fan_duty_tgt) {
 800103a:	4b3b      	ldr	r3, [pc, #236]	; (8001128 <pwm_smooth_update+0x1d0>)
 800103c:	ed93 7a00 	vldr	s14, [r3]
 8001040:	4b3a      	ldr	r3, [pc, #232]	; (800112c <pwm_smooth_update+0x1d4>)
 8001042:	edd3 7a00 	vldr	s15, [r3]
 8001046:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800104a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800104e:	dd18      	ble.n	8001082 <pwm_smooth_update+0x12a>
        g_fan_duty_cur -= PWM_STEP;
 8001050:	4b35      	ldr	r3, [pc, #212]	; (8001128 <pwm_smooth_update+0x1d0>)
 8001052:	edd3 7a00 	vldr	s15, [r3]
 8001056:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 800105a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800105e:	4b32      	ldr	r3, [pc, #200]	; (8001128 <pwm_smooth_update+0x1d0>)
 8001060:	edc3 7a00 	vstr	s15, [r3]
        if (g_fan_duty_cur < g_fan_duty_tgt) g_fan_duty_cur = g_fan_duty_tgt;
 8001064:	4b30      	ldr	r3, [pc, #192]	; (8001128 <pwm_smooth_update+0x1d0>)
 8001066:	ed93 7a00 	vldr	s14, [r3]
 800106a:	4b30      	ldr	r3, [pc, #192]	; (800112c <pwm_smooth_update+0x1d4>)
 800106c:	edd3 7a00 	vldr	s15, [r3]
 8001070:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001074:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001078:	d503      	bpl.n	8001082 <pwm_smooth_update+0x12a>
 800107a:	4b2c      	ldr	r3, [pc, #176]	; (800112c <pwm_smooth_update+0x1d4>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4a2a      	ldr	r2, [pc, #168]	; (8001128 <pwm_smooth_update+0x1d0>)
 8001080:	6013      	str	r3, [r2, #0]
    }

    // Convert % to CCR values (0âARR)
    uint32_t ccr3 = 0, ccr4 = 0;
 8001082:	2300      	movs	r3, #0
 8001084:	607b      	str	r3, [r7, #4]
 8001086:	2300      	movs	r3, #0
 8001088:	603b      	str	r3, [r7, #0]

    if (g_vib_duty_cur > 0.0f) {
 800108a:	4b25      	ldr	r3, [pc, #148]	; (8001120 <pwm_smooth_update+0x1c8>)
 800108c:	edd3 7a00 	vldr	s15, [r3]
 8001090:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001098:	dd16      	ble.n	80010c8 <pwm_smooth_update+0x170>
        ccr3 = (uint32_t)((g_vib_duty_cur * (PWM_ARR + 1)) / 100.0f);
 800109a:	4b21      	ldr	r3, [pc, #132]	; (8001120 <pwm_smooth_update+0x1c8>)
 800109c:	edd3 7a00 	vldr	s15, [r3]
 80010a0:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8001130 <pwm_smooth_update+0x1d8>
 80010a4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010a8:	eddf 6a22 	vldr	s13, [pc, #136]	; 8001134 <pwm_smooth_update+0x1dc>
 80010ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010b4:	ee17 3a90 	vmov	r3, s15
 80010b8:	607b      	str	r3, [r7, #4]
        if (ccr3 > PWM_ARR) ccr3 = PWM_ARR;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80010c0:	d302      	bcc.n	80010c8 <pwm_smooth_update+0x170>
 80010c2:	f240 33e7 	movw	r3, #999	; 0x3e7
 80010c6:	607b      	str	r3, [r7, #4]
    }

    if (g_fan_duty_cur > 0.0f) {
 80010c8:	4b17      	ldr	r3, [pc, #92]	; (8001128 <pwm_smooth_update+0x1d0>)
 80010ca:	edd3 7a00 	vldr	s15, [r3]
 80010ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d6:	dd16      	ble.n	8001106 <pwm_smooth_update+0x1ae>
        ccr4 = (uint32_t)((g_fan_duty_cur * (PWM_ARR + 1)) / 100.0f);
 80010d8:	4b13      	ldr	r3, [pc, #76]	; (8001128 <pwm_smooth_update+0x1d0>)
 80010da:	edd3 7a00 	vldr	s15, [r3]
 80010de:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001130 <pwm_smooth_update+0x1d8>
 80010e2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010e6:	eddf 6a13 	vldr	s13, [pc, #76]	; 8001134 <pwm_smooth_update+0x1dc>
 80010ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010f2:	ee17 3a90 	vmov	r3, s15
 80010f6:	603b      	str	r3, [r7, #0]
        if (ccr4 > PWM_ARR) ccr4 = PWM_ARR;
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80010fe:	d302      	bcc.n	8001106 <pwm_smooth_update+0x1ae>
 8001100:	f240 33e7 	movw	r3, #999	; 0x3e7
 8001104:	603b      	str	r3, [r7, #0]
    }

    TIM3->CCR3 = ccr3;
 8001106:	4a0c      	ldr	r2, [pc, #48]	; (8001138 <pwm_smooth_update+0x1e0>)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	63d3      	str	r3, [r2, #60]	; 0x3c
    TIM3->CCR4 = ccr4;
 800110c:	4a0a      	ldr	r2, [pc, #40]	; (8001138 <pwm_smooth_update+0x1e0>)
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001112:	bf00      	nop
 8001114:	370c      	adds	r7, #12
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	2000008c 	.word	0x2000008c
 8001124:	20000094 	.word	0x20000094
 8001128:	20000090 	.word	0x20000090
 800112c:	20000098 	.word	0x20000098
 8001130:	447a0000 	.word	0x447a0000
 8001134:	42c80000 	.word	0x42c80000
 8001138:	40000400 	.word	0x40000400

0800113c <Fuzzy_UpdatePWM>:

// One call per loop: compute fuzzy targets and apply smooth ramp
void Fuzzy_UpdatePWM(float temp_c, float ppm, float hum)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0
 8001142:	ed87 0a03 	vstr	s0, [r7, #12]
 8001146:	edc7 0a02 	vstr	s1, [r7, #8]
 800114a:	ed87 1a01 	vstr	s2, [r7, #4]
    fuzzy_compute_outputs(temp_c, ppm, hum, &g_fan_duty_tgt, &g_vib_duty_tgt);
 800114e:	4908      	ldr	r1, [pc, #32]	; (8001170 <Fuzzy_UpdatePWM+0x34>)
 8001150:	4808      	ldr	r0, [pc, #32]	; (8001174 <Fuzzy_UpdatePWM+0x38>)
 8001152:	ed97 1a01 	vldr	s2, [r7, #4]
 8001156:	edd7 0a02 	vldr	s1, [r7, #8]
 800115a:	ed97 0a03 	vldr	s0, [r7, #12]
 800115e:	f7ff feab 	bl	8000eb8 <fuzzy_compute_outputs>
    pwm_smooth_update();
 8001162:	f7ff fef9 	bl	8000f58 <pwm_smooth_update>
}
 8001166:	bf00      	nop
 8001168:	3710      	adds	r7, #16
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	20000094 	.word	0x20000094
 8001174:	20000098 	.word	0x20000098

08001178 <SystemClock_Config>:




/* ====================== SYSTEM CLOCK =================== */
void SystemClock_Config(void) {
 8001178:	b580      	push	{r7, lr}
 800117a:	b094      	sub	sp, #80	; 0x50
 800117c:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct={0};
 800117e:	f107 0320 	add.w	r3, r7, #32
 8001182:	2230      	movs	r2, #48	; 0x30
 8001184:	2100      	movs	r1, #0
 8001186:	4618      	mov	r0, r3
 8001188:	f000 ffd6 	bl	8002138 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct={0};
 800118c:	f107 030c 	add.w	r3, r7, #12
 8001190:	2200      	movs	r2, #0
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	605a      	str	r2, [r3, #4]
 8001196:	609a      	str	r2, [r3, #8]
 8001198:	60da      	str	r2, [r3, #12]
 800119a:	611a      	str	r2, [r3, #16]

    __HAL_RCC_PWR_CLK_ENABLE();
 800119c:	2300      	movs	r3, #0
 800119e:	60bb      	str	r3, [r7, #8]
 80011a0:	4b26      	ldr	r3, [pc, #152]	; (800123c <SystemClock_Config+0xc4>)
 80011a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a4:	4a25      	ldr	r2, [pc, #148]	; (800123c <SystemClock_Config+0xc4>)
 80011a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011aa:	6413      	str	r3, [r2, #64]	; 0x40
 80011ac:	4b23      	ldr	r3, [pc, #140]	; (800123c <SystemClock_Config+0xc4>)
 80011ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011b4:	60bb      	str	r3, [r7, #8]
 80011b6:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011b8:	2300      	movs	r3, #0
 80011ba:	607b      	str	r3, [r7, #4]
 80011bc:	4b20      	ldr	r3, [pc, #128]	; (8001240 <SystemClock_Config+0xc8>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a1f      	ldr	r2, [pc, #124]	; (8001240 <SystemClock_Config+0xc8>)
 80011c2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80011c6:	6013      	str	r3, [r2, #0]
 80011c8:	4b1d      	ldr	r3, [pc, #116]	; (8001240 <SystemClock_Config+0xc8>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011d0:	607b      	str	r3, [r7, #4]
 80011d2:	687b      	ldr	r3, [r7, #4]

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011d4:	2302      	movs	r3, #2
 80011d6:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011d8:	2301      	movs	r3, #1
 80011da:	62fb      	str	r3, [r7, #44]	; 0x2c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011dc:	2302      	movs	r3, #2
 80011de:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011e0:	2300      	movs	r3, #0
 80011e2:	63fb      	str	r3, [r7, #60]	; 0x3c
    RCC_OscInitStruct.PLL.PLLM = 16;
 80011e4:	2310      	movs	r3, #16
 80011e6:	643b      	str	r3, [r7, #64]	; 0x40
    RCC_OscInitStruct.PLL.PLLN = 336;
 80011e8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80011ec:	647b      	str	r3, [r7, #68]	; 0x44
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80011ee:	2304      	movs	r3, #4
 80011f0:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_OscInitStruct.PLL.PLLQ = 7;
 80011f2:	2307      	movs	r3, #7
 80011f4:	64fb      	str	r3, [r7, #76]	; 0x4c
    if(HAL_RCC_OscConfig(&RCC_OscInitStruct)!=HAL_OK) while(1);
 80011f6:	f107 0320 	add.w	r3, r7, #32
 80011fa:	4618      	mov	r0, r3
 80011fc:	f000 fb0e 	bl	800181c <HAL_RCC_OscConfig>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d000      	beq.n	8001208 <SystemClock_Config+0x90>
 8001206:	e7fe      	b.n	8001206 <SystemClock_Config+0x8e>

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_HCLK|
 8001208:	230f      	movs	r3, #15
 800120a:	60fb      	str	r3, [r7, #12]
                                  RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800120c:	2302      	movs	r3, #2
 800120e:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.AHBCLKDivider=RCC_SYSCLK_DIV1;
 8001210:	2300      	movs	r3, #0
 8001212:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB1CLKDivider=RCC_HCLK_DIV2;
 8001214:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001218:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider=RCC_HCLK_DIV1;
 800121a:	2300      	movs	r3, #0
 800121c:	61fb      	str	r3, [r7, #28]
    if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct,FLASH_LATENCY_2)!=HAL_OK) while(1);
 800121e:	f107 030c 	add.w	r3, r7, #12
 8001222:	2102      	movs	r1, #2
 8001224:	4618      	mov	r0, r3
 8001226:	f000 fd71 	bl	8001d0c <HAL_RCC_ClockConfig>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d000      	beq.n	8001232 <SystemClock_Config+0xba>
 8001230:	e7fe      	b.n	8001230 <SystemClock_Config+0xb8>
}
 8001232:	bf00      	nop
 8001234:	3750      	adds	r7, #80	; 0x50
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	40023800 	.word	0x40023800
 8001240:	40007000 	.word	0x40007000

08001244 <main>:




/* ====================== MAIN ====================== */
int main(void) {
 8001244:	b580      	push	{r7, lr}
 8001246:	b08c      	sub	sp, #48	; 0x30
 8001248:	af00      	add	r7, sp, #0
    HAL_Init();
 800124a:	f000 f96b 	bl	8001524 <HAL_Init>
    SystemClock_Config();
 800124e:	f7ff ff93 	bl	8001178 <SystemClock_Config>
    ADC1_Init();
 8001252:	f7ff f997 	bl	8000584 <ADC1_Init>
    DHT11_Init();
 8001256:	f7ff fa53 	bl	8000700 <DHT11_Init>
    I2C1_Init();
 800125a:	f7ff fb47 	bl	80008ec <I2C1_Init>
    OLED_Init();
 800125e:	f7ff fc7b 	bl	8000b58 <OLED_Init>
    OLED_Clear();
 8001262:	f7ff fc50 	bl	8000b06 <OLED_Clear>
    PWM_TIM3_Init();
 8001266:	f7ff fd09 	bl	8000c7c <PWM_TIM3_Init>

    char buf[32];
    float temp_lm35 = 0.0f, ppm = 0.0f;
 800126a:	f04f 0300 	mov.w	r3, #0
 800126e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001270:	f04f 0300 	mov.w	r3, #0
 8001274:	62bb      	str	r3, [r7, #40]	; 0x28
    uint8_t dht_temp = 0, dht_hum = 0;
 8001276:	2300      	movs	r3, #0
 8001278:	70fb      	strb	r3, [r7, #3]
 800127a:	2300      	movs	r3, #0
 800127c:	70bb      	strb	r3, [r7, #2]
    uint16_t t_whole, t_frac, ppm_val;

    while(1) {
        /* Read analog sensors */
        ppm = Read_MQ135_PPM();
 800127e:	f7ff f9ed 	bl	800065c <Read_MQ135_PPM>
 8001282:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28

        /* Read DHT11 */
        uint8_t status = DHT11_ReadData(&dht_hum, &dht_temp);
 8001286:	1cfa      	adds	r2, r7, #3
 8001288:	1cbb      	adds	r3, r7, #2
 800128a:	4611      	mov	r1, r2
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff fa9f 	bl	80007d0 <DHT11_ReadData>
 8001292:	4603      	mov	r3, r0
 8001294:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        /* Format for display */
//        t_whole = (uint16_t)temp_lm35;
//        t_frac  = (uint16_t)((temp_lm35 - t_whole) * 10);
        ppm_val = (uint16_t)ppm;
 8001298:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800129c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012a0:	ee17 3a90 	vmov	r3, s15
 80012a4:	84bb      	strh	r3, [r7, #36]	; 0x24

        OLED_Clear();
 80012a6:	f7ff fc2e 	bl	8000b06 <OLED_Clear>


        OLED_SetCursor(2,1);
 80012aa:	2101      	movs	r1, #1
 80012ac:	2002      	movs	r0, #2
 80012ae:	f7ff fc09 	bl	8000ac4 <OLED_SetCursor>
        sprintf(buf,"Air(MQ135): %d PPM", ppm_val);
 80012b2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80012b4:	1d3b      	adds	r3, r7, #4
 80012b6:	4933      	ldr	r1, [pc, #204]	; (8001384 <main+0x140>)
 80012b8:	4618      	mov	r0, r3
 80012ba:	f000 ff45 	bl	8002148 <siprintf>
        OLED_PrintString(buf);
 80012be:	1d3b      	adds	r3, r7, #4
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff fcc5 	bl	8000c50 <OLED_PrintString>

        if(status == 0) {
 80012c6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d130      	bne.n	8001330 <main+0xec>
            OLED_SetCursor(2,2);
 80012ce:	2102      	movs	r1, #2
 80012d0:	2002      	movs	r0, #2
 80012d2:	f7ff fbf7 	bl	8000ac4 <OLED_SetCursor>
            sprintf(buf,"Temp(DHT): %d C", dht_temp);
 80012d6:	78fb      	ldrb	r3, [r7, #3]
 80012d8:	461a      	mov	r2, r3
 80012da:	1d3b      	adds	r3, r7, #4
 80012dc:	492a      	ldr	r1, [pc, #168]	; (8001388 <main+0x144>)
 80012de:	4618      	mov	r0, r3
 80012e0:	f000 ff32 	bl	8002148 <siprintf>
            OLED_PrintString(buf);
 80012e4:	1d3b      	adds	r3, r7, #4
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7ff fcb2 	bl	8000c50 <OLED_PrintString>

            OLED_SetCursor(2,3);
 80012ec:	2103      	movs	r1, #3
 80012ee:	2002      	movs	r0, #2
 80012f0:	f7ff fbe8 	bl	8000ac4 <OLED_SetCursor>
            sprintf(buf,"Humidity : %d %%", dht_hum);
 80012f4:	78bb      	ldrb	r3, [r7, #2]
 80012f6:	461a      	mov	r2, r3
 80012f8:	1d3b      	adds	r3, r7, #4
 80012fa:	4924      	ldr	r1, [pc, #144]	; (800138c <main+0x148>)
 80012fc:	4618      	mov	r0, r3
 80012fe:	f000 ff23 	bl	8002148 <siprintf>
            OLED_PrintString(buf);
 8001302:	1d3b      	adds	r3, r7, #4
 8001304:	4618      	mov	r0, r3
 8001306:	f7ff fca3 	bl	8000c50 <OLED_PrintString>

             OLED_SetCursor(2,4);
 800130a:	2104      	movs	r1, #4
 800130c:	2002      	movs	r0, #2
 800130e:	f7ff fbd9 	bl	8000ac4 <OLED_SetCursor>
            sprintf(buf,"ADC: %04d", ADC1_Read_Channel(0));
 8001312:	2000      	movs	r0, #0
 8001314:	f7ff f978 	bl	8000608 <ADC1_Read_Channel>
 8001318:	4603      	mov	r3, r0
 800131a:	461a      	mov	r2, r3
 800131c:	1d3b      	adds	r3, r7, #4
 800131e:	491c      	ldr	r1, [pc, #112]	; (8001390 <main+0x14c>)
 8001320:	4618      	mov	r0, r3
 8001322:	f000 ff11 	bl	8002148 <siprintf>
            OLED_PrintString(buf);
 8001326:	1d3b      	adds	r3, r7, #4
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff fc91 	bl	8000c50 <OLED_PrintString>
 800132e:	e012      	b.n	8001356 <main+0x112>

        }
        else if (status == 1) {
 8001330:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001334:	2b01      	cmp	r3, #1
 8001336:	d107      	bne.n	8001348 <main+0x104>
            OLED_SetCursor(2,3);
 8001338:	2103      	movs	r1, #3
 800133a:	2002      	movs	r0, #2
 800133c:	f7ff fbc2 	bl	8000ac4 <OLED_SetCursor>
            OLED_PrintString("DHT: No Resp");
 8001340:	4814      	ldr	r0, [pc, #80]	; (8001394 <main+0x150>)
 8001342:	f7ff fc85 	bl	8000c50 <OLED_PrintString>
 8001346:	e006      	b.n	8001356 <main+0x112>
        }
        else {
            OLED_SetCursor(2,3);
 8001348:	2103      	movs	r1, #3
 800134a:	2002      	movs	r0, #2
 800134c:	f7ff fbba 	bl	8000ac4 <OLED_SetCursor>
            OLED_PrintString("DHT: Checksum");
 8001350:	4811      	ldr	r0, [pc, #68]	; (8001398 <main+0x154>)
 8001352:	f7ff fc7d 	bl	8000c50 <OLED_PrintString>
        }

        Fuzzy_UpdatePWM(dht_temp, ppm, (float)dht_hum);
 8001356:	78fb      	ldrb	r3, [r7, #3]
 8001358:	ee07 3a90 	vmov	s15, r3
 800135c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001360:	78bb      	ldrb	r3, [r7, #2]
 8001362:	ee07 3a10 	vmov	s14, r3
 8001366:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800136a:	eeb0 1a47 	vmov.f32	s2, s14
 800136e:	edd7 0a0a 	vldr	s1, [r7, #40]	; 0x28
 8001372:	eeb0 0a67 	vmov.f32	s0, s15
 8001376:	f7ff fee1 	bl	800113c <Fuzzy_UpdatePWM>

        HAL_Delay(1000);
 800137a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800137e:	f000 f943 	bl	8001608 <HAL_Delay>
    while(1) {
 8001382:	e77c      	b.n	800127e <main+0x3a>
 8001384:	08002a3c 	.word	0x08002a3c
 8001388:	08002a50 	.word	0x08002a50
 800138c:	08002a60 	.word	0x08002a60
 8001390:	08002a74 	.word	0x08002a74
 8001394:	08002a80 	.word	0x08002a80
 8001398:	08002a90 	.word	0x08002a90

0800139c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013a2:	2300      	movs	r3, #0
 80013a4:	607b      	str	r3, [r7, #4]
 80013a6:	4b10      	ldr	r3, [pc, #64]	; (80013e8 <HAL_MspInit+0x4c>)
 80013a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013aa:	4a0f      	ldr	r2, [pc, #60]	; (80013e8 <HAL_MspInit+0x4c>)
 80013ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013b0:	6453      	str	r3, [r2, #68]	; 0x44
 80013b2:	4b0d      	ldr	r3, [pc, #52]	; (80013e8 <HAL_MspInit+0x4c>)
 80013b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013ba:	607b      	str	r3, [r7, #4]
 80013bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013be:	2300      	movs	r3, #0
 80013c0:	603b      	str	r3, [r7, #0]
 80013c2:	4b09      	ldr	r3, [pc, #36]	; (80013e8 <HAL_MspInit+0x4c>)
 80013c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c6:	4a08      	ldr	r2, [pc, #32]	; (80013e8 <HAL_MspInit+0x4c>)
 80013c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013cc:	6413      	str	r3, [r2, #64]	; 0x40
 80013ce:	4b06      	ldr	r3, [pc, #24]	; (80013e8 <HAL_MspInit+0x4c>)
 80013d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013d6:	603b      	str	r3, [r7, #0]
 80013d8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80013da:	2007      	movs	r0, #7
 80013dc:	f000 f9ea 	bl	80017b4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013e0:	bf00      	nop
 80013e2:	3708      	adds	r7, #8
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	40023800 	.word	0x40023800

080013ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013f0:	e7fe      	b.n	80013f0 <NMI_Handler+0x4>

080013f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013f2:	b480      	push	{r7}
 80013f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013f6:	e7fe      	b.n	80013f6 <HardFault_Handler+0x4>

080013f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013fc:	e7fe      	b.n	80013fc <MemManage_Handler+0x4>

080013fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013fe:	b480      	push	{r7}
 8001400:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001402:	e7fe      	b.n	8001402 <BusFault_Handler+0x4>

08001404 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001408:	e7fe      	b.n	8001408 <UsageFault_Handler+0x4>

0800140a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800140a:	b480      	push	{r7}
 800140c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800140e:	bf00      	nop
 8001410:	46bd      	mov	sp, r7
 8001412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001416:	4770      	bx	lr

08001418 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800141c:	bf00      	nop
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr

08001426 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001426:	b480      	push	{r7}
 8001428:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800142a:	bf00      	nop
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr

08001434 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001438:	f000 f8c6 	bl	80015c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800143c:	bf00      	nop
 800143e:	bd80      	pop	{r7, pc}

08001440 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b086      	sub	sp, #24
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001448:	4a14      	ldr	r2, [pc, #80]	; (800149c <_sbrk+0x5c>)
 800144a:	4b15      	ldr	r3, [pc, #84]	; (80014a0 <_sbrk+0x60>)
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001454:	4b13      	ldr	r3, [pc, #76]	; (80014a4 <_sbrk+0x64>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d102      	bne.n	8001462 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800145c:	4b11      	ldr	r3, [pc, #68]	; (80014a4 <_sbrk+0x64>)
 800145e:	4a12      	ldr	r2, [pc, #72]	; (80014a8 <_sbrk+0x68>)
 8001460:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001462:	4b10      	ldr	r3, [pc, #64]	; (80014a4 <_sbrk+0x64>)
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4413      	add	r3, r2
 800146a:	693a      	ldr	r2, [r7, #16]
 800146c:	429a      	cmp	r2, r3
 800146e:	d207      	bcs.n	8001480 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001470:	f000 fe38 	bl	80020e4 <__errno>
 8001474:	4603      	mov	r3, r0
 8001476:	220c      	movs	r2, #12
 8001478:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800147a:	f04f 33ff 	mov.w	r3, #4294967295
 800147e:	e009      	b.n	8001494 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001480:	4b08      	ldr	r3, [pc, #32]	; (80014a4 <_sbrk+0x64>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001486:	4b07      	ldr	r3, [pc, #28]	; (80014a4 <_sbrk+0x64>)
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4413      	add	r3, r2
 800148e:	4a05      	ldr	r2, [pc, #20]	; (80014a4 <_sbrk+0x64>)
 8001490:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001492:	68fb      	ldr	r3, [r7, #12]
}
 8001494:	4618      	mov	r0, r3
 8001496:	3718      	adds	r7, #24
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	20018000 	.word	0x20018000
 80014a0:	00000400 	.word	0x00000400
 80014a4:	2000009c 	.word	0x2000009c
 80014a8:	200000b8 	.word	0x200000b8

080014ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014b0:	4b06      	ldr	r3, [pc, #24]	; (80014cc <SystemInit+0x20>)
 80014b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014b6:	4a05      	ldr	r2, [pc, #20]	; (80014cc <SystemInit+0x20>)
 80014b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014c0:	bf00      	nop
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	e000ed00 	.word	0xe000ed00

080014d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80014d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001508 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014d4:	480d      	ldr	r0, [pc, #52]	; (800150c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80014d6:	490e      	ldr	r1, [pc, #56]	; (8001510 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80014d8:	4a0e      	ldr	r2, [pc, #56]	; (8001514 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80014da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014dc:	e002      	b.n	80014e4 <LoopCopyDataInit>

080014de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014e2:	3304      	adds	r3, #4

080014e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014e8:	d3f9      	bcc.n	80014de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014ea:	4a0b      	ldr	r2, [pc, #44]	; (8001518 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80014ec:	4c0b      	ldr	r4, [pc, #44]	; (800151c <LoopFillZerobss+0x26>)
  movs r3, #0
 80014ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014f0:	e001      	b.n	80014f6 <LoopFillZerobss>

080014f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014f4:	3204      	adds	r2, #4

080014f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014f8:	d3fb      	bcc.n	80014f2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80014fa:	f7ff ffd7 	bl	80014ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014fe:	f000 fdf7 	bl	80020f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001502:	f7ff fe9f 	bl	8001244 <main>
  bx  lr    
 8001506:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001508:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800150c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001510:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001514:	08002d34 	.word	0x08002d34
  ldr r2, =_sbss
 8001518:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800151c:	200000b4 	.word	0x200000b4

08001520 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001520:	e7fe      	b.n	8001520 <ADC_IRQHandler>
	...

08001524 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001528:	4b0e      	ldr	r3, [pc, #56]	; (8001564 <HAL_Init+0x40>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a0d      	ldr	r2, [pc, #52]	; (8001564 <HAL_Init+0x40>)
 800152e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001532:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001534:	4b0b      	ldr	r3, [pc, #44]	; (8001564 <HAL_Init+0x40>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a0a      	ldr	r2, [pc, #40]	; (8001564 <HAL_Init+0x40>)
 800153a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800153e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001540:	4b08      	ldr	r3, [pc, #32]	; (8001564 <HAL_Init+0x40>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a07      	ldr	r2, [pc, #28]	; (8001564 <HAL_Init+0x40>)
 8001546:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800154a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800154c:	2003      	movs	r0, #3
 800154e:	f000 f931 	bl	80017b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001552:	2000      	movs	r0, #0
 8001554:	f000 f808 	bl	8001568 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001558:	f7ff ff20 	bl	800139c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800155c:	2300      	movs	r3, #0
}
 800155e:	4618      	mov	r0, r3
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	40023c00 	.word	0x40023c00

08001568 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001570:	4b12      	ldr	r3, [pc, #72]	; (80015bc <HAL_InitTick+0x54>)
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	4b12      	ldr	r3, [pc, #72]	; (80015c0 <HAL_InitTick+0x58>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	4619      	mov	r1, r3
 800157a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800157e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001582:	fbb2 f3f3 	udiv	r3, r2, r3
 8001586:	4618      	mov	r0, r3
 8001588:	f000 f93b 	bl	8001802 <HAL_SYSTICK_Config>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001592:	2301      	movs	r3, #1
 8001594:	e00e      	b.n	80015b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2b0f      	cmp	r3, #15
 800159a:	d80a      	bhi.n	80015b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800159c:	2200      	movs	r2, #0
 800159e:	6879      	ldr	r1, [r7, #4]
 80015a0:	f04f 30ff 	mov.w	r0, #4294967295
 80015a4:	f000 f911 	bl	80017ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015a8:	4a06      	ldr	r2, [pc, #24]	; (80015c4 <HAL_InitTick+0x5c>)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015ae:	2300      	movs	r3, #0
 80015b0:	e000      	b.n	80015b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	3708      	adds	r7, #8
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	20000000 	.word	0x20000000
 80015c0:	20000008 	.word	0x20000008
 80015c4:	20000004 	.word	0x20000004

080015c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015cc:	4b06      	ldr	r3, [pc, #24]	; (80015e8 <HAL_IncTick+0x20>)
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	461a      	mov	r2, r3
 80015d2:	4b06      	ldr	r3, [pc, #24]	; (80015ec <HAL_IncTick+0x24>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4413      	add	r3, r2
 80015d8:	4a04      	ldr	r2, [pc, #16]	; (80015ec <HAL_IncTick+0x24>)
 80015da:	6013      	str	r3, [r2, #0]
}
 80015dc:	bf00      	nop
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	20000008 	.word	0x20000008
 80015ec:	200000a0 	.word	0x200000a0

080015f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  return uwTick;
 80015f4:	4b03      	ldr	r3, [pc, #12]	; (8001604 <HAL_GetTick+0x14>)
 80015f6:	681b      	ldr	r3, [r3, #0]
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	200000a0 	.word	0x200000a0

08001608 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001610:	f7ff ffee 	bl	80015f0 <HAL_GetTick>
 8001614:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001620:	d005      	beq.n	800162e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001622:	4b0a      	ldr	r3, [pc, #40]	; (800164c <HAL_Delay+0x44>)
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	461a      	mov	r2, r3
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	4413      	add	r3, r2
 800162c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800162e:	bf00      	nop
 8001630:	f7ff ffde 	bl	80015f0 <HAL_GetTick>
 8001634:	4602      	mov	r2, r0
 8001636:	68bb      	ldr	r3, [r7, #8]
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	68fa      	ldr	r2, [r7, #12]
 800163c:	429a      	cmp	r2, r3
 800163e:	d8f7      	bhi.n	8001630 <HAL_Delay+0x28>
  {
  }
}
 8001640:	bf00      	nop
 8001642:	bf00      	nop
 8001644:	3710      	adds	r7, #16
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	20000008 	.word	0x20000008

08001650 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001650:	b480      	push	{r7}
 8001652:	b085      	sub	sp, #20
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	f003 0307 	and.w	r3, r3, #7
 800165e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001660:	4b0c      	ldr	r3, [pc, #48]	; (8001694 <__NVIC_SetPriorityGrouping+0x44>)
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001666:	68ba      	ldr	r2, [r7, #8]
 8001668:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800166c:	4013      	ands	r3, r2
 800166e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001678:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800167c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001680:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001682:	4a04      	ldr	r2, [pc, #16]	; (8001694 <__NVIC_SetPriorityGrouping+0x44>)
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	60d3      	str	r3, [r2, #12]
}
 8001688:	bf00      	nop
 800168a:	3714      	adds	r7, #20
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr
 8001694:	e000ed00 	.word	0xe000ed00

08001698 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800169c:	4b04      	ldr	r3, [pc, #16]	; (80016b0 <__NVIC_GetPriorityGrouping+0x18>)
 800169e:	68db      	ldr	r3, [r3, #12]
 80016a0:	0a1b      	lsrs	r3, r3, #8
 80016a2:	f003 0307 	and.w	r3, r3, #7
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr
 80016b0:	e000ed00 	.word	0xe000ed00

080016b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	4603      	mov	r3, r0
 80016bc:	6039      	str	r1, [r7, #0]
 80016be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	db0a      	blt.n	80016de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	b2da      	uxtb	r2, r3
 80016cc:	490c      	ldr	r1, [pc, #48]	; (8001700 <__NVIC_SetPriority+0x4c>)
 80016ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d2:	0112      	lsls	r2, r2, #4
 80016d4:	b2d2      	uxtb	r2, r2
 80016d6:	440b      	add	r3, r1
 80016d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016dc:	e00a      	b.n	80016f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	b2da      	uxtb	r2, r3
 80016e2:	4908      	ldr	r1, [pc, #32]	; (8001704 <__NVIC_SetPriority+0x50>)
 80016e4:	79fb      	ldrb	r3, [r7, #7]
 80016e6:	f003 030f 	and.w	r3, r3, #15
 80016ea:	3b04      	subs	r3, #4
 80016ec:	0112      	lsls	r2, r2, #4
 80016ee:	b2d2      	uxtb	r2, r2
 80016f0:	440b      	add	r3, r1
 80016f2:	761a      	strb	r2, [r3, #24]
}
 80016f4:	bf00      	nop
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr
 8001700:	e000e100 	.word	0xe000e100
 8001704:	e000ed00 	.word	0xe000ed00

08001708 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001708:	b480      	push	{r7}
 800170a:	b089      	sub	sp, #36	; 0x24
 800170c:	af00      	add	r7, sp, #0
 800170e:	60f8      	str	r0, [r7, #12]
 8001710:	60b9      	str	r1, [r7, #8]
 8001712:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	f003 0307 	and.w	r3, r3, #7
 800171a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800171c:	69fb      	ldr	r3, [r7, #28]
 800171e:	f1c3 0307 	rsb	r3, r3, #7
 8001722:	2b04      	cmp	r3, #4
 8001724:	bf28      	it	cs
 8001726:	2304      	movcs	r3, #4
 8001728:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800172a:	69fb      	ldr	r3, [r7, #28]
 800172c:	3304      	adds	r3, #4
 800172e:	2b06      	cmp	r3, #6
 8001730:	d902      	bls.n	8001738 <NVIC_EncodePriority+0x30>
 8001732:	69fb      	ldr	r3, [r7, #28]
 8001734:	3b03      	subs	r3, #3
 8001736:	e000      	b.n	800173a <NVIC_EncodePriority+0x32>
 8001738:	2300      	movs	r3, #0
 800173a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800173c:	f04f 32ff 	mov.w	r2, #4294967295
 8001740:	69bb      	ldr	r3, [r7, #24]
 8001742:	fa02 f303 	lsl.w	r3, r2, r3
 8001746:	43da      	mvns	r2, r3
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	401a      	ands	r2, r3
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001750:	f04f 31ff 	mov.w	r1, #4294967295
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	fa01 f303 	lsl.w	r3, r1, r3
 800175a:	43d9      	mvns	r1, r3
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001760:	4313      	orrs	r3, r2
         );
}
 8001762:	4618      	mov	r0, r3
 8001764:	3724      	adds	r7, #36	; 0x24
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
	...

08001770 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	3b01      	subs	r3, #1
 800177c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001780:	d301      	bcc.n	8001786 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001782:	2301      	movs	r3, #1
 8001784:	e00f      	b.n	80017a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001786:	4a0a      	ldr	r2, [pc, #40]	; (80017b0 <SysTick_Config+0x40>)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	3b01      	subs	r3, #1
 800178c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800178e:	210f      	movs	r1, #15
 8001790:	f04f 30ff 	mov.w	r0, #4294967295
 8001794:	f7ff ff8e 	bl	80016b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001798:	4b05      	ldr	r3, [pc, #20]	; (80017b0 <SysTick_Config+0x40>)
 800179a:	2200      	movs	r2, #0
 800179c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800179e:	4b04      	ldr	r3, [pc, #16]	; (80017b0 <SysTick_Config+0x40>)
 80017a0:	2207      	movs	r2, #7
 80017a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017a4:	2300      	movs	r3, #0
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	e000e010 	.word	0xe000e010

080017b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017bc:	6878      	ldr	r0, [r7, #4]
 80017be:	f7ff ff47 	bl	8001650 <__NVIC_SetPriorityGrouping>
}
 80017c2:	bf00      	nop
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}

080017ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017ca:	b580      	push	{r7, lr}
 80017cc:	b086      	sub	sp, #24
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	4603      	mov	r3, r0
 80017d2:	60b9      	str	r1, [r7, #8]
 80017d4:	607a      	str	r2, [r7, #4]
 80017d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017d8:	2300      	movs	r3, #0
 80017da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017dc:	f7ff ff5c 	bl	8001698 <__NVIC_GetPriorityGrouping>
 80017e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017e2:	687a      	ldr	r2, [r7, #4]
 80017e4:	68b9      	ldr	r1, [r7, #8]
 80017e6:	6978      	ldr	r0, [r7, #20]
 80017e8:	f7ff ff8e 	bl	8001708 <NVIC_EncodePriority>
 80017ec:	4602      	mov	r2, r0
 80017ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017f2:	4611      	mov	r1, r2
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7ff ff5d 	bl	80016b4 <__NVIC_SetPriority>
}
 80017fa:	bf00      	nop
 80017fc:	3718      	adds	r7, #24
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}

08001802 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001802:	b580      	push	{r7, lr}
 8001804:	b082      	sub	sp, #8
 8001806:	af00      	add	r7, sp, #0
 8001808:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800180a:	6878      	ldr	r0, [r7, #4]
 800180c:	f7ff ffb0 	bl	8001770 <SysTick_Config>
 8001810:	4603      	mov	r3, r0
}
 8001812:	4618      	mov	r0, r3
 8001814:	3708      	adds	r7, #8
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
	...

0800181c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b086      	sub	sp, #24
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d101      	bne.n	800182e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e267      	b.n	8001cfe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	2b00      	cmp	r3, #0
 8001838:	d075      	beq.n	8001926 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800183a:	4b88      	ldr	r3, [pc, #544]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	f003 030c 	and.w	r3, r3, #12
 8001842:	2b04      	cmp	r3, #4
 8001844:	d00c      	beq.n	8001860 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001846:	4b85      	ldr	r3, [pc, #532]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800184e:	2b08      	cmp	r3, #8
 8001850:	d112      	bne.n	8001878 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001852:	4b82      	ldr	r3, [pc, #520]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800185a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800185e:	d10b      	bne.n	8001878 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001860:	4b7e      	ldr	r3, [pc, #504]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001868:	2b00      	cmp	r3, #0
 800186a:	d05b      	beq.n	8001924 <HAL_RCC_OscConfig+0x108>
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d157      	bne.n	8001924 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001874:	2301      	movs	r3, #1
 8001876:	e242      	b.n	8001cfe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001880:	d106      	bne.n	8001890 <HAL_RCC_OscConfig+0x74>
 8001882:	4b76      	ldr	r3, [pc, #472]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a75      	ldr	r2, [pc, #468]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 8001888:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800188c:	6013      	str	r3, [r2, #0]
 800188e:	e01d      	b.n	80018cc <HAL_RCC_OscConfig+0xb0>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001898:	d10c      	bne.n	80018b4 <HAL_RCC_OscConfig+0x98>
 800189a:	4b70      	ldr	r3, [pc, #448]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a6f      	ldr	r2, [pc, #444]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 80018a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018a4:	6013      	str	r3, [r2, #0]
 80018a6:	4b6d      	ldr	r3, [pc, #436]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a6c      	ldr	r2, [pc, #432]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 80018ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018b0:	6013      	str	r3, [r2, #0]
 80018b2:	e00b      	b.n	80018cc <HAL_RCC_OscConfig+0xb0>
 80018b4:	4b69      	ldr	r3, [pc, #420]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a68      	ldr	r2, [pc, #416]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 80018ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018be:	6013      	str	r3, [r2, #0]
 80018c0:	4b66      	ldr	r3, [pc, #408]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a65      	ldr	r2, [pc, #404]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 80018c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d013      	beq.n	80018fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d4:	f7ff fe8c 	bl	80015f0 <HAL_GetTick>
 80018d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018da:	e008      	b.n	80018ee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018dc:	f7ff fe88 	bl	80015f0 <HAL_GetTick>
 80018e0:	4602      	mov	r2, r0
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	2b64      	cmp	r3, #100	; 0x64
 80018e8:	d901      	bls.n	80018ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80018ea:	2303      	movs	r3, #3
 80018ec:	e207      	b.n	8001cfe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ee:	4b5b      	ldr	r3, [pc, #364]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d0f0      	beq.n	80018dc <HAL_RCC_OscConfig+0xc0>
 80018fa:	e014      	b.n	8001926 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018fc:	f7ff fe78 	bl	80015f0 <HAL_GetTick>
 8001900:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001902:	e008      	b.n	8001916 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001904:	f7ff fe74 	bl	80015f0 <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	2b64      	cmp	r3, #100	; 0x64
 8001910:	d901      	bls.n	8001916 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e1f3      	b.n	8001cfe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001916:	4b51      	ldr	r3, [pc, #324]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800191e:	2b00      	cmp	r3, #0
 8001920:	d1f0      	bne.n	8001904 <HAL_RCC_OscConfig+0xe8>
 8001922:	e000      	b.n	8001926 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001924:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f003 0302 	and.w	r3, r3, #2
 800192e:	2b00      	cmp	r3, #0
 8001930:	d063      	beq.n	80019fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001932:	4b4a      	ldr	r3, [pc, #296]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	f003 030c 	and.w	r3, r3, #12
 800193a:	2b00      	cmp	r3, #0
 800193c:	d00b      	beq.n	8001956 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800193e:	4b47      	ldr	r3, [pc, #284]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 8001940:	689b      	ldr	r3, [r3, #8]
 8001942:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001946:	2b08      	cmp	r3, #8
 8001948:	d11c      	bne.n	8001984 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800194a:	4b44      	ldr	r3, [pc, #272]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d116      	bne.n	8001984 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001956:	4b41      	ldr	r3, [pc, #260]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	2b00      	cmp	r3, #0
 8001960:	d005      	beq.n	800196e <HAL_RCC_OscConfig+0x152>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	68db      	ldr	r3, [r3, #12]
 8001966:	2b01      	cmp	r3, #1
 8001968:	d001      	beq.n	800196e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e1c7      	b.n	8001cfe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800196e:	4b3b      	ldr	r3, [pc, #236]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	691b      	ldr	r3, [r3, #16]
 800197a:	00db      	lsls	r3, r3, #3
 800197c:	4937      	ldr	r1, [pc, #220]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 800197e:	4313      	orrs	r3, r2
 8001980:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001982:	e03a      	b.n	80019fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d020      	beq.n	80019ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800198c:	4b34      	ldr	r3, [pc, #208]	; (8001a60 <HAL_RCC_OscConfig+0x244>)
 800198e:	2201      	movs	r2, #1
 8001990:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001992:	f7ff fe2d 	bl	80015f0 <HAL_GetTick>
 8001996:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001998:	e008      	b.n	80019ac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800199a:	f7ff fe29 	bl	80015f0 <HAL_GetTick>
 800199e:	4602      	mov	r2, r0
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d901      	bls.n	80019ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80019a8:	2303      	movs	r3, #3
 80019aa:	e1a8      	b.n	8001cfe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019ac:	4b2b      	ldr	r3, [pc, #172]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 0302 	and.w	r3, r3, #2
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d0f0      	beq.n	800199a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019b8:	4b28      	ldr	r3, [pc, #160]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	691b      	ldr	r3, [r3, #16]
 80019c4:	00db      	lsls	r3, r3, #3
 80019c6:	4925      	ldr	r1, [pc, #148]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 80019c8:	4313      	orrs	r3, r2
 80019ca:	600b      	str	r3, [r1, #0]
 80019cc:	e015      	b.n	80019fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019ce:	4b24      	ldr	r3, [pc, #144]	; (8001a60 <HAL_RCC_OscConfig+0x244>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019d4:	f7ff fe0c 	bl	80015f0 <HAL_GetTick>
 80019d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019da:	e008      	b.n	80019ee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019dc:	f7ff fe08 	bl	80015f0 <HAL_GetTick>
 80019e0:	4602      	mov	r2, r0
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e187      	b.n	8001cfe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019ee:	4b1b      	ldr	r3, [pc, #108]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 0302 	and.w	r3, r3, #2
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d1f0      	bne.n	80019dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0308 	and.w	r3, r3, #8
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d036      	beq.n	8001a74 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	695b      	ldr	r3, [r3, #20]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d016      	beq.n	8001a3c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a0e:	4b15      	ldr	r3, [pc, #84]	; (8001a64 <HAL_RCC_OscConfig+0x248>)
 8001a10:	2201      	movs	r2, #1
 8001a12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a14:	f7ff fdec 	bl	80015f0 <HAL_GetTick>
 8001a18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a1a:	e008      	b.n	8001a2e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a1c:	f7ff fde8 	bl	80015f0 <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d901      	bls.n	8001a2e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e167      	b.n	8001cfe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a2e:	4b0b      	ldr	r3, [pc, #44]	; (8001a5c <HAL_RCC_OscConfig+0x240>)
 8001a30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a32:	f003 0302 	and.w	r3, r3, #2
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d0f0      	beq.n	8001a1c <HAL_RCC_OscConfig+0x200>
 8001a3a:	e01b      	b.n	8001a74 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a3c:	4b09      	ldr	r3, [pc, #36]	; (8001a64 <HAL_RCC_OscConfig+0x248>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a42:	f7ff fdd5 	bl	80015f0 <HAL_GetTick>
 8001a46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a48:	e00e      	b.n	8001a68 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a4a:	f7ff fdd1 	bl	80015f0 <HAL_GetTick>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	1ad3      	subs	r3, r2, r3
 8001a54:	2b02      	cmp	r3, #2
 8001a56:	d907      	bls.n	8001a68 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001a58:	2303      	movs	r3, #3
 8001a5a:	e150      	b.n	8001cfe <HAL_RCC_OscConfig+0x4e2>
 8001a5c:	40023800 	.word	0x40023800
 8001a60:	42470000 	.word	0x42470000
 8001a64:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a68:	4b88      	ldr	r3, [pc, #544]	; (8001c8c <HAL_RCC_OscConfig+0x470>)
 8001a6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a6c:	f003 0302 	and.w	r3, r3, #2
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d1ea      	bne.n	8001a4a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f003 0304 	and.w	r3, r3, #4
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	f000 8097 	beq.w	8001bb0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a82:	2300      	movs	r3, #0
 8001a84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a86:	4b81      	ldr	r3, [pc, #516]	; (8001c8c <HAL_RCC_OscConfig+0x470>)
 8001a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d10f      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a92:	2300      	movs	r3, #0
 8001a94:	60bb      	str	r3, [r7, #8]
 8001a96:	4b7d      	ldr	r3, [pc, #500]	; (8001c8c <HAL_RCC_OscConfig+0x470>)
 8001a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a9a:	4a7c      	ldr	r2, [pc, #496]	; (8001c8c <HAL_RCC_OscConfig+0x470>)
 8001a9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aa0:	6413      	str	r3, [r2, #64]	; 0x40
 8001aa2:	4b7a      	ldr	r3, [pc, #488]	; (8001c8c <HAL_RCC_OscConfig+0x470>)
 8001aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aaa:	60bb      	str	r3, [r7, #8]
 8001aac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ab2:	4b77      	ldr	r3, [pc, #476]	; (8001c90 <HAL_RCC_OscConfig+0x474>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d118      	bne.n	8001af0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001abe:	4b74      	ldr	r3, [pc, #464]	; (8001c90 <HAL_RCC_OscConfig+0x474>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a73      	ldr	r2, [pc, #460]	; (8001c90 <HAL_RCC_OscConfig+0x474>)
 8001ac4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ac8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001aca:	f7ff fd91 	bl	80015f0 <HAL_GetTick>
 8001ace:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ad0:	e008      	b.n	8001ae4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ad2:	f7ff fd8d 	bl	80015f0 <HAL_GetTick>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	2b02      	cmp	r3, #2
 8001ade:	d901      	bls.n	8001ae4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	e10c      	b.n	8001cfe <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ae4:	4b6a      	ldr	r3, [pc, #424]	; (8001c90 <HAL_RCC_OscConfig+0x474>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d0f0      	beq.n	8001ad2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d106      	bne.n	8001b06 <HAL_RCC_OscConfig+0x2ea>
 8001af8:	4b64      	ldr	r3, [pc, #400]	; (8001c8c <HAL_RCC_OscConfig+0x470>)
 8001afa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001afc:	4a63      	ldr	r2, [pc, #396]	; (8001c8c <HAL_RCC_OscConfig+0x470>)
 8001afe:	f043 0301 	orr.w	r3, r3, #1
 8001b02:	6713      	str	r3, [r2, #112]	; 0x70
 8001b04:	e01c      	b.n	8001b40 <HAL_RCC_OscConfig+0x324>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	2b05      	cmp	r3, #5
 8001b0c:	d10c      	bne.n	8001b28 <HAL_RCC_OscConfig+0x30c>
 8001b0e:	4b5f      	ldr	r3, [pc, #380]	; (8001c8c <HAL_RCC_OscConfig+0x470>)
 8001b10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b12:	4a5e      	ldr	r2, [pc, #376]	; (8001c8c <HAL_RCC_OscConfig+0x470>)
 8001b14:	f043 0304 	orr.w	r3, r3, #4
 8001b18:	6713      	str	r3, [r2, #112]	; 0x70
 8001b1a:	4b5c      	ldr	r3, [pc, #368]	; (8001c8c <HAL_RCC_OscConfig+0x470>)
 8001b1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b1e:	4a5b      	ldr	r2, [pc, #364]	; (8001c8c <HAL_RCC_OscConfig+0x470>)
 8001b20:	f043 0301 	orr.w	r3, r3, #1
 8001b24:	6713      	str	r3, [r2, #112]	; 0x70
 8001b26:	e00b      	b.n	8001b40 <HAL_RCC_OscConfig+0x324>
 8001b28:	4b58      	ldr	r3, [pc, #352]	; (8001c8c <HAL_RCC_OscConfig+0x470>)
 8001b2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b2c:	4a57      	ldr	r2, [pc, #348]	; (8001c8c <HAL_RCC_OscConfig+0x470>)
 8001b2e:	f023 0301 	bic.w	r3, r3, #1
 8001b32:	6713      	str	r3, [r2, #112]	; 0x70
 8001b34:	4b55      	ldr	r3, [pc, #340]	; (8001c8c <HAL_RCC_OscConfig+0x470>)
 8001b36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b38:	4a54      	ldr	r2, [pc, #336]	; (8001c8c <HAL_RCC_OscConfig+0x470>)
 8001b3a:	f023 0304 	bic.w	r3, r3, #4
 8001b3e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d015      	beq.n	8001b74 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b48:	f7ff fd52 	bl	80015f0 <HAL_GetTick>
 8001b4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b4e:	e00a      	b.n	8001b66 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b50:	f7ff fd4e 	bl	80015f0 <HAL_GetTick>
 8001b54:	4602      	mov	r2, r0
 8001b56:	693b      	ldr	r3, [r7, #16]
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d901      	bls.n	8001b66 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001b62:	2303      	movs	r3, #3
 8001b64:	e0cb      	b.n	8001cfe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b66:	4b49      	ldr	r3, [pc, #292]	; (8001c8c <HAL_RCC_OscConfig+0x470>)
 8001b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b6a:	f003 0302 	and.w	r3, r3, #2
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d0ee      	beq.n	8001b50 <HAL_RCC_OscConfig+0x334>
 8001b72:	e014      	b.n	8001b9e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b74:	f7ff fd3c 	bl	80015f0 <HAL_GetTick>
 8001b78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b7a:	e00a      	b.n	8001b92 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b7c:	f7ff fd38 	bl	80015f0 <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d901      	bls.n	8001b92 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e0b5      	b.n	8001cfe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b92:	4b3e      	ldr	r3, [pc, #248]	; (8001c8c <HAL_RCC_OscConfig+0x470>)
 8001b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b96:	f003 0302 	and.w	r3, r3, #2
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d1ee      	bne.n	8001b7c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001b9e:	7dfb      	ldrb	r3, [r7, #23]
 8001ba0:	2b01      	cmp	r3, #1
 8001ba2:	d105      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ba4:	4b39      	ldr	r3, [pc, #228]	; (8001c8c <HAL_RCC_OscConfig+0x470>)
 8001ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba8:	4a38      	ldr	r2, [pc, #224]	; (8001c8c <HAL_RCC_OscConfig+0x470>)
 8001baa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bae:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	f000 80a1 	beq.w	8001cfc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001bba:	4b34      	ldr	r3, [pc, #208]	; (8001c8c <HAL_RCC_OscConfig+0x470>)
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	f003 030c 	and.w	r3, r3, #12
 8001bc2:	2b08      	cmp	r3, #8
 8001bc4:	d05c      	beq.n	8001c80 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	699b      	ldr	r3, [r3, #24]
 8001bca:	2b02      	cmp	r3, #2
 8001bcc:	d141      	bne.n	8001c52 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bce:	4b31      	ldr	r3, [pc, #196]	; (8001c94 <HAL_RCC_OscConfig+0x478>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd4:	f7ff fd0c 	bl	80015f0 <HAL_GetTick>
 8001bd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bda:	e008      	b.n	8001bee <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bdc:	f7ff fd08 	bl	80015f0 <HAL_GetTick>
 8001be0:	4602      	mov	r2, r0
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	2b02      	cmp	r3, #2
 8001be8:	d901      	bls.n	8001bee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001bea:	2303      	movs	r3, #3
 8001bec:	e087      	b.n	8001cfe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bee:	4b27      	ldr	r3, [pc, #156]	; (8001c8c <HAL_RCC_OscConfig+0x470>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d1f0      	bne.n	8001bdc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	69da      	ldr	r2, [r3, #28]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6a1b      	ldr	r3, [r3, #32]
 8001c02:	431a      	orrs	r2, r3
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c08:	019b      	lsls	r3, r3, #6
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c10:	085b      	lsrs	r3, r3, #1
 8001c12:	3b01      	subs	r3, #1
 8001c14:	041b      	lsls	r3, r3, #16
 8001c16:	431a      	orrs	r2, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c1c:	061b      	lsls	r3, r3, #24
 8001c1e:	491b      	ldr	r1, [pc, #108]	; (8001c8c <HAL_RCC_OscConfig+0x470>)
 8001c20:	4313      	orrs	r3, r2
 8001c22:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c24:	4b1b      	ldr	r3, [pc, #108]	; (8001c94 <HAL_RCC_OscConfig+0x478>)
 8001c26:	2201      	movs	r2, #1
 8001c28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c2a:	f7ff fce1 	bl	80015f0 <HAL_GetTick>
 8001c2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c30:	e008      	b.n	8001c44 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c32:	f7ff fcdd 	bl	80015f0 <HAL_GetTick>
 8001c36:	4602      	mov	r2, r0
 8001c38:	693b      	ldr	r3, [r7, #16]
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	2b02      	cmp	r3, #2
 8001c3e:	d901      	bls.n	8001c44 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001c40:	2303      	movs	r3, #3
 8001c42:	e05c      	b.n	8001cfe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c44:	4b11      	ldr	r3, [pc, #68]	; (8001c8c <HAL_RCC_OscConfig+0x470>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d0f0      	beq.n	8001c32 <HAL_RCC_OscConfig+0x416>
 8001c50:	e054      	b.n	8001cfc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c52:	4b10      	ldr	r3, [pc, #64]	; (8001c94 <HAL_RCC_OscConfig+0x478>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c58:	f7ff fcca 	bl	80015f0 <HAL_GetTick>
 8001c5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c5e:	e008      	b.n	8001c72 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c60:	f7ff fcc6 	bl	80015f0 <HAL_GetTick>
 8001c64:	4602      	mov	r2, r0
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	2b02      	cmp	r3, #2
 8001c6c:	d901      	bls.n	8001c72 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e045      	b.n	8001cfe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c72:	4b06      	ldr	r3, [pc, #24]	; (8001c8c <HAL_RCC_OscConfig+0x470>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d1f0      	bne.n	8001c60 <HAL_RCC_OscConfig+0x444>
 8001c7e:	e03d      	b.n	8001cfc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	699b      	ldr	r3, [r3, #24]
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d107      	bne.n	8001c98 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e038      	b.n	8001cfe <HAL_RCC_OscConfig+0x4e2>
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	40007000 	.word	0x40007000
 8001c94:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001c98:	4b1b      	ldr	r3, [pc, #108]	; (8001d08 <HAL_RCC_OscConfig+0x4ec>)
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	699b      	ldr	r3, [r3, #24]
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	d028      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d121      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cbe:	429a      	cmp	r2, r3
 8001cc0:	d11a      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cc2:	68fa      	ldr	r2, [r7, #12]
 8001cc4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001cc8:	4013      	ands	r3, r2
 8001cca:	687a      	ldr	r2, [r7, #4]
 8001ccc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001cce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d111      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cde:	085b      	lsrs	r3, r3, #1
 8001ce0:	3b01      	subs	r3, #1
 8001ce2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d107      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cf2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d001      	beq.n	8001cfc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	e000      	b.n	8001cfe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001cfc:	2300      	movs	r3, #0
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3718      	adds	r7, #24
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	40023800 	.word	0x40023800

08001d0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d101      	bne.n	8001d20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e0cc      	b.n	8001eba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d20:	4b68      	ldr	r3, [pc, #416]	; (8001ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f003 0307 	and.w	r3, r3, #7
 8001d28:	683a      	ldr	r2, [r7, #0]
 8001d2a:	429a      	cmp	r2, r3
 8001d2c:	d90c      	bls.n	8001d48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d2e:	4b65      	ldr	r3, [pc, #404]	; (8001ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8001d30:	683a      	ldr	r2, [r7, #0]
 8001d32:	b2d2      	uxtb	r2, r2
 8001d34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d36:	4b63      	ldr	r3, [pc, #396]	; (8001ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0307 	and.w	r3, r3, #7
 8001d3e:	683a      	ldr	r2, [r7, #0]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d001      	beq.n	8001d48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e0b8      	b.n	8001eba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 0302 	and.w	r3, r3, #2
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d020      	beq.n	8001d96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 0304 	and.w	r3, r3, #4
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d005      	beq.n	8001d6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d60:	4b59      	ldr	r3, [pc, #356]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	4a58      	ldr	r2, [pc, #352]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d66:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001d6a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 0308 	and.w	r3, r3, #8
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d005      	beq.n	8001d84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d78:	4b53      	ldr	r3, [pc, #332]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	4a52      	ldr	r2, [pc, #328]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d7e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001d82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d84:	4b50      	ldr	r3, [pc, #320]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	494d      	ldr	r1, [pc, #308]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d92:	4313      	orrs	r3, r2
 8001d94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d044      	beq.n	8001e2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d107      	bne.n	8001dba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001daa:	4b47      	ldr	r3, [pc, #284]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d119      	bne.n	8001dea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e07f      	b.n	8001eba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	2b02      	cmp	r3, #2
 8001dc0:	d003      	beq.n	8001dca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001dc6:	2b03      	cmp	r3, #3
 8001dc8:	d107      	bne.n	8001dda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dca:	4b3f      	ldr	r3, [pc, #252]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d109      	bne.n	8001dea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e06f      	b.n	8001eba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dda:	4b3b      	ldr	r3, [pc, #236]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 0302 	and.w	r3, r3, #2
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d101      	bne.n	8001dea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e067      	b.n	8001eba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dea:	4b37      	ldr	r3, [pc, #220]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	f023 0203 	bic.w	r2, r3, #3
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	4934      	ldr	r1, [pc, #208]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001dfc:	f7ff fbf8 	bl	80015f0 <HAL_GetTick>
 8001e00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e02:	e00a      	b.n	8001e1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e04:	f7ff fbf4 	bl	80015f0 <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d901      	bls.n	8001e1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e16:	2303      	movs	r3, #3
 8001e18:	e04f      	b.n	8001eba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e1a:	4b2b      	ldr	r3, [pc, #172]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	f003 020c 	and.w	r2, r3, #12
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	009b      	lsls	r3, r3, #2
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d1eb      	bne.n	8001e04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e2c:	4b25      	ldr	r3, [pc, #148]	; (8001ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0307 	and.w	r3, r3, #7
 8001e34:	683a      	ldr	r2, [r7, #0]
 8001e36:	429a      	cmp	r2, r3
 8001e38:	d20c      	bcs.n	8001e54 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e3a:	4b22      	ldr	r3, [pc, #136]	; (8001ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e3c:	683a      	ldr	r2, [r7, #0]
 8001e3e:	b2d2      	uxtb	r2, r2
 8001e40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e42:	4b20      	ldr	r3, [pc, #128]	; (8001ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f003 0307 	and.w	r3, r3, #7
 8001e4a:	683a      	ldr	r2, [r7, #0]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d001      	beq.n	8001e54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
 8001e52:	e032      	b.n	8001eba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 0304 	and.w	r3, r3, #4
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d008      	beq.n	8001e72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e60:	4b19      	ldr	r3, [pc, #100]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	4916      	ldr	r1, [pc, #88]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f003 0308 	and.w	r3, r3, #8
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d009      	beq.n	8001e92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e7e:	4b12      	ldr	r3, [pc, #72]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	691b      	ldr	r3, [r3, #16]
 8001e8a:	00db      	lsls	r3, r3, #3
 8001e8c:	490e      	ldr	r1, [pc, #56]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e92:	f000 f821 	bl	8001ed8 <HAL_RCC_GetSysClockFreq>
 8001e96:	4602      	mov	r2, r0
 8001e98:	4b0b      	ldr	r3, [pc, #44]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	091b      	lsrs	r3, r3, #4
 8001e9e:	f003 030f 	and.w	r3, r3, #15
 8001ea2:	490a      	ldr	r1, [pc, #40]	; (8001ecc <HAL_RCC_ClockConfig+0x1c0>)
 8001ea4:	5ccb      	ldrb	r3, [r1, r3]
 8001ea6:	fa22 f303 	lsr.w	r3, r2, r3
 8001eaa:	4a09      	ldr	r2, [pc, #36]	; (8001ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8001eac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001eae:	4b09      	ldr	r3, [pc, #36]	; (8001ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7ff fb58 	bl	8001568 <HAL_InitTick>

  return HAL_OK;
 8001eb8:	2300      	movs	r3, #0
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3710      	adds	r7, #16
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	40023c00 	.word	0x40023c00
 8001ec8:	40023800 	.word	0x40023800
 8001ecc:	08002ce0 	.word	0x08002ce0
 8001ed0:	20000000 	.word	0x20000000
 8001ed4:	20000004 	.word	0x20000004

08001ed8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ed8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001edc:	b094      	sub	sp, #80	; 0x50
 8001ede:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	647b      	str	r3, [r7, #68]	; 0x44
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ee8:	2300      	movs	r3, #0
 8001eea:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001eec:	2300      	movs	r3, #0
 8001eee:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ef0:	4b79      	ldr	r3, [pc, #484]	; (80020d8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	f003 030c 	and.w	r3, r3, #12
 8001ef8:	2b08      	cmp	r3, #8
 8001efa:	d00d      	beq.n	8001f18 <HAL_RCC_GetSysClockFreq+0x40>
 8001efc:	2b08      	cmp	r3, #8
 8001efe:	f200 80e1 	bhi.w	80020c4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d002      	beq.n	8001f0c <HAL_RCC_GetSysClockFreq+0x34>
 8001f06:	2b04      	cmp	r3, #4
 8001f08:	d003      	beq.n	8001f12 <HAL_RCC_GetSysClockFreq+0x3a>
 8001f0a:	e0db      	b.n	80020c4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f0c:	4b73      	ldr	r3, [pc, #460]	; (80020dc <HAL_RCC_GetSysClockFreq+0x204>)
 8001f0e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001f10:	e0db      	b.n	80020ca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f12:	4b73      	ldr	r3, [pc, #460]	; (80020e0 <HAL_RCC_GetSysClockFreq+0x208>)
 8001f14:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001f16:	e0d8      	b.n	80020ca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f18:	4b6f      	ldr	r3, [pc, #444]	; (80020d8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f20:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f22:	4b6d      	ldr	r3, [pc, #436]	; (80020d8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d063      	beq.n	8001ff6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f2e:	4b6a      	ldr	r3, [pc, #424]	; (80020d8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	099b      	lsrs	r3, r3, #6
 8001f34:	2200      	movs	r2, #0
 8001f36:	63bb      	str	r3, [r7, #56]	; 0x38
 8001f38:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001f3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f40:	633b      	str	r3, [r7, #48]	; 0x30
 8001f42:	2300      	movs	r3, #0
 8001f44:	637b      	str	r3, [r7, #52]	; 0x34
 8001f46:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001f4a:	4622      	mov	r2, r4
 8001f4c:	462b      	mov	r3, r5
 8001f4e:	f04f 0000 	mov.w	r0, #0
 8001f52:	f04f 0100 	mov.w	r1, #0
 8001f56:	0159      	lsls	r1, r3, #5
 8001f58:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f5c:	0150      	lsls	r0, r2, #5
 8001f5e:	4602      	mov	r2, r0
 8001f60:	460b      	mov	r3, r1
 8001f62:	4621      	mov	r1, r4
 8001f64:	1a51      	subs	r1, r2, r1
 8001f66:	6139      	str	r1, [r7, #16]
 8001f68:	4629      	mov	r1, r5
 8001f6a:	eb63 0301 	sbc.w	r3, r3, r1
 8001f6e:	617b      	str	r3, [r7, #20]
 8001f70:	f04f 0200 	mov.w	r2, #0
 8001f74:	f04f 0300 	mov.w	r3, #0
 8001f78:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001f7c:	4659      	mov	r1, fp
 8001f7e:	018b      	lsls	r3, r1, #6
 8001f80:	4651      	mov	r1, sl
 8001f82:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001f86:	4651      	mov	r1, sl
 8001f88:	018a      	lsls	r2, r1, #6
 8001f8a:	4651      	mov	r1, sl
 8001f8c:	ebb2 0801 	subs.w	r8, r2, r1
 8001f90:	4659      	mov	r1, fp
 8001f92:	eb63 0901 	sbc.w	r9, r3, r1
 8001f96:	f04f 0200 	mov.w	r2, #0
 8001f9a:	f04f 0300 	mov.w	r3, #0
 8001f9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001fa2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001fa6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001faa:	4690      	mov	r8, r2
 8001fac:	4699      	mov	r9, r3
 8001fae:	4623      	mov	r3, r4
 8001fb0:	eb18 0303 	adds.w	r3, r8, r3
 8001fb4:	60bb      	str	r3, [r7, #8]
 8001fb6:	462b      	mov	r3, r5
 8001fb8:	eb49 0303 	adc.w	r3, r9, r3
 8001fbc:	60fb      	str	r3, [r7, #12]
 8001fbe:	f04f 0200 	mov.w	r2, #0
 8001fc2:	f04f 0300 	mov.w	r3, #0
 8001fc6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001fca:	4629      	mov	r1, r5
 8001fcc:	024b      	lsls	r3, r1, #9
 8001fce:	4621      	mov	r1, r4
 8001fd0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001fd4:	4621      	mov	r1, r4
 8001fd6:	024a      	lsls	r2, r1, #9
 8001fd8:	4610      	mov	r0, r2
 8001fda:	4619      	mov	r1, r3
 8001fdc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001fde:	2200      	movs	r2, #0
 8001fe0:	62bb      	str	r3, [r7, #40]	; 0x28
 8001fe2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001fe4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001fe8:	f7fe f94a 	bl	8000280 <__aeabi_uldivmod>
 8001fec:	4602      	mov	r2, r0
 8001fee:	460b      	mov	r3, r1
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ff4:	e058      	b.n	80020a8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ff6:	4b38      	ldr	r3, [pc, #224]	; (80020d8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	099b      	lsrs	r3, r3, #6
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	4618      	mov	r0, r3
 8002000:	4611      	mov	r1, r2
 8002002:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002006:	623b      	str	r3, [r7, #32]
 8002008:	2300      	movs	r3, #0
 800200a:	627b      	str	r3, [r7, #36]	; 0x24
 800200c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002010:	4642      	mov	r2, r8
 8002012:	464b      	mov	r3, r9
 8002014:	f04f 0000 	mov.w	r0, #0
 8002018:	f04f 0100 	mov.w	r1, #0
 800201c:	0159      	lsls	r1, r3, #5
 800201e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002022:	0150      	lsls	r0, r2, #5
 8002024:	4602      	mov	r2, r0
 8002026:	460b      	mov	r3, r1
 8002028:	4641      	mov	r1, r8
 800202a:	ebb2 0a01 	subs.w	sl, r2, r1
 800202e:	4649      	mov	r1, r9
 8002030:	eb63 0b01 	sbc.w	fp, r3, r1
 8002034:	f04f 0200 	mov.w	r2, #0
 8002038:	f04f 0300 	mov.w	r3, #0
 800203c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002040:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002044:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002048:	ebb2 040a 	subs.w	r4, r2, sl
 800204c:	eb63 050b 	sbc.w	r5, r3, fp
 8002050:	f04f 0200 	mov.w	r2, #0
 8002054:	f04f 0300 	mov.w	r3, #0
 8002058:	00eb      	lsls	r3, r5, #3
 800205a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800205e:	00e2      	lsls	r2, r4, #3
 8002060:	4614      	mov	r4, r2
 8002062:	461d      	mov	r5, r3
 8002064:	4643      	mov	r3, r8
 8002066:	18e3      	adds	r3, r4, r3
 8002068:	603b      	str	r3, [r7, #0]
 800206a:	464b      	mov	r3, r9
 800206c:	eb45 0303 	adc.w	r3, r5, r3
 8002070:	607b      	str	r3, [r7, #4]
 8002072:	f04f 0200 	mov.w	r2, #0
 8002076:	f04f 0300 	mov.w	r3, #0
 800207a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800207e:	4629      	mov	r1, r5
 8002080:	028b      	lsls	r3, r1, #10
 8002082:	4621      	mov	r1, r4
 8002084:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002088:	4621      	mov	r1, r4
 800208a:	028a      	lsls	r2, r1, #10
 800208c:	4610      	mov	r0, r2
 800208e:	4619      	mov	r1, r3
 8002090:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002092:	2200      	movs	r2, #0
 8002094:	61bb      	str	r3, [r7, #24]
 8002096:	61fa      	str	r2, [r7, #28]
 8002098:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800209c:	f7fe f8f0 	bl	8000280 <__aeabi_uldivmod>
 80020a0:	4602      	mov	r2, r0
 80020a2:	460b      	mov	r3, r1
 80020a4:	4613      	mov	r3, r2
 80020a6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80020a8:	4b0b      	ldr	r3, [pc, #44]	; (80020d8 <HAL_RCC_GetSysClockFreq+0x200>)
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	0c1b      	lsrs	r3, r3, #16
 80020ae:	f003 0303 	and.w	r3, r3, #3
 80020b2:	3301      	adds	r3, #1
 80020b4:	005b      	lsls	r3, r3, #1
 80020b6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80020b8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80020ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80020bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80020c0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80020c2:	e002      	b.n	80020ca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80020c4:	4b05      	ldr	r3, [pc, #20]	; (80020dc <HAL_RCC_GetSysClockFreq+0x204>)
 80020c6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80020c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3750      	adds	r7, #80	; 0x50
 80020d0:	46bd      	mov	sp, r7
 80020d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80020d6:	bf00      	nop
 80020d8:	40023800 	.word	0x40023800
 80020dc:	00f42400 	.word	0x00f42400
 80020e0:	007a1200 	.word	0x007a1200

080020e4 <__errno>:
 80020e4:	4b01      	ldr	r3, [pc, #4]	; (80020ec <__errno+0x8>)
 80020e6:	6818      	ldr	r0, [r3, #0]
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	2000000c 	.word	0x2000000c

080020f0 <__libc_init_array>:
 80020f0:	b570      	push	{r4, r5, r6, lr}
 80020f2:	4d0d      	ldr	r5, [pc, #52]	; (8002128 <__libc_init_array+0x38>)
 80020f4:	4c0d      	ldr	r4, [pc, #52]	; (800212c <__libc_init_array+0x3c>)
 80020f6:	1b64      	subs	r4, r4, r5
 80020f8:	10a4      	asrs	r4, r4, #2
 80020fa:	2600      	movs	r6, #0
 80020fc:	42a6      	cmp	r6, r4
 80020fe:	d109      	bne.n	8002114 <__libc_init_array+0x24>
 8002100:	4d0b      	ldr	r5, [pc, #44]	; (8002130 <__libc_init_array+0x40>)
 8002102:	4c0c      	ldr	r4, [pc, #48]	; (8002134 <__libc_init_array+0x44>)
 8002104:	f000 fc8e 	bl	8002a24 <_init>
 8002108:	1b64      	subs	r4, r4, r5
 800210a:	10a4      	asrs	r4, r4, #2
 800210c:	2600      	movs	r6, #0
 800210e:	42a6      	cmp	r6, r4
 8002110:	d105      	bne.n	800211e <__libc_init_array+0x2e>
 8002112:	bd70      	pop	{r4, r5, r6, pc}
 8002114:	f855 3b04 	ldr.w	r3, [r5], #4
 8002118:	4798      	blx	r3
 800211a:	3601      	adds	r6, #1
 800211c:	e7ee      	b.n	80020fc <__libc_init_array+0xc>
 800211e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002122:	4798      	blx	r3
 8002124:	3601      	adds	r6, #1
 8002126:	e7f2      	b.n	800210e <__libc_init_array+0x1e>
 8002128:	08002d2c 	.word	0x08002d2c
 800212c:	08002d2c 	.word	0x08002d2c
 8002130:	08002d2c 	.word	0x08002d2c
 8002134:	08002d30 	.word	0x08002d30

08002138 <memset>:
 8002138:	4402      	add	r2, r0
 800213a:	4603      	mov	r3, r0
 800213c:	4293      	cmp	r3, r2
 800213e:	d100      	bne.n	8002142 <memset+0xa>
 8002140:	4770      	bx	lr
 8002142:	f803 1b01 	strb.w	r1, [r3], #1
 8002146:	e7f9      	b.n	800213c <memset+0x4>

08002148 <siprintf>:
 8002148:	b40e      	push	{r1, r2, r3}
 800214a:	b500      	push	{lr}
 800214c:	b09c      	sub	sp, #112	; 0x70
 800214e:	ab1d      	add	r3, sp, #116	; 0x74
 8002150:	9002      	str	r0, [sp, #8]
 8002152:	9006      	str	r0, [sp, #24]
 8002154:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002158:	4809      	ldr	r0, [pc, #36]	; (8002180 <siprintf+0x38>)
 800215a:	9107      	str	r1, [sp, #28]
 800215c:	9104      	str	r1, [sp, #16]
 800215e:	4909      	ldr	r1, [pc, #36]	; (8002184 <siprintf+0x3c>)
 8002160:	f853 2b04 	ldr.w	r2, [r3], #4
 8002164:	9105      	str	r1, [sp, #20]
 8002166:	6800      	ldr	r0, [r0, #0]
 8002168:	9301      	str	r3, [sp, #4]
 800216a:	a902      	add	r1, sp, #8
 800216c:	f000 f868 	bl	8002240 <_svfiprintf_r>
 8002170:	9b02      	ldr	r3, [sp, #8]
 8002172:	2200      	movs	r2, #0
 8002174:	701a      	strb	r2, [r3, #0]
 8002176:	b01c      	add	sp, #112	; 0x70
 8002178:	f85d eb04 	ldr.w	lr, [sp], #4
 800217c:	b003      	add	sp, #12
 800217e:	4770      	bx	lr
 8002180:	2000000c 	.word	0x2000000c
 8002184:	ffff0208 	.word	0xffff0208

08002188 <__ssputs_r>:
 8002188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800218c:	688e      	ldr	r6, [r1, #8]
 800218e:	429e      	cmp	r6, r3
 8002190:	4682      	mov	sl, r0
 8002192:	460c      	mov	r4, r1
 8002194:	4690      	mov	r8, r2
 8002196:	461f      	mov	r7, r3
 8002198:	d838      	bhi.n	800220c <__ssputs_r+0x84>
 800219a:	898a      	ldrh	r2, [r1, #12]
 800219c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80021a0:	d032      	beq.n	8002208 <__ssputs_r+0x80>
 80021a2:	6825      	ldr	r5, [r4, #0]
 80021a4:	6909      	ldr	r1, [r1, #16]
 80021a6:	eba5 0901 	sub.w	r9, r5, r1
 80021aa:	6965      	ldr	r5, [r4, #20]
 80021ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80021b0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80021b4:	3301      	adds	r3, #1
 80021b6:	444b      	add	r3, r9
 80021b8:	106d      	asrs	r5, r5, #1
 80021ba:	429d      	cmp	r5, r3
 80021bc:	bf38      	it	cc
 80021be:	461d      	movcc	r5, r3
 80021c0:	0553      	lsls	r3, r2, #21
 80021c2:	d531      	bpl.n	8002228 <__ssputs_r+0xa0>
 80021c4:	4629      	mov	r1, r5
 80021c6:	f000 fb63 	bl	8002890 <_malloc_r>
 80021ca:	4606      	mov	r6, r0
 80021cc:	b950      	cbnz	r0, 80021e4 <__ssputs_r+0x5c>
 80021ce:	230c      	movs	r3, #12
 80021d0:	f8ca 3000 	str.w	r3, [sl]
 80021d4:	89a3      	ldrh	r3, [r4, #12]
 80021d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021da:	81a3      	strh	r3, [r4, #12]
 80021dc:	f04f 30ff 	mov.w	r0, #4294967295
 80021e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80021e4:	6921      	ldr	r1, [r4, #16]
 80021e6:	464a      	mov	r2, r9
 80021e8:	f000 fabe 	bl	8002768 <memcpy>
 80021ec:	89a3      	ldrh	r3, [r4, #12]
 80021ee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80021f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021f6:	81a3      	strh	r3, [r4, #12]
 80021f8:	6126      	str	r6, [r4, #16]
 80021fa:	6165      	str	r5, [r4, #20]
 80021fc:	444e      	add	r6, r9
 80021fe:	eba5 0509 	sub.w	r5, r5, r9
 8002202:	6026      	str	r6, [r4, #0]
 8002204:	60a5      	str	r5, [r4, #8]
 8002206:	463e      	mov	r6, r7
 8002208:	42be      	cmp	r6, r7
 800220a:	d900      	bls.n	800220e <__ssputs_r+0x86>
 800220c:	463e      	mov	r6, r7
 800220e:	6820      	ldr	r0, [r4, #0]
 8002210:	4632      	mov	r2, r6
 8002212:	4641      	mov	r1, r8
 8002214:	f000 fab6 	bl	8002784 <memmove>
 8002218:	68a3      	ldr	r3, [r4, #8]
 800221a:	1b9b      	subs	r3, r3, r6
 800221c:	60a3      	str	r3, [r4, #8]
 800221e:	6823      	ldr	r3, [r4, #0]
 8002220:	4433      	add	r3, r6
 8002222:	6023      	str	r3, [r4, #0]
 8002224:	2000      	movs	r0, #0
 8002226:	e7db      	b.n	80021e0 <__ssputs_r+0x58>
 8002228:	462a      	mov	r2, r5
 800222a:	f000 fba5 	bl	8002978 <_realloc_r>
 800222e:	4606      	mov	r6, r0
 8002230:	2800      	cmp	r0, #0
 8002232:	d1e1      	bne.n	80021f8 <__ssputs_r+0x70>
 8002234:	6921      	ldr	r1, [r4, #16]
 8002236:	4650      	mov	r0, sl
 8002238:	f000 fabe 	bl	80027b8 <_free_r>
 800223c:	e7c7      	b.n	80021ce <__ssputs_r+0x46>
	...

08002240 <_svfiprintf_r>:
 8002240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002244:	4698      	mov	r8, r3
 8002246:	898b      	ldrh	r3, [r1, #12]
 8002248:	061b      	lsls	r3, r3, #24
 800224a:	b09d      	sub	sp, #116	; 0x74
 800224c:	4607      	mov	r7, r0
 800224e:	460d      	mov	r5, r1
 8002250:	4614      	mov	r4, r2
 8002252:	d50e      	bpl.n	8002272 <_svfiprintf_r+0x32>
 8002254:	690b      	ldr	r3, [r1, #16]
 8002256:	b963      	cbnz	r3, 8002272 <_svfiprintf_r+0x32>
 8002258:	2140      	movs	r1, #64	; 0x40
 800225a:	f000 fb19 	bl	8002890 <_malloc_r>
 800225e:	6028      	str	r0, [r5, #0]
 8002260:	6128      	str	r0, [r5, #16]
 8002262:	b920      	cbnz	r0, 800226e <_svfiprintf_r+0x2e>
 8002264:	230c      	movs	r3, #12
 8002266:	603b      	str	r3, [r7, #0]
 8002268:	f04f 30ff 	mov.w	r0, #4294967295
 800226c:	e0d1      	b.n	8002412 <_svfiprintf_r+0x1d2>
 800226e:	2340      	movs	r3, #64	; 0x40
 8002270:	616b      	str	r3, [r5, #20]
 8002272:	2300      	movs	r3, #0
 8002274:	9309      	str	r3, [sp, #36]	; 0x24
 8002276:	2320      	movs	r3, #32
 8002278:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800227c:	f8cd 800c 	str.w	r8, [sp, #12]
 8002280:	2330      	movs	r3, #48	; 0x30
 8002282:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800242c <_svfiprintf_r+0x1ec>
 8002286:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800228a:	f04f 0901 	mov.w	r9, #1
 800228e:	4623      	mov	r3, r4
 8002290:	469a      	mov	sl, r3
 8002292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002296:	b10a      	cbz	r2, 800229c <_svfiprintf_r+0x5c>
 8002298:	2a25      	cmp	r2, #37	; 0x25
 800229a:	d1f9      	bne.n	8002290 <_svfiprintf_r+0x50>
 800229c:	ebba 0b04 	subs.w	fp, sl, r4
 80022a0:	d00b      	beq.n	80022ba <_svfiprintf_r+0x7a>
 80022a2:	465b      	mov	r3, fp
 80022a4:	4622      	mov	r2, r4
 80022a6:	4629      	mov	r1, r5
 80022a8:	4638      	mov	r0, r7
 80022aa:	f7ff ff6d 	bl	8002188 <__ssputs_r>
 80022ae:	3001      	adds	r0, #1
 80022b0:	f000 80aa 	beq.w	8002408 <_svfiprintf_r+0x1c8>
 80022b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80022b6:	445a      	add	r2, fp
 80022b8:	9209      	str	r2, [sp, #36]	; 0x24
 80022ba:	f89a 3000 	ldrb.w	r3, [sl]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	f000 80a2 	beq.w	8002408 <_svfiprintf_r+0x1c8>
 80022c4:	2300      	movs	r3, #0
 80022c6:	f04f 32ff 	mov.w	r2, #4294967295
 80022ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80022ce:	f10a 0a01 	add.w	sl, sl, #1
 80022d2:	9304      	str	r3, [sp, #16]
 80022d4:	9307      	str	r3, [sp, #28]
 80022d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80022da:	931a      	str	r3, [sp, #104]	; 0x68
 80022dc:	4654      	mov	r4, sl
 80022de:	2205      	movs	r2, #5
 80022e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80022e4:	4851      	ldr	r0, [pc, #324]	; (800242c <_svfiprintf_r+0x1ec>)
 80022e6:	f7fd ff7b 	bl	80001e0 <memchr>
 80022ea:	9a04      	ldr	r2, [sp, #16]
 80022ec:	b9d8      	cbnz	r0, 8002326 <_svfiprintf_r+0xe6>
 80022ee:	06d0      	lsls	r0, r2, #27
 80022f0:	bf44      	itt	mi
 80022f2:	2320      	movmi	r3, #32
 80022f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80022f8:	0711      	lsls	r1, r2, #28
 80022fa:	bf44      	itt	mi
 80022fc:	232b      	movmi	r3, #43	; 0x2b
 80022fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002302:	f89a 3000 	ldrb.w	r3, [sl]
 8002306:	2b2a      	cmp	r3, #42	; 0x2a
 8002308:	d015      	beq.n	8002336 <_svfiprintf_r+0xf6>
 800230a:	9a07      	ldr	r2, [sp, #28]
 800230c:	4654      	mov	r4, sl
 800230e:	2000      	movs	r0, #0
 8002310:	f04f 0c0a 	mov.w	ip, #10
 8002314:	4621      	mov	r1, r4
 8002316:	f811 3b01 	ldrb.w	r3, [r1], #1
 800231a:	3b30      	subs	r3, #48	; 0x30
 800231c:	2b09      	cmp	r3, #9
 800231e:	d94e      	bls.n	80023be <_svfiprintf_r+0x17e>
 8002320:	b1b0      	cbz	r0, 8002350 <_svfiprintf_r+0x110>
 8002322:	9207      	str	r2, [sp, #28]
 8002324:	e014      	b.n	8002350 <_svfiprintf_r+0x110>
 8002326:	eba0 0308 	sub.w	r3, r0, r8
 800232a:	fa09 f303 	lsl.w	r3, r9, r3
 800232e:	4313      	orrs	r3, r2
 8002330:	9304      	str	r3, [sp, #16]
 8002332:	46a2      	mov	sl, r4
 8002334:	e7d2      	b.n	80022dc <_svfiprintf_r+0x9c>
 8002336:	9b03      	ldr	r3, [sp, #12]
 8002338:	1d19      	adds	r1, r3, #4
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	9103      	str	r1, [sp, #12]
 800233e:	2b00      	cmp	r3, #0
 8002340:	bfbb      	ittet	lt
 8002342:	425b      	neglt	r3, r3
 8002344:	f042 0202 	orrlt.w	r2, r2, #2
 8002348:	9307      	strge	r3, [sp, #28]
 800234a:	9307      	strlt	r3, [sp, #28]
 800234c:	bfb8      	it	lt
 800234e:	9204      	strlt	r2, [sp, #16]
 8002350:	7823      	ldrb	r3, [r4, #0]
 8002352:	2b2e      	cmp	r3, #46	; 0x2e
 8002354:	d10c      	bne.n	8002370 <_svfiprintf_r+0x130>
 8002356:	7863      	ldrb	r3, [r4, #1]
 8002358:	2b2a      	cmp	r3, #42	; 0x2a
 800235a:	d135      	bne.n	80023c8 <_svfiprintf_r+0x188>
 800235c:	9b03      	ldr	r3, [sp, #12]
 800235e:	1d1a      	adds	r2, r3, #4
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	9203      	str	r2, [sp, #12]
 8002364:	2b00      	cmp	r3, #0
 8002366:	bfb8      	it	lt
 8002368:	f04f 33ff 	movlt.w	r3, #4294967295
 800236c:	3402      	adds	r4, #2
 800236e:	9305      	str	r3, [sp, #20]
 8002370:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800243c <_svfiprintf_r+0x1fc>
 8002374:	7821      	ldrb	r1, [r4, #0]
 8002376:	2203      	movs	r2, #3
 8002378:	4650      	mov	r0, sl
 800237a:	f7fd ff31 	bl	80001e0 <memchr>
 800237e:	b140      	cbz	r0, 8002392 <_svfiprintf_r+0x152>
 8002380:	2340      	movs	r3, #64	; 0x40
 8002382:	eba0 000a 	sub.w	r0, r0, sl
 8002386:	fa03 f000 	lsl.w	r0, r3, r0
 800238a:	9b04      	ldr	r3, [sp, #16]
 800238c:	4303      	orrs	r3, r0
 800238e:	3401      	adds	r4, #1
 8002390:	9304      	str	r3, [sp, #16]
 8002392:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002396:	4826      	ldr	r0, [pc, #152]	; (8002430 <_svfiprintf_r+0x1f0>)
 8002398:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800239c:	2206      	movs	r2, #6
 800239e:	f7fd ff1f 	bl	80001e0 <memchr>
 80023a2:	2800      	cmp	r0, #0
 80023a4:	d038      	beq.n	8002418 <_svfiprintf_r+0x1d8>
 80023a6:	4b23      	ldr	r3, [pc, #140]	; (8002434 <_svfiprintf_r+0x1f4>)
 80023a8:	bb1b      	cbnz	r3, 80023f2 <_svfiprintf_r+0x1b2>
 80023aa:	9b03      	ldr	r3, [sp, #12]
 80023ac:	3307      	adds	r3, #7
 80023ae:	f023 0307 	bic.w	r3, r3, #7
 80023b2:	3308      	adds	r3, #8
 80023b4:	9303      	str	r3, [sp, #12]
 80023b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80023b8:	4433      	add	r3, r6
 80023ba:	9309      	str	r3, [sp, #36]	; 0x24
 80023bc:	e767      	b.n	800228e <_svfiprintf_r+0x4e>
 80023be:	fb0c 3202 	mla	r2, ip, r2, r3
 80023c2:	460c      	mov	r4, r1
 80023c4:	2001      	movs	r0, #1
 80023c6:	e7a5      	b.n	8002314 <_svfiprintf_r+0xd4>
 80023c8:	2300      	movs	r3, #0
 80023ca:	3401      	adds	r4, #1
 80023cc:	9305      	str	r3, [sp, #20]
 80023ce:	4619      	mov	r1, r3
 80023d0:	f04f 0c0a 	mov.w	ip, #10
 80023d4:	4620      	mov	r0, r4
 80023d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80023da:	3a30      	subs	r2, #48	; 0x30
 80023dc:	2a09      	cmp	r2, #9
 80023de:	d903      	bls.n	80023e8 <_svfiprintf_r+0x1a8>
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d0c5      	beq.n	8002370 <_svfiprintf_r+0x130>
 80023e4:	9105      	str	r1, [sp, #20]
 80023e6:	e7c3      	b.n	8002370 <_svfiprintf_r+0x130>
 80023e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80023ec:	4604      	mov	r4, r0
 80023ee:	2301      	movs	r3, #1
 80023f0:	e7f0      	b.n	80023d4 <_svfiprintf_r+0x194>
 80023f2:	ab03      	add	r3, sp, #12
 80023f4:	9300      	str	r3, [sp, #0]
 80023f6:	462a      	mov	r2, r5
 80023f8:	4b0f      	ldr	r3, [pc, #60]	; (8002438 <_svfiprintf_r+0x1f8>)
 80023fa:	a904      	add	r1, sp, #16
 80023fc:	4638      	mov	r0, r7
 80023fe:	f3af 8000 	nop.w
 8002402:	1c42      	adds	r2, r0, #1
 8002404:	4606      	mov	r6, r0
 8002406:	d1d6      	bne.n	80023b6 <_svfiprintf_r+0x176>
 8002408:	89ab      	ldrh	r3, [r5, #12]
 800240a:	065b      	lsls	r3, r3, #25
 800240c:	f53f af2c 	bmi.w	8002268 <_svfiprintf_r+0x28>
 8002410:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002412:	b01d      	add	sp, #116	; 0x74
 8002414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002418:	ab03      	add	r3, sp, #12
 800241a:	9300      	str	r3, [sp, #0]
 800241c:	462a      	mov	r2, r5
 800241e:	4b06      	ldr	r3, [pc, #24]	; (8002438 <_svfiprintf_r+0x1f8>)
 8002420:	a904      	add	r1, sp, #16
 8002422:	4638      	mov	r0, r7
 8002424:	f000 f87a 	bl	800251c <_printf_i>
 8002428:	e7eb      	b.n	8002402 <_svfiprintf_r+0x1c2>
 800242a:	bf00      	nop
 800242c:	08002cf0 	.word	0x08002cf0
 8002430:	08002cfa 	.word	0x08002cfa
 8002434:	00000000 	.word	0x00000000
 8002438:	08002189 	.word	0x08002189
 800243c:	08002cf6 	.word	0x08002cf6

08002440 <_printf_common>:
 8002440:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002444:	4616      	mov	r6, r2
 8002446:	4699      	mov	r9, r3
 8002448:	688a      	ldr	r2, [r1, #8]
 800244a:	690b      	ldr	r3, [r1, #16]
 800244c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002450:	4293      	cmp	r3, r2
 8002452:	bfb8      	it	lt
 8002454:	4613      	movlt	r3, r2
 8002456:	6033      	str	r3, [r6, #0]
 8002458:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800245c:	4607      	mov	r7, r0
 800245e:	460c      	mov	r4, r1
 8002460:	b10a      	cbz	r2, 8002466 <_printf_common+0x26>
 8002462:	3301      	adds	r3, #1
 8002464:	6033      	str	r3, [r6, #0]
 8002466:	6823      	ldr	r3, [r4, #0]
 8002468:	0699      	lsls	r1, r3, #26
 800246a:	bf42      	ittt	mi
 800246c:	6833      	ldrmi	r3, [r6, #0]
 800246e:	3302      	addmi	r3, #2
 8002470:	6033      	strmi	r3, [r6, #0]
 8002472:	6825      	ldr	r5, [r4, #0]
 8002474:	f015 0506 	ands.w	r5, r5, #6
 8002478:	d106      	bne.n	8002488 <_printf_common+0x48>
 800247a:	f104 0a19 	add.w	sl, r4, #25
 800247e:	68e3      	ldr	r3, [r4, #12]
 8002480:	6832      	ldr	r2, [r6, #0]
 8002482:	1a9b      	subs	r3, r3, r2
 8002484:	42ab      	cmp	r3, r5
 8002486:	dc26      	bgt.n	80024d6 <_printf_common+0x96>
 8002488:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800248c:	1e13      	subs	r3, r2, #0
 800248e:	6822      	ldr	r2, [r4, #0]
 8002490:	bf18      	it	ne
 8002492:	2301      	movne	r3, #1
 8002494:	0692      	lsls	r2, r2, #26
 8002496:	d42b      	bmi.n	80024f0 <_printf_common+0xb0>
 8002498:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800249c:	4649      	mov	r1, r9
 800249e:	4638      	mov	r0, r7
 80024a0:	47c0      	blx	r8
 80024a2:	3001      	adds	r0, #1
 80024a4:	d01e      	beq.n	80024e4 <_printf_common+0xa4>
 80024a6:	6823      	ldr	r3, [r4, #0]
 80024a8:	68e5      	ldr	r5, [r4, #12]
 80024aa:	6832      	ldr	r2, [r6, #0]
 80024ac:	f003 0306 	and.w	r3, r3, #6
 80024b0:	2b04      	cmp	r3, #4
 80024b2:	bf08      	it	eq
 80024b4:	1aad      	subeq	r5, r5, r2
 80024b6:	68a3      	ldr	r3, [r4, #8]
 80024b8:	6922      	ldr	r2, [r4, #16]
 80024ba:	bf0c      	ite	eq
 80024bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80024c0:	2500      	movne	r5, #0
 80024c2:	4293      	cmp	r3, r2
 80024c4:	bfc4      	itt	gt
 80024c6:	1a9b      	subgt	r3, r3, r2
 80024c8:	18ed      	addgt	r5, r5, r3
 80024ca:	2600      	movs	r6, #0
 80024cc:	341a      	adds	r4, #26
 80024ce:	42b5      	cmp	r5, r6
 80024d0:	d11a      	bne.n	8002508 <_printf_common+0xc8>
 80024d2:	2000      	movs	r0, #0
 80024d4:	e008      	b.n	80024e8 <_printf_common+0xa8>
 80024d6:	2301      	movs	r3, #1
 80024d8:	4652      	mov	r2, sl
 80024da:	4649      	mov	r1, r9
 80024dc:	4638      	mov	r0, r7
 80024de:	47c0      	blx	r8
 80024e0:	3001      	adds	r0, #1
 80024e2:	d103      	bne.n	80024ec <_printf_common+0xac>
 80024e4:	f04f 30ff 	mov.w	r0, #4294967295
 80024e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80024ec:	3501      	adds	r5, #1
 80024ee:	e7c6      	b.n	800247e <_printf_common+0x3e>
 80024f0:	18e1      	adds	r1, r4, r3
 80024f2:	1c5a      	adds	r2, r3, #1
 80024f4:	2030      	movs	r0, #48	; 0x30
 80024f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80024fa:	4422      	add	r2, r4
 80024fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002500:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002504:	3302      	adds	r3, #2
 8002506:	e7c7      	b.n	8002498 <_printf_common+0x58>
 8002508:	2301      	movs	r3, #1
 800250a:	4622      	mov	r2, r4
 800250c:	4649      	mov	r1, r9
 800250e:	4638      	mov	r0, r7
 8002510:	47c0      	blx	r8
 8002512:	3001      	adds	r0, #1
 8002514:	d0e6      	beq.n	80024e4 <_printf_common+0xa4>
 8002516:	3601      	adds	r6, #1
 8002518:	e7d9      	b.n	80024ce <_printf_common+0x8e>
	...

0800251c <_printf_i>:
 800251c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002520:	7e0f      	ldrb	r7, [r1, #24]
 8002522:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002524:	2f78      	cmp	r7, #120	; 0x78
 8002526:	4691      	mov	r9, r2
 8002528:	4680      	mov	r8, r0
 800252a:	460c      	mov	r4, r1
 800252c:	469a      	mov	sl, r3
 800252e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002532:	d807      	bhi.n	8002544 <_printf_i+0x28>
 8002534:	2f62      	cmp	r7, #98	; 0x62
 8002536:	d80a      	bhi.n	800254e <_printf_i+0x32>
 8002538:	2f00      	cmp	r7, #0
 800253a:	f000 80d8 	beq.w	80026ee <_printf_i+0x1d2>
 800253e:	2f58      	cmp	r7, #88	; 0x58
 8002540:	f000 80a3 	beq.w	800268a <_printf_i+0x16e>
 8002544:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002548:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800254c:	e03a      	b.n	80025c4 <_printf_i+0xa8>
 800254e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002552:	2b15      	cmp	r3, #21
 8002554:	d8f6      	bhi.n	8002544 <_printf_i+0x28>
 8002556:	a101      	add	r1, pc, #4	; (adr r1, 800255c <_printf_i+0x40>)
 8002558:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800255c:	080025b5 	.word	0x080025b5
 8002560:	080025c9 	.word	0x080025c9
 8002564:	08002545 	.word	0x08002545
 8002568:	08002545 	.word	0x08002545
 800256c:	08002545 	.word	0x08002545
 8002570:	08002545 	.word	0x08002545
 8002574:	080025c9 	.word	0x080025c9
 8002578:	08002545 	.word	0x08002545
 800257c:	08002545 	.word	0x08002545
 8002580:	08002545 	.word	0x08002545
 8002584:	08002545 	.word	0x08002545
 8002588:	080026d5 	.word	0x080026d5
 800258c:	080025f9 	.word	0x080025f9
 8002590:	080026b7 	.word	0x080026b7
 8002594:	08002545 	.word	0x08002545
 8002598:	08002545 	.word	0x08002545
 800259c:	080026f7 	.word	0x080026f7
 80025a0:	08002545 	.word	0x08002545
 80025a4:	080025f9 	.word	0x080025f9
 80025a8:	08002545 	.word	0x08002545
 80025ac:	08002545 	.word	0x08002545
 80025b0:	080026bf 	.word	0x080026bf
 80025b4:	682b      	ldr	r3, [r5, #0]
 80025b6:	1d1a      	adds	r2, r3, #4
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	602a      	str	r2, [r5, #0]
 80025bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80025c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80025c4:	2301      	movs	r3, #1
 80025c6:	e0a3      	b.n	8002710 <_printf_i+0x1f4>
 80025c8:	6820      	ldr	r0, [r4, #0]
 80025ca:	6829      	ldr	r1, [r5, #0]
 80025cc:	0606      	lsls	r6, r0, #24
 80025ce:	f101 0304 	add.w	r3, r1, #4
 80025d2:	d50a      	bpl.n	80025ea <_printf_i+0xce>
 80025d4:	680e      	ldr	r6, [r1, #0]
 80025d6:	602b      	str	r3, [r5, #0]
 80025d8:	2e00      	cmp	r6, #0
 80025da:	da03      	bge.n	80025e4 <_printf_i+0xc8>
 80025dc:	232d      	movs	r3, #45	; 0x2d
 80025de:	4276      	negs	r6, r6
 80025e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80025e4:	485e      	ldr	r0, [pc, #376]	; (8002760 <_printf_i+0x244>)
 80025e6:	230a      	movs	r3, #10
 80025e8:	e019      	b.n	800261e <_printf_i+0x102>
 80025ea:	680e      	ldr	r6, [r1, #0]
 80025ec:	602b      	str	r3, [r5, #0]
 80025ee:	f010 0f40 	tst.w	r0, #64	; 0x40
 80025f2:	bf18      	it	ne
 80025f4:	b236      	sxthne	r6, r6
 80025f6:	e7ef      	b.n	80025d8 <_printf_i+0xbc>
 80025f8:	682b      	ldr	r3, [r5, #0]
 80025fa:	6820      	ldr	r0, [r4, #0]
 80025fc:	1d19      	adds	r1, r3, #4
 80025fe:	6029      	str	r1, [r5, #0]
 8002600:	0601      	lsls	r1, r0, #24
 8002602:	d501      	bpl.n	8002608 <_printf_i+0xec>
 8002604:	681e      	ldr	r6, [r3, #0]
 8002606:	e002      	b.n	800260e <_printf_i+0xf2>
 8002608:	0646      	lsls	r6, r0, #25
 800260a:	d5fb      	bpl.n	8002604 <_printf_i+0xe8>
 800260c:	881e      	ldrh	r6, [r3, #0]
 800260e:	4854      	ldr	r0, [pc, #336]	; (8002760 <_printf_i+0x244>)
 8002610:	2f6f      	cmp	r7, #111	; 0x6f
 8002612:	bf0c      	ite	eq
 8002614:	2308      	moveq	r3, #8
 8002616:	230a      	movne	r3, #10
 8002618:	2100      	movs	r1, #0
 800261a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800261e:	6865      	ldr	r5, [r4, #4]
 8002620:	60a5      	str	r5, [r4, #8]
 8002622:	2d00      	cmp	r5, #0
 8002624:	bfa2      	ittt	ge
 8002626:	6821      	ldrge	r1, [r4, #0]
 8002628:	f021 0104 	bicge.w	r1, r1, #4
 800262c:	6021      	strge	r1, [r4, #0]
 800262e:	b90e      	cbnz	r6, 8002634 <_printf_i+0x118>
 8002630:	2d00      	cmp	r5, #0
 8002632:	d04d      	beq.n	80026d0 <_printf_i+0x1b4>
 8002634:	4615      	mov	r5, r2
 8002636:	fbb6 f1f3 	udiv	r1, r6, r3
 800263a:	fb03 6711 	mls	r7, r3, r1, r6
 800263e:	5dc7      	ldrb	r7, [r0, r7]
 8002640:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002644:	4637      	mov	r7, r6
 8002646:	42bb      	cmp	r3, r7
 8002648:	460e      	mov	r6, r1
 800264a:	d9f4      	bls.n	8002636 <_printf_i+0x11a>
 800264c:	2b08      	cmp	r3, #8
 800264e:	d10b      	bne.n	8002668 <_printf_i+0x14c>
 8002650:	6823      	ldr	r3, [r4, #0]
 8002652:	07de      	lsls	r6, r3, #31
 8002654:	d508      	bpl.n	8002668 <_printf_i+0x14c>
 8002656:	6923      	ldr	r3, [r4, #16]
 8002658:	6861      	ldr	r1, [r4, #4]
 800265a:	4299      	cmp	r1, r3
 800265c:	bfde      	ittt	le
 800265e:	2330      	movle	r3, #48	; 0x30
 8002660:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002664:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002668:	1b52      	subs	r2, r2, r5
 800266a:	6122      	str	r2, [r4, #16]
 800266c:	f8cd a000 	str.w	sl, [sp]
 8002670:	464b      	mov	r3, r9
 8002672:	aa03      	add	r2, sp, #12
 8002674:	4621      	mov	r1, r4
 8002676:	4640      	mov	r0, r8
 8002678:	f7ff fee2 	bl	8002440 <_printf_common>
 800267c:	3001      	adds	r0, #1
 800267e:	d14c      	bne.n	800271a <_printf_i+0x1fe>
 8002680:	f04f 30ff 	mov.w	r0, #4294967295
 8002684:	b004      	add	sp, #16
 8002686:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800268a:	4835      	ldr	r0, [pc, #212]	; (8002760 <_printf_i+0x244>)
 800268c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002690:	6829      	ldr	r1, [r5, #0]
 8002692:	6823      	ldr	r3, [r4, #0]
 8002694:	f851 6b04 	ldr.w	r6, [r1], #4
 8002698:	6029      	str	r1, [r5, #0]
 800269a:	061d      	lsls	r5, r3, #24
 800269c:	d514      	bpl.n	80026c8 <_printf_i+0x1ac>
 800269e:	07df      	lsls	r7, r3, #31
 80026a0:	bf44      	itt	mi
 80026a2:	f043 0320 	orrmi.w	r3, r3, #32
 80026a6:	6023      	strmi	r3, [r4, #0]
 80026a8:	b91e      	cbnz	r6, 80026b2 <_printf_i+0x196>
 80026aa:	6823      	ldr	r3, [r4, #0]
 80026ac:	f023 0320 	bic.w	r3, r3, #32
 80026b0:	6023      	str	r3, [r4, #0]
 80026b2:	2310      	movs	r3, #16
 80026b4:	e7b0      	b.n	8002618 <_printf_i+0xfc>
 80026b6:	6823      	ldr	r3, [r4, #0]
 80026b8:	f043 0320 	orr.w	r3, r3, #32
 80026bc:	6023      	str	r3, [r4, #0]
 80026be:	2378      	movs	r3, #120	; 0x78
 80026c0:	4828      	ldr	r0, [pc, #160]	; (8002764 <_printf_i+0x248>)
 80026c2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80026c6:	e7e3      	b.n	8002690 <_printf_i+0x174>
 80026c8:	0659      	lsls	r1, r3, #25
 80026ca:	bf48      	it	mi
 80026cc:	b2b6      	uxthmi	r6, r6
 80026ce:	e7e6      	b.n	800269e <_printf_i+0x182>
 80026d0:	4615      	mov	r5, r2
 80026d2:	e7bb      	b.n	800264c <_printf_i+0x130>
 80026d4:	682b      	ldr	r3, [r5, #0]
 80026d6:	6826      	ldr	r6, [r4, #0]
 80026d8:	6961      	ldr	r1, [r4, #20]
 80026da:	1d18      	adds	r0, r3, #4
 80026dc:	6028      	str	r0, [r5, #0]
 80026de:	0635      	lsls	r5, r6, #24
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	d501      	bpl.n	80026e8 <_printf_i+0x1cc>
 80026e4:	6019      	str	r1, [r3, #0]
 80026e6:	e002      	b.n	80026ee <_printf_i+0x1d2>
 80026e8:	0670      	lsls	r0, r6, #25
 80026ea:	d5fb      	bpl.n	80026e4 <_printf_i+0x1c8>
 80026ec:	8019      	strh	r1, [r3, #0]
 80026ee:	2300      	movs	r3, #0
 80026f0:	6123      	str	r3, [r4, #16]
 80026f2:	4615      	mov	r5, r2
 80026f4:	e7ba      	b.n	800266c <_printf_i+0x150>
 80026f6:	682b      	ldr	r3, [r5, #0]
 80026f8:	1d1a      	adds	r2, r3, #4
 80026fa:	602a      	str	r2, [r5, #0]
 80026fc:	681d      	ldr	r5, [r3, #0]
 80026fe:	6862      	ldr	r2, [r4, #4]
 8002700:	2100      	movs	r1, #0
 8002702:	4628      	mov	r0, r5
 8002704:	f7fd fd6c 	bl	80001e0 <memchr>
 8002708:	b108      	cbz	r0, 800270e <_printf_i+0x1f2>
 800270a:	1b40      	subs	r0, r0, r5
 800270c:	6060      	str	r0, [r4, #4]
 800270e:	6863      	ldr	r3, [r4, #4]
 8002710:	6123      	str	r3, [r4, #16]
 8002712:	2300      	movs	r3, #0
 8002714:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002718:	e7a8      	b.n	800266c <_printf_i+0x150>
 800271a:	6923      	ldr	r3, [r4, #16]
 800271c:	462a      	mov	r2, r5
 800271e:	4649      	mov	r1, r9
 8002720:	4640      	mov	r0, r8
 8002722:	47d0      	blx	sl
 8002724:	3001      	adds	r0, #1
 8002726:	d0ab      	beq.n	8002680 <_printf_i+0x164>
 8002728:	6823      	ldr	r3, [r4, #0]
 800272a:	079b      	lsls	r3, r3, #30
 800272c:	d413      	bmi.n	8002756 <_printf_i+0x23a>
 800272e:	68e0      	ldr	r0, [r4, #12]
 8002730:	9b03      	ldr	r3, [sp, #12]
 8002732:	4298      	cmp	r0, r3
 8002734:	bfb8      	it	lt
 8002736:	4618      	movlt	r0, r3
 8002738:	e7a4      	b.n	8002684 <_printf_i+0x168>
 800273a:	2301      	movs	r3, #1
 800273c:	4632      	mov	r2, r6
 800273e:	4649      	mov	r1, r9
 8002740:	4640      	mov	r0, r8
 8002742:	47d0      	blx	sl
 8002744:	3001      	adds	r0, #1
 8002746:	d09b      	beq.n	8002680 <_printf_i+0x164>
 8002748:	3501      	adds	r5, #1
 800274a:	68e3      	ldr	r3, [r4, #12]
 800274c:	9903      	ldr	r1, [sp, #12]
 800274e:	1a5b      	subs	r3, r3, r1
 8002750:	42ab      	cmp	r3, r5
 8002752:	dcf2      	bgt.n	800273a <_printf_i+0x21e>
 8002754:	e7eb      	b.n	800272e <_printf_i+0x212>
 8002756:	2500      	movs	r5, #0
 8002758:	f104 0619 	add.w	r6, r4, #25
 800275c:	e7f5      	b.n	800274a <_printf_i+0x22e>
 800275e:	bf00      	nop
 8002760:	08002d01 	.word	0x08002d01
 8002764:	08002d12 	.word	0x08002d12

08002768 <memcpy>:
 8002768:	440a      	add	r2, r1
 800276a:	4291      	cmp	r1, r2
 800276c:	f100 33ff 	add.w	r3, r0, #4294967295
 8002770:	d100      	bne.n	8002774 <memcpy+0xc>
 8002772:	4770      	bx	lr
 8002774:	b510      	push	{r4, lr}
 8002776:	f811 4b01 	ldrb.w	r4, [r1], #1
 800277a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800277e:	4291      	cmp	r1, r2
 8002780:	d1f9      	bne.n	8002776 <memcpy+0xe>
 8002782:	bd10      	pop	{r4, pc}

08002784 <memmove>:
 8002784:	4288      	cmp	r0, r1
 8002786:	b510      	push	{r4, lr}
 8002788:	eb01 0402 	add.w	r4, r1, r2
 800278c:	d902      	bls.n	8002794 <memmove+0x10>
 800278e:	4284      	cmp	r4, r0
 8002790:	4623      	mov	r3, r4
 8002792:	d807      	bhi.n	80027a4 <memmove+0x20>
 8002794:	1e43      	subs	r3, r0, #1
 8002796:	42a1      	cmp	r1, r4
 8002798:	d008      	beq.n	80027ac <memmove+0x28>
 800279a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800279e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80027a2:	e7f8      	b.n	8002796 <memmove+0x12>
 80027a4:	4402      	add	r2, r0
 80027a6:	4601      	mov	r1, r0
 80027a8:	428a      	cmp	r2, r1
 80027aa:	d100      	bne.n	80027ae <memmove+0x2a>
 80027ac:	bd10      	pop	{r4, pc}
 80027ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80027b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80027b6:	e7f7      	b.n	80027a8 <memmove+0x24>

080027b8 <_free_r>:
 80027b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80027ba:	2900      	cmp	r1, #0
 80027bc:	d044      	beq.n	8002848 <_free_r+0x90>
 80027be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80027c2:	9001      	str	r0, [sp, #4]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	f1a1 0404 	sub.w	r4, r1, #4
 80027ca:	bfb8      	it	lt
 80027cc:	18e4      	addlt	r4, r4, r3
 80027ce:	f000 f913 	bl	80029f8 <__malloc_lock>
 80027d2:	4a1e      	ldr	r2, [pc, #120]	; (800284c <_free_r+0x94>)
 80027d4:	9801      	ldr	r0, [sp, #4]
 80027d6:	6813      	ldr	r3, [r2, #0]
 80027d8:	b933      	cbnz	r3, 80027e8 <_free_r+0x30>
 80027da:	6063      	str	r3, [r4, #4]
 80027dc:	6014      	str	r4, [r2, #0]
 80027de:	b003      	add	sp, #12
 80027e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80027e4:	f000 b90e 	b.w	8002a04 <__malloc_unlock>
 80027e8:	42a3      	cmp	r3, r4
 80027ea:	d908      	bls.n	80027fe <_free_r+0x46>
 80027ec:	6825      	ldr	r5, [r4, #0]
 80027ee:	1961      	adds	r1, r4, r5
 80027f0:	428b      	cmp	r3, r1
 80027f2:	bf01      	itttt	eq
 80027f4:	6819      	ldreq	r1, [r3, #0]
 80027f6:	685b      	ldreq	r3, [r3, #4]
 80027f8:	1949      	addeq	r1, r1, r5
 80027fa:	6021      	streq	r1, [r4, #0]
 80027fc:	e7ed      	b.n	80027da <_free_r+0x22>
 80027fe:	461a      	mov	r2, r3
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	b10b      	cbz	r3, 8002808 <_free_r+0x50>
 8002804:	42a3      	cmp	r3, r4
 8002806:	d9fa      	bls.n	80027fe <_free_r+0x46>
 8002808:	6811      	ldr	r1, [r2, #0]
 800280a:	1855      	adds	r5, r2, r1
 800280c:	42a5      	cmp	r5, r4
 800280e:	d10b      	bne.n	8002828 <_free_r+0x70>
 8002810:	6824      	ldr	r4, [r4, #0]
 8002812:	4421      	add	r1, r4
 8002814:	1854      	adds	r4, r2, r1
 8002816:	42a3      	cmp	r3, r4
 8002818:	6011      	str	r1, [r2, #0]
 800281a:	d1e0      	bne.n	80027de <_free_r+0x26>
 800281c:	681c      	ldr	r4, [r3, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	6053      	str	r3, [r2, #4]
 8002822:	4421      	add	r1, r4
 8002824:	6011      	str	r1, [r2, #0]
 8002826:	e7da      	b.n	80027de <_free_r+0x26>
 8002828:	d902      	bls.n	8002830 <_free_r+0x78>
 800282a:	230c      	movs	r3, #12
 800282c:	6003      	str	r3, [r0, #0]
 800282e:	e7d6      	b.n	80027de <_free_r+0x26>
 8002830:	6825      	ldr	r5, [r4, #0]
 8002832:	1961      	adds	r1, r4, r5
 8002834:	428b      	cmp	r3, r1
 8002836:	bf04      	itt	eq
 8002838:	6819      	ldreq	r1, [r3, #0]
 800283a:	685b      	ldreq	r3, [r3, #4]
 800283c:	6063      	str	r3, [r4, #4]
 800283e:	bf04      	itt	eq
 8002840:	1949      	addeq	r1, r1, r5
 8002842:	6021      	streq	r1, [r4, #0]
 8002844:	6054      	str	r4, [r2, #4]
 8002846:	e7ca      	b.n	80027de <_free_r+0x26>
 8002848:	b003      	add	sp, #12
 800284a:	bd30      	pop	{r4, r5, pc}
 800284c:	200000a4 	.word	0x200000a4

08002850 <sbrk_aligned>:
 8002850:	b570      	push	{r4, r5, r6, lr}
 8002852:	4e0e      	ldr	r6, [pc, #56]	; (800288c <sbrk_aligned+0x3c>)
 8002854:	460c      	mov	r4, r1
 8002856:	6831      	ldr	r1, [r6, #0]
 8002858:	4605      	mov	r5, r0
 800285a:	b911      	cbnz	r1, 8002862 <sbrk_aligned+0x12>
 800285c:	f000 f8bc 	bl	80029d8 <_sbrk_r>
 8002860:	6030      	str	r0, [r6, #0]
 8002862:	4621      	mov	r1, r4
 8002864:	4628      	mov	r0, r5
 8002866:	f000 f8b7 	bl	80029d8 <_sbrk_r>
 800286a:	1c43      	adds	r3, r0, #1
 800286c:	d00a      	beq.n	8002884 <sbrk_aligned+0x34>
 800286e:	1cc4      	adds	r4, r0, #3
 8002870:	f024 0403 	bic.w	r4, r4, #3
 8002874:	42a0      	cmp	r0, r4
 8002876:	d007      	beq.n	8002888 <sbrk_aligned+0x38>
 8002878:	1a21      	subs	r1, r4, r0
 800287a:	4628      	mov	r0, r5
 800287c:	f000 f8ac 	bl	80029d8 <_sbrk_r>
 8002880:	3001      	adds	r0, #1
 8002882:	d101      	bne.n	8002888 <sbrk_aligned+0x38>
 8002884:	f04f 34ff 	mov.w	r4, #4294967295
 8002888:	4620      	mov	r0, r4
 800288a:	bd70      	pop	{r4, r5, r6, pc}
 800288c:	200000a8 	.word	0x200000a8

08002890 <_malloc_r>:
 8002890:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002894:	1ccd      	adds	r5, r1, #3
 8002896:	f025 0503 	bic.w	r5, r5, #3
 800289a:	3508      	adds	r5, #8
 800289c:	2d0c      	cmp	r5, #12
 800289e:	bf38      	it	cc
 80028a0:	250c      	movcc	r5, #12
 80028a2:	2d00      	cmp	r5, #0
 80028a4:	4607      	mov	r7, r0
 80028a6:	db01      	blt.n	80028ac <_malloc_r+0x1c>
 80028a8:	42a9      	cmp	r1, r5
 80028aa:	d905      	bls.n	80028b8 <_malloc_r+0x28>
 80028ac:	230c      	movs	r3, #12
 80028ae:	603b      	str	r3, [r7, #0]
 80028b0:	2600      	movs	r6, #0
 80028b2:	4630      	mov	r0, r6
 80028b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80028b8:	4e2e      	ldr	r6, [pc, #184]	; (8002974 <_malloc_r+0xe4>)
 80028ba:	f000 f89d 	bl	80029f8 <__malloc_lock>
 80028be:	6833      	ldr	r3, [r6, #0]
 80028c0:	461c      	mov	r4, r3
 80028c2:	bb34      	cbnz	r4, 8002912 <_malloc_r+0x82>
 80028c4:	4629      	mov	r1, r5
 80028c6:	4638      	mov	r0, r7
 80028c8:	f7ff ffc2 	bl	8002850 <sbrk_aligned>
 80028cc:	1c43      	adds	r3, r0, #1
 80028ce:	4604      	mov	r4, r0
 80028d0:	d14d      	bne.n	800296e <_malloc_r+0xde>
 80028d2:	6834      	ldr	r4, [r6, #0]
 80028d4:	4626      	mov	r6, r4
 80028d6:	2e00      	cmp	r6, #0
 80028d8:	d140      	bne.n	800295c <_malloc_r+0xcc>
 80028da:	6823      	ldr	r3, [r4, #0]
 80028dc:	4631      	mov	r1, r6
 80028de:	4638      	mov	r0, r7
 80028e0:	eb04 0803 	add.w	r8, r4, r3
 80028e4:	f000 f878 	bl	80029d8 <_sbrk_r>
 80028e8:	4580      	cmp	r8, r0
 80028ea:	d13a      	bne.n	8002962 <_malloc_r+0xd2>
 80028ec:	6821      	ldr	r1, [r4, #0]
 80028ee:	3503      	adds	r5, #3
 80028f0:	1a6d      	subs	r5, r5, r1
 80028f2:	f025 0503 	bic.w	r5, r5, #3
 80028f6:	3508      	adds	r5, #8
 80028f8:	2d0c      	cmp	r5, #12
 80028fa:	bf38      	it	cc
 80028fc:	250c      	movcc	r5, #12
 80028fe:	4629      	mov	r1, r5
 8002900:	4638      	mov	r0, r7
 8002902:	f7ff ffa5 	bl	8002850 <sbrk_aligned>
 8002906:	3001      	adds	r0, #1
 8002908:	d02b      	beq.n	8002962 <_malloc_r+0xd2>
 800290a:	6823      	ldr	r3, [r4, #0]
 800290c:	442b      	add	r3, r5
 800290e:	6023      	str	r3, [r4, #0]
 8002910:	e00e      	b.n	8002930 <_malloc_r+0xa0>
 8002912:	6822      	ldr	r2, [r4, #0]
 8002914:	1b52      	subs	r2, r2, r5
 8002916:	d41e      	bmi.n	8002956 <_malloc_r+0xc6>
 8002918:	2a0b      	cmp	r2, #11
 800291a:	d916      	bls.n	800294a <_malloc_r+0xba>
 800291c:	1961      	adds	r1, r4, r5
 800291e:	42a3      	cmp	r3, r4
 8002920:	6025      	str	r5, [r4, #0]
 8002922:	bf18      	it	ne
 8002924:	6059      	strne	r1, [r3, #4]
 8002926:	6863      	ldr	r3, [r4, #4]
 8002928:	bf08      	it	eq
 800292a:	6031      	streq	r1, [r6, #0]
 800292c:	5162      	str	r2, [r4, r5]
 800292e:	604b      	str	r3, [r1, #4]
 8002930:	4638      	mov	r0, r7
 8002932:	f104 060b 	add.w	r6, r4, #11
 8002936:	f000 f865 	bl	8002a04 <__malloc_unlock>
 800293a:	f026 0607 	bic.w	r6, r6, #7
 800293e:	1d23      	adds	r3, r4, #4
 8002940:	1af2      	subs	r2, r6, r3
 8002942:	d0b6      	beq.n	80028b2 <_malloc_r+0x22>
 8002944:	1b9b      	subs	r3, r3, r6
 8002946:	50a3      	str	r3, [r4, r2]
 8002948:	e7b3      	b.n	80028b2 <_malloc_r+0x22>
 800294a:	6862      	ldr	r2, [r4, #4]
 800294c:	42a3      	cmp	r3, r4
 800294e:	bf0c      	ite	eq
 8002950:	6032      	streq	r2, [r6, #0]
 8002952:	605a      	strne	r2, [r3, #4]
 8002954:	e7ec      	b.n	8002930 <_malloc_r+0xa0>
 8002956:	4623      	mov	r3, r4
 8002958:	6864      	ldr	r4, [r4, #4]
 800295a:	e7b2      	b.n	80028c2 <_malloc_r+0x32>
 800295c:	4634      	mov	r4, r6
 800295e:	6876      	ldr	r6, [r6, #4]
 8002960:	e7b9      	b.n	80028d6 <_malloc_r+0x46>
 8002962:	230c      	movs	r3, #12
 8002964:	603b      	str	r3, [r7, #0]
 8002966:	4638      	mov	r0, r7
 8002968:	f000 f84c 	bl	8002a04 <__malloc_unlock>
 800296c:	e7a1      	b.n	80028b2 <_malloc_r+0x22>
 800296e:	6025      	str	r5, [r4, #0]
 8002970:	e7de      	b.n	8002930 <_malloc_r+0xa0>
 8002972:	bf00      	nop
 8002974:	200000a4 	.word	0x200000a4

08002978 <_realloc_r>:
 8002978:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800297c:	4680      	mov	r8, r0
 800297e:	4614      	mov	r4, r2
 8002980:	460e      	mov	r6, r1
 8002982:	b921      	cbnz	r1, 800298e <_realloc_r+0x16>
 8002984:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002988:	4611      	mov	r1, r2
 800298a:	f7ff bf81 	b.w	8002890 <_malloc_r>
 800298e:	b92a      	cbnz	r2, 800299c <_realloc_r+0x24>
 8002990:	f7ff ff12 	bl	80027b8 <_free_r>
 8002994:	4625      	mov	r5, r4
 8002996:	4628      	mov	r0, r5
 8002998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800299c:	f000 f838 	bl	8002a10 <_malloc_usable_size_r>
 80029a0:	4284      	cmp	r4, r0
 80029a2:	4607      	mov	r7, r0
 80029a4:	d802      	bhi.n	80029ac <_realloc_r+0x34>
 80029a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80029aa:	d812      	bhi.n	80029d2 <_realloc_r+0x5a>
 80029ac:	4621      	mov	r1, r4
 80029ae:	4640      	mov	r0, r8
 80029b0:	f7ff ff6e 	bl	8002890 <_malloc_r>
 80029b4:	4605      	mov	r5, r0
 80029b6:	2800      	cmp	r0, #0
 80029b8:	d0ed      	beq.n	8002996 <_realloc_r+0x1e>
 80029ba:	42bc      	cmp	r4, r7
 80029bc:	4622      	mov	r2, r4
 80029be:	4631      	mov	r1, r6
 80029c0:	bf28      	it	cs
 80029c2:	463a      	movcs	r2, r7
 80029c4:	f7ff fed0 	bl	8002768 <memcpy>
 80029c8:	4631      	mov	r1, r6
 80029ca:	4640      	mov	r0, r8
 80029cc:	f7ff fef4 	bl	80027b8 <_free_r>
 80029d0:	e7e1      	b.n	8002996 <_realloc_r+0x1e>
 80029d2:	4635      	mov	r5, r6
 80029d4:	e7df      	b.n	8002996 <_realloc_r+0x1e>
	...

080029d8 <_sbrk_r>:
 80029d8:	b538      	push	{r3, r4, r5, lr}
 80029da:	4d06      	ldr	r5, [pc, #24]	; (80029f4 <_sbrk_r+0x1c>)
 80029dc:	2300      	movs	r3, #0
 80029de:	4604      	mov	r4, r0
 80029e0:	4608      	mov	r0, r1
 80029e2:	602b      	str	r3, [r5, #0]
 80029e4:	f7fe fd2c 	bl	8001440 <_sbrk>
 80029e8:	1c43      	adds	r3, r0, #1
 80029ea:	d102      	bne.n	80029f2 <_sbrk_r+0x1a>
 80029ec:	682b      	ldr	r3, [r5, #0]
 80029ee:	b103      	cbz	r3, 80029f2 <_sbrk_r+0x1a>
 80029f0:	6023      	str	r3, [r4, #0]
 80029f2:	bd38      	pop	{r3, r4, r5, pc}
 80029f4:	200000ac 	.word	0x200000ac

080029f8 <__malloc_lock>:
 80029f8:	4801      	ldr	r0, [pc, #4]	; (8002a00 <__malloc_lock+0x8>)
 80029fa:	f000 b811 	b.w	8002a20 <__retarget_lock_acquire_recursive>
 80029fe:	bf00      	nop
 8002a00:	200000b0 	.word	0x200000b0

08002a04 <__malloc_unlock>:
 8002a04:	4801      	ldr	r0, [pc, #4]	; (8002a0c <__malloc_unlock+0x8>)
 8002a06:	f000 b80c 	b.w	8002a22 <__retarget_lock_release_recursive>
 8002a0a:	bf00      	nop
 8002a0c:	200000b0 	.word	0x200000b0

08002a10 <_malloc_usable_size_r>:
 8002a10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a14:	1f18      	subs	r0, r3, #4
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	bfbc      	itt	lt
 8002a1a:	580b      	ldrlt	r3, [r1, r0]
 8002a1c:	18c0      	addlt	r0, r0, r3
 8002a1e:	4770      	bx	lr

08002a20 <__retarget_lock_acquire_recursive>:
 8002a20:	4770      	bx	lr

08002a22 <__retarget_lock_release_recursive>:
 8002a22:	4770      	bx	lr

08002a24 <_init>:
 8002a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a26:	bf00      	nop
 8002a28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a2a:	bc08      	pop	{r3}
 8002a2c:	469e      	mov	lr, r3
 8002a2e:	4770      	bx	lr

08002a30 <_fini>:
 8002a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a32:	bf00      	nop
 8002a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a36:	bc08      	pop	{r3}
 8002a38:	469e      	mov	lr, r3
 8002a3a:	4770      	bx	lr
