

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Thu Oct 20 10:45:51 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+-----------+------------+-----+
    |              Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |          |           |            |     |
    |              & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF    |     LUT    | URAM|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+-----------+------------+-----+
    |+ dft                             |     -|  0.00|  1467140|  1.467e+07|         -|  1467141|     -|        no|  10 (3%)|  68 (30%)|  9445 (8%)|  9717 (18%)|    -|
    | + dft_Pipeline_VITIS_LOOP_30_4   |     -|  0.79|      258|  2.580e+03|         -|      258|     -|        no|        -|         -|   21 (~0%)|    63 (~0%)|    -|
    |  o VITIS_LOOP_30_4               |     -|  7.30|      256|  2.560e+03|         2|        1|   256|       yes|        -|         -|          -|           -|    -|
    | o VITIS_LOOP_11_1                |     -|  7.30|  1466880|  1.467e+07|      5730|        -|   256|        no|        -|         -|          -|           -|    -|
    |  + dft_Pipeline_VITIS_LOOP_13_2  |     -|  0.00|     2862|  2.862e+04|         -|     2862|     -|        no|        -|         -|  628 (~0%)|   377 (~0%)|    -|
    |   o VITIS_LOOP_13_2              |    II|  7.30|     2860|  2.860e+04|        56|       11|   256|       yes|        -|         -|          -|           -|    -|
    |    + sin_or_cos_double_s         |    II|  0.25|       33|    330.000|         -|        1|     -|       yes|   8 (2%)|  54 (24%)|  7088 (6%)|  6770 (12%)|    -|
    |  + dft_Pipeline_VITIS_LOOP_21_3  |     -|  0.00|     2862|  2.862e+04|         -|     2862|     -|        no|        -|         -|  628 (~0%)|   377 (~0%)|    -|
    |   o VITIS_LOOP_21_3              |    II|  7.30|     2860|  2.860e+04|        56|       11|   256|       yes|        -|         -|          -|           -|    -|
    |    + sin_or_cos_double_s         |    II|  0.25|       33|    330.000|         -|        1|     -|       yes|   8 (2%)|  54 (24%)|  7088 (6%)|  6770 (12%)|    -|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------------+----------+
| Interface            | Bitwidth |
+----------------------+----------+
| imag_sample_address0 | 8        |
| imag_sample_d0       | 32       |
| real_sample_address0 | 8        |
| real_sample_d0       | 32       |
| real_sample_q0       | 32       |
+----------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| real_sample | inout     | float*   |
| imag_sample | out       | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+----------------------+---------+----------+
| Argument    | HW Interface         | HW Type | HW Usage |
+-------------+----------------------+---------+----------+
| real_sample | real_sample_address0 | port    | offset   |
| real_sample | real_sample_ce0      | port    |          |
| real_sample | real_sample_we0      | port    |          |
| real_sample | real_sample_d0       | port    |          |
| real_sample | real_sample_q0       | port    |          |
| imag_sample | imag_sample_address0 | port    | offset   |
| imag_sample | imag_sample_ce0      | port    |          |
| imag_sample | imag_sample_we0      | port    |          |
| imag_sample | imag_sample_d0       | port    |          |
+-------------+----------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+----------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                                     | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+----------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + dft                                                    | 68  |        |             |     |        |         |
|   add_ln11_fu_169_p2                                     | -   |        | add_ln11    | add | fabric | 0       |
|  + dft_Pipeline_VITIS_LOOP_30_4                          | 0   |        |             |     |        |         |
|    add_ln30_fu_110_p2                                    | -   |        | add_ln30    | add | fabric | 0       |
|  + dft_Pipeline_VITIS_LOOP_13_2                          | 0   |        |             |     |        |         |
|    add_ln13_fu_170_p2                                    | -   |        | add_ln13    | add | fabric | 0       |
|    add_ln18_fu_179_p2                                    | -   |        | add_ln18    | add | fabric | 0       |
|   + sin_or_cos_double_s (grp_sin_or_cos_double_s_fu_110) | 54  |        |             |     |        |         |
|     Ex_V_fu_515_p2                                       | -   |        | Ex_V        | add | fabric | 0       |
|     add_ln214_fu_340_p2                                  | -   |        | add_ln214   | add | fabric | 0       |
|     mul_170s_53ns_170_5_1_U1                             | 18  |        | ret_V_5     | mul | auto   | 4       |
|     Mx_bits_V_1_fu_451_p2                                | -   |        | Mx_bits_V_1 | sub | fabric | 0       |
|     Ex_V_3_fu_554_p2                                     | -   |        | Ex_V_3      | sub | fabric | 0       |
|     sub_ln1512_fu_581_p2                                 | -   |        | sub_ln1512  | sub | fabric | 0       |
|     mul_49ns_49ns_98_5_1_U2                              | 4   |        | r_V_4       | mul | auto   | 4       |
|     mul_49ns_49ns_98_5_1_U6                              | 4   |        | r_V_5       | mul | auto   | 4       |
|     mul_49ns_49ns_98_5_1_U7                              | 4   |        | r_V_7       | mul | auto   | 4       |
|     mul_56ns_52s_108_5_1_U8                              | 5   |        | r_V_9       | mul | auto   | 4       |
|     mul_49ns_44s_93_5_1_U9                               | 4   |        | r_V_10      | mul | auto   | 4       |
|     mul_42ns_33ns_75_2_1_U10                             | 4   |        | r_V_11      | mul | auto   | 1       |
|     mul_35ns_25ns_60_2_1_U11                             | 2   |        | r_V_12      | mul | auto   | 1       |
|     mul_64s_63ns_126_5_1_U12                             | 9   |        | r_V_14      | mul | auto   | 4       |
|     add_ln451_fu_1133_p2                                 | -   |        | add_ln451   | add | fabric | 0       |
|     add_ln451_1_fu_1212_p2                               | -   |        | add_ln451_1 | add | fabric | 0       |
|     add_ln451_2_fu_1223_p2                               | -   |        | add_ln451_2 | add | fabric | 0       |
|     add_ln461_fu_1299_p2                                 | -   |        | add_ln461   | add | fabric | 0       |
|     newexp_fu_1309_p2                                    | -   |        | newexp      | sub | fabric | 0       |
|  + dft_Pipeline_VITIS_LOOP_21_3                          | 0   |        |             |     |        |         |
|    add_ln21_fu_170_p2                                    | -   |        | add_ln21    | add | fabric | 0       |
|    add_ln26_fu_179_p2                                    | -   |        | add_ln26    | add | fabric | 0       |
|   + sin_or_cos_double_s (grp_sin_or_cos_double_s_fu_110) | 54  |        |             |     |        |         |
|     Ex_V_fu_515_p2                                       | -   |        | Ex_V        | add | fabric | 0       |
|     add_ln214_fu_340_p2                                  | -   |        | add_ln214   | add | fabric | 0       |
|     mul_170s_53ns_170_5_1_U1                             | 18  |        | ret_V_5     | mul | auto   | 4       |
|     Mx_bits_V_1_fu_451_p2                                | -   |        | Mx_bits_V_1 | sub | fabric | 0       |
|     Ex_V_3_fu_554_p2                                     | -   |        | Ex_V_3      | sub | fabric | 0       |
|     sub_ln1512_fu_581_p2                                 | -   |        | sub_ln1512  | sub | fabric | 0       |
|     mul_49ns_49ns_98_5_1_U2                              | 4   |        | r_V_4       | mul | auto   | 4       |
|     mul_49ns_49ns_98_5_1_U6                              | 4   |        | r_V_5       | mul | auto   | 4       |
|     mul_49ns_49ns_98_5_1_U7                              | 4   |        | r_V_7       | mul | auto   | 4       |
|     mul_56ns_52s_108_5_1_U8                              | 5   |        | r_V_9       | mul | auto   | 4       |
|     mul_49ns_44s_93_5_1_U9                               | 4   |        | r_V_10      | mul | auto   | 4       |
|     mul_42ns_33ns_75_2_1_U10                             | 4   |        | r_V_11      | mul | auto   | 1       |
|     mul_35ns_25ns_60_2_1_U11                             | 2   |        | r_V_12      | mul | auto   | 1       |
|     mul_64s_63ns_126_5_1_U12                             | 9   |        | r_V_14      | mul | auto   | 4       |
|     add_ln451_fu_1133_p2                                 | -   |        | add_ln451   | add | fabric | 0       |
|     add_ln451_1_fu_1212_p2                               | -   |        | add_ln451_1 | add | fabric | 0       |
|     add_ln451_2_fu_1223_p2                               | -   |        | add_ln451_2 | add | fabric | 0       |
|     add_ln461_fu_1299_p2                                 | -   |        | add_ln461   | add | fabric | 0       |
|     newexp_fu_1309_p2                                    | -   |        | newexp      | sub | fabric | 0       |
+----------------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------------------------------------------------+------+------+--------+----------------------------------+---------+--------+---------+
| Name                                                     | BRAM | URAM | Pragma | Variable                         | Storage | Impl   | Latency |
+----------------------------------------------------------+------+------+--------+----------------------------------+---------+--------+---------+
| + dft                                                    | 10   | 0    |        |                                  |         |        |         |
|   sum_r_U                                                | 1    | -    |        | sum_r                            | ram_1p  | auto   | 1       |
|   sum_i_U                                                | 1    | -    |        | sum_i                            | ram_1p  | auto   | 1       |
|  + dft_Pipeline_VITIS_LOOP_13_2                          | 0    | 0    |        |                                  |         |        |         |
|   + sin_or_cos_double_s (grp_sin_or_cos_double_s_fu_110) | 8    | 0    |        |                                  |         |        |         |
|     ref_4oPi_table_256_V_U                               | 8    | -    |        | ref_4oPi_table_256_V             | rom_1p  | auto   | 1       |
|     fourth_order_double_sin_cos_K0_V_U                   | -    | -    | pragma | fourth_order_double_sin_cos_K0_V | rom_1p  | lutram | 1       |
|     fourth_order_double_sin_cos_K1_V_U                   | -    | -    | pragma | fourth_order_double_sin_cos_K1_V | rom_1p  | lutram | 1       |
|     fourth_order_double_sin_cos_K2_V_U                   | -    | -    | pragma | fourth_order_double_sin_cos_K2_V | rom_1p  | lutram | 1       |
|     fourth_order_double_sin_cos_K3_V_U                   | -    | -    | pragma | fourth_order_double_sin_cos_K3_V | rom_1p  | lutram | 1       |
|     fourth_order_double_sin_cos_K4_V_U                   | -    | -    | pragma | fourth_order_double_sin_cos_K4_V | rom_1p  | lutram | 1       |
|  + dft_Pipeline_VITIS_LOOP_21_3                          | 0    | 0    |        |                                  |         |        |         |
|   + sin_or_cos_double_s (grp_sin_or_cos_double_s_fu_110) | 8    | 0    |        |                                  |         |        |         |
|     ref_4oPi_table_256_V_U                               | 8    | -    |        | ref_4oPi_table_256_V             | rom_1p  | auto   | 1       |
|     fourth_order_double_sin_cos_K0_V_U                   | -    | -    | pragma | fourth_order_double_sin_cos_K0_V | rom_1p  | lutram | 1       |
|     fourth_order_double_sin_cos_K1_V_U                   | -    | -    | pragma | fourth_order_double_sin_cos_K1_V | rom_1p  | lutram | 1       |
|     fourth_order_double_sin_cos_K2_V_U                   | -    | -    | pragma | fourth_order_double_sin_cos_K2_V | rom_1p  | lutram | 1       |
|     fourth_order_double_sin_cos_K3_V_U                   | -    | -    | pragma | fourth_order_double_sin_cos_K3_V | rom_1p  | lutram | 1       |
|     fourth_order_double_sin_cos_K4_V_U                   | -    | -    | pragma | fourth_order_double_sin_cos_K4_V | rom_1p  | lutram | 1       |
+----------------------------------------------------------+------+------+--------+----------------------------------+---------+--------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

