// Seed: 2871007599
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_14 = id_14;
  assign id_1 = id_14;
  wire [1 : -1] id_15;
  logic id_16;
  logic id_17;
  ;
endmodule
module module_1 #(
    parameter id_0  = 32'd52,
    parameter id_1  = 32'd56,
    parameter id_15 = 32'd1,
    parameter id_16 = 32'd80,
    parameter id_2  = 32'd86,
    parameter id_20 = 32'd41
) (
    input supply1 _id_0,
    input tri _id_1,
    input supply1 _id_2,
    input wor id_3,
    input supply0 id_4,
    output logic id_5,
    output logic id_6,
    input wor id_7
);
  if (1) begin : LABEL_0
    begin : LABEL_1
      logic [7:0] id_9, id_10, id_11;
      begin : LABEL_2
        logic id_12;
      end
      wire id_13;
      assign id_13 = id_9[1];
      wire [-1 : "" ?  -1 'h0 : 1 'b0] id_14;
    end
  end
  assign id_6 = 1'd0;
  always_latch id_5 <= id_1;
  wire [id_0 : id_0] _id_15;
  always id_6 <= -1'b0;
  wire [1 : id_15] _id_16;
  generate
    logic [7:0][id_1 : id_2] id_17, id_18, id_19[!  -1 : id_16];
  endgenerate
  wire [1 : 1] _id_20;
  assign id_18 = id_0;
  logic id_21;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21
  );
  always_ff
    if (-1)
      wait (-1)
        assume (-1)
        else if (1) id_19[id_20] <= id_0;
  parameter id_22 = -1;
  logic id_23 = -1;
  assign id_18 = id_4;
  logic id_24;
  ;
  logic id_25;
  always id_23 = id_0;
  assign id_25 = -1;
endmodule
