# Microsemi Physical design constraints file

# Version: v12.6 12.900.20.24

# Design Name: VKPFSOC_TOP 

# Input Netlist Format: EDIF 

# Family: PolarFireSoC , Die: MPFS250T_ES , Package: FCG1152 , Speed grade: -1 

# Date generated: Tue Feb 16 16:22:47 2021 


#
# Local clock constraints
#


#
# Region constraints
#


#
# Core cell constraints
#

set_location -inst_name PF_DDR4_C0_0/CCC_0/pll_inst_0 -fixed true -x 732 -y 377
set_location -inst_name PF_DDR4_C0_0/DDRPHY_BLK_0/LANE_6_CTRL/I_LANECTRL -fixed true -x 2111 -y 378
set_location -inst_name PF_DDR4_C0_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL -fixed true -x 1235 -y 378
set_location -inst_name CLOCKS_AND_RESETS_inst_0/PF_XCVR_REF_CLK_C0_0/PF_XCVR_REF_CLK_C0_0/I_IO -fixed true -x 2467 -y 371
set_location -inst_name Video_Pipeline_HDMI_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2 -fixed true -x 2460 -y 344
set_location -inst_name PF_DDR4_C0_0/DLL_0/dll_inst_0 -fixed true -x 734 -y 377
set_location -inst_name PF_DDR4_C0_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL -fixed true -x 1379 -y 378
set_location -inst_name PF_DDR4_C0_0/DDRPHY_BLK_0/LANE_4_CTRL/I_LANECTRL -fixed true -x 1811 -y 378
set_location -inst_name Video_Pipeline_HDMI_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1 -fixed true -x 2460 -y 317
set_location -inst_name Video_Pipeline_HDMI_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0 -fixed true -x 2460 -y 371
set_location -inst_name PF_DDR4_C0_0/DDRPHY_BLK_0/LANE_7_CTRL/I_LANECTRL -fixed true -x 2255 -y 378
set_location -inst_name PF_DDR4_C0_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL -fixed true -x 1523 -y 378
set_location -inst_name PF_DDR4_C0_0/DDRPHY_BLK_0/LANE_1_IOD_READ_TRAINING/I_IOD_0 -fixed true -x 1368 -y 378
set_location -inst_name PF_DDR4_C0_0/DDRPHY_BLK_0/LANE_6_IOD_READ_TRAINING/I_IOD_0 -fixed true -x 2100 -y 378
set_location -inst_name Video_Pipeline_HDMI_0/PF_TX_PLL_C0_0/PF_TX_PLL_C0_0/txpll_isnt_0 -fixed true -x 2466 -y 374
set_location -inst_name PF_DDR4_C0_0/DDRPHY_BLK_0/LANE_4_IOD_READ_TRAINING/I_IOD_0 -fixed true -x 1800 -y 378
set_location -inst_name PF_DDR4_C0_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING/I_IOD_0 -fixed true -x 1656 -y 378
set_location -inst_name PF_DDR4_C0_0/DDRPHY_BLK_0/IOD_BCLK_TRAINING/I_IOD_0 -fixed true -x 936 -y 378
set_location -inst_name PF_DDR4_C0_0/DDRPHY_BLK_0/LANE_7_IOD_READ_TRAINING/I_IOD_0 -fixed true -x 2244 -y 378
set_location -inst_name PF_DDR4_C0_0/DDRPHY_BLK_0/LANE_0_IOD_READ_TRAINING/I_IOD_0 -fixed true -x 1224 -y 378
set_location -inst_name Video_Pipeline_HDMI_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3 -fixed true -x 2461 -y 344
set_location -inst_name PF_DDR4_C0_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL -fixed true -x 1667 -y 378
set_location -inst_name PF_DDR4_C0_0/DDRPHY_BLK_0/LANE_5_IOD_READ_TRAINING/I_IOD_0 -fixed true -x 1956 -y 378
set_location -inst_name PF_DDR4_C0_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING/I_IOD_0 -fixed true -x 1512 -y 378
set_location -inst_name PF_DDR4_C0_0/DDRPHY_BLK_0/LANE_5_CTRL/I_LANECTRL -fixed true -x 1967 -y 378
