;redcode
;assert 1
	MOV -7, <-20
	DJN -1, #-12
	SUB <0, @-1
	JMZ -7, @-20
	SLT 504, 3
	SUB 0, 2
	SLT @-121, 103
	SUB 14, @80
	MOV #-1, <-50
	JMN @11, 3
	JMZ 123, @-106
	DJN -1, @-121
	SUB @127, 106
	ADD #10, 30
	ADD 0, 0
	SLT @-121, 103
	SLT @-121, 103
	SUB 12, @80
	SUB 0, 3
	SUB #121, 116
	MOV -7, <-20
	SUB @127, 106
	JMP 210, 160
	SUB 12, @80
	SUB #11, @130
	SUB 0, 20
	SUB 0, 20
	SUB @-127, 800
	CMP 100, 300
	SUB 0, 30
	ADD 210, 60
	DJN 1, 120
	SLT @-121, 100
	JMP @72, #200
	SPL 0
	SLT #210, 30
	JMP @72, #200
	SUB 0, 2
	SUB <0, @12
	DJN 1, #18
	SUB #121, 116
	MOV #-1, <-50
	SUB <0, @12
	DJN 0, 0
	DJN -1, @-121
	ADD 0, 0
	DJN 4, 0
	CMP 110, 30
	JMN @11, 3
	SUB 0, 20
	SLT @-121, 103
	DJN 0, 0
	SUB 72, @200
	DJN -1, @-121
	DJN -1, @-121
	SUB 0, 2
	SUB <0, @12
	MOV -7, <-20
	SLT @-121, 103
	MOV -123, <-4
	DJN 1, #18
	SUB 0, 3
	ADD #10, 30
	SUB #11, @130
	MOV #-1, <-50
	MOV -123, <-4
	JMN @11, 3
	JMZ 123, @-106
	ADD 0, 0
	MOV #-1, <-50
	MOV -7, <-20
	SLT @-121, 103
	DJN -1, @-121
	MOV -123, <-4
	SLT @-121, 103
	SUB <0, @12
	SUB #11, @130
	JMN @11, 3
	JMZ 123, @-106
	SLT @-121, 103
	DJN -1, @-121
	SUB @127, 106
	SUB #121, 116
	SUB 0, 2
	MOV -123, <-4
	DJN 1, #18
	ADD #10, 30
	MOV -123, <-4
	SUB 0, 2
	SLT @-121, 103
	SUB 0, 3
	CMP 110, 30
	JMN @11, 3
	MOV -123, <-4
	ADD 0, 0
