You are a Triton kernel optimization specialist. Generate the FASTEST possible kernel.

# Target GPU
GPU Name: 4090
Architecture: Ada Lovelace
• Compute Capability: 8.9
• Number of SMs: 128
• Memory Bandwidth: 1008 GB/s
• TF32 Tensor Core TFLOPS: 82.6 with dense
• BFLOAT16 Tensor Core TFLOPS: 165.2 with dense
• FP16 Tensor Core TFLOPS: 165.2 with dense
• Maximum number of registers per thread: 255
• Maximum threads per block: 1024
• Maximum threads per SM: 1536
• Warp size: 32
• Maximum concurrent warps per SM: 48
• Shared memory capacity per SM: 100 KB
• Maximum shared memory per thread block: 99 KB
• L2 cache (global, all SM shared): 72 MB

[OPTIMIZATION STAGE]

## Current Optimization Stage

Focus: Memory efficiency & latency hiding.

Metrics:
- dram__throughput.avg.pct_of_peak_sustained_elapsed
- lts__t_sector_hit_rate.pct
- smsp__warp_issue_stalled_memory_dependency_per_warp_active.pct (<20%)

Rules:
- Increase num_stages only if memory stalls are high
- Do not rewrite access patterns without metric evidence
- Larger BLOCK_K improves reuse but increases register pressure

Autotune:
- If unsure, try num_stages ∈ {1,2,3} on kernel



[CURRENT CODE]
```python
import torch
import torch.nn as nn
import triton
import triton.language as tl


@triton.jit
def depthwise_conv2d_kernel(
    x_ptr,
    w_ptr,
    b_ptr,
    out_ptr,
    N,
    C,
    H,
    W,
    H_OUT,
    W_OUT,
    K_H,
    K_W,
    STRIDE_H,
    STRIDE_W,
    PAD_H,
    PAD_W,
    DIL_H,
    DIL_W,
    HAS_BIAS: tl.constexpr,
    BLOCK_HW: tl.constexpr,
):
    pid_nc = tl.program_id(axis=0)
    pid_hw = tl.program_id(axis=1)
    if pid_nc >= N * C:
        return

    hw_total = H_OUT * W_OUT
    hw_start = pid_hw * BLOCK_HW
    hw_offsets = hw_start + tl.arange(0, BLOCK_HW)
    mask_hw = hw_offsets < hw_total

    w_out_idx = hw_offsets % W_OUT
    h_out_idx = hw_offsets // W_OUT

    n = pid_nc // C
    c = pid_nc % C

    base_in_nc = (n * C + c) * H * W
    base_out_nc = (n * C + c) * H_OUT * W_OUT

    acc = tl.zeros([BLOCK_HW], dtype=tl.float32)

    for kh in range(K_H):
        in_h = h_out_idx * STRIDE_H + kh * DIL_H - PAD_H
        valid_h = (in_h >= 0) & (in_h < H)
        for kw in range(K_W):
            in_w = w_out_idx * STRIDE_W + kw * DIL_W - PAD_W
            valid_w = (in_w >= 0) & (in_w < W)
            mask = mask_hw & valid_h & valid_w

            input_offsets = base_in_nc + in_h * W + in_w
            vals = tl.load(x_ptr + input_offsets, mask=mask, other=0.0).to(tl.float32)

            w_idx = c * K_H * K_W + kh * K_W + kw
            weight = tl.load(w_ptr + w_idx).to(tl.float32)

            acc += vals * weight

    if HAS_BIAS:
        bias = tl.load(b_ptr + c).to(tl.float32)
        acc += bias

    tl.store(out_ptr + base_out_nc + hw_offsets, acc, mask=mask_hw)


@triton.jit
def pointwise_conv2d_kernel(
    x_ptr,
    w_ptr,
    b_ptr,
    out_ptr,
    N,
    C_IN,
    C_OUT,
    H,
    W,
    HAS_BIAS: tl.constexpr,
    BLOCK_OC: tl.constexpr,
    BLOCK_HW: tl.constexpr,
    BLOCK_K: tl.constexpr,
):
    pid_oc = tl.program_id(axis=0)
    pid_hw = tl.program_id(axis=1)

    M = N * H * W
    hw_start = pid_hw * BLOCK_HW
    hw_offsets = hw_start + tl.arange(0, BLOCK_HW)
    mask_hw = hw_offsets < M

    oc_offsets = pid_oc * BLOCK_OC + tl.arange(0, BLOCK_OC)
    mask_oc = oc_offsets < C_OUT

    HW = H * W
    plane_offsets = hw_offsets % HW
    n_offsets = hw_offsets // HW

    acc = tl.zeros([BLOCK_OC, BLOCK_HW], dtype=tl.float32)

    cin_tile = tl.arange(0, BLOCK_K)
    base_n = n_offsets * (C_IN * HW)

    for k_start in range(0, C_IN, BLOCK_K):
        k_offsets = k_start + cin_tile
        mask_k = k_offsets < C_IN

        w_ptrs = w_ptr + oc_offsets[:, None] * C_IN + k_offsets[None, :]
        w = tl.load(w_ptrs, mask=mask_oc[:, None] & mask_k[None, :], other=0.0).to(tl.float32)

        x_ptrs = (
            base_n[None, :]
            + k_offsets[:, None] * HW
            + plane_offsets[None, :]
        )
        vals = tl.load(
            x_ptr + x_ptrs,
            mask=mask_k[:, None] & mask_hw[None, :],
            other=0.0,
        ).to(tl.float32)

        acc += tl.dot(w, vals)

    if HAS_BIAS:
        bias = tl.load(b_ptr + oc_offsets, mask=mask_oc, other=0.0).to(tl.float32)
        acc += bias[:, None]

    out_ptrs = (
        n_offsets[None, :] * C_OUT * HW
        + oc_offsets[:, None] * HW
        + plane_offsets[None, :]
    )
    tl.store(
        out_ptr + out_ptrs,
        acc,
        mask=mask_oc[:, None] & mask_hw[None, :],
    )


def depthwise_conv2d_triton(x, weight, bias, stride, padding, dilation):
    stride_h, stride_w = (stride, stride) if isinstance(stride, int) else stride
    pad_h, pad_w = (padding, padding) if isinstance(padding, int) else padding
    dil_h, dil_w = (dilation, dilation) if isinstance(dilation, int) else dilation

    N, C, H, W = x.shape
    K_H, K_W = weight.shape[-2], weight.shape[-1]

    H_OUT = (H + 2 * pad_h - dil_h * (K_H - 1) - 1) // stride_h + 1
    W_OUT = (W + 2 * pad_w - dil_w * (K_W - 1) - 1) // stride_w + 1

    out = torch.empty((N, C, H_OUT, W_OUT), device=x.device, dtype=x.dtype)

    BLOCK_HW = 128
    grid = (N * C, triton.cdiv(H_OUT * W_OUT, BLOCK_HW))

    depthwise_conv2d_kernel[grid](
        x.contiguous(),
        weight.contiguous(),
        bias.contiguous() if bias is not None else weight,
        out,
        N,
        C,
        H,
        W,
        H_OUT,
        W_OUT,
        K_H,
        K_W,
        stride_h,
        stride_w,
        pad_h,
        pad_w,
        dil_h,
        dil_w,
        HAS_BIAS=int(bias is not None),
        BLOCK_HW=BLOCK_HW,
    )

    return out


def pointwise_conv2d_triton(x, weight, bias):
    N, C_IN, H, W = x.shape
    C_OUT = weight.shape[0]

    weight_2d = weight.view(C_OUT, C_IN).contiguous()
    out = torch.empty((N, C_OUT, H, W), device=x.device, dtype=x.dtype)

    BLOCK_OC = 32
    BLOCK_HW = 128
    BLOCK_K = 32

    grid = (
        triton.cdiv(C_OUT, BLOCK_OC),
        triton.cdiv(N * H * W, BLOCK_HW),
    )

    pointwise_conv2d_kernel[grid](
        x.contiguous(),
        weight_2d,
        bias.contiguous() if bias is not None else weight_2d,
        out,
        N,
        C_IN,
        C_OUT,
        H,
        W,
        HAS_BIAS=int(bias is not None),
        BLOCK_OC=BLOCK_OC,
        BLOCK_HW=BLOCK_HW,
        BLOCK_K=BLOCK_K,
    )

    return out


class ModelNew(nn.Module):
    def __init__(
        self,
        in_channels: int,
        out_channels: int,
        kernel_size: int,
        stride: int = 1,
        padding: int = 0,
        dilation: int = 1,
        bias: bool = False,
    ):
        super().__init__()
        self.depthwise = nn.Conv2d(
            in_channels,
            in_channels,
            kernel_size,
            stride=stride,
            padding=padding,
            dilation=dilation,
            groups=in_channels,
            bias=bias,
        )
        self.pointwise = nn.Conv2d(
            in_channels,
            out_channels,
            kernel_size=1,
            bias=bias,
        )
        self.stride = stride
        self.padding = padding
        self.dilation = dilation

    def forward(self, x: torch.Tensor) -> torch.Tensor:
        x = depthwise_conv2d_triton(
            x,
            self.depthwise.weight,
            self.depthwise.bias,
            stride=self.stride,
            padding=self.padding,
            dilation=self.dilation,
        )
        x = pointwise_conv2d_triton(
            x,
            self.pointwise.weight,
            self.pointwise.bias,
        )
        return x
```

[NCU PROFILING METRICS]
{
  "depthwise_conv2d_kernel": {
    "sm__throughput.avg.pct_of_peak_sustained_elapsed": 75.29,
    "launch__grid_size": 2097152,
    "sm__warps_active.avg.pct_of_peak_sustained_active": 85.92,
    "dram__throughput.avg.pct_of_peak_sustained_elapsed": 73.1,
    "lts__t_sector_hit_rate.pct": 76.69
  },
  "pointwise_conv2d_kernel": {
    "sm__throughput.avg.pct_of_peak_sustained_elapsed": 17.71,
    "launch__grid_size": 131072,
    "sm__warps_active.avg.pct_of_peak_sustained_active": 16.15,
    "dram__throughput.avg.pct_of_peak_sustained_elapsed": 91.52,
    "lts__t_sector_hit_rate.pct": 85.71
  }
}

**Task**: Analyze the NCU metrics and current code, then generate optimized code that maximizes performance.

OUTPUT RULES (STRICT):
1. Follow this exact order:
   1. Imports: torch, torch.nn, triton, triton.language as tl
   2. @triton.jit decorated kernel function(s)
   3. Wrapper function(s) for grid calculation and kernel launch
   4. class ModelNew(nn.Module) that calls your kernels
2. Do NOT include: testing code, if __name__, get_inputs, get_init_inputs

```python
# <optimized Triton code>
```
