 
****************************************
Report : area
Design : chip_top_v2
Version: K-2015.06
Date   : Tue Apr 18 00:10:35 2017
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'chip_top_v2' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    typical (File: /home/ahmedabdelazeem/soc/db/std_cell/typical.db)
    DPRAM (File: /home/ahmedabdelazeem/soc/db/sram/dual_fix/dpram_fast@0C_syn.db)
    USERLIB (File: /home/ahmedabdelazeem/soc/db/sram/single/RA1SHD_fast@0C_syn.db)
    SMIC_PLL_18 (File: /home/ahmedabdelazeem/soc/db/pll/SMIC_PLL_18.db)

Number of ports:                          963
Number of nets:                         12896
Number of cells:                        12189
Number of combinational cells:          10560
Number of sequential cells:              1599
Number of macros/black boxes:              10
Number of buf/inv:                       1269
Number of references:                      60

Combinational area:             165761.166292
Buf/Inv area:                    10098.950523
Noncombinational area:           93169.138058
Macro/Black Box area:          2899011.812500
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:               3157942.116849
Total area:                 undefined
1
