/*
    This file was generated automatically by Alchitry Labs 2.0.29-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module rca #(
        parameter SIZE = 6'h20
    ) (
        input wire [(SIZE)-1:0] a,
        input wire [(SIZE)-1:0] b,
        input wire cin,
        output reg [(SIZE)-1:0] s,
        output reg cout
    );
    logic [31:0] R_0bcab23d_i;
    logic [31:0] RR_0bcab23d_i;
    logic [(SIZE + 1'h1)-1:0] carry;
    logic start = 1'h0;
    logic step = 1'h1;
    logic [(SIZE)-1:0] M_fa_a;
    logic [(SIZE)-1:0] M_fa_b;
    logic [(SIZE)-1:0] M_fa_cin;
    logic [(SIZE)-1:0] M_fa_s;
    logic [(SIZE)-1:0] M_fa_cout;
    
    genvar idx_0_1648194812;
    
    generate
        for (idx_0_1648194812 = 0; idx_0_1648194812 < SIZE; idx_0_1648194812 = idx_0_1648194812 + 1) begin: forLoop_idx_0_1648194812
            fa fa (
                .a(M_fa_a[idx_0_1648194812]),
                .b(M_fa_b[idx_0_1648194812]),
                .cin(M_fa_cin[idx_0_1648194812]),
                .s(M_fa_s[idx_0_1648194812]),
                .cout(M_fa_cout[idx_0_1648194812])
            );
        end
    endgenerate
    
    
    always @* begin
        carry[1'h0] = cin;
        for (RR_0bcab23d_i = 0; RR_0bcab23d_i < SIZE; RR_0bcab23d_i = RR_0bcab23d_i + 1) begin
      R_0bcab23d_i = (start) + RR_0bcab23d_i * (step);
            M_fa_a[R_0bcab23d_i] = a[R_0bcab23d_i];
            M_fa_b[R_0bcab23d_i] = b[R_0bcab23d_i];
            M_fa_cin[R_0bcab23d_i] = carry[R_0bcab23d_i];
            carry[R_0bcab23d_i + 1'h1] = M_fa_cout[R_0bcab23d_i];
        end
        s = M_fa_s;
        cout = carry[SIZE];
    end
    
    
endmodule