

================================================================
== Vitis HLS Report for 'pe_array'
================================================================
* Date:           Mon Mar  8 16:16:32 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        systolic_array
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.676 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       11|       11|  0.110 us|  0.110 us|    6|    6|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+
        |              |           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |   Instance   |   Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+
        |load_a13_U0   |load_a13   |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
        |load_a14_U0   |load_a14   |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
        |load_a15_U0   |load_a15   |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
        |PE19_U0       |PE19       |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
        |PE20_U0       |PE20       |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
        |PE22_U0       |PE22       |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
        |PE21_U0       |PE21       |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
        |PE23_U0       |PE23       |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
        |PE25_U0       |PE25       |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
        |PE24_U0       |PE24       |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
        |PE26_U0       |PE26       |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
        |PE27_U0       |PE27       |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
        |load_b16_U0   |load_b16   |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
        |load_b17_U0   |load_b17   |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
        |load_b18_U0   |load_b18   |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
        |drain_a28_U0  |drain_a28  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
        |drain_b31_U0  |drain_b31  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
        |drain_a29_U0  |drain_a29  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
        |drain_b32_U0  |drain_b32  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
        |drain_a30_U0  |drain_a30  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
        |drain_b33_U0  |drain_b33  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
        +--------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      40|    -|
|FIFO             |        -|     -|    2376|    1608|    -|
|Instance         |        -|     -|     200|    2190|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|       6|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    2582|    3892|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------+-----------+---------+----+----+-----+-----+
    |   Instance   |   Module  | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------+-----------+---------+----+----+-----+-----+
    |PE19_U0       |PE19       |        0|   0|   9|  115|    0|
    |PE20_U0       |PE20       |        0|   0|  10|  124|    0|
    |PE21_U0       |PE21       |        0|   0|  10|  124|    0|
    |PE22_U0       |PE22       |        0|   0|   9|  115|    0|
    |PE23_U0       |PE23       |        0|   0|   9|  115|    0|
    |PE24_U0       |PE24       |        0|   0|  10|  124|    0|
    |PE25_U0       |PE25       |        0|   0|  10|  124|    0|
    |PE26_U0       |PE26       |        0|   0|  10|  124|    0|
    |PE27_U0       |PE27       |        0|   0|  10|  124|    0|
    |drain_a28_U0  |drain_a28  |        0|   0|   9|   88|    0|
    |drain_a29_U0  |drain_a29  |        0|   0|   9|   88|    0|
    |drain_a30_U0  |drain_a30  |        0|   0|   9|   88|    0|
    |drain_b31_U0  |drain_b31  |        0|   0|   9|   88|    0|
    |drain_b32_U0  |drain_b32  |        0|   0|   9|   88|    0|
    |drain_b33_U0  |drain_b33  |        0|   0|   9|   88|    0|
    |load_a13_U0   |load_a13   |        0|   0|  10|   97|    0|
    |load_a14_U0   |load_a14   |        0|   0|  10|   97|    0|
    |load_a15_U0   |load_a15   |        0|   0|  10|   97|    0|
    |load_b16_U0   |load_b16   |        0|   0|   9|   88|    0|
    |load_b17_U0   |load_b17   |        0|   0|  10|   97|    0|
    |load_b18_U0   |load_b18   |        0|   0|  10|   97|    0|
    +--------------+-----------+---------+----+----+-----+-----+
    |Total         |           |        0|   0| 200| 2190|    0|
    +--------------+-----------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+----+----+-----+------+-----+---------+
    |       Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |A_inter_0_0_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |A_inter_0_1_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |A_inter_0_2_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |A_inter_0_3_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |A_inter_1_0_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |A_inter_1_1_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |A_inter_1_2_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |A_inter_1_3_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |A_inter_2_0_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |A_inter_2_1_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |A_inter_2_2_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |A_inter_2_3_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |B_inter_0_0_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |B_inter_0_1_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |B_inter_0_2_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |B_inter_1_0_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |B_inter_1_1_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |B_inter_1_2_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |B_inter_2_0_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |B_inter_2_1_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |B_inter_2_2_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |B_inter_3_0_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |B_inter_3_1_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |B_inter_3_2_V_U  |        0|  99|   0|    -|     2|   32|       64|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |Total            |        0|2376|   0|    0|    48|  768|     1536|
    +-----------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |PE21_U0_start_full_n          |       and|   0|  0|   2|           1|           1|
    |PE24_U0_start_full_n          |       and|   0|  0|   2|           1|           1|
    |PE25_U0_start_full_n          |       and|   0|  0|   2|           1|           1|
    |PE27_U0_start_full_n          |       and|   0|  0|   2|           1|           1|
    |ap_idle                       |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue              |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                  |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                 |       and|   0|  0|   2|           1|           1|
    |load_a13_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |load_a14_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |load_a15_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |load_b16_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |load_b17_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |load_b18_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_load_a13_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_a14_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_a15_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_b16_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_b17_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_b18_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0|  40|          20|          20|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_load_a13_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_load_a14_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_load_a15_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_load_b16_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_load_b17_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_load_b18_U0_ap_ready  |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  54|         12|    6|         12|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_sync_reg_load_a13_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_load_a14_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_load_a15_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_load_b16_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_load_b17_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_load_b18_U0_ap_ready  |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             |  6|   0|    6|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|A_0_address0  |  out|    2|   ap_memory|           A_0|         array|
|A_0_ce0       |  out|    1|   ap_memory|           A_0|         array|
|A_0_d0        |  out|   32|   ap_memory|           A_0|         array|
|A_0_q0        |   in|   32|   ap_memory|           A_0|         array|
|A_0_we0       |  out|    1|   ap_memory|           A_0|         array|
|A_0_address1  |  out|    2|   ap_memory|           A_0|         array|
|A_0_ce1       |  out|    1|   ap_memory|           A_0|         array|
|A_0_d1        |  out|   32|   ap_memory|           A_0|         array|
|A_0_q1        |   in|   32|   ap_memory|           A_0|         array|
|A_0_we1       |  out|    1|   ap_memory|           A_0|         array|
|A_1_address0  |  out|    2|   ap_memory|           A_1|         array|
|A_1_ce0       |  out|    1|   ap_memory|           A_1|         array|
|A_1_d0        |  out|   32|   ap_memory|           A_1|         array|
|A_1_q0        |   in|   32|   ap_memory|           A_1|         array|
|A_1_we0       |  out|    1|   ap_memory|           A_1|         array|
|A_1_address1  |  out|    2|   ap_memory|           A_1|         array|
|A_1_ce1       |  out|    1|   ap_memory|           A_1|         array|
|A_1_d1        |  out|   32|   ap_memory|           A_1|         array|
|A_1_q1        |   in|   32|   ap_memory|           A_1|         array|
|A_1_we1       |  out|    1|   ap_memory|           A_1|         array|
|A_2_address0  |  out|    2|   ap_memory|           A_2|         array|
|A_2_ce0       |  out|    1|   ap_memory|           A_2|         array|
|A_2_d0        |  out|   32|   ap_memory|           A_2|         array|
|A_2_q0        |   in|   32|   ap_memory|           A_2|         array|
|A_2_we0       |  out|    1|   ap_memory|           A_2|         array|
|A_2_address1  |  out|    2|   ap_memory|           A_2|         array|
|A_2_ce1       |  out|    1|   ap_memory|           A_2|         array|
|A_2_d1        |  out|   32|   ap_memory|           A_2|         array|
|A_2_q1        |   in|   32|   ap_memory|           A_2|         array|
|A_2_we1       |  out|    1|   ap_memory|           A_2|         array|
|ap_clk        |   in|    1|  ap_ctrl_hs|      pe_array|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|      pe_array|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|      pe_array|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|      pe_array|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|      pe_array|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|      pe_array|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|      pe_array|  return value|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%A_inter_0_0_V = alloca i64 1" [source/systolic_array.cpp:69]   --->   Operation 15 'alloca' 'A_inter_0_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%A_inter_0_1_V = alloca i64 1" [source/systolic_array.cpp:69]   --->   Operation 16 'alloca' 'A_inter_0_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%A_inter_0_2_V = alloca i64 1" [source/systolic_array.cpp:69]   --->   Operation 17 'alloca' 'A_inter_0_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%A_inter_0_3_V = alloca i64 1" [source/systolic_array.cpp:69]   --->   Operation 18 'alloca' 'A_inter_0_3_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%A_inter_1_0_V = alloca i64 1" [source/systolic_array.cpp:69]   --->   Operation 19 'alloca' 'A_inter_1_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%A_inter_1_1_V = alloca i64 1" [source/systolic_array.cpp:69]   --->   Operation 20 'alloca' 'A_inter_1_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%A_inter_1_2_V = alloca i64 1" [source/systolic_array.cpp:69]   --->   Operation 21 'alloca' 'A_inter_1_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%A_inter_1_3_V = alloca i64 1" [source/systolic_array.cpp:69]   --->   Operation 22 'alloca' 'A_inter_1_3_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%A_inter_2_0_V = alloca i64 1" [source/systolic_array.cpp:69]   --->   Operation 23 'alloca' 'A_inter_2_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%A_inter_2_1_V = alloca i64 1" [source/systolic_array.cpp:69]   --->   Operation 24 'alloca' 'A_inter_2_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%A_inter_2_2_V = alloca i64 1" [source/systolic_array.cpp:69]   --->   Operation 25 'alloca' 'A_inter_2_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%A_inter_2_3_V = alloca i64 1" [source/systolic_array.cpp:69]   --->   Operation 26 'alloca' 'A_inter_2_3_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%B_inter_0_0_V = alloca i64 1" [source/systolic_array.cpp:71]   --->   Operation 27 'alloca' 'B_inter_0_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%B_inter_0_1_V = alloca i64 1" [source/systolic_array.cpp:71]   --->   Operation 28 'alloca' 'B_inter_0_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%B_inter_0_2_V = alloca i64 1" [source/systolic_array.cpp:71]   --->   Operation 29 'alloca' 'B_inter_0_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%B_inter_1_0_V = alloca i64 1" [source/systolic_array.cpp:71]   --->   Operation 30 'alloca' 'B_inter_1_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%B_inter_1_1_V = alloca i64 1" [source/systolic_array.cpp:71]   --->   Operation 31 'alloca' 'B_inter_1_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%B_inter_1_2_V = alloca i64 1" [source/systolic_array.cpp:71]   --->   Operation 32 'alloca' 'B_inter_1_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%B_inter_2_0_V = alloca i64 1" [source/systolic_array.cpp:71]   --->   Operation 33 'alloca' 'B_inter_2_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%B_inter_2_1_V = alloca i64 1" [source/systolic_array.cpp:71]   --->   Operation 34 'alloca' 'B_inter_2_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%B_inter_2_2_V = alloca i64 1" [source/systolic_array.cpp:71]   --->   Operation 35 'alloca' 'B_inter_2_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%B_inter_3_0_V = alloca i64 1" [source/systolic_array.cpp:71]   --->   Operation 36 'alloca' 'B_inter_3_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%B_inter_3_1_V = alloca i64 1" [source/systolic_array.cpp:71]   --->   Operation 37 'alloca' 'B_inter_3_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%B_inter_3_2_V = alloca i64 1" [source/systolic_array.cpp:71]   --->   Operation 38 'alloca' 'B_inter_3_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 39 [2/2] (0.00ns)   --->   "%call_ln80 = call void @load_a13, i32 %A_inter_0_0_V, i32 %A_0" [source/systolic_array.cpp:80]   --->   Operation 39 'call' 'call_ln80' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln80 = call void @load_a14, i32 %A_inter_1_0_V, i32 %A_1" [source/systolic_array.cpp:80]   --->   Operation 40 'call' 'call_ln80' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln80 = call void @load_a15, i32 %A_inter_2_0_V, i32 %A_2" [source/systolic_array.cpp:80]   --->   Operation 41 'call' 'call_ln80' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln87 = call void @load_b16, i32 %B_inter_0_0_V" [source/systolic_array.cpp:87]   --->   Operation 42 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln87 = call void @load_b17, i32 %B_inter_0_1_V" [source/systolic_array.cpp:87]   --->   Operation 43 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln87 = call void @load_b18, i32 %B_inter_0_2_V" [source/systolic_array.cpp:87]   --->   Operation 44 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln80 = call void @load_a13, i32 %A_inter_0_0_V, i32 %A_0" [source/systolic_array.cpp:80]   --->   Operation 45 'call' 'call_ln80' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln80 = call void @load_a14, i32 %A_inter_1_0_V, i32 %A_1" [source/systolic_array.cpp:80]   --->   Operation 46 'call' 'call_ln80' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln80 = call void @load_a15, i32 %A_inter_2_0_V, i32 %A_2" [source/systolic_array.cpp:80]   --->   Operation 47 'call' 'call_ln80' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln87 = call void @load_b16, i32 %B_inter_0_0_V" [source/systolic_array.cpp:87]   --->   Operation 48 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln87 = call void @load_b17, i32 %B_inter_0_1_V" [source/systolic_array.cpp:87]   --->   Operation 49 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln87 = call void @load_b18, i32 %B_inter_0_2_V" [source/systolic_array.cpp:87]   --->   Operation 50 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln98 = call void @PE19, i32 %A_inter_0_0_V, i32 %B_inter_0_0_V, i32 %A_inter_0_1_V, i32 %B_inter_1_0_V" [source/systolic_array.cpp:98]   --->   Operation 51 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln98 = call void @PE19, i32 %A_inter_0_0_V, i32 %B_inter_0_0_V, i32 %A_inter_0_1_V, i32 %B_inter_1_0_V" [source/systolic_array.cpp:98]   --->   Operation 52 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln98 = call void @PE20, i32 %A_inter_0_1_V, i32 %B_inter_0_1_V, i32 %A_inter_0_2_V, i32 %B_inter_1_1_V" [source/systolic_array.cpp:98]   --->   Operation 53 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln98 = call void @PE22, i32 %A_inter_1_0_V, i32 %B_inter_1_0_V, i32 %A_inter_1_1_V, i32 %B_inter_2_0_V" [source/systolic_array.cpp:98]   --->   Operation 54 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln98 = call void @PE20, i32 %A_inter_0_1_V, i32 %B_inter_0_1_V, i32 %A_inter_0_2_V, i32 %B_inter_1_1_V" [source/systolic_array.cpp:98]   --->   Operation 55 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln98 = call void @PE22, i32 %A_inter_1_0_V, i32 %B_inter_1_0_V, i32 %A_inter_1_1_V, i32 %B_inter_2_0_V" [source/systolic_array.cpp:98]   --->   Operation 56 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln98 = call void @PE21, i32 %A_inter_0_2_V, i32 %B_inter_0_2_V, i32 %A_inter_0_3_V, i32 %B_inter_1_2_V" [source/systolic_array.cpp:98]   --->   Operation 57 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln98 = call void @PE23, i32 %A_inter_1_1_V, i32 %B_inter_1_1_V, i32 %A_inter_1_2_V, i32 %B_inter_2_1_V" [source/systolic_array.cpp:98]   --->   Operation 58 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln98 = call void @PE25, i32 %A_inter_2_0_V, i32 %B_inter_2_0_V, i32 %A_inter_2_1_V, i32 %B_inter_3_0_V" [source/systolic_array.cpp:98]   --->   Operation 59 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln98 = call void @PE21, i32 %A_inter_0_2_V, i32 %B_inter_0_2_V, i32 %A_inter_0_3_V, i32 %B_inter_1_2_V" [source/systolic_array.cpp:98]   --->   Operation 60 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln98 = call void @PE23, i32 %A_inter_1_1_V, i32 %B_inter_1_1_V, i32 %A_inter_1_2_V, i32 %B_inter_2_1_V" [source/systolic_array.cpp:98]   --->   Operation 61 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln98 = call void @PE25, i32 %A_inter_2_0_V, i32 %B_inter_2_0_V, i32 %A_inter_2_1_V, i32 %B_inter_3_0_V" [source/systolic_array.cpp:98]   --->   Operation 62 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln98 = call void @PE24, i32 %A_inter_1_2_V, i32 %B_inter_1_2_V, i32 %A_inter_1_3_V, i32 %B_inter_2_2_V" [source/systolic_array.cpp:98]   --->   Operation 63 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln98 = call void @PE26, i32 %A_inter_2_1_V, i32 %B_inter_2_1_V, i32 %A_inter_2_2_V, i32 %B_inter_3_1_V" [source/systolic_array.cpp:98]   --->   Operation 64 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln106 = call void @drain_a28, i32 %A_inter_0_3_V" [source/systolic_array.cpp:106]   --->   Operation 65 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln112 = call void @drain_b31, i32 %B_inter_3_0_V" [source/systolic_array.cpp:112]   --->   Operation 66 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln98 = call void @PE24, i32 %A_inter_1_2_V, i32 %B_inter_1_2_V, i32 %A_inter_1_3_V, i32 %B_inter_2_2_V" [source/systolic_array.cpp:98]   --->   Operation 67 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln98 = call void @PE26, i32 %A_inter_2_1_V, i32 %B_inter_2_1_V, i32 %A_inter_2_2_V, i32 %B_inter_3_1_V" [source/systolic_array.cpp:98]   --->   Operation 68 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln106 = call void @drain_a28, i32 %A_inter_0_3_V" [source/systolic_array.cpp:106]   --->   Operation 69 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln112 = call void @drain_b31, i32 %B_inter_3_0_V" [source/systolic_array.cpp:112]   --->   Operation 70 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln98 = call void @PE27, i32 %A_inter_2_2_V, i32 %B_inter_2_2_V, i32 %A_inter_2_3_V, i32 %B_inter_3_2_V" [source/systolic_array.cpp:98]   --->   Operation 71 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 72 [2/2] (0.00ns)   --->   "%call_ln106 = call void @drain_a29, i32 %A_inter_1_3_V" [source/systolic_array.cpp:106]   --->   Operation 72 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln112 = call void @drain_b32, i32 %B_inter_3_1_V" [source/systolic_array.cpp:112]   --->   Operation 73 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln98 = call void @PE27, i32 %A_inter_2_2_V, i32 %B_inter_2_2_V, i32 %A_inter_2_3_V, i32 %B_inter_3_2_V" [source/systolic_array.cpp:98]   --->   Operation 74 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln106 = call void @drain_a29, i32 %A_inter_1_3_V" [source/systolic_array.cpp:106]   --->   Operation 75 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln112 = call void @drain_b32, i32 %B_inter_3_1_V" [source/systolic_array.cpp:112]   --->   Operation 76 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln106 = call void @drain_a30, i32 %A_inter_2_3_V" [source/systolic_array.cpp:106]   --->   Operation 77 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 78 [2/2] (0.00ns)   --->   "%call_ln112 = call void @drain_b33, i32 %B_inter_3_2_V" [source/systolic_array.cpp:112]   --->   Operation 78 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1"   --->   Operation 79 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @A_inter_LF_0_NF_LF_0_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %A_inter_0_0_V, i32 %A_inter_0_0_V"   --->   Operation 80 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_inter_0_0_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%empty_20 = specchannel i32 @_ssdm_op_SpecChannel, void @A_inter_LF_0_NF_LF_1_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %A_inter_0_1_V, i32 %A_inter_0_1_V"   --->   Operation 82 'specchannel' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_inter_0_1_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%empty_21 = specchannel i32 @_ssdm_op_SpecChannel, void @A_inter_LF_0_NF_LF_2_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %A_inter_0_2_V, i32 %A_inter_0_2_V"   --->   Operation 84 'specchannel' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_inter_0_2_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%empty_22 = specchannel i32 @_ssdm_op_SpecChannel, void @A_inter_LF_0_NF_LF_3_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %A_inter_0_3_V, i32 %A_inter_0_3_V"   --->   Operation 86 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_inter_0_3_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%empty_23 = specchannel i32 @_ssdm_op_SpecChannel, void @A_inter_LF_1_NF_LF_0_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %A_inter_1_0_V, i32 %A_inter_1_0_V"   --->   Operation 88 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_inter_1_0_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%empty_24 = specchannel i32 @_ssdm_op_SpecChannel, void @A_inter_LF_1_NF_LF_1_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %A_inter_1_1_V, i32 %A_inter_1_1_V"   --->   Operation 90 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_inter_1_1_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%empty_25 = specchannel i32 @_ssdm_op_SpecChannel, void @A_inter_LF_1_NF_LF_2_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %A_inter_1_2_V, i32 %A_inter_1_2_V"   --->   Operation 92 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_inter_1_2_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%empty_26 = specchannel i32 @_ssdm_op_SpecChannel, void @A_inter_LF_1_NF_LF_3_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %A_inter_1_3_V, i32 %A_inter_1_3_V"   --->   Operation 94 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_inter_1_3_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%empty_27 = specchannel i32 @_ssdm_op_SpecChannel, void @A_inter_LF_2_NF_LF_0_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %A_inter_2_0_V, i32 %A_inter_2_0_V"   --->   Operation 96 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_inter_2_0_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%empty_28 = specchannel i32 @_ssdm_op_SpecChannel, void @A_inter_LF_2_NF_LF_1_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %A_inter_2_1_V, i32 %A_inter_2_1_V"   --->   Operation 98 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_inter_2_1_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%empty_29 = specchannel i32 @_ssdm_op_SpecChannel, void @A_inter_LF_2_NF_LF_2_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %A_inter_2_2_V, i32 %A_inter_2_2_V"   --->   Operation 100 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_inter_2_2_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%empty_30 = specchannel i32 @_ssdm_op_SpecChannel, void @A_inter_LF_2_NF_LF_3_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %A_inter_2_3_V, i32 %A_inter_2_3_V"   --->   Operation 102 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_inter_2_3_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @B_inter_LF_0_NF_LF_0_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %B_inter_0_0_V, i32 %B_inter_0_0_V"   --->   Operation 104 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_inter_0_0_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%empty_32 = specchannel i32 @_ssdm_op_SpecChannel, void @B_inter_LF_0_NF_LF_1_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %B_inter_0_1_V, i32 %B_inter_0_1_V"   --->   Operation 106 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_inter_0_1_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%empty_33 = specchannel i32 @_ssdm_op_SpecChannel, void @B_inter_LF_0_NF_LF_2_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %B_inter_0_2_V, i32 %B_inter_0_2_V"   --->   Operation 108 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_inter_0_2_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @B_inter_LF_1_NF_LF_0_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %B_inter_1_0_V, i32 %B_inter_1_0_V"   --->   Operation 110 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_inter_1_0_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%empty_35 = specchannel i32 @_ssdm_op_SpecChannel, void @B_inter_LF_1_NF_LF_1_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %B_inter_1_1_V, i32 %B_inter_1_1_V"   --->   Operation 112 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_inter_1_1_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @B_inter_LF_1_NF_LF_2_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %B_inter_1_2_V, i32 %B_inter_1_2_V"   --->   Operation 114 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_inter_1_2_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%empty_37 = specchannel i32 @_ssdm_op_SpecChannel, void @B_inter_LF_2_NF_LF_0_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %B_inter_2_0_V, i32 %B_inter_2_0_V"   --->   Operation 116 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_inter_2_0_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%empty_38 = specchannel i32 @_ssdm_op_SpecChannel, void @B_inter_LF_2_NF_LF_1_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %B_inter_2_1_V, i32 %B_inter_2_1_V"   --->   Operation 118 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_inter_2_1_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @B_inter_LF_2_NF_LF_2_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %B_inter_2_2_V, i32 %B_inter_2_2_V"   --->   Operation 120 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_inter_2_2_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%empty_40 = specchannel i32 @_ssdm_op_SpecChannel, void @B_inter_LF_3_NF_LF_0_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %B_inter_3_0_V, i32 %B_inter_3_0_V"   --->   Operation 122 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_inter_3_0_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%empty_41 = specchannel i32 @_ssdm_op_SpecChannel, void @B_inter_LF_3_NF_LF_1_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %B_inter_3_1_V, i32 %B_inter_3_1_V"   --->   Operation 124 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_inter_3_1_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%empty_42 = specchannel i32 @_ssdm_op_SpecChannel, void @B_inter_LF_3_NF_LF_2_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %B_inter_3_2_V, i32 %B_inter_3_2_V"   --->   Operation 126 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_inter_3_2_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/2] (0.00ns)   --->   "%call_ln106 = call void @drain_a30, i32 %A_inter_2_3_V" [source/systolic_array.cpp:106]   --->   Operation 128 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln112 = call void @drain_b33, i32 %B_inter_3_2_V" [source/systolic_array.cpp:112]   --->   Operation 129 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%ret_ln115 = ret" [source/systolic_array.cpp:115]   --->   Operation 130 'ret' 'ret_ln115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
A_inter_0_0_V            (alloca              ) [ 011111111111111]
A_inter_0_1_V            (alloca              ) [ 001111111111111]
A_inter_0_2_V            (alloca              ) [ 001111111111111]
A_inter_0_3_V            (alloca              ) [ 001111111111111]
A_inter_1_0_V            (alloca              ) [ 011111111111111]
A_inter_1_1_V            (alloca              ) [ 001111111111111]
A_inter_1_2_V            (alloca              ) [ 001111111111111]
A_inter_1_3_V            (alloca              ) [ 001111111111111]
A_inter_2_0_V            (alloca              ) [ 011111111111111]
A_inter_2_1_V            (alloca              ) [ 001111111111111]
A_inter_2_2_V            (alloca              ) [ 001111111111111]
A_inter_2_3_V            (alloca              ) [ 001111111111111]
B_inter_0_0_V            (alloca              ) [ 011111111111111]
B_inter_0_1_V            (alloca              ) [ 011111111111111]
B_inter_0_2_V            (alloca              ) [ 011111111111111]
B_inter_1_0_V            (alloca              ) [ 001111111111111]
B_inter_1_1_V            (alloca              ) [ 001111111111111]
B_inter_1_2_V            (alloca              ) [ 001111111111111]
B_inter_2_0_V            (alloca              ) [ 001111111111111]
B_inter_2_1_V            (alloca              ) [ 001111111111111]
B_inter_2_2_V            (alloca              ) [ 001111111111111]
B_inter_3_0_V            (alloca              ) [ 001111111111111]
B_inter_3_1_V            (alloca              ) [ 001111111111111]
B_inter_3_2_V            (alloca              ) [ 001111111111111]
call_ln80                (call                ) [ 000000000000000]
call_ln80                (call                ) [ 000000000000000]
call_ln80                (call                ) [ 000000000000000]
call_ln87                (call                ) [ 000000000000000]
call_ln87                (call                ) [ 000000000000000]
call_ln87                (call                ) [ 000000000000000]
call_ln98                (call                ) [ 000000000000000]
call_ln98                (call                ) [ 000000000000000]
call_ln98                (call                ) [ 000000000000000]
call_ln98                (call                ) [ 000000000000000]
call_ln98                (call                ) [ 000000000000000]
call_ln98                (call                ) [ 000000000000000]
call_ln98                (call                ) [ 000000000000000]
call_ln98                (call                ) [ 000000000000000]
call_ln106               (call                ) [ 000000000000000]
call_ln112               (call                ) [ 000000000000000]
call_ln98                (call                ) [ 000000000000000]
call_ln106               (call                ) [ 000000000000000]
call_ln112               (call                ) [ 000000000000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 000000000000000]
empty                    (specchannel         ) [ 000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000]
empty_20                 (specchannel         ) [ 000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000]
empty_21                 (specchannel         ) [ 000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000]
empty_22                 (specchannel         ) [ 000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000]
empty_23                 (specchannel         ) [ 000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000]
empty_24                 (specchannel         ) [ 000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000]
empty_25                 (specchannel         ) [ 000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000]
empty_26                 (specchannel         ) [ 000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000]
empty_27                 (specchannel         ) [ 000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000]
empty_28                 (specchannel         ) [ 000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000]
empty_29                 (specchannel         ) [ 000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000]
empty_30                 (specchannel         ) [ 000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000]
empty_31                 (specchannel         ) [ 000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000]
empty_32                 (specchannel         ) [ 000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000]
empty_33                 (specchannel         ) [ 000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000]
empty_34                 (specchannel         ) [ 000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000]
empty_35                 (specchannel         ) [ 000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000]
empty_36                 (specchannel         ) [ 000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000]
empty_37                 (specchannel         ) [ 000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000]
empty_38                 (specchannel         ) [ 000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000]
empty_39                 (specchannel         ) [ 000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000]
empty_40                 (specchannel         ) [ 000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000]
empty_41                 (specchannel         ) [ 000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000]
empty_42                 (specchannel         ) [ 000000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000000]
call_ln106               (call                ) [ 000000000000000]
call_ln112               (call                ) [ 000000000000000]
ret_ln115                (ret                 ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_a13"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_a14"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_a15"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_b16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_b17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_b18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE19"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE20"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE22"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE21"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE23"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE25"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE24"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE26"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="drain_a28"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="drain_b31"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE27"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="drain_a29"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="drain_b32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="drain_a30"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="drain_b33"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_inter_LF_0_NF_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_inter_LF_0_NF_LF_1_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_inter_LF_0_NF_LF_2_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_inter_LF_0_NF_LF_3_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_inter_LF_1_NF_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_inter_LF_1_NF_LF_1_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_inter_LF_1_NF_LF_2_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_inter_LF_1_NF_LF_3_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_inter_LF_2_NF_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_inter_LF_2_NF_LF_1_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_inter_LF_2_NF_LF_2_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_inter_LF_2_NF_LF_3_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_inter_LF_0_NF_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_inter_LF_0_NF_LF_1_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_inter_LF_0_NF_LF_2_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_inter_LF_1_NF_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_inter_LF_1_NF_LF_1_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_inter_LF_1_NF_LF_2_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_inter_LF_2_NF_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_inter_LF_2_NF_LF_1_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_inter_LF_2_NF_LF_2_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_inter_LF_3_NF_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_inter_LF_3_NF_LF_1_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_inter_LF_3_NF_LF_2_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="A_inter_0_0_V_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_inter_0_0_V/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="A_inter_0_1_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_inter_0_1_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="A_inter_0_2_V_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_inter_0_2_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="A_inter_0_3_V_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_inter_0_3_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="A_inter_1_0_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_inter_1_0_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="A_inter_1_1_V_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_inter_1_1_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="A_inter_1_2_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_inter_1_2_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="A_inter_1_3_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_inter_1_3_V/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="A_inter_2_0_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_inter_2_0_V/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="A_inter_2_1_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_inter_2_1_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="A_inter_2_2_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_inter_2_2_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="A_inter_2_3_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_inter_2_3_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="B_inter_0_0_V_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_inter_0_0_V/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="B_inter_0_1_V_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_inter_0_1_V/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="B_inter_0_2_V_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_inter_0_2_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="B_inter_1_0_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_inter_1_0_V/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="B_inter_1_1_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_inter_1_1_V/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="B_inter_1_2_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_inter_1_2_V/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="B_inter_2_0_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_inter_2_0_V/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="B_inter_2_1_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_inter_2_1_V/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="B_inter_2_2_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_inter_2_2_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="B_inter_3_0_V_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_inter_3_0_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="B_inter_3_1_V_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_inter_3_1_V/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="B_inter_3_2_V_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_inter_3_2_V/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_load_a13_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln80/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_load_a14_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="32" slack="0"/>
<pin id="227" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln80/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_load_a15_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="32" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln80/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_PE19_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="0" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="2"/>
<pin id="240" dir="0" index="2" bw="32" slack="2"/>
<pin id="241" dir="0" index="3" bw="32" slack="2"/>
<pin id="242" dir="0" index="4" bw="32" slack="2"/>
<pin id="243" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln98/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_PE20_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="0" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="4"/>
<pin id="248" dir="0" index="2" bw="32" slack="4"/>
<pin id="249" dir="0" index="3" bw="32" slack="4"/>
<pin id="250" dir="0" index="4" bw="32" slack="4"/>
<pin id="251" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln98/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_PE22_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="0" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="4"/>
<pin id="256" dir="0" index="2" bw="32" slack="4"/>
<pin id="257" dir="0" index="3" bw="32" slack="4"/>
<pin id="258" dir="0" index="4" bw="32" slack="4"/>
<pin id="259" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln98/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_PE21_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="0" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="6"/>
<pin id="264" dir="0" index="2" bw="32" slack="6"/>
<pin id="265" dir="0" index="3" bw="32" slack="6"/>
<pin id="266" dir="0" index="4" bw="32" slack="6"/>
<pin id="267" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln98/7 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_PE23_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="0" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="6"/>
<pin id="272" dir="0" index="2" bw="32" slack="6"/>
<pin id="273" dir="0" index="3" bw="32" slack="6"/>
<pin id="274" dir="0" index="4" bw="32" slack="6"/>
<pin id="275" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln98/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_PE25_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="0" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="6"/>
<pin id="280" dir="0" index="2" bw="32" slack="6"/>
<pin id="281" dir="0" index="3" bw="32" slack="6"/>
<pin id="282" dir="0" index="4" bw="32" slack="6"/>
<pin id="283" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln98/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_PE24_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="0" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="8"/>
<pin id="288" dir="0" index="2" bw="32" slack="8"/>
<pin id="289" dir="0" index="3" bw="32" slack="8"/>
<pin id="290" dir="0" index="4" bw="32" slack="8"/>
<pin id="291" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln98/9 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_PE26_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="0" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="8"/>
<pin id="296" dir="0" index="2" bw="32" slack="8"/>
<pin id="297" dir="0" index="3" bw="32" slack="8"/>
<pin id="298" dir="0" index="4" bw="32" slack="8"/>
<pin id="299" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln98/9 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_PE27_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="0" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="10"/>
<pin id="304" dir="0" index="2" bw="32" slack="10"/>
<pin id="305" dir="0" index="3" bw="32" slack="10"/>
<pin id="306" dir="0" index="4" bw="32" slack="10"/>
<pin id="307" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln98/11 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_load_b16_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="0" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln87/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_load_b17_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="0" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln87/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_load_b18_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="0" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln87/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_drain_a28_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="0" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="8"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln106/9 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_drain_b31_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="0" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="8"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln112/9 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_drain_a29_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="0" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="10"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln106/11 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_drain_b32_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="0" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="10"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln112/11 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_drain_a30_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="12"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln106/13 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_drain_b33_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="0" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="12"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln112/13 "/>
</bind>
</comp>

<comp id="354" class="1005" name="A_inter_0_0_V_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="A_inter_0_0_V "/>
</bind>
</comp>

<comp id="360" class="1005" name="A_inter_0_1_V_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="2"/>
<pin id="362" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="A_inter_0_1_V "/>
</bind>
</comp>

<comp id="366" class="1005" name="A_inter_0_2_V_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="4"/>
<pin id="368" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="A_inter_0_2_V "/>
</bind>
</comp>

<comp id="372" class="1005" name="A_inter_0_3_V_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="6"/>
<pin id="374" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="A_inter_0_3_V "/>
</bind>
</comp>

<comp id="378" class="1005" name="A_inter_1_0_V_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="A_inter_1_0_V "/>
</bind>
</comp>

<comp id="384" class="1005" name="A_inter_1_1_V_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="4"/>
<pin id="386" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="A_inter_1_1_V "/>
</bind>
</comp>

<comp id="390" class="1005" name="A_inter_1_2_V_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="6"/>
<pin id="392" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="A_inter_1_2_V "/>
</bind>
</comp>

<comp id="396" class="1005" name="A_inter_1_3_V_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="8"/>
<pin id="398" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="A_inter_1_3_V "/>
</bind>
</comp>

<comp id="402" class="1005" name="A_inter_2_0_V_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="A_inter_2_0_V "/>
</bind>
</comp>

<comp id="408" class="1005" name="A_inter_2_1_V_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="6"/>
<pin id="410" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="A_inter_2_1_V "/>
</bind>
</comp>

<comp id="414" class="1005" name="A_inter_2_2_V_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="8"/>
<pin id="416" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="A_inter_2_2_V "/>
</bind>
</comp>

<comp id="420" class="1005" name="A_inter_2_3_V_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="10"/>
<pin id="422" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="A_inter_2_3_V "/>
</bind>
</comp>

<comp id="426" class="1005" name="B_inter_0_0_V_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="B_inter_0_0_V "/>
</bind>
</comp>

<comp id="432" class="1005" name="B_inter_0_1_V_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="B_inter_0_1_V "/>
</bind>
</comp>

<comp id="438" class="1005" name="B_inter_0_2_V_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="B_inter_0_2_V "/>
</bind>
</comp>

<comp id="444" class="1005" name="B_inter_1_0_V_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="2"/>
<pin id="446" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="B_inter_1_0_V "/>
</bind>
</comp>

<comp id="450" class="1005" name="B_inter_1_1_V_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="4"/>
<pin id="452" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="B_inter_1_1_V "/>
</bind>
</comp>

<comp id="456" class="1005" name="B_inter_1_2_V_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="6"/>
<pin id="458" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="B_inter_1_2_V "/>
</bind>
</comp>

<comp id="462" class="1005" name="B_inter_2_0_V_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="4"/>
<pin id="464" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="B_inter_2_0_V "/>
</bind>
</comp>

<comp id="468" class="1005" name="B_inter_2_1_V_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="6"/>
<pin id="470" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="B_inter_2_1_V "/>
</bind>
</comp>

<comp id="474" class="1005" name="B_inter_2_2_V_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="8"/>
<pin id="476" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="B_inter_2_2_V "/>
</bind>
</comp>

<comp id="480" class="1005" name="B_inter_3_0_V_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="6"/>
<pin id="482" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="B_inter_3_0_V "/>
</bind>
</comp>

<comp id="486" class="1005" name="B_inter_3_1_V_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="8"/>
<pin id="488" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="B_inter_3_1_V "/>
</bind>
</comp>

<comp id="492" class="1005" name="B_inter_3_2_V_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="10"/>
<pin id="494" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="B_inter_3_2_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="2" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="4" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="244"><net_src comp="20" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="260"><net_src comp="24" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="268"><net_src comp="26" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="276"><net_src comp="28" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="284"><net_src comp="30" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="300"><net_src comp="34" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="308"><net_src comp="40" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="313"><net_src comp="14" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="16" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="18" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="36" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="38" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="42" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="44" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="46" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="48" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="120" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="363"><net_src comp="124" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="237" pin=3"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="369"><net_src comp="128" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="245" pin=3"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="375"><net_src comp="132" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="261" pin=3"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="381"><net_src comp="136" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="387"><net_src comp="140" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="253" pin=3"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="393"><net_src comp="144" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="269" pin=3"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="399"><net_src comp="148" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="285" pin=3"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="405"><net_src comp="152" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="411"><net_src comp="156" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="277" pin=3"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="417"><net_src comp="160" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="293" pin=3"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="423"><net_src comp="164" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="301" pin=3"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="429"><net_src comp="168" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="435"><net_src comp="172" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="441"><net_src comp="176" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="447"><net_src comp="180" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="237" pin=4"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="453"><net_src comp="184" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="245" pin=4"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="459"><net_src comp="188" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="261" pin=4"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="465"><net_src comp="192" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="253" pin=4"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="471"><net_src comp="196" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="269" pin=4"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="477"><net_src comp="200" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="285" pin=4"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="483"><net_src comp="204" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="277" pin=4"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="489"><net_src comp="208" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="293" pin=4"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="495"><net_src comp="212" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="301" pin=4"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="349" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_0 | {}
	Port: A_1 | {}
	Port: A_2 | {}
 - Input state : 
	Port: pe_array : A_0 | {1 2 }
	Port: pe_array : A_1 | {1 2 }
	Port: pe_array : A_2 | {1 2 }
  - Chain level:
	State 1
		call_ln80 : 1
		call_ln80 : 1
		call_ln80 : 1
		call_ln87 : 1
		call_ln87 : 1
		call_ln87 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  Delay  |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |  grp_load_a13_fu_216 |  0.427  |    7    |    26   |
|          |  grp_load_a14_fu_223 |  0.427  |    7    |    26   |
|          |  grp_load_a15_fu_230 |  0.427  |    7    |    26   |
|          |    grp_PE19_fu_237   |    0    |    5    |    17   |
|          |    grp_PE20_fu_245   |    0    |    5    |    17   |
|          |    grp_PE22_fu_253   |    0    |    5    |    17   |
|          |    grp_PE21_fu_261   |    0    |    5    |    17   |
|          |    grp_PE23_fu_269   |    0    |    5    |    17   |
|          |    grp_PE25_fu_277   |    0    |    5    |    17   |
|          |    grp_PE24_fu_285   |    0    |    5    |    17   |
|   call   |    grp_PE26_fu_293   |    0    |    5    |    17   |
|          |    grp_PE27_fu_301   |    0    |    5    |    17   |
|          |  grp_load_b16_fu_309 |    0    |    5    |    17   |
|          |  grp_load_b17_fu_314 |    0    |    5    |    17   |
|          |  grp_load_b18_fu_319 |    0    |    5    |    17   |
|          | grp_drain_a28_fu_324 |    0    |    5    |    17   |
|          | grp_drain_b31_fu_329 |    0    |    5    |    17   |
|          | grp_drain_a29_fu_334 |    0    |    5    |    17   |
|          | grp_drain_b32_fu_339 |    0    |    5    |    17   |
|          | grp_drain_a30_fu_344 |    0    |    5    |    17   |
|          | grp_drain_b33_fu_349 |    0    |    5    |    17   |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |  1.281  |   111   |   384   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|A_inter_0_0_V_reg_354|   32   |
|A_inter_0_1_V_reg_360|   32   |
|A_inter_0_2_V_reg_366|   32   |
|A_inter_0_3_V_reg_372|   32   |
|A_inter_1_0_V_reg_378|   32   |
|A_inter_1_1_V_reg_384|   32   |
|A_inter_1_2_V_reg_390|   32   |
|A_inter_1_3_V_reg_396|   32   |
|A_inter_2_0_V_reg_402|   32   |
|A_inter_2_1_V_reg_408|   32   |
|A_inter_2_2_V_reg_414|   32   |
|A_inter_2_3_V_reg_420|   32   |
|B_inter_0_0_V_reg_426|   32   |
|B_inter_0_1_V_reg_432|   32   |
|B_inter_0_2_V_reg_438|   32   |
|B_inter_1_0_V_reg_444|   32   |
|B_inter_1_1_V_reg_450|   32   |
|B_inter_1_2_V_reg_456|   32   |
|B_inter_2_0_V_reg_462|   32   |
|B_inter_2_1_V_reg_468|   32   |
|B_inter_2_2_V_reg_474|   32   |
|B_inter_3_0_V_reg_480|   32   |
|B_inter_3_1_V_reg_486|   32   |
|B_inter_3_2_V_reg_492|   32   |
+---------------------+--------+
|        Total        |   768  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   111  |   384  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   768  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   879  |   384  |
+-----------+--------+--------+--------+
