// Seed: 2672522571
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_13 = id_1;
  wire id_14;
endmodule
module module_1 (
    output tri   id_0,
    output wire  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    output wand  id_4,
    input  tri1  id_5,
    input  wand  id_6,
    output tri0  id_7,
    input  wand  id_8
);
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10
  );
  wire id_11;
endmodule
