

================================================================
== Vitis HLS Report for 'MVAU_hls_1'
================================================================
* Date:           Thu Jun 19 16:18:21 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_MVAU_hls_1
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.385 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8831|     8831|  88.310 us|  88.310 us|  8832|  8832|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Matrix_Vector_Activate_Batch_fu_128  |Matrix_Vector_Activate_Batch  |     8828|     8828|  88.280 us|  88.280 us|  8828|  8828|       no|
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln34 = call void @Matrix_Vector_Activate_Batch, i32 %in0_V, i400 %out_V, i31 %weights_0, i31 %weights_1, i31 %weights_2, i31 %weights_3, i31 %weights_4, i31 %weights_5, i31 %weights_6, i32 %weights_7, i31 %weights_8, i32 %weights_9, i31 %weights_10, i31 %weights_11, i31 %weights_12, i30 %weights_13, i32 %weights_14, i31 %weights_15, i32 %weights_16, i31 %weights_17, i31 %weights_18, i31 %weights_19, i31 %weights_20, i31 %weights_21, i31 %weights_22, i31 %weights_23, i31 %weights_24, i32 %weights_25, i31 %weights_26, i31 %weights_27, i31 %weights_28, i31 %weights_29, i31 %weights_30, i31 %weights_31, i31 %weights_32, i31 %weights_33, i31 %weights_34, i31 %weights_35, i31 %weights_36, i32 %weights_37, i31 %weights_38, i31 %weights_39, i31 %weights_40, i31 %weights_41, i31 %weights_42, i31 %weights_43, i31 %weights_44, i31 %weights_45, i31 %weights_46, i31 %weights_47, i31 %weights_48, i32 %weights_49" [/home/changhong/prj/finn/notebooks/EF-US-Engine-Free-Unstructured-Sparsity-Design-Alleviates-Accelerator-Bottlenecks/casestudy1/LeNet_MNIST/build/auto/home/changhong/prj/finn/notebooks/EF-US-Engine-Free-Unstructured-Sparsity-Design-Alleviates-Accelerator-Bottlenecks/casestudy1/LeNet_MNIST/tmp/auto/code_gen_ipgen_MVAU_hls_1_ssfw25sx/top_MVAU_hls_1.cpp:34]   --->   Operation 5 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.38>
ST_3 : Operation 6 [1/2] (6.38ns)   --->   "%call_ln34 = call void @Matrix_Vector_Activate_Batch, i32 %in0_V, i400 %out_V, i31 %weights_0, i31 %weights_1, i31 %weights_2, i31 %weights_3, i31 %weights_4, i31 %weights_5, i31 %weights_6, i32 %weights_7, i31 %weights_8, i32 %weights_9, i31 %weights_10, i31 %weights_11, i31 %weights_12, i30 %weights_13, i32 %weights_14, i31 %weights_15, i32 %weights_16, i31 %weights_17, i31 %weights_18, i31 %weights_19, i31 %weights_20, i31 %weights_21, i31 %weights_22, i31 %weights_23, i31 %weights_24, i32 %weights_25, i31 %weights_26, i31 %weights_27, i31 %weights_28, i31 %weights_29, i31 %weights_30, i31 %weights_31, i31 %weights_32, i31 %weights_33, i31 %weights_34, i31 %weights_35, i31 %weights_36, i32 %weights_37, i31 %weights_38, i31 %weights_39, i31 %weights_40, i31 %weights_41, i31 %weights_42, i31 %weights_43, i31 %weights_44, i31 %weights_45, i31 %weights_46, i31 %weights_47, i31 %weights_48, i32 %weights_49" [/home/changhong/prj/finn/notebooks/EF-US-Engine-Free-Unstructured-Sparsity-Design-Alleviates-Accelerator-Bottlenecks/casestudy1/LeNet_MNIST/build/auto/home/changhong/prj/finn/notebooks/EF-US-Engine-Free-Unstructured-Sparsity-Design-Alleviates-Accelerator-Bottlenecks/casestudy1/LeNet_MNIST/tmp/auto/code_gen_ipgen_MVAU_hls_1_ssfw25sx/top_MVAU_hls_1.cpp:34]   --->   Operation 6 'call' 'call_ln34' <Predicate = true> <Delay = 6.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln23 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [/home/changhong/prj/finn/notebooks/EF-US-Engine-Free-Unstructured-Sparsity-Design-Alleviates-Accelerator-Bottlenecks/casestudy1/LeNet_MNIST/build/auto/home/changhong/prj/finn/notebooks/EF-US-Engine-Free-Unstructured-Sparsity-Design-Alleviates-Accelerator-Bottlenecks/casestudy1/LeNet_MNIST/tmp/auto/code_gen_ipgen_MVAU_hls_1_ssfw25sx/top_MVAU_hls_1.cpp:23]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln23 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [/home/changhong/prj/finn/notebooks/EF-US-Engine-Free-Unstructured-Sparsity-Design-Alleviates-Accelerator-Bottlenecks/casestudy1/LeNet_MNIST/build/auto/home/changhong/prj/finn/notebooks/EF-US-Engine-Free-Unstructured-Sparsity-Design-Alleviates-Accelerator-Bottlenecks/casestudy1/LeNet_MNIST/tmp/auto/code_gen_ipgen_MVAU_hls_1_ssfw25sx/top_MVAU_hls_1.cpp:23]   --->   Operation 8 'specinterface' 'specinterface_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in0_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in0_V"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i400 %out_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i400 %out_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln36 = ret" [/home/changhong/prj/finn/notebooks/EF-US-Engine-Free-Unstructured-Sparsity-Design-Alleviates-Accelerator-Bottlenecks/casestudy1/LeNet_MNIST/build/auto/home/changhong/prj/finn/notebooks/EF-US-Engine-Free-Unstructured-Sparsity-Design-Alleviates-Accelerator-Bottlenecks/casestudy1/LeNet_MNIST/tmp/auto/code_gen_ipgen_MVAU_hls_1_ssfw25sx/top_MVAU_hls_1.cpp:36]   --->   Operation 13 'ret' 'ret_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ weights_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_32]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_33]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_34]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_35]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_36]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_37]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_38]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_39]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_42]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_44]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_45]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_46]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_47]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_48]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_49]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln34          (call         ) [ 00000]
spectopmodule_ln23 (spectopmodule) [ 00000]
specinterface_ln23 (specinterface) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
ret_ln36           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weights_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weights_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weights_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weights_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weights_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weights_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weights_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weights_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weights_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weights_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weights_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weights_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weights_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="weights_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weights_18">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weights_19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weights_20">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="weights_21">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="weights_22">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="weights_23">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="weights_24">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="weights_25">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="weights_26">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="weights_27">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="weights_28">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="weights_29">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="weights_30">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="weights_31">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="weights_32">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_32"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="weights_33">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_33"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="weights_34">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_34"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="weights_35">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_35"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="weights_36">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_36"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="weights_37">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_37"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="weights_38">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_38"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="weights_39">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_39"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="weights_40">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_40"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="weights_41">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_41"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="weights_42">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_42"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="weights_43">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_43"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="weights_44">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_44"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="weights_45">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_45"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="weights_46">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_46"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="weights_47">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_47"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="weights_48">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_48"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="weights_49">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_49"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Matrix_Vector_Activate_Batch"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="grp_Matrix_Vector_Activate_Batch_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="400" slack="0"/>
<pin id="132" dir="0" index="3" bw="31" slack="0"/>
<pin id="133" dir="0" index="4" bw="31" slack="0"/>
<pin id="134" dir="0" index="5" bw="31" slack="0"/>
<pin id="135" dir="0" index="6" bw="31" slack="0"/>
<pin id="136" dir="0" index="7" bw="31" slack="0"/>
<pin id="137" dir="0" index="8" bw="31" slack="0"/>
<pin id="138" dir="0" index="9" bw="31" slack="0"/>
<pin id="139" dir="0" index="10" bw="32" slack="0"/>
<pin id="140" dir="0" index="11" bw="31" slack="0"/>
<pin id="141" dir="0" index="12" bw="32" slack="0"/>
<pin id="142" dir="0" index="13" bw="31" slack="0"/>
<pin id="143" dir="0" index="14" bw="31" slack="0"/>
<pin id="144" dir="0" index="15" bw="31" slack="0"/>
<pin id="145" dir="0" index="16" bw="30" slack="0"/>
<pin id="146" dir="0" index="17" bw="32" slack="0"/>
<pin id="147" dir="0" index="18" bw="31" slack="0"/>
<pin id="148" dir="0" index="19" bw="32" slack="0"/>
<pin id="149" dir="0" index="20" bw="31" slack="0"/>
<pin id="150" dir="0" index="21" bw="31" slack="0"/>
<pin id="151" dir="0" index="22" bw="31" slack="0"/>
<pin id="152" dir="0" index="23" bw="31" slack="0"/>
<pin id="153" dir="0" index="24" bw="31" slack="0"/>
<pin id="154" dir="0" index="25" bw="31" slack="0"/>
<pin id="155" dir="0" index="26" bw="31" slack="0"/>
<pin id="156" dir="0" index="27" bw="31" slack="0"/>
<pin id="157" dir="0" index="28" bw="32" slack="0"/>
<pin id="158" dir="0" index="29" bw="31" slack="0"/>
<pin id="159" dir="0" index="30" bw="31" slack="0"/>
<pin id="160" dir="0" index="31" bw="31" slack="0"/>
<pin id="161" dir="0" index="32" bw="31" slack="0"/>
<pin id="162" dir="0" index="33" bw="31" slack="0"/>
<pin id="163" dir="0" index="34" bw="31" slack="0"/>
<pin id="164" dir="0" index="35" bw="31" slack="0"/>
<pin id="165" dir="0" index="36" bw="31" slack="0"/>
<pin id="166" dir="0" index="37" bw="31" slack="0"/>
<pin id="167" dir="0" index="38" bw="31" slack="0"/>
<pin id="168" dir="0" index="39" bw="31" slack="0"/>
<pin id="169" dir="0" index="40" bw="32" slack="0"/>
<pin id="170" dir="0" index="41" bw="31" slack="0"/>
<pin id="171" dir="0" index="42" bw="31" slack="0"/>
<pin id="172" dir="0" index="43" bw="31" slack="0"/>
<pin id="173" dir="0" index="44" bw="31" slack="0"/>
<pin id="174" dir="0" index="45" bw="31" slack="0"/>
<pin id="175" dir="0" index="46" bw="31" slack="0"/>
<pin id="176" dir="0" index="47" bw="31" slack="0"/>
<pin id="177" dir="0" index="48" bw="31" slack="0"/>
<pin id="178" dir="0" index="49" bw="31" slack="0"/>
<pin id="179" dir="0" index="50" bw="31" slack="0"/>
<pin id="180" dir="0" index="51" bw="31" slack="0"/>
<pin id="181" dir="0" index="52" bw="32" slack="0"/>
<pin id="182" dir="1" index="53" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln34/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="183"><net_src comp="104" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="128" pin=4"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="128" pin=5"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="128" pin=6"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="128" pin=7"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="128" pin=8"/></net>

<net id="192"><net_src comp="16" pin="0"/><net_sink comp="128" pin=9"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="128" pin=10"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="128" pin=11"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="128" pin=12"/></net>

<net id="196"><net_src comp="24" pin="0"/><net_sink comp="128" pin=13"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="128" pin=14"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="128" pin=15"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="128" pin=16"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="128" pin=17"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="128" pin=18"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="128" pin=19"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="128" pin=20"/></net>

<net id="204"><net_src comp="40" pin="0"/><net_sink comp="128" pin=21"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="128" pin=22"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="128" pin=23"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="128" pin=24"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="128" pin=25"/></net>

<net id="209"><net_src comp="50" pin="0"/><net_sink comp="128" pin=26"/></net>

<net id="210"><net_src comp="52" pin="0"/><net_sink comp="128" pin=27"/></net>

<net id="211"><net_src comp="54" pin="0"/><net_sink comp="128" pin=28"/></net>

<net id="212"><net_src comp="56" pin="0"/><net_sink comp="128" pin=29"/></net>

<net id="213"><net_src comp="58" pin="0"/><net_sink comp="128" pin=30"/></net>

<net id="214"><net_src comp="60" pin="0"/><net_sink comp="128" pin=31"/></net>

<net id="215"><net_src comp="62" pin="0"/><net_sink comp="128" pin=32"/></net>

<net id="216"><net_src comp="64" pin="0"/><net_sink comp="128" pin=33"/></net>

<net id="217"><net_src comp="66" pin="0"/><net_sink comp="128" pin=34"/></net>

<net id="218"><net_src comp="68" pin="0"/><net_sink comp="128" pin=35"/></net>

<net id="219"><net_src comp="70" pin="0"/><net_sink comp="128" pin=36"/></net>

<net id="220"><net_src comp="72" pin="0"/><net_sink comp="128" pin=37"/></net>

<net id="221"><net_src comp="74" pin="0"/><net_sink comp="128" pin=38"/></net>

<net id="222"><net_src comp="76" pin="0"/><net_sink comp="128" pin=39"/></net>

<net id="223"><net_src comp="78" pin="0"/><net_sink comp="128" pin=40"/></net>

<net id="224"><net_src comp="80" pin="0"/><net_sink comp="128" pin=41"/></net>

<net id="225"><net_src comp="82" pin="0"/><net_sink comp="128" pin=42"/></net>

<net id="226"><net_src comp="84" pin="0"/><net_sink comp="128" pin=43"/></net>

<net id="227"><net_src comp="86" pin="0"/><net_sink comp="128" pin=44"/></net>

<net id="228"><net_src comp="88" pin="0"/><net_sink comp="128" pin=45"/></net>

<net id="229"><net_src comp="90" pin="0"/><net_sink comp="128" pin=46"/></net>

<net id="230"><net_src comp="92" pin="0"/><net_sink comp="128" pin=47"/></net>

<net id="231"><net_src comp="94" pin="0"/><net_sink comp="128" pin=48"/></net>

<net id="232"><net_src comp="96" pin="0"/><net_sink comp="128" pin=49"/></net>

<net id="233"><net_src comp="98" pin="0"/><net_sink comp="128" pin=50"/></net>

<net id="234"><net_src comp="100" pin="0"/><net_sink comp="128" pin=51"/></net>

<net id="235"><net_src comp="102" pin="0"/><net_sink comp="128" pin=52"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {2 3 }
 - Input state : 
	Port: MVAU_hls_1 : in0_V | {2 3 }
	Port: MVAU_hls_1 : weights_0 | {2 3 }
	Port: MVAU_hls_1 : weights_1 | {2 3 }
	Port: MVAU_hls_1 : weights_2 | {2 3 }
	Port: MVAU_hls_1 : weights_3 | {2 3 }
	Port: MVAU_hls_1 : weights_4 | {2 3 }
	Port: MVAU_hls_1 : weights_5 | {2 3 }
	Port: MVAU_hls_1 : weights_6 | {2 3 }
	Port: MVAU_hls_1 : weights_7 | {2 3 }
	Port: MVAU_hls_1 : weights_8 | {2 3 }
	Port: MVAU_hls_1 : weights_9 | {2 3 }
	Port: MVAU_hls_1 : weights_10 | {2 3 }
	Port: MVAU_hls_1 : weights_11 | {2 3 }
	Port: MVAU_hls_1 : weights_12 | {2 3 }
	Port: MVAU_hls_1 : weights_13 | {2 3 }
	Port: MVAU_hls_1 : weights_14 | {2 3 }
	Port: MVAU_hls_1 : weights_15 | {2 3 }
	Port: MVAU_hls_1 : weights_16 | {2 3 }
	Port: MVAU_hls_1 : weights_17 | {2 3 }
	Port: MVAU_hls_1 : weights_18 | {2 3 }
	Port: MVAU_hls_1 : weights_19 | {2 3 }
	Port: MVAU_hls_1 : weights_20 | {2 3 }
	Port: MVAU_hls_1 : weights_21 | {2 3 }
	Port: MVAU_hls_1 : weights_22 | {2 3 }
	Port: MVAU_hls_1 : weights_23 | {2 3 }
	Port: MVAU_hls_1 : weights_24 | {2 3 }
	Port: MVAU_hls_1 : weights_25 | {2 3 }
	Port: MVAU_hls_1 : weights_26 | {2 3 }
	Port: MVAU_hls_1 : weights_27 | {2 3 }
	Port: MVAU_hls_1 : weights_28 | {2 3 }
	Port: MVAU_hls_1 : weights_29 | {2 3 }
	Port: MVAU_hls_1 : weights_30 | {2 3 }
	Port: MVAU_hls_1 : weights_31 | {2 3 }
	Port: MVAU_hls_1 : weights_32 | {2 3 }
	Port: MVAU_hls_1 : weights_33 | {2 3 }
	Port: MVAU_hls_1 : weights_34 | {2 3 }
	Port: MVAU_hls_1 : weights_35 | {2 3 }
	Port: MVAU_hls_1 : weights_36 | {2 3 }
	Port: MVAU_hls_1 : weights_37 | {2 3 }
	Port: MVAU_hls_1 : weights_38 | {2 3 }
	Port: MVAU_hls_1 : weights_39 | {2 3 }
	Port: MVAU_hls_1 : weights_40 | {2 3 }
	Port: MVAU_hls_1 : weights_41 | {2 3 }
	Port: MVAU_hls_1 : weights_42 | {2 3 }
	Port: MVAU_hls_1 : weights_43 | {2 3 }
	Port: MVAU_hls_1 : weights_44 | {2 3 }
	Port: MVAU_hls_1 : weights_45 | {2 3 }
	Port: MVAU_hls_1 : weights_46 | {2 3 }
	Port: MVAU_hls_1 : weights_47 | {2 3 }
	Port: MVAU_hls_1 : weights_48 | {2 3 }
	Port: MVAU_hls_1 : weights_49 | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   call   | grp_Matrix_Vector_Activate_Batch_fu_128 |   150   |  156.8  |   8796  |  305901 |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |   150   |  156.8  |   8796  |  305901 |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
| weights_0|    1   |    0   |    0   |
| weights_1|    1   |    0   |    0   |
|weights_10|    1   |    0   |    0   |
|weights_11|    1   |    0   |    0   |
|weights_12|    1   |    0   |    0   |
|weights_13|    1   |    0   |    0   |
|weights_14|    1   |    0   |    0   |
|weights_15|    1   |    0   |    0   |
|weights_16|    1   |    0   |    0   |
|weights_17|    1   |    0   |    0   |
|weights_18|    1   |    0   |    0   |
|weights_19|    1   |    0   |    0   |
| weights_2|    1   |    0   |    0   |
|weights_20|    1   |    0   |    0   |
|weights_21|    1   |    0   |    0   |
|weights_22|    1   |    0   |    0   |
|weights_23|    1   |    0   |    0   |
|weights_24|    1   |    0   |    0   |
|weights_25|    1   |    0   |    0   |
|weights_26|    1   |    0   |    0   |
|weights_27|    1   |    0   |    0   |
|weights_28|    1   |    0   |    0   |
|weights_29|    1   |    0   |    0   |
| weights_3|    1   |    0   |    0   |
|weights_30|    1   |    0   |    0   |
|weights_31|    1   |    0   |    0   |
|weights_32|    1   |    0   |    0   |
|weights_33|    1   |    0   |    0   |
|weights_34|    1   |    0   |    0   |
|weights_35|    1   |    0   |    0   |
|weights_36|    1   |    0   |    0   |
|weights_37|    1   |    0   |    0   |
|weights_38|    1   |    0   |    0   |
|weights_39|    1   |    0   |    0   |
| weights_4|    1   |    0   |    0   |
|weights_40|    1   |    0   |    0   |
|weights_41|    1   |    0   |    0   |
|weights_42|    1   |    0   |    0   |
|weights_43|    1   |    0   |    0   |
|weights_44|    1   |    0   |    0   |
|weights_45|    1   |    0   |    0   |
|weights_46|    1   |    0   |    0   |
|weights_47|    1   |    0   |    0   |
|weights_48|    1   |    0   |    0   |
|weights_49|    1   |    0   |    0   |
| weights_5|    1   |    0   |    0   |
| weights_6|    1   |    0   |    0   |
| weights_7|    1   |    0   |    0   |
| weights_8|    1   |    0   |    0   |
| weights_9|    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |   50   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   150  |   156  |  8796  | 305901 |
|   Memory  |   50   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   50   |   150  |   156  |  8796  | 305901 |
+-----------+--------+--------+--------+--------+--------+
