{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522356042692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522356042703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 29 23:40:42 2018 " "Processing started: Thu Mar 29 23:40:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522356042703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522356042703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sha256_spi -c sha256_spi " "Command: quartus_map --read_settings_files=on --write_settings_files=off sha256_spi -c sha256_spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522356042703 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1522356043310 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522356043393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522356043393 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 sha256_core.v(25) " "Verilog HDL Expression warning at sha256_core.v(25): truncated literal to match 8 bits" {  } { { "../../src/sha/Vanilla/sha256_core.v" "" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_core.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1522356064889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/sha256-core/src/sha/vanilla/sha256_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/sha256-core/src/sha/vanilla/sha256_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_core " "Found entity 1: sha256_core" {  } { { "../../src/sha/Vanilla/sha256_core.v" "" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_core.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522356064897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522356064897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/sha256-core/src/sha/vanilla/sha256_coefs.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/sha256-core/src/sha/vanilla/sha256_coefs.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_coefs " "Found entity 1: sha256_coefs" {  } { { "../../src/sha/Vanilla/sha256_coefs.v" "" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_coefs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522356064904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522356064904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/sha256-core/src/sha/vanilla/sha256_math.v 6 6 " "Found 6 design units, including 6 entities, in source file /workspace/sha256-core/src/sha/vanilla/sha256_math.v" { { "Info" "ISGN_ENTITY_NAME" "1 ch " "Found entity 1: ch" {  } { { "../../src/sha/Vanilla/sha256_math.v" "" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522356064913 ""} { "Info" "ISGN_ENTITY_NAME" "2 maj " "Found entity 2: maj" {  } { { "../../src/sha/Vanilla/sha256_math.v" "" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522356064913 ""} { "Info" "ISGN_ENTITY_NAME" "3 sum0 " "Found entity 3: sum0" {  } { { "../../src/sha/Vanilla/sha256_math.v" "" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522356064913 ""} { "Info" "ISGN_ENTITY_NAME" "4 sum1 " "Found entity 4: sum1" {  } { { "../../src/sha/Vanilla/sha256_math.v" "" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522356064913 ""} { "Info" "ISGN_ENTITY_NAME" "5 sigm0 " "Found entity 5: sigm0" {  } { { "../../src/sha/Vanilla/sha256_math.v" "" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522356064913 ""} { "Info" "ISGN_ENTITY_NAME" "6 sigm1 " "Found entity 6: sigm1" {  } { { "../../src/sha/Vanilla/sha256_math.v" "" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522356064913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522356064913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/sha256-core/src/spi/spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/sha256-core/src/spi/spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "../../src/spi/spi_slave.v" "" { Text "C:/workspace/sha256-core/src/spi/spi_slave.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522356064919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522356064919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/sha256-core/src/top/sha256_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/sha256-core/src/top/sha256_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_spi " "Found entity 1: sha256_spi" {  } { { "../../src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/top/sha256_spi.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522356064927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522356064927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_lpm_add.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_lpm_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_lpm_add " "Found entity 1: adder_lpm_add" {  } { { "adder_lpm_add.v" "" { Text "C:/workspace/sha256-core/projects/quartus1/adder_lpm_add.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522356064935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522356064935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "par_add_6.v 1 1 " "Found 1 design units, including 1 entities, in source file par_add_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_6 " "Found entity 1: par_add_6" {  } { { "par_add_6.v" "" { Text "C:/workspace/sha256-core/projects/quartus1/par_add_6.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522356064944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522356064944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "par_add_7.v 1 1 " "Found 1 design units, including 1 entities, in source file par_add_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_7 " "Found entity 1: par_add_7" {  } { { "par_add_7.v" "" { Text "C:/workspace/sha256-core/projects/quartus1/par_add_7.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522356064952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522356064952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "par_add_4.v 1 1 " "Found 1 design units, including 1 entities, in source file par_add_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_4 " "Found entity 1: par_add_4" {  } { { "par_add_4.v" "" { Text "C:/workspace/sha256-core/projects/quartus1/par_add_4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522356064962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522356064962 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ss_edge sha256_spi.v(76) " "Verilog HDL Implicit Net warning at sha256_spi.v(76): created implicit net for \"ss_edge\"" {  } { { "../../src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/top/sha256_spi.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522356064962 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sck_edge_f sha256_spi.v(77) " "Verilog HDL Implicit Net warning at sha256_spi.v(77): created implicit net for \"sck_edge_f\"" {  } { { "../../src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/top/sha256_spi.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522356064962 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sck_edge_r sha256_spi.v(78) " "Verilog HDL Implicit Net warning at sha256_spi.v(78): created implicit net for \"sck_edge_r\"" {  } { { "../../src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/top/sha256_spi.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522356064962 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sha256_spi " "Elaborating entity \"sha256_spi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522356065130 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_edge sha256_spi.v(76) " "Verilog HDL or VHDL warning at sha256_spi.v(76): object \"ss_edge\" assigned a value but never read" {  } { { "../../src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/top/sha256_spi.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522356065132 "|sha256_spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_core sha256_core:sha256_core_inst " "Elaborating entity \"sha256_core\" for hierarchy \"sha256_core:sha256_core_inst\"" {  } { { "../../src/top/sha256_spi.v" "sha256_core_inst" { Text "C:/workspace/sha256-core/src/top/sha256_spi.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522356065135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum0 sha256_core:sha256_core_inst\|sum0:inst_sum0 " "Elaborating entity \"sum0\" for hierarchy \"sha256_core:sha256_core_inst\|sum0:inst_sum0\"" {  } { { "../../src/sha/Vanilla/sha256_core.v" "inst_sum0" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_core.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522356067033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum1 sha256_core:sha256_core_inst\|sum1:inst_sum1 " "Elaborating entity \"sum1\" for hierarchy \"sha256_core:sha256_core_inst\|sum1:inst_sum1\"" {  } { { "../../src/sha/Vanilla/sha256_core.v" "inst_sum1" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_core.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522356067038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigm0 sha256_core:sha256_core_inst\|sigm0:inst_sigm0 " "Elaborating entity \"sigm0\" for hierarchy \"sha256_core:sha256_core_inst\|sigm0:inst_sigm0\"" {  } { { "../../src/sha/Vanilla/sha256_core.v" "inst_sigm0" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_core.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522356067045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigm1 sha256_core:sha256_core_inst\|sigm1:inst_sigm1 " "Elaborating entity \"sigm1\" for hierarchy \"sha256_core:sha256_core_inst\|sigm1:inst_sigm1\"" {  } { { "../../src/sha/Vanilla/sha256_core.v" "inst_sigm1" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_core.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522356067051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ch sha256_core:sha256_core_inst\|ch:inst_ch " "Elaborating entity \"ch\" for hierarchy \"sha256_core:sha256_core_inst\|ch:inst_ch\"" {  } { { "../../src/sha/Vanilla/sha256_core.v" "inst_ch" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_core.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522356067055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maj sha256_core:sha256_core_inst\|maj:inst_maj " "Elaborating entity \"maj\" for hierarchy \"sha256_core:sha256_core_inst\|maj:inst_maj\"" {  } { { "../../src/sha/Vanilla/sha256_core.v" "inst_maj" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_core.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522356067067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_coefs sha256_core:sha256_core_inst\|sha256_coefs:inst_coef " "Elaborating entity \"sha256_coefs\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_coefs:inst_coef\"" {  } { { "../../src/sha/Vanilla/sha256_core.v" "inst_coef" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_core.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522356067072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi_ints " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi_ints\"" {  } { { "../../src/top/sha256_spi.v" "spi_ints" { Text "C:/workspace/sha256-core/src/top/sha256_spi.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522356067084 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1522356070600 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/spi/spi_slave.v" "" { Text "C:/workspace/sha256-core/src/spi/spi_slave.v" 56 -1 0 } } { "../../src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/top/sha256_spi.v" 70 -1 0 } } { "../../src/sha/Vanilla/sha256_core.v" "" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_core.v" 111 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1522356070714 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1522356070714 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1522356072738 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522356078866 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522356079087 ""}
{ "Info" "ISTA_SDC_FOUND" "clocks.sdc " "Reading SDC File: 'clocks.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1522356079633 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "i_clk (Rise) i_clk (Rise) setup and hold " "From i_clk (Rise) to i_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1522356079722 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Analysis & Synthesis" 0 -1 1522356079722 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1522356079722 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522356079723 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522356079723 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000        i_clk " "   5.000        i_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522356079723 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522356079723 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522356079915 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1522356080037 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522356080048 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522356080784 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522356080784 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1952 " "Implemented 1952 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522356081189 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522356081189 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1945 " "Implemented 1945 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522356081189 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522356081189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "733 " "Peak virtual memory: 733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522356081265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 29 23:41:21 2018 " "Processing ended: Thu Mar 29 23:41:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522356081265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522356081265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522356081265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522356081265 ""}
