
*** Running vivado
    with args -log fir8_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir8_test.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source fir8_test.tcl -notrace
Command: synth_design -top fir8_test -part xc7a35tcpg236-1 -fanout_limit 400 -directive PerformanceOptimized -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18100 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 798.504 ; gain = 234.109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir8_test' [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir8_test.vhd:45]
INFO: [Synth 8-638] synthesizing module 'coef_rom' [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/coef_rom.vhd:55]
	Parameter addr_width bound to: 8 - type: integer 
	Parameter addr_bits bound to: 3 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'coef_rom' (1#1) [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/coef_rom.vhd:55]
INFO: [Synth 8-638] synthesizing module 'dds_rom1' [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/dds_rom1.vhd:47]
	Parameter fcw_addr_width bound to: 4 - type: integer 
	Parameter fcw_addr_bits bound to: 2 - type: integer 
	Parameter fcw_data_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dds_rom1' (2#1) [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/dds_rom1.vhd:47]
INFO: [Synth 8-638] synthesizing module 'dds_rom2' [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/dds_rom2.vhd:46]
	Parameter phase_addr_width bound to: 4 - type: integer 
	Parameter phase_addr_bits bound to: 2 - type: integer 
	Parameter phase_data_width bound to: 32 - type: integer 
WARNING: [Synth 8-5825] expecting unsigned expression [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/dds_rom2.vhd:55]
WARNING: [Synth 8-5825] expecting unsigned expression [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/dds_rom2.vhd:56]
WARNING: [Synth 8-5825] expecting unsigned expression [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/dds_rom2.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'dds_rom2' (3#1) [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/dds_rom2.vhd:46]
INFO: [Synth 8-638] synthesizing module 'dds_sine' [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/dds.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'dds_sine' (4#1) [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/dds.vhd:16]
INFO: [Synth 8-638] synthesizing module 'fir_filter_8_rtl' [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:130]
WARNING: [Synth 8-614] signal 'p_data' is read in the process but is not in the sensitivity list [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:164]
WARNING: [Synth 8-614] signal 'r_coeff' is read in the process but is not in the sensitivity list [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:164]
WARNING: [Synth 8-614] signal 'r_mult' is read in the process but is not in the sensitivity list [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:171]
WARNING: [Synth 8-614] signal 'r_add_st0' is read in the process but is not in the sensitivity list [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'fir_filter_8_rtl' (5#1) [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'fir8_test' (6#1) [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir8_test.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1177.871 ; gain = 613.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1177.871 ; gain = 613.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1177.871 ; gain = 613.477
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1177.871 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir8_test_timing.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir8_test_timing.xdc:13]
Finished Parsing XDC File [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir8_test_timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1245.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1245.910 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1245.910 ; gain = 681.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1245.910 ; gain = 681.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1245.910 ; gain = 681.516
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "fcw_ROM" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phase_ROM" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 1245.910 ; gain = 681.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 10    
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dds_rom1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
Module dds_rom2 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
Module dds_sine 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module fir_filter_8_rtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 8     
	                8 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP fir_filter_i4/RESIZE0, operation Mode is: A*B.
DSP Report: operator fir_filter_i4/RESIZE0 is absorbed into DSP fir_filter_i4/RESIZE0.
DSP Report: Generating DSP fir_filter_i4/RESIZE0, operation Mode is: PCIN+A*B.
DSP Report: operator fir_filter_i4/RESIZE0 is absorbed into DSP fir_filter_i4/RESIZE0.
DSP Report: operator fir_filter_i4/RESIZE0 is absorbed into DSP fir_filter_i4/RESIZE0.
DSP Report: Generating DSP fir_filter_i4/RESIZE0, operation Mode is: A*B.
DSP Report: operator fir_filter_i4/RESIZE0 is absorbed into DSP fir_filter_i4/RESIZE0.
DSP Report: Generating DSP fir_filter_i4/RESIZE0, operation Mode is: PCIN+A*B.
DSP Report: operator fir_filter_i4/RESIZE0 is absorbed into DSP fir_filter_i4/RESIZE0.
DSP Report: operator fir_filter_i4/RESIZE0 is absorbed into DSP fir_filter_i4/RESIZE0.
DSP Report: Generating DSP fir_filter_i4/RESIZE0, operation Mode is: PCIN+A:B.
DSP Report: operator fir_filter_i4/RESIZE0 is absorbed into DSP fir_filter_i4/RESIZE0.
DSP Report: Generating DSP fir_filter_i4/RESIZE0, operation Mode is: A*B.
DSP Report: operator fir_filter_i4/RESIZE0 is absorbed into DSP fir_filter_i4/RESIZE0.
DSP Report: Generating DSP fir_filter_i4/RESIZE0, operation Mode is: PCIN+A*B.
DSP Report: operator fir_filter_i4/RESIZE0 is absorbed into DSP fir_filter_i4/RESIZE0.
DSP Report: operator fir_filter_i4/RESIZE0 is absorbed into DSP fir_filter_i4/RESIZE0.
DSP Report: Generating DSP fir_filter_i4/RESIZE0, operation Mode is: A*B.
DSP Report: operator fir_filter_i4/RESIZE0 is absorbed into DSP fir_filter_i4/RESIZE0.
DSP Report: Generating DSP fir_filter_i4/RESIZE0, operation Mode is: PCIN+A*B.
DSP Report: operator fir_filter_i4/RESIZE0 is absorbed into DSP fir_filter_i4/RESIZE0.
DSP Report: operator fir_filter_i4/RESIZE0 is absorbed into DSP fir_filter_i4/RESIZE0.
DSP Report: Generating DSP fir_filter_i4/RESIZE0, operation Mode is: PCIN+A:B.
DSP Report: operator fir_filter_i4/RESIZE0 is absorbed into DSP fir_filter_i4/RESIZE0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[6][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[6][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[6][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[4][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[4][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dds_sine_i3/r_fcw_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[7][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[7][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[7][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[7][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[7][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[5][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[5][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir_filter_i4/r_coeff_reg[5][7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:40 . Memory (MB): peak = 1245.910 ; gain = 681.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------------------+---------------+----------------+
|Module Name | RTL Object               | Depth x Width | Implemented As | 
+------------+--------------------------+---------------+----------------+
|fir8_test   | dds_sine_i3/lut_addr_reg | 8192x14       | Block RAM      | 
+------------+--------------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir_filter_8_rtl | A*B         | 14     | 8      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter_8_rtl | PCIN+A*B    | 14     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter_8_rtl | A*B         | 14     | 8      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter_8_rtl | PCIN+A*B    | 14     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir8_test        | PCIN+A:B    | 5      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter_8_rtl | A*B         | 14     | 8      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter_8_rtl | PCIN+A*B    | 14     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter_8_rtl | A*B         | 14     | 8      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter_8_rtl | PCIN+A*B    | 14     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir8_test        | PCIN+A:B    | 5      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:150]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:150]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:150]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:150]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:150]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:150]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:150]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:150]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1245.910 ; gain = 681.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1245.910 ; gain = 681.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:150]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:150]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:150]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:150]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:150]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:150]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:150]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Vivado/ConfigurableEletronic/proj/P1_Sources/fir_filter_8.vhd:150]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:50 ; elapsed = 00:01:54 . Memory (MB): peak = 1245.910 ; gain = 681.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 1258.824 ; gain = 694.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 1258.824 ; gain = 694.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 1258.824 ; gain = 694.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 1258.824 ; gain = 694.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 1258.832 ; gain = 694.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 1258.832 ; gain = 694.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |     7|
|3     |DSP48E1    |     8|
|4     |DSP48E1_1  |     2|
|5     |LUT1       |     2|
|6     |LUT2       |    25|
|7     |RAMB18E1_1 |     1|
|8     |RAMB36E1_3 |     1|
|9     |RAMB36E1_4 |     1|
|10    |RAMB36E1_5 |     1|
|11    |FDCE       |   190|
|12    |FDPE       |     1|
|13    |IBUF       |     5|
|14    |OBUF       |    30|
+------+-----------+------+

Report Instance Areas: 
+------+----------------+-----------------+------+
|      |Instance        |Module           |Cells |
+------+----------------+-----------------+------+
|1     |top             |                 |   275|
|2     |  dds_sine_i3   |dds_sine         |    46|
|3     |  fir_filter_i4 |fir_filter_8_rtl |   193|
+------+----------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 1258.832 ; gain = 694.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:55 . Memory (MB): peak = 1258.832 ; gain = 626.398
Synthesis Optimization Complete : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 1258.832 ; gain = 694.438
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1270.895 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1270.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
132 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:01 ; elapsed = 00:02:06 . Memory (MB): peak = 1270.895 ; gain = 971.051
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1270.895 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/ConfigurableEletronic/proj/FLP_proj/FLP_proj.runs/synth_PerfTHresCarry/fir8_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir8_test_utilization_synth.rpt -pb fir8_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr  6 21:03:03 2020...
