library ieee;
use ieee.std_logic_1164.all;

entity reference_setter is
	port(
	
	);
end entity;

architecture a_reference_setter of reference_setter is

begin

end architecture;