timestamp 1686021299
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use switch_n_3v3 switch_n_3v3_0 1 0 12004 0 1 5816
use 4_bit_dac 4_bit_dac_0[0:0:7165][0:1:4912] 1 0 0 0 1 0
node "D1_BUF" 0 56.6175 3564 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4264 290 0 0 0 0 0 0 0 0
node "VREFH" 1 132.43 378 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20515 856 0 0 0 0 0 0 0 0
node "D0_BUF" 0 68.1641 277 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11715 536 0 0 0 0 0 0 0 0
node "D4_BUF" 0 45.1416 5282 1272 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5658 358 0 0 0 0 0 0 0 0
node "D3_BUF" 0 21.9369 5202 1272 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5986 374 0 0 0 0 0 0 0 0
node "D2_BUF" 1 59.5183 5122 1272 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7298 438 0 0 0 0 0 0 0 0
node "VOUT" 2 259.393 6517 5063 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26364 1430 0 0 0 0 0 0 0 0
node "m2_5522_5296#" 1 57.5737 5522 5296 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7421 444 0 0 0 0 0 0 0 0
node "m2_5442_5328#" 0 19.9868 5442 5328 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6109 380 0 0 0 0 0 0 0 0
node "m2_5362_5316#" 0 24.3508 5362 5316 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6601 404 0 0 0 0 0 0 0 0
node "m2_5202_5332#" 0 22.814 5202 5332 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5945 372 0 0 0 0 0 0 0 0
node "m2_5122_5322#" 0 49.1163 5122 5322 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6355 392 0 0 0 0 0 0 0 0
node "VSS" 3 502.848 144 3836 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105128 3228 0 0 0 0 0 0 0 0
node "VCC" 3 484.11 42 4542 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 102000 3136 0 0 0 0 0 0 0 0
node "D4" 0 42.5625 5282 9698 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5166 334 0 0 0 0 0 0 0 0
node "D3" 0 22.337 5202 9694 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5330 342 0 0 0 0 0 0 0 0
node "D2" 0 35.7332 5122 9706 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4838 318 0 0 0 0 0 0 0 0
node "D1" 0 65.2513 3564 9684 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5740 362 0 0 0 0 0 0 0 0
node "VREFL" 1 88.7376 378 9521 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16665 716 0 0 0 0 0 0 0 0
node "D0" 1 96.7708 274 9499 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17765 756 0 0 0 0 0 0 0 0
node "m1_6908_4936#" 7 852.427 6908 4936 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23320 1660 49972 2624 0 0 0 0 0 0 0 0
node "m1_5273_5027#" 1 159.438 5273 5027 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12961 726 3328 232 0 0 0 0 0 0 0 0
node "m1_5273_5481#" 1 169.068 5273 5481 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13624 760 3328 232 0 0 0 0 0 0 0 0
node "m1_6968_6086#" 10 1157.94 6968 6086 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6598 450 104626 5526 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "VREFL" "D0" 138.073
cap "D3" "D2" 59.596
cap "D3_BUF" "D2_BUF" 73.7374
cap "m2_5362_5316#" "m1_5273_5027#" 1.06275
cap "m1_5273_5027#" "m1_5273_5481#" 35.3799
cap "m2_5362_5316#" "m2_5202_5332#" 39.9441
cap "D2" "D1" 3.74128
cap "D3" "D1" 0.3621
cap "m1_5273_5481#" "m2_5202_5332#" 1.04167
cap "m2_5362_5316#" "m2_5522_5296#" 3.35196
cap "m1_5273_5027#" "m2_5442_5328#" 0.952699
cap "D4_BUF" "D3_BUF" 69.697
cap "m2_5522_5296#" "m1_5273_5481#" 10.6124
cap "m1_6908_4936#" "m1_6968_6086#" 4.36603
cap "D3" "D4" 63.6364
cap "VOUT" "m1_6968_6086#" 10.5046
cap "m2_5522_5296#" "m2_5442_5328#" 75.2525
cap "m2_5202_5332#" "m2_5122_5322#" 73.2323
cap "m2_5362_5316#" "m1_5273_5481#" 11.4657
cap "VREFH" "D0_BUF" 100.472
cap "m1_5273_5027#" "m1_6908_4936#" 1.6039
cap "m2_5362_5316#" "m2_5442_5328#" 75.2525
cap "VSS" "VCC" 446.809
cap "m1_6908_4936#" "VOUT" 37.7501
cap "m1_5273_5027#" "VOUT" 0.965299
cap "m2_5442_5328#" "m1_5273_5481#" 10.1948
cap "m2_5362_5316#" "m2_5122_5322#" 1.9305
cap "m1_5273_5027#" "m2_5522_5296#" 1.27232
cap "4_bit_dac_0[0]/D0_BUF" "4_bit_dac_0[0]/VREFH" -100.056
cap "4_bit_dac_0[0]/D0_BUF" "4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/D0" 0.0284588
cap "4_bit_dac_0[0]/D0_BUF" "4_bit_dac_0[0]/3_bit_dac_0[0]/VSS" 0.248621
cap "4_bit_dac_0[0]/D3_BUF" "4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/D4" -64.6465
cap "4_bit_dac_0[0]/D3_BUF" "4_bit_dac_0[0]/D2_BUF" -64.6465
cap "4_bit_dac_0[0]/D2_BUF" "4_bit_dac_0[0]/D3_BUF" -9.09091
cap "4_bit_dac_0[0]/D3_BUF" "4_bit_dac_0[0]/switch_n_3v3_0/D4" -5.05051
cap "4_bit_dac_0[0]/VOUT" "4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.364276
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" "4_bit_dac_0[0]/VCC" -6.91964
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" "4_bit_dac_0[0]/VCC" -0.0257104
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "4_bit_dac_0[0]/VCC" -0.176683
cap "4_bit_dac_0[0]/VSS" "4_bit_dac_0[0]/VCC" 91.7438
cap "4_bit_dac_0[0]/VSS" "4_bit_dac_0[0]/D0" 0.168913
cap "4_bit_dac_0[0]/VSS" "4_bit_dac_0[0]/VREFL" 17.1101
cap "4_bit_dac_0[0]/VSS" "4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_L" 0.18415
cap "4_bit_dac_0[0]/VSS" "4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" 5.42494
cap "4_bit_dac_0[0]/VSS" "4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" 11.326
cap "4_bit_dac_0[0]/VSS" "4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" 0.11017
cap "4_bit_dac_0[0]/VSS" "4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.302968
cap "4_bit_dac_0[0]/VCC" "4_bit_dac_0[0]/D0" -0.146984
cap "4_bit_dac_0[0]/VCC" "4_bit_dac_0[0]/VREFL" -10.6524
cap "4_bit_dac_0[0]/VCC" "4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_L" -0.13103
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" "4_bit_dac_0[0]/VCC" -3.3635
cap "4_bit_dac_0[0]/VSS" "4_bit_dac_0[0]/D0" 0.0197486
cap "switch_n_3v3_0/VREFH" "4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 12.1653
cap "switch_n_3v3_0/DX_BUF" "switch_n_3v3_0/VSS" 0.0184248
cap "switch_n_3v3_0/VREFH" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 1.65547
cap "switch_n_3v3_0/VREFH" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 0.37814
cap "switch_n_3v3_0/VREFH" "switch_n_3v3_0/VSS" 0.0916373
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" "switch_n_3v3_0/DX_" 0.540432
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" "switch_n_3v3_0/VSS" 0.060171
cap "switch_n_3v3_0/DX_BUF" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 0.022463
cap "switch_n_3v3_0/VREFH" "4_bit_dac_0[0]/switch_n_3v3_0/D2" 0.00130428
cap "switch_n_3v3_0/VREFH" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 0.444634
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "switch_n_3v3_0/VREFH" 15.2591
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" "switch_n_3v3_0/VREFH" 3.70991
cap "4_bit_dac_0[0]/switch_n_3v3_0/VREFL" "switch_n_3v3_0/VREFH" 16.9949
cap "switch_n_3v3_0/VSS" "switch_n_3v3_0/VREFH" 16.7575
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" "switch_n_3v3_0/VREFH" 1.49964
cap "4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "switch_n_3v3_0/VREFH" 0.361125
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/DX" "switch_n_3v3_0/VREFH" 0.126044
cap "switch_n_3v3_0/VOUT" "switch_n_3v3_0/VREFH" -0.701978
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/DX_BUF" "switch_n_3v3_0/VREFH" 0.450769
cap "4_bit_dac_0[0]/VCC" "4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" -0.304321
cap "4_bit_dac_0[0]/VCC" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_L" 0.011341
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/D0" "4_bit_dac_0[0]/VCC" 0.135871
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_L" "4_bit_dac_0[0]/VSS" 0.0849271
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "4_bit_dac_0[0]/VCC" -0.0912442
cap "4_bit_dac_0[0]/VREFL" "4_bit_dac_0[0]/VCC" 0.211387
cap "4_bit_dac_0[0]/VSS" "4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 1.18428
cap "4_bit_dac_0[0]/D0" "4_bit_dac_0[0]/VCC" -113.909
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "4_bit_dac_0[0]/VCC" 0.0424456
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" "4_bit_dac_0[0]/VCC" -0.0102802
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "4_bit_dac_0[0]/VSS" 0.144878
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "4_bit_dac_0[0]/VCC" 2.08512
cap "4_bit_dac_0[0]/VREFL" "4_bit_dac_0[0]/VSS" 4.05868
cap "4_bit_dac_0[0]/D0" "4_bit_dac_0[0]/VSS" 379.316
cap "4_bit_dac_0[0]/VSS" "4_bit_dac_0[0]/VCC" 445.982
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_L" "4_bit_dac_0[0]/VCC" -0.0647963
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" "4_bit_dac_0[0]/VSS" 0.106072
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_L" "4_bit_dac_0[0]/VCC" 1.37668e-14
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/a_n6524_n498#" "4_bit_dac_0[0]/VCC" -8.88178e-15
cap "4_bit_dac_0[0]/D0" "4_bit_dac_0[0]/VSS" 0.0389486
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/D0" "4_bit_dac_0[0]/VCC" 0.0386149
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "4_bit_dac_0[0]/VCC" 3.55271e-15
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VOUTL" "4_bit_dac_0[0]/VCC" 4.44089e-15
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" "4_bit_dac_0[0]/VSS" 0.062422
cap "4_bit_dac_0[0]/VCC" "4_bit_dac_0[0]/VSS" 0.0805621
cap "4_bit_dac_0[0]/D0" "4_bit_dac_0[0]/VCC" -5.68434e-14
cap "4_bit_dac_0[0]/D1" "switch_n_3v3_0/D2" 3.55615
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" "switch_n_3v3_0/DX_BUF" 0.000855736
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/D1" "switch_n_3v3_0/DX" 0.00142383
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" "switch_n_3v3_0/DX" 0.0222982
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" "switch_n_3v3_0/D7" 0.00246421
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" "switch_n_3v3_0/D6" 0.00274513
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" "switch_n_3v3_0/VSS" 0.000690733
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/D1" "switch_n_3v3_0/D3" 0.00286083
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/D1" "switch_n_3v3_0/D2" 1.03394
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" "switch_n_3v3_0/D3" 0.00393693
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" "switch_n_3v3_0/D2" 0.004504
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" "switch_n_3v3_0/D5" 0.00307564
cap "switch_n_3v3_0/VCC" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 0.201883
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "switch_n_3v3_0/D5" 3.52064
cap "switch_n_3v3_0/D3" "switch_n_3v3_0/DX" 3.57787
cap "switch_n_3v3_0/D6" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" 1.69669
cap "4_bit_dac_0[0]/D1" "switch_n_3v3_0/DX_" 0.00303425
cap "switch_n_3v3_0/VSS" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" 16.7422
cap "switch_n_3v3_0/D2" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 2.36128
cap "switch_n_3v3_0/D6" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" 0.136998
cap "switch_n_3v3_0/D6" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 3.52064
cap "switch_n_3v3_0/VSS" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" 0.0179176
cap "switch_n_3v3_0/DX_BUF" "switch_n_3v3_0/DX" -7.49073
cap "4_bit_dac_0[0]/switch_n_3v3_0/D2" "switch_n_3v3_0/DX_BUF" 0.00476037
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "switch_n_3v3_0/D7" 2.54003
cap "switch_n_3v3_0/D2" "4_bit_dac_0[0]/D1" 5.17577
cap "switch_n_3v3_0/D3" "switch_n_3v3_0/D5" -17.5978
cap "switch_n_3v3_0/VSS" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 3.28848
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" "switch_n_3v3_0/D3" 0.082761
cap "switch_n_3v3_0/DX_" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" 1.94788
cap "4_bit_dac_0[0]/D1" "switch_n_3v3_0/D7" 0.0153126
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "switch_n_3v3_0/DX" 11.6252
cap "switch_n_3v3_0/DX_BUF" "4_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.00629401
cap "switch_n_3v3_0/DX_BUF" "switch_n_3v3_0/D5" -13.1325
cap "switch_n_3v3_0/DX_" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" 0.00081246
cap "switch_n_3v3_0/D2" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" 90.9116
cap "switch_n_3v3_0/VREFL" "switch_n_3v3_0/D7" 0.457317
cap "switch_n_3v3_0/VCC" "switch_n_3v3_0/DX" 2.03089
cap "switch_n_3v3_0/D2" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" 17.7281
cap "switch_n_3v3_0/D5" "switch_n_3v3_0/DX" 22.3299
cap "switch_n_3v3_0/VSS" "switch_n_3v3_0/D3" 3.80485
cap "switch_n_3v3_0/D7" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" 1.20419
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" "switch_n_3v3_0/DX" 0.0621196
cap "switch_n_3v3_0/D2" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 5.71787
cap "switch_n_3v3_0/D7" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" 0.114778
cap "switch_n_3v3_0/DX_BUF" "switch_n_3v3_0/D6" 27.0017
cap "switch_n_3v3_0/D7" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 3.52064
cap "switch_n_3v3_0/DX_BUF" "switch_n_3v3_0/VSS" 9.23908
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" "switch_n_3v3_0/VCC" 0.665984
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" "switch_n_3v3_0/D5" 0.0476053
cap "switch_n_3v3_0/D6" "switch_n_3v3_0/DX" 20.0745
cap "switch_n_3v3_0/VSS" "switch_n_3v3_0/DX" 4.71462
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "switch_n_3v3_0/VSS" -0.0161224
cap "switch_n_3v3_0/VREFH" "switch_n_3v3_0/D7" 0.121306
cap "switch_n_3v3_0/DX_BUF" "switch_n_3v3_0/VOUT" -0.490769
cap "switch_n_3v3_0/D2" "switch_n_3v3_0/D3" -76.7677
cap "switch_n_3v3_0/D6" "switch_n_3v3_0/D5" -78.7879
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" "switch_n_3v3_0/D6" 0.037304
cap "switch_n_3v3_0/VCC" "switch_n_3v3_0/VSS" -3.05397
cap "switch_n_3v3_0/D2" "switch_n_3v3_0/DX_BUF" 0.990091
cap "switch_n_3v3_0/VSS" "switch_n_3v3_0/D5" 3.77935
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "switch_n_3v3_0/D3" 2.54003
cap "switch_n_3v3_0/DX_BUF" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 0.00262411
cap "switch_n_3v3_0/DX_BUF" "switch_n_3v3_0/D7" 7.46577
cap "switch_n_3v3_0/D2" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 19.529
cap "switch_n_3v3_0/D2" "switch_n_3v3_0/DX" 1.00519
cap "4_bit_dac_0[0]/D1" "switch_n_3v3_0/D3" 0.0317361
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "switch_n_3v3_0/DX_BUF" 4.68354
cap "switch_n_3v3_0/VSS" "switch_n_3v3_0/D6" 3.76997
cap "switch_n_3v3_0/D7" "switch_n_3v3_0/DX" 15.1958
cap "switch_n_3v3_0/VREFH" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" 0.0171602
cap "4_bit_dac_0[0]/D1" "switch_n_3v3_0/DX_BUF" 0.00126404
cap "switch_n_3v3_0/D2" "switch_n_3v3_0/VCC" 4.2044
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "switch_n_3v3_0/DX" -0.139919
cap "switch_n_3v3_0/D2" "switch_n_3v3_0/D5" -1.9305
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" -0.165732
cap "switch_n_3v3_0/VREFH" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" 0.000248615
cap "switch_n_3v3_0/D2" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 7.76077
cap "switch_n_3v3_0/D3" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" 10.1593
cap "switch_n_3v3_0/D7" "switch_n_3v3_0/D5" -3.35196
cap "4_bit_dac_0[0]/D1" "switch_n_3v3_0/DX" 0.236068
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "switch_n_3v3_0/DX" 0.00660755
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX" "switch_n_3v3_0/DX" 0.00476831
cap "switch_n_3v3_0/D3" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" 0.3923
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" "switch_n_3v3_0/D7" 0.0298508
cap "switch_n_3v3_0/D3" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 5.71787
cap "switch_n_3v3_0/DX_BUF" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" 12.5114
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "switch_n_3v3_0/D5" 2.54003
cap "switch_n_3v3_0/DX_BUF" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" 0.0535396
cap "switch_n_3v3_0/D2" "switch_n_3v3_0/VSS" 22.4953
cap "4_bit_dac_0[0]/D1" "switch_n_3v3_0/D5" 0.020045
cap "switch_n_3v3_0/DX_BUF" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 68.7848
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" "switch_n_3v3_0/DX" 10.2113
cap "switch_n_3v3_0/D7" "switch_n_3v3_0/D6" -78.7879
cap "switch_n_3v3_0/D7" "switch_n_3v3_0/VSS" 5.9688
cap "switch_n_3v3_0/D2" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/D1" 1.37225
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" "switch_n_3v3_0/DX" 2.79271
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "switch_n_3v3_0/D6" 2.54003
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "switch_n_3v3_0/DX" -0.0139779
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" -5.59409
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "switch_n_3v3_0/VSS" 73.6904
cap "switch_n_3v3_0/DX_BUF" "switch_n_3v3_0/VREFH" -0.720327
cap "switch_n_3v3_0/VCC" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" 1.65216
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" "switch_n_3v3_0/D5" 2.56692
cap "4_bit_dac_0[0]/D1" "switch_n_3v3_0/D6" 0.0174449
cap "switch_n_3v3_0/D7" "switch_n_3v3_0/VOUT" 0.0820267
cap "switch_n_3v3_0/VCC" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" 0.0997437
cap "4_bit_dac_0[0]/D1" "switch_n_3v3_0/VSS" 0.0172148
cap "switch_n_3v3_0/DX_" "switch_n_3v3_0/D7" 4.30978
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" "switch_n_3v3_0/D5" 0.16498
cap "switch_n_3v3_0/DX_BUF" "switch_n_3v3_0/D3" -39.3481
cap "switch_n_3v3_0/VSS" "switch_n_3v3_0/D2" 1.06468
cap "switch_n_3v3_0/VSS" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 0.13001
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "switch_n_3v3_0/D2" -0.810355
cap "switch_n_3v3_0/DX_BUF" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" 0.933983
cap "switch_n_3v3_0/DX_BUF" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 0.254765
cap "switch_n_3v3_0/DX_BUF" "switch_n_3v3_0/DX" 8.88178e-16
cap "switch_n_3v3_0/DX_" "switch_n_3v3_0/D2" 0.124093
cap "switch_n_3v3_0/VREFH" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 0.176335
cap "switch_n_3v3_0/VREFH" "switch_n_3v3_0/D2" 0.00357634
cap "switch_n_3v3_0/VOUT" "switch_n_3v3_0/VREFL" 35.527
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "switch_n_3v3_0/VSS" 323.925
cap "switch_n_3v3_0/DX" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 0.187237
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "switch_n_3v3_0/VREFL" 0.142241
cap "switch_n_3v3_0/VSS" "4_bit_dac_0[0]/switch_n_3v3_0/D2" 0.441083
cap "switch_n_3v3_0/VSS" "switch_n_3v3_0/VREFH" 3.44712
cap "switch_n_3v3_0/VSS" "switch_n_3v3_0/DX_" 0.60424
cap "switch_n_3v3_0/D3" "switch_n_3v3_0/VCC" -1.38778e-17
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "switch_n_3v3_0/VREFH" 4.78679
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "switch_n_3v3_0/DX_" 15.5115
cap "switch_n_3v3_0/VCC" "switch_n_3v3_0/D6" 5.55112e-17
cap "switch_n_3v3_0/DX_BUF" "switch_n_3v3_0/D7" 7.80626e-18
cap "switch_n_3v3_0/DX" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_BUF" 0.255605
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "switch_n_3v3_0/DX_BUF" 140.953
cap "switch_n_3v3_0/DX_" "4_bit_dac_0[0]/switch_n_3v3_0/D2" 0.610606
cap "switch_n_3v3_0/DX" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" 2.26816
cap "switch_n_3v3_0/VREFH" "4_bit_dac_0[0]/switch_n_3v3_0/D2" 0.211467
cap "switch_n_3v3_0/VOUT" "switch_n_3v3_0/VCC" 0.500263
cap "switch_n_3v3_0/VREFL" "4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 0.0396181
cap "switch_n_3v3_0/VOUT" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 0.0417854
cap "switch_n_3v3_0/D3" "switch_n_3v3_0/DX" -0.0266201
cap "switch_n_3v3_0/VSS" "switch_n_3v3_0/D5" 0.515894
cap "switch_n_3v3_0/DX" "switch_n_3v3_0/D6" -0.405309
cap "switch_n_3v3_0/DX_BUF" "switch_n_3v3_0/D2" 2.11964
cap "switch_n_3v3_0/VCC" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" 1.09983
cap "switch_n_3v3_0/VREFL" "switch_n_3v3_0/D7" 0.455581
cap "switch_n_3v3_0/VCC" "switch_n_3v3_0/DX" 0.705756
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "switch_n_3v3_0/VREFL" 1.37269
cap "switch_n_3v3_0/VOUT" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 1.50138
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VOUT" -0.0172715
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" -0.0135889
cap "switch_n_3v3_0/VREFH" "switch_n_3v3_0/D5" 0.0210118
cap "switch_n_3v3_0/DX_" "switch_n_3v3_0/D5" 0.0164537
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "switch_n_3v3_0/DX" 2.70977
cap "switch_n_3v3_0/VSS" "switch_n_3v3_0/DX_BUF" 0.189725
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "switch_n_3v3_0/DX_BUF" 17.2794
cap "switch_n_3v3_0/DX_" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VOUT" 0.106081
cap "switch_n_3v3_0/VOUT" "4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 25.9739
cap "switch_n_3v3_0/VSS" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 0.28397
cap "switch_n_3v3_0/DX" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" 0.581718
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "4_bit_dac_0[0]/switch_n_3v3_0/VREFL" -0.0310575
cap "switch_n_3v3_0/VREFL" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 1.06773
cap "switch_n_3v3_0/DX_BUF" "4_bit_dac_0[0]/switch_n_3v3_0/D2" 5.43997
cap "switch_n_3v3_0/DX_BUF" "switch_n_3v3_0/VREFH" 0.965055
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "switch_n_3v3_0/VCC" 0.448724
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" "switch_n_3v3_0/VREFH" 0.000277649
cap "switch_n_3v3_0/DX_" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 0.00883789
cap "switch_n_3v3_0/VSS" "switch_n_3v3_0/VREFL" 0.00308508
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "switch_n_3v3_0/VOUT" 35.6398
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" -21.6151
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "switch_n_3v3_0/VREFL" 0.740105
cap "switch_n_3v3_0/VSS" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_BUF" 0.0494128
cap "switch_n_3v3_0/VSS" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" 0.00433815
cap "switch_n_3v3_0/VREFL" "switch_n_3v3_0/VREFH" 2.51279
cap "switch_n_3v3_0/DX_" "switch_n_3v3_0/VREFL" -1.42109e-14
cap "switch_n_3v3_0/DX_BUF" "switch_n_3v3_0/D5" 7.80626e-18
cap "switch_n_3v3_0/DX" "switch_n_3v3_0/D7" -0.477384
cap "switch_n_3v3_0/VOUT" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 0.315108
cap "switch_n_3v3_0/VSS" "switch_n_3v3_0/D3" 0.254943
cap "switch_n_3v3_0/DX_" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_BUF" 0.00857001
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "switch_n_3v3_0/DX" 0.268894
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "switch_n_3v3_0/D2" -0.0135889
cap "switch_n_3v3_0/DX_" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" 0.0154004
cap "switch_n_3v3_0/VSS" "switch_n_3v3_0/D6" 0.82467
cap "switch_n_3v3_0/D3" "switch_n_3v3_0/DX_" 0.00927515
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "4_bit_dac_0[0]/switch_n_3v3_0/VREFL" -5.68434e-14
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "switch_n_3v3_0/VCC" 0.401449
cap "switch_n_3v3_0/VSS" "switch_n_3v3_0/VOUT" 72.8717
cap "switch_n_3v3_0/D3" "switch_n_3v3_0/VREFH" 0.00110724
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "switch_n_3v3_0/VOUT" 19.339
cap "switch_n_3v3_0/VREFH" "switch_n_3v3_0/D6" 0.0234811
cap "switch_n_3v3_0/VSS" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 0.361143
cap "switch_n_3v3_0/DX_" "switch_n_3v3_0/D6" 0.0236034
cap "switch_n_3v3_0/DX" "switch_n_3v3_0/D2" 4.86746
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" -1.17891
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX" "switch_n_3v3_0/DX" 1.29469
cap "switch_n_3v3_0/DX_BUF" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 0.00208671
cap "switch_n_3v3_0/DX_" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" 3.0505
cap "switch_n_3v3_0/VOUT" "4_bit_dac_0[0]/switch_n_3v3_0/D2" 0.0181194
cap "switch_n_3v3_0/VCC" "switch_n_3v3_0/VREFH" 0.324145
cap "switch_n_3v3_0/VSS" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" 11.7169
cap "switch_n_3v3_0/VOUT" "switch_n_3v3_0/VREFH" 42.7133
cap "switch_n_3v3_0/VOUT" "switch_n_3v3_0/DX_" 17.7729
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "switch_n_3v3_0/VREFH" 5.92138
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "switch_n_3v3_0/DX_" 0.279449
cap "switch_n_3v3_0/VSS" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 1.085
cap "switch_n_3v3_0/VSS" "switch_n_3v3_0/DX" 0.451099
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "switch_n_3v3_0/DX" 3.71049
cap "switch_n_3v3_0/DX_BUF" "switch_n_3v3_0/VREFL" -1.42109e-14
cap "switch_n_3v3_0/DX_" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" 1.94665
cap "switch_n_3v3_0/VREFH" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" 0.0174923
cap "switch_n_3v3_0/DX_" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 9.81883
cap "switch_n_3v3_0/DX_BUF" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" 0.0155447
cap "switch_n_3v3_0/VSS" "4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 4.49184
cap "switch_n_3v3_0/DX_" "switch_n_3v3_0/DX" 0.000424814
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" "switch_n_3v3_0/VREFH" 4.80725
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" "switch_n_3v3_0/VREFL" 0.0179445
cap "switch_n_3v3_0/D3" "switch_n_3v3_0/DX_BUF" -0.00301748
cap "switch_n_3v3_0/VSS" "switch_n_3v3_0/D7" 1.53008
cap "switch_n_3v3_0/VREFH" "4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 2.19188
cap "switch_n_3v3_0/DX_" "4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 0.410448
cap "switch_n_3v3_0/DX_BUF" "switch_n_3v3_0/D6" 6.93889e-18
cap "switch_n_3v3_0/VSS" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 21.3701
cap "switch_n_3v3_0/DX_BUF" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" 0.0292761
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" -5.68434e-14
cap "switch_n_3v3_0/DX_BUF" "switch_n_3v3_0/VOUT" 0.508102
cap "switch_n_3v3_0/DX_" "switch_n_3v3_0/D7" 3.26235
cap "switch_n_3v3_0/DX" "switch_n_3v3_0/D5" -0.316386
cap "switch_n_3v3_0/VREFH" "switch_n_3v3_0/D7" 0.0264181
cap "switch_n_3v3_0/DX_BUF" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 1.09007
cap "switch_n_3v3_0/VCC" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 0.594993
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "switch_n_3v3_0/VREFH" 105.313
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "switch_n_3v3_0/DX_" 14.3171
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" "switch_n_3v3_0/VREFH" 10.0399
cap "switch_n_3v3_0/VCC" "switch_n_3v3_0/VREFH" 0.182959
cap "switch_n_3v3_0/VREFH" "switch_n_3v3_0/VSS" 3.26338
cap "switch_n_3v3_0/VOUT" "switch_n_3v3_0/VREFH" -0.701978
cap "switch_n_3v3_0/VREFH" "4_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.0738923
cap "switch_n_3v3_0/VOUT" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 0.296456
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "switch_n_3v3_0/VSS" 0.345845
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/DX_BUF" "switch_n_3v3_0/VREFH" 1.64572
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "switch_n_3v3_0/VREFH" 76.3747
cap "switch_n_3v3_0/VOUT" "switch_n_3v3_0/VREFL" 3.77561
cap "switch_n_3v3_0/VREFH" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/DX" 0.480517
cap "switch_n_3v3_0/VOUT" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 0.612959
cap "switch_n_3v3_0/VSS" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 12.6946
cap "switch_n_3v3_0/VREFH" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 2.00426
cap "switch_n_3v3_0/VREFL" "switch_n_3v3_0/VREFH" 2.48195
cap "switch_n_3v3_0/VSS" "4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 0.543967
cap "switch_n_3v3_0/VOUT" "4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 21.6814
cap "switch_n_3v3_0/VREFH" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 34.4371
cap "switch_n_3v3_0/VREFH" "4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 9.74454
cap "switch_n_3v3_0/VOUT" "switch_n_3v3_0/VCC" 0.145204
cap "switch_n_3v3_0/VOUT" "switch_n_3v3_0/VSS" 13.5051
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "4_bit_dac_0[0]/VCC" 0.301201
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "4_bit_dac_0[0]/VCC" 0.020925
cap "4_bit_dac_0[0]/VCC" "4_bit_dac_0[1]/3_bit_dac_0[0]/VSS" 136.021
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" "4_bit_dac_0[0]/VCC" 0.551447
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/D0" "4_bit_dac_0[0]/VCC" 0.0123949
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/D1" "switch_n_3v3_0/D2" 2.4572
cap "switch_n_3v3_0/D7" "switch_n_3v3_0/D6" -2.84217e-14
cap "4_bit_dac_0[0]/D1" "switch_n_3v3_0/D2" 1.40152
cap "switch_n_3v3_0/VSS" "switch_n_3v3_0/D6" 0.639099
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" "switch_n_3v3_0/D3" 1.69002
cap "switch_n_3v3_0/VSS" "switch_n_3v3_0/D2" 0.648671
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "switch_n_3v3_0/D6" 5.69672
cap "switch_n_3v3_0/VCC" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" 3.92213
cap "switch_n_3v3_0/DX" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" 0.762643
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "switch_n_3v3_0/D2" 46.7452
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" "switch_n_3v3_0/D3" 1.57036
cap "switch_n_3v3_0/VCC" "switch_n_3v3_0/D6" 6.17767
cap "switch_n_3v3_0/D6" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" 0.0289589
cap "switch_n_3v3_0/VCC" "switch_n_3v3_0/D2" 56.3412
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" "switch_n_3v3_0/D5" 0.777311
cap "switch_n_3v3_0/D2" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" 3.33403
cap "switch_n_3v3_0/D2" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/D1" 2.82641
cap "switch_n_3v3_0/D2" "switch_n_3v3_0/D3" 2.84217e-14
cap "switch_n_3v3_0/D7" "switch_n_3v3_0/VSS" 0.639099
cap "switch_n_3v3_0/D7" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 5.69672
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" "switch_n_3v3_0/D5" 0.442099
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "switch_n_3v3_0/VSS" 0.261903
cap "switch_n_3v3_0/D6" "switch_n_3v3_0/D5" -2.84217e-14
cap "switch_n_3v3_0/VCC" "switch_n_3v3_0/D7" 6.16952
cap "switch_n_3v3_0/VCC" "switch_n_3v3_0/VSS" 70.6364
cap "switch_n_3v3_0/D7" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" 0.0242621
cap "switch_n_3v3_0/DX" "switch_n_3v3_0/VSS" 0.708085
cap "switch_n_3v3_0/D6" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 0.575598
cap "switch_n_3v3_0/D7" "switch_n_3v3_0/VREFL" 1.10706
cap "switch_n_3v3_0/D2" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 6.49533
cap "switch_n_3v3_0/VSS" "switch_n_3v3_0/D3" 0.639099
cap "switch_n_3v3_0/VCC" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 9.40991
cap "switch_n_3v3_0/VSS" "switch_n_3v3_0/DX_BUF" -0.068986
cap "switch_n_3v3_0/DX" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 17.3157
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "switch_n_3v3_0/D3" 6.13522
cap "switch_n_3v3_0/VSS" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" -0.14797
cap "switch_n_3v3_0/D6" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" 0.286681
cap "switch_n_3v3_0/VCC" "switch_n_3v3_0/DX" 7.2045
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "switch_n_3v3_0/DX_BUF" -0.016297
cap "switch_n_3v3_0/VCC" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" 0.0946131
cap "switch_n_3v3_0/D2" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" 38.0317
cap "switch_n_3v3_0/DX" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" 0.275998
cap "switch_n_3v3_0/VCC" "switch_n_3v3_0/D3" 6.2144
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" -5.59409
cap "switch_n_3v3_0/DX" "switch_n_3v3_0/D3" -2.84217e-14
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" "switch_n_3v3_0/D3" 0.0514268
cap "switch_n_3v3_0/VSS" "switch_n_3v3_0/D5" 0.639099
cap "switch_n_3v3_0/DX" "switch_n_3v3_0/DX_BUF" -0.853455
cap "switch_n_3v3_0/D7" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 0.442983
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "switch_n_3v3_0/D5" 5.69672
cap "switch_n_3v3_0/VCC" "switch_n_3v3_0/D5" 6.18751
cap "switch_n_3v3_0/DX" "switch_n_3v3_0/D5" -2.84217e-14
cap "switch_n_3v3_0/D7" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" 0.200408
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" "switch_n_3v3_0/D5" 0.0348738
cap "switch_n_3v3_0/VCC" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 16.1116
cap "switch_n_3v3_0/DX" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 1.10533
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" "switch_n_3v3_0/DX_" 0.371584
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/VOUT" "switch_n_3v3_0/VSS" -0.197126
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "switch_n_3v3_0/VSS" -1.54691
cap "switch_n_3v3_0/DX_BUF" "4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.0181194
cap "switch_n_3v3_0/VCC" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 0.00604464
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "switch_n_3v3_0/DX_BUF" 3.894
cap "switch_n_3v3_0/VREFL" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 1.30351
cap "switch_n_3v3_0/VREFH" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 9.75913
cap "switch_n_3v3_0/VSS" "switch_n_3v3_0/VCC" 326.028
cap "switch_n_3v3_0/D2" "switch_n_3v3_0/DX_BUF" 3.60534
cap "switch_n_3v3_0/VSS" "switch_n_3v3_0/VOUT" 0.562806
cap "switch_n_3v3_0/DX" "switch_n_3v3_0/VCC" 0.0802848
cap "switch_n_3v3_0/VREFL" "switch_n_3v3_0/VSS" 4.88283
cap "switch_n_3v3_0/DX_" "switch_n_3v3_0/VSS" 0.54093
cap "switch_n_3v3_0/DX" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 0.0147827
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" "switch_n_3v3_0/VSS" 1.13687e-13
cap "4_bit_dac_0[1]/switch_n_3v3_0/D2" "switch_n_3v3_0/DX" 3.46283
cap "switch_n_3v3_0/VCC" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 0.401449
cap "switch_n_3v3_0/D7" "switch_n_3v3_0/VREFL" 1.10712
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/VOUT" "4_bit_dac_0[1]/switch_n_3v3_0/VREFH" -0.0233137
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "4_bit_dac_0[1]/switch_n_3v3_0/VREFH" -0.0133157
cap "switch_n_3v3_0/VREFL" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 0.175487
cap "switch_n_3v3_0/DX" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" 0.233708
cap "switch_n_3v3_0/VREFL" "switch_n_3v3_0/DX_BUF" -1.42109e-14
cap "switch_n_3v3_0/VCC" "4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 2.78854
cap "switch_n_3v3_0/VOUT" "4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 3.67751
cap "switch_n_3v3_0/VREFH" "switch_n_3v3_0/VREFL" -0.629555
cap "switch_n_3v3_0/VSS" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" -1.08775
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "switch_n_3v3_0/VCC" 223.389
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" "switch_n_3v3_0/DX_BUF" 0.58133
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "switch_n_3v3_0/VOUT" 16.8964
cap "switch_n_3v3_0/VREFL" "4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 12.4741
cap "switch_n_3v3_0/D2" "switch_n_3v3_0/VCC" 17.2794
cap "switch_n_3v3_0/D6" "switch_n_3v3_0/VREFL" 0.0174422
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "switch_n_3v3_0/VREFL" 24.0293
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "switch_n_3v3_0/DX_" 3.45012
cap "switch_n_3v3_0/DX" "switch_n_3v3_0/VSS" 0.402614
cap "switch_n_3v3_0/VREFH" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" 1.19383
cap "switch_n_3v3_0/VREFL" "switch_n_3v3_0/D2" 1.07953
cap "switch_n_3v3_0/D3" "switch_n_3v3_0/VCC" 2.22045e-16
cap "switch_n_3v3_0/D2" "switch_n_3v3_0/DX_" 0.160463
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "switch_n_3v3_0/VCC" 0.262526
cap "switch_n_3v3_0/D5" "switch_n_3v3_0/VCC" 4.44089e-16
cap "switch_n_3v3_0/VREFL" "switch_n_3v3_0/D5" 0.00785602
cap "switch_n_3v3_0/VCC" "switch_n_3v3_0/VOUT" 0.0641501
cap "switch_n_3v3_0/VSS" "switch_n_3v3_0/DX_BUF" 0.251359
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "4_bit_dac_0[1]/switch_n_3v3_0/VREFH" -0.00936003
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" "switch_n_3v3_0/VCC" 9.70069
cap "switch_n_3v3_0/VREFH" "switch_n_3v3_0/VSS" 0.13001
cap "switch_n_3v3_0/VREFL" "switch_n_3v3_0/VCC" 4.18469
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" -21.6126
cap "switch_n_3v3_0/VREFL" "switch_n_3v3_0/VOUT" 7.11204
cap "4_bit_dac_0[1]/switch_n_3v3_0/D2" "switch_n_3v3_0/VCC" 3.71049
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" "switch_n_3v3_0/VCC" 17.4953
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" "switch_n_3v3_0/VOUT" 0.14824
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "switch_n_3v3_0/VSS" 0.674734
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "switch_n_3v3_0/DX" 2.82128
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" "switch_n_3v3_0/VCC" 6.98668
cap "4_bit_dac_0[1]/switch_n_3v3_0/D2" "switch_n_3v3_0/VREFL" 0.00258401
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" "switch_n_3v3_0/VOUT" 0.0803249
cap "switch_n_3v3_0/D2" "switch_n_3v3_0/VSS" 1.13687e-13
cap "switch_n_3v3_0/VREFL" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" 23.7383
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" "switch_n_3v3_0/DX_" 7.30876
cap "switch_n_3v3_0/DX" "switch_n_3v3_0/D2" 0.160463
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" "switch_n_3v3_0/VCC" 3.25266
cap "switch_n_3v3_0/VREFL" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" 21.1656
cap "switch_n_3v3_0/VCC" "switch_n_3v3_0/VREFL" 7.02542
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "switch_n_3v3_0/VSS" -0.0238476
cap "switch_n_3v3_0/VCC" "switch_n_3v3_0/VSS" 12.6946
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" "switch_n_3v3_0/VREFL" 11.0229
cap "switch_n_3v3_0/VREFL" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 5.35403
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX_BUF" "switch_n_3v3_0/VREFL" 2.15455
cap "4_bit_dac_0[0]/3_bit_dac_0[1]/VOUT" "switch_n_3v3_0/VSS" -0.0200255
cap "switch_n_3v3_0/VREFL" "switch_n_3v3_0/VOUT" -0.301386
cap "switch_n_3v3_0/VREFL" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX" 0.551771
cap "switch_n_3v3_0/VREFL" "4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 11.7258
cap "switch_n_3v3_0/VREFL" "switch_n_3v3_0/VSS" 19.8756
cap "switch_n_3v3_0/VREFL" "switch_n_3v3_0/VREFH" -0.599168
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" "switch_n_3v3_0/VREFL" 42.1931
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "switch_n_3v3_0/VREFL" 7.40133
cap "switch_n_3v3_0/D3" "switch_n_3v3_0/VCC" 0.00629401
cap "4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "switch_n_3v3_0/VREFL" 0.470542
cap "4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "switch_n_3v3_0/VREFL" 2.96516
cap "switch_n_3v3_0/VCC" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" 0.0972317
cap "switch_n_3v3_0/VREFL" "4_bit_dac_0[1]/switch_n_3v3_0/VCC" 3.01465
cap "switch_n_3v3_0/VREFL" "4_bit_dac_0[1]/D3" 0.00258401
cap "switch_n_3v3_0/VREFL" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" 0.0340401
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" "switch_n_3v3_0/VREFL" 0.000833869
cap "4_bit_dac_0[1]/switch_n_3v3_0/DX_" "switch_n_3v3_0/VREFL" 5.05494
cap "switch_n_3v3_0/VCC" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 0.262526
cap "switch_n_3v3_0/D3" "switch_n_3v3_0/VREFL" 0.0277742
cap "4_bit_dac_0[1]/switch_n_3v3_0/VSS" "switch_n_3v3_0/VREFL" 0.0906302
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "switch_n_3v3_0/VREFL" 3.41136
cap "switch_n_3v3_0/VREFL" "4_bit_dac_0[1]/switch_n_3v3_0/VSS" 16.0569
cap "switch_n_3v3_0/VREFL" "4_bit_dac_0[1]/switch_n_3v3_0/DX_BUF" 2.30302
cap "switch_n_3v3_0/VREFL" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 34.1338
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX" "switch_n_3v3_0/VREFL" 0.050021
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX_BUF" "switch_n_3v3_0/VREFL" 0.148471
cap "4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "switch_n_3v3_0/VREFL" 121.851
cap "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" "switch_n_3v3_0/VREFL" 0.377769
cap "switch_n_3v3_0/VREFL" "4_bit_dac_0[1]/switch_n_3v3_0/VREFL" 39.1952
cap "switch_n_3v3_0/VREFL" "4_bit_dac_0[1]/switch_n_3v3_0/DX_" 11.4006
cap "switch_n_3v3_0/VREFL" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" 5.03854
cap "4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "switch_n_3v3_0/VCC" 0.0723926
cap "4_bit_dac_0[1]/switch_n_3v3_0/VCC" "switch_n_3v3_0/VREFL" 37.7551
cap "4_bit_dac_0[1]/switch_n_3v3_0/DX" "switch_n_3v3_0/VREFL" 0.601792
cap "4_bit_dac_0[1]/D0" "4_bit_dac_0[1]/VREFL" -127.982
cap "4_bit_dac_0[1]/D3" "4_bit_dac_0[1]/D1" -0.18105
cap "4_bit_dac_0[1]/D2" "4_bit_dac_0[1]/D1" -1.49017
cap "4_bit_dac_0[1]/D1" "4_bit_dac_0[1]/D2" -1.49017
cap "4_bit_dac_0[1]/D1" "4_bit_dac_0[1]/D3" -0.18105
cap "4_bit_dac_0[1]/D3" "4_bit_dac_0[1]/switch_n_3v3_0/D4" -51.5152
cap "4_bit_dac_0[1]/D3" "4_bit_dac_0[1]/D2" -47.4747
cap "4_bit_dac_0[1]/switch_n_3v3_0/VCC" "4_bit_dac_0[1]/VOUT" 0.396708
cap "4_bit_dac_0[1]/switch_n_3v3_0/VCC" "4_bit_dac_0[1]/VOUT" 3.75012
cap "4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "4_bit_dac_0[1]/VOUT" 1.68458
cap "4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "4_bit_dac_0[1]/VOUT" 0.361125
cap "4_bit_dac_0[1]/VREFL" "4_bit_dac_0[1]/D0" -10.0917
cap "4_bit_dac_0[1]/D2" "4_bit_dac_0[1]/D1" -0.380469
cap "4_bit_dac_0[1]/D2" "4_bit_dac_0[1]/D1" -0.380469
cap "4_bit_dac_0[1]/D3" "4_bit_dac_0[1]/switch_n_3v3_0/D4" -12.1212
cap "4_bit_dac_0[1]/D3" "4_bit_dac_0[1]/D2" -12.1212
merge "4_bit_dac_0[0]/3_bit_dac_0[1]/VSS" "4_bit_dac_0[1]/3_bit_dac_0[0]/VSS" -602.77 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28016 -1096 0 0 0 0 0 0 0 0
merge "4_bit_dac_0[1]/3_bit_dac_0[0]/VSS" "4_bit_dac_0[0]/VSS"
merge "4_bit_dac_0[0]/VSS" "VSS"
merge "4_bit_dac_0[1]/VCC" "4_bit_dac_0[1]/3_bit_dac_0[0]/VCC" -292.952 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -22848 -944 0 0 0 0 0 0 0 0
merge "4_bit_dac_0[1]/3_bit_dac_0[0]/VCC" "4_bit_dac_0[0]/VCC"
merge "4_bit_dac_0[0]/VCC" "VCC"
merge "4_bit_dac_0[1]/switch_n_3v3_0/VSS" "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VSS" -951.018 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7280 -384 0 0 0 0 0 0
merge "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VSS" "4_bit_dac_0[0]/switch_n_3v3_0/VSS"
merge "4_bit_dac_0[0]/switch_n_3v3_0/VSS" "switch_n_3v3_0/VSS"
merge "switch_n_3v3_0/VSS" "4_bit_dac_0[1]/VSUBS"
merge "4_bit_dac_0[1]/VSUBS" "4_bit_dac_0[0]/VSUBS"
merge "4_bit_dac_0[0]/VSUBS" "VSUBS"
merge "4_bit_dac_0[1]/VOUT" "switch_n_3v3_0/VREFL" -515.562 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -900 -120 -1521 -156 0 0 0 0 0 0 0 0
merge "switch_n_3v3_0/VREFL" "m1_6968_6086#"
merge "4_bit_dac_0[1]/VREFL" "VREFL" -88.7376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16665 -716 0 0 0 0 0 0 0 0
merge "4_bit_dac_0[1]/D3_BUF" "4_bit_dac_0[0]/D3" -49.7042 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6232 -632 0 0 0 0 0 0 0 0
merge "4_bit_dac_0[0]/D3" "switch_n_3v3_0/m2_n6802_n991#"
merge "switch_n_3v3_0/m2_n6802_n991#" "switch_n_3v3_0/D3"
merge "switch_n_3v3_0/D3" "m2_5202_5332#"
merge "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/D6" "4_bit_dac_0[1]/switch_n_3v3_0/D6" -50.6615 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6396 -640 0 0 0 0 0 0 0 0
merge "4_bit_dac_0[1]/switch_n_3v3_0/D6" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/D6"
merge "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/D6" "4_bit_dac_0[0]/switch_n_3v3_0/D6"
merge "4_bit_dac_0[0]/switch_n_3v3_0/D6" "switch_n_3v3_0/m2_n6562_n991#"
merge "switch_n_3v3_0/m2_n6562_n991#" "switch_n_3v3_0/D6"
merge "switch_n_3v3_0/D6" "m2_5442_5328#"
merge "switch_n_3v3_0/VREFH" "4_bit_dac_0[0]/VOUT" -319.466 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1008 -128 -1833 -172 0 0 0 0 0 0 0 0
merge "4_bit_dac_0[0]/VOUT" "m1_6908_4936#"
merge "switch_n_3v3_0/VOUT" "VOUT" -210.84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1521 -156 0 0 0 0 0 0 0 0
merge "4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" "switch_n_3v3_0/VCC" -639.969 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7280 -384 0 0 0 0 0 0
merge "4_bit_dac_0[0]/D0_BUF" "D0_BUF" -68.1568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11619 -536 0 0 0 0 0 0 0 0
merge "4_bit_dac_0[0]/D3_BUF" "D3_BUF" -21.9369 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5986 -374 0 0 0 0 0 0 0 0
merge "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/D4" "4_bit_dac_0[0]/switch_n_3v3_0/D4" -266.848 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1989 -180 -6191 -466 0 0 0 0 0 0 0 0
merge "4_bit_dac_0[0]/switch_n_3v3_0/D4" "4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/D4"
merge "4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/D4" "D4_BUF"
merge "D4_BUF" "switch_n_3v3_0/m2_n6722_n991#"
merge "switch_n_3v3_0/m2_n6722_n991#" "switch_n_3v3_0/DX_BUF"
merge "switch_n_3v3_0/DX_BUF" "m1_5273_5027#"
merge "4_bit_dac_0[1]/D2_BUF" "4_bit_dac_0[0]/D2" -255.04 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6642 -652 0 0 0 0 0 0 0 0
merge "4_bit_dac_0[0]/D2" "switch_n_3v3_0/m2_n6882_n991#"
merge "switch_n_3v3_0/m2_n6882_n991#" "switch_n_3v3_0/D2"
merge "switch_n_3v3_0/D2" "m2_5122_5322#"
merge "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/D5" "4_bit_dac_0[1]/switch_n_3v3_0/D5" -53.8231 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6888 -664 0 0 0 0 0 0 0 0
merge "4_bit_dac_0[1]/switch_n_3v3_0/D5" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/D5"
merge "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/D5" "4_bit_dac_0[0]/switch_n_3v3_0/D5"
merge "4_bit_dac_0[0]/switch_n_3v3_0/D5" "switch_n_3v3_0/m2_n6642_n991#"
merge "switch_n_3v3_0/m2_n6642_n991#" "switch_n_3v3_0/D5"
merge "switch_n_3v3_0/D5" "m2_5362_5316#"
merge "4_bit_dac_0[1]/switch_n_3v3_0/D4" "D4" -184.776 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1521 -156 -7790 -626 0 0 0 0 0 0 0 0
merge "D4" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/D4"
merge "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/D4" "switch_n_3v3_0/D4"
merge "switch_n_3v3_0/D4" "switch_n_3v3_0/DX"
merge "switch_n_3v3_0/DX" "m1_5273_5481#"
merge "4_bit_dac_0[1]/D0" "D0" -96.7708 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -17765 -756 0 0 0 0 0 0 0 0
merge "4_bit_dac_0[1]/D1" "D1" -65.2513 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5740 -362 0 0 0 0 0 0 0 0
merge "4_bit_dac_0[1]/D3" "D3" -22.337 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5330 -342 0 0 0 0 0 0 0 0
merge "4_bit_dac_0[1]/D2" "D2" -35.7332 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4838 -318 0 0 0 0 0 0 0 0
merge "4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/D7" "4_bit_dac_0[1]/switch_n_3v3_0/D7" -103.813 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7708 -704 0 0 0 0 0 0 0 0
merge "4_bit_dac_0[1]/switch_n_3v3_0/D7" "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/D7"
merge "4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/D7" "4_bit_dac_0[0]/switch_n_3v3_0/D7"
merge "4_bit_dac_0[0]/switch_n_3v3_0/D7" "switch_n_3v3_0/m2_n6482_n991#"
merge "switch_n_3v3_0/m2_n6482_n991#" "switch_n_3v3_0/D7"
merge "switch_n_3v3_0/D7" "m2_5522_5296#"
merge "4_bit_dac_0[0]/D2_BUF" "D2_BUF" -59.5183 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7298 -438 0 0 0 0 0 0 0 0
merge "4_bit_dac_0[0]/VREFH" "VREFH" -132.45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20515 -856 0 0 0 0 0 0 0 0
merge "4_bit_dac_0[0]/D1_BUF" "D1_BUF" -56.6175 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4264 -290 0 0 0 0 0 0 0 0
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "4_bit_dac_0[0:0]/switch_n_3v3_0/D7" 0.016297
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_L" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" 4.99711
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/m2_n6482_n991#" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 0.0139779
cap "4_bit_dac_0[1:1]/VREFH" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_L" 1.07037
cap "4_bit_dac_0[0:0]/VCC" "4_bit_dac_0[0:0]/D1" 20.6924
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" 1.79844
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" 17.1545
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/m2_n6482_n991#" "4_bit_dac_0[0:0]/VCC" 0.139919
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.168383
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" 0.197137
cap "4_bit_dac_0[0:0]/switch_n_3v3_0/VREFL" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/VOUT" 0.0233137
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "4_bit_dac_0[0:0]/switch_n_3v3_0/D6" 0.016297
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_L" 5.76623
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/a_n6524_n498#" 33.061
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "4_bit_dac_0[0:0]/VSS" 2.84217e-14
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[1:1]/VREFH" 0.033752
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/a_n6524_n498#" 0.29255
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VCC" 0.133749
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_L" 0.190173
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 3.49888
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VCC" 1.23663
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/a_n6524_n498#" 3.6531
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/m2_n6722_n991#" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 0.0139779
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 26.1196
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 10.2017
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" "4_bit_dac_0[0:0]/VCC" 17.2349
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/m2_n6722_n991#" "4_bit_dac_0[0:0]/VCC" 0.139919
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/m2_n6562_n991#" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 0.0139779
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" "4_bit_dac_0[0:0]/D1" 0.277228
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VCC" 0.227564
cap "4_bit_dac_0[0:0]/D0" "4_bit_dac_0[1:1]/VREFH" 12.3395
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 10.1852
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" -2.27374e-13
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" 3.49053
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/D0" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 0.189749
cap "4_bit_dac_0[0:0]/VSS" "4_bit_dac_0[1:1]/VREFH" 2.65133
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/m2_n6562_n991#" "4_bit_dac_0[0:0]/VCC" 0.139919
cap "4_bit_dac_0[0:0]/VCC" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_L" 1.09306
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VCC" "4_bit_dac_0[0:0]/VCC" 3.50581
cap "4_bit_dac_0[0:0]/VCC" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/a_n6524_n498#" 7.43035
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "4_bit_dac_0[0:0]/D0" 25.2012
cap "4_bit_dac_0[0:0]/D3" "4_bit_dac_0[1:1]/D3_BUF" 1.70691
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "4_bit_dac_0[0:0]/VSS" 18.2222
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 44.9508
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[0:0]/D0" 0.14807
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "4_bit_dac_0[1:1]/D2_BUF" 0.0166435
cap "4_bit_dac_0[0:0]/D0" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" 106.43
cap "4_bit_dac_0[0:0]/VCC" "4_bit_dac_0[0:0]/D2" 5.68434e-14
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[0:0]/VSS" 1.87341
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 0.0135889
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" "4_bit_dac_0[0:0]/VSS" 2.4836
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" 0.382409
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[0:0]/VCC" 57.304
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 10.3593
cap "4_bit_dac_0[1:1]/D2_BUF" "4_bit_dac_0[0:0]/VCC" 1.13532
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "4_bit_dac_0[0:0]/D0" 5.49643
cap "4_bit_dac_0[0:0]/D1" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 2.37166
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "4_bit_dac_0[0:0]/VSS" -1.13687e-13
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.0369876
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[0]/D1" "4_bit_dac_0[0:0]/D1" 5.60337
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" 1.05004
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/D0" "4_bit_dac_0[0:0]/VCC" 4.84723
cap "4_bit_dac_0[0:0]/VCC" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/D1" 3.72083
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "4_bit_dac_0[0:0]/VSS" 12.2029
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 1.631
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 1.64168
cap "4_bit_dac_0[0:0]/D0" "4_bit_dac_0[0:0]/VCC" 154.468
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[0:0]/D1" 2.83894
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 4.72563
cap "4_bit_dac_0[0:0]/VSS" "4_bit_dac_0[0:0]/VCC" 1019.72
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_L" 0.128543
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/a_n6524_n498#" 9.80542
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" 8.31782
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 1.13794
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/m2_n6482_n991#" "4_bit_dac_0[0:0]/switch_n_3v3_0/D7" 1.70691
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/D1" "4_bit_dac_0[0:0]/D1" 4.88008
cap "4_bit_dac_0[0:0]/VCC" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" 0.243478
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 0.775335
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 1.43316
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" 3.79375
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/m2_n6642_n991#" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 0.0139779
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[0]/D1" 0.610606
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 65.2748
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" "4_bit_dac_0[0:0]/VCC" 1.04773
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" "4_bit_dac_0[0:0]/VSS" 0.00593561
cap "4_bit_dac_0[0:0]/D0" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" 4.86908
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "4_bit_dac_0[1:1]/VREFH" 4.00501
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/D0" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_L" 0.0967898
cap "4_bit_dac_0[0:0]/VSS" "4_bit_dac_0[0:0]/D1" 2.72725
cap "4_bit_dac_0[0:0]/switch_n_3v3_0/D4" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/m2_n6722_n991#" 1.70691
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" 5.38267
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" -2.84217e-14
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/m2_n6642_n991#" "4_bit_dac_0[0:0]/VCC" 0.139919
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "4_bit_dac_0[0:0]/VCC" 4.10386
cap "4_bit_dac_0[0:0]/VSS" "4_bit_dac_0[0:0]/switch_n_3v3_0/D5" 0.068986
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VCC" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.00783537
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_L" "4_bit_dac_0[0:0]/D0" 12.0753
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_L" "4_bit_dac_0[0:0]/VSS" 0.556886
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" "4_bit_dac_0[0:0]/VSS" 1.14517
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "4_bit_dac_0[1:1]/VREFH" 0.0266452
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "4_bit_dac_0[0:0]/VCC" 4.86348
cap "4_bit_dac_0[0:0]/D0" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" 0.616597
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" 1.7053e-13
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VCC" "4_bit_dac_0[0:0]/D2" 0.0077444
cap "4_bit_dac_0[0:0]/VSS" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" 1.18392
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 511.485
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" 55.0581
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[0]/D1" 0.415246
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 0.145934
cap "4_bit_dac_0[0:0]/switch_n_3v3_0/VREFL" "4_bit_dac_0[0:0]/VSS" 0.254525
cap "4_bit_dac_0[1:1]/VREFH" "4_bit_dac_0[0:0]/VCC" 3.97428
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/m2_n6642_n991#" "4_bit_dac_0[0:0]/switch_n_3v3_0/D5" 1.70691
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "4_bit_dac_0[0:0]/switch_n_3v3_0/D5" 0.016297
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 0.0266452
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" 0.0957149
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/D1" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.352647
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" 0.49728
cap "4_bit_dac_0[1:1]/D2_BUF" "4_bit_dac_0[0:0]/D2" 1.70691
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/m2_n6562_n991#" "4_bit_dac_0[0:0]/switch_n_3v3_0/D6" 1.70691
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 0.106081
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 5.68434e-14
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "4_bit_dac_0[0:0]/VCC" 4.54747e-13
cap "4_bit_dac_0[0:0]/D0" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.336425
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/VOUT" 0.00936003
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_L" 3.68297
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/a_n6524_n498#" 0.408927
cap "4_bit_dac_0[0:0]/D3" "4_bit_dac_0[0:0]/VSS" 0.068986
cap "4_bit_dac_0[0:0]/VSS" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 24.6677
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[0:0]/VCC" 5.68434e-14
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[0]/D1" "4_bit_dac_0[0:0]/VSS" 0.441083
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" "4_bit_dac_0[0:0]/VCC" 4.54747e-13
cap "4_bit_dac_0[0:0]/VCC" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/VOUT" 0.0305872
cap "4_bit_dac_0[0:0]/switch_n_3v3_0/D4" "4_bit_dac_0[0:0]/VSS" 0.068986
cap "4_bit_dac_0[0:0]/switch_n_3v3_0/VREFL" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 0.0310575
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.0554847
cap "4_bit_dac_0[0:0]/VSS" "4_bit_dac_0[0:0]/D2" 0.218683
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "4_bit_dac_0[0:0]/VCC" 6.13972
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" 0.48328
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[0:0]/VSS" 0.120185
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.891966
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 1.23361
cap "4_bit_dac_0[0:0]/VSS" "4_bit_dac_0[0:0]/switch_n_3v3_0/D7" 0.068986
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[0]/D1" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 0.184662
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/D0" "4_bit_dac_0[0:0]/D0" 8.3879
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "4_bit_dac_0[1:1]/D3_BUF" 0.0139779
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[0:0]/D1" 1.05176
cap "4_bit_dac_0[0:0]/D3" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 0.016297
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.614078
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/D0" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.148094
cap "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[0]/D1" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 0.0181194
cap "4_bit_dac_0[0:0]/switch_n_3v3_0/D4" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 0.016297
cap "4_bit_dac_0[1:1]/D3_BUF" "4_bit_dac_0[0:0]/VCC" 0.139919
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" -1.13687e-13
cap "4_bit_dac_0[0:0]/VSS" "4_bit_dac_0[0:0]/switch_n_3v3_0/D6" 0.068986
cap "4_bit_dac_0[0:0]/D0" "4_bit_dac_0[0:0]/VSS" 5.07791
cap "4_bit_dac_0[0:0]/D0" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 12.7749
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "4_bit_dac_0[0:0]/D2" 0.0298859
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.558566
cap "4_bit_dac_0[0:0]/VSS" "4_bit_dac_0[0:0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 2.54642
cap "4_bit_dac_0[1:1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" "4_bit_dac_0[1:1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 1.7053e-13
merge "4_bit_dac_0[1]/VSUBS" "VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "4_bit_dac_0[1:1]/D1_BUF" "4_bit_dac_0[0:0]/D1" -31.3116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -82 0 0 0 0 0 0 0 0
merge "4_bit_dac_0[1:1]/VREFH" "4_bit_dac_0[0:0]/VREFL" -38.2296 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -110 0 0 0 0 0 0 0 0
merge "4_bit_dac_0[1:1]/D0_BUF" "4_bit_dac_0[0:0]/D0" -311.491 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -104 0 0 0 0 0 0 0 0
