{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492690777154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492690777156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 20 20:19:36 2017 " "Processing started: Thu Apr 20 20:19:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492690777156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492690777156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off keyscan -c keyscan " "Command: quartus_map --read_settings_files=on --write_settings_files=off keyscan -c keyscan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492690777156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1492690777372 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 clk5ms.v(9) " "Verilog HDL Expression warning at clk5ms.v(9): truncated literal to match 12 bits" {  } { { "clk5ms.v" "" { Text "/home/kmash/altera/projects/week4/keyscan/clk5ms.v" 9 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1492690777462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk5ms.v 1 1 " "Found 1 design units, including 1 entities, in source file clk5ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk5ms " "Found entity 1: clk5ms" {  } { { "clk5ms.v" "" { Text "/home/kmash/altera/projects/week4/keyscan/clk5ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492690777469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492690777469 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyscan.v(8) " "Verilog HDL information at keyscan.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "keyscan.v" "" { Text "/home/kmash/altera/projects/week4/keyscan/keyscan.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1492690777470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyscan.v 1 1 " "Found 1 design units, including 1 entities, in source file keyscan.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyscan " "Found entity 1: keyscan" {  } { { "keyscan.v" "" { Text "/home/kmash/altera/projects/week4/keyscan/keyscan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492690777470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492690777470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "/home/kmash/altera/projects/week4/keyscan/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492690777471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492690777471 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492690777540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyscan keyscan:inst1 " "Elaborating entity \"keyscan\" for hierarchy \"keyscan:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "/home/kmash/altera/projects/week4/keyscan/Block1.bdf" { { 176 544 728 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492690777557 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyscan.v(14) " "Verilog HDL assignment warning at keyscan.v(14): truncated value with size 32 to match size of target (4)" {  } { { "keyscan.v" "" { Text "/home/kmash/altera/projects/week4/keyscan/keyscan.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492690777559 "|keyscan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyscan.v(19) " "Verilog HDL assignment warning at keyscan.v(19): truncated value with size 32 to match size of target (4)" {  } { { "keyscan.v" "" { Text "/home/kmash/altera/projects/week4/keyscan/keyscan.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492690777559 "|keyscan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyscan.v(20) " "Verilog HDL assignment warning at keyscan.v(20): truncated value with size 32 to match size of target (4)" {  } { { "keyscan.v" "" { Text "/home/kmash/altera/projects/week4/keyscan/keyscan.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492690777559 "|keyscan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyscan.v(21) " "Verilog HDL assignment warning at keyscan.v(21): truncated value with size 32 to match size of target (4)" {  } { { "keyscan.v" "" { Text "/home/kmash/altera/projects/week4/keyscan/keyscan.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492690777559 "|keyscan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyscan.v(22) " "Verilog HDL assignment warning at keyscan.v(22): truncated value with size 32 to match size of target (4)" {  } { { "keyscan.v" "" { Text "/home/kmash/altera/projects/week4/keyscan/keyscan.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492690777559 "|keyscan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyscan.v(27) " "Verilog HDL assignment warning at keyscan.v(27): truncated value with size 32 to match size of target (4)" {  } { { "keyscan.v" "" { Text "/home/kmash/altera/projects/week4/keyscan/keyscan.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492690777559 "|keyscan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyscan.v(28) " "Verilog HDL assignment warning at keyscan.v(28): truncated value with size 32 to match size of target (4)" {  } { { "keyscan.v" "" { Text "/home/kmash/altera/projects/week4/keyscan/keyscan.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492690777559 "|keyscan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyscan.v(29) " "Verilog HDL assignment warning at keyscan.v(29): truncated value with size 32 to match size of target (4)" {  } { { "keyscan.v" "" { Text "/home/kmash/altera/projects/week4/keyscan/keyscan.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492690777559 "|keyscan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyscan.v(30) " "Verilog HDL assignment warning at keyscan.v(30): truncated value with size 32 to match size of target (4)" {  } { { "keyscan.v" "" { Text "/home/kmash/altera/projects/week4/keyscan/keyscan.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492690777559 "|keyscan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyscan.v(34) " "Verilog HDL assignment warning at keyscan.v(34): truncated value with size 32 to match size of target (4)" {  } { { "keyscan.v" "" { Text "/home/kmash/altera/projects/week4/keyscan/keyscan.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492690777559 "|keyscan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyscan.v(35) " "Verilog HDL assignment warning at keyscan.v(35): truncated value with size 32 to match size of target (4)" {  } { { "keyscan.v" "" { Text "/home/kmash/altera/projects/week4/keyscan/keyscan.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492690777559 "|keyscan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyscan.v(36) " "Verilog HDL assignment warning at keyscan.v(36): truncated value with size 32 to match size of target (4)" {  } { { "keyscan.v" "" { Text "/home/kmash/altera/projects/week4/keyscan/keyscan.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492690777559 "|keyscan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyscan.v(37) " "Verilog HDL assignment warning at keyscan.v(37): truncated value with size 32 to match size of target (4)" {  } { { "keyscan.v" "" { Text "/home/kmash/altera/projects/week4/keyscan/keyscan.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492690777559 "|keyscan"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk5ms clk5ms:inst " "Elaborating entity \"clk5ms\" for hierarchy \"clk5ms:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "/home/kmash/altera/projects/week4/keyscan/Block1.bdf" { { 176 176 336 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492690777561 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kmash/altera/projects/week4/keyscan/output_files/keyscan.map.smsg " "Generated suppressed messages file /home/kmash/altera/projects/week4/keyscan/output_files/keyscan.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1492690778003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1492690778099 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492690778099 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1492690778178 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1492690778178 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1492690778178 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1492690778178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "604 " "Peak virtual memory: 604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492690778188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 20 20:19:38 2017 " "Processing ended: Thu Apr 20 20:19:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492690778188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492690778188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492690778188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492690778188 ""}
