Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 13 12:30:22 2023
| Host         : BAYERNchampions running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file text_LCD_2_timing_summary_routed.rpt -pb text_LCD_2_timing_summary_routed.pb -rpx text_LCD_2_timing_summary_routed.rpx -warn_on_violation
| Design       : text_LCD_2
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  55          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (55)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (127)
5. checking no_input_delay (14)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55)
-------------------------
 There are 55 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (127)
--------------------------------------------------
 There are 127 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  145          inf        0.000                      0                  145           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           145 Endpoints
Min Delay           145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 5.136ns (48.281%)  route 5.501ns (51.719%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    LCD_E_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  LCD_E_OBUF_BUFG_inst/O
                         net (fo=56, routed)          3.186     7.098    LCD_E_OBUF_BUFG
    A6                   OBUF (Prop_obuf_I_O)         3.540    10.637 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    LCD_E
    A6                                                                r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.297ns  (logic 3.985ns (54.609%)  route 3.312ns (45.391%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y132        FDCE                         0.000     0.000 r  LCD_DATA_reg[5]_lopt_replica/C
    SLICE_X85Y132        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LCD_DATA_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.312     3.768    LCD_DATA_reg[5]_lopt_replica_1
    C5                   OBUF (Prop_obuf_I_O)         3.529     7.297 r  LCD_DATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.297    LCD_DATA[5]
    C5                                                                r  LCD_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.290ns  (logic 4.019ns (55.132%)  route 3.271ns (44.868%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDCE                         0.000     0.000 r  LCD_DATA_reg[6]/C
    SLICE_X82Y130        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LCD_DATA_reg[6]/Q
                         net (fo=4, routed)           3.271     3.727    LCD_DATA_OBUF[6]
    C1                   OBUF (Prop_obuf_I_O)         3.563     7.290 r  LCD_DATA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.290    LCD_DATA[6]
    C1                                                                r  LCD_DATA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RS_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.257ns  (logic 3.972ns (54.739%)  route 3.284ns (45.261%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y132        FDCE                         0.000     0.000 r  LCD_RS_reg_lopt_replica/C
    SLICE_X85Y132        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LCD_RS_reg_lopt_replica/Q
                         net (fo=1, routed)           3.284     3.740    LCD_RS_reg_lopt_replica_1
    G6                   OBUF (Prop_obuf_I_O)         3.516     7.257 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     7.257    LCD_RS
    G6                                                                r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.970ns  (logic 4.079ns (58.515%)  route 2.892ns (41.485%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y131        FDPE                         0.000     0.000 r  LCD_DATA_reg[0]/C
    SLICE_X84Y131        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  LCD_DATA_reg[0]/Q
                         net (fo=1, routed)           2.892     3.410    LCD_DATA_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.561     6.970 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.970    LCD_DATA[0]
    A4                                                                r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.944ns  (logic 4.065ns (58.533%)  route 2.879ns (41.467%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y131        FDCE                         0.000     0.000 r  LCD_DATA_reg[2]/C
    SLICE_X84Y131        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LCD_DATA_reg[2]/Q
                         net (fo=4, routed)           2.879     3.397    LCD_DATA_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         3.547     6.944 r  LCD_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.944    LCD_DATA[2]
    C3                                                                r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.867ns  (logic 4.083ns (59.458%)  route 2.784ns (40.542%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y131        FDCE                         0.000     0.000 r  LCD_DATA_reg[4]/C
    SLICE_X84Y131        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LCD_DATA_reg[4]/Q
                         net (fo=4, routed)           2.784     3.302    LCD_DATA_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.565     6.867 r  LCD_DATA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.867    LCD_DATA[4]
    A2                                                                r  LCD_DATA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.720ns  (logic 4.197ns (62.463%)  route 2.522ns (37.537%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y131        FDCE                         0.000     0.000 r  LCD_DATA_reg[3]_lopt_replica/C
    SLICE_X84Y131        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  LCD_DATA_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.522     3.000    LCD_DATA_reg[3]_lopt_replica_1
    D4                   OBUF (Prop_obuf_I_O)         3.719     6.720 r  LCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.720    LCD_DATA[3]
    D4                                                                r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.719ns  (logic 4.024ns (59.881%)  route 2.696ns (40.119%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDCE                         0.000     0.000 r  LCD_DATA_reg[1]_lopt_replica/C
    SLICE_X85Y131        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LCD_DATA_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.696     3.152    LCD_DATA_reg[1]_lopt_replica_1
    B2                   OBUF (Prop_obuf_I_O)         3.568     6.719 r  LCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.719    LCD_DATA[1]
    B2                                                                r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[4]
                            (input port)
  Destination:            LCD_DATA_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.694ns  (logic 1.885ns (28.159%)  route 4.809ns (71.841%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  number_btn[4] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[4]
    N6                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  number_btn_IBUF[4]_inst/O
                         net (fo=12, routed)          2.612     4.099    number_btn_IBUF[4]
    SLICE_X84Y130        LUT3 (Prop_lut3_I1_O)        0.124     4.223 f  LCD_DATA[5]_i_3/O
                         net (fo=1, routed)           0.796     5.020    LCD_DATA[5]_i_3_n_0
    SLICE_X84Y130        LUT6 (Prop_lut6_I3_O)        0.124     5.144 r  LCD_DATA[5]_i_2/O
                         net (fo=3, routed)           0.582     5.726    LCD_DATA[5]_i_2_n_0
    SLICE_X85Y131        LUT5 (Prop_lut5_I2_O)        0.150     5.876 r  LCD_DATA[5]_i_1/O
                         net (fo=2, routed)           0.818     6.694    LCD_DATA[5]_i_1_n_0
    SLICE_X85Y132        FDCE                                         r  LCD_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 O1/btn_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDCE                         0.000     0.000 r  O1/btn_reg_reg[4]/C
    SLICE_X82Y131        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[4]/Q
                         net (fo=1, routed)           0.053     0.194    O1/btn_reg[4]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.045     0.239 r  O1/btn_trig[4]_i_1/O
                         net (fo=1, routed)           0.000     0.239    O1/btn_trig[4]_i_1_n_0
    SLICE_X83Y131        FDCE                                         r  O1/btn_trig_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y127        FDCE                         0.000     0.000 r  O1/btn_reg_reg[8]/C
    SLICE_X82Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[8]/Q
                         net (fo=1, routed)           0.053     0.194    O1/btn_reg[8]
    SLICE_X83Y127        LUT2 (Prop_lut2_I1_O)        0.045     0.239 r  O1/btn_trig[8]_i_1/O
                         net (fo=1, routed)           0.000     0.239    O1/btn_trig[8]_i_1_n_0
    SLICE_X83Y127        FDCE                                         r  O1/btn_trig_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y130        FDCE                         0.000     0.000 r  O1/btn_reg_reg[10]/C
    SLICE_X85Y130        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[10]/Q
                         net (fo=1, routed)           0.054     0.182    O1/btn_reg[10]
    SLICE_X85Y130        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  O1/btn_trig[10]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[10]_i_1_n_0
    SLICE_X85Y130        FDCE                                         r  O1/btn_trig_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDCE                         0.000     0.000 r  O1/btn_reg_reg[1]/C
    SLICE_X82Y131        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[1]/Q
                         net (fo=1, routed)           0.062     0.190    O1/btn_reg[1]
    SLICE_X82Y131        LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  O1/btn_trig[1]_i_1/O
                         net (fo=1, routed)           0.000     0.289    O1/btn_trig[1]_i_1_n_0
    SLICE_X82Y131        FDCE                                         r  O1/btn_trig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y127        FDCE                         0.000     0.000 r  O1/btn_reg_reg[2]/C
    SLICE_X82Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[2]/Q
                         net (fo=1, routed)           0.137     0.278    O1/btn_reg[2]
    SLICE_X83Y127        LUT2 (Prop_lut2_I1_O)        0.045     0.323 r  O1/btn_trig[2]_i_1/O
                         net (fo=1, routed)           0.000     0.323    O1/btn_trig[2]_i_1_n_0
    SLICE_X83Y127        FDCE                                         r  O1/btn_trig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDCE                         0.000     0.000 r  O1/btn_reg_reg[3]/C
    SLICE_X82Y131        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[3]/Q
                         net (fo=1, routed)           0.137     0.278    O1/btn_reg[3]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.045     0.323 r  O1/btn_trig[3]_i_1/O
                         net (fo=1, routed)           0.000     0.323    O1/btn_trig[3]_i_1_n_0
    SLICE_X83Y131        FDCE                                         r  O1/btn_trig_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X84Y127        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.116     0.280    state__0[2]
    SLICE_X85Y127        LUT3 (Prop_lut3_I1_O)        0.045     0.325 r  LED_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.325    LED_out[0]_i_1_n_0
    SLICE_X85Y127        FDCE                                         r  LED_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X84Y127        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.117     0.281    state__0[2]
    SLICE_X85Y127        LUT3 (Prop_lut3_I2_O)        0.045     0.326 r  LED_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.326    LED_out[3]_i_1_n_0
    SLICE_X85Y127        FDCE                                         r  LED_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X84Y127        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.116     0.280    state__0[2]
    SLICE_X85Y127        LUT3 (Prop_lut3_I1_O)        0.048     0.328 r  LED_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.328    LED_out[2]_i_1_n_0
    SLICE_X85Y127        FDCE                                         r  LED_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.412%)  route 0.144ns (43.588%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[2]/Q
                         net (fo=12, routed)          0.144     0.285    cnt_reg_n_0_[2]
    SLICE_X84Y128        LUT6 (Prop_lut6_I2_O)        0.045     0.330 r  cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     0.330    cnt[5]_i_2_n_0
    SLICE_X84Y128        FDRE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------





