 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : processor
Version: P-2019.03-SP5
Date   : Mon May 30 17:00:19 2022
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: reset (input port clocked by clk)
  Endpoint: IFID/temp_instructionMemory_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  processor          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              1.00       1.00 r
  reset (in)                                              0.10      0.00       1.00 r
  reset (net)                                 412                   0.00       1.00 r
  pc/reset (pc)                                                     0.00       1.00 r
  pc/reset (net)                                                    0.00       1.00 r
  pc/U3/ZN (AND2_X1)                                      0.26      0.40       1.40 r
  pc/n17 (net)                                  8                   0.00       1.40 r
  pc/U12/ZN (AOI22_X2)                                    0.05      0.15       1.56 f    so 
  pc/n19 (net)                                  1                   0.00       1.56 f
  pc/U7/ZN (INV_X1)                                       0.07      0.12       1.68 r
  pc/pc_o[5] (net)                              3                   0.00       1.68 r
  pc/pc_o[5] (pc)                                                   0.00       1.68 r
  pc_out[5] (net)                                                   0.00       1.68 r
  instruction_mem/programCounter[5] (instructionMemory)             0.00       1.68 r
  instruction_mem/programCounter[5] (net)                           0.00       1.68 r
  instruction_mem/U51/ZN (NOR2_X1)                        0.03      0.08       1.76 f
  instruction_mem/n73 (net)                     4                   0.00       1.76 f
  instruction_mem/U60/ZN (NAND3_X1)                       0.07      0.11       1.87 r
  instruction_mem/n57 (net)                     3                   0.00       1.87 r
  instruction_mem/U59/ZN (INV_X1)                         0.04      0.09       1.96 f
  instruction_mem/n8 (net)                      8                   0.00       1.96 f
  instruction_mem/U50/ZN (OR4_X1)                         0.06      0.49       2.45 f
  instruction_mem/readRegister[2] (net)         1                   0.00       2.45 f
  instruction_mem/readRegister[2] (instructionMemory)               0.00       2.45 f
  instruction_memory_out[2] (net)                                   0.00       2.45 f
  IFID/instructionMemory[2] (IFID)                                  0.00       2.45 f
  IFID/instructionMemory[2] (net)                                   0.00       2.45 f
  IFID/U36/ZN (INV_X1)                                    0.03      0.08       2.53 r
  IFID/n5 (net)                                 1                   0.00       2.53 r
  IFID/U35/ZN (OAI22_X1)                                  0.05      0.06       2.59 f
  IFID/n85 (net)                                1                   0.00       2.59 f
  IFID/temp_instructionMemory_reg_2_/D (DFFR_X1)          0.05      0.01       2.60 f
  data arrival time                                                            2.60

  clock clk (rise edge)                                             5.00       5.00
  clock network delay (ideal)                                       0.00       5.00
  IFID/temp_instructionMemory_reg_2_/CK (DFFR_X1)                   0.00       5.00 r
  library setup time                                               -0.17       4.83
  data required time                                                           4.83
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.83
  data arrival time                                                           -2.60
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.23


  Startpoint: exmem/s_EXMEM_ALU_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluout[0] (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  processor          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  exmem/s_EXMEM_ALU_reg_0_/CK (DFFR_X1)                   0.00      0.00       0.00 r
  exmem/s_EXMEM_ALU_reg_0_/Q (DFFR_X1)                    0.06      0.37       0.37 r
  exmem/EXMEM_ALU[0] (net)                      3                   0.00       0.37 r
  exmem/EXMEM_ALU[0] (EXMEM)                                        0.00       0.37 r
  aluout[0] (net)                                                   0.00       0.37 r
  aluout[0] (out)                                         0.06      0.01       0.38 r
  data arrival time                                                            0.38

  clock clk (rise edge)                                             5.00       5.00
  clock network delay (ideal)                                       0.00       5.00
  output external delay                                            -1.00       4.00
  data required time                                                           4.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.00
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  3.62


  Startpoint: IFID/temp_instructionMemory_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IFID/temp_instructionMemory_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  processor          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  IFID/temp_instructionMemory_reg_9_/CK (DFFR_X1)         0.00      0.00       0.00 r
  IFID/temp_instructionMemory_reg_9_/Q (DFFR_X1)          0.20      0.52       0.52 r
  IFID/IFID_instMem[9] (net)                   12                   0.00       0.52 r
  IFID/IFID_instMem[9] (IFID)                                       0.00       0.52 r
  instruction_memory_out_ifid[9] (net)                              0.00       0.52 r
  hazard/IDEX_Rd[2] (hazardUnit)                                    0.00       0.52 r
  hazard/IDEX_Rd[2] (net)                                           0.00       0.52 r
  hazard/U7/ZN (XNOR2_X1)                                 0.08      0.20       0.72 r
  hazard/n13 (net)                              1                   0.00       0.72 r
  hazard/U15/ZN (NAND3_X1)                                0.03      0.08       0.80 f
  hazard/n8 (net)                               1                   0.00       0.80 f
  hazard/U12/ZN (OAI33_X1)                                0.15      0.23       1.04 r
  hazard/n2 (net)                               1                   0.00       1.04 r
  hazard/U20/ZN (AND4_X1)                                 0.07      0.26       1.30 r
  hazard/pc_stall (net)                         4                   0.00       1.30 r
  hazard/pc_stall (hazardUnit)                                      0.00       1.30 r
  pc_stall (net)                                                    0.00       1.30 r
  pc/hazard (pc)                                                    0.00       1.30 r
  pc/hazard (net)                                                   0.00       1.30 r
  pc/U3/ZN (AND2_X1)                                      0.26      0.37       1.66 r
  pc/n17 (net)                                  8                   0.00       1.66 r
  pc/U12/ZN (AOI22_X2)                                    0.05      0.15       1.82 f    so 
  pc/n19 (net)                                  1                   0.00       1.82 f
  pc/U7/ZN (INV_X1)                                       0.07      0.12       1.94 r
  pc/pc_o[5] (net)                              3                   0.00       1.94 r
  pc/pc_o[5] (pc)                                                   0.00       1.94 r
  pc_out[5] (net)                                                   0.00       1.94 r
  instruction_mem/programCounter[5] (instructionMemory)             0.00       1.94 r
  instruction_mem/programCounter[5] (net)                           0.00       1.94 r
  instruction_mem/U51/ZN (NOR2_X1)                        0.03      0.08       2.02 f
  instruction_mem/n73 (net)                     4                   0.00       2.02 f
  instruction_mem/U60/ZN (NAND3_X1)                       0.07      0.11       2.13 r
  instruction_mem/n57 (net)                     3                   0.00       2.13 r
  instruction_mem/U59/ZN (INV_X1)                         0.04      0.09       2.22 f
  instruction_mem/n8 (net)                      8                   0.00       2.22 f
  instruction_mem/U50/ZN (OR4_X1)                         0.06      0.49       2.71 f
  instruction_mem/readRegister[2] (net)         1                   0.00       2.71 f
  instruction_mem/readRegister[2] (instructionMemory)               0.00       2.71 f
  instruction_memory_out[2] (net)                                   0.00       2.71 f
  IFID/instructionMemory[2] (IFID)                                  0.00       2.71 f
  IFID/instructionMemory[2] (net)                                   0.00       2.71 f
  IFID/U36/ZN (INV_X1)                                    0.03      0.08       2.79 r
  IFID/n5 (net)                                 1                   0.00       2.79 r
  IFID/U35/ZN (OAI22_X1)                                  0.05      0.06       2.85 f
  IFID/n85 (net)                                1                   0.00       2.85 f
  IFID/temp_instructionMemory_reg_2_/D (DFFR_X1)          0.05      0.01       2.86 f
  data arrival time                                                            2.86

  clock clk (rise edge)                                             5.00       5.00
  clock network delay (ideal)                                       0.00       5.00
  IFID/temp_instructionMemory_reg_2_/CK (DFFR_X1)                   0.00       5.00 r
  library setup time                                               -0.17       4.83
  data required time                                                           4.83
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.83
  data arrival time                                                           -2.86
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.96


1
