-- -------------------------------------------------------------
-- 
-- File Name: D:\Matlab_Vhd\hdl_prj\hdlsrc\smartCart3111\head_ip_src_switch_io.vhd
-- Created: 2016-07-17 11:16:19
-- 
-- Generated by MATLAB 9.0 and HDL Coder 3.8
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: head_ip_src_switch_io
-- Source Path: smartCart3111/head/switch_io
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY head_ip_src_switch_io IS
  PORT( IO                                :   IN    std_logic;
        IO_IN                             :   IN    std_logic;
        switch_io                         :   IN    std_logic;
        Out1                              :   OUT   std_logic
        );
END head_ip_src_switch_io;


ARCHITECTURE rtl OF head_ip_src_switch_io IS

BEGIN
  Out1 <= IO;

END rtl;

