# Basic_unit
 Practice Verilog by writing basic unit
