// Seed: 1139845577
module module_0 (
    output tri  id_0,
    output tri1 id_1
);
  wire id_3;
  logic [7:0] id_4;
  wire module_0;
  ;
  assign id_3 = id_4[-1'b0];
  wire id_5;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wire id_3,
    input supply1 id_4,
    input tri1 id_5,
    output tri id_6,
    input wor id_7,
    input tri id_8,
    output wire id_9,
    output supply0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    input supply0 id_13,
    input tri0 id_14,
    input uwire id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_10
  );
endmodule
