#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Dec  4 16:19:29 2017
# Process ID: 9120
# Current directory: C:/work/Resistor-Capacitance-Inductance-Measurement-System/ADC_SPI_test/ADC_SPI_test.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: C:/work/Resistor-Capacitance-Inductance-Measurement-System/ADC_SPI_test/ADC_SPI_test.runs/impl_1/system_wrapper.vdi
# Journal file: C:/work/Resistor-Capacitance-Inductance-Measurement-System/ADC_SPI_test/ADC_SPI_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
Command: open_checkpoint C:/work/Resistor-Capacitance-Inductance-Measurement-System/ADC_SPI_test/ADC_SPI_test.runs/impl_1/system_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 218.949 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/work/Resistor-Capacitance-Inductance-Measurement-System/ADC_SPI_test/ADC_SPI_test.runs/impl_1/.Xil/Vivado-9120-DESKTOP-GLIA512/dcp3/system_wrapper_board.xdc]
Finished Parsing XDC File [C:/work/Resistor-Capacitance-Inductance-Measurement-System/ADC_SPI_test/ADC_SPI_test.runs/impl_1/.Xil/Vivado-9120-DESKTOP-GLIA512/dcp3/system_wrapper_board.xdc]
Parsing XDC File [C:/work/Resistor-Capacitance-Inductance-Measurement-System/ADC_SPI_test/ADC_SPI_test.runs/impl_1/.Xil/Vivado-9120-DESKTOP-GLIA512/dcp3/system_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/work/Resistor-Capacitance-Inductance-Measurement-System/ADC_SPI_test/ADC_SPI_test.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/work/Resistor-Capacitance-Inductance-Measurement-System/ADC_SPI_test/ADC_SPI_test.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 987.285 ; gain = 497.996
Finished Parsing XDC File [C:/work/Resistor-Capacitance-Inductance-Measurement-System/ADC_SPI_test/ADC_SPI_test.runs/impl_1/.Xil/Vivado-9120-DESKTOP-GLIA512/dcp3/system_wrapper_early.xdc]
Parsing XDC File [C:/work/Resistor-Capacitance-Inductance-Measurement-System/ADC_SPI_test/ADC_SPI_test.runs/impl_1/.Xil/Vivado-9120-DESKTOP-GLIA512/dcp3/system_wrapper.xdc]
Finished Parsing XDC File [C:/work/Resistor-Capacitance-Inductance-Measurement-System/ADC_SPI_test/ADC_SPI_test.runs/impl_1/.Xil/Vivado-9120-DESKTOP-GLIA512/dcp3/system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 987.285 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 987.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 991.355 ; gain = 772.406
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.817 . Memory (MB): peak = 1002.000 ; gain = 10.645

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1076.445 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: ef86cc86

Time (s): cpu = 00:00:12 ; elapsed = 00:05:54 . Memory (MB): peak = 1076.445 ; gain = 74.445
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 22cf441cd

Time (s): cpu = 00:00:13 ; elapsed = 00:05:55 . Memory (MB): peak = 1095.680 ; gain = 93.680
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 105 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 23e5ce20e

Time (s): cpu = 00:00:13 ; elapsed = 00:05:56 . Memory (MB): peak = 1095.680 ; gain = 93.680
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 28 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 230e4f556

Time (s): cpu = 00:00:14 ; elapsed = 00:05:56 . Memory (MB): peak = 1095.680 ; gain = 93.680
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 42 cells

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_i/Clk_4_Div_0/inst/Clk_2Mhz_BUFG_inst to drive 69 load(s) on clock net Clk_2Mhz_OBUF
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 22342a9da

Time (s): cpu = 00:00:14 ; elapsed = 00:05:57 . Memory (MB): peak = 1095.680 ; gain = 93.680
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 22342a9da

Time (s): cpu = 00:00:14 ; elapsed = 00:05:57 . Memory (MB): peak = 1095.680 ; gain = 93.680
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1095.680 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 22342a9da

Time (s): cpu = 00:00:14 ; elapsed = 00:05:57 . Memory (MB): peak = 1095.680 ; gain = 93.680

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 16c3decd8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1195.695 ; gain = 0.000
Ending Power Optimization Task | Checksum: 16c3decd8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1195.695 ; gain = 100.016
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:06:01 . Memory (MB): peak = 1195.695 ; gain = 204.340
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.766 . Memory (MB): peak = 1195.695 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/work/Resistor-Capacitance-Inductance-Measurement-System/ADC_SPI_test/ADC_SPI_test.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/work/Resistor-Capacitance-Inductance-Measurement-System/ADC_SPI_test/ADC_SPI_test.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1195.695 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1195.695 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12aaaca17

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1195.695 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6840ccf6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11b2c382a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11b2c382a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1195.695 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 11b2c382a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1842bf93b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1842bf93b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17c7b6725

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a4ec5eed

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ef04dd1e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d1f10c69

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: fba22df5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 11f0a5d1a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 11f0a5d1a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1195.695 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 11f0a5d1a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e32bef31

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: e32bef31

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1195.695 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=28.225. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1582cf862

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1195.695 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1582cf862

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1582cf862

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1582cf862

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e87af940

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1195.695 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e87af940

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1195.695 ; gain = 0.000
Ending Placer Task | Checksum: 120a68757

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1195.695 ; gain = 0.000
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1195.695 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1195.695 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/work/Resistor-Capacitance-Inductance-Measurement-System/ADC_SPI_test/ADC_SPI_test.runs/impl_1/system_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1195.695 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 1195.695 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1195.695 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 56d47948 ConstDB: 0 ShapeSum: c9d20e0f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a1561691

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a1561691

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a1561691

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a1561691

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1195.695 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20567e784

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1195.695 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=28.255 | TNS=0.000  | WHS=-0.179 | THS=-170.009|

Phase 2 Router Initialization | Checksum: 1ad28ee4b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ef4ae2fb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 563
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.196 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1188b6cea

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.196 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12ae24aab

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1195.695 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 12ae24aab

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12ae24aab

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12ae24aab

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1195.695 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 12ae24aab

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a691c07f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1195.695 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.311 | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 162c9871b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1195.695 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 162c9871b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.29631 %
  Global Horizontal Routing Utilization  = 2.983 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e12585d2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e12585d2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1054bd465

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1195.695 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=27.311 | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1054bd465

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1195.695 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1195.695 ; gain = 0.000

Routing Is Done.
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1195.695 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1195.695 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/work/Resistor-Capacitance-Inductance-Measurement-System/ADC_SPI_test/ADC_SPI_test.runs/impl_1/system_wrapper_routed.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/work/Resistor-Capacitance-Inductance-Measurement-System/ADC_SPI_test/ADC_SPI_test.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/work/Resistor-Capacitance-Inductance-Measurement-System/ADC_SPI_test/ADC_SPI_test.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Dec  4 16:27:35 2017...
