--- a/arch/arm/boot/dts/sun8i-v3s.dtsi	2023-05-31 20:32:20.915727932 +0300
+++ b/arch/arm/boot/dts/sun8i-v3s.dtsi	2023-05-31 20:35:37.457874253 +0300
@@ -371,6 +371,14 @@
 				bias-pull-up;
 			};
 
+	    lcd_rgb666_pins_a: lcd-rgb666-pe {
+		pins = "PE0", "PE1", "PE2", "PE3", "PE4", "PE5",
+		       "PE6", "PE7", "PE8", "PE9", "PE10", "PE11",
+		       "PE12", "PE13", "PE14", "PE15", "PE16", "PE17",
+		       "PE18", "PE19", "PE23", "PE24";
+		function = "lcd";
+	    };
+
 			mmc1_pins: mmc1-pins {
 				pins = "PG0", "PG1", "PG2", "PG3",
 				       "PG4", "PG5";
@@ -408,6 +416,34 @@
 			status = "disabled";
 		};
 
+	dma: dma-controller@01c02000 {
+	    compatible = "allwinner,sun8i-v3s-dma";
+	    reg = <0x01c02000 0x1000>;
+	    interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
+	    clocks = <&ccu CLK_BUS_DMA>;
+	    resets = <&ccu RST_BUS_DMA>;
+	    #dma-cells = <1>;
+	};
+
+	codec: codec@01c22c00 {
+	    #sound-dai-cells = <0>;
+	    compatible = "allwinner,sun8i-v3s-codec";
+	    reg = <0x01c22c00 0x400>;
+	    interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
+	    clocks = <&ccu CLK_BUS_CODEC>, <&ccu CLK_AC_DIG>;
+	    clock-names = "apb", "codec";
+	    resets = <&ccu RST_BUS_CODEC>;
+	    dmas = <&dma 15>, <&dma 15>;
+	    dma-names = "rx", "tx";
+	    allwinner,codec-analog-controls = <&codec_analog>;
+	    status = "disabled";
+	};
+
+	codec_analog: codec-analog@01c23000 {
+	    compatible = "allwinner,sun8i-v3s-codec-analog";
+	    reg = <0x01c23000 0x4>;
+	};
+
 		uart0: serial@1c28000 {
 			compatible = "snps,dw-apb-uart";
 			reg = <0x01c28000 0x400>;
