
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={13,rS,rT,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F3)
	S6= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                     Premise(F4)
	S7= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                         Premise(F5)
	S8= FU.Bub_IF=>CU_IF.Bub                                    Premise(F6)
	S9= FU.Halt_IF=>CU_IF.Halt                                  Premise(F7)
	S10= ICache.Hit=>CU_IF.ICacheHit                            Premise(F8)
	S11= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F9)
	S12= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F10)
	S13= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F11)
	S14= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F12)
	S15= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F13)
	S16= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F14)
	S17= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S18= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F16)
	S19= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F17)
	S20= ICache.Hit=>FU.ICacheHit                               Premise(F18)
	S21= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F19)
	S22= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F20)
	S23= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F21)
	S24= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F22)
	S25= IMMU.Addr=>IAddrReg.In                                 Premise(F23)
	S26= PC.Out=>ICache.IEA                                     Premise(F24)
	S27= ICache.IEA=addr                                        Path(S4,S26)
	S28= ICache.Hit=ICacheHit(addr)                             ICache-Search(S27)
	S29= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S28,S10)
	S30= FU.ICacheHit=ICacheHit(addr)                           Path(S28,S20)
	S31= PC.Out=>ICache.IEA                                     Premise(F25)
	S32= IMem.MEM8WordOut=>ICache.WData                         Premise(F26)
	S33= ICache.Out=>ICacheReg.In                               Premise(F27)
	S34= PC.Out=>IMMU.IEA                                       Premise(F28)
	S35= IMMU.IEA=addr                                          Path(S4,S34)
	S36= CP0.ASID=>IMMU.PID                                     Premise(F29)
	S37= IMMU.PID=pid                                           Path(S3,S36)
	S38= IMMU.Addr={pid,addr}                                   IMMU-Search(S37,S35)
	S39= IAddrReg.In={pid,addr}                                 Path(S38,S25)
	S40= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S37,S35)
	S41= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S40,S11)
	S42= IAddrReg.Out=>IMem.RAddr                               Premise(F30)
	S43= ICacheReg.Out=>IRMux.CacheData                         Premise(F31)
	S44= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F32)
	S45= IMem.Out=>IRMux.MemData                                Premise(F33)
	S46= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F34)
	S47= ICache.Out=>IR_ID.In                                   Premise(F35)
	S48= IRMux.Out=>IR_ID.In                                    Premise(F36)
	S49= ICache.Out=>IR_IMMU.In                                 Premise(F37)
	S50= IR_DMMU2.Out=>IR_WB.In                                 Premise(F38)
	S51= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F39)
	S52= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F40)
	S53= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F41)
	S54= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F42)
	S55= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F43)
	S56= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F44)
	S57= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F45)
	S58= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F46)
	S59= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F47)
	S60= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F48)
	S61= IR_EX.Out31_26=>CU_EX.Op                               Premise(F49)
	S62= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F50)
	S63= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F51)
	S64= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F52)
	S65= IR_ID.Out31_26=>CU_ID.Op                               Premise(F53)
	S66= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F54)
	S67= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F55)
	S68= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F56)
	S69= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F57)
	S70= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F58)
	S71= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F59)
	S72= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F60)
	S73= IR_WB.Out31_26=>CU_WB.Op                               Premise(F61)
	S74= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F62)
	S75= CtrlA_EX=0                                             Premise(F63)
	S76= CtrlB_EX=0                                             Premise(F64)
	S77= CtrlALUOut_MEM=0                                       Premise(F65)
	S78= CtrlALUOut_DMMU1=0                                     Premise(F66)
	S79= CtrlALUOut_DMMU2=0                                     Premise(F67)
	S80= CtrlALUOut_WB=0                                        Premise(F68)
	S81= CtrlA_MEM=0                                            Premise(F69)
	S82= CtrlA_WB=0                                             Premise(F70)
	S83= CtrlB_MEM=0                                            Premise(F71)
	S84= CtrlB_WB=0                                             Premise(F72)
	S85= CtrlICache=0                                           Premise(F73)
	S86= CtrlIMMU=0                                             Premise(F74)
	S87= CtrlIR_DMMU1=0                                         Premise(F75)
	S88= CtrlIR_DMMU2=0                                         Premise(F76)
	S89= CtrlIR_EX=0                                            Premise(F77)
	S90= CtrlIR_ID=0                                            Premise(F78)
	S91= CtrlIR_IMMU=1                                          Premise(F79)
	S92= CtrlIR_MEM=0                                           Premise(F80)
	S93= CtrlIR_WB=0                                            Premise(F81)
	S94= CtrlGPR=0                                              Premise(F82)
	S95= CtrlIAddrReg=1                                         Premise(F83)
	S96= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S39,S95)
	S97= CtrlPC=0                                               Premise(F84)
	S98= CtrlPCInc=0                                            Premise(F85)
	S99= PC[Out]=addr                                           PC-Hold(S1,S97,S98)
	S100= CtrlIMem=0                                            Premise(F86)
	S101= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S2,S100)
	S102= CtrlICacheReg=1                                       Premise(F87)
	S103= CtrlASIDIn=0                                          Premise(F88)
	S104= CtrlCP0=0                                             Premise(F89)
	S105= CP0[ASID]=pid                                         CP0-Hold(S0,S104)
	S106= CtrlEPCIn=0                                           Premise(F90)
	S107= CtrlExCodeIn=0                                        Premise(F91)
	S108= CtrlIRMux=0                                           Premise(F92)
	S109= GPR[rS]=a                                             Premise(F93)

IMMU	S110= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S96)
	S111= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S96)
	S112= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S96)
	S113= PC.Out=addr                                           PC-Out(S99)
	S114= CP0.ASID=pid                                          CP0-Read-ASID(S105)
	S115= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F94)
	S116= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F95)
	S117= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F96)
	S118= FU.Bub_IF=>CU_IF.Bub                                  Premise(F97)
	S119= FU.Halt_IF=>CU_IF.Halt                                Premise(F98)
	S120= ICache.Hit=>CU_IF.ICacheHit                           Premise(F99)
	S121= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F100)
	S122= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F101)
	S123= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F102)
	S124= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F103)
	S125= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F104)
	S126= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F105)
	S127= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F106)
	S128= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F107)
	S129= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F108)
	S130= ICache.Hit=>FU.ICacheHit                              Premise(F109)
	S131= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F110)
	S132= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F111)
	S133= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F112)
	S134= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F113)
	S135= IMMU.Addr=>IAddrReg.In                                Premise(F114)
	S136= PC.Out=>ICache.IEA                                    Premise(F115)
	S137= ICache.IEA=addr                                       Path(S113,S136)
	S138= ICache.Hit=ICacheHit(addr)                            ICache-Search(S137)
	S139= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S138,S120)
	S140= FU.ICacheHit=ICacheHit(addr)                          Path(S138,S130)
	S141= PC.Out=>ICache.IEA                                    Premise(F116)
	S142= IMem.MEM8WordOut=>ICache.WData                        Premise(F117)
	S143= ICache.Out=>ICacheReg.In                              Premise(F118)
	S144= PC.Out=>IMMU.IEA                                      Premise(F119)
	S145= IMMU.IEA=addr                                         Path(S113,S144)
	S146= CP0.ASID=>IMMU.PID                                    Premise(F120)
	S147= IMMU.PID=pid                                          Path(S114,S146)
	S148= IMMU.Addr={pid,addr}                                  IMMU-Search(S147,S145)
	S149= IAddrReg.In={pid,addr}                                Path(S148,S135)
	S150= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S147,S145)
	S151= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S150,S121)
	S152= IAddrReg.Out=>IMem.RAddr                              Premise(F121)
	S153= IMem.RAddr={pid,addr}                                 Path(S110,S152)
	S154= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S153,S101)
	S155= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S153,S101)
	S156= ICache.WData=IMemGet8Word({pid,addr})                 Path(S155,S142)
	S157= ICacheReg.Out=>IRMux.CacheData                        Premise(F122)
	S158= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F123)
	S159= IMem.Out=>IRMux.MemData                               Premise(F124)
	S160= IRMux.MemData={13,rS,rT,UIMM}                         Path(S154,S159)
	S161= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S160)
	S162= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F125)
	S163= ICache.Out=>IR_ID.In                                  Premise(F126)
	S164= IRMux.Out=>IR_ID.In                                   Premise(F127)
	S165= IR_ID.In={13,rS,rT,UIMM}                              Path(S161,S164)
	S166= ICache.Out=>IR_IMMU.In                                Premise(F128)
	S167= IR_DMMU2.Out=>IR_WB.In                                Premise(F129)
	S168= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F130)
	S169= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F131)
	S170= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F132)
	S171= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F133)
	S172= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F134)
	S173= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F135)
	S174= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F136)
	S175= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F137)
	S176= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F138)
	S177= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F139)
	S178= IR_EX.Out31_26=>CU_EX.Op                              Premise(F140)
	S179= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F141)
	S180= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F142)
	S181= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F143)
	S182= IR_ID.Out31_26=>CU_ID.Op                              Premise(F144)
	S183= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F145)
	S184= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F146)
	S185= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F147)
	S186= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F148)
	S187= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F149)
	S188= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F150)
	S189= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F151)
	S190= IR_WB.Out31_26=>CU_WB.Op                              Premise(F152)
	S191= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F153)
	S192= CtrlA_EX=0                                            Premise(F154)
	S193= CtrlB_EX=0                                            Premise(F155)
	S194= CtrlALUOut_MEM=0                                      Premise(F156)
	S195= CtrlALUOut_DMMU1=0                                    Premise(F157)
	S196= CtrlALUOut_DMMU2=0                                    Premise(F158)
	S197= CtrlALUOut_WB=0                                       Premise(F159)
	S198= CtrlA_MEM=0                                           Premise(F160)
	S199= CtrlA_WB=0                                            Premise(F161)
	S200= CtrlB_MEM=0                                           Premise(F162)
	S201= CtrlB_WB=0                                            Premise(F163)
	S202= CtrlICache=1                                          Premise(F164)
	S203= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S137,S156,S202)
	S204= CtrlIMMU=0                                            Premise(F165)
	S205= CtrlIR_DMMU1=0                                        Premise(F166)
	S206= CtrlIR_DMMU2=0                                        Premise(F167)
	S207= CtrlIR_EX=0                                           Premise(F168)
	S208= CtrlIR_ID=1                                           Premise(F169)
	S209= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Write(S165,S208)
	S210= CtrlIR_IMMU=0                                         Premise(F170)
	S211= CtrlIR_MEM=0                                          Premise(F171)
	S212= CtrlIR_WB=0                                           Premise(F172)
	S213= CtrlGPR=0                                             Premise(F173)
	S214= GPR[rS]=a                                             GPR-Hold(S109,S213)
	S215= CtrlIAddrReg=0                                        Premise(F174)
	S216= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S96,S215)
	S217= CtrlPC=0                                              Premise(F175)
	S218= CtrlPCInc=1                                           Premise(F176)
	S219= PC[Out]=addr+4                                        PC-Inc(S99,S217,S218)
	S220= PC[CIA]=addr                                          PC-Inc(S99,S217,S218)
	S221= CtrlIMem=0                                            Premise(F177)
	S222= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S101,S221)
	S223= CtrlICacheReg=0                                       Premise(F178)
	S224= CtrlASIDIn=0                                          Premise(F179)
	S225= CtrlCP0=0                                             Premise(F180)
	S226= CP0[ASID]=pid                                         CP0-Hold(S105,S225)
	S227= CtrlEPCIn=0                                           Premise(F181)
	S228= CtrlExCodeIn=0                                        Premise(F182)
	S229= CtrlIRMux=0                                           Premise(F183)

ID	S230= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S209)
	S231= IR_ID.Out31_26=13                                     IR-Out(S209)
	S232= IR_ID.Out25_21=rS                                     IR-Out(S209)
	S233= IR_ID.Out20_16=rT                                     IR-Out(S209)
	S234= IR_ID.Out15_0=UIMM                                    IR-Out(S209)
	S235= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S216)
	S236= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S216)
	S237= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S216)
	S238= PC.Out=addr+4                                         PC-Out(S219)
	S239= PC.CIA=addr                                           PC-Out(S220)
	S240= PC.CIA31_28=addr[31:28]                               PC-Out(S220)
	S241= CP0.ASID=pid                                          CP0-Read-ASID(S226)
	S242= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F184)
	S243= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F185)
	S244= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F186)
	S245= FU.Bub_IF=>CU_IF.Bub                                  Premise(F187)
	S246= FU.Halt_IF=>CU_IF.Halt                                Premise(F188)
	S247= ICache.Hit=>CU_IF.ICacheHit                           Premise(F189)
	S248= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F190)
	S249= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F191)
	S250= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F192)
	S251= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F193)
	S252= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F194)
	S253= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F195)
	S254= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F196)
	S255= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F197)
	S256= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F198)
	S257= ICache.Hit=>FU.ICacheHit                              Premise(F199)
	S258= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F200)
	S259= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F201)
	S260= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F202)
	S261= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F203)
	S262= IMMU.Addr=>IAddrReg.In                                Premise(F204)
	S263= PC.Out=>ICache.IEA                                    Premise(F205)
	S264= ICache.IEA=addr+4                                     Path(S238,S263)
	S265= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S264)
	S266= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S265,S247)
	S267= FU.ICacheHit=ICacheHit(addr+4)                        Path(S265,S257)
	S268= PC.Out=>ICache.IEA                                    Premise(F206)
	S269= IMem.MEM8WordOut=>ICache.WData                        Premise(F207)
	S270= ICache.Out=>ICacheReg.In                              Premise(F208)
	S271= PC.Out=>IMMU.IEA                                      Premise(F209)
	S272= IMMU.IEA=addr+4                                       Path(S238,S271)
	S273= CP0.ASID=>IMMU.PID                                    Premise(F210)
	S274= IMMU.PID=pid                                          Path(S241,S273)
	S275= IMMU.Addr={pid,addr+4}                                IMMU-Search(S274,S272)
	S276= IAddrReg.In={pid,addr+4}                              Path(S275,S262)
	S277= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S274,S272)
	S278= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S277,S248)
	S279= IAddrReg.Out=>IMem.RAddr                              Premise(F211)
	S280= IMem.RAddr={pid,addr}                                 Path(S235,S279)
	S281= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S280,S222)
	S282= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S280,S222)
	S283= ICache.WData=IMemGet8Word({pid,addr})                 Path(S282,S269)
	S284= ICacheReg.Out=>IRMux.CacheData                        Premise(F212)
	S285= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F213)
	S286= IMem.Out=>IRMux.MemData                               Premise(F214)
	S287= IRMux.MemData={13,rS,rT,UIMM}                         Path(S281,S286)
	S288= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S287)
	S289= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F215)
	S290= ICache.Out=>IR_ID.In                                  Premise(F216)
	S291= IRMux.Out=>IR_ID.In                                   Premise(F217)
	S292= IR_ID.In={13,rS,rT,UIMM}                              Path(S288,S291)
	S293= ICache.Out=>IR_IMMU.In                                Premise(F218)
	S294= IR_DMMU2.Out=>IR_WB.In                                Premise(F219)
	S295= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F220)
	S296= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F221)
	S297= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F222)
	S298= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F223)
	S299= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F224)
	S300= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F225)
	S301= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F226)
	S302= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F227)
	S303= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F228)
	S304= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F229)
	S305= IR_EX.Out31_26=>CU_EX.Op                              Premise(F230)
	S306= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F231)
	S307= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F232)
	S308= CU_ID.IRFunc1=rT                                      Path(S233,S307)
	S309= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F233)
	S310= CU_ID.IRFunc2=rS                                      Path(S232,S309)
	S311= IR_ID.Out31_26=>CU_ID.Op                              Premise(F234)
	S312= CU_ID.Op=13                                           Path(S231,S311)
	S313= CU_ID.Func=alu_add                                    CU_ID(S312)
	S314= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F235)
	S315= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F236)
	S316= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F237)
	S317= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F238)
	S318= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F239)
	S319= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F240)
	S320= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F241)
	S321= IR_WB.Out31_26=>CU_WB.Op                              Premise(F242)
	S322= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F243)
	S323= CtrlA_EX=1                                            Premise(F244)
	S324= CtrlB_EX=1                                            Premise(F245)
	S325= CtrlALUOut_MEM=0                                      Premise(F246)
	S326= CtrlALUOut_DMMU1=0                                    Premise(F247)
	S327= CtrlALUOut_DMMU2=0                                    Premise(F248)
	S328= CtrlALUOut_WB=0                                       Premise(F249)
	S329= CtrlA_MEM=0                                           Premise(F250)
	S330= CtrlA_WB=0                                            Premise(F251)
	S331= CtrlB_MEM=0                                           Premise(F252)
	S332= CtrlB_WB=0                                            Premise(F253)
	S333= CtrlICache=0                                          Premise(F254)
	S334= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S203,S333)
	S335= CtrlIMMU=0                                            Premise(F255)
	S336= CtrlIR_DMMU1=0                                        Premise(F256)
	S337= CtrlIR_DMMU2=0                                        Premise(F257)
	S338= CtrlIR_EX=1                                           Premise(F258)
	S339= CtrlIR_ID=0                                           Premise(F259)
	S340= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S209,S339)
	S341= CtrlIR_IMMU=0                                         Premise(F260)
	S342= CtrlIR_MEM=0                                          Premise(F261)
	S343= CtrlIR_WB=0                                           Premise(F262)
	S344= CtrlGPR=0                                             Premise(F263)
	S345= GPR[rS]=a                                             GPR-Hold(S214,S344)
	S346= CtrlIAddrReg=0                                        Premise(F264)
	S347= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S216,S346)
	S348= CtrlPC=0                                              Premise(F265)
	S349= CtrlPCInc=0                                           Premise(F266)
	S350= PC[CIA]=addr                                          PC-Hold(S220,S349)
	S351= PC[Out]=addr+4                                        PC-Hold(S219,S348,S349)
	S352= CtrlIMem=0                                            Premise(F267)
	S353= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S222,S352)
	S354= CtrlICacheReg=0                                       Premise(F268)
	S355= CtrlASIDIn=0                                          Premise(F269)
	S356= CtrlCP0=0                                             Premise(F270)
	S357= CP0[ASID]=pid                                         CP0-Hold(S226,S356)
	S358= CtrlEPCIn=0                                           Premise(F271)
	S359= CtrlExCodeIn=0                                        Premise(F272)
	S360= CtrlIRMux=0                                           Premise(F273)

EX	S361= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S340)
	S362= IR_ID.Out31_26=13                                     IR-Out(S340)
	S363= IR_ID.Out25_21=rS                                     IR-Out(S340)
	S364= IR_ID.Out20_16=rT                                     IR-Out(S340)
	S365= IR_ID.Out15_0=UIMM                                    IR-Out(S340)
	S366= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S347)
	S367= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S347)
	S368= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S347)
	S369= PC.CIA=addr                                           PC-Out(S350)
	S370= PC.CIA31_28=addr[31:28]                               PC-Out(S350)
	S371= PC.Out=addr+4                                         PC-Out(S351)
	S372= CP0.ASID=pid                                          CP0-Read-ASID(S357)
	S373= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F274)
	S374= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F275)
	S375= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F276)
	S376= FU.Bub_IF=>CU_IF.Bub                                  Premise(F277)
	S377= FU.Halt_IF=>CU_IF.Halt                                Premise(F278)
	S378= ICache.Hit=>CU_IF.ICacheHit                           Premise(F279)
	S379= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F280)
	S380= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F281)
	S381= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F282)
	S382= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F283)
	S383= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F284)
	S384= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F285)
	S385= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F286)
	S386= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F287)
	S387= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F288)
	S388= ICache.Hit=>FU.ICacheHit                              Premise(F289)
	S389= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F290)
	S390= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F291)
	S391= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F292)
	S392= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F293)
	S393= IMMU.Addr=>IAddrReg.In                                Premise(F294)
	S394= PC.Out=>ICache.IEA                                    Premise(F295)
	S395= ICache.IEA=addr+4                                     Path(S371,S394)
	S396= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S395)
	S397= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S396,S378)
	S398= FU.ICacheHit=ICacheHit(addr+4)                        Path(S396,S388)
	S399= PC.Out=>ICache.IEA                                    Premise(F296)
	S400= IMem.MEM8WordOut=>ICache.WData                        Premise(F297)
	S401= ICache.Out=>ICacheReg.In                              Premise(F298)
	S402= PC.Out=>IMMU.IEA                                      Premise(F299)
	S403= IMMU.IEA=addr+4                                       Path(S371,S402)
	S404= CP0.ASID=>IMMU.PID                                    Premise(F300)
	S405= IMMU.PID=pid                                          Path(S372,S404)
	S406= IMMU.Addr={pid,addr+4}                                IMMU-Search(S405,S403)
	S407= IAddrReg.In={pid,addr+4}                              Path(S406,S393)
	S408= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S405,S403)
	S409= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S408,S379)
	S410= IAddrReg.Out=>IMem.RAddr                              Premise(F301)
	S411= IMem.RAddr={pid,addr}                                 Path(S366,S410)
	S412= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S411,S353)
	S413= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S411,S353)
	S414= ICache.WData=IMemGet8Word({pid,addr})                 Path(S413,S400)
	S415= ICacheReg.Out=>IRMux.CacheData                        Premise(F302)
	S416= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F303)
	S417= IMem.Out=>IRMux.MemData                               Premise(F304)
	S418= IRMux.MemData={13,rS,rT,UIMM}                         Path(S412,S417)
	S419= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S418)
	S420= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F305)
	S421= ICache.Out=>IR_ID.In                                  Premise(F306)
	S422= IRMux.Out=>IR_ID.In                                   Premise(F307)
	S423= IR_ID.In={13,rS,rT,UIMM}                              Path(S419,S422)
	S424= ICache.Out=>IR_IMMU.In                                Premise(F308)
	S425= IR_DMMU2.Out=>IR_WB.In                                Premise(F309)
	S426= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F310)
	S427= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F311)
	S428= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F312)
	S429= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F313)
	S430= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F314)
	S431= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F315)
	S432= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F316)
	S433= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F317)
	S434= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F318)
	S435= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F319)
	S436= IR_EX.Out31_26=>CU_EX.Op                              Premise(F320)
	S437= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F321)
	S438= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F322)
	S439= CU_ID.IRFunc1=rT                                      Path(S364,S438)
	S440= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F323)
	S441= CU_ID.IRFunc2=rS                                      Path(S363,S440)
	S442= IR_ID.Out31_26=>CU_ID.Op                              Premise(F324)
	S443= CU_ID.Op=13                                           Path(S362,S442)
	S444= CU_ID.Func=alu_add                                    CU_ID(S443)
	S445= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F325)
	S446= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F326)
	S447= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F327)
	S448= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F328)
	S449= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F329)
	S450= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F330)
	S451= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F331)
	S452= IR_WB.Out31_26=>CU_WB.Op                              Premise(F332)
	S453= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F333)
	S454= CtrlA_EX=0                                            Premise(F334)
	S455= CtrlB_EX=0                                            Premise(F335)
	S456= CtrlALUOut_MEM=1                                      Premise(F336)
	S457= CtrlALUOut_DMMU1=0                                    Premise(F337)
	S458= CtrlALUOut_DMMU2=0                                    Premise(F338)
	S459= CtrlALUOut_WB=0                                       Premise(F339)
	S460= CtrlA_MEM=0                                           Premise(F340)
	S461= CtrlA_WB=0                                            Premise(F341)
	S462= CtrlB_MEM=0                                           Premise(F342)
	S463= CtrlB_WB=0                                            Premise(F343)
	S464= CtrlICache=0                                          Premise(F344)
	S465= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S334,S464)
	S466= CtrlIMMU=0                                            Premise(F345)
	S467= CtrlIR_DMMU1=0                                        Premise(F346)
	S468= CtrlIR_DMMU2=0                                        Premise(F347)
	S469= CtrlIR_EX=0                                           Premise(F348)
	S470= CtrlIR_ID=0                                           Premise(F349)
	S471= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S340,S470)
	S472= CtrlIR_IMMU=0                                         Premise(F350)
	S473= CtrlIR_MEM=1                                          Premise(F351)
	S474= CtrlIR_WB=0                                           Premise(F352)
	S475= CtrlGPR=0                                             Premise(F353)
	S476= GPR[rS]=a                                             GPR-Hold(S345,S475)
	S477= CtrlIAddrReg=0                                        Premise(F354)
	S478= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S347,S477)
	S479= CtrlPC=0                                              Premise(F355)
	S480= CtrlPCInc=0                                           Premise(F356)
	S481= PC[CIA]=addr                                          PC-Hold(S350,S480)
	S482= PC[Out]=addr+4                                        PC-Hold(S351,S479,S480)
	S483= CtrlIMem=0                                            Premise(F357)
	S484= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S353,S483)
	S485= CtrlICacheReg=0                                       Premise(F358)
	S486= CtrlASIDIn=0                                          Premise(F359)
	S487= CtrlCP0=0                                             Premise(F360)
	S488= CP0[ASID]=pid                                         CP0-Hold(S357,S487)
	S489= CtrlEPCIn=0                                           Premise(F361)
	S490= CtrlExCodeIn=0                                        Premise(F362)
	S491= CtrlIRMux=0                                           Premise(F363)

MEM	S492= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S471)
	S493= IR_ID.Out31_26=13                                     IR-Out(S471)
	S494= IR_ID.Out25_21=rS                                     IR-Out(S471)
	S495= IR_ID.Out20_16=rT                                     IR-Out(S471)
	S496= IR_ID.Out15_0=UIMM                                    IR-Out(S471)
	S497= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S478)
	S498= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S478)
	S499= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S478)
	S500= PC.CIA=addr                                           PC-Out(S481)
	S501= PC.CIA31_28=addr[31:28]                               PC-Out(S481)
	S502= PC.Out=addr+4                                         PC-Out(S482)
	S503= CP0.ASID=pid                                          CP0-Read-ASID(S488)
	S504= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F364)
	S505= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F365)
	S506= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F366)
	S507= FU.Bub_IF=>CU_IF.Bub                                  Premise(F367)
	S508= FU.Halt_IF=>CU_IF.Halt                                Premise(F368)
	S509= ICache.Hit=>CU_IF.ICacheHit                           Premise(F369)
	S510= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F370)
	S511= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F371)
	S512= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F372)
	S513= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F373)
	S514= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F374)
	S515= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F375)
	S516= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F376)
	S517= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F377)
	S518= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F378)
	S519= ICache.Hit=>FU.ICacheHit                              Premise(F379)
	S520= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F380)
	S521= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F381)
	S522= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F382)
	S523= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F383)
	S524= IMMU.Addr=>IAddrReg.In                                Premise(F384)
	S525= PC.Out=>ICache.IEA                                    Premise(F385)
	S526= ICache.IEA=addr+4                                     Path(S502,S525)
	S527= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S526)
	S528= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S527,S509)
	S529= FU.ICacheHit=ICacheHit(addr+4)                        Path(S527,S519)
	S530= PC.Out=>ICache.IEA                                    Premise(F386)
	S531= IMem.MEM8WordOut=>ICache.WData                        Premise(F387)
	S532= ICache.Out=>ICacheReg.In                              Premise(F388)
	S533= PC.Out=>IMMU.IEA                                      Premise(F389)
	S534= IMMU.IEA=addr+4                                       Path(S502,S533)
	S535= CP0.ASID=>IMMU.PID                                    Premise(F390)
	S536= IMMU.PID=pid                                          Path(S503,S535)
	S537= IMMU.Addr={pid,addr+4}                                IMMU-Search(S536,S534)
	S538= IAddrReg.In={pid,addr+4}                              Path(S537,S524)
	S539= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S536,S534)
	S540= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S539,S510)
	S541= IAddrReg.Out=>IMem.RAddr                              Premise(F391)
	S542= IMem.RAddr={pid,addr}                                 Path(S497,S541)
	S543= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S542,S484)
	S544= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S542,S484)
	S545= ICache.WData=IMemGet8Word({pid,addr})                 Path(S544,S531)
	S546= ICacheReg.Out=>IRMux.CacheData                        Premise(F392)
	S547= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F393)
	S548= IMem.Out=>IRMux.MemData                               Premise(F394)
	S549= IRMux.MemData={13,rS,rT,UIMM}                         Path(S543,S548)
	S550= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S549)
	S551= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F395)
	S552= ICache.Out=>IR_ID.In                                  Premise(F396)
	S553= IRMux.Out=>IR_ID.In                                   Premise(F397)
	S554= IR_ID.In={13,rS,rT,UIMM}                              Path(S550,S553)
	S555= ICache.Out=>IR_IMMU.In                                Premise(F398)
	S556= IR_DMMU2.Out=>IR_WB.In                                Premise(F399)
	S557= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F400)
	S558= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F401)
	S559= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F402)
	S560= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F403)
	S561= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F404)
	S562= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F405)
	S563= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F406)
	S564= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F407)
	S565= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F408)
	S566= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F409)
	S567= IR_EX.Out31_26=>CU_EX.Op                              Premise(F410)
	S568= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F411)
	S569= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F412)
	S570= CU_ID.IRFunc1=rT                                      Path(S495,S569)
	S571= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F413)
	S572= CU_ID.IRFunc2=rS                                      Path(S494,S571)
	S573= IR_ID.Out31_26=>CU_ID.Op                              Premise(F414)
	S574= CU_ID.Op=13                                           Path(S493,S573)
	S575= CU_ID.Func=alu_add                                    CU_ID(S574)
	S576= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F415)
	S577= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F416)
	S578= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F417)
	S579= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F418)
	S580= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F419)
	S581= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F420)
	S582= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F421)
	S583= IR_WB.Out31_26=>CU_WB.Op                              Premise(F422)
	S584= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F423)
	S585= CtrlA_EX=0                                            Premise(F424)
	S586= CtrlB_EX=0                                            Premise(F425)
	S587= CtrlALUOut_MEM=0                                      Premise(F426)
	S588= CtrlALUOut_DMMU1=1                                    Premise(F427)
	S589= CtrlALUOut_DMMU2=0                                    Premise(F428)
	S590= CtrlALUOut_WB=1                                       Premise(F429)
	S591= CtrlA_MEM=0                                           Premise(F430)
	S592= CtrlA_WB=1                                            Premise(F431)
	S593= CtrlB_MEM=0                                           Premise(F432)
	S594= CtrlB_WB=1                                            Premise(F433)
	S595= CtrlICache=0                                          Premise(F434)
	S596= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S465,S595)
	S597= CtrlIMMU=0                                            Premise(F435)
	S598= CtrlIR_DMMU1=1                                        Premise(F436)
	S599= CtrlIR_DMMU2=0                                        Premise(F437)
	S600= CtrlIR_EX=0                                           Premise(F438)
	S601= CtrlIR_ID=0                                           Premise(F439)
	S602= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S471,S601)
	S603= CtrlIR_IMMU=0                                         Premise(F440)
	S604= CtrlIR_MEM=0                                          Premise(F441)
	S605= CtrlIR_WB=1                                           Premise(F442)
	S606= CtrlGPR=0                                             Premise(F443)
	S607= GPR[rS]=a                                             GPR-Hold(S476,S606)
	S608= CtrlIAddrReg=0                                        Premise(F444)
	S609= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S478,S608)
	S610= CtrlPC=0                                              Premise(F445)
	S611= CtrlPCInc=0                                           Premise(F446)
	S612= PC[CIA]=addr                                          PC-Hold(S481,S611)
	S613= PC[Out]=addr+4                                        PC-Hold(S482,S610,S611)
	S614= CtrlIMem=0                                            Premise(F447)
	S615= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S484,S614)
	S616= CtrlICacheReg=0                                       Premise(F448)
	S617= CtrlASIDIn=0                                          Premise(F449)
	S618= CtrlCP0=0                                             Premise(F450)
	S619= CP0[ASID]=pid                                         CP0-Hold(S488,S618)
	S620= CtrlEPCIn=0                                           Premise(F451)
	S621= CtrlExCodeIn=0                                        Premise(F452)
	S622= CtrlIRMux=0                                           Premise(F453)

WB	S623= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S602)
	S624= IR_ID.Out31_26=13                                     IR-Out(S602)
	S625= IR_ID.Out25_21=rS                                     IR-Out(S602)
	S626= IR_ID.Out20_16=rT                                     IR-Out(S602)
	S627= IR_ID.Out15_0=UIMM                                    IR-Out(S602)
	S628= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S609)
	S629= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S609)
	S630= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S609)
	S631= PC.CIA=addr                                           PC-Out(S612)
	S632= PC.CIA31_28=addr[31:28]                               PC-Out(S612)
	S633= PC.Out=addr+4                                         PC-Out(S613)
	S634= CP0.ASID=pid                                          CP0-Read-ASID(S619)
	S635= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F634)
	S636= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F635)
	S637= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F636)
	S638= FU.Bub_IF=>CU_IF.Bub                                  Premise(F637)
	S639= FU.Halt_IF=>CU_IF.Halt                                Premise(F638)
	S640= ICache.Hit=>CU_IF.ICacheHit                           Premise(F639)
	S641= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F640)
	S642= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F641)
	S643= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F642)
	S644= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F643)
	S645= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F644)
	S646= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F645)
	S647= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F646)
	S648= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F647)
	S649= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F648)
	S650= ICache.Hit=>FU.ICacheHit                              Premise(F649)
	S651= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F650)
	S652= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F651)
	S653= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F652)
	S654= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F653)
	S655= IMMU.Addr=>IAddrReg.In                                Premise(F654)
	S656= PC.Out=>ICache.IEA                                    Premise(F655)
	S657= ICache.IEA=addr+4                                     Path(S633,S656)
	S658= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S657)
	S659= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S658,S640)
	S660= FU.ICacheHit=ICacheHit(addr+4)                        Path(S658,S650)
	S661= PC.Out=>ICache.IEA                                    Premise(F656)
	S662= IMem.MEM8WordOut=>ICache.WData                        Premise(F657)
	S663= ICache.Out=>ICacheReg.In                              Premise(F658)
	S664= PC.Out=>IMMU.IEA                                      Premise(F659)
	S665= IMMU.IEA=addr+4                                       Path(S633,S664)
	S666= CP0.ASID=>IMMU.PID                                    Premise(F660)
	S667= IMMU.PID=pid                                          Path(S634,S666)
	S668= IMMU.Addr={pid,addr+4}                                IMMU-Search(S667,S665)
	S669= IAddrReg.In={pid,addr+4}                              Path(S668,S655)
	S670= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S667,S665)
	S671= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S670,S641)
	S672= IAddrReg.Out=>IMem.RAddr                              Premise(F661)
	S673= IMem.RAddr={pid,addr}                                 Path(S628,S672)
	S674= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S673,S615)
	S675= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S673,S615)
	S676= ICache.WData=IMemGet8Word({pid,addr})                 Path(S675,S662)
	S677= ICacheReg.Out=>IRMux.CacheData                        Premise(F662)
	S678= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F663)
	S679= IMem.Out=>IRMux.MemData                               Premise(F664)
	S680= IRMux.MemData={13,rS,rT,UIMM}                         Path(S674,S679)
	S681= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S680)
	S682= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F665)
	S683= ICache.Out=>IR_ID.In                                  Premise(F666)
	S684= IRMux.Out=>IR_ID.In                                   Premise(F667)
	S685= IR_ID.In={13,rS,rT,UIMM}                              Path(S681,S684)
	S686= ICache.Out=>IR_IMMU.In                                Premise(F668)
	S687= IR_DMMU2.Out=>IR_WB.In                                Premise(F669)
	S688= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F670)
	S689= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F671)
	S690= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F672)
	S691= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F673)
	S692= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F674)
	S693= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F675)
	S694= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F676)
	S695= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F677)
	S696= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F678)
	S697= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F679)
	S698= IR_EX.Out31_26=>CU_EX.Op                              Premise(F680)
	S699= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F681)
	S700= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F682)
	S701= CU_ID.IRFunc1=rT                                      Path(S626,S700)
	S702= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F683)
	S703= CU_ID.IRFunc2=rS                                      Path(S625,S702)
	S704= IR_ID.Out31_26=>CU_ID.Op                              Premise(F684)
	S705= CU_ID.Op=13                                           Path(S624,S704)
	S706= CU_ID.Func=alu_add                                    CU_ID(S705)
	S707= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F685)
	S708= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F686)
	S709= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F687)
	S710= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F688)
	S711= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F689)
	S712= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F690)
	S713= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F691)
	S714= IR_WB.Out31_26=>CU_WB.Op                              Premise(F692)
	S715= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F693)
	S716= CtrlA_EX=0                                            Premise(F694)
	S717= CtrlB_EX=0                                            Premise(F695)
	S718= CtrlALUOut_MEM=0                                      Premise(F696)
	S719= CtrlALUOut_DMMU1=0                                    Premise(F697)
	S720= CtrlALUOut_DMMU2=0                                    Premise(F698)
	S721= CtrlALUOut_WB=0                                       Premise(F699)
	S722= CtrlA_MEM=0                                           Premise(F700)
	S723= CtrlA_WB=0                                            Premise(F701)
	S724= CtrlB_MEM=0                                           Premise(F702)
	S725= CtrlB_WB=0                                            Premise(F703)
	S726= CtrlICache=0                                          Premise(F704)
	S727= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S596,S726)
	S728= CtrlIMMU=0                                            Premise(F705)
	S729= CtrlIR_DMMU1=0                                        Premise(F706)
	S730= CtrlIR_DMMU2=0                                        Premise(F707)
	S731= CtrlIR_EX=0                                           Premise(F708)
	S732= CtrlIR_ID=0                                           Premise(F709)
	S733= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S602,S732)
	S734= CtrlIR_IMMU=0                                         Premise(F710)
	S735= CtrlIR_MEM=0                                          Premise(F711)
	S736= CtrlIR_WB=0                                           Premise(F712)
	S737= CtrlGPR=1                                             Premise(F713)
	S738= CtrlIAddrReg=0                                        Premise(F714)
	S739= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S609,S738)
	S740= CtrlPC=0                                              Premise(F715)
	S741= CtrlPCInc=0                                           Premise(F716)
	S742= PC[CIA]=addr                                          PC-Hold(S612,S741)
	S743= PC[Out]=addr+4                                        PC-Hold(S613,S740,S741)
	S744= CtrlIMem=0                                            Premise(F717)
	S745= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S615,S744)
	S746= CtrlICacheReg=0                                       Premise(F718)
	S747= CtrlASIDIn=0                                          Premise(F719)
	S748= CtrlCP0=0                                             Premise(F720)
	S749= CP0[ASID]=pid                                         CP0-Hold(S619,S748)
	S750= CtrlEPCIn=0                                           Premise(F721)
	S751= CtrlExCodeIn=0                                        Premise(F722)
	S752= CtrlIRMux=0                                           Premise(F723)

POST	S727= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S596,S726)
	S733= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S602,S732)
	S739= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S609,S738)
	S742= PC[CIA]=addr                                          PC-Hold(S612,S741)
	S743= PC[Out]=addr+4                                        PC-Hold(S613,S740,S741)
	S745= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S615,S744)
	S749= CP0[ASID]=pid                                         CP0-Hold(S619,S748)

