{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 26, "design__inferred_latch__count": 0, "design__instance__count": 1384, "design__instance__area": 31217.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 15, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.016446031630039215, "power__switching__total": 0.005580593831837177, "power__leakage__total": 3.8027155824238434e-07, "power__total": 0.02202700451016426, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.28054934169879003, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.28067812757328886, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.346616523072267, "timing__setup__ws__corner:nom_tt_025C_5v00": 6.793048094085631, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.346617, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 9.524561, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 15, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.3009835521564473, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.30111411438783575, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.8758489736931536, "timing__setup__ws__corner:nom_ss_125C_4v50": 2.523771485452914, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 0.875849, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 5.121601, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 15, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.2710397816235658, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.2711682344311478, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.11325496416810597, "timing__setup__ws__corner:nom_ff_n40C_5v50": 8.657004247380346, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.113255, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 11.454002, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 15, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.2686902720812541, "clock__skew__worst_setup": 0.2688405962830398, "timing__hold__ws": 0.11267515017709723, "timing__setup__ws": 2.4198101984867884, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.112675, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 4.907778, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 260.43 278.35", "design__core__bbox": "6.72 15.68 253.68 262.64", "design__io": 46, "design__die__area": 72490.7, "design__core__area": 60989.2, "design__instance__count__stdcell": 1384, "design__instance__area__stdcell": 31217.9, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.51186, "design__instance__utilization__stdcell": 0.51186, "design__instance__count__class:inverter": 52, "design__instance__count__class:sequential_cell": 194, "design__instance__count__class:multi_input_combinational_cell": 510, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 126, "design__instance__count__class:tap_cell": 390, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 44, "design__io__hpwl": 7833630, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 27972.6, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 80, "design__instance__count__class:clock_buffer": 20, "design__instance__count__class:clock_inverter": 12, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 876, "route__net__special": 2, "route__drc_errors__iter:1": 158, "route__wirelength__iter:1": 31421, "route__drc_errors__iter:2": 8, "route__wirelength__iter:2": 31033, "route__drc_errors__iter:3": 7, "route__wirelength__iter:3": 31043, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 31034, "route__drc_errors": 0, "route__wirelength": 31034, "route__vias": 5401, "route__vias__singlecut": 5401, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 557.19, "design__instance__count__class:fill_cell": 2168, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 15, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.2771447871863384, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.2772956109884993, "timing__hold__ws__corner:min_tt_025C_5v00": 0.34575199237854076, "timing__setup__ws__corner:min_tt_025C_5v00": 6.8428167291518704, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.345752, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 9.627043, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 15, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.2952816685853171, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.2954346573224373, "timing__hold__ws__corner:min_ss_125C_4v50": 0.8741927429381765, "timing__setup__ws__corner:min_ss_125C_4v50": 2.611212653345396, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 0.874193, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 5.300651, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 15, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.2686902720812541, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2688405962830398, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.11267515017709723, "timing__setup__ws__corner:min_ff_n40C_5v50": 8.689476051322947, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.112675, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 11.521312, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 15, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.2845952165595542, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.2846995775268205, "timing__hold__ws__corner:max_tt_025C_5v00": 0.3476864450313577, "timing__setup__ws__corner:max_tt_025C_5v00": 6.7335694481714015, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.347686, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 9.402038, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 15, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.30776757014028444, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.3078734854198292, "timing__hold__ws__corner:max_ss_125C_4v50": 0.8779011099899092, "timing__setup__ws__corner:max_ss_125C_4v50": 2.4198101984867884, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 0.877901, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 4.907778, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 15, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2738120085944587, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2739162585394194, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.11397394461918739, "timing__setup__ws__corner:max_ff_n40C_5v50": 8.61790840859628, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.113974, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 11.37383, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99912, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99972, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000884607, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00081904, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000268096, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00081904, "design_powergrid__voltage__worst": 0.00081904, "design_powergrid__voltage__worst__net:VDD": 4.99912, "design_powergrid__drop__worst": 0.000884607, "design_powergrid__drop__worst__net:VDD": 0.000884607, "design_powergrid__voltage__worst__net:VSS": 0.00081904, "design_powergrid__drop__worst__net:VSS": 0.00081904, "ir__voltage__worst": 5, "ir__drop__avg": 0.000278, "ir__drop__worst": 0.000885, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}