# Generated by Yosys 0.2.0+ (git sha1 02e6f2c)
attribute \src "/nfs/home/azonenberg/Documents/local/programming/achd-soc/trunk/tests/FCGPIOTestBitstream/fctest.v:36"
attribute \top 1
module \FCGPIOTestBitstream
  attribute \IOSTANDARD "LVCMOS33"
  attribute \LOC "P8"
  attribute \src "/nfs/home/azonenberg/Documents/local/programming/achd-soc/trunk/tests/FCGPIOTestBitstream/fctest.v:37"
  wire input 1 \gpio_in
  attribute \IOSTANDARD "LVCMOS33"
  attribute \LOC "P6"
  attribute \src "/nfs/home/azonenberg/Documents/local/programming/achd-soc/trunk/tests/FCGPIOTestBitstream/fctest.v:38"
  wire output 2 \gpio_out
  attribute \IOSTANDARD "LVCMOS33"
  attribute \LOC "P38"
  attribute \src "/nfs/home/azonenberg/Documents/local/programming/achd-soc/trunk/tests/FCGPIOTestBitstream/fctest.v:39"
  wire output 3 \led_0
  attribute \IOSTANDARD "LVCMOS33"
  attribute \LOC "P37"
  attribute \src "/nfs/home/azonenberg/Documents/local/programming/achd-soc/trunk/tests/FCGPIOTestBitstream/fctest.v:40"
  wire output 4 \led_1
  cell $_INV_ $auto$simplemap.cc:43:simplemap_not$74
    connect \A \gpio_in
    connect \Y \gpio_out
  end
  connect \led_0 \gpio_in
  connect \led_1 \gpio_out
end
