#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12c6640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12c67d0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x12beb40 .functor NOT 1, L_0x12f6c40, C4<0>, C4<0>, C4<0>;
L_0x12f69a0 .functor XOR 1, L_0x12f6860, L_0x12f6900, C4<0>, C4<0>;
L_0x12f6b30 .functor XOR 1, L_0x12f69a0, L_0x12f6a60, C4<0>, C4<0>;
v0x12f3cd0_0 .net *"_ivl_10", 0 0, L_0x12f6a60;  1 drivers
v0x12f3dd0_0 .net *"_ivl_12", 0 0, L_0x12f6b30;  1 drivers
v0x12f3eb0_0 .net *"_ivl_2", 0 0, L_0x12f67c0;  1 drivers
v0x12f3f70_0 .net *"_ivl_4", 0 0, L_0x12f6860;  1 drivers
v0x12f4050_0 .net *"_ivl_6", 0 0, L_0x12f6900;  1 drivers
v0x12f4180_0 .net *"_ivl_8", 0 0, L_0x12f69a0;  1 drivers
v0x12f4260_0 .var "clk", 0 0;
v0x12f4300_0 .net "f_dut", 0 0, L_0x12f66b0;  1 drivers
v0x12f43a0_0 .net "f_ref", 0 0, L_0x12f5480;  1 drivers
v0x12f4440_0 .var/2u "stats1", 159 0;
v0x12f44e0_0 .var/2u "strobe", 0 0;
v0x12f4580_0 .net "tb_match", 0 0, L_0x12f6c40;  1 drivers
v0x12f4640_0 .net "tb_mismatch", 0 0, L_0x12beb40;  1 drivers
v0x12f4700_0 .net "wavedrom_enable", 0 0, v0x12f2310_0;  1 drivers
v0x12f47a0_0 .net "wavedrom_title", 511 0, v0x12f23d0_0;  1 drivers
v0x12f4870_0 .net "x1", 0 0, v0x12f2490_0;  1 drivers
v0x12f4910_0 .net "x2", 0 0, v0x12f2530_0;  1 drivers
v0x12f4ac0_0 .net "x3", 0 0, v0x12f2620_0;  1 drivers
L_0x12f67c0 .concat [ 1 0 0 0], L_0x12f5480;
L_0x12f6860 .concat [ 1 0 0 0], L_0x12f5480;
L_0x12f6900 .concat [ 1 0 0 0], L_0x12f66b0;
L_0x12f6a60 .concat [ 1 0 0 0], L_0x12f5480;
L_0x12f6c40 .cmp/eeq 1, L_0x12f67c0, L_0x12f6b30;
S_0x12c6960 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x12c67d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x12b2e70 .functor NOT 1, v0x12f2620_0, C4<0>, C4<0>, C4<0>;
L_0x12c7080 .functor AND 1, L_0x12b2e70, v0x12f2530_0, C4<1>, C4<1>;
L_0x12bebb0 .functor NOT 1, v0x12f2490_0, C4<0>, C4<0>, C4<0>;
L_0x12f4d60 .functor AND 1, L_0x12c7080, L_0x12bebb0, C4<1>, C4<1>;
L_0x12f4e30 .functor NOT 1, v0x12f2620_0, C4<0>, C4<0>, C4<0>;
L_0x12f4ea0 .functor AND 1, L_0x12f4e30, v0x12f2530_0, C4<1>, C4<1>;
L_0x12f4f50 .functor AND 1, L_0x12f4ea0, v0x12f2490_0, C4<1>, C4<1>;
L_0x12f5010 .functor OR 1, L_0x12f4d60, L_0x12f4f50, C4<0>, C4<0>;
L_0x12f5170 .functor NOT 1, v0x12f2530_0, C4<0>, C4<0>, C4<0>;
L_0x12f51e0 .functor AND 1, v0x12f2620_0, L_0x12f5170, C4<1>, C4<1>;
L_0x12f5300 .functor AND 1, L_0x12f51e0, v0x12f2490_0, C4<1>, C4<1>;
L_0x12f5370 .functor OR 1, L_0x12f5010, L_0x12f5300, C4<0>, C4<0>;
L_0x12f54f0 .functor AND 1, v0x12f2620_0, v0x12f2530_0, C4<1>, C4<1>;
L_0x12f5560 .functor AND 1, L_0x12f54f0, v0x12f2490_0, C4<1>, C4<1>;
L_0x12f5480 .functor OR 1, L_0x12f5370, L_0x12f5560, C4<0>, C4<0>;
v0x12bedb0_0 .net *"_ivl_0", 0 0, L_0x12b2e70;  1 drivers
v0x12bee50_0 .net *"_ivl_10", 0 0, L_0x12f4ea0;  1 drivers
v0x12b2ee0_0 .net *"_ivl_12", 0 0, L_0x12f4f50;  1 drivers
v0x12f0c70_0 .net *"_ivl_14", 0 0, L_0x12f5010;  1 drivers
v0x12f0d50_0 .net *"_ivl_16", 0 0, L_0x12f5170;  1 drivers
v0x12f0e80_0 .net *"_ivl_18", 0 0, L_0x12f51e0;  1 drivers
v0x12f0f60_0 .net *"_ivl_2", 0 0, L_0x12c7080;  1 drivers
v0x12f1040_0 .net *"_ivl_20", 0 0, L_0x12f5300;  1 drivers
v0x12f1120_0 .net *"_ivl_22", 0 0, L_0x12f5370;  1 drivers
v0x12f1290_0 .net *"_ivl_24", 0 0, L_0x12f54f0;  1 drivers
v0x12f1370_0 .net *"_ivl_26", 0 0, L_0x12f5560;  1 drivers
v0x12f1450_0 .net *"_ivl_4", 0 0, L_0x12bebb0;  1 drivers
v0x12f1530_0 .net *"_ivl_6", 0 0, L_0x12f4d60;  1 drivers
v0x12f1610_0 .net *"_ivl_8", 0 0, L_0x12f4e30;  1 drivers
v0x12f16f0_0 .net "f", 0 0, L_0x12f5480;  alias, 1 drivers
v0x12f17b0_0 .net "x1", 0 0, v0x12f2490_0;  alias, 1 drivers
v0x12f1870_0 .net "x2", 0 0, v0x12f2530_0;  alias, 1 drivers
v0x12f1930_0 .net "x3", 0 0, v0x12f2620_0;  alias, 1 drivers
S_0x12f1a70 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x12c67d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x12f2250_0 .net "clk", 0 0, v0x12f4260_0;  1 drivers
v0x12f2310_0 .var "wavedrom_enable", 0 0;
v0x12f23d0_0 .var "wavedrom_title", 511 0;
v0x12f2490_0 .var "x1", 0 0;
v0x12f2530_0 .var "x2", 0 0;
v0x12f2620_0 .var "x3", 0 0;
E_0x12c1520/0 .event negedge, v0x12f2250_0;
E_0x12c1520/1 .event posedge, v0x12f2250_0;
E_0x12c1520 .event/or E_0x12c1520/0, E_0x12c1520/1;
E_0x12c12b0 .event negedge, v0x12f2250_0;
E_0x12ac9f0 .event posedge, v0x12f2250_0;
S_0x12f1d50 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x12f1a70;
 .timescale -12 -12;
v0x12f1f50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12f2050 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x12f1a70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12f2720 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x12c67d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x12f5940 .functor AND 1, L_0x12f5790, v0x12f2530_0, C4<1>, C4<1>;
L_0x12f5cc0 .functor AND 1, L_0x12f5940, L_0x12f5b10, C4<1>, C4<1>;
L_0x12f5e70 .functor AND 1, L_0x12f5dd0, v0x12f2530_0, C4<1>, C4<1>;
L_0x12f5f30 .functor AND 1, L_0x12f5e70, v0x12f2490_0, C4<1>, C4<1>;
L_0x12f6020 .functor OR 1, L_0x12f5cc0, L_0x12f5f30, C4<0>, C4<0>;
L_0x12f6200 .functor AND 1, v0x12f2620_0, L_0x12f6130, C4<1>, C4<1>;
L_0x12f6300 .functor AND 1, L_0x12f6200, v0x12f2490_0, C4<1>, C4<1>;
L_0x12f63c0 .functor OR 1, L_0x12f6020, L_0x12f6300, C4<0>, C4<0>;
L_0x12f6520 .functor AND 1, v0x12f2620_0, v0x12f2530_0, C4<1>, C4<1>;
L_0x12f6590 .functor AND 1, L_0x12f6520, v0x12f2490_0, C4<1>, C4<1>;
L_0x12f66b0 .functor OR 1, L_0x12f63c0, L_0x12f6590, C4<0>, C4<0>;
v0x12f2930_0 .net *"_ivl_1", 0 0, L_0x12f5790;  1 drivers
v0x12f29f0_0 .net *"_ivl_10", 0 0, L_0x12f5e70;  1 drivers
v0x12f2ad0_0 .net *"_ivl_12", 0 0, L_0x12f5f30;  1 drivers
v0x12f2bc0_0 .net *"_ivl_14", 0 0, L_0x12f6020;  1 drivers
v0x12f2ca0_0 .net *"_ivl_17", 0 0, L_0x12f6130;  1 drivers
v0x12f2db0_0 .net *"_ivl_18", 0 0, L_0x12f6200;  1 drivers
v0x12f2e90_0 .net *"_ivl_2", 0 0, L_0x12f5940;  1 drivers
v0x12f2f70_0 .net *"_ivl_20", 0 0, L_0x12f6300;  1 drivers
v0x12f3050_0 .net *"_ivl_22", 0 0, L_0x12f63c0;  1 drivers
v0x12f31c0_0 .net *"_ivl_24", 0 0, L_0x12f6520;  1 drivers
v0x12f32a0_0 .net *"_ivl_26", 0 0, L_0x12f6590;  1 drivers
v0x12f3380_0 .net *"_ivl_5", 0 0, L_0x12f5b10;  1 drivers
v0x12f3440_0 .net *"_ivl_6", 0 0, L_0x12f5cc0;  1 drivers
v0x12f3520_0 .net *"_ivl_9", 0 0, L_0x12f5dd0;  1 drivers
v0x12f35e0_0 .net "f", 0 0, L_0x12f66b0;  alias, 1 drivers
v0x12f36a0_0 .net "x1", 0 0, v0x12f2490_0;  alias, 1 drivers
v0x12f3740_0 .net "x2", 0 0, v0x12f2530_0;  alias, 1 drivers
v0x12f3940_0 .net "x3", 0 0, v0x12f2620_0;  alias, 1 drivers
L_0x12f5790 .reduce/nor v0x12f2620_0;
L_0x12f5b10 .reduce/nor v0x12f2490_0;
L_0x12f5dd0 .reduce/nor v0x12f2620_0;
L_0x12f6130 .reduce/nor v0x12f2530_0;
S_0x12f3ab0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x12c67d0;
 .timescale -12 -12;
E_0x12c1770 .event anyedge, v0x12f44e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12f44e0_0;
    %nor/r;
    %assign/vec4 v0x12f44e0_0, 0;
    %wait E_0x12c1770;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12f1a70;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x12f2490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f2530_0, 0;
    %assign/vec4 v0x12f2620_0, 0;
    %wait E_0x12c12b0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12ac9f0;
    %load/vec4 v0x12f2620_0;
    %load/vec4 v0x12f2530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12f2490_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x12f2490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f2530_0, 0;
    %assign/vec4 v0x12f2620_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x12c12b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12f2050;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12c1520;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x12f2490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f2530_0, 0;
    %assign/vec4 v0x12f2620_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12c67d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f4260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f44e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x12c67d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x12f4260_0;
    %inv;
    %store/vec4 v0x12f4260_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x12c67d0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12f2250_0, v0x12f4640_0, v0x12f4ac0_0, v0x12f4910_0, v0x12f4870_0, v0x12f43a0_0, v0x12f4300_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x12c67d0;
T_7 ;
    %load/vec4 v0x12f4440_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12f4440_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12f4440_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x12f4440_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12f4440_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12f4440_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12f4440_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x12c67d0;
T_8 ;
    %wait E_0x12c1520;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12f4440_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f4440_0, 4, 32;
    %load/vec4 v0x12f4580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12f4440_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f4440_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12f4440_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f4440_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x12f43a0_0;
    %load/vec4 v0x12f43a0_0;
    %load/vec4 v0x12f4300_0;
    %xor;
    %load/vec4 v0x12f43a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x12f4440_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f4440_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x12f4440_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f4440_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/truthtable1/iter0/response4/top_module.sv";
