
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ul_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401040 <.init>:
  401040:	stp	x29, x30, [sp, #-16]!
  401044:	mov	x29, sp
  401048:	bl	401380 <tigetstr@plt+0x60>
  40104c:	ldp	x29, x30, [sp], #16
  401050:	ret

Disassembly of section .plt:

0000000000401060 <_exit@plt-0x20>:
  401060:	stp	x16, x30, [sp, #-16]!
  401064:	adrp	x16, 412000 <tigetstr@plt+0x10ce0>
  401068:	ldr	x17, [x16, #4088]
  40106c:	add	x16, x16, #0xff8
  401070:	br	x17
  401074:	nop
  401078:	nop
  40107c:	nop

0000000000401080 <_exit@plt>:
  401080:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401084:	ldr	x17, [x16]
  401088:	add	x16, x16, #0x0
  40108c:	br	x17

0000000000401090 <fputs@plt>:
  401090:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401094:	ldr	x17, [x16, #8]
  401098:	add	x16, x16, #0x8
  40109c:	br	x17

00000000004010a0 <exit@plt>:
  4010a0:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  4010a4:	ldr	x17, [x16, #16]
  4010a8:	add	x16, x16, #0x10
  4010ac:	br	x17

00000000004010b0 <dup@plt>:
  4010b0:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  4010b4:	ldr	x17, [x16, #24]
  4010b8:	add	x16, x16, #0x18
  4010bc:	br	x17

00000000004010c0 <setupterm@plt>:
  4010c0:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  4010c4:	ldr	x17, [x16, #32]
  4010c8:	add	x16, x16, #0x20
  4010cc:	br	x17

00000000004010d0 <tputs@plt>:
  4010d0:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  4010d4:	ldr	x17, [x16, #40]
  4010d8:	add	x16, x16, #0x28
  4010dc:	br	x17

00000000004010e0 <__cxa_atexit@plt>:
  4010e0:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  4010e4:	ldr	x17, [x16, #48]
  4010e8:	add	x16, x16, #0x30
  4010ec:	br	x17

00000000004010f0 <fputc@plt>:
  4010f0:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  4010f4:	ldr	x17, [x16, #56]
  4010f8:	add	x16, x16, #0x38
  4010fc:	br	x17

0000000000401100 <putwchar@plt>:
  401100:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401104:	ldr	x17, [x16, #64]
  401108:	add	x16, x16, #0x40
  40110c:	br	x17

0000000000401110 <fileno@plt>:
  401110:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401114:	ldr	x17, [x16, #72]
  401118:	add	x16, x16, #0x48
  40111c:	br	x17

0000000000401120 <signal@plt>:
  401120:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401124:	ldr	x17, [x16, #80]
  401128:	add	x16, x16, #0x50
  40112c:	br	x17

0000000000401130 <fclose@plt>:
  401130:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401134:	ldr	x17, [x16, #88]
  401138:	add	x16, x16, #0x58
  40113c:	br	x17

0000000000401140 <fopen@plt>:
  401140:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401144:	ldr	x17, [x16, #96]
  401148:	add	x16, x16, #0x60
  40114c:	br	x17

0000000000401150 <wcwidth@plt>:
  401150:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401154:	ldr	x17, [x16, #104]
  401158:	add	x16, x16, #0x68
  40115c:	br	x17

0000000000401160 <bindtextdomain@plt>:
  401160:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401164:	ldr	x17, [x16, #112]
  401168:	add	x16, x16, #0x70
  40116c:	br	x17

0000000000401170 <ungetwc@plt>:
  401170:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401174:	ldr	x17, [x16, #120]
  401178:	add	x16, x16, #0x78
  40117c:	br	x17

0000000000401180 <__libc_start_main@plt>:
  401180:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401184:	ldr	x17, [x16, #128]
  401188:	add	x16, x16, #0x80
  40118c:	br	x17

0000000000401190 <tigetflag@plt>:
  401190:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401194:	ldr	x17, [x16, #136]
  401198:	add	x16, x16, #0x88
  40119c:	br	x17

00000000004011a0 <memset@plt>:
  4011a0:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  4011a4:	ldr	x17, [x16, #144]
  4011a8:	add	x16, x16, #0x90
  4011ac:	br	x17

00000000004011b0 <calloc@plt>:
  4011b0:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  4011b4:	ldr	x17, [x16, #152]
  4011b8:	add	x16, x16, #0x98
  4011bc:	br	x17

00000000004011c0 <realloc@plt>:
  4011c0:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  4011c4:	ldr	x17, [x16, #160]
  4011c8:	add	x16, x16, #0xa0
  4011cc:	br	x17

00000000004011d0 <close@plt>:
  4011d0:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  4011d4:	ldr	x17, [x16, #168]
  4011d8:	add	x16, x16, #0xa8
  4011dc:	br	x17

00000000004011e0 <__gmon_start__@plt>:
  4011e0:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  4011e4:	ldr	x17, [x16, #176]
  4011e8:	add	x16, x16, #0xb0
  4011ec:	br	x17

00000000004011f0 <getwc@plt>:
  4011f0:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  4011f4:	ldr	x17, [x16, #184]
  4011f8:	add	x16, x16, #0xb8
  4011fc:	br	x17

0000000000401200 <abort@plt>:
  401200:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401204:	ldr	x17, [x16, #192]
  401208:	add	x16, x16, #0xc0
  40120c:	br	x17

0000000000401210 <textdomain@plt>:
  401210:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401214:	ldr	x17, [x16, #200]
  401218:	add	x16, x16, #0xc8
  40121c:	br	x17

0000000000401220 <getopt_long@plt>:
  401220:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401224:	ldr	x17, [x16, #208]
  401228:	add	x16, x16, #0xd0
  40122c:	br	x17

0000000000401230 <warn@plt>:
  401230:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401234:	ldr	x17, [x16, #216]
  401238:	add	x16, x16, #0xd8
  40123c:	br	x17

0000000000401240 <free@plt>:
  401240:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401244:	ldr	x17, [x16, #224]
  401248:	add	x16, x16, #0xe0
  40124c:	br	x17

0000000000401250 <fflush@plt>:
  401250:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401254:	ldr	x17, [x16, #232]
  401258:	add	x16, x16, #0xe8
  40125c:	br	x17

0000000000401260 <warnx@plt>:
  401260:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401264:	ldr	x17, [x16, #240]
  401268:	add	x16, x16, #0xf0
  40126c:	br	x17

0000000000401270 <fputws@plt>:
  401270:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401274:	ldr	x17, [x16, #248]
  401278:	add	x16, x16, #0xf8
  40127c:	br	x17

0000000000401280 <dcgettext@plt>:
  401280:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401284:	ldr	x17, [x16, #256]
  401288:	add	x16, x16, #0x100
  40128c:	br	x17

0000000000401290 <errx@plt>:
  401290:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401294:	ldr	x17, [x16, #264]
  401298:	add	x16, x16, #0x108
  40129c:	br	x17

00000000004012a0 <iswprint@plt>:
  4012a0:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  4012a4:	ldr	x17, [x16, #272]
  4012a8:	add	x16, x16, #0x110
  4012ac:	br	x17

00000000004012b0 <printf@plt>:
  4012b0:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  4012b4:	ldr	x17, [x16, #280]
  4012b8:	add	x16, x16, #0x118
  4012bc:	br	x17

00000000004012c0 <__errno_location@plt>:
  4012c0:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  4012c4:	ldr	x17, [x16, #288]
  4012c8:	add	x16, x16, #0x120
  4012cc:	br	x17

00000000004012d0 <getenv@plt>:
  4012d0:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  4012d4:	ldr	x17, [x16, #296]
  4012d8:	add	x16, x16, #0x128
  4012dc:	br	x17

00000000004012e0 <fprintf@plt>:
  4012e0:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  4012e4:	ldr	x17, [x16, #304]
  4012e8:	add	x16, x16, #0x130
  4012ec:	br	x17

00000000004012f0 <err@plt>:
  4012f0:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  4012f4:	ldr	x17, [x16, #312]
  4012f8:	add	x16, x16, #0x138
  4012fc:	br	x17

0000000000401300 <setlocale@plt>:
  401300:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401304:	ldr	x17, [x16, #320]
  401308:	add	x16, x16, #0x140
  40130c:	br	x17

0000000000401310 <ferror@plt>:
  401310:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401314:	ldr	x17, [x16, #328]
  401318:	add	x16, x16, #0x148
  40131c:	br	x17

0000000000401320 <tigetstr@plt>:
  401320:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401324:	ldr	x17, [x16, #336]
  401328:	add	x16, x16, #0x150
  40132c:	br	x17

Disassembly of section .text:

0000000000401330 <.text>:
  401330:	mov	x29, #0x0                   	// #0
  401334:	mov	x30, #0x0                   	// #0
  401338:	mov	x5, x0
  40133c:	ldr	x1, [sp]
  401340:	add	x2, sp, #0x8
  401344:	mov	x6, sp
  401348:	movz	x0, #0x0, lsl #48
  40134c:	movk	x0, #0x0, lsl #32
  401350:	movk	x0, #0x40, lsl #16
  401354:	movk	x0, #0x1480
  401358:	movz	x3, #0x0, lsl #48
  40135c:	movk	x3, #0x0, lsl #32
  401360:	movk	x3, #0x40, lsl #16
  401364:	movk	x3, #0x2790
  401368:	movz	x4, #0x0, lsl #48
  40136c:	movk	x4, #0x0, lsl #32
  401370:	movk	x4, #0x40, lsl #16
  401374:	movk	x4, #0x2810
  401378:	bl	401180 <__libc_start_main@plt>
  40137c:	bl	401200 <abort@plt>
  401380:	adrp	x0, 412000 <tigetstr@plt+0x10ce0>
  401384:	ldr	x0, [x0, #4064]
  401388:	cbz	x0, 401390 <tigetstr@plt+0x70>
  40138c:	b	4011e0 <__gmon_start__@plt>
  401390:	ret
  401394:	adrp	x0, 413000 <tigetstr@plt+0x11ce0>
  401398:	add	x0, x0, #0x168
  40139c:	adrp	x1, 413000 <tigetstr@plt+0x11ce0>
  4013a0:	add	x1, x1, #0x168
  4013a4:	cmp	x0, x1
  4013a8:	b.eq	4013dc <tigetstr@plt+0xbc>  // b.none
  4013ac:	stp	x29, x30, [sp, #-32]!
  4013b0:	mov	x29, sp
  4013b4:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4013b8:	ldr	x0, [x0, #2112]
  4013bc:	str	x0, [sp, #24]
  4013c0:	mov	x1, x0
  4013c4:	cbz	x1, 4013d4 <tigetstr@plt+0xb4>
  4013c8:	adrp	x0, 413000 <tigetstr@plt+0x11ce0>
  4013cc:	add	x0, x0, #0x168
  4013d0:	blr	x1
  4013d4:	ldp	x29, x30, [sp], #32
  4013d8:	ret
  4013dc:	ret
  4013e0:	adrp	x0, 413000 <tigetstr@plt+0x11ce0>
  4013e4:	add	x0, x0, #0x168
  4013e8:	adrp	x1, 413000 <tigetstr@plt+0x11ce0>
  4013ec:	add	x1, x1, #0x168
  4013f0:	sub	x0, x0, x1
  4013f4:	lsr	x1, x0, #63
  4013f8:	add	x0, x1, x0, asr #3
  4013fc:	cmp	xzr, x0, asr #1
  401400:	b.eq	401438 <tigetstr@plt+0x118>  // b.none
  401404:	stp	x29, x30, [sp, #-32]!
  401408:	mov	x29, sp
  40140c:	asr	x1, x0, #1
  401410:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401414:	ldr	x0, [x0, #2120]
  401418:	str	x0, [sp, #24]
  40141c:	mov	x2, x0
  401420:	cbz	x2, 401430 <tigetstr@plt+0x110>
  401424:	adrp	x0, 413000 <tigetstr@plt+0x11ce0>
  401428:	add	x0, x0, #0x168
  40142c:	blr	x2
  401430:	ldp	x29, x30, [sp], #32
  401434:	ret
  401438:	ret
  40143c:	adrp	x0, 413000 <tigetstr@plt+0x11ce0>
  401440:	ldrb	w0, [x0, #408]
  401444:	cbnz	w0, 401468 <tigetstr@plt+0x148>
  401448:	stp	x29, x30, [sp, #-16]!
  40144c:	mov	x29, sp
  401450:	bl	401394 <tigetstr@plt+0x74>
  401454:	adrp	x0, 413000 <tigetstr@plt+0x11ce0>
  401458:	mov	w1, #0x1                   	// #1
  40145c:	strb	w1, [x0, #408]
  401460:	ldp	x29, x30, [sp], #16
  401464:	ret
  401468:	ret
  40146c:	stp	x29, x30, [sp, #-16]!
  401470:	mov	x29, sp
  401474:	bl	4013e0 <tigetstr@plt+0xc0>
  401478:	ldp	x29, x30, [sp], #16
  40147c:	ret
  401480:	sub	sp, sp, #0x70
  401484:	stp	x20, x19, [sp, #96]
  401488:	mov	x19, x1
  40148c:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401490:	mov	w20, w0
  401494:	add	x1, x1, #0xc31
  401498:	mov	w0, #0x6                   	// #6
  40149c:	stp	x29, x30, [sp, #16]
  4014a0:	stp	x28, x27, [sp, #32]
  4014a4:	stp	x26, x25, [sp, #48]
  4014a8:	stp	x24, x23, [sp, #64]
  4014ac:	stp	x22, x21, [sp, #80]
  4014b0:	add	x29, sp, #0x10
  4014b4:	bl	401300 <setlocale@plt>
  4014b8:	adrp	x21, 402000 <tigetstr@plt+0xce0>
  4014bc:	add	x21, x21, #0x9ab
  4014c0:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4014c4:	add	x1, x1, #0x9b6
  4014c8:	mov	x0, x21
  4014cc:	bl	401160 <bindtextdomain@plt>
  4014d0:	mov	x0, x21
  4014d4:	bl	401210 <textdomain@plt>
  4014d8:	bl	401770 <tigetstr@plt+0x450>
  4014dc:	adrp	x21, 401000 <_exit@plt-0x80>
  4014e0:	add	x21, x21, #0x78c
  4014e4:	mov	w0, #0x2                   	// #2
  4014e8:	mov	x1, x21
  4014ec:	bl	401120 <signal@plt>
  4014f0:	mov	w0, #0xf                   	// #15
  4014f4:	mov	x1, x21
  4014f8:	bl	401120 <signal@plt>
  4014fc:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401500:	add	x0, x0, #0x9c8
  401504:	bl	4012d0 <getenv@plt>
  401508:	adrp	x22, 402000 <tigetstr@plt+0xce0>
  40150c:	adrp	x23, 402000 <tigetstr@plt+0xce0>
  401510:	adrp	x25, 402000 <tigetstr@plt+0xce0>
  401514:	mov	x21, x0
  401518:	mov	w24, wzr
  40151c:	add	x22, x22, #0x9cd
  401520:	add	x23, x23, #0x8f8
  401524:	add	x25, x25, #0x850
  401528:	adrp	x26, 413000 <tigetstr@plt+0x11ce0>
  40152c:	adrp	x27, 413000 <tigetstr@plt+0x11ce0>
  401530:	mov	w28, #0x1                   	// #1
  401534:	mov	w0, w20
  401538:	mov	x1, x19
  40153c:	mov	x2, x22
  401540:	mov	x3, x23
  401544:	mov	x4, xzr
  401548:	bl	401220 <getopt_long@plt>
  40154c:	sub	w8, w0, #0x54
  401550:	cmp	w8, #0x20
  401554:	b.hi	40157c <tigetstr@plt+0x25c>  // b.pmore
  401558:	adr	x9, 401568 <tigetstr@plt+0x248>
  40155c:	ldrb	w10, [x25, x8]
  401560:	add	x9, x9, x10, lsl #2
  401564:	br	x9
  401568:	ldr	x21, [x26, #368]
  40156c:	mov	w24, #0x1                   	// #1
  401570:	b	401534 <tigetstr@plt+0x214>
  401574:	strb	w28, [x27, #416]
  401578:	b	401534 <tigetstr@plt+0x214>
  40157c:	cmn	w0, #0x1
  401580:	b.ne	4016e0 <tigetstr@plt+0x3c0>  // b.any
  401584:	sub	x2, x29, #0x4
  401588:	mov	w1, #0x1                   	// #1
  40158c:	mov	x0, x21
  401590:	bl	4010c0 <setupterm@plt>
  401594:	ldur	w8, [x29, #-4]
  401598:	cbz	w8, 4015bc <tigetstr@plt+0x29c>
  40159c:	cmp	w8, #0x1
  4015a0:	b.eq	4015f0 <tigetstr@plt+0x2d0>  // b.none
  4015a4:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4015a8:	add	x1, x1, #0xa1a
  4015ac:	mov	w2, #0x5                   	// #5
  4015b0:	mov	x0, xzr
  4015b4:	bl	401280 <dcgettext@plt>
  4015b8:	bl	401260 <warnx@plt>
  4015bc:	cbz	w24, 4015dc <tigetstr@plt+0x2bc>
  4015c0:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4015c4:	add	x1, x1, #0xa33
  4015c8:	mov	w2, #0x5                   	// #5
  4015cc:	mov	x0, xzr
  4015d0:	bl	401280 <dcgettext@plt>
  4015d4:	mov	x1, x21
  4015d8:	bl	401260 <warnx@plt>
  4015dc:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4015e0:	add	x0, x0, #0xa64
  4015e4:	mov	w1, #0x1                   	// #1
  4015e8:	mov	x2, xzr
  4015ec:	bl	4010c0 <setupterm@plt>
  4015f0:	bl	4018f4 <tigetstr@plt+0x5d4>
  4015f4:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4015f8:	add	x0, x0, #0xa69
  4015fc:	bl	401190 <tigetflag@plt>
  401600:	cbz	w0, 401610 <tigetstr@plt+0x2f0>
  401604:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  401608:	ldr	x8, [x8, #424]
  40160c:	cbz	x8, 401638 <tigetstr@plt+0x318>
  401610:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401614:	add	x0, x0, #0xc43
  401618:	bl	401190 <tigetflag@plt>
  40161c:	cbz	w0, 401644 <tigetstr@plt+0x324>
  401620:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  401624:	ldr	x8, [x8, #432]
  401628:	cbnz	x8, 401644 <tigetstr@plt+0x324>
  40162c:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  401630:	ldr	x8, [x8, #440]
  401634:	cbnz	x8, 401644 <tigetstr@plt+0x324>
  401638:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  40163c:	mov	w9, #0x1                   	// #1
  401640:	strb	w9, [x8, #448]
  401644:	bl	401ab0 <tigetstr@plt+0x790>
  401648:	adrp	x23, 413000 <tigetstr@plt+0x11ce0>
  40164c:	ldr	w8, [x23, #376]
  401650:	cmp	w8, w20
  401654:	b.ne	401668 <tigetstr@plt+0x348>  // b.any
  401658:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  40165c:	ldr	x0, [x8, #392]
  401660:	bl	401b28 <tigetstr@plt+0x808>
  401664:	b	4016b0 <tigetstr@plt+0x390>
  401668:	ldr	w8, [x23, #376]
  40166c:	cmp	w8, w20
  401670:	b.ge	4016b0 <tigetstr@plt+0x390>  // b.tcont
  401674:	adrp	x21, 402000 <tigetstr@plt+0xce0>
  401678:	add	x21, x21, #0xa85
  40167c:	ldr	x0, [x19, w8, sxtw #3]
  401680:	mov	x1, x21
  401684:	bl	401140 <fopen@plt>
  401688:	cbz	x0, 401718 <tigetstr@plt+0x3f8>
  40168c:	mov	x22, x0
  401690:	bl	401b28 <tigetstr@plt+0x808>
  401694:	mov	x0, x22
  401698:	bl	401130 <fclose@plt>
  40169c:	ldr	w8, [x23, #376]
  4016a0:	add	w8, w8, #0x1
  4016a4:	cmp	w8, w20
  4016a8:	str	w8, [x23, #376]
  4016ac:	b.lt	40167c <tigetstr@plt+0x35c>  // b.tstop
  4016b0:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  4016b4:	ldr	x0, [x8, #456]
  4016b8:	bl	401240 <free@plt>
  4016bc:	ldp	x20, x19, [sp, #96]
  4016c0:	ldp	x22, x21, [sp, #80]
  4016c4:	ldp	x24, x23, [sp, #64]
  4016c8:	ldp	x26, x25, [sp, #48]
  4016cc:	ldp	x28, x27, [sp, #32]
  4016d0:	ldp	x29, x30, [sp, #16]
  4016d4:	mov	w0, wzr
  4016d8:	add	sp, sp, #0x70
  4016dc:	ret
  4016e0:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  4016e4:	ldr	x19, [x8, #360]
  4016e8:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4016ec:	add	x1, x1, #0x9f3
  4016f0:	mov	w2, #0x5                   	// #5
  4016f4:	mov	x0, xzr
  4016f8:	bl	401280 <dcgettext@plt>
  4016fc:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  401700:	ldr	x2, [x8, #400]
  401704:	mov	x1, x0
  401708:	mov	x0, x19
  40170c:	bl	4012e0 <fprintf@plt>
  401710:	mov	w0, #0x1                   	// #1
  401714:	bl	4010a0 <exit@plt>
  401718:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  40171c:	add	x1, x1, #0xa6c
  401720:	mov	w2, #0x5                   	// #5
  401724:	bl	401280 <dcgettext@plt>
  401728:	ldrsw	x8, [x23, #376]
  40172c:	mov	x1, x0
  401730:	mov	w0, #0x1                   	// #1
  401734:	ldr	x2, [x19, x8, lsl #3]
  401738:	bl	4012f0 <err@plt>
  40173c:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401740:	add	x1, x1, #0x9d5
  401744:	mov	w2, #0x5                   	// #5
  401748:	mov	x0, xzr
  40174c:	bl	401280 <dcgettext@plt>
  401750:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  401754:	ldr	x1, [x8, #400]
  401758:	adrp	x2, 402000 <tigetstr@plt+0xce0>
  40175c:	add	x2, x2, #0x9e1
  401760:	bl	4012b0 <printf@plt>
  401764:	mov	w0, wzr
  401768:	bl	4010a0 <exit@plt>
  40176c:	bl	40179c <tigetstr@plt+0x47c>
  401770:	stp	x29, x30, [sp, #-16]!
  401774:	adrp	x0, 401000 <_exit@plt-0x80>
  401778:	add	x0, x0, #0xe7c
  40177c:	mov	x29, sp
  401780:	bl	402818 <tigetstr@plt+0x14f8>
  401784:	ldp	x29, x30, [sp], #16
  401788:	ret
  40178c:	stp	x29, x30, [sp, #-16]!
  401790:	mov	w0, wzr
  401794:	mov	x29, sp
  401798:	bl	401080 <_exit@plt>
  40179c:	stp	x29, x30, [sp, #-32]!
  4017a0:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  4017a4:	str	x19, [sp, #16]
  4017a8:	ldr	x19, [x8, #384]
  4017ac:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4017b0:	add	x1, x1, #0xa87
  4017b4:	mov	w2, #0x5                   	// #5
  4017b8:	mov	x0, xzr
  4017bc:	mov	x29, sp
  4017c0:	bl	401280 <dcgettext@plt>
  4017c4:	mov	x1, x19
  4017c8:	bl	401090 <fputs@plt>
  4017cc:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4017d0:	add	x1, x1, #0xa90
  4017d4:	mov	w2, #0x5                   	// #5
  4017d8:	mov	x0, xzr
  4017dc:	bl	401280 <dcgettext@plt>
  4017e0:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  4017e4:	ldr	x2, [x8, #400]
  4017e8:	mov	x1, x0
  4017ec:	mov	x0, x19
  4017f0:	bl	4012e0 <fprintf@plt>
  4017f4:	mov	w0, #0xa                   	// #10
  4017f8:	mov	x1, x19
  4017fc:	bl	4010f0 <fputc@plt>
  401800:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401804:	add	x1, x1, #0xaac
  401808:	mov	w2, #0x5                   	// #5
  40180c:	mov	x0, xzr
  401810:	bl	401280 <dcgettext@plt>
  401814:	mov	x1, x19
  401818:	bl	401090 <fputs@plt>
  40181c:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401820:	add	x1, x1, #0xabd
  401824:	mov	w2, #0x5                   	// #5
  401828:	mov	x0, xzr
  40182c:	bl	401280 <dcgettext@plt>
  401830:	mov	x1, x19
  401834:	bl	401090 <fputs@plt>
  401838:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  40183c:	add	x1, x1, #0xac8
  401840:	mov	w2, #0x5                   	// #5
  401844:	mov	x0, xzr
  401848:	bl	401280 <dcgettext@plt>
  40184c:	mov	x1, x19
  401850:	bl	401090 <fputs@plt>
  401854:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401858:	add	x1, x1, #0xb0e
  40185c:	mov	w2, #0x5                   	// #5
  401860:	mov	x0, xzr
  401864:	bl	401280 <dcgettext@plt>
  401868:	mov	x1, x19
  40186c:	bl	401090 <fputs@plt>
  401870:	mov	w0, #0xa                   	// #10
  401874:	mov	x1, x19
  401878:	bl	4010f0 <fputc@plt>
  40187c:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401880:	add	x1, x1, #0xb77
  401884:	mov	w2, #0x5                   	// #5
  401888:	mov	x0, xzr
  40188c:	bl	401280 <dcgettext@plt>
  401890:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401894:	mov	x19, x0
  401898:	add	x1, x1, #0xb98
  40189c:	mov	w2, #0x5                   	// #5
  4018a0:	mov	x0, xzr
  4018a4:	bl	401280 <dcgettext@plt>
  4018a8:	mov	x4, x0
  4018ac:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4018b0:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4018b4:	adrp	x3, 402000 <tigetstr@plt+0xce0>
  4018b8:	add	x0, x0, #0xb5a
  4018bc:	add	x1, x1, #0xb6b
  4018c0:	add	x3, x3, #0xb89
  4018c4:	mov	x2, x19
  4018c8:	bl	4012b0 <printf@plt>
  4018cc:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4018d0:	add	x1, x1, #0xba8
  4018d4:	mov	w2, #0x5                   	// #5
  4018d8:	mov	x0, xzr
  4018dc:	bl	401280 <dcgettext@plt>
  4018e0:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4018e4:	add	x1, x1, #0xbc3
  4018e8:	bl	4012b0 <printf@plt>
  4018ec:	mov	w0, wzr
  4018f0:	bl	4010a0 <exit@plt>
  4018f4:	stp	x29, x30, [sp, #-80]!
  4018f8:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4018fc:	add	x0, x0, #0xc21
  401900:	str	x25, [sp, #16]
  401904:	stp	x24, x23, [sp, #32]
  401908:	stp	x22, x21, [sp, #48]
  40190c:	stp	x20, x19, [sp, #64]
  401910:	mov	x29, sp
  401914:	bl	401320 <tigetstr@plt>
  401918:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  40191c:	str	x0, [x8, #488]
  401920:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401924:	add	x0, x0, #0xc26
  401928:	bl	401320 <tigetstr@plt>
  40192c:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  401930:	str	x0, [x8, #496]
  401934:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401938:	add	x0, x0, #0xc2b
  40193c:	bl	401320 <tigetstr@plt>
  401940:	adrp	x8, 402000 <tigetstr@plt+0xce0>
  401944:	add	x8, x8, #0xc30
  401948:	cmp	x0, #0x0
  40194c:	csel	x8, x8, x0, eq  // eq = none
  401950:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401954:	adrp	x9, 413000 <tigetstr@plt+0x11ce0>
  401958:	add	x0, x0, #0xc32
  40195c:	str	x8, [x9, #560]
  401960:	bl	401320 <tigetstr@plt>
  401964:	adrp	x21, 413000 <tigetstr@plt+0x11ce0>
  401968:	str	x0, [x21, #544]
  40196c:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401970:	add	x0, x0, #0xc37
  401974:	bl	401320 <tigetstr@plt>
  401978:	adrp	x20, 413000 <tigetstr@plt+0x11ce0>
  40197c:	str	x0, [x20, #576]
  401980:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401984:	add	x0, x0, #0xc3c
  401988:	bl	401320 <tigetstr@plt>
  40198c:	adrp	x19, 413000 <tigetstr@plt+0x11ce0>
  401990:	str	x0, [x19, #432]
  401994:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401998:	add	x0, x0, #0xc41
  40199c:	bl	401320 <tigetstr@plt>
  4019a0:	adrp	x23, 413000 <tigetstr@plt+0x11ce0>
  4019a4:	str	x0, [x23, #512]
  4019a8:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4019ac:	add	x0, x0, #0xc46
  4019b0:	bl	401320 <tigetstr@plt>
  4019b4:	adrp	x22, 413000 <tigetstr@plt+0x11ce0>
  4019b8:	str	x0, [x22, #536]
  4019bc:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4019c0:	add	x0, x0, #0xc4a
  4019c4:	bl	401320 <tigetstr@plt>
  4019c8:	adrp	x25, 413000 <tigetstr@plt+0x11ce0>
  4019cc:	str	x0, [x25, #424]
  4019d0:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4019d4:	add	x0, x0, #0xc4f
  4019d8:	bl	401320 <tigetstr@plt>
  4019dc:	adrp	x24, 413000 <tigetstr@plt+0x11ce0>
  4019e0:	str	x0, [x24, #528]
  4019e4:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4019e8:	add	x0, x0, #0xc53
  4019ec:	bl	401320 <tigetstr@plt>
  4019f0:	ldr	x10, [x25, #424]
  4019f4:	ldr	x9, [x24, #528]
  4019f8:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  4019fc:	str	x0, [x8, #520]
  401a00:	cbnz	x10, 401a0c <tigetstr@plt+0x6ec>
  401a04:	cbz	x9, 401a0c <tigetstr@plt+0x6ec>
  401a08:	str	x9, [x25, #424]
  401a0c:	ldr	x11, [x25, #424]
  401a10:	ldr	x10, [x21, #544]
  401a14:	cbnz	x11, 401a20 <tigetstr@plt+0x700>
  401a18:	cbz	x10, 401a20 <tigetstr@plt+0x700>
  401a1c:	str	x10, [x25, #424]
  401a20:	cbz	x10, 401a38 <tigetstr@plt+0x718>
  401a24:	ldr	x11, [x19, #432]
  401a28:	cbnz	x11, 401a38 <tigetstr@plt+0x718>
  401a2c:	ldr	x11, [x20, #576]
  401a30:	str	x10, [x19, #432]
  401a34:	str	x11, [x23, #512]
  401a38:	cbz	x10, 401a48 <tigetstr@plt+0x728>
  401a3c:	ldr	x11, [x22, #536]
  401a40:	cbnz	x11, 401a48 <tigetstr@plt+0x728>
  401a44:	str	x10, [x22, #536]
  401a48:	cbnz	x9, 401a54 <tigetstr@plt+0x734>
  401a4c:	cbz	x10, 401a54 <tigetstr@plt+0x734>
  401a50:	str	x10, [x24, #528]
  401a54:	cbnz	x0, 401a64 <tigetstr@plt+0x744>
  401a58:	ldr	x9, [x20, #576]
  401a5c:	cbz	x9, 401a64 <tigetstr@plt+0x744>
  401a60:	str	x9, [x8, #520]
  401a64:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401a68:	add	x0, x0, #0xc58
  401a6c:	bl	401320 <tigetstr@plt>
  401a70:	ldr	x9, [x19, #432]
  401a74:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  401a78:	cmp	x0, #0x0
  401a7c:	str	x0, [x8, #440]
  401a80:	cset	w8, ne  // ne = any
  401a84:	cmp	x9, #0x0
  401a88:	ldp	x20, x19, [sp, #64]
  401a8c:	ldp	x22, x21, [sp, #48]
  401a90:	ldp	x24, x23, [sp, #32]
  401a94:	ldr	x25, [sp, #16]
  401a98:	cset	w9, eq  // eq = none
  401a9c:	and	w8, w8, w9
  401aa0:	adrp	x9, 413000 <tigetstr@plt+0x11ce0>
  401aa4:	str	w8, [x9, #552]
  401aa8:	ldp	x29, x30, [sp], #80
  401aac:	ret
  401ab0:	stp	x29, x30, [sp, #-32]!
  401ab4:	stp	x20, x19, [sp, #16]
  401ab8:	adrp	x20, 413000 <tigetstr@plt+0x11ce0>
  401abc:	ldr	x0, [x20, #456]
  401ac0:	adrp	x19, 413000 <tigetstr@plt+0x11ce0>
  401ac4:	mov	x29, sp
  401ac8:	cbz	x0, 401ae4 <tigetstr@plt+0x7c4>
  401acc:	ldrsw	x8, [x19, #472]
  401ad0:	mov	w1, wzr
  401ad4:	add	x8, x8, x8, lsl #1
  401ad8:	lsl	x2, x8, #2
  401adc:	bl	4011a0 <memset@plt>
  401ae0:	b	401b00 <tigetstr@plt+0x7e0>
  401ae4:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  401ae8:	mov	w9, #0x2000                	// #8192
  401aec:	mov	w0, #0x2000                	// #8192
  401af0:	mov	w1, #0xc                   	// #12
  401af4:	str	w9, [x8, #568]
  401af8:	bl	402714 <tigetstr@plt+0x13f4>
  401afc:	str	x0, [x20, #456]
  401b00:	mov	w0, wzr
  401b04:	bl	401f64 <tigetstr@plt+0xc44>
  401b08:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  401b0c:	ldr	w9, [x8, #468]
  401b10:	str	wzr, [x19, #472]
  401b14:	ldp	x20, x19, [sp, #16]
  401b18:	and	w9, w9, #0x1
  401b1c:	str	w9, [x8, #468]
  401b20:	ldp	x29, x30, [sp], #32
  401b24:	ret
  401b28:	stp	x29, x30, [sp, #-96]!
  401b2c:	stp	x28, x27, [sp, #16]
  401b30:	adrp	x27, 402000 <tigetstr@plt+0xce0>
  401b34:	stp	x26, x25, [sp, #32]
  401b38:	stp	x24, x23, [sp, #48]
  401b3c:	stp	x22, x21, [sp, #64]
  401b40:	stp	x20, x19, [sp, #80]
  401b44:	mov	x19, x0
  401b48:	adrp	x22, 413000 <tigetstr@plt+0x11ce0>
  401b4c:	adrp	x23, 413000 <tigetstr@plt+0x11ce0>
  401b50:	mov	w24, #0xc                   	// #12
  401b54:	adrp	x25, 413000 <tigetstr@plt+0x11ce0>
  401b58:	mov	w26, #0xffffffff            	// #-1
  401b5c:	add	x27, x27, #0x871
  401b60:	mov	w28, #0x1                   	// #1
  401b64:	mov	x29, sp
  401b68:	b	401b90 <tigetstr@plt+0x870>
  401b6c:	madd	x10, x10, x24, x8
  401b70:	ldr	w11, [x10, #8]!
  401b74:	tbnz	w11, #31, 401cb8 <tigetstr@plt+0x998>
  401b78:	mov	w8, #0x5f                  	// #95
  401b7c:	str	w8, [x9]
  401b80:	str	w28, [x10]
  401b84:	ldr	w8, [x22, #464]
  401b88:	add	w0, w8, #0x1
  401b8c:	bl	401f64 <tigetstr@plt+0xc44>
  401b90:	mov	x0, x19
  401b94:	bl	4011f0 <getwc@plt>
  401b98:	add	w8, w0, #0x1
  401b9c:	mov	w21, w0
  401ba0:	cmp	w8, #0x60
  401ba4:	b.hi	401c10 <tigetstr@plt+0x8f0>  // b.pmore
  401ba8:	adr	x9, 401b84 <tigetstr@plt+0x864>
  401bac:	ldrb	w10, [x27, x8]
  401bb0:	add	x9, x9, x10, lsl #2
  401bb4:	br	x9
  401bb8:	ldr	w8, [x22, #464]
  401bbc:	sub	w0, w8, #0x1
  401bc0:	bl	401f64 <tigetstr@plt+0xc44>
  401bc4:	b	401b90 <tigetstr@plt+0x870>
  401bc8:	mov	w0, wzr
  401bcc:	bl	401f64 <tigetstr@plt+0xc44>
  401bd0:	b	401b90 <tigetstr@plt+0x870>
  401bd4:	bl	402088 <tigetstr@plt+0xd68>
  401bd8:	b	401b90 <tigetstr@plt+0x870>
  401bdc:	ldr	w8, [x22, #464]
  401be0:	add	w8, w8, #0x8
  401be4:	and	w0, w8, #0xfffffff8
  401be8:	bl	401f64 <tigetstr@plt+0xc44>
  401bec:	b	401b90 <tigetstr@plt+0x870>
  401bf0:	mov	x0, x19
  401bf4:	bl	401fa0 <tigetstr@plt+0xc80>
  401bf8:	cbz	w0, 401b90 <tigetstr@plt+0x870>
  401bfc:	b	401e48 <tigetstr@plt+0xb28>
  401c00:	bl	402088 <tigetstr@plt+0xd68>
  401c04:	mov	w0, #0xc                   	// #12
  401c08:	bl	401100 <putwchar@plt>
  401c0c:	b	401b90 <tigetstr@plt+0x870>
  401c10:	mov	w0, w21
  401c14:	bl	4012a0 <iswprint@plt>
  401c18:	cbz	w0, 401b90 <tigetstr@plt+0x870>
  401c1c:	mov	w0, w21
  401c20:	bl	401150 <wcwidth@plt>
  401c24:	ldr	w8, [x22, #464]
  401c28:	mov	w20, w0
  401c2c:	add	w0, w8, w0
  401c30:	bl	4021dc <tigetstr@plt+0xebc>
  401c34:	ldr	x9, [x23, #456]
  401c38:	ldrsw	x8, [x22, #464]
  401c3c:	madd	x10, x8, x24, x9
  401c40:	ldr	w11, [x10, #4]!
  401c44:	cmp	w11, #0x5f
  401c48:	b.eq	401d50 <tigetstr@plt+0xa30>  // b.none
  401c4c:	cbnz	w11, 401db0 <tigetstr@plt+0xa90>
  401c50:	cmp	w20, #0x1
  401c54:	str	w21, [x10]
  401c58:	b.lt	401c74 <tigetstr@plt+0x954>  // b.tstop
  401c5c:	ldr	w10, [x25, #468]
  401c60:	mov	w11, w20
  401c64:	madd	x12, x8, x24, x9
  401c68:	subs	x11, x11, #0x1
  401c6c:	strb	w10, [x12], #12
  401c70:	b.ne	401c68 <tigetstr@plt+0x948>  // b.any
  401c74:	madd	x10, x8, x24, x9
  401c78:	cmp	w20, #0x1
  401c7c:	str	w20, [x10, #8]
  401c80:	b.le	401e10 <tigetstr@plt+0xaf0>
  401c84:	mov	w10, w20
  401c88:	madd	x9, x8, x24, x9
  401c8c:	add	x9, x9, #0x14
  401c90:	sub	x10, x10, #0x1
  401c94:	subs	x10, x10, #0x1
  401c98:	str	w26, [x9], #12
  401c9c:	b.ne	401c94 <tigetstr@plt+0x974>  // b.any
  401ca0:	b	401e10 <tigetstr@plt+0xaf0>
  401ca4:	ldr	x8, [x23, #456]
  401ca8:	ldrsw	x10, [x22, #464]
  401cac:	madd	x9, x10, x24, x8
  401cb0:	ldr	w11, [x9, #4]!
  401cb4:	cbz	w11, 401b6c <tigetstr@plt+0x84c>
  401cb8:	ldr	w9, [x22, #464]
  401cbc:	cmp	w9, #0x1
  401cc0:	b.lt	401ce8 <tigetstr@plt+0x9c8>  // b.tstop
  401cc4:	sxtw	x9, w9
  401cc8:	madd	x10, x9, x24, x8
  401ccc:	add	x10, x10, #0x8
  401cd0:	ldr	w11, [x10]
  401cd4:	tbz	w11, #31, 401ce8 <tigetstr@plt+0x9c8>
  401cd8:	sub	x10, x10, #0xc
  401cdc:	subs	x9, x9, #0x1
  401ce0:	str	w9, [x22, #464]
  401ce4:	b.gt	401cd0 <tigetstr@plt+0x9b0>
  401ce8:	smaddl	x9, w9, w24, x8
  401cec:	ldr	w9, [x9, #8]
  401cf0:	cmp	w9, #0x1
  401cf4:	b.lt	401d24 <tigetstr@plt+0xa04>  // b.tstop
  401cf8:	ldrsw	x10, [x22, #464]
  401cfc:	ldr	w11, [x25, #468]
  401d00:	madd	x8, x10, x24, x8
  401d04:	ldrb	w12, [x8]
  401d08:	subs	w9, w9, #0x1
  401d0c:	add	w10, w10, #0x1
  401d10:	orr	w12, w12, w11
  401d14:	orr	w12, w12, #0x8
  401d18:	strb	w12, [x8], #12
  401d1c:	b.ne	401d04 <tigetstr@plt+0x9e4>  // b.any
  401d20:	str	w10, [x22, #464]
  401d24:	ldr	w0, [x22, #464]
  401d28:	bl	401f64 <tigetstr@plt+0xc44>
  401d2c:	b	401b90 <tigetstr@plt+0x870>
  401d30:	ldr	w8, [x25, #468]
  401d34:	orr	w8, w8, #0x1
  401d38:	str	w8, [x25, #468]
  401d3c:	b	401b90 <tigetstr@plt+0x870>
  401d40:	ldr	w8, [x25, #468]
  401d44:	and	w8, w8, #0xfffffffe
  401d48:	str	w8, [x25, #468]
  401d4c:	b	401b90 <tigetstr@plt+0x870>
  401d50:	cmp	w20, #0x1
  401d54:	str	w21, [x10]
  401d58:	b.lt	401d80 <tigetstr@plt+0xa60>  // b.tstop
  401d5c:	ldr	w10, [x25, #468]
  401d60:	mov	w11, w20
  401d64:	madd	x12, x8, x24, x9
  401d68:	ldrb	w13, [x12]
  401d6c:	subs	x11, x11, #0x1
  401d70:	orr	w13, w13, w10
  401d74:	orr	w13, w13, #0x8
  401d78:	strb	w13, [x12], #12
  401d7c:	b.ne	401d68 <tigetstr@plt+0xa48>  // b.any
  401d80:	madd	x10, x8, x24, x9
  401d84:	cmp	w20, #0x1
  401d88:	str	w20, [x10, #8]
  401d8c:	b.le	401e10 <tigetstr@plt+0xaf0>
  401d90:	mov	w10, w20
  401d94:	madd	x9, x8, x24, x9
  401d98:	add	x9, x9, #0x14
  401d9c:	sub	x10, x10, #0x1
  401da0:	subs	x10, x10, #0x1
  401da4:	str	w26, [x9], #12
  401da8:	b.ne	401da0 <tigetstr@plt+0xa80>  // b.any
  401dac:	b	401e10 <tigetstr@plt+0xaf0>
  401db0:	cmp	w11, w21
  401db4:	b.ne	401de8 <tigetstr@plt+0xac8>  // b.any
  401db8:	cmp	w20, #0x1
  401dbc:	b.lt	401e10 <tigetstr@plt+0xaf0>  // b.tstop
  401dc0:	ldr	w10, [x25, #468]
  401dc4:	mov	w11, w20
  401dc8:	madd	x9, x8, x24, x9
  401dcc:	ldrb	w12, [x9]
  401dd0:	subs	x11, x11, #0x1
  401dd4:	orr	w12, w12, w10
  401dd8:	orr	w12, w12, #0x10
  401ddc:	strb	w12, [x9], #12
  401de0:	b.ne	401dcc <tigetstr@plt+0xaac>  // b.any
  401de4:	b	401e10 <tigetstr@plt+0xaf0>
  401de8:	madd	x10, x8, x24, x9
  401dec:	ldr	w20, [x10, #8]
  401df0:	cmp	w20, #0x1
  401df4:	b.lt	401e10 <tigetstr@plt+0xaf0>  // b.tstop
  401df8:	ldr	w10, [x25, #468]
  401dfc:	madd	x9, x8, x24, x9
  401e00:	mov	x11, x20
  401e04:	subs	x11, x11, #0x1
  401e08:	strb	w10, [x9], #12
  401e0c:	b.ne	401e04 <tigetstr@plt+0xae4>  // b.any
  401e10:	add	w0, w20, w8
  401e14:	bl	401f64 <tigetstr@plt+0xc44>
  401e18:	b	401b90 <tigetstr@plt+0x870>
  401e1c:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  401e20:	ldr	w8, [x8, #472]
  401e24:	cbz	w8, 401e2c <tigetstr@plt+0xb0c>
  401e28:	bl	402088 <tigetstr@plt+0xd68>
  401e2c:	ldp	x20, x19, [sp, #80]
  401e30:	ldp	x22, x21, [sp, #64]
  401e34:	ldp	x24, x23, [sp, #48]
  401e38:	ldp	x26, x25, [sp, #32]
  401e3c:	ldp	x28, x27, [sp, #16]
  401e40:	ldp	x29, x30, [sp], #96
  401e44:	ret
  401e48:	mov	x0, x19
  401e4c:	bl	4011f0 <getwc@plt>
  401e50:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401e54:	mov	w19, w0
  401e58:	add	x1, x1, #0xbc9
  401e5c:	mov	w2, #0x5                   	// #5
  401e60:	mov	x0, xzr
  401e64:	bl	401280 <dcgettext@plt>
  401e68:	mov	x1, x0
  401e6c:	mov	w0, #0x1                   	// #1
  401e70:	mov	w2, #0x1b                  	// #27
  401e74:	mov	w3, w19
  401e78:	bl	401290 <errx@plt>
  401e7c:	stp	x29, x30, [sp, #-32]!
  401e80:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  401e84:	ldr	x0, [x8, #384]
  401e88:	str	x19, [sp, #16]
  401e8c:	mov	x29, sp
  401e90:	bl	401ef8 <tigetstr@plt+0xbd8>
  401e94:	cbz	w0, 401ea8 <tigetstr@plt+0xb88>
  401e98:	bl	4012c0 <__errno_location@plt>
  401e9c:	ldr	w8, [x0]
  401ea0:	cmp	w8, #0x20
  401ea4:	b.ne	401ec4 <tigetstr@plt+0xba4>  // b.any
  401ea8:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  401eac:	ldr	x0, [x8, #360]
  401eb0:	bl	401ef8 <tigetstr@plt+0xbd8>
  401eb4:	cbnz	w0, 401ee4 <tigetstr@plt+0xbc4>
  401eb8:	ldr	x19, [sp, #16]
  401ebc:	ldp	x29, x30, [sp], #32
  401ec0:	ret
  401ec4:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401ec8:	add	x1, x1, #0xa7b
  401ecc:	mov	w2, #0x5                   	// #5
  401ed0:	mov	x0, xzr
  401ed4:	mov	w19, w8
  401ed8:	bl	401280 <dcgettext@plt>
  401edc:	cbnz	w19, 401eec <tigetstr@plt+0xbcc>
  401ee0:	bl	401260 <warnx@plt>
  401ee4:	mov	w0, #0x1                   	// #1
  401ee8:	bl	401080 <_exit@plt>
  401eec:	bl	401230 <warn@plt>
  401ef0:	mov	w0, #0x1                   	// #1
  401ef4:	bl	401080 <_exit@plt>
  401ef8:	stp	x29, x30, [sp, #-32]!
  401efc:	stp	x20, x19, [sp, #16]
  401f00:	mov	x29, sp
  401f04:	mov	x20, x0
  401f08:	bl	4012c0 <__errno_location@plt>
  401f0c:	mov	x19, x0
  401f10:	str	wzr, [x0]
  401f14:	mov	x0, x20
  401f18:	bl	401310 <ferror@plt>
  401f1c:	cbnz	w0, 401f2c <tigetstr@plt+0xc0c>
  401f20:	mov	x0, x20
  401f24:	bl	401250 <fflush@plt>
  401f28:	cbz	w0, 401f44 <tigetstr@plt+0xc24>
  401f2c:	ldr	w8, [x19]
  401f30:	cmp	w8, #0x9
  401f34:	csetm	w0, ne  // ne = any
  401f38:	ldp	x20, x19, [sp, #16]
  401f3c:	ldp	x29, x30, [sp], #32
  401f40:	ret
  401f44:	mov	x0, x20
  401f48:	bl	401110 <fileno@plt>
  401f4c:	tbnz	w0, #31, 401f2c <tigetstr@plt+0xc0c>
  401f50:	bl	4010b0 <dup@plt>
  401f54:	tbnz	w0, #31, 401f2c <tigetstr@plt+0xc0c>
  401f58:	bl	4011d0 <close@plt>
  401f5c:	cbnz	w0, 401f2c <tigetstr@plt+0xc0c>
  401f60:	b	401f38 <tigetstr@plt+0xc18>
  401f64:	stp	x29, x30, [sp, #-16]!
  401f68:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  401f6c:	mov	x29, sp
  401f70:	str	w0, [x8, #464]
  401f74:	tbnz	w0, #31, 401f94 <tigetstr@plt+0xc74>
  401f78:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  401f7c:	ldr	w8, [x8, #472]
  401f80:	cmp	w8, w0
  401f84:	b.ge	401f8c <tigetstr@plt+0xc6c>  // b.tcont
  401f88:	bl	4021dc <tigetstr@plt+0xebc>
  401f8c:	ldp	x29, x30, [sp], #16
  401f90:	ret
  401f94:	str	wzr, [x8, #464]
  401f98:	ldp	x29, x30, [sp], #16
  401f9c:	ret
  401fa0:	stp	x29, x30, [sp, #-32]!
  401fa4:	str	x19, [sp, #16]
  401fa8:	mov	x29, sp
  401fac:	mov	x19, x0
  401fb0:	bl	4011f0 <getwc@plt>
  401fb4:	cmp	w0, #0x37
  401fb8:	b.eq	402074 <tigetstr@plt+0xd54>  // b.none
  401fbc:	cmp	w0, #0x39
  401fc0:	b.eq	401ff4 <tigetstr@plt+0xcd4>  // b.none
  401fc4:	cmp	w0, #0x38
  401fc8:	b.ne	402010 <tigetstr@plt+0xcf0>  // b.any
  401fcc:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  401fd0:	ldr	w9, [x8, #476]
  401fd4:	cbz	w9, 402020 <tigetstr@plt+0xd00>
  401fd8:	subs	w9, w9, #0x1
  401fdc:	b.lt	402070 <tigetstr@plt+0xd50>  // b.tstop
  401fe0:	adrp	x10, 413000 <tigetstr@plt+0x11ce0>
  401fe4:	ldr	w11, [x10, #468]
  401fe8:	mov	w0, wzr
  401fec:	and	w11, w11, #0xfffffffb
  401ff0:	b	402064 <tigetstr@plt+0xd44>
  401ff4:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  401ff8:	ldr	w9, [x8, #476]
  401ffc:	cbz	w9, 402038 <tigetstr@plt+0xd18>
  402000:	tbnz	w9, #31, 402050 <tigetstr@plt+0xd30>
  402004:	str	wzr, [x8, #476]
  402008:	bl	4022d0 <tigetstr@plt+0xfb0>
  40200c:	b	402078 <tigetstr@plt+0xd58>
  402010:	mov	x1, x19
  402014:	bl	401170 <ungetwc@plt>
  402018:	mov	w0, #0x1                   	// #1
  40201c:	b	40207c <tigetstr@plt+0xd5c>
  402020:	adrp	x10, 413000 <tigetstr@plt+0x11ce0>
  402024:	ldr	w11, [x10, #468]
  402028:	mov	w0, wzr
  40202c:	sub	w9, w9, #0x1
  402030:	orr	w11, w11, #0x2
  402034:	b	402064 <tigetstr@plt+0xd44>
  402038:	adrp	x10, 413000 <tigetstr@plt+0x11ce0>
  40203c:	ldr	w11, [x10, #468]
  402040:	mov	w0, wzr
  402044:	add	w9, w9, #0x1
  402048:	orr	w11, w11, #0x4
  40204c:	b	402064 <tigetstr@plt+0xd44>
  402050:	adrp	x10, 413000 <tigetstr@plt+0x11ce0>
  402054:	ldr	w11, [x10, #468]
  402058:	mov	w0, wzr
  40205c:	add	w9, w9, #0x1
  402060:	and	w11, w11, #0xfffffffd
  402064:	str	w11, [x10, #468]
  402068:	str	w9, [x8, #476]
  40206c:	b	40207c <tigetstr@plt+0xd5c>
  402070:	str	wzr, [x8, #476]
  402074:	bl	402284 <tigetstr@plt+0xf64>
  402078:	mov	w0, wzr
  40207c:	ldr	x19, [sp, #16]
  402080:	ldp	x29, x30, [sp], #32
  402084:	ret
  402088:	stp	x29, x30, [sp, #-80]!
  40208c:	stp	x22, x21, [sp, #48]
  402090:	adrp	x21, 413000 <tigetstr@plt+0x11ce0>
  402094:	ldr	w8, [x21, #472]
  402098:	stp	x20, x19, [sp, #64]
  40209c:	adrp	x19, 413000 <tigetstr@plt+0x11ce0>
  4020a0:	stp	x26, x25, [sp, #16]
  4020a4:	cmp	w8, #0x1
  4020a8:	stp	x24, x23, [sp, #32]
  4020ac:	mov	x29, sp
  4020b0:	b.lt	402160 <tigetstr@plt+0xe40>  // b.tstop
  4020b4:	mov	w20, wzr
  4020b8:	mov	w8, wzr
  4020bc:	mov	w24, wzr
  4020c0:	adrp	x22, 413000 <tigetstr@plt+0x11ce0>
  4020c4:	mov	w23, #0xc                   	// #12
  4020c8:	adrp	x25, 413000 <tigetstr@plt+0x11ce0>
  4020cc:	b	402104 <tigetstr@plt+0xde4>
  4020d0:	madd	x8, x26, x23, x8
  4020d4:	ldr	w1, [x8, #8]
  4020d8:	bl	402434 <tigetstr@plt+0x1114>
  4020dc:	ldr	x8, [x22, #456]
  4020e0:	ldr	w9, [x21, #472]
  4020e4:	madd	x8, x26, x23, x8
  4020e8:	ldr	w8, [x8, #8]
  4020ec:	subs	w8, w8, #0x1
  4020f0:	csel	w8, w8, wzr, gt
  4020f4:	add	w8, w26, w8
  4020f8:	add	w8, w8, #0x1
  4020fc:	cmp	w8, w9
  402100:	b.ge	402168 <tigetstr@plt+0xe48>  // b.tcont
  402104:	ldr	x9, [x22, #456]
  402108:	smull	x10, w8, w23
  40210c:	sxtw	x26, w8
  402110:	ldrsb	w0, [x9, x10]
  402114:	cmp	w24, w0
  402118:	b.eq	402130 <tigetstr@plt+0xe10>  // b.none
  40211c:	add	w20, w20, #0x1
  402120:	bl	40235c <tigetstr@plt+0x103c>
  402124:	ldr	x8, [x22, #456]
  402128:	mul	x9, x26, x23
  40212c:	ldrsb	w24, [x8, x9]
  402130:	ldr	x8, [x22, #456]
  402134:	madd	x9, x26, x23, x8
  402138:	ldr	w0, [x9, #4]
  40213c:	cbnz	w0, 4020d0 <tigetstr@plt+0xdb0>
  402140:	ldr	w8, [x19, #480]
  402144:	cbz	w8, 402154 <tigetstr@plt+0xe34>
  402148:	ldr	x0, [x25, #496]
  40214c:	bl	402310 <tigetstr@plt+0xff0>
  402150:	b	4020dc <tigetstr@plt+0xdbc>
  402154:	mov	w0, #0x20                  	// #32
  402158:	mov	w1, #0x1                   	// #1
  40215c:	b	4020d8 <tigetstr@plt+0xdb8>
  402160:	mov	w24, wzr
  402164:	mov	w20, wzr
  402168:	cbz	w24, 402174 <tigetstr@plt+0xe54>
  40216c:	mov	w0, wzr
  402170:	bl	40235c <tigetstr@plt+0x103c>
  402174:	cbz	w20, 402188 <tigetstr@plt+0xe68>
  402178:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  40217c:	ldrb	w8, [x8, #448]
  402180:	cbz	w8, 402188 <tigetstr@plt+0xe68>
  402184:	bl	4024b0 <tigetstr@plt+0x1190>
  402188:	mov	w0, #0xa                   	// #10
  40218c:	bl	401100 <putwchar@plt>
  402190:	cbz	w20, 4021a4 <tigetstr@plt+0xe84>
  402194:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  402198:	ldrb	w8, [x8, #416]
  40219c:	cbz	w8, 4021a4 <tigetstr@plt+0xe84>
  4021a0:	bl	402610 <tigetstr@plt+0x12f0>
  4021a4:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  4021a8:	ldr	x0, [x8, #384]
  4021ac:	bl	401250 <fflush@plt>
  4021b0:	ldr	w8, [x19, #480]
  4021b4:	cbz	w8, 4021c0 <tigetstr@plt+0xea0>
  4021b8:	sub	w8, w8, #0x1
  4021bc:	str	w8, [x19, #480]
  4021c0:	bl	401ab0 <tigetstr@plt+0x790>
  4021c4:	ldp	x20, x19, [sp, #64]
  4021c8:	ldp	x22, x21, [sp, #48]
  4021cc:	ldp	x24, x23, [sp, #32]
  4021d0:	ldp	x26, x25, [sp, #16]
  4021d4:	ldp	x29, x30, [sp], #80
  4021d8:	ret
  4021dc:	stp	x29, x30, [sp, #-64]!
  4021e0:	stp	x20, x19, [sp, #48]
  4021e4:	adrp	x20, 413000 <tigetstr@plt+0x11ce0>
  4021e8:	ldr	w8, [x20, #568]
  4021ec:	adrp	x9, 413000 <tigetstr@plt+0x11ce0>
  4021f0:	stp	x24, x23, [sp, #16]
  4021f4:	stp	x22, x21, [sp, #32]
  4021f8:	cmp	w8, w0
  4021fc:	mov	x29, sp
  402200:	str	w0, [x9, #472]
  402204:	b.gt	402250 <tigetstr@plt+0xf30>
  402208:	mov	w19, w0
  40220c:	mov	w21, #0x7fffffff            	// #2147483647
  402210:	mov	w22, #0x3fffffff            	// #1073741823
  402214:	adrp	x23, 413000 <tigetstr@plt+0x11ce0>
  402218:	mov	w24, #0xc                   	// #12
  40221c:	cmp	w8, w21
  402220:	b.eq	402264 <tigetstr@plt+0xf44>  // b.none
  402224:	ldr	x0, [x23, #456]
  402228:	lsl	w9, w8, #1
  40222c:	cmp	w8, w22
  402230:	csel	w8, w9, w21, lt  // lt = tstop
  402234:	smull	x1, w8, w24
  402238:	str	w8, [x20, #568]
  40223c:	bl	402754 <tigetstr@plt+0x1434>
  402240:	ldr	w8, [x20, #568]
  402244:	str	x0, [x23, #456]
  402248:	cmp	w8, w19
  40224c:	b.le	40221c <tigetstr@plt+0xefc>
  402250:	ldp	x20, x19, [sp, #48]
  402254:	ldp	x22, x21, [sp, #32]
  402258:	ldp	x24, x23, [sp, #16]
  40225c:	ldp	x29, x30, [sp], #64
  402260:	ret
  402264:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  402268:	add	x1, x1, #0xc0c
  40226c:	mov	w2, #0x5                   	// #5
  402270:	mov	x0, xzr
  402274:	bl	401280 <dcgettext@plt>
  402278:	mov	x1, x0
  40227c:	mov	w0, #0x1                   	// #1
  402280:	bl	401290 <errx@plt>
  402284:	stp	x29, x30, [sp, #-32]!
  402288:	stp	x20, x19, [sp, #16]
  40228c:	adrp	x19, 413000 <tigetstr@plt+0x11ce0>
  402290:	ldr	w8, [x19, #480]
  402294:	mov	x29, sp
  402298:	add	w8, w8, #0x1
  40229c:	str	w8, [x19, #480]
  4022a0:	bl	4022d0 <tigetstr@plt+0xfb0>
  4022a4:	adrp	x20, 413000 <tigetstr@plt+0x11ce0>
  4022a8:	ldr	x0, [x20, #488]
  4022ac:	bl	402310 <tigetstr@plt+0xff0>
  4022b0:	ldr	x0, [x20, #488]
  4022b4:	bl	402310 <tigetstr@plt+0xff0>
  4022b8:	ldr	w8, [x19, #480]
  4022bc:	add	w8, w8, #0x1
  4022c0:	str	w8, [x19, #480]
  4022c4:	ldp	x20, x19, [sp, #16]
  4022c8:	ldp	x29, x30, [sp], #32
  4022cc:	ret
  4022d0:	stp	x29, x30, [sp, #-48]!
  4022d4:	stp	x20, x19, [sp, #32]
  4022d8:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  4022dc:	adrp	x20, 413000 <tigetstr@plt+0x11ce0>
  4022e0:	str	x21, [sp, #16]
  4022e4:	ldr	w19, [x8, #464]
  4022e8:	ldr	w21, [x20, #472]
  4022ec:	mov	x29, sp
  4022f0:	bl	402088 <tigetstr@plt+0xd68>
  4022f4:	mov	w0, w19
  4022f8:	bl	401f64 <tigetstr@plt+0xc44>
  4022fc:	str	w21, [x20, #472]
  402300:	ldp	x20, x19, [sp, #32]
  402304:	ldr	x21, [sp, #16]
  402308:	ldp	x29, x30, [sp], #48
  40230c:	ret
  402310:	cbz	x0, 402330 <tigetstr@plt+0x1010>
  402314:	stp	x29, x30, [sp, #-16]!
  402318:	adrp	x2, 402000 <tigetstr@plt+0xce0>
  40231c:	add	x2, x2, #0x334
  402320:	mov	w1, #0x1                   	// #1
  402324:	mov	x29, sp
  402328:	bl	4010d0 <tputs@plt>
  40232c:	ldp	x29, x30, [sp], #16
  402330:	ret
  402334:	stp	x29, x30, [sp, #-32]!
  402338:	str	x19, [sp, #16]
  40233c:	mov	x29, sp
  402340:	mov	w19, w0
  402344:	bl	401100 <putwchar@plt>
  402348:	cmn	w0, #0x1
  40234c:	csinv	w0, w19, wzr, ne  // ne = any
  402350:	ldr	x19, [sp, #16]
  402354:	ldp	x29, x30, [sp], #32
  402358:	ret
  40235c:	stp	x29, x30, [sp, #-32]!
  402360:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  402364:	ldrb	w8, [x8, #416]
  402368:	stp	x20, x19, [sp, #16]
  40236c:	mov	w19, w0
  402370:	adrp	x20, 413000 <tigetstr@plt+0x11ce0>
  402374:	mov	x29, sp
  402378:	tbnz	w8, #0, 402424 <tigetstr@plt+0x1104>
  40237c:	cbz	w19, 402390 <tigetstr@plt+0x1070>
  402380:	ldr	w8, [x20, #504]
  402384:	cbz	w8, 402390 <tigetstr@plt+0x1070>
  402388:	mov	w0, wzr
  40238c:	bl	40235c <tigetstr@plt+0x103c>
  402390:	cmp	w19, #0x10
  402394:	b.hi	4023f4 <tigetstr@plt+0x10d4>  // b.pmore
  402398:	adrp	x9, 402000 <tigetstr@plt+0xce0>
  40239c:	mov	w8, w19
  4023a0:	add	x9, x9, #0x8d2
  4023a4:	adr	x10, 4023b4 <tigetstr@plt+0x1094>
  4023a8:	ldrb	w11, [x9, x8]
  4023ac:	add	x10, x10, x11, lsl #2
  4023b0:	br	x10
  4023b4:	ldr	w8, [x20, #504]
  4023b8:	cbz	w8, 402424 <tigetstr@plt+0x1104>
  4023bc:	cmp	w8, #0x8
  4023c0:	b.ne	402418 <tigetstr@plt+0x10f8>  // b.any
  4023c4:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  4023c8:	ldr	x0, [x8, #512]
  4023cc:	b	402420 <tigetstr@plt+0x1100>
  4023d0:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  4023d4:	ldr	x0, [x8, #528]
  4023d8:	b	402420 <tigetstr@plt+0x1100>
  4023dc:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  4023e0:	ldr	x0, [x8, #432]
  4023e4:	bl	402310 <tigetstr@plt+0xff0>
  4023e8:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  4023ec:	ldr	x0, [x8, #536]
  4023f0:	b	402420 <tigetstr@plt+0x1100>
  4023f4:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  4023f8:	ldr	x0, [x8, #544]
  4023fc:	b	402420 <tigetstr@plt+0x1100>
  402400:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  402404:	ldr	x0, [x8, #432]
  402408:	b	402420 <tigetstr@plt+0x1100>
  40240c:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  402410:	ldr	x0, [x8, #424]
  402414:	b	402420 <tigetstr@plt+0x1100>
  402418:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  40241c:	ldr	x0, [x8, #520]
  402420:	bl	402310 <tigetstr@plt+0xff0>
  402424:	str	w19, [x20, #504]
  402428:	ldp	x20, x19, [sp, #16]
  40242c:	ldp	x29, x30, [sp], #32
  402430:	ret
  402434:	stp	x29, x30, [sp, #-48]!
  402438:	str	x21, [sp, #16]
  40243c:	stp	x20, x19, [sp, #32]
  402440:	mov	x29, sp
  402444:	mov	w19, w1
  402448:	bl	401100 <putwchar@plt>
  40244c:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  402450:	ldr	w8, [x8, #552]
  402454:	cbz	w8, 4024a0 <tigetstr@plt+0x1180>
  402458:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  40245c:	ldrb	w8, [x8, #504]
  402460:	tbz	w8, #3, 4024a0 <tigetstr@plt+0x1180>
  402464:	cmp	w19, #0x1
  402468:	b.lt	402484 <tigetstr@plt+0x1164>  // b.tstop
  40246c:	adrp	x20, 413000 <tigetstr@plt+0x11ce0>
  402470:	mov	w21, w19
  402474:	ldr	x0, [x20, #560]
  402478:	bl	402310 <tigetstr@plt+0xff0>
  40247c:	subs	w21, w21, #0x1
  402480:	b.ne	402474 <tigetstr@plt+0x1154>  // b.any
  402484:	cmp	w19, #0x1
  402488:	b.lt	4024a0 <tigetstr@plt+0x1180>  // b.tstop
  40248c:	adrp	x20, 413000 <tigetstr@plt+0x11ce0>
  402490:	ldr	x0, [x20, #440]
  402494:	bl	402310 <tigetstr@plt+0xff0>
  402498:	subs	w19, w19, #0x1
  40249c:	b.ne	402490 <tigetstr@plt+0x1170>  // b.any
  4024a0:	ldp	x20, x19, [sp, #32]
  4024a4:	ldr	x21, [sp, #16]
  4024a8:	ldp	x29, x30, [sp], #48
  4024ac:	ret
  4024b0:	stp	x29, x30, [sp, #-48]!
  4024b4:	str	x21, [sp, #16]
  4024b8:	adrp	x21, 413000 <tigetstr@plt+0x11ce0>
  4024bc:	ldrsw	x8, [x21, #472]
  4024c0:	mov	w1, #0x4                   	// #4
  4024c4:	stp	x20, x19, [sp, #32]
  4024c8:	mov	x29, sp
  4024cc:	add	x0, x8, #0x1
  4024d0:	bl	402714 <tigetstr@plt+0x13f4>
  4024d4:	ldr	w8, [x21, #472]
  4024d8:	mov	x19, x0
  4024dc:	mov	w20, wzr
  4024e0:	cmp	w8, #0x1
  4024e4:	b.lt	402568 <tigetstr@plt+0x1248>  // b.tstop
  4024e8:	adrp	x9, 413000 <tigetstr@plt+0x11ce0>
  4024ec:	ldr	x9, [x9, #456]
  4024f0:	ldr	w10, [x21, #472]
  4024f4:	mov	w8, wzr
  4024f8:	mov	w11, #0xc                   	// #12
  4024fc:	mov	w12, #0x5f                  	// #95
  402500:	mov	w13, #0x20                  	// #32
  402504:	mov	x21, x19
  402508:	b	402520 <tigetstr@plt+0x1200>
  40250c:	str	w12, [x21]
  402510:	add	w8, w8, #0x1
  402514:	cmp	w8, w10
  402518:	add	x21, x21, #0x4
  40251c:	b.ge	40256c <tigetstr@plt+0x124c>  // b.tcont
  402520:	smull	x14, w8, w11
  402524:	ldrsb	w14, [x9, x14]
  402528:	cmp	w14, #0x8
  40252c:	b.eq	40250c <tigetstr@plt+0x11ec>  // b.none
  402530:	cmp	w14, #0x10
  402534:	b.ne	402560 <tigetstr@plt+0x1240>  // b.any
  402538:	sxtw	x14, w8
  40253c:	madd	x14, x14, x11, x9
  402540:	ldr	w15, [x14, #4]
  402544:	mov	w20, #0x1                   	// #1
  402548:	str	w15, [x21]
  40254c:	ldr	w14, [x14, #8]
  402550:	subs	w14, w14, #0x1
  402554:	csel	w14, w14, wzr, gt
  402558:	add	w8, w14, w8
  40255c:	b	402510 <tigetstr@plt+0x11f0>
  402560:	str	w13, [x21]
  402564:	b	402510 <tigetstr@plt+0x11f0>
  402568:	mov	x21, x19
  40256c:	mov	w0, #0xd                   	// #13
  402570:	bl	401100 <putwchar@plt>
  402574:	mov	w8, #0x20                  	// #32
  402578:	str	w8, [x21]
  40257c:	str	wzr, [x21]
  402580:	ldr	w8, [x21, #-4]!
  402584:	cmp	w8, #0x20
  402588:	b.eq	40257c <tigetstr@plt+0x125c>  // b.none
  40258c:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  402590:	ldr	x1, [x8, #384]
  402594:	mov	x0, x19
  402598:	bl	401270 <fputws@plt>
  40259c:	cbz	w20, 4025f8 <tigetstr@plt+0x12d8>
  4025a0:	mov	w0, #0xd                   	// #13
  4025a4:	bl	401100 <putwchar@plt>
  4025a8:	mov	x20, x19
  4025ac:	b	4025bc <tigetstr@plt+0x129c>
  4025b0:	mov	w0, #0x20                  	// #32
  4025b4:	bl	401100 <putwchar@plt>
  4025b8:	add	x20, x20, #0x4
  4025bc:	ldr	w0, [x20]
  4025c0:	cmp	w0, #0x5f
  4025c4:	b.eq	4025b0 <tigetstr@plt+0x1290>  // b.none
  4025c8:	cbnz	w0, 4025b4 <tigetstr@plt+0x1294>
  4025cc:	mov	w0, #0xd                   	// #13
  4025d0:	bl	401100 <putwchar@plt>
  4025d4:	mov	x20, x19
  4025d8:	b	4025e8 <tigetstr@plt+0x12c8>
  4025dc:	mov	w0, #0x20                  	// #32
  4025e0:	bl	401100 <putwchar@plt>
  4025e4:	add	x20, x20, #0x4
  4025e8:	ldr	w0, [x20]
  4025ec:	cmp	w0, #0x5f
  4025f0:	b.eq	4025dc <tigetstr@plt+0x12bc>  // b.none
  4025f4:	cbnz	w0, 4025e0 <tigetstr@plt+0x12c0>
  4025f8:	mov	x0, x19
  4025fc:	bl	401240 <free@plt>
  402600:	ldp	x20, x19, [sp, #32]
  402604:	ldr	x21, [sp, #16]
  402608:	ldp	x29, x30, [sp], #48
  40260c:	ret
  402610:	stp	x29, x30, [sp, #-32]!
  402614:	stp	x20, x19, [sp, #16]
  402618:	adrp	x20, 413000 <tigetstr@plt+0x11ce0>
  40261c:	ldrsw	x8, [x20, #472]
  402620:	mov	w1, #0x4                   	// #4
  402624:	mov	x29, sp
  402628:	add	x0, x8, #0x1
  40262c:	bl	402714 <tigetstr@plt+0x13f4>
  402630:	ldr	w8, [x20, #472]
  402634:	mov	x19, x0
  402638:	cmp	w8, #0x1
  40263c:	b.lt	4026cc <tigetstr@plt+0x13ac>  // b.tstop
  402640:	adrp	x10, 413000 <tigetstr@plt+0x11ce0>
  402644:	ldr	x10, [x10, #456]
  402648:	ldrsw	x11, [x20, #472]
  40264c:	adrp	x12, 402000 <tigetstr@plt+0xce0>
  402650:	mov	x8, xzr
  402654:	mov	x9, xzr
  402658:	add	x12, x12, #0x8e3
  40265c:	b	40267c <tigetstr@plt+0x135c>
  402660:	mov	w13, #0x58                  	// #88
  402664:	str	w13, [x19, x9, lsl #2]
  402668:	add	x9, x9, #0x1
  40266c:	add	x10, x10, #0xc
  402670:	cmp	x9, x11
  402674:	add	x8, x8, #0x4
  402678:	b.ge	4026c4 <tigetstr@plt+0x13a4>  // b.tcont
  40267c:	ldrsb	w13, [x10]
  402680:	cmp	w13, #0x10
  402684:	b.hi	402660 <tigetstr@plt+0x1340>  // b.pmore
  402688:	adr	x14, 402660 <tigetstr@plt+0x1340>
  40268c:	ldrb	w15, [x12, x13]
  402690:	add	x14, x14, x15, lsl #2
  402694:	mov	w13, #0x20                  	// #32
  402698:	br	x14
  40269c:	mov	w13, #0x67                  	// #103
  4026a0:	b	402664 <tigetstr@plt+0x1344>
  4026a4:	mov	w13, #0x5e                  	// #94
  4026a8:	b	402664 <tigetstr@plt+0x1344>
  4026ac:	mov	w13, #0x76                  	// #118
  4026b0:	b	402664 <tigetstr@plt+0x1344>
  4026b4:	mov	w13, #0x5f                  	// #95
  4026b8:	b	402664 <tigetstr@plt+0x1344>
  4026bc:	mov	w13, #0x21                  	// #33
  4026c0:	b	402664 <tigetstr@plt+0x1344>
  4026c4:	add	x8, x19, x8
  4026c8:	b	4026d0 <tigetstr@plt+0x13b0>
  4026cc:	mov	x8, x19
  4026d0:	mov	w9, #0x20                  	// #32
  4026d4:	str	w9, [x8]
  4026d8:	str	wzr, [x8]
  4026dc:	ldr	w9, [x8, #-4]!
  4026e0:	cmp	w9, #0x20
  4026e4:	b.eq	4026d8 <tigetstr@plt+0x13b8>  // b.none
  4026e8:	adrp	x8, 413000 <tigetstr@plt+0x11ce0>
  4026ec:	ldr	x1, [x8, #384]
  4026f0:	mov	x0, x19
  4026f4:	bl	401270 <fputws@plt>
  4026f8:	mov	w0, #0xa                   	// #10
  4026fc:	bl	401100 <putwchar@plt>
  402700:	mov	x0, x19
  402704:	bl	401240 <free@plt>
  402708:	ldp	x20, x19, [sp, #16]
  40270c:	ldp	x29, x30, [sp], #32
  402710:	ret
  402714:	stp	x29, x30, [sp, #-32]!
  402718:	stp	x20, x19, [sp, #16]
  40271c:	mov	x29, sp
  402720:	mov	x19, x1
  402724:	mov	x20, x0
  402728:	bl	4011b0 <calloc@plt>
  40272c:	cbz	x20, 402734 <tigetstr@plt+0x1414>
  402730:	cbz	x0, 402740 <tigetstr@plt+0x1420>
  402734:	ldp	x20, x19, [sp, #16]
  402738:	ldp	x29, x30, [sp], #32
  40273c:	ret
  402740:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  402744:	add	x1, x1, #0xbf2
  402748:	mov	w0, #0x1                   	// #1
  40274c:	mov	x2, x19
  402750:	bl	4012f0 <err@plt>
  402754:	stp	x29, x30, [sp, #-32]!
  402758:	str	x19, [sp, #16]
  40275c:	mov	x29, sp
  402760:	mov	x19, x1
  402764:	bl	4011c0 <realloc@plt>
  402768:	cbz	x19, 402770 <tigetstr@plt+0x1450>
  40276c:	cbz	x0, 40277c <tigetstr@plt+0x145c>
  402770:	ldr	x19, [sp, #16]
  402774:	ldp	x29, x30, [sp], #32
  402778:	ret
  40277c:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  402780:	add	x1, x1, #0xbf2
  402784:	mov	w0, #0x1                   	// #1
  402788:	mov	x2, x19
  40278c:	bl	4012f0 <err@plt>
  402790:	stp	x29, x30, [sp, #-64]!
  402794:	mov	x29, sp
  402798:	stp	x19, x20, [sp, #16]
  40279c:	adrp	x20, 412000 <tigetstr@plt+0x10ce0>
  4027a0:	add	x20, x20, #0xde0
  4027a4:	stp	x21, x22, [sp, #32]
  4027a8:	adrp	x21, 412000 <tigetstr@plt+0x10ce0>
  4027ac:	add	x21, x21, #0xdd8
  4027b0:	sub	x20, x20, x21
  4027b4:	mov	w22, w0
  4027b8:	stp	x23, x24, [sp, #48]
  4027bc:	mov	x23, x1
  4027c0:	mov	x24, x2
  4027c4:	bl	401040 <_exit@plt-0x40>
  4027c8:	cmp	xzr, x20, asr #3
  4027cc:	b.eq	4027f8 <tigetstr@plt+0x14d8>  // b.none
  4027d0:	asr	x20, x20, #3
  4027d4:	mov	x19, #0x0                   	// #0
  4027d8:	ldr	x3, [x21, x19, lsl #3]
  4027dc:	mov	x2, x24
  4027e0:	add	x19, x19, #0x1
  4027e4:	mov	x1, x23
  4027e8:	mov	w0, w22
  4027ec:	blr	x3
  4027f0:	cmp	x20, x19
  4027f4:	b.ne	4027d8 <tigetstr@plt+0x14b8>  // b.any
  4027f8:	ldp	x19, x20, [sp, #16]
  4027fc:	ldp	x21, x22, [sp, #32]
  402800:	ldp	x23, x24, [sp, #48]
  402804:	ldp	x29, x30, [sp], #64
  402808:	ret
  40280c:	nop
  402810:	ret
  402814:	nop
  402818:	adrp	x2, 413000 <tigetstr@plt+0x11ce0>
  40281c:	mov	x1, #0x0                   	// #0
  402820:	ldr	x2, [x2, #352]
  402824:	b	4010e0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000402828 <.fini>:
  402828:	stp	x29, x30, [sp, #-16]!
  40282c:	mov	x29, sp
  402830:	ldp	x29, x30, [sp], #16
  402834:	ret
