# Reading D:/Programs/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do garland_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Programs/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Code/Quartus/garland/garland_logic.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:08 on Feb 24,2022
# vcom -reportprogress 300 -93 -work work D:/Code/Quartus/garland/garland_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity garland_logic
# -- Compiling architecture garland_logic_architecture of garland_logic
# End time: 16:33:08 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Code/Quartus/garland/RGB_LED.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:08 on Feb 24,2022
# vcom -reportprogress 300 -93 -work work D:/Code/Quartus/garland/RGB_LED.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RGB_LED
# -- Compiling architecture RGB_LED_architecture of RGB_LED
# End time: 16:33:08 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Code/Quartus/garland/RGB_logic.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:08 on Feb 24,2022
# vcom -reportprogress 300 -93 -work work D:/Code/Quartus/garland/RGB_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RGB_logic
# -- Compiling architecture RGB_logic_architecture of RGB_logic
# End time: 16:33:08 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.rgb_logic
# vsim work.rgb_logic 
# Start time: 16:33:24 on Feb 24,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.rgb_logic(rgb_logic_architecture)
add wave -position insertpoint  \
sim:/rgb_logic/bit_counter_max \
sim:/rgb_logic/delay_max \
sim:/rgb_logic/number_of_LEDs \
sim:/rgb_logic/i_clk \
sim:/rgb_logic/button_0 \
sim:/rgb_logic/button_1 \
sim:/rgb_logic/sw \
sim:/rgb_logic/feedback_ready \
sim:/rgb_logic/led_data \
sim:/rgb_logic/st \
sim:/rgb_logic/GRB \
sim:/rgb_logic/i \
sim:/rgb_logic/j \
sim:/rgb_logic/green \
sim:/rgb_logic/red \
sim:/rgb_logic/blue \
sim:/rgb_logic/menu \
sim:/rgb_logic/count_for_st_1and2 \
sim:/rgb_logic/button_buff \
sim:/rgb_logic/button_buff_2 \
sim:/rgb_logic/sw_buff \
sim:/rgb_logic/sw_buff_buff \
sim:/rgb_logic/delay
force -freeze sim:/rgb_logic/i_clk 1 0, 0 {10 ps} -r 20
force -freeze sim:/rgb_logic/feedback_ready 1 0
vcom -reportprogress 300 -work work D:/Code/Quartus/garland/garland.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:34 on Feb 24,2022
# vcom -reportprogress 300 -work work D:/Code/Quartus/garland/garland.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity garland
# -- Compiling architecture bdf_type of garland
# End time: 16:34:34 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.garland
# End time: 16:34:41 on Feb 24,2022, Elapsed time: 0:01:17
# Errors: 0, Warnings: 0
# vsim work.garland 
# Start time: 16:34:41 on Feb 24,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.garland(bdf_type)
# Loading work.garland_logic(garland_logic_architecture)
# Loading ieee.numeric_std(body)
# Loading work.rgb_led(rgb_led_architecture)
# Loading work.rgb_logic(rgb_logic_architecture)
add wave -position insertpoint  \
sim:/garland/button_0
add wave -position insertpoint  \
sim:/garland/button_1
add wave -position insertpoint  \
sim:/garland/i_clk
add wave -position insertpoint  \
sim:/garland/sw
add wave -position insertpoint  \
sim:/garland/RGB_DIN
add wave -position insertpoint  \
sim:/garland/b2v_inst2/feedback_ready
add wave -position insertpoint  \
sim:/garland/b2v_inst2/led_st
add wave -position insertpoint  \
sim:/garland/b2v_inst3/st
add wave -position insertpoint  \
sim:/garland/b2v_inst3/led_data
add wave -position insertpoint  \
sim:/garland/b2v_inst3/GRB
add wave -position insertpoint  \
sim:/garland/b2v_inst3/green
add wave -position insertpoint  \
sim:/garland/b2v_inst3/red
add wave -position insertpoint  \
sim:/garland/b2v_inst3/blue
add wave -position insertpoint  \
sim:/garland/b2v_inst3/menu
add wave -position insertpoint  \
sim:/garland/b2v_inst3/count_for_st_1and2
add wave -position insertpoint  \
sim:/garland/b2v_inst3/button_buff_2
add wave -position insertpoint  \
sim:/garland/b2v_inst3/sw_buff_buff
add wave -position insertpoint  \
sim:/garland/b2v_inst3/i
add wave -position insertpoint  \
sim:/garland/b2v_inst3/j
force -freeze sim:/garland/i_clk 1 0, 0 {10 ps} -r 20
force -freeze sim:/garland/button_0 1 0
force -freeze sim:/garland/button_1 1 0
run
run
run
force -freeze sim:/garland/sw 0000 0
run
run
run
run
run -all
force -freeze sim:/garland/sw 1111 0
run
run -all
force -freeze sim:/garland/button_1 0 0
run
run
force -freeze sim:/garland/button_1 1 0
run
run
force -freeze sim:/garland/button_1 0 0
run
run
run
force -freeze sim:/garland/button_1 1 0
run
run
force -freeze sim:/garland/button_1 0 0
run
# ** Fatal: (vsim-3421) Value 3 is out of range 0 to 2.
#    Time: 191116340 ps  Iteration: 0  Process: /garland/b2v_inst3/logic File: D:/Code/Quartus/garland/RGB_logic.vhd
# Fatal error in Process logic at D:/Code/Quartus/garland/RGB_logic.vhd line 92
# 
# HDL call sequence:
# Stopped at D:/Code/Quartus/garland/RGB_logic.vhd 92 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Code/Quartus/garland/RGB_logic.vhd 92 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Code/Quartus/garland/RGB_logic.vhd 92 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Code/Quartus/garland/RGB_logic.vhd 92 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Code/Quartus/garland/RGB_logic.vhd 92 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Code/Quartus/garland/RGB_logic.vhd 92 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Code/Quartus/garland/RGB_logic.vhd 92 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Code/Quartus/garland/RGB_logic.vhd 92 Process logic
# 
run -all
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Code/Quartus/garland/RGB_logic.vhd 92 Process logic
# 
run -all
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Code/Quartus/garland/RGB_logic.vhd 92 Process logic
# 
run -all
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Code/Quartus/garland/RGB_logic.vhd 92 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Code/Quartus/garland/RGB_logic.vhd 92 Process logic
# 
restart
run
run
run
run
run
run
run
run
run
restart
force -freeze sim:/garland/i_clk 1 0, 0 {10 ps} -r 20
force -freeze sim:/garland/button_0 1 0
force -freeze sim:/garland/sw 1111 0
force -freeze sim:/garland/button_1 0 0
run
force -freeze sim:/garland/button_1 1 0
run
force -freeze sim:/garland/button_1 0 0
run
force -freeze sim:/garland/button_1 1 0
run
run
run
force -freeze sim:/garland/button_1 0 0
run
force -freeze sim:/garland/button_1 1 0
run
force -freeze sim:/garland/button_1 0 0
run
# ** Fatal: (vsim-3421) Value 3 is out of range 0 to 2.
#    Time: 840 ps  Iteration: 0  Process: /garland/b2v_inst3/logic File: D:/Code/Quartus/garland/RGB_logic.vhd
# Fatal error in Process logic at D:/Code/Quartus/garland/RGB_logic.vhd line 92
# 
# HDL call sequence:
# Stopped at D:/Code/Quartus/garland/RGB_logic.vhd 92 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Code/Quartus/garland/RGB_logic.vhd 92 Process logic
# 
restart
force -freeze sim:/garland/b2v_inst3/menu 3 0
force -freeze sim:/garland/button_0 1 0
force -freeze sim:/garland/button_1 1 0
force -freeze sim:/garland/sw 1111 0
force -freeze sim:/garland/i_clk 1 0, 0 {10 ps} -r 20
run
run
run
run
run
run
run
run
run
run
run -all
run -all
# End time: 17:19:25 on Feb 24,2022, Elapsed time: 0:44:44
# Errors: 16, Warnings: 0
