{
    "code": "module data_handler (\n    input logic clk,\n    input logic rst_n,\n    input logic [15:0] data_in,\n    input logic [1:0] byte_en,\n    output logic [15:0] data_out\n);\n\n    logic [15:0] data_reg;\n\n    always @(posedge clk) begin\n        if (!rst_n) begin\n            data_reg <= 16'b0;\n        end else begin\n            if (byte_en[0]) begin\n                data_reg[7:0] <= data_in[7:0];\n            end\n            if (byte_en[1]) begin\n                data_reg[15:8] <= data_in[15:8];\n            end\n        end\n    end\n\n    assign data_out = data_reg;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "m"
    },
    "iterations_used": 3
}