// Seed: 326520159
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  module_0 modCall_1 (id_1);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [1 : -1  ==  1 'b0] id_8;
  ;
endmodule
module module_2 #(
    parameter id_4 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout reg id_5;
  input wire _id_4;
  output wire id_3;
  inout wire id_2;
  module_0 modCall_1 (id_1);
  inout wire id_1;
  uwire [id_4 : -1] id_9 = id_1 < id_6;
  always_ff begin : LABEL_0
    id_5 = 1;
  end
endmodule
