{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 29 11:36:00 2016 " "Info: Processing started: Thu Sep 29 11:36:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uart_RxTx_Test -c Uart_RxTx_Test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Uart_RxTx_Test -c Uart_RxTx_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file serial_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Serial_Test " "Info: Found entity 1: Serial_Test" {  } { { "Serial_Test.v" "" { Text "C:/Users/user/Desktop/Uart_RxTx_Test/Serial_Test.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rxtx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_rxtx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_RxTx_Test " "Info: Found entity 1: Uart_RxTx_Test" {  } { { "Uart_RxTx.v" "" { Text "C:/Users/user/Desktop/Uart_RxTx_Test/Uart_RxTx.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Uart_RxTx_Test " "Info: Elaborating entity \"Uart_RxTx_Test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Uart_RxTx.v(90) " "Warning (10230): Verilog HDL assignment warning at Uart_RxTx.v(90): truncated value with size 32 to match size of target (20)" {  } { { "Uart_RxTx.v" "" { Text "C:/Users/user/Desktop/Uart_RxTx_Test/Uart_RxTx.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Uart_RxTx.v(98) " "Warning (10230): Verilog HDL assignment warning at Uart_RxTx.v(98): truncated value with size 32 to match size of target (4)" {  } { { "Uart_RxTx.v" "" { Text "C:/Users/user/Desktop/Uart_RxTx_Test/Uart_RxTx.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Uart_RxTx.v(108) " "Warning (10230): Verilog HDL assignment warning at Uart_RxTx.v(108): truncated value with size 32 to match size of target (1)" {  } { { "Uart_RxTx.v" "" { Text "C:/Users/user/Desktop/Uart_RxTx_Test/Uart_RxTx.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Serial_Test Serial_Test:u0 " "Info: Elaborating entity \"Serial_Test\" for hierarchy \"Serial_Test:u0\"" {  } { { "Uart_RxTx.v" "u0" { Text "C:/Users/user/Desktop/Uart_RxTx_Test/Uart_RxTx.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Serial_Test.v(27) " "Warning (10230): Verilog HDL assignment warning at Serial_Test.v(27): truncated value with size 32 to match size of target (16)" {  } { { "Serial_Test.v" "" { Text "C:/Users/user/Desktop/Uart_RxTx_Test/Serial_Test.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Serial_Test.v(43) " "Warning (10230): Verilog HDL assignment warning at Serial_Test.v(43): truncated value with size 32 to match size of target (4)" {  } { { "Serial_Test.v" "" { Text "C:/Users/user/Desktop/Uart_RxTx_Test/Serial_Test.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Serial_Test.v(50) " "Warning (10230): Verilog HDL assignment warning at Serial_Test.v(50): truncated value with size 32 to match size of target (1)" {  } { { "Serial_Test.v" "" { Text "C:/Users/user/Desktop/Uart_RxTx_Test/Serial_Test.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Serial_Test.v" "" { Text "C:/Users/user/Desktop/Uart_RxTx_Test/Serial_Test.v" 5 -1 0 } } { "Serial_Test.v" "" { Text "C:/Users/user/Desktop/Uart_RxTx_Test/Serial_Test.v" 11 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Info: Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "143 " "Info: Implemented 143 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 29 11:36:01 2016 " "Info: Processing ended: Thu Sep 29 11:36:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
