/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os) */

(* top =  1  *)
(* src = "/home/jayasri/Desktop/fpga/fpga-examples/blink/helloworldfpga.v:1.1-16.14" *)
module helloworldfpga(U, V, W, F);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  (* src = "/home/jayasri/Desktop/fpga/fpga-examples/blink/helloworldfpga.v:8.17-8.18" *)
  output F;
  (* src = "/home/jayasri/Desktop/fpga/fpga-examples/blink/helloworldfpga.v:3.17-3.18" *)
  input U;
  (* src = "/home/jayasri/Desktop/fpga/fpga-examples/blink/helloworldfpga.v:4.17-4.18" *)
  input V;
  (* src = "/home/jayasri/Desktop/fpga/fpga-examples/blink/helloworldfpga.v:5.17-5.18" *)
  input W;
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X30Y32"),
    .IO_PAD("38"),
    .IO_TYPE("BIDIR")
  ) _4_ (
    .A(_0_),
    .P(F)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X8Y3"),
    .IO_PAD("6"),
    .IO_TYPE("BIDIR")
  ) _5_ (
    .P(U),
    .Q(_1_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) _6_ (
    .P(V),
    .Q(_2_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X16Y3"),
    .IO_PAD("62"),
    .IO_TYPE("BIDIR")
  ) _7_ (
    .P(W),
    .Q(_3_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jayasri/Desktop/fpga/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) F_LUT3_O (
    .I0(_2_),
    .I1(_3_),
    .I2(_1_),
    .O(_0_)
  );
endmodule
