5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (generate22.1.vcd) 2 -o (generate22.1.cdd) 2 -v (generate22.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 generate22.1.v 9 29 1
1 a 1 11 70004 1 0 0 0 1 17 0 1 0 1 0 0
3 0 foobar "main.f0" 0 generate22.1.v 31 45 1
2 1 1 39 90009 0 1400 0 0 1 1 c
2 2 1 39 d000d 2 100c 0 0 1 1 a
2 3 36 39 9000d 3 e 2 1
1 a 2 32 d 1 0 0 0 1 17 1 1 0 1 0 0
1 X 4 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
1 c 3 39 60009 1 0 0 0 1 17 1 1 0 0 0 0
4 3 39 9 f 3 3 3
3 0 foobar "main.f1" 0 generate22.1.v 31 45 1
2 4 1 41 90009 0 1400 0 0 1 1 d
2 5 1 41 d000d 2 100c 0 0 1 1 a
2 6 36 41 9000d 3 e 5 4
1 a 5 32 d 1 0 0 0 1 17 1 1 0 1 0 0
1 X 7 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 d 6 41 60009 1 0 0 0 1 17 1 1 0 0 0 0
4 6 41 9 f 6 6 6
3 0 foobar "main.f2" 0 generate22.1.v 31 45 1
2 7 1 41 90009 0 1400 0 0 1 1 d
2 8 1 41 d000d 2 100c 0 0 1 1 a
2 9 36 41 9000d 3 e 8 7
1 a 8 32 d 1 0 0 0 1 17 1 1 0 0 1 0
1 X 10 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 d 9 41 60009 1 0 0 0 1 17 1 1 0 0 0 0
4 9 41 9 f 9 9 9
3 1 main.$u0 "main.$u0" 0 generate22.1.v 0 27 1
