#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f7daa905e70 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7f7daa905a60 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7f7daa927610_0 .var/i "mismatch_count", 31 0;
v0x7f7daa9276d0_0 .var "x", 0 0;
v0x7f7daa927770_0 .var "y", 0 0;
v0x7f7daa927840_0 .net "z", 0 0, L_0x7f7daa927a20;  1 drivers
S_0x7f7daa905fe0 .scope module, "UUT" "top_module" 2 16, 3 1 0, S_0x7f7daa905e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x7f7daa9278f0 .functor XOR 1, v0x7f7daa9276d0_0, v0x7f7daa927770_0, C4<0>, C4<0>;
L_0x7f7daa927a20 .functor AND 1, L_0x7f7daa9278f0, v0x7f7daa9276d0_0, C4<1>, C4<1>;
v0x7f7daa905120_0 .net *"_ivl_0", 0 0, L_0x7f7daa9278f0;  1 drivers
v0x7f7daa9273d0_0 .net "x", 0 0, v0x7f7daa9276d0_0;  1 drivers
v0x7f7daa927470_0 .net "y", 0 0, v0x7f7daa927770_0;  1 drivers
v0x7f7daa927520_0 .net "z", 0 0, L_0x7f7daa927a20;  alias, 1 drivers
    .scope S_0x7f7daa905e70;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7daa927610_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7daa9276d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7daa927770_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7daa927840_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 25 "$display", "Mismatch at index 0: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, v0x7f7daa927840_0, 1'b0 {0 0 0};
    %load/vec4 v0x7f7daa927610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7daa927610_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 30 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7daa9276d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7daa927770_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7daa927840_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 37 "$display", "Mismatch at index 1: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b1, v0x7f7daa927840_0, 1'b0 {0 0 0};
    %load/vec4 v0x7f7daa927610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7daa927610_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 42 "$display", "Test 1 passed!" {0 0 0};
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7daa9276d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7daa927770_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7daa927840_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call 2 49 "$display", "Mismatch at index 2: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b1, v0x7f7daa927840_0, 1'b0 {0 0 0};
    %load/vec4 v0x7f7daa927610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7daa927610_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 54 "$display", "Test 2 passed!" {0 0 0};
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7daa9276d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7daa927770_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7daa927840_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 61 "$display", "Mismatch at index 3: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b1, v0x7f7daa927840_0, 1'b0 {0 0 0};
    %load/vec4 v0x7f7daa927610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7daa927610_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 66 "$display", "Test 3 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7daa9276d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7daa927770_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7daa927840_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 73 "$display", "Mismatch at index 4: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b1, v0x7f7daa927840_0, 1'b0 {0 0 0};
    %load/vec4 v0x7f7daa927610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7daa927610_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 78 "$display", "Test 4 passed!" {0 0 0};
T_0.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7daa9276d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7daa927770_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7daa927840_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call 2 85 "$display", "Mismatch at index 5: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b1, v0x7f7daa927840_0, 1'b0 {0 0 0};
    %load/vec4 v0x7f7daa927610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7daa927610_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %vpi_call 2 90 "$display", "Test 5 passed!" {0 0 0};
T_0.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7daa9276d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7daa927770_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7daa927840_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 2 97 "$display", "Mismatch at index 6: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b1, v0x7f7daa927840_0, 1'b0 {0 0 0};
    %load/vec4 v0x7f7daa927610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7daa927610_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 102 "$display", "Test 6 passed!" {0 0 0};
T_0.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7daa9276d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7daa927770_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7daa927840_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %vpi_call 2 109 "$display", "Mismatch at index 7: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b0, v0x7f7daa927840_0, 1'b1 {0 0 0};
    %load/vec4 v0x7f7daa927610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7daa927610_0, 0, 32;
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 114 "$display", "Test 7 passed!" {0 0 0};
T_0.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7daa9276d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7daa927770_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7daa927840_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %vpi_call 2 121 "$display", "Mismatch at index 8: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b1, v0x7f7daa927840_0, 1'b0 {0 0 0};
    %load/vec4 v0x7f7daa927610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7daa927610_0, 0, 32;
    %jmp T_0.17;
T_0.16 ;
    %vpi_call 2 126 "$display", "Test 8 passed!" {0 0 0};
T_0.17 ;
    %load/vec4 v0x7f7daa927610_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %vpi_call 2 130 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.19;
T_0.18 ;
    %vpi_call 2 132 "$display", "%0d mismatches out of %0d total tests.", v0x7f7daa927610_0, 32'sb00000000000000000000000000001001 {0 0 0};
T_0.19 ;
    %vpi_call 2 133 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Mt2015_q4a_0_tb.v";
    "RoEm/modules/Mt2015_q4a.v";
