library ieee;
use ieee.std_logic_1164.all;
use work.constants.all;

entity pg_network is 
	generic (N: integer := numBit_block*n_blocks;
		 carry_step : integer := numBit_block);
	port(
		A : in std_logic_vector(N-1 downto 0);
		B : in std_logic_vector(N-1 downto 0);
		Cin : in std_logic;
		P : out std_logic_vector(N-1 downto 0);
		G : out std_logic_vector(N-1 downto 0)
		);
end pg_network;

architecture bhv of pg_network is

signal new_B <= B xor Cin;

begin

	process(A, B, Cin)
	begin 
		for i in 0 to N-1 loop
			if(i=0) then
				P(i) <= A(i) XOR new_B(i);
				G(i) <= ((A(i) AND new_B(i)) OR (A(i) AND Cin) OR (new_B(i) AND Cin));
			else 
				P(i) <= A(i) XOR new_B(i);
				G(i) <= (A(i) AND new_B(i));
			end if;
		end loop;
	end process;

end bhv;

configuration CFG_PG_NETWORK_BHV of pg_network is	
  for BHV
  end for;
end CFG_PG_NETWORK_BHV;
		
