# ELBREAD: Elaboration process.
# ELBREAD: Warning: The contents of module 'pll_0002' instantiated in architecture 'rtl' differ from the contents available during the compilation of this architecture.
# ELBREAD: Elaboration time 0.2 [s].
asim -O5 -PL altera -PL altera_lnsim -PL altera_lnsim_ver -PL altera_mf -PL altera_mf_ver -PL altera_ver -PL arriaii -PL arriaii_hssi -PL arriaii_hssi_ver -PL arriaii_pcie_hip -PL arriaii_pcie_hip_ver -PL arriaii_ver -PL arriaiigz -PL arriaiigz_hssi -PL arriaiigz_hssi_ver -PL arriaiigz_pcie_hip -PL arriaiigz_pcie_hip_ver -PL arriaiigz_ver -PL arriav -PL arriav_hssi_ver -PL arriav_pcie_hip_ver -PL arriav_ver -PL arriavgz -PL arriavgz_hssi -PL arriavgz_hssi_ver -PL arriavgz_pcie_hip -PL arriavgz_pcie_hip_ver -PL arriavgz_ver -PL cyclone10lp -PL cyclone10lp_ver -PL cycloneiv -PL cycloneiv_hssi -PL cycloneiv_hssi_ver -PL cycloneiv_pcie_hip -PL cycloneiv_pcie_hip_ver -PL cycloneiv_ver -PL cycloneive -PL cycloneive_ver -PL cyclonev -PL cyclonev_hssi_ver -PL cyclonev_pcie_hip_ver -PL cyclonev_ver -PL fiftyfivenm -PL fiftyfivenm_ver -PL lpm -PL lpm_ver -PL maxii -PL maxii_ver -PL maxv -PL maxv_ver -PL sgate -PL sgate_ver -PL stratixiv -PL stratixiv_hssi -PL stratixiv_hssi_ver -PL stratixiv_pcie_hip -PL stratixiv_pcie_hip_ver -PL stratixiv_ver -PL stratixv -PL stratixv_hssi -PL stratixv_hssi_ver -PL stratixv_pcie_hip -PL stratixv_pcie_hip_ver -PL stratixv_ver -PL twentynm -PL twentynm_hip -PL twentynm_hip_ver -PL twentynm_hssi -PL twentynm_hssi_ver -PL twentynm_ver +access +r +m+testbench_for_fpga testbench_for_fpga
# ELBREAD: Elaboration process.
# ELBREAD: Warning: The contents of module 'pll_0002' instantiated in architecture 'rtl' differ from the contents available during the compilation of this architecture.
# ELBREAD: Elaboration time 0.3 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELBREAD: Warning: ELBREAD_0054 pll_0002.v (17): Too few port connections. Region: /fpga_tb/UUT/thepll/pll_inst/altera_pll_i
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: altera_lnsim.sv (28454): Index [1] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28455): Index [2] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28456): Index [3] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28457): Index [4] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28458): Index [5] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28459): Index [6] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28460): Index [7] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28461): Index [8] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28462): Index [9] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28463): Index [10] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28464): Index [11] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28465): Index [12] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28466): Index [13] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28467): Index [14] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28468): Index [15] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28469): Index [16] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Warning: altera_lnsim.sv (28470): Index [17] is out of range [0:0] of 'output_clock_frequency_parameter'.
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 42 (95.45%) other processes in SLP
# SLP: 427 (99.07%) signals in SLP and 4 (0.93%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 18689 kB (elbread=256 elab2=18208 kernel=224 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Steph\Documents\GitHub\ece441final\final\network\src\wave.asdb
#  8:23 PM, Wednesday, April 27, 2022
#  Simulation has been initialized
# 1 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/wave.asdb'.
# 1 object(s) traced.
run @100ns
# KERNEL: Info: hierarchical_name = fpga_tb.UUT.thepll.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# KERNEL: Adjusting output period from 853970.964987 to 892000.000000
# KERNEL: Info: =================================================
# KERNEL: Info:           Generic PLL Summary
# KERNEL: Info: =================================================
# KERNEL: Time scale of (fpga_tb.UUT.thepll.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is 1ps / 1ps
# KERNEL: Info: hierarchical_name = fpga_tb.UUT.thepll.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# KERNEL: Info: reference_clock_frequency = 50.0 MHz
# KERNEL: Info: output_clock_frequency = 1.171 MHZ
# KERNEL: Info: phase_shift = 0 ps
# KERNEL: Info: duty_cycle = 50
# KERNEL: Info: sim_additional_refclk_cycles_to_lock = 0
# KERNEL: Info: output_clock_high_period = 446000.000000
# KERNEL: Info: output_clock_low_period = 446000.000000
# EXECUTION:: NOTE   : State 0
# EXECUTION:: Time: 10 ns,  Iteration: 7,  Instance: /fpga_tb/UUT/network,  Process: line__46.
# KERNEL: stopped at time: 100 ns
run @200ns
# KERNEL: stopped at time: 200 ns
run @300ns
# KERNEL: stopped at time: 300 ns
run @400ns
# KERNEL: stopped at time: 400 ns
run @500ns
# KERNEL: stopped at time: 500 ns
# 1 object(s) traced.
# 1 object(s) traced.
# 1 object(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: The contents of module 'pll_0002' instantiated in architecture 'rtl' differ from the contents available during the compilation of this architecture.
# ELBREAD: Elaboration time 0.3 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELBREAD: Warning: ELBREAD_0054 pll_0002.v (17): Too few port connections. Region: /fpga_tb/UUT/thepll/pll_inst/altera_pll_i
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 42 (95.45%) other processes in SLP
# SLP: 427 (99.07%) signals in SLP and 4 (0.93%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 18689 kB (elbread=256 elab2=18208 kernel=224 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Steph\Documents\GitHub\ece441final\final\network\src\wave.asdb
#  8:24 PM, Wednesday, April 27, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Steph/Documents/GitHub/ece441final/final/network/src/wave.asdb'.
run @1us
# KERNEL: Info: hierarchical_name = fpga_tb.UUT.thepll.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# KERNEL: Adjusting output period from 853970.964987 to 892000.000000
# KERNEL: Info: =================================================
# KERNEL: Info:           Generic PLL Summary
# KERNEL: Info: =================================================
# KERNEL: Time scale of (fpga_tb.UUT.thepll.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is 1ps / 1ps
# KERNEL: Info: hierarchical_name = fpga_tb.UUT.thepll.pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# KERNEL: Info: reference_clock_frequency = 50.0 MHz
# KERNEL: Info: output_clock_frequency = 1.171 MHZ
# KERNEL: Info: phase_shift = 0 ps
# KERNEL: Info: duty_cycle = 50
# KERNEL: Info: sim_additional_refclk_cycles_to_lock = 0
# KERNEL: Info: output_clock_high_period = 446000.000000
# KERNEL: Info: output_clock_low_period = 446000.000000
# EXECUTION:: NOTE   : State 0
# EXECUTION:: Time: 10 ns,  Iteration: 7,  Instance: /fpga_tb/UUT/network,  Process: line__46.
# EXECUTION:: NOTE   : State 1
# EXECUTION:: Time: 902 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__46.
# KERNEL: stopped at time: 1 us
run @11us
# EXECUTION:: NOTE   : State 2
# EXECUTION:: Time: 1794 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__46.
# EXECUTION:: NOTE   : State 3
# EXECUTION:: Time: 2686 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__46.
# EXECUTION:: NOTE   : State 4
# EXECUTION:: Time: 3578 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__46.
# EXECUTION:: NOTE   : State 5
# EXECUTION:: Time: 4470 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__46.
# EXECUTION:: NOTE   : State 6
# EXECUTION:: Time: 5362 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__46.
# EXECUTION:: NOTE   : State 0
# EXECUTION:: Time: 6254 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__46.
# EXECUTION:: NOTE   : State 1
# EXECUTION:: Time: 7146 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__46.
# EXECUTION:: NOTE   : State 2
# EXECUTION:: Time: 8038 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__46.
# EXECUTION:: NOTE   : State 3
# EXECUTION:: Time: 8930 ns,  Iteration: 4,  Instance: /fpga_tb/UUT/network,  Process: line__46.
# EXECUTION:: NOTE   : State 4
# EXECUTION:: Time: 9822 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__46.
# EXECUTION:: NOTE   : State 5
# EXECUTION:: Time: 10714 ns,  Iteration: 3,  Instance: /fpga_tb/UUT/network,  Process: line__46.
# KERNEL: stopped at time: 11 us
