// Seed: 1185000834
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input id_12;
  inout id_11;
  input id_10;
  inout id_9;
  output id_8;
  input id_7;
  input id_6;
  output id_5;
  output id_4;
  inout id_3;
  output id_2;
  input id_1;
  logic id_12;
  logic id_13;
  type_16(
      id_9, id_7, id_3
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  inout id_5;
  output id_4;
  input id_3;
  inout id_2;
  output id_1;
  logic id_12;
  logic id_13;
  logic id_14;
  logic id_15;
  assign id_6 = 1;
  logic id_16;
  logic id_17;
  logic id_18;
  logic id_19;
  assign id_9 = id_11;
endmodule
