#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000208eb37bc80 .scope module, "ripple_up_counter" "ripple_up_counter" 2 1;
 .timescale -9 -12;
v00000208eb3c17a0_0 .var "clk", 0 0;
v00000208eb3c12a0_0 .net "q", 1 0, L_00000208eb3c1160;  1 drivers
v00000208eb3c15c0_0 .var "rst", 0 0;
S_00000208eb3c5790 .scope module, "uut" "ripple_up_counter_2bit" 2 6, 3 15 0, S_00000208eb37bc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 2 "q";
L_00000208eb3c1ca0 .functor NOT 1, v00000208eb3c5ab0_0, C4<0>, C4<0>, C4<0>;
L_00000208eb3c1fb0 .functor NOT 1, v00000208eb3c5ab0_0, C4<0>, C4<0>, C4<0>;
L_00000208eb3c1ae0 .functor NOT 1, v00000208eb3928b0_0, C4<0>, C4<0>, C4<0>;
v00000208eb3929f0_0 .net "clk", 0 0, v00000208eb3c17a0_0;  1 drivers
v00000208eb392a90_0 .net "q", 1 0, L_00000208eb3c1160;  alias, 1 drivers
v00000208eb3c1660_0 .net "q0", 0 0, v00000208eb3c5ab0_0;  1 drivers
v00000208eb3c0940_0 .net "q1", 0 0, v00000208eb3928b0_0;  1 drivers
v00000208eb3c1480_0 .net "rst", 0 0, v00000208eb3c15c0_0;  1 drivers
L_00000208eb3c1160 .concat [ 1 1 0 0], v00000208eb3c5ab0_0, v00000208eb3928b0_0;
S_00000208eb3c5920 .scope module, "ff0" "dff" 3 22, 3 3 0, S_00000208eb3c5790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v00000208eb392d80_0 .net "clk", 0 0, v00000208eb3c17a0_0;  alias, 1 drivers
v00000208eb392fa0_0 .net "d", 0 0, L_00000208eb3c1ca0;  1 drivers
v00000208eb3c5ab0_0 .var "q", 0 0;
v00000208eb3c5b50_0 .net "rst", 0 0, v00000208eb3c15c0_0;  alias, 1 drivers
E_00000208eb3c7fe0 .event posedge, v00000208eb3c5b50_0, v00000208eb392d80_0;
S_00000208eb392720 .scope module, "ff1" "dff" 3 25, 3 3 0, S_00000208eb3c5790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v00000208eb37be10_0 .net "clk", 0 0, L_00000208eb3c1fb0;  1 drivers
v00000208eb37beb0_0 .net "d", 0 0, L_00000208eb3c1ae0;  1 drivers
v00000208eb3928b0_0 .var "q", 0 0;
v00000208eb392950_0 .net "rst", 0 0, v00000208eb3c15c0_0;  alias, 1 drivers
E_00000208eb3c8060 .event posedge, v00000208eb3c5b50_0, v00000208eb37be10_0;
    .scope S_00000208eb3c5920;
T_0 ;
    %wait E_00000208eb3c7fe0;
    %load/vec4 v00000208eb3c5b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000208eb3c5ab0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000208eb392fa0_0;
    %assign/vec4 v00000208eb3c5ab0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000208eb392720;
T_1 ;
    %wait E_00000208eb3c8060;
    %load/vec4 v00000208eb392950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000208eb3928b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000208eb37beb0_0;
    %assign/vec4 v00000208eb3928b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000208eb37bc80;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000208eb3c17a0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000208eb37bc80;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v00000208eb3c17a0_0;
    %inv;
    %store/vec4 v00000208eb3c17a0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000208eb37bc80;
T_4 ;
    %vpi_call 2 14 "$dumpfile", "ripple_up_counter_d.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000208eb37bc80 {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000208eb37bc80;
T_5 ;
    %vpi_call 2 19 "$display", "Time\011Clk\011Reset\011Q1 Q0" {0 0 0};
    %vpi_call 2 20 "$monitor", "%0t\011%b\011%b\011%b %b", $time, v00000208eb3c17a0_0, v00000208eb3c15c0_0, &PV<v00000208eb3c12a0_0, 1, 1>, &PV<v00000208eb3c12a0_0, 0, 1> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000208eb3c15c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000208eb3c15c0_0, 0, 1;
    %delay 60000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000208eb3c15c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000208eb3c15c0_0, 0, 1;
    %delay 40000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\ripupdtb.v";
    ".\ripupd.v";
