# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Adder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Adder0_vhd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:45 on Feb 24,2026
# vcom -reportprogress 300 -93 -work work C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Adder0_vhd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder0_vhd
# -- Compiling architecture rtl of Adder0_vhd
# End time: 11:28:45 on Feb 24,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder {C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Tb_Adder0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:45 on Feb 24,2026
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder" C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Tb_Adder0.sv 
# -- Compiling module Tb_Adder0
# 
# Top level modules:
# 	Tb_Adder0
# End time: 11:28:45 on Feb 24,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  Tb_Adder0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" Tb_Adder0 
# Start time: 11:28:45 on Feb 24,2026
# Loading sv_std.std
# Loading work.Tb_Adder0
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.adder0_vhd(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
# 0ns 0 0 0 0
# 10ns 0 0 1 1
# 20ns 0 1 1 2
# 30ns 1 0 1 2
# 40ns 1 1 1 3
# 50ns 0 1 0 1
# 60ns 1 0 0 1
# 70ns 1 1 0 2
# End time: 11:29:15 on Feb 24,2026, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
