[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/DefaultAssign/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/DefaultAssign/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<140> s<139> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<23> s<3> l<1:1> el<1:7>
n<foo> u<3> t<StringConst> p<23> s<22> l<1:8> el<1:11>
n<> u<4> t<PortDir_Inp> p<19> s<18> l<1:12> el<1:17>
n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<1:18> el<1:23>
n<31> u<6> t<IntConst> p<7> l<1:25> el<1:27>
n<> u<7> t<Primary_literal> p<8> c<6> l<1:25> el<1:27>
n<> u<8> t<Constant_primary> p<9> c<7> l<1:25> el<1:27>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<1:25> el<1:27>
n<0> u<10> t<IntConst> p<11> l<1:28> el<1:29>
n<> u<11> t<Primary_literal> p<12> c<10> l<1:28> el<1:29>
n<> u<12> t<Constant_primary> p<13> c<11> l<1:28> el<1:29>
n<> u<13> t<Constant_expression> p<14> c<12> l<1:28> el<1:29>
n<> u<14> t<Constant_range> p<15> c<9> l<1:25> el<1:29>
n<> u<15> t<Packed_dimension> p<16> c<14> l<1:24> el<1:30>
n<> u<16> t<Data_type> p<17> c<5> l<1:18> el<1:30>
n<> u<17> t<Data_type_or_implicit> p<18> c<16> l<1:18> el<1:30>
n<> u<18> t<Net_port_type> p<19> c<17> l<1:18> el<1:30>
n<> u<19> t<Net_port_header> p<21> c<4> s<20> l<1:12> el<1:30>
n<data> u<20> t<StringConst> p<21> l<1:31> el<1:35>
n<> u<21> t<Ansi_port_declaration> p<22> c<19> l<1:12> el<1:35>
n<> u<22> t<List_of_port_declarations> p<23> c<21> l<1:11> el<1:36>
n<> u<23> t<Module_ansi_header> p<25> c<2> s<24> l<1:1> el<1:37>
n<> u<24> t<Endmodule> p<25> l<2:1> el<2:10>
n<> u<25> t<Module_declaration> p<26> c<23> l<1:1> el<2:10>
n<> u<26> t<Description> p<139> c<25> s<138> l<1:1> el<2:10>
n<module> u<27> t<Module_keyword> p<31> s<28> l<4:1> el<4:7>
n<dut> u<28> t<StringConst> p<31> s<30> l<4:8> el<4:11>
n<> u<29> t<Port> p<30> l<4:12> el<4:12>
n<> u<30> t<List_of_ports> p<31> c<29> l<4:11> el<4:13>
n<> u<31> t<Module_nonansi_header> p<137> c<27> s<54> l<4:1> el<4:14>
n<> u<32> t<IntVec_TypeLogic> p<43> s<42> l<6:1> el<6:6>
n<31> u<33> t<IntConst> p<34> l<6:8> el<6:10>
n<> u<34> t<Primary_literal> p<35> c<33> l<6:8> el<6:10>
n<> u<35> t<Constant_primary> p<36> c<34> l<6:8> el<6:10>
n<> u<36> t<Constant_expression> p<41> c<35> s<40> l<6:8> el<6:10>
n<0> u<37> t<IntConst> p<38> l<6:11> el<6:12>
n<> u<38> t<Primary_literal> p<39> c<37> l<6:11> el<6:12>
n<> u<39> t<Constant_primary> p<40> c<38> l<6:11> el<6:12>
n<> u<40> t<Constant_expression> p<41> c<39> l<6:11> el<6:12>
n<> u<41> t<Constant_range> p<42> c<36> l<6:8> el<6:12>
n<> u<42> t<Packed_dimension> p<43> c<41> l<6:7> el<6:13>
n<> u<43> t<Data_type> p<47> c<32> s<46> l<6:1> el<6:13>
n<data> u<44> t<StringConst> p<45> l<6:14> el<6:18>
n<> u<45> t<Variable_decl_assignment> p<46> c<44> l<6:14> el<6:18>
n<> u<46> t<List_of_variable_decl_assignments> p<47> c<45> l<6:14> el<6:18>
n<> u<47> t<Variable_declaration> p<48> c<43> l<6:1> el<6:19>
n<> u<48> t<Data_declaration> p<49> c<47> l<6:1> el<6:19>
n<> u<49> t<Package_or_generate_item_declaration> p<50> c<48> l<6:1> el<6:19>
n<> u<50> t<Module_or_generate_item_declaration> p<51> c<49> l<6:1> el<6:19>
n<> u<51> t<Module_common_item> p<52> c<50> l<6:1> el<6:19>
n<> u<52> t<Module_or_generate_item> p<53> c<51> l<6:1> el<6:19>
n<> u<53> t<Non_port_module_item> p<54> c<52> l<6:1> el<6:19>
n<> u<54> t<Module_item> p<137> c<53> s<90> l<6:1> el<6:19>
n<> u<55> t<IntVec_TypeLogic> p<66> s<65> l<8:11> el<8:16>
n<31> u<56> t<IntConst> p<57> l<8:18> el<8:20>
n<> u<57> t<Primary_literal> p<58> c<56> l<8:18> el<8:20>
n<> u<58> t<Constant_primary> p<59> c<57> l<8:18> el<8:20>
n<> u<59> t<Constant_expression> p<64> c<58> s<63> l<8:18> el<8:20>
n<0> u<60> t<IntConst> p<61> l<8:21> el<8:22>
n<> u<61> t<Primary_literal> p<62> c<60> l<8:21> el<8:22>
n<> u<62> t<Constant_primary> p<63> c<61> l<8:21> el<8:22>
n<> u<63> t<Constant_expression> p<64> c<62> l<8:21> el<8:22>
n<> u<64> t<Constant_range> p<65> c<59> l<8:18> el<8:22>
n<> u<65> t<Packed_dimension> p<66> c<64> l<8:17> el<8:23>
n<> u<66> t<Data_type> p<67> c<55> l<8:11> el<8:23>
n<> u<67> t<Data_type_or_implicit> p<84> c<66> s<83> l<8:11> el<8:23>
n<data> u<68> t<StringConst> p<82> s<81> l<8:24> el<8:28>
n<> u<69> t<Assignment_pattern_key> p<70> l<8:34> el<8:41>
n<> u<70> t<Structure_pattern_key> p<75> c<69> s<74> l<8:34> el<8:41>
n<1> u<71> t<IntConst> p<72> l<8:43> el<8:44>
n<> u<72> t<Primary_literal> p<73> c<71> l<8:43> el<8:44>
n<> u<73> t<Primary> p<74> c<72> l<8:43> el<8:44>
n<> u<74> t<Expression> p<75> c<73> l<8:43> el<8:44>
n<> u<75> t<Assignment_pattern> p<76> c<70> l<8:31> el<8:46>
n<> u<76> t<Assignment_pattern_expression> p<77> c<75> l<8:31> el<8:46>
n<> u<77> t<Constant_assignment_pattern_expression> p<78> c<76> l<8:31> el<8:46>
n<> u<78> t<Constant_primary> p<79> c<77> l<8:31> el<8:46>
n<> u<79> t<Constant_expression> p<80> c<78> l<8:31> el<8:46>
n<> u<80> t<Constant_mintypmax_expression> p<81> c<79> l<8:31> el<8:46>
n<> u<81> t<Constant_param_expression> p<82> c<80> l<8:31> el<8:46>
n<> u<82> t<Param_assignment> p<83> c<68> l<8:24> el<8:46>
n<> u<83> t<List_of_param_assignments> p<84> c<82> l<8:24> el<8:46>
n<> u<84> t<Parameter_declaration> p<85> c<67> l<8:1> el<8:46>
n<> u<85> t<Package_or_generate_item_declaration> p<86> c<84> l<8:1> el<8:47>
n<> u<86> t<Module_or_generate_item_declaration> p<87> c<85> l<8:1> el<8:47>
n<> u<87> t<Module_common_item> p<88> c<86> l<8:1> el<8:47>
n<> u<88> t<Module_or_generate_item> p<89> c<87> l<8:1> el<8:47>
n<> u<89> t<Non_port_module_item> p<90> c<88> l<8:1> el<8:47>
n<> u<90> t<Module_item> p<137> c<89> s<112> l<8:1> el<8:47>
n<data> u<91> t<StringConst> p<92> l<10:8> el<10:12>
n<> u<92> t<Ps_or_hierarchical_identifier> p<95> c<91> s<94> l<10:8> el<10:12>
n<> u<93> t<Constant_bit_select> p<94> l<10:13> el<10:13>
n<> u<94> t<Constant_select> p<95> c<93> l<10:13> el<10:13>
n<> u<95> t<Net_lvalue> p<106> c<92> s<105> l<10:8> el<10:12>
n<> u<96> t<Assignment_pattern_key> p<97> l<10:18> el<10:25>
n<> u<97> t<Structure_pattern_key> p<102> c<96> s<101> l<10:18> el<10:25>
n<1> u<98> t<IntConst> p<99> l<10:27> el<10:28>
n<> u<99> t<Primary_literal> p<100> c<98> l<10:27> el<10:28>
n<> u<100> t<Primary> p<101> c<99> l<10:27> el<10:28>
n<> u<101> t<Expression> p<102> c<100> l<10:27> el<10:28>
n<> u<102> t<Assignment_pattern> p<103> c<97> l<10:15> el<10:30>
n<> u<103> t<Assignment_pattern_expression> p<104> c<102> l<10:15> el<10:30>
n<> u<104> t<Primary> p<105> c<103> l<10:15> el<10:30>
n<> u<105> t<Expression> p<106> c<104> l<10:15> el<10:30>
n<> u<106> t<Net_assignment> p<107> c<95> l<10:8> el<10:30>
n<> u<107> t<List_of_net_assignments> p<108> c<106> l<10:8> el<10:30>
n<> u<108> t<Continuous_assign> p<109> c<107> l<10:1> el<10:31>
n<> u<109> t<Module_common_item> p<110> c<108> l<10:1> el<10:31>
n<> u<110> t<Module_or_generate_item> p<111> c<109> l<10:1> el<10:31>
n<> u<111> t<Non_port_module_item> p<112> c<110> l<10:1> el<10:31>
n<> u<112> t<Module_item> p<137> c<111> s<135> l<10:1> el<10:31>
n<foo> u<113> t<StringConst> p<132> s<131> l<12:1> el<12:4>
n<f> u<114> t<StringConst> p<115> l<12:5> el<12:6>
n<> u<115> t<Name_of_instance> p<131> c<114> s<130> l<12:5> el<12:6>
n<data> u<116> t<StringConst> p<129> s<127> l<12:8> el<12:12>
n<> u<117> t<Assignment_pattern_key> p<118> l<12:16> el<12:23>
n<> u<118> t<Structure_pattern_key> p<123> c<117> s<122> l<12:16> el<12:23>
n<1> u<119> t<IntConst> p<120> l<12:25> el<12:26>
n<> u<120> t<Primary_literal> p<121> c<119> l<12:25> el<12:26>
n<> u<121> t<Primary> p<122> c<120> l<12:25> el<12:26>
n<> u<122> t<Expression> p<123> c<121> l<12:25> el<12:26>
n<> u<123> t<Assignment_pattern> p<124> c<118> l<12:13> el<12:28>
n<> u<124> t<Assignment_pattern_expression> p<125> c<123> l<12:13> el<12:28>
n<> u<125> t<Primary> p<126> c<124> l<12:13> el<12:28>
n<> u<126> t<Expression> p<129> c<125> s<128> l<12:13> el<12:28>
n<> u<127> t<OpenParens> p<129> s<126> l<12:12> el<12:13>
n<> u<128> t<CloseParens> p<129> l<12:28> el<12:29>
n<> u<129> t<Named_port_connection> p<130> c<116> l<12:7> el<12:29>
n<> u<130> t<List_of_port_connections> p<131> c<129> l<12:7> el<12:29>
n<> u<131> t<Hierarchical_instance> p<132> c<115> l<12:5> el<12:30>
n<> u<132> t<Module_instantiation> p<133> c<113> l<12:1> el<12:31>
n<> u<133> t<Module_or_generate_item> p<134> c<132> l<12:1> el<12:31>
n<> u<134> t<Non_port_module_item> p<135> c<133> l<12:1> el<12:31>
n<> u<135> t<Module_item> p<137> c<134> s<136> l<12:1> el<12:31>
n<> u<136> t<Endmodule> p<137> l<14:1> el<14:10>
n<> u<137> t<Module_declaration> p<138> c<31> l<4:1> el<14:10>
n<> u<138> t<Description> p<139> c<137> l<4:1> el<14:10>
n<> u<139> t<Source_text> p<140> c<26> l<1:1> el<14:10>
n<> u<140> t<Top_level_rule> c<1> l<1:1> el<15:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultAssign/dut.sv:1:1: No timescale set for "foo".

[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultAssign/dut.sv:4:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/DefaultAssign/dut.sv:4:1: Compile module "work@dut".

[INF:CP0303] ${SURELOG_DIR}/tests/DefaultAssign/dut.sv:1:1: Compile module "work@foo".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/DefaultAssign/dut.sv:4:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              25
cont_assign                                            2
design                                                 1
logic_net                                              3
logic_typespec                                         6
logic_var                                              1
module_inst                                            8
operation                                              5
param_assign                                           2
parameter                                              2
port                                                   2
range                                                  8
ref_module                                             1
ref_obj                                                4
string_typespec                                        5
tagged_pattern                                         5
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              25
cont_assign                                            3
design                                                 1
logic_net                                              3
logic_typespec                                         6
logic_var                                              1
module_inst                                            8
operation                                              5
param_assign                                           2
parameter                                              2
port                                                   3
range                                                  8
ref_module                                             1
ref_obj                                                6
string_typespec                                        5
tagged_pattern                                         5
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DefaultAssign/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/DefaultAssign/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/DefaultAssign/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:4:1, endln:14:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.data), line:8:24, endln:8:28
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:4:1, endln:14:10
    |vpiTypespec:
    \_logic_typespec: , line:8:11, endln:8:23
      |vpiParent:
      \_parameter: (work@dut.data), line:8:24, endln:8:28
      |vpiRange:
      \_range: , line:8:17, endln:8:23
        |vpiLeftRange:
        \_constant: , line:8:18, endln:8:20
          |vpiParent:
          \_range: , line:8:17, endln:8:23
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:8:21, endln:8:22
          |vpiParent:
          \_range: , line:8:17, endln:8:23
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:data
    |vpiFullName:work@dut.data
  |vpiParamAssign:
  \_param_assign: , line:8:24, endln:8:46
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:4:1, endln:14:10
    |vpiRhs:
    \_operation: , line:8:31, endln:8:46
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:8:43, endln:8:44
        |vpiPattern:
        \_constant: , line:8:43, endln:8:44
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypespec:
        \_string_typespec: (default), line:8:34, endln:8:41
          |vpiName:default
    |vpiLhs:
    \_parameter: (work@dut.data), line:8:24, endln:8:28
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.data), line:6:14, endln:6:18
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:4:1, endln:14:10
    |vpiName:data
    |vpiFullName:work@dut.data
    |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:10:8, endln:10:30
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:4:1, endln:14:10
    |vpiRhs:
    \_operation: , line:10:15, endln:10:30
      |vpiParent:
      \_cont_assign: , line:10:8, endln:10:30
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:10:27, endln:10:28
        |vpiPattern:
        \_constant: , line:10:27, endln:10:28
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypespec:
        \_string_typespec: (default), line:10:18, endln:10:25
          |vpiName:default
    |vpiLhs:
    \_ref_obj: (work@dut.data), line:10:8, endln:10:12
      |vpiParent:
      \_cont_assign: , line:10:8, endln:10:30
      |vpiName:data
      |vpiFullName:work@dut.data
      |vpiActual:
      \_logic_var: (work@dut.data), line:6:14, endln:6:18
  |vpiRefModule:
  \_ref_module: work@foo (f), line:12:5, endln:12:6
|uhdmallModules:
\_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:1:1, endln:2:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@foo
  |vpiDefName:work@foo
  |vpiNet:
  \_logic_net: (work@foo.data), line:1:31, endln:1:35
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:1:1, endln:2:10
    |vpiName:data
    |vpiFullName:work@foo.data
    |vpiNetType:36
  |vpiPort:
  \_port: (data), line:1:31, endln:1:35
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:1:1, endln:2:10
    |vpiName:data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@foo.data), line:1:31, endln:1:35
    |vpiTypedef:
    \_logic_typespec: , line:1:18, endln:1:30
      |vpiRange:
      \_range: , line:1:24, endln:1:30
        |vpiLeftRange:
        \_constant: , line:1:25, endln:1:27
          |vpiParent:
          \_range: , line:1:24, endln:1:30
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:28, endln:1:29
          |vpiParent:
          \_range: , line:1:24, endln:1:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:4:1, endln:14:10
  |vpiName:work@dut
  |vpiVariables:
  \_logic_var: (work@dut.data), line:6:14, endln:6:18
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:4:1, endln:14:10
    |vpiTypespec:
    \_logic_typespec: , line:6:1, endln:6:13
      |vpiRange:
      \_range: , line:6:7, endln:6:13
        |vpiLeftRange:
        \_constant: , line:6:8, endln:6:10
          |vpiParent:
          \_range: , line:6:7, endln:6:13
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:11, endln:6:12
          |vpiParent:
          \_range: , line:6:7, endln:6:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:data
    |vpiFullName:work@dut.data
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:6:7, endln:6:13
      |vpiLeftRange:
      \_constant: , line:6:8, endln:6:10
        |vpiParent:
        \_range: , line:6:7, endln:6:13
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:6:11, endln:6:12
        |vpiParent:
        \_range: , line:6:7, endln:6:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiParameter:
  \_parameter: (work@dut.data), line:8:24, endln:8:28
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:4:1, endln:14:10
    |vpiTypespec:
    \_logic_typespec: , line:8:11, endln:8:23
      |vpiParent:
      \_parameter: (work@dut.data), line:8:24, endln:8:28
      |vpiRange:
      \_range: , line:8:17, endln:8:23
        |vpiParent:
        \_logic_typespec: , line:8:11, endln:8:23
        |vpiLeftRange:
        \_constant: , line:8:18, endln:8:20
          |vpiParent:
          \_range: , line:8:17, endln:8:23
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:8:21, endln:8:22
          |vpiParent:
          \_range: , line:8:17, endln:8:23
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:data
    |vpiFullName:work@dut.data
  |vpiParamAssign:
  \_param_assign: , line:8:24, endln:8:46
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:4:1, endln:14:10
    |vpiRhs:
    \_constant: , line:8:31, endln:8:46
      |vpiDecompile:32'd4294967295
      |vpiSize:32
      |UINT:4294967295
    |vpiLhs:
    \_parameter: (work@dut.data), line:8:24, endln:8:28
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@foo (work@dut.f), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:12:1, endln:12:31
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:4:1, endln:14:10
    |vpiName:f
    |vpiFullName:work@dut.f
    |vpiDefName:work@foo
    |vpiDefFile:${SURELOG_DIR}/tests/DefaultAssign/dut.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@dut.f.data), line:1:31, endln:1:35
      |vpiParent:
      \_module_inst: work@foo (work@dut.f), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:12:1, endln:12:31
      |vpiTypespec:
      \_logic_typespec: , line:1:18, endln:1:30
        |vpiRange:
        \_range: , line:1:24, endln:1:30
          |vpiLeftRange:
          \_constant: , line:1:25, endln:1:27
            |vpiParent:
            \_range: , line:1:24, endln:1:30
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:1:28, endln:1:29
            |vpiParent:
            \_range: , line:1:24, endln:1:30
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:data
      |vpiFullName:work@dut.f.data
      |vpiNetType:36
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:4:1, endln:14:10
    |vpiPort:
    \_port: (data), line:1:31, endln:1:35
      |vpiParent:
      \_module_inst: work@foo (work@dut.f), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:12:1, endln:12:31
      |vpiName:data
      |vpiDirection:1
      |vpiHighConn:
      \_constant: , line:12:13, endln:12:28
        |vpiDecompile:32'd4294967295
        |vpiSize:32
        |UINT:4294967295
      |vpiLowConn:
      \_ref_obj: (work@dut.f.data), line:12:8, endln:12:12
        |vpiParent:
        \_port: (data), line:1:31, endln:1:35
        |vpiName:data
        |vpiFullName:work@dut.f.data
        |vpiActual:
        \_logic_net: (work@dut.f.data), line:1:31, endln:1:35
      |vpiTypedef:
      \_logic_typespec: , line:1:18, endln:1:30
        |vpiRange:
        \_range: , line:1:24, endln:1:30
          |vpiParent:
          \_port: (data), line:1:31, endln:1:35
          |vpiLeftRange:
          \_constant: , line:1:25, endln:1:27
            |vpiParent:
            \_range: , line:1:24, endln:1:30
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:1:28, endln:1:29
            |vpiParent:
            \_range: , line:1:24, endln:1:30
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiInstance:
      \_module_inst: work@foo (work@dut.f), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:12:1, endln:12:31
  |vpiContAssign:
  \_cont_assign: , line:10:8, endln:10:30
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:4:1, endln:14:10
    |vpiRhs:
    \_constant: , line:10:15, endln:10:30
      |vpiDecompile:32'd4294967295
      |vpiSize:32
      |UINT:4294967295
    |vpiLhs:
    \_ref_obj: (work@dut.data), line:10:8, endln:10:12
      |vpiParent:
      \_cont_assign: , line:10:8, endln:10:30
      |vpiName:data
      |vpiFullName:work@dut.data
      |vpiActual:
      \_logic_var: (work@dut.data), line:6:14, endln:6:18
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/DefaultAssign/dut.sv | ${SURELOG_DIR}/build/regression/DefaultAssign/roundtrip/dut_000.sv | 3 | 14 |