<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/project/trb3_periph_blank/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc
INFO - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real
INFO - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v
(VERI-1482) Analyzing Verilog file E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or18.v
(VERI-1482) Analyzing Verilog file E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or8.v
(VERI-1482) Analyzing Verilog file E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/LeadDelay.v
(VERI-1482) Analyzing Verilog file E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Input_Reg.v
(VERI-1482) Analyzing Verilog file E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v
(VERI-1482) Analyzing Verilog file E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/BackOr5.v
(VERI-1482) Analyzing Verilog file E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/BackOr.v
(VERI-1482) Analyzing Verilog file E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/PulseStretch.v
(VERI-1482) Analyzing Verilog file E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/retrigger.v
(VERI-1482) Analyzing Verilog file E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/ScatterTrig.v
(VERI-1482) Analyzing Verilog file E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/SR_Latch.v
(VERI-1482) Analyzing Verilog file E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/SR_Reg.v
(VERI-1482) Analyzing Verilog file E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v
(VERI-1482) Analyzing Verilog file E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_pset.v
(VERI-1482) Analyzing Verilog file E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/leds.v
(VERI-1482) Analyzing Verilog file E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.vhd
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/version.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/version.vhd(9,9-9,16) (VHDL-1014) analyzing package version
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_std.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_std.vhd(7,9-7,20) (VHDL-1014) analyzing package trb_net_std
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_std.vhd(291,14-291,25) (VHDL-1013) analyzing package body trb_net_std
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/config.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/config.vhd(6,9-6,15) (VHDL-1014) analyzing package config
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/config.vhd(78,14-78,20) (VHDL-1013) analyzing package body config
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_components.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_components.vhd(8,9-8,27) (VHDL-1014) analyzing package trb_net_components
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trb3/base/trb3_components.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3/base/trb3_components.vhd(7,9-7,24) (VHDL-1014) analyzing package trb3_components
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_term_buf.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_term_buf.vhd(12,8-12,26) (VHDL-1012) analyzing entity trb_net16_term_buf
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_term_buf.vhd(36,14-36,37) (VHDL-1010) analyzing architecture trb_net16_term_buf_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_CRC.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_CRC.vhd(12,8-12,19) (VHDL-1012) analyzing entity trb_net_crc
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_CRC.vhd(24,14-24,30) (VHDL-1010) analyzing architecture trb_net_crc_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_CRC8.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_CRC8.vhd(21,8-21,20) (VHDL-1012) analyzing entity trb_net_crc8
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_CRC8.vhd(32,14-32,21) (VHDL-1010) analyzing architecture imp_crc
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_onewire.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_onewire.vhd(10,8-10,23) (VHDL-1012) analyzing entity trb_net_onewire
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_onewire.vhd(34,14-34,34) (VHDL-1010) analyzing architecture trb_net_onewire_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_addresses.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_addresses.vhd(9,8-9,27) (VHDL-1012) analyzing entity trb_net16_addresses
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_addresses.vhd(40,14-40,38) (VHDL-1010) analyzing architecture trb_net16_addresses_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_term.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_term.vhd(16,8-16,22) (VHDL-1012) analyzing entity trb_net16_term
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_term.vhd(43,14-43,33) (VHDL-1010) analyzing architecture trb_net16_term_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf.vhd(23,8-23,20) (VHDL-1012) analyzing entity trb_net_sbuf
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf.vhd(50,14-50,31) (VHDL-1010) analyzing architecture trb_net_sbuf_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf5.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf5.vhd(18,8-18,21) (VHDL-1012) analyzing entity trb_net_sbuf5
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf5.vhd(40,14-40,32) (VHDL-1010) analyzing architecture trb_net_sbuf5_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf6.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf6.vhd(11,8-11,21) (VHDL-1012) analyzing entity trb_net_sbuf6
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf6.vhd(33,14-33,32) (VHDL-1010) analyzing architecture trb_net_sbuf6_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_sbuf.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_sbuf.vhd(29,8-29,22) (VHDL-1012) analyzing entity trb_net16_sbuf
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_sbuf.vhd(55,14-55,33) (VHDL-1010) analyzing architecture trb_net16_sbuf_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regIO.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regIO.vhd(13,8-13,23) (VHDL-1012) analyzing entity trb_net16_regio
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regIO.vhd(101,14-101,34) (VHDL-1010) analyzing architecture trb_net16_regio_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regio_bus_handler.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regio_bus_handler.vhd(10,8-10,35) (VHDL-1012) analyzing entity trb_net16_regio_bus_handler
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regio_bus_handler.vhd(49,14-49,36) (VHDL-1010) analyzing architecture regio_bus_handler_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regio_bus_handler_record.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regio_bus_handler_record.vhd(8,8-8,42) (VHDL-1012) analyzing entity trb_net16_regio_bus_handler_record
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regio_bus_handler_record.vhd(46,14-46,36) (VHDL-1010) analyzing architecture regio_bus_handler_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_priority_encoder.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_priority_encoder.vhd(9,8-9,32) (VHDL-1012) analyzing entity trb_net_priority_encoder
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_priority_encoder.vhd(20,14-20,43) (VHDL-1010) analyzing architecture trb_net_priority_encoder_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_dummy_fifo.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_dummy_fifo.vhd(10,8-10,26) (VHDL-1012) analyzing entity trb_net_dummy_fifo
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_dummy_fifo.vhd(28,14-28,37) (VHDL-1010) analyzing architecture arch_trb_net_dummy_fifo
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_dummy_fifo.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_dummy_fifo.vhd(11,8-11,28) (VHDL-1012) analyzing entity trb_net16_dummy_fifo
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_dummy_fifo.vhd(28,14-28,39) (VHDL-1010) analyzing architecture arch_trb_net16_dummy_fifo
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_term_ibuf.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_term_ibuf.vhd(17,8-17,27) (VHDL-1012) analyzing entity trb_net16_term_ibuf
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_term_ibuf.vhd(44,14-44,38) (VHDL-1010) analyzing architecture trb_net16_term_ibuf_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_priority_arbiter.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_priority_arbiter.vhd(9,8-9,32) (VHDL-1012) analyzing entity trb_net_priority_arbiter
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_priority_arbiter.vhd(25,14-25,43) (VHDL-1010) analyzing architecture trb_net_priority_arbiter_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_pattern_gen.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_pattern_gen.vhd(13,8-13,27) (VHDL-1012) analyzing entity trb_net_pattern_gen
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_pattern_gen.vhd(24,14-24,38) (VHDL-1010) analyzing architecture trb_net_pattern_gen_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_obuf_nodata.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_obuf_nodata.vhd(8,8-8,29) (VHDL-1012) analyzing entity trb_net16_obuf_nodata
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_obuf_nodata.vhd(28,14-28,40) (VHDL-1010) analyzing architecture trb_net16_obuf_nodata_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_obuf.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_obuf.vhd(9,8-9,22) (VHDL-1012) analyzing entity trb_net16_obuf
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_obuf.vhd(41,14-41,33) (VHDL-1010) analyzing architecture trb_net16_obuf_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_iobuf.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_iobuf.vhd(12,8-12,23) (VHDL-1012) analyzing entity trb_net16_iobuf
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_iobuf.vhd(85,14-85,34) (VHDL-1010) analyzing architecture trb_net16_iobuf_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_api_base.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_api_base.vhd(10,8-10,26) (VHDL-1012) analyzing entity trb_net16_api_base
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_api_base.vhd(92,14-92,37) (VHDL-1010) analyzing architecture trb_net16_api_base_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_ibuf.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_ibuf.vhd(13,8-13,22) (VHDL-1012) analyzing entity trb_net16_ibuf
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_ibuf.vhd(52,14-52,33) (VHDL-1010) analyzing architecture trb_net16_ibuf_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_io_multiplexer.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_io_multiplexer.vhd(11,8-11,32) (VHDL-1012) analyzing entity trb_net16_io_multiplexer
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_io_multiplexer.vhd(51,14-51,43) (VHDL-1010) analyzing architecture trb_net16_io_multiplexer_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_trigger.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_trigger.vhd(11,8-11,25) (VHDL-1012) analyzing entity trb_net16_trigger
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_trigger.vhd(46,14-46,36) (VHDL-1010) analyzing architecture trb_net16_trigger_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_ipudata.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_ipudata.vhd(9,8-9,25) (VHDL-1012) analyzing entity trb_net16_ipudata
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_ipudata.vhd(60,14-60,36) (VHDL-1010) analyzing architecture trb_net16_ipudata_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_endpoint_hades_full.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_endpoint_hades_full.vhd(13,8-13,37) (VHDL-1012) analyzing entity trb_net16_endpoint_hades_full
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_endpoint_hades_full.vhd(168,14-168,48) (VHDL-1010) analyzing architecture trb_net16_endpoint_hades_full_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_endpoint_hades_full_handler_record.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_endpoint_hades_full_handler_record.vhd(13,8-13,52) (VHDL-1012) analyzing entity trb_net16_endpoint_hades_full_handler_record
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_endpoint_hades_full_handler_record.vhd(87,14-87,63) (VHDL-1010) analyzing architecture trb_net16_endpoint_hades_full_handler_record_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/rom_16x8.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/rom_16x8.vhd(9,8-9,16) (VHDL-1012) analyzing entity rom_16x8
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/rom_16x8.vhd(27,14-27,27) (VHDL-1010) analyzing architecture rom_16x8_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram.vhd(9,8-9,11) (VHDL-1012) analyzing entity ram
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram.vhd(23,14-23,22) (VHDL-1010) analyzing architecture ram_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/pulse_sync.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/pulse_sync.vhd(9,8-9,18) (VHDL-1012) analyzing entity pulse_sync
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/pulse_sync.vhd(20,14-20,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/state_sync.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/state_sync.vhd(9,8-9,18) (VHDL-1012) analyzing entity state_sync
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/state_sync.vhd(18,14-18,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_16x8_dp.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_16x8_dp.vhd(9,8-9,19) (VHDL-1012) analyzing entity ram_16x8_dp
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_16x8_dp.vhd(31,14-31,30) (VHDL-1010) analyzing architecture ram_16x8_dp_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_16x16_dp.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_16x16_dp.vhd(6,8-6,20) (VHDL-1012) analyzing entity ram_16x16_dp
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_16x16_dp.vhd(36,14-36,31) (VHDL-1010) analyzing architecture ram_16x16_dp_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_dp.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_dp.vhd(9,8-9,14) (VHDL-1012) analyzing entity ram_dp
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_dp.vhd(25,14-25,25) (VHDL-1010) analyzing architecture ram_dp_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/signal_sync.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/signal_sync.vhd(8,8-8,19) (VHDL-1012) analyzing entity signal_sync
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/signal_sync.vhd(22,14-22,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_dp_rw.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_dp_rw.vhd(11,8-11,17) (VHDL-1012) analyzing entity ram_dp_rw
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_dp_rw.vhd(26,14-26,28) (VHDL-1010) analyzing architecture ram_dp_rw_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/pulse_stretch.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/pulse_stretch.vhd(7,8-7,21) (VHDL-1012) analyzing entity pulse_stretch
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/pulse_stretch.vhd(17,14-17,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/special/handler_lvl1.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/handler_lvl1.vhd(9,8-9,20) (VHDL-1012) analyzing entity handler_lvl1
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/handler_lvl1.vhd(61,14-61,31) (VHDL-1010) analyzing architecture handler_lvl1_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp2m_fifo.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp2m_fifo.vhd(8,9-8,27) (VHDL-1014) analyzing package lattice_ecp2m_fifo
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/special/handler_data.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/handler_data.vhd(10,8-10,20) (VHDL-1012) analyzing entity handler_data
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/handler_data.vhd(96,14-96,31) (VHDL-1010) analyzing architecture handler_data_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/special/handler_ipu.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/handler_ipu.vhd(15,8-15,19) (VHDL-1012) analyzing entity handler_ipu
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/handler_ipu.vhd(51,14-51,30) (VHDL-1010) analyzing architecture handler_ipu_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/special/handler_trigger_and_data.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/handler_trigger_and_data.vhd(9,8-9,32) (VHDL-1012) analyzing entity handler_trigger_and_data
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/handler_trigger_and_data.vhd(92,14-92,43) (VHDL-1010) analyzing architecture handler_trigger_and_data_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/special/trb_net_reset_handler.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/trb_net_reset_handler.vhd(9,8-9,29) (VHDL-1012) analyzing entity trb_net_reset_handler
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/trb_net_reset_handler.vhd(34,14-34,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/special/fpga_reboot.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/fpga_reboot.vhd(6,8-6,19) (VHDL-1012) analyzing entity fpga_reboot
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/fpga_reboot.vhd(15,14-15,30) (VHDL-1010) analyzing architecture fpga_reboot_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_slim.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_slim.vhd(12,8-12,16) (VHDL-1012) analyzing entity spi_slim
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_slim.vhd(44,14-44,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_master.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_master.vhd(10,8-10,18) (VHDL-1012) analyzing entity spi_master
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_master.vhd(37,14-37,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_databus_memory.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_databus_memory.vhd(10,8-10,26) (VHDL-1012) analyzing entity spi_databus_memory
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_databus_memory.vhd(31,14-31,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_flash_and_fpga_reload_record.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_flash_and_fpga_reload_record.vhd(11,8-11,40) (VHDL-1012) analyzing entity spi_flash_and_fpga_reload_record
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_flash_and_fpga_reload_record.vhd(30,14-30,31) (VHDL-1010) analyzing architecture flash_reboot_arch
WARNING - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_flash_and_fpga_reload_record.vhd(88,5-88,40) (VHDL-1346) partially associated formal bus_addr_out cannot have actual OPEN
WARNING - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_flash_and_fpga_reload_record.vhd(90,5-90,40) (VHDL-1346) partially associated formal bus_addr_out cannot have actual OPEN
WARNING - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_flash_and_fpga_reload_record.vhd(91,5-91,23) (VHDL-1346) partially associated formal bus_timeout_out cannot have actual OPEN
WARNING - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_flash_and_fpga_reload_record.vhd(92,5-92,23) (VHDL-1346) partially associated formal bus_timeout_out cannot have actual OPEN
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/special/bus_register_handler.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/bus_register_handler.vhd(9,8-9,28) (VHDL-1012) analyzing entity bus_register_handler
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/bus_register_handler.vhd(27,14-27,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(14,8-14,31) (VHDL-1012) analyzing entity lattice_ecp3_fifo_18x1k
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(27,14-27,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(14,8-14,40) (VHDL-1012) analyzing entity lattice_ecp3_fifo_16bit_dualport
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(29,14-29,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(14,8-14,40) (VHDL-1012) analyzing entity lattice_ecp3_fifo_16x16_dualport
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(29,14-29,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(14,8-14,40) (VHDL-1012) analyzing entity lattice_ecp3_fifo_18x16_dualport
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(29,14-29,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/spi_dpram_32_to_8.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/spi_dpram_32_to_8.vhd(14,8-14,25) (VHDL-1012) analyzing entity spi_dpram_32_to_8
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/spi_dpram_32_to_8.vhd(32,14-32,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/trb_net16_fifo_arch.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/trb_net16_fifo_arch.vhd(8,8-8,22) (VHDL-1012) analyzing entity trb_net16_fifo
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/trb_net16_fifo_arch.vhd(30,14-30,33) (VHDL-1010) analyzing architecture arch_trb_net16_fifo
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/trb_net_fifo_16bit_bram_dualport.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/trb_net_fifo_16bit_bram_dualport.vhd(8,8-8,40) (VHDL-1012) analyzing entity trb_net_fifo_16bit_bram_dualport
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/trb_net_fifo_16bit_bram_dualport.vhd(29,14-29,51) (VHDL-1010) analyzing architecture trb_net_fifo_16bit_bram_dualport_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(14,8-14,24) (VHDL-1012) analyzing entity fifo_36x256_oreg
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(29,14-29,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(14,8-14,24) (VHDL-1012) analyzing entity fifo_36x512_oreg
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(29,14-29,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x1k_oreg.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x1k_oreg.vhd(14,8-14,23) (VHDL-1012) analyzing entity fifo_36x1k_oreg
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x1k_oreg.vhd(29,14-29,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(14,8-14,23) (VHDL-1012) analyzing entity fifo_36x2k_oreg
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(29,14-29,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x4k_oreg.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x4k_oreg.vhd(14,8-14,23) (VHDL-1012) analyzing entity fifo_36x4k_oreg
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x4k_oreg.vhd(29,14-29,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x8k_oreg.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x8k_oreg.vhd(14,8-14,23) (VHDL-1012) analyzing entity fifo_36x8k_oreg
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x8k_oreg.vhd(29,14-29,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x16k_oreg.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x16k_oreg.vhd(14,8-14,24) (VHDL-1012) analyzing entity fifo_36x16k_oreg
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x16k_oreg.vhd(29,14-29,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x32k_oreg.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x32k_oreg.vhd(14,8-14,24) (VHDL-1012) analyzing entity fifo_36x32k_oreg
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x32k_oreg.vhd(29,14-29,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x256_oreg.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x256_oreg.vhd(14,8-14,24) (VHDL-1012) analyzing entity fifo_18x256_oreg
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x256_oreg.vhd(29,14-29,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(14,8-14,24) (VHDL-1012) analyzing entity fifo_18x512_oreg
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(29,14-29,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(14,8-14,23) (VHDL-1012) analyzing entity fifo_18x1k_oreg
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(29,14-29,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x2k_oreg.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x2k_oreg.vhd(14,8-14,23) (VHDL-1012) analyzing entity fifo_18x2k_oreg
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x2k_oreg.vhd(29,14-29,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(14,8-14,23) (VHDL-1012) analyzing entity fifo_19x16_obuf
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(29,14-29,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_9x2k_oreg.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_9x2k_oreg.vhd(14,8-14,22) (VHDL-1012) analyzing entity fifo_9x2k_oreg
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_9x2k_oreg.vhd(26,14-26,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp2m/fifo/fifo_var_oreg.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp2m/fifo/fifo_var_oreg.vhd(10,8-10,21) (VHDL-1012) analyzing entity fifo_var_oreg
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp2m/fifo/fifo_var_oreg.vhd(30,14-30,32) (VHDL-1010) analyzing architecture fifo_var_oreg_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_200_int.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_200_int.vhd(1528,8-1528,19) (VHDL-1012) analyzing entity rx_reset_sm
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_200_int.vhd(1541,14-1541,30) (VHDL-1010) analyzing architecture rx_reset_sm_arch
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_200_int.vhd(1716,8-1716,19) (VHDL-1012) analyzing entity tx_reset_sm
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_200_int.vhd(1727,14-1727,30) (VHDL-1010) analyzing architecture tx_reset_sm_arch
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_200_int.vhd(1883,8-1883,21) (VHDL-1012) analyzing entity sfp_1_200_int
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_200_int.vhd(1934,14-1934,32) (VHDL-1010) analyzing architecture sfp_1_200_int_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd(1528,8-1528,23) (VHDL-1012) analyzing entity rx_reset_sm_125
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd(1541,14-1541,33) (VHDL-1010) analyzing architecture rx_reset_sm_125arch
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd(1716,8-1716,23) (VHDL-1012) analyzing entity tx_reset_sm_125
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd(1727,14-1727,34) (VHDL-1010) analyzing architecture tx_reset_sm_arch_125
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd(1883,8-1883,21) (VHDL-1012) analyzing entity sfp_1_125_int
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd(1934,14-1934,32) (VHDL-1010) analyzing architecture sfp_1_125_int_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/trb_net16_lsm_sfp.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/trb_net16_lsm_sfp.vhd(16,8-16,25) (VHDL-1012) analyzing entity trb_net16_lsm_sfp
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/trb_net16_lsm_sfp.vhd(48,14-48,21) (VHDL-1010) analyzing architecture lsm_sfp
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/trb_net16_med_ecp3_sfp.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/trb_net16_med_ecp3_sfp.vhd(13,8-13,30) (VHDL-1012) analyzing entity trb_net16_med_ecp3_sfp
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/trb_net16_med_ecp3_sfp.vhd(66,14-66,41) (VHDL-1010) analyzing architecture trb_net16_med_ecp3_sfp_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/spi_master_generic.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/spi_master_generic.vhd(8,8-8,26) (VHDL-1012) analyzing entity spi_master_generic
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/spi_master_generic.vhd(37,14-37,37) (VHDL-1010) analyzing architecture spi_master_generic_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/load_settings.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/load_settings.vhd(8,8-8,21) (VHDL-1012) analyzing entity load_settings
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/load_settings.vhd(38,14-38,32) (VHDL-1010) analyzing architecture load_settings_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/sedcheck.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/sedcheck.vhd(8,8-8,16) (VHDL-1012) analyzing entity sedcheck
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/sedcheck.vhd(20,14-20,22) (VHDL-1010) analyzing architecture sed_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/lcd.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/lcd.vhd(8,8-8,11) (VHDL-1012) analyzing entity lcd
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/lcd.vhd(27,14-27,18) (VHDL-1010) analyzing architecture base
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/special/uart_rec.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/uart_rec.vhd(6,8-6,16) (VHDL-1012) analyzing entity uart_rec
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/uart_rec.vhd(24,14-24,27) (VHDL-1010) analyzing architecture uart_rec_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/special/uart_trans.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/uart_trans.vhd(7,8-7,18) (VHDL-1012) analyzing entity uart_trans
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/uart_trans.vhd(28,14-28,29) (VHDL-1010) analyzing architecture uart_trans_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/special/uart.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/uart.vhd(13,8-13,12) (VHDL-1012) analyzing entity uart
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/uart.vhd(29,14-29,23) (VHDL-1010) analyzing architecture uart_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/debuguart.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/debuguart.vhd(10,8-10,17) (VHDL-1012) analyzing entity debuguart
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/debuguart.vhd(29,14-29,18) (VHDL-1010) analyzing architecture arch
WARNING - E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/debuguart.vhd(87,5-87,9) (VHDL-1346) partially associated formal q cannot have actual OPEN
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/input_to_trigger_logic_record.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/input_to_trigger_logic_record.vhd(7,8-7,37) (VHDL-1012) analyzing entity input_to_trigger_logic_record
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/input_to_trigger_logic_record.vhd(24,14-24,41) (VHDL-1010) analyzing architecture input_to_trigger_logic_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/input_statistics.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/input_statistics.vhd(7,8-7,24) (VHDL-1012) analyzing entity input_statistics
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/input_statistics.vhd(29,14-29,35) (VHDL-1010) analyzing architecture input_statistics_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/trb3_tools.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/trb3_tools.vhd(11,8-11,18) (VHDL-1012) analyzing entity trb3_tools
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/trb3_tools.vhd(63,14-63,29) (VHDL-1010) analyzing architecture trb3_tools_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_ltc2600.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_ltc2600.vhd(6,8-6,19) (VHDL-1012) analyzing entity spi_ltc2600
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_ltc2600.vhd(32,14-32,30) (VHDL-1010) analyzing architecture spi_ltc2600_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trbnet/optical_link/f_divider.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/optical_link/f_divider.vhd(7,8-7,17) (VHDL-1012) analyzing entity f_divider
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/optical_link/f_divider.vhd(23,14-23,28) (VHDL-1010) analyzing architecture arch_f_divider
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/optical_link/f_divider.vhd(87,8-87,21) (VHDL-1012) analyzing entity edge_to_pulse
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/optical_link/f_divider.vhd(97,14-97,32) (VHDL-1010) analyzing architecture arch_edge_to_pulse
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/optical_link/f_divider.vhd(153,9-153,16) (VHDL-1014) analyzing package support
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/basic_type_declaration.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/basic_type_declaration.vhd(8,9-8,31) (VHDL-1014) analyzing package basic_type_declaration
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/trb3_periph_blank.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/trb3_periph_blank.vhd(15,8-15,25) (VHDL-1012) analyzing entity trb3_periph_blank
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/trb3_periph_blank.vhd(89,14-89,36) (VHDL-1010) analyzing architecture trb3_periph_blank_arch
(VHDL-1481) Analyzing VHDL file E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/workdir/pll_in200_out100.vhd
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/workdir/pll_in200_out100.vhd(14,8-14,24) (VHDL-1012) analyzing entity pll_in200_out100
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/workdir/pll_in200_out100.vhd(23,14-23,23) (VHDL-1010) analyzing architecture structure
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/BackOr5.v(23,8-23,15) (VERI-1018) compiling module BackOr5
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/BackOr5.v(23,1-46,10) (VERI-9000) elaborating module 'BackOr5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/BackOr.v(23,8-23,15) (VERI-1018) compiling module BackOr3
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/BackOr.v(23,1-46,10) (VERI-9000) elaborating module 'BackOr3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/SR_Latch.v(1,8-1,16) (VERI-1018) compiling module SR_Latch
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/SR_Latch.v(1,1-10,10) (VERI-9000) elaborating module 'SR_Latch'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/SR_Reg.v(2,1-2,7) (VERI-1018) compiling module SR_Reg
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/SR_Reg.v(1,1-12,10) (VERI-9000) elaborating module 'SR_Reg'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/SR_Reg.v(1,1-12,10) (VERI-9000) elaborating module 'SR_Reg'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_10'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_11'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_12'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_13'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_14'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_15'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_16'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_17'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_18'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_19'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_20'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_21'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_22'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_23'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_24'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_25'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_26'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_27'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_28'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_29'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_30'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_31'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_32'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_33'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_34'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_35'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_36'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_37'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_38'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_39'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_40'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_41'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_42'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_43'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_44'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_45'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_46'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_47'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_clr.v(1,1-12,10) (VERI-9000) elaborating module 'T_ff_clr_uniq_48'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_pset.v(2,1-2,10) (VERI-1018) compiling module T_ff_pset
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/T_ff_pset.v(1,1-20,10) (VERI-9000) elaborating module 'T_ff_pset'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_CRC8.vhd(21,8-21,20) (VHDL-1067) elaborating trb_net_CRC8(imp_crc)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/pulse_sync.vhd(9,8-9,18) (VHDL-1067) elaborating pulse_sync(behavioral)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/state_sync.vhd(9,8-9,18) (VHDL-1067) elaborating state_sync(behavioral)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_16x8_dp.vhd(9,8-9,19) (VHDL-1067) elaborating ram_16x8_dp(ram_16x8_dp_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_dp.vhd(9,8-9,14) (VHDL-1067) elaborating ram_dp(ram_dp_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_dp_rw.vhd(11,8-11,17) (VHDL-1067) elaborating ram_dp_rw(ram_dp_rw_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(14,8-14,40) (VHDL-1067) elaborating lattice_ecp3_fifo_16x16_dualport(Structure)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(336,5-337,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(336,5-337,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(339,5-340,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(339,5-340,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(342,5-343,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(342,5-343,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(345,5-346,44) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(345,5-346,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(348,5-349,50) (VHDL-1399) going to verilog side to elaborate module OR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(834,8-834,11) (VERI-1018) compiling module OR2_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(834,1-838,10) (VERI-9000) elaborating module 'OR2_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(348,5-349,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(351,5-352,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(351,5-352,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(354,5-355,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(354,5-355,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(357,5-358,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(357,5-358,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(360,5-361,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(360,5-361,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(363,5-364,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(363,5-364,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(366,5-367,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(366,5-367,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(369,5-370,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(369,5-370,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(372,5-373,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(372,5-373,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(375,5-378,45) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(375,5-378,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(380,5-384,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(380,5-384,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(386,5-389,45) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(386,5-389,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(391,5-394,64) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(391,5-394,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(396,5-399,64) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(396,5-399,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(401,5-405,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(401,5-405,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(407,5-410,45) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(407,5-410,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(412,5-415,64) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(412,5-415,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(417,5-420,64) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_9
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(417,5-420,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(422,5-425,49) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_10
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_10'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(422,5-425,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(427,5-430,49) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_11
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_11'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(427,5-430,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(432,5-435,48) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_12
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_12'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(432,5-435,48) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(437,5-440,48) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_13
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_13'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(437,5-440,48) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(442,5-445,47) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_14
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_14'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(442,5-445,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(447,5-450,47) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_15
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_15'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(447,5-450,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(452,5-454,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(452,5-454,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(456,5-458,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(456,5-458,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(460,5-462,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(460,5-462,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(464,5-466,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(464,5-466,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(468,5-470,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(468,5-470,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(472,5-474,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(472,5-474,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(476,5-478,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(476,5-478,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(480,5-482,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(480,5-482,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(484,5-486,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(484,5-486,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(488,5-490,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_9
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(488,5-490,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(492,5-494,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_10
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_10'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(492,5-494,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(496,5-498,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_11
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_11'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(496,5-498,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(500,5-502,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_12
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_12'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(500,5-502,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(504,5-506,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_13
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_13'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(504,5-506,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(508,5-510,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_14
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_14'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(508,5-510,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(512,5-514,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(512,5-514,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(516,5-518,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_15
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_15'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(516,5-518,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(520,5-522,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_16
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_16'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(520,5-522,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(524,5-526,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_17
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_17'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(524,5-526,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(528,5-530,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_18
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_18'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(528,5-530,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(532,5-534,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_19
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_19'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(532,5-534,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(536,5-538,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_20
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_20'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(536,5-538,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(540,5-542,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_21
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_21'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(540,5-542,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(544,5-546,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_22
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_22'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(544,5-546,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(548,5-550,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_23
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_23'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(548,5-550,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(552,5-554,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_24
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_24'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(552,5-554,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(556,5-558,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_25
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_25'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(556,5-558,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(560,5-562,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_26
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_26'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(560,5-562,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(564,5-566,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_27
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_27'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(564,5-566,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(568,5-570,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_28
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_28'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(568,5-570,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(572,5-574,22) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_29
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_29'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(572,5-574,22) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(576,5-578,22) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_30
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_30'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(576,5-578,22) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(580,5-582,22) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_31
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_31'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(580,5-582,22) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(584,5-586,22) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_32
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_32'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(584,5-586,22) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(588,5-590,22) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_33
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_33'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(588,5-590,22) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(592,5-594,22) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_34
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_34'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(592,5-594,22) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(596,5-598,22) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_35
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_35'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(596,5-598,22) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(600,5-602,22) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_36
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_36'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(600,5-602,22) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(604,5-606,22) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_37
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_37'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(604,5-606,22) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(608,5-610,22) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_38
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_38'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(608,5-610,22) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(612,5-614,23) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_39
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_39'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(612,5-614,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(616,5-618,23) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_40
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_40'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(616,5-618,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(620,5-622,23) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_41
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_41'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(620,5-622,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(624,5-626,23) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_42
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_42'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(624,5-626,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(628,5-630,23) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_43
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_43'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(628,5-630,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(632,5-634,23) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_44
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_44'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(632,5-634,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(636,5-637,74) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(636,5-637,74) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(639,5-640,74) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(639,5-640,74) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(642,5-643,74) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(642,5-643,74) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(645,5-646,74) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(645,5-646,74) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(648,5-649,74) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(648,5-649,74) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(651,5-652,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(651,5-652,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(654,5-655,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(654,5-655,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(657,5-658,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(657,5-658,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(660,5-661,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_9
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(660,5-661,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(663,5-664,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_10
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_10'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(663,5-664,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(666,5-668,30) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_11
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_11'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(666,5-668,30) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(670,5-672,30) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_12
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_12'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(670,5-672,30) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(674,5-676,30) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_13
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_13'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(674,5-676,30) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(678,5-680,30) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_14
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_14'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(678,5-680,30) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(682,5-684,30) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_15
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_15'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(682,5-684,30) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(686,5-687,75) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_16
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_16'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(686,5-687,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(689,5-690,75) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_17
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_17'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(689,5-690,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(692,5-693,75) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_18
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_18'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(692,5-693,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(695,5-696,75) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_19
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_19'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(695,5-696,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(698,5-699,75) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_20
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_20'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(698,5-699,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(701,5-702,66) (VHDL-1399) going to verilog side to elaborate module FD1S3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,8-248,15) (VERI-1018) compiling module FD1S3BX_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(701,5-702,66) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(704,5-705,65) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_21
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_21'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(704,5-705,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(707,5-709,31) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_45
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_45'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(707,5-709,31) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(711,5-713,31) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(711,5-713,31) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(715,5-717,31) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_46
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_46'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(715,5-717,31) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(719,5-721,31) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(719,5-721,31) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(723,5-725,31) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_47
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_47'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(723,5-725,31) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(727,5-728,69) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_22
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_22'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(727,5-728,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(730,5-733,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(730,5-733,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(735,5-737,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(735,5-737,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(739,5-741,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(739,5-741,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(743,5-745,40) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(743,5-745,40) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(747,5-750,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(747,5-750,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(752,5-754,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(752,5-754,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(756,5-758,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(756,5-758,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(760,5-762,40) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(760,5-762,40) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(764,5-766,62) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(764,5-766,62) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(768,5-770,61) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(768,5-770,61) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(772,5-774,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(772,5-774,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(776,5-778,54) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(776,5-778,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(780,5-783,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(780,5-783,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(785,5-787,64) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(785,5-787,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(789,5-791,63) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(789,5-791,63) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(793,5-795,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(793,5-795,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(797,5-799,53) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(797,5-799,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(801,5-804,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(801,5-804,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(806,5-807,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,8-1025,11) (VERI-1018) compiling module VHI_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(806,5-807,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(809,5-812,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(809,5-812,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(814,5-817,34) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(814,5-817,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(819,5-821,66) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(819,5-821,66) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(823,5-825,56) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_9
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(823,5-825,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(827,5-829,64) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(827,5-829,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(831,5-833,63) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(831,5-833,63) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(835,5-837,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(835,5-837,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(839,5-841,53) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_9
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(839,5-841,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(843,5-844,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(843,5-844,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(846,5-849,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_9
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(846,5-849,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(851,5-857,64) (VHDL-1399) going to verilog side to elaborate module DPR16X4C
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,8-1173,16) (VERI-1018) compiling module DPR16X4C_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,1-1181,10) (VERI-9000) elaborating module 'DPR16X4C_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(851,5-857,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(859,5-865,63) (VHDL-1399) going to verilog side to elaborate module DPR16X4C
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,8-1173,16) (VERI-1018) compiling module DPR16X4C_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,1-1181,10) (VERI-9000) elaborating module 'DPR16X4C_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(859,5-865,63) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(867,5-873,45) (VHDL-1399) going to verilog side to elaborate module DPR16X4C
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,8-1173,16) (VERI-1018) compiling module DPR16X4C_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,1-1181,10) (VERI-9000) elaborating module 'DPR16X4C_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(867,5-873,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(875,5-881,45) (VHDL-1399) going to verilog side to elaborate module DPR16X4C
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,8-1173,16) (VERI-1018) compiling module DPR16X4C_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,1-1181,10) (VERI-9000) elaborating module 'DPR16X4C_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd(875,5-881,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(834,1-838,10) (VERI-9000) elaborating module 'OR2_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_9'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_10'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_11'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_12'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_13'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_14'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_15'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_9'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_10'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_11'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_12'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_13'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_14'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_15'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_16'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_17'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_18'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_19'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_20'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_21'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_22'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_23'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_24'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_25'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_26'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_27'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_28'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_29'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_30'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_31'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_32'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_33'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_34'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_35'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_36'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_37'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_38'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_39'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_40'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_41'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_42'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_43'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_44'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_9'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_10'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_11'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_12'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_13'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_14'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_15'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_16'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_17'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_18'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_19'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_20'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_21'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_45'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_46'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_47'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_22'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_9'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_9'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_9'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,1-1181,10) (VERI-9000) elaborating module 'DPR16X4C_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,1-1181,10) (VERI-9000) elaborating module 'DPR16X4C_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,1-1181,10) (VERI-9000) elaborating module 'DPR16X4C_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,1-1181,10) (VERI-9000) elaborating module 'DPR16X4C_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(14,8-14,40) (VHDL-1067) elaborating lattice_ecp3_fifo_18x16_dualport(Structure)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(343,5-344,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(343,5-344,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(346,5-347,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(346,5-347,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(349,5-350,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(349,5-350,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(352,5-353,44) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(352,5-353,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(355,5-356,50) (VHDL-1399) going to verilog side to elaborate module OR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(834,8-834,11) (VERI-1018) compiling module OR2_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(834,1-838,10) (VERI-9000) elaborating module 'OR2_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(355,5-356,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(358,5-359,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_9
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(358,5-359,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(361,5-362,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_10
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_10'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(361,5-362,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(364,5-365,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_11
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_11'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(364,5-365,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(367,5-368,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_12
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_12'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(367,5-368,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(370,5-371,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_13
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_13'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(370,5-371,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(373,5-374,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_14
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_14'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(373,5-374,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(376,5-377,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_15
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_15'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(376,5-377,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(379,5-380,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_16
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_16'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(379,5-380,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(382,5-385,45) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_16
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_16'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(382,5-385,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(387,5-391,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_17
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_17'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(387,5-391,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(393,5-396,45) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_18
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_18'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(393,5-396,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(398,5-401,64) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_19
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_19'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(398,5-401,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(403,5-406,64) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_20
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_20'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(403,5-406,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(408,5-412,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_21
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_21'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(408,5-412,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(414,5-417,45) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_22
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_22'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(414,5-417,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(419,5-422,64) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_23
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_23'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(419,5-422,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(424,5-427,64) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_24
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_24'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(424,5-427,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(429,5-432,49) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_25
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_25'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(429,5-432,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(434,5-437,49) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_26
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_26'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(434,5-437,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(439,5-442,48) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_27
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_27'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(439,5-442,48) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(444,5-447,48) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_28
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_28'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(444,5-447,48) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(449,5-452,47) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_29
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_29'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(449,5-452,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(454,5-457,47) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_30
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_30'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(454,5-457,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(459,5-461,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(459,5-461,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(463,5-465,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_48
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_48'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(463,5-465,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(467,5-469,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_49
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_49'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(467,5-469,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(471,5-473,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_50
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_50'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(471,5-473,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(475,5-477,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_51
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_51'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(475,5-477,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(479,5-481,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_52
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_52'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(479,5-481,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(483,5-485,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_53
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_53'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(483,5-485,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(487,5-489,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_54
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_54'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(487,5-489,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(491,5-493,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_55
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_55'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(491,5-493,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(495,5-497,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_56
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_56'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(495,5-497,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(499,5-501,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_57
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_57'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(499,5-501,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(503,5-505,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_58
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_58'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(503,5-505,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(507,5-509,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_59
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_59'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(507,5-509,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(511,5-513,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_60
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_60'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(511,5-513,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(515,5-517,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_61
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_61'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(515,5-517,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(519,5-521,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(519,5-521,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(523,5-525,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_62
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_62'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(523,5-525,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(527,5-529,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_63
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_63'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(527,5-529,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(531,5-533,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_64
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_64'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(531,5-533,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(535,5-537,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_65
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_65'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(535,5-537,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(539,5-541,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_66
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_66'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(539,5-541,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(543,5-545,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_67
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_67'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(543,5-545,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(547,5-549,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_68
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_68'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(547,5-549,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(551,5-553,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_69
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_69'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(551,5-553,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(555,5-557,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_70
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_70'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(555,5-557,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(559,5-561,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_71
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_71'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(559,5-561,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(563,5-565,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_72
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_72'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(563,5-565,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(567,5-569,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_73
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_73'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(567,5-569,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(571,5-573,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_74
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_74'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(571,5-573,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(575,5-577,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_75
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_75'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(575,5-577,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(579,5-581,22) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_76
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_76'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(579,5-581,22) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(583,5-585,22) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_77
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_77'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(583,5-585,22) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(587,5-589,22) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_78
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_78'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(587,5-589,22) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(591,5-593,22) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_79
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_79'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(591,5-593,22) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(595,5-597,22) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_80
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_80'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(595,5-597,22) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(599,5-601,22) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_81
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_81'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(599,5-601,22) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(603,5-605,22) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_82
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_82'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(603,5-605,22) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(607,5-609,22) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_83
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_83'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(607,5-609,22) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(611,5-613,22) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_84
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_84'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(611,5-613,22) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(615,5-617,22) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_85
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_85'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(615,5-617,22) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(619,5-621,23) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_86
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_86'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(619,5-621,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(623,5-625,23) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_87
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_87'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(623,5-625,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(627,5-629,23) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_88
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_88'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(627,5-629,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(631,5-633,23) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_89
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_89'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(631,5-633,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(635,5-637,23) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_90
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_90'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(635,5-637,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(639,5-641,23) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_91
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_91'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(639,5-641,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(643,5-645,23) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_92
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_92'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(643,5-645,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(647,5-649,23) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_93
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_93'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(647,5-649,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(651,5-652,74) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_23
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_23'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(651,5-652,74) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(654,5-655,74) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_24
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_24'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(654,5-655,74) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(657,5-658,74) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_25
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_25'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(657,5-658,74) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(660,5-661,74) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_26
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_26'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(660,5-661,74) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(663,5-664,74) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_27
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_27'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(663,5-664,74) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(666,5-667,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_28
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_28'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(666,5-667,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(669,5-670,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_29
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_29'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(669,5-670,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(672,5-673,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_30
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_30'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(672,5-673,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(675,5-676,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_31
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_31'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(675,5-676,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(678,5-679,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_32
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_32'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(678,5-679,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(681,5-683,30) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_33
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_33'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(681,5-683,30) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(685,5-687,30) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_34
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_34'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(685,5-687,30) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(689,5-691,30) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_35
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_35'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(689,5-691,30) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(693,5-695,30) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_36
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_36'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(693,5-695,30) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(697,5-699,30) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_37
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_37'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(697,5-699,30) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(701,5-702,75) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_38
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_38'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(701,5-702,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(704,5-705,75) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_39
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_39'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(704,5-705,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(707,5-708,75) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_40
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_40'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(707,5-708,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(710,5-711,75) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_41
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_41'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(710,5-711,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(713,5-714,75) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_42
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_42'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(713,5-714,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(716,5-717,66) (VHDL-1399) going to verilog side to elaborate module FD1S3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,8-248,15) (VERI-1018) compiling module FD1S3BX_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(716,5-717,66) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(719,5-720,65) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_43
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_43'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(719,5-720,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(722,5-724,31) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_94
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_94'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(722,5-724,31) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(726,5-728,31) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(726,5-728,31) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(730,5-732,31) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_95
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_95'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(730,5-732,31) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(734,5-736,31) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(734,5-736,31) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(738,5-740,31) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_96
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_96'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(738,5-740,31) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(742,5-743,69) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_44
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_44'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(742,5-743,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(745,5-748,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_10
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_10'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(745,5-748,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(750,5-752,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_10
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_10'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(750,5-752,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(754,5-756,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_11
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_11'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(754,5-756,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(758,5-760,40) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_12
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_12'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(758,5-760,40) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(762,5-765,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_11
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_11'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(762,5-765,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(767,5-769,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_13
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_13'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(767,5-769,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(771,5-773,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_14
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_14'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(771,5-773,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(775,5-777,40) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_15
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_15'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(775,5-777,40) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(779,5-781,62) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_12
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_12'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(779,5-781,62) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(783,5-785,61) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_10
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_10'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(783,5-785,61) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(787,5-789,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_11
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_11'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(787,5-789,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(791,5-793,54) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_12
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_12'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(791,5-793,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(795,5-798,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_13
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_13'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(795,5-798,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(800,5-802,64) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_14
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_14'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(800,5-802,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(804,5-806,63) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_13
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_13'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(804,5-806,63) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(808,5-810,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_14
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_14'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(808,5-810,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(812,5-814,53) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_15
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_15'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(812,5-814,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(816,5-819,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_15
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_15'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(816,5-819,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(821,5-822,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,8-1025,11) (VERI-1018) compiling module VHI_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(821,5-822,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(824,5-827,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_16
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_16'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(824,5-827,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(829,5-832,34) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_16
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_16'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(829,5-832,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(834,5-836,66) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_17
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_17'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(834,5-836,66) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(838,5-840,56) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_18
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_18'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(838,5-840,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(842,5-844,64) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_17
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_17'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(842,5-844,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(846,5-848,63) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_16
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_16'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(846,5-848,63) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(850,5-852,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_17
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_17'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(850,5-852,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(854,5-856,53) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_18
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_18'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(854,5-856,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(858,5-861,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_18
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_18'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(858,5-861,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(863,5-864,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(863,5-864,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(866,5-872,52) (VHDL-1399) going to verilog side to elaborate module DPR16X4C
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,8-1173,16) (VERI-1018) compiling module DPR16X4C_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,1-1181,10) (VERI-9000) elaborating module 'DPR16X4C_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(866,5-872,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(874,5-880,64) (VHDL-1399) going to verilog side to elaborate module DPR16X4C
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,8-1173,16) (VERI-1018) compiling module DPR16X4C_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,1-1181,10) (VERI-9000) elaborating module 'DPR16X4C_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(874,5-880,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(882,5-888,63) (VHDL-1399) going to verilog side to elaborate module DPR16X4C
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,8-1173,16) (VERI-1018) compiling module DPR16X4C_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,1-1181,10) (VERI-9000) elaborating module 'DPR16X4C_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(882,5-888,63) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(890,5-896,45) (VHDL-1399) going to verilog side to elaborate module DPR16X4C
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,8-1173,16) (VERI-1018) compiling module DPR16X4C_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,1-1181,10) (VERI-9000) elaborating module 'DPR16X4C_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(890,5-896,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(898,5-904,45) (VHDL-1399) going to verilog side to elaborate module DPR16X4C
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,8-1173,16) (VERI-1018) compiling module DPR16X4C_uniq_9
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,1-1181,10) (VERI-9000) elaborating module 'DPR16X4C_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd(898,5-904,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(834,1-838,10) (VERI-9000) elaborating module 'OR2_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_9'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_10'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_11'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_12'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_13'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_14'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_15'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_16'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_16'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_17'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_18'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_19'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_20'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_21'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_22'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_23'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_24'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_25'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_26'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_27'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_28'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_29'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_30'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_48'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_49'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_50'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_51'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_52'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_53'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_54'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_55'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_56'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_57'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_58'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_59'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_60'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_61'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_62'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_63'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_64'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_65'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_66'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_67'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_68'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_69'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_70'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_71'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_72'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_73'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_74'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_75'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_76'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_77'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_78'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_79'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_80'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_81'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_82'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_83'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_84'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_85'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_86'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_87'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_88'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_89'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_90'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_91'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_92'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_93'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_23'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_24'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_25'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_26'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_27'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_28'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_29'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_30'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_31'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_32'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_33'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_34'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_35'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_36'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_37'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_38'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_39'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_40'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_41'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_42'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_43'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_94'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_95'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_96'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_44'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_10'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_10'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_11'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_12'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_11'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_13'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_14'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_15'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_12'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_10'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_11'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_12'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_13'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_14'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_13'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_14'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_15'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_15'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_16'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_16'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_17'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_18'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_17'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_16'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_17'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_18'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_18'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,1-1181,10) (VERI-9000) elaborating module 'DPR16X4C_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,1-1181,10) (VERI-9000) elaborating module 'DPR16X4C_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,1-1181,10) (VERI-9000) elaborating module 'DPR16X4C_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,1-1181,10) (VERI-9000) elaborating module 'DPR16X4C_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1173,1-1181,10) (VERI-9000) elaborating module 'DPR16X4C_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(14,8-14,24) (VHDL-1067) elaborating fifo_36x256_oreg(Structure)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(374,5-375,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(374,5-375,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(377,5-378,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(377,5-378,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(380,5-381,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(380,5-381,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(383,5-384,44) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(383,5-384,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(386,5-387,57) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(386,5-387,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(389,5-390,53) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_17
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_17'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(389,5-390,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(392,5-393,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(392,5-393,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(395,5-396,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(395,5-396,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(398,5-401,41) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_31
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_31'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(398,5-401,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(403,5-406,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_32
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_32'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(403,5-406,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(408,5-409,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(408,5-409,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(411,5-412,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_9
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(411,5-412,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(414,5-415,60) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_18
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_18'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(414,5-415,60) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(417,5-418,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_10
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_10'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(417,5-418,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(420,5-451,65) (VHDL-1399) going to verilog side to elaborate module PDPW16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,8-1347,16) (VERI-1018) compiling module PDPW16KC_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,1-1448,10) (VERI-9000) elaborating module 'PDPW16KC_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(420,5-451,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(453,5-455,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_97
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_97'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(453,5-455,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(457,5-459,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_98
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_98'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(457,5-459,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(461,5-463,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_99
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_99'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(461,5-463,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(465,5-467,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_100
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_100'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(465,5-467,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(469,5-471,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_101
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_101'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(469,5-471,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(473,5-475,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_102
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_102'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(473,5-475,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(477,5-479,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_103
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_103'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(477,5-479,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(481,5-483,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_104
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_104'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(481,5-483,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(485,5-487,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_105
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_105'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(485,5-487,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(489,5-490,65) (VHDL-1399) going to verilog side to elaborate module FD1S3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,8-248,15) (VERI-1018) compiling module FD1S3BX_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(489,5-490,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(492,5-493,63) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_45
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_45'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(492,5-493,63) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(495,5-497,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_9
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(495,5-497,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(499,5-501,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_106
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_106'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(499,5-501,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(503,5-505,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_107
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_107'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(503,5-505,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(507,5-509,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_108
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_108'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(507,5-509,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(511,5-513,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_109
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_109'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(511,5-513,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(515,5-517,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_110
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_110'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(515,5-517,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(519,5-521,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_111
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_111'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(519,5-521,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(523,5-525,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_112
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_112'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(523,5-525,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(527,5-529,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_113
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_113'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(527,5-529,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(531,5-533,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_10
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_10'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(531,5-533,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(535,5-537,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_114
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_114'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(535,5-537,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(539,5-541,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_115
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_115'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(539,5-541,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(543,5-545,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_116
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_116'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(543,5-545,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(547,5-549,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_117
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_117'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(547,5-549,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(551,5-553,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_118
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_118'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(551,5-553,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(555,5-557,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_119
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_119'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(555,5-557,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(559,5-561,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_120
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_120'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(559,5-561,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(563,5-565,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_121
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_121'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(563,5-565,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(567,5-569,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_122
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_122'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(567,5-569,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(571,5-573,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_123
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_123'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(571,5-573,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(575,5-577,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_124
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_124'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(575,5-577,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(579,5-581,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_125
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_125'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(579,5-581,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(583,5-585,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_126
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_126'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(583,5-585,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(587,5-589,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_127
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_127'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(587,5-589,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(591,5-593,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_128
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_128'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(591,5-593,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(595,5-597,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_129
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_129'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(595,5-597,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(599,5-601,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_130
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_130'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(599,5-601,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(603,5-605,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_131
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_131'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(603,5-605,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(607,5-609,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_132
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_132'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(607,5-609,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(611,5-613,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_133
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_133'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(611,5-613,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(615,5-617,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_134
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_134'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(615,5-617,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(619,5-621,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_135
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_135'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(619,5-621,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(623,5-625,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_136
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_136'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(623,5-625,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(627,5-629,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_137
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_137'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(627,5-629,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(631,5-633,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_138
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_138'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(631,5-633,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(635,5-637,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_139
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_139'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(635,5-637,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(639,5-640,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_46
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_46'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(639,5-640,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(642,5-643,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_47
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_47'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(642,5-643,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(645,5-646,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_48
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_48'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(645,5-646,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(648,5-649,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_49
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_49'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(648,5-649,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(651,5-652,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_50
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_50'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(651,5-652,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(654,5-655,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_51
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_51'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(654,5-655,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(657,5-658,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_52
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_52'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(657,5-658,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(660,5-661,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_53
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_53'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(660,5-661,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(663,5-664,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_54
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_54'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(663,5-664,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(666,5-667,67) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_55
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_55'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(666,5-667,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(669,5-671,69) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_19
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_19'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(669,5-671,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(673,5-675,68) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(673,5-675,68) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(677,5-679,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(677,5-679,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(681,5-683,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(681,5-683,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(685,5-687,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(685,5-687,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(689,5-691,49) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(689,5-691,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(693,5-696,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_20
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_20'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(693,5-696,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(698,5-700,36) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(698,5-700,36) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(702,5-704,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(702,5-704,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(706,5-708,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(706,5-708,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(710,5-712,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(710,5-712,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(714,5-716,55) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(714,5-716,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(718,5-721,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_21
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_21'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(718,5-721,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(723,5-726,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_22
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_22'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(723,5-726,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(728,5-730,38) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_19
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_19'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(728,5-730,38) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(732,5-734,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_20
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_20'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(732,5-734,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(736,5-738,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_21
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_21'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(736,5-738,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(740,5-742,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_22
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_22'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(740,5-742,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(744,5-746,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_23
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_23'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(744,5-746,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(748,5-751,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_23
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_23'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(748,5-751,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(753,5-756,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_24
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_24'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(753,5-756,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(758,5-760,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_19
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_19'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(758,5-760,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(762,5-764,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_20
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_20'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(762,5-764,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(766,5-768,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_21
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_21'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(766,5-768,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(770,5-772,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_22
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_22'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(770,5-772,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(774,5-776,40) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_23
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_23'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(774,5-776,40) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(778,5-779,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,8-1025,11) (VERI-1018) compiling module VHI_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(778,5-779,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(781,5-784,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_25
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_25'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(781,5-784,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(786,5-788,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_24
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_24'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(786,5-788,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(790,5-792,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_25
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_25'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(790,5-792,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(794,5-796,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_26
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_26'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(794,5-796,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(798,5-800,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_27
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_27'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(798,5-800,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(802,5-804,40) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_28
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_28'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(802,5-804,40) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(806,5-808,67) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(806,5-808,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(810,5-812,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(810,5-812,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(814,5-816,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(814,5-816,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(818,5-820,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(818,5-820,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(822,5-825,29) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(822,5-825,29) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(827,5-829,73) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_26
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_26'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(827,5-829,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(831,5-833,64) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_27
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_27'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(831,5-833,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(835,5-837,59) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_24
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_24'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(835,5-837,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(839,5-841,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_25
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_25'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(839,5-841,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(843,5-845,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_26
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_26'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(843,5-845,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(847,5-849,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_27
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_27'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(847,5-849,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(851,5-853,53) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_28
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_28'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(851,5-853,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(855,5-856,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(855,5-856,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(858,5-861,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_28
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_28'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd(858,5-861,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_17'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_31'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_32'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_9'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_18'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_10'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,1-1448,10) (VERI-9000) elaborating module 'PDPW16KC_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_97'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_98'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_99'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_100'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_101'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_102'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_103'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_104'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_105'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_45'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_9'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_106'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_107'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_108'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_109'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_110'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_111'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_112'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_113'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_10'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_114'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_115'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_116'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_117'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_118'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_119'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_120'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_121'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_122'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_123'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_124'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_125'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_126'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_127'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_128'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_129'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_130'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_131'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_132'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_133'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_134'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_135'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_136'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_137'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_138'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_139'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_46'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_47'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_48'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_49'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_50'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_51'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_52'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_53'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_54'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_55'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_19'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_20'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_21'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_22'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_19'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_20'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_21'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_22'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_23'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_23'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_24'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_19'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_20'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_21'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_22'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_23'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_25'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_24'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_25'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_26'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_27'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_28'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_26'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_27'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_24'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_25'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_26'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_27'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_28'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_28'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd(1528,8-1528,23) (VHDL-1067) elaborating rx_reset_sm_125(rx_reset_sm_125arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd(1716,8-1716,23) (VHDL-1067) elaborating tx_reset_sm_125(tx_reset_sm_arch_125)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/optical_link/f_divider.vhd(7,8-7,17) (VHDL-1067) elaborating f_divider(arch_f_divider)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/optical_link/f_divider.vhd(87,8-87,21) (VHDL-1067) elaborating edge_to_pulse(arch_edge_to_pulse)
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/trb3_periph_blank.vhd(15,8-15,25) (VHDL-1067) elaborating trb3_periph_blank(trb3_periph_blank_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/trb_net_reset_handler.vhd(9,8-9,29) (VHDL-1067) elaborating trb_net_reset_handler_uniq_0(behavioral)
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/workdir/pll_in200_out100.vhd(14,8-14,24) (VHDL-1067) elaborating pll_in200_out100_uniq_0(Structure)
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/workdir/pll_in200_out100.vhd(67,5-68,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/workdir/pll_in200_out100.vhd(67,5-68,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/workdir/pll_in200_out100.vhd(70,5-85,58) (VHDL-1399) going to verilog side to elaborate module EHXPLLF
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1539,8-1539,15) (VERI-1018) compiling module EHXPLLF_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1539,1-1567,10) (VERI-9000) elaborating module 'EHXPLLF_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/workdir/pll_in200_out100.vhd(70,5-85,58) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/trb_net16_med_ecp3_sfp.vhd(13,8-13,30) (VHDL-1067) elaborating trb_net16_med_ecp3_sfp_uniq_0(trb_net16_med_ecp3_sfp_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/signal_sync.vhd(8,8-8,19) (VHDL-1067) elaborating signal_sync_uniq_0(behavioral)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/signal_sync.vhd(8,8-8,19) (VHDL-1067) elaborating signal_sync_uniq_1(behavioral)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/signal_sync.vhd(8,8-8,19) (VHDL-1067) elaborating signal_sync_uniq_2(behavioral)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/signal_sync.vhd(8,8-8,19) (VHDL-1067) elaborating signal_sync_uniq_3(behavioral)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/signal_sync.vhd(8,8-8,19) (VHDL-1067) elaborating signal_sync_uniq_4(behavioral)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/signal_sync.vhd(8,8-8,19) (VHDL-1067) elaborating signal_sync_uniq_5(behavioral)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/signal_sync.vhd(8,8-8,19) (VHDL-1067) elaborating signal_sync_uniq_6(behavioral)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/signal_sync.vhd(8,8-8,19) (VHDL-1067) elaborating signal_sync_uniq_7(behavioral)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/trb_net16_lsm_sfp.vhd(16,8-16,25) (VHDL-1067) elaborating trb_net16_lsm_sfp_uniq_0(lsm_sfp)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_200_int.vhd(1883,8-1883,21) (VHDL-1067) elaborating sfp_1_200_int_uniq_0(sfp_1_200_int_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_200_int.vhd(2542,1-2542,40) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_200_int.vhd(2542,1-2542,40) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_200_int.vhd(2543,1-2543,40) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,8-1025,11) (VERI-1018) compiling module VHI_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_200_int.vhd(2543,1-2543,40) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_200_int.vhd(2551,1-3056,25) (VHDL-1399) going to verilog side to elaborate module PCSD
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(2565,8-2565,12) (VERI-1018) compiling module PCSD_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(2565,1-3542,10) (VERI-9000) elaborating module 'PCSD_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_200_int.vhd(2551,1-3056,25) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_200_int.vhd(1528,8-1528,19) (VHDL-1067) elaborating rx_reset_sm_uniq_0(rx_reset_sm_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_200_int.vhd(1716,8-1716,19) (VHDL-1067) elaborating tx_reset_sm_uniq_0(tx_reset_sm_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/trb_net_fifo_16bit_bram_dualport.vhd(8,8-8,40) (VHDL-1067) elaborating trb_net_fifo_16bit_bram_dualport_uniq_0(trb_net_fifo_16bit_bram_dualport_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(14,8-14,40) (VHDL-1067) elaborating lattice_ecp3_fifo_16bit_dualport_uniq_0(Structure)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(375,5-376,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_9
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(375,5-376,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(378,5-379,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_11
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_11'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(378,5-379,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(381,5-382,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_10
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_10'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(381,5-382,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(384,5-385,44) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_12
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_12'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(384,5-385,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(387,5-388,50) (VHDL-1399) going to verilog side to elaborate module OR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(834,8-834,11) (VERI-1018) compiling module OR2_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(834,1-838,10) (VERI-9000) elaborating module 'OR2_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(387,5-388,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(390,5-391,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_19
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_19'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(390,5-391,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(393,5-394,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_20
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_20'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(393,5-394,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(396,5-397,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_21
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_21'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(396,5-397,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(399,5-400,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_22
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_22'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(399,5-400,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(402,5-403,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_23
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_23'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(402,5-403,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(405,5-406,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_24
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_24'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(405,5-406,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(408,5-409,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_25
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_25'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(408,5-409,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(411,5-412,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_26
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_26'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(411,5-412,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(414,5-415,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_27
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_27'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(414,5-415,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(417,5-418,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_28
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_28'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(417,5-418,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(420,5-424,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_33
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_33'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(420,5-424,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(426,5-429,45) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_34
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_34'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(426,5-429,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(431,5-434,64) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_35
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_35'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(431,5-434,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(436,5-439,64) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_36
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_36'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(436,5-439,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(441,5-444,64) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_37
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_37'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(441,5-444,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(446,5-450,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_38
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_38'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(446,5-450,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(452,5-455,45) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_39
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_39'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(452,5-455,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(457,5-460,64) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_40
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_40'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(457,5-460,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(462,5-465,64) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_41
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_41'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(462,5-465,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(467,5-470,64) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_42
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_42'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(467,5-470,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(472,5-475,49) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_43
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_43'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(472,5-475,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(477,5-480,49) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_44
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_44'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(477,5-480,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(482,5-485,48) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_45
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_45'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(482,5-485,48) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(487,5-490,48) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_46
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_46'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(487,5-490,48) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(492,5-495,47) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_47
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_47'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(492,5-495,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(497,5-500,47) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_48
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_48'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(497,5-500,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(502,5-539,27) (VHDL-1399) going to verilog side to elaborate module DP16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,8-1240,14) (VERI-1018) compiling module DP16KC_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(502,5-539,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(541,5-543,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_11
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_11'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(541,5-543,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(545,5-547,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_140
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_140'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(545,5-547,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(549,5-551,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_141
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_141'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(549,5-551,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(553,5-555,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_142
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_142'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(553,5-555,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(557,5-559,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_143
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_143'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(557,5-559,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(561,5-563,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_144
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_144'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(561,5-563,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(565,5-567,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_145
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_145'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(565,5-567,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(569,5-571,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_146
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_146'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(569,5-571,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(573,5-575,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_147
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_147'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(573,5-575,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(577,5-579,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_148
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_148'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(577,5-579,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(581,5-583,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_149
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_149'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(581,5-583,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(585,5-587,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_150
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_150'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(585,5-587,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(589,5-591,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_151
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_151'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(589,5-591,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(593,5-595,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_152
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_152'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(593,5-595,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(597,5-599,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_153
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_153'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(597,5-599,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(601,5-603,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_154
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_154'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(601,5-603,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(605,5-607,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_155
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_155'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(605,5-607,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(609,5-611,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_156
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_156'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(609,5-611,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(613,5-615,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_12
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_12'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(613,5-615,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(617,5-619,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_157
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_157'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(617,5-619,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(621,5-623,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_158
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_158'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(621,5-623,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(625,5-627,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_159
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_159'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(625,5-627,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(629,5-631,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_160
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_160'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(629,5-631,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(633,5-635,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_161
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_161'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(633,5-635,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(637,5-639,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_162
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_162'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(637,5-639,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(641,5-643,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_163
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_163'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(641,5-643,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(645,5-647,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_164
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_164'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(645,5-647,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(649,5-651,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_165
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_165'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(649,5-651,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(653,5-655,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_166
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_166'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(653,5-655,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(657,5-659,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_167
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_167'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(657,5-659,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(661,5-663,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_168
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_168'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(661,5-663,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(665,5-667,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_169
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_169'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(665,5-667,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(669,5-671,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_170
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_170'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(669,5-671,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(673,5-675,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_171
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_171'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(673,5-675,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(677,5-679,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_172
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_172'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(677,5-679,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(681,5-683,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_173
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_173'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(681,5-683,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(685,5-686,74) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_56
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_56'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(685,5-686,74) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(688,5-689,74) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_57
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_57'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(688,5-689,74) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(691,5-692,74) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_58
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_58'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(691,5-692,74) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(694,5-695,74) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_59
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_59'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(694,5-695,74) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(697,5-698,74) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_60
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_60'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(697,5-698,74) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(700,5-701,74) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_61
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_61'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(700,5-701,74) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(703,5-704,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_62
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_62'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(703,5-704,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(706,5-707,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_63
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_63'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(706,5-707,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(709,5-710,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_64
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_64'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(709,5-710,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(712,5-713,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_65
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_65'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(712,5-713,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(715,5-716,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_66
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_66'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(715,5-716,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(718,5-719,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_67
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_67'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(718,5-719,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(721,5-723,30) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_68
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_68'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(721,5-723,30) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(725,5-727,30) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_69
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_69'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(725,5-727,30) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(729,5-731,30) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_70
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_70'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(729,5-731,30) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(733,5-735,30) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_71
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_71'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(733,5-735,30) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(737,5-739,30) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_72
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_72'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(737,5-739,30) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(741,5-743,30) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_73
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_73'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(741,5-743,30) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(745,5-746,75) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_74
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_74'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(745,5-746,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(748,5-749,75) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_75
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_75'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(748,5-749,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(751,5-752,75) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_76
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_76'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(751,5-752,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(754,5-755,75) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_77
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_77'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(754,5-755,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(757,5-758,75) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_78
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_78'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(757,5-758,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(760,5-761,75) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_79
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_79'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(760,5-761,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(763,5-764,66) (VHDL-1399) going to verilog side to elaborate module FD1S3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,8-248,15) (VERI-1018) compiling module FD1S3BX_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(763,5-764,66) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(766,5-767,65) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_80
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_80'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(766,5-767,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(769,5-771,31) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_13
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_13'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(769,5-771,31) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(773,5-775,31) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_174
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_174'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(773,5-775,31) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(777,5-779,31) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_175
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_175'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(777,5-779,31) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(781,5-783,31) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_176
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_176'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(781,5-783,31) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(785,5-787,31) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_14
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_14'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(785,5-787,31) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(789,5-791,31) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_177
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_177'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(789,5-791,31) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(793,5-794,69) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_81
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_81'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(793,5-794,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(796,5-799,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_29
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_29'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(796,5-799,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(801,5-803,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_29
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_29'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(801,5-803,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(805,5-807,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_30
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_30'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(805,5-807,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(809,5-811,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_31
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_31'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(809,5-811,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(813,5-816,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_30
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_30'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(813,5-816,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(818,5-820,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_32
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_32'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(818,5-820,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(822,5-824,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_33
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_33'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(822,5-824,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(826,5-828,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_34
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_34'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(826,5-828,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(830,5-832,62) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_31
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_31'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(830,5-832,62) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(834,5-836,51) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_29
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_29'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(834,5-836,51) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(838,5-840,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_30
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_30'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(838,5-840,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(842,5-844,58) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_31
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_31'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(842,5-844,58) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(846,5-849,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_32
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_32'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(846,5-849,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(851,5-853,64) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_33
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_33'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(851,5-853,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(855,5-857,53) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_32
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_32'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(855,5-857,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(859,5-861,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_33
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_33'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(859,5-861,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(863,5-865,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_34
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_34'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(863,5-865,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(867,5-870,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_34
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_34'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(867,5-870,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(872,5-873,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,8-1025,11) (VERI-1018) compiling module VHI_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(872,5-873,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(875,5-878,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_35
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_35'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(875,5-878,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(880,5-883,34) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_35
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_35'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(880,5-883,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(885,5-887,66) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_36
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_36'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(885,5-887,66) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(889,5-891,66) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_37
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_37'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(889,5-891,66) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(893,5-895,64) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_36
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_36'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(893,5-895,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(897,5-899,53) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_35
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_35'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(897,5-899,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(901,5-903,75) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_36
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_36'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(901,5-903,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(905,5-907,58) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_37
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_37'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(905,5-907,58) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(909,5-910,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(909,5-910,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(912,5-915,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_37
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_37'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(912,5-915,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/trb_net_fifo_16bit_bram_dualport.vhd(8,8-8,40) (VHDL-1067) elaborating trb_net_fifo_16bit_bram_dualport_uniq_1(trb_net_fifo_16bit_bram_dualport_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(14,8-14,40) (VHDL-1067) elaborating lattice_ecp3_fifo_16bit_dualport_uniq_1(Structure)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(375,5-376,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_11
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_11'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(375,5-376,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(378,5-379,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_13
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_13'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(378,5-379,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(381,5-382,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_12
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_12'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(381,5-382,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(384,5-385,44) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_14
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_14'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(384,5-385,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(387,5-388,50) (VHDL-1399) going to verilog side to elaborate module OR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(834,8-834,11) (VERI-1018) compiling module OR2_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(834,1-838,10) (VERI-9000) elaborating module 'OR2_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(387,5-388,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(390,5-391,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_29
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_29'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(390,5-391,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(393,5-394,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_30
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_30'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(393,5-394,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(396,5-397,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_31
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_31'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(396,5-397,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(399,5-400,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_32
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_32'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(399,5-400,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(402,5-403,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_33
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_33'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(402,5-403,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(405,5-406,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_34
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_34'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(405,5-406,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(408,5-409,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_35
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_35'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(408,5-409,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(411,5-412,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_36
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_36'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(411,5-412,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(414,5-415,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_37
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_37'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(414,5-415,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(417,5-418,59) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_38
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_38'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(417,5-418,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(420,5-424,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_49
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_49'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(420,5-424,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(426,5-429,45) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_50
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_50'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(426,5-429,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(431,5-434,64) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_51
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_51'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(431,5-434,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(436,5-439,64) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_52
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_52'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(436,5-439,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(441,5-444,64) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_53
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_53'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(441,5-444,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(446,5-450,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_54
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_54'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(446,5-450,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(452,5-455,45) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_55
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_55'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(452,5-455,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(457,5-460,64) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_56
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_56'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(457,5-460,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(462,5-465,64) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_57
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_57'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(462,5-465,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(467,5-470,64) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_58
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_58'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(467,5-470,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(472,5-475,49) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_59
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_59'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(472,5-475,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(477,5-480,49) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_60
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_60'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(477,5-480,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(482,5-485,48) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_61
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_61'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(482,5-485,48) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(487,5-490,48) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_62
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_62'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(487,5-490,48) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(492,5-495,47) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_63
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_63'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(492,5-495,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(497,5-500,47) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_64
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_64'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(497,5-500,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(502,5-539,27) (VHDL-1399) going to verilog side to elaborate module DP16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,8-1240,14) (VERI-1018) compiling module DP16KC_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(502,5-539,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(541,5-543,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_15
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_15'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(541,5-543,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(545,5-547,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_178
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_178'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(545,5-547,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(549,5-551,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_179
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_179'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(549,5-551,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(553,5-555,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_180
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_180'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(553,5-555,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(557,5-559,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_181
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_181'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(557,5-559,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(561,5-563,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_182
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_182'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(561,5-563,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(565,5-567,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_183
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_183'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(565,5-567,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(569,5-571,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_184
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_184'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(569,5-571,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(573,5-575,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_185
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_185'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(573,5-575,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(577,5-579,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_186
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_186'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(577,5-579,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(581,5-583,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_187
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_187'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(581,5-583,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(585,5-587,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_188
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_188'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(585,5-587,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(589,5-591,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_189
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_189'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(589,5-591,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(593,5-595,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_190
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_190'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(593,5-595,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(597,5-599,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_191
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_191'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(597,5-599,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(601,5-603,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_192
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_192'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(601,5-603,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(605,5-607,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_193
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_193'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(605,5-607,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(609,5-611,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_194
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_194'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(609,5-611,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(613,5-615,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_16
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_16'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(613,5-615,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(617,5-619,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_195
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_195'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(617,5-619,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(621,5-623,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_196
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_196'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(621,5-623,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(625,5-627,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_197
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_197'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(625,5-627,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(629,5-631,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_198
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_198'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(629,5-631,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(633,5-635,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_199
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_199'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(633,5-635,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(637,5-639,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_200
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_200'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(637,5-639,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(641,5-643,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_201
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_201'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(641,5-643,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(645,5-647,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_202
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_202'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(645,5-647,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(649,5-651,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_203
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_203'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(649,5-651,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(653,5-655,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_204
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_204'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(653,5-655,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(657,5-659,28) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_205
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_205'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(657,5-659,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(661,5-663,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_206
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_206'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(661,5-663,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(665,5-667,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_207
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_207'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(665,5-667,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(669,5-671,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_208
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_208'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(669,5-671,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(673,5-675,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_209
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_209'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(673,5-675,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(677,5-679,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_210
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_210'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(677,5-679,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(681,5-683,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_211
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_211'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(681,5-683,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(685,5-686,74) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_82
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_82'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(685,5-686,74) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(688,5-689,74) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_83
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_83'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(688,5-689,74) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(691,5-692,74) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_84
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_84'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(691,5-692,74) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(694,5-695,74) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_85
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_85'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(694,5-695,74) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(697,5-698,74) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_86
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_86'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(697,5-698,74) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(700,5-701,74) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_87
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_87'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(700,5-701,74) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(703,5-704,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_88
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_88'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(703,5-704,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(706,5-707,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_89
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_89'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(706,5-707,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(709,5-710,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_90
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_90'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(709,5-710,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(712,5-713,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_91
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_91'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(712,5-713,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(715,5-716,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_92
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_92'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(715,5-716,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(718,5-719,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_93
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_93'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(718,5-719,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(721,5-723,30) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_94
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_94'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(721,5-723,30) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(725,5-727,30) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_95
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_95'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(725,5-727,30) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(729,5-731,30) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_96
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_96'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(729,5-731,30) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(733,5-735,30) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_97
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_97'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(733,5-735,30) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(737,5-739,30) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_98
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_98'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(737,5-739,30) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(741,5-743,30) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_99
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_99'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(741,5-743,30) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(745,5-746,75) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_100
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_100'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(745,5-746,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(748,5-749,75) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_101
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_101'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(748,5-749,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(751,5-752,75) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_102
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_102'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(751,5-752,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(754,5-755,75) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_103
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_103'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(754,5-755,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(757,5-758,75) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_104
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_104'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(757,5-758,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(760,5-761,75) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_105
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_105'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(760,5-761,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(763,5-764,66) (VHDL-1399) going to verilog side to elaborate module FD1S3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,8-248,15) (VERI-1018) compiling module FD1S3BX_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(763,5-764,66) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(766,5-767,65) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_106
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_106'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(766,5-767,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(769,5-771,31) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_17
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_17'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(769,5-771,31) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(773,5-775,31) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_212
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_212'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(773,5-775,31) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(777,5-779,31) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_213
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_213'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(777,5-779,31) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(781,5-783,31) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_214
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_214'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(781,5-783,31) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(785,5-787,31) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_18
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_18'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(785,5-787,31) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(789,5-791,31) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_215
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_215'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(789,5-791,31) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(793,5-794,69) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_107
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_107'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(793,5-794,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(796,5-799,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_38
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_38'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(796,5-799,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(801,5-803,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_38
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_38'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(801,5-803,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(805,5-807,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_39
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_39'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(805,5-807,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(809,5-811,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_40
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_40'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(809,5-811,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(813,5-816,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_39
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_39'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(813,5-816,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(818,5-820,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_41
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_41'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(818,5-820,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(822,5-824,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_42
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_42'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(822,5-824,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(826,5-828,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_43
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_43'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(826,5-828,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(830,5-832,62) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_40
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_40'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(830,5-832,62) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(834,5-836,51) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_38
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_38'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(834,5-836,51) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(838,5-840,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_39
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_39'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(838,5-840,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(842,5-844,58) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_40
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_40'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(842,5-844,58) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(846,5-849,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_41
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_41'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(846,5-849,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(851,5-853,64) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_42
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_42'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(851,5-853,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(855,5-857,53) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_41
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_41'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(855,5-857,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(859,5-861,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_42
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_42'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(859,5-861,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(863,5-865,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_43
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_43'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(863,5-865,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(867,5-870,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_43
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_43'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(867,5-870,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(872,5-873,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,8-1025,11) (VERI-1018) compiling module VHI_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(872,5-873,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(875,5-878,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_44
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_44'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(875,5-878,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(880,5-883,34) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_44
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_44'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(880,5-883,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(885,5-887,66) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_45
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_45'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(885,5-887,66) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(889,5-891,66) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_46
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_46'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(889,5-891,66) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(893,5-895,64) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_45
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_45'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(893,5-895,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(897,5-899,53) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_44
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_44'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(897,5-899,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(901,5-903,75) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_45
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_45'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(901,5-903,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(905,5-907,58) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_46
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_46'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(905,5-907,58) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(909,5-910,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(909,5-910,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(912,5-915,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_46
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_46'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd(912,5-915,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_endpoint_hades_full_handler_record.vhd(13,8-13,52) (VHDL-1067) elaborating trb_net16_endpoint_hades_full_handler_record_uniq_0(trb_net16_endpoint_hades_full_handler_record_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_endpoint_hades_full.vhd(13,8-13,37) (VHDL-1067) elaborating trb_net16_endpoint_hades_full_uniq_0(trb_net16_endpoint_hades_full_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_iobuf.vhd(12,8-12,23) (VHDL-1067) elaborating trb_net16_iobuf_uniq_0(trb_net16_iobuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_ibuf.vhd(13,8-13,22) (VHDL-1067) elaborating trb_net16_ibuf_uniq_0(trb_net16_ibuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/trb_net16_fifo_arch.vhd(8,8-8,22) (VHDL-1067) elaborating trb_net16_fifo_uniq_0(arch_trb_net16_fifo)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(14,8-14,31) (VHDL-1067) elaborating lattice_ecp3_fifo_18x1k_uniq_0(Structure)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(327,5-328,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_13
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_13'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(327,5-328,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(330,5-331,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_15
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_15'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(330,5-331,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(333,5-334,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_14
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_14'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(333,5-334,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(336,5-337,44) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_16
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_16'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(336,5-337,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(339,5-340,57) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_15
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_15'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(339,5-340,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(342,5-343,53) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_39
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_39'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(342,5-343,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(345,5-346,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_17
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_17'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(345,5-346,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(348,5-349,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_18
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_18'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(348,5-349,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(351,5-354,41) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_65
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_65'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(351,5-354,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(356,5-359,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_66
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_66'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(356,5-359,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(361,5-362,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_16
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_16'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(361,5-362,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(364,5-365,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_19
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_19'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(364,5-365,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(367,5-368,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_20
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_20'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(367,5-368,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(370,5-371,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_21
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_21'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(370,5-371,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(373,5-374,41) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_22
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_22'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(373,5-374,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(376,5-377,55) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_23
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_23'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(376,5-377,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(379,5-417,27) (VHDL-1399) going to verilog side to elaborate module DP16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,8-1240,14) (VERI-1018) compiling module DP16KC_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(379,5-417,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(419,5-421,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_216
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_216'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(419,5-421,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(423,5-425,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_217
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_217'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(423,5-425,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(427,5-429,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_218
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_218'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(427,5-429,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(431,5-433,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_219
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_219'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(431,5-433,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(435,5-437,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_220
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_220'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(435,5-437,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(439,5-441,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_221
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_221'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(439,5-441,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(443,5-445,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_222
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_222'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(443,5-445,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(447,5-449,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_223
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_223'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(447,5-449,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(451,5-453,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_224
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_224'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(451,5-453,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(455,5-457,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_225
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_225'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(455,5-457,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(459,5-461,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_226
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_226'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(459,5-461,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(463,5-464,65) (VHDL-1399) going to verilog side to elaborate module FD1S3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,8-248,15) (VERI-1018) compiling module FD1S3BX_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(463,5-464,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(466,5-467,63) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_108
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_108'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(466,5-467,63) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(469,5-471,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_227
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_227'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(469,5-471,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(473,5-475,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_228
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_228'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(473,5-475,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(477,5-479,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_229
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_229'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(477,5-479,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(481,5-483,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_230
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_230'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(481,5-483,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(485,5-487,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_231
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_231'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(485,5-487,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(489,5-491,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_232
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_232'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(489,5-491,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(493,5-495,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_233
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_233'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(493,5-495,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(497,5-499,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_234
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_234'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(497,5-499,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(501,5-503,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_235
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_235'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(501,5-503,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(505,5-507,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_236
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_236'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(505,5-507,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(509,5-511,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_237
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_237'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(509,5-511,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(513,5-515,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_238
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_238'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(513,5-515,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(517,5-519,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_239
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_239'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(517,5-519,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(521,5-523,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_240
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_240'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(521,5-523,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(525,5-527,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_241
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_241'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(525,5-527,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(529,5-531,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_242
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_242'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(529,5-531,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(533,5-535,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_243
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_243'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(533,5-535,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(537,5-539,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_244
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_244'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(537,5-539,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(541,5-543,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_245
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_245'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(541,5-543,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(545,5-547,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_246
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_246'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(545,5-547,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(549,5-551,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_247
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_247'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(549,5-551,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(553,5-555,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_248
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_248'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(553,5-555,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(557,5-558,65) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_109
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_109'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(557,5-558,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(560,5-562,69) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_47
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_47'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(560,5-562,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(564,5-566,68) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(564,5-566,68) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(568,5-570,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(568,5-570,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(572,5-574,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(572,5-574,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(576,5-578,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_9
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(576,5-578,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(580,5-582,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_10
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_10'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(580,5-582,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(584,5-586,50) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_11
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_11'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(584,5-586,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(588,5-591,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_48
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_48'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(588,5-591,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(593,5-595,36) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(593,5-595,36) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(597,5-599,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(597,5-599,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(601,5-603,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(601,5-603,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(605,5-607,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_9
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(605,5-607,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(609,5-611,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_10
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_10'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(609,5-611,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(613,5-615,55) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_11
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_11'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(613,5-615,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(617,5-620,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_49
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_49'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(617,5-620,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(622,5-625,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_50
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_50'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(622,5-625,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(627,5-629,38) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_47
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_47'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(627,5-629,38) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(631,5-633,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_48
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_48'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(631,5-633,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(635,5-637,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_49
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_49'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(635,5-637,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(639,5-641,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_50
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_50'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(639,5-641,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(643,5-645,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_51
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_51'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(643,5-645,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(647,5-649,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_52
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_52'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(647,5-649,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(651,5-654,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_51
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_51'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(651,5-654,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(656,5-659,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_52
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_52'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(656,5-659,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(661,5-663,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_47
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_47'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(661,5-663,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(665,5-667,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_48
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_48'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(665,5-667,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(669,5-671,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_49
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_49'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(669,5-671,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(673,5-675,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_50
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_50'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(673,5-675,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(677,5-679,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_51
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_51'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(677,5-679,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(681,5-683,41) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_52
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_52'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(681,5-683,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(685,5-688,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_53
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_53'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(685,5-688,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(690,5-692,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_53
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_53'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(690,5-692,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(694,5-696,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_54
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_54'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(694,5-696,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(698,5-700,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_55
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_55'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(698,5-700,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(702,5-704,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_56
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_56'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(702,5-704,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(706,5-708,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_57
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_57'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(706,5-708,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(710,5-712,41) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_58
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_58'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(710,5-712,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(714,5-717,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_54
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_54'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(714,5-717,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(719,5-721,51) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_53
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_53'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(719,5-721,51) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(723,5-725,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_54
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_54'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(723,5-725,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(727,5-729,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_55
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_55'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(727,5-729,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(731,5-733,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_56
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_56'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(731,5-733,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(735,5-736,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,8-1025,11) (VERI-1018) compiling module VHI_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(735,5-736,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(738,5-740,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_57
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_57'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(738,5-740,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(742,5-744,51) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_58
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_58'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(742,5-744,51) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(746,5-747,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(746,5-747,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(749,5-751,72) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_55
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_55'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(749,5-751,72) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_sbuf.vhd(29,8-29,22) (VHDL-1067) elaborating trb_net16_sbuf_uniq_0(trb_net16_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf.vhd(23,8-23,20) (VHDL-1067) elaborating trb_net_sbuf_uniq_0(trb_net_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_obuf_nodata.vhd(8,8-8,29) (VHDL-1067) elaborating trb_net16_obuf_nodata_uniq_0(trb_net16_obuf_nodata_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_obuf.vhd(9,8-9,22) (VHDL-1067) elaborating trb_net16_obuf_uniq_0(trb_net16_obuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_sbuf.vhd(29,8-29,22) (VHDL-1067) elaborating trb_net16_sbuf_uniq_1(trb_net16_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf6.vhd(11,8-11,21) (VHDL-1067) elaborating trb_net_sbuf6_uniq_0(trb_net_sbuf6_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_trigger.vhd(11,8-11,25) (VHDL-1067) elaborating trb_net16_trigger_uniq_0(trb_net16_trigger_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_iobuf.vhd(12,8-12,23) (VHDL-1067) elaborating trb_net16_iobuf_uniq_1(trb_net16_iobuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_ibuf.vhd(13,8-13,22) (VHDL-1067) elaborating trb_net16_ibuf_uniq_1(trb_net16_ibuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/trb_net16_fifo_arch.vhd(8,8-8,22) (VHDL-1067) elaborating trb_net16_fifo_uniq_1(arch_trb_net16_fifo)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(14,8-14,31) (VHDL-1067) elaborating lattice_ecp3_fifo_18x1k_uniq_1(Structure)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(327,5-328,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_17
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_17'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(327,5-328,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(330,5-331,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_24
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_24'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(330,5-331,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(333,5-334,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_18
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_18'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(333,5-334,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(336,5-337,44) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_25
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_25'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(336,5-337,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(339,5-340,57) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_19
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_19'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(339,5-340,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(342,5-343,53) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_40
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_40'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(342,5-343,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(345,5-346,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_26
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_26'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(345,5-346,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(348,5-349,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_27
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_27'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(348,5-349,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(351,5-354,41) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_67
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_67'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(351,5-354,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(356,5-359,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_68
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_68'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(356,5-359,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(361,5-362,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_20
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_20'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(361,5-362,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(364,5-365,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_28
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_28'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(364,5-365,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(367,5-368,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_29
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_29'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(367,5-368,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(370,5-371,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_30
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_30'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(370,5-371,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(373,5-374,41) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_31
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_31'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(373,5-374,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(376,5-377,55) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_32
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_32'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(376,5-377,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(379,5-417,27) (VHDL-1399) going to verilog side to elaborate module DP16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,8-1240,14) (VERI-1018) compiling module DP16KC_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(379,5-417,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(419,5-421,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_249
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_249'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(419,5-421,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(423,5-425,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_250
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_250'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(423,5-425,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(427,5-429,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_251
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_251'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(427,5-429,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(431,5-433,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_252
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_252'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(431,5-433,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(435,5-437,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_253
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_253'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(435,5-437,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(439,5-441,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_254
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_254'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(439,5-441,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(443,5-445,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_255
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_255'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(443,5-445,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(447,5-449,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_256
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_256'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(447,5-449,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(451,5-453,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_257
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_257'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(451,5-453,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(455,5-457,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_258
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_258'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(455,5-457,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(459,5-461,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_259
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_259'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(459,5-461,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(463,5-464,65) (VHDL-1399) going to verilog side to elaborate module FD1S3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,8-248,15) (VERI-1018) compiling module FD1S3BX_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(463,5-464,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(466,5-467,63) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_110
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_110'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(466,5-467,63) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(469,5-471,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_260
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_260'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(469,5-471,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(473,5-475,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_261
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_261'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(473,5-475,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(477,5-479,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_262
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_262'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(477,5-479,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(481,5-483,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_263
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_263'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(481,5-483,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(485,5-487,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_264
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_264'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(485,5-487,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(489,5-491,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_265
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_265'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(489,5-491,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(493,5-495,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_266
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_266'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(493,5-495,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(497,5-499,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_267
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_267'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(497,5-499,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(501,5-503,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_268
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_268'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(501,5-503,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(505,5-507,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_269
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_269'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(505,5-507,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(509,5-511,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_270
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_270'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(509,5-511,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(513,5-515,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_271
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_271'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(513,5-515,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(517,5-519,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_272
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_272'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(517,5-519,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(521,5-523,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_273
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_273'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(521,5-523,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(525,5-527,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_274
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_274'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(525,5-527,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(529,5-531,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_275
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_275'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(529,5-531,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(533,5-535,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_276
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_276'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(533,5-535,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(537,5-539,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_277
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_277'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(537,5-539,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(541,5-543,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_278
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_278'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(541,5-543,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(545,5-547,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_279
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_279'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(545,5-547,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(549,5-551,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_280
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_280'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(549,5-551,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(553,5-555,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_281
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_281'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(553,5-555,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(557,5-558,65) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_111
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_111'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(557,5-558,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(560,5-562,69) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_56
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_56'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(560,5-562,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(564,5-566,68) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_12
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_12'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(564,5-566,68) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(568,5-570,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_13
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_13'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(568,5-570,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(572,5-574,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_14
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_14'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(572,5-574,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(576,5-578,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_15
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_15'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(576,5-578,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(580,5-582,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_16
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_16'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(580,5-582,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(584,5-586,50) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_17
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_17'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(584,5-586,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(588,5-591,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_57
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_57'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(588,5-591,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(593,5-595,36) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_12
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_12'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(593,5-595,36) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(597,5-599,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_13
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_13'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(597,5-599,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(601,5-603,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_14
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_14'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(601,5-603,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(605,5-607,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_15
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_15'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(605,5-607,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(609,5-611,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_16
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_16'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(609,5-611,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(613,5-615,55) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_17
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_17'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(613,5-615,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(617,5-620,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_58
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_58'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(617,5-620,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(622,5-625,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_59
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_59'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(622,5-625,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(627,5-629,38) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_59
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_59'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(627,5-629,38) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(631,5-633,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_60
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_60'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(631,5-633,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(635,5-637,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_61
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_61'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(635,5-637,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(639,5-641,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_62
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_62'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(639,5-641,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(643,5-645,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_63
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_63'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(643,5-645,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(647,5-649,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_64
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_64'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(647,5-649,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(651,5-654,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_60
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_60'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(651,5-654,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(656,5-659,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_61
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_61'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(656,5-659,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(661,5-663,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_59
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_59'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(661,5-663,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(665,5-667,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_60
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_60'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(665,5-667,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(669,5-671,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_61
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_61'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(669,5-671,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(673,5-675,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_62
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_62'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(673,5-675,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(677,5-679,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_63
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_63'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(677,5-679,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(681,5-683,41) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_64
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_64'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(681,5-683,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(685,5-688,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_62
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_62'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(685,5-688,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(690,5-692,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_65
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_65'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(690,5-692,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(694,5-696,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_66
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_66'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(694,5-696,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(698,5-700,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_67
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_67'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(698,5-700,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(702,5-704,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_68
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_68'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(702,5-704,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(706,5-708,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_69
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_69'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(706,5-708,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(710,5-712,41) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_70
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_70'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(710,5-712,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(714,5-717,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_63
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_63'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(714,5-717,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(719,5-721,51) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_65
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_65'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(719,5-721,51) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(723,5-725,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_66
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_66'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(723,5-725,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(727,5-729,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_67
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_67'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(727,5-729,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(731,5-733,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_68
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_68'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(731,5-733,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(735,5-736,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,8-1025,11) (VERI-1018) compiling module VHI_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(735,5-736,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(738,5-740,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_69
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_69'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(738,5-740,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(742,5-744,51) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_70
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_70'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(742,5-744,51) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(746,5-747,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_9
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(746,5-747,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(749,5-751,72) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_64
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_64'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(749,5-751,72) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_CRC.vhd(12,8-12,19) (VHDL-1067) elaborating trb_net_CRC_uniq_0(trb_net_CRC_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_sbuf.vhd(29,8-29,22) (VHDL-1067) elaborating trb_net16_sbuf_uniq_2(trb_net16_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf.vhd(23,8-23,20) (VHDL-1067) elaborating trb_net_sbuf_uniq_1(trb_net_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_obuf_nodata.vhd(8,8-8,29) (VHDL-1067) elaborating trb_net16_obuf_nodata_uniq_1(trb_net16_obuf_nodata_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_obuf.vhd(9,8-9,22) (VHDL-1067) elaborating trb_net16_obuf_uniq_1(trb_net16_obuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_sbuf.vhd(29,8-29,22) (VHDL-1067) elaborating trb_net16_sbuf_uniq_3(trb_net16_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf6.vhd(11,8-11,21) (VHDL-1067) elaborating trb_net_sbuf6_uniq_1(trb_net_sbuf6_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_CRC.vhd(12,8-12,19) (VHDL-1067) elaborating trb_net_CRC_uniq_1(trb_net_CRC_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_api_base.vhd(10,8-10,26) (VHDL-1067) elaborating trb_net16_api_base_uniq_0(trb_net16_api_base_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_sbuf.vhd(29,8-29,22) (VHDL-1067) elaborating trb_net16_sbuf_uniq_4(trb_net16_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf.vhd(23,8-23,20) (VHDL-1067) elaborating trb_net_sbuf_uniq_2(trb_net_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_sbuf.vhd(29,8-29,22) (VHDL-1067) elaborating trb_net16_sbuf_uniq_5(trb_net16_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf.vhd(23,8-23,20) (VHDL-1067) elaborating trb_net_sbuf_uniq_3(trb_net_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf.vhd(23,8-23,20) (VHDL-1067) elaborating trb_net_sbuf_uniq_4(trb_net_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/trb_net16_fifo_arch.vhd(8,8-8,22) (VHDL-1067) elaborating trb_net16_fifo_uniq_2(arch_trb_net16_fifo)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(14,8-14,31) (VHDL-1067) elaborating lattice_ecp3_fifo_18x1k_uniq_2(Structure)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(327,5-328,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_21
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_21'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(327,5-328,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(330,5-331,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_33
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_33'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(330,5-331,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(333,5-334,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_22
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_22'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(333,5-334,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(336,5-337,44) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_34
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_34'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(336,5-337,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(339,5-340,57) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_23
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_23'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(339,5-340,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(342,5-343,53) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_41
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_41'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(342,5-343,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(345,5-346,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_35
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_35'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(345,5-346,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(348,5-349,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_36
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_36'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(348,5-349,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(351,5-354,41) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_69
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_69'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(351,5-354,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(356,5-359,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_70
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_70'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(356,5-359,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(361,5-362,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_24
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_24'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(361,5-362,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(364,5-365,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_37
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_37'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(364,5-365,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(367,5-368,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_38
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_38'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(367,5-368,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(370,5-371,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_39
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_39'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(370,5-371,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(373,5-374,41) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_40
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_40'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(373,5-374,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(376,5-377,55) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_41
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_41'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(376,5-377,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(379,5-417,27) (VHDL-1399) going to verilog side to elaborate module DP16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,8-1240,14) (VERI-1018) compiling module DP16KC_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(379,5-417,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(419,5-421,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_282
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_282'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(419,5-421,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(423,5-425,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_283
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_283'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(423,5-425,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(427,5-429,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_284
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_284'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(427,5-429,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(431,5-433,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_285
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_285'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(431,5-433,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(435,5-437,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_286
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_286'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(435,5-437,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(439,5-441,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_287
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_287'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(439,5-441,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(443,5-445,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_288
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_288'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(443,5-445,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(447,5-449,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_289
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_289'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(447,5-449,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(451,5-453,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_290
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_290'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(451,5-453,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(455,5-457,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_291
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_291'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(455,5-457,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(459,5-461,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_292
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_292'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(459,5-461,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(463,5-464,65) (VHDL-1399) going to verilog side to elaborate module FD1S3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,8-248,15) (VERI-1018) compiling module FD1S3BX_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(463,5-464,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(466,5-467,63) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_112
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_112'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(466,5-467,63) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(469,5-471,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_293
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_293'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(469,5-471,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(473,5-475,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_294
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_294'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(473,5-475,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(477,5-479,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_295
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_295'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(477,5-479,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(481,5-483,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_296
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_296'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(481,5-483,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(485,5-487,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_297
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_297'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(485,5-487,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(489,5-491,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_298
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_298'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(489,5-491,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(493,5-495,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_299
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_299'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(493,5-495,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(497,5-499,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_300
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_300'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(497,5-499,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(501,5-503,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_301
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_301'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(501,5-503,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(505,5-507,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_302
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_302'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(505,5-507,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(509,5-511,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_303
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_303'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(509,5-511,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(513,5-515,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_304
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_304'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(513,5-515,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(517,5-519,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_305
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_305'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(517,5-519,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(521,5-523,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_306
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_306'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(521,5-523,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(525,5-527,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_307
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_307'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(525,5-527,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(529,5-531,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_308
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_308'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(529,5-531,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(533,5-535,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_309
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_309'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(533,5-535,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(537,5-539,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_310
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_310'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(537,5-539,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(541,5-543,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_311
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_311'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(541,5-543,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(545,5-547,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_312
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_312'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(545,5-547,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(549,5-551,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_313
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_313'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(549,5-551,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(553,5-555,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_314
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_314'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(553,5-555,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(557,5-558,65) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_113
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_113'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(557,5-558,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(560,5-562,69) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_65
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_65'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(560,5-562,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(564,5-566,68) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_18
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_18'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(564,5-566,68) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(568,5-570,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_19
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_19'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(568,5-570,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(572,5-574,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_20
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_20'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(572,5-574,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(576,5-578,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_21
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_21'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(576,5-578,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(580,5-582,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_22
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_22'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(580,5-582,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(584,5-586,50) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_23
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_23'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(584,5-586,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(588,5-591,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_66
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_66'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(588,5-591,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(593,5-595,36) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_18
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_18'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(593,5-595,36) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(597,5-599,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_19
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_19'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(597,5-599,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(601,5-603,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_20
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_20'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(601,5-603,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(605,5-607,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_21
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_21'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(605,5-607,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(609,5-611,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_22
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_22'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(609,5-611,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(613,5-615,55) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_23
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_23'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(613,5-615,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(617,5-620,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_67
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_67'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(617,5-620,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(622,5-625,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_68
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_68'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(622,5-625,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(627,5-629,38) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_71
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_71'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(627,5-629,38) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(631,5-633,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_72
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_72'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(631,5-633,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(635,5-637,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_73
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_73'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(635,5-637,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(639,5-641,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_74
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_74'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(639,5-641,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(643,5-645,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_75
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_75'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(643,5-645,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(647,5-649,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_76
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_76'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(647,5-649,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(651,5-654,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_69
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_69'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(651,5-654,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(656,5-659,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_70
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_70'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(656,5-659,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(661,5-663,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_71
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_71'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(661,5-663,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(665,5-667,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_72
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_72'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(665,5-667,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(669,5-671,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_73
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_73'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(669,5-671,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(673,5-675,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_74
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_74'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(673,5-675,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(677,5-679,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_75
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_75'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(677,5-679,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(681,5-683,41) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_76
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_76'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(681,5-683,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(685,5-688,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_71
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_71'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(685,5-688,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(690,5-692,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_77
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_77'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(690,5-692,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(694,5-696,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_78
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_78'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(694,5-696,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(698,5-700,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_79
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_79'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(698,5-700,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(702,5-704,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_80
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_80'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(702,5-704,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(706,5-708,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_81
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_81'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(706,5-708,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(710,5-712,41) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_82
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_82'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(710,5-712,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(714,5-717,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_72
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_72'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(714,5-717,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(719,5-721,51) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_77
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_77'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(719,5-721,51) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(723,5-725,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_78
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_78'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(723,5-725,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(727,5-729,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_79
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_79'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(727,5-729,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(731,5-733,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_80
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_80'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(731,5-733,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(735,5-736,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,8-1025,11) (VERI-1018) compiling module VHI_uniq_9
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(735,5-736,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(738,5-740,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_81
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_81'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(738,5-740,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(742,5-744,51) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_82
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_82'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(742,5-744,51) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(746,5-747,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_10
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_10'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(746,5-747,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(749,5-751,72) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_73
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_73'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(749,5-751,72) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/trb_net16_fifo_arch.vhd(8,8-8,22) (VHDL-1067) elaborating trb_net16_fifo_uniq_3(arch_trb_net16_fifo)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(14,8-14,31) (VHDL-1067) elaborating lattice_ecp3_fifo_18x1k_uniq_3(Structure)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(327,5-328,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_25
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_25'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(327,5-328,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(330,5-331,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_42
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_42'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(330,5-331,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(333,5-334,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_26
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_26'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(333,5-334,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(336,5-337,44) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_43
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_43'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(336,5-337,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(339,5-340,57) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_27
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_27'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(339,5-340,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(342,5-343,53) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_42
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_42'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(342,5-343,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(345,5-346,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_44
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_44'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(345,5-346,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(348,5-349,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_45
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_45'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(348,5-349,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(351,5-354,41) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_71
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_71'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(351,5-354,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(356,5-359,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_72
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_72'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(356,5-359,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(361,5-362,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_28
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_28'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(361,5-362,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(364,5-365,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_46
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_46'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(364,5-365,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(367,5-368,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_47
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_47'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(367,5-368,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(370,5-371,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_48
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_48'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(370,5-371,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(373,5-374,41) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_49
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_49'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(373,5-374,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(376,5-377,55) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_50
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_50'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(376,5-377,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(379,5-417,27) (VHDL-1399) going to verilog side to elaborate module DP16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,8-1240,14) (VERI-1018) compiling module DP16KC_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(379,5-417,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(419,5-421,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_315
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_315'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(419,5-421,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(423,5-425,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_316
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_316'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(423,5-425,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(427,5-429,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_317
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_317'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(427,5-429,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(431,5-433,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_318
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_318'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(431,5-433,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(435,5-437,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_319
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_319'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(435,5-437,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(439,5-441,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_320
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_320'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(439,5-441,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(443,5-445,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_321
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_321'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(443,5-445,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(447,5-449,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_322
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_322'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(447,5-449,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(451,5-453,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_323
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_323'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(451,5-453,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(455,5-457,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_324
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_324'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(455,5-457,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(459,5-461,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_325
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_325'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(459,5-461,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(463,5-464,65) (VHDL-1399) going to verilog side to elaborate module FD1S3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,8-248,15) (VERI-1018) compiling module FD1S3BX_uniq_9
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(463,5-464,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(466,5-467,63) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_114
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_114'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(466,5-467,63) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(469,5-471,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_326
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_326'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(469,5-471,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(473,5-475,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_327
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_327'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(473,5-475,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(477,5-479,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_328
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_328'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(477,5-479,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(481,5-483,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_329
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_329'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(481,5-483,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(485,5-487,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_330
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_330'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(485,5-487,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(489,5-491,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_331
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_331'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(489,5-491,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(493,5-495,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_332
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_332'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(493,5-495,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(497,5-499,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_333
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_333'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(497,5-499,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(501,5-503,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_334
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_334'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(501,5-503,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(505,5-507,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_335
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_335'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(505,5-507,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(509,5-511,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_336
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_336'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(509,5-511,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(513,5-515,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_337
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_337'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(513,5-515,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(517,5-519,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_338
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_338'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(517,5-519,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(521,5-523,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_339
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_339'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(521,5-523,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(525,5-527,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_340
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_340'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(525,5-527,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(529,5-531,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_341
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_341'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(529,5-531,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(533,5-535,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_342
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_342'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(533,5-535,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(537,5-539,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_343
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_343'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(537,5-539,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(541,5-543,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_344
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_344'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(541,5-543,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(545,5-547,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_345
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_345'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(545,5-547,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(549,5-551,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_346
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_346'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(549,5-551,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(553,5-555,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_347
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_347'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(553,5-555,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(557,5-558,65) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_115
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_115'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(557,5-558,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(560,5-562,69) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_74
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_74'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(560,5-562,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(564,5-566,68) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_24
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_24'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(564,5-566,68) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(568,5-570,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_25
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_25'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(568,5-570,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(572,5-574,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_26
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_26'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(572,5-574,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(576,5-578,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_27
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_27'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(576,5-578,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(580,5-582,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_28
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_28'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(580,5-582,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(584,5-586,50) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_29
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_29'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(584,5-586,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(588,5-591,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_75
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_75'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(588,5-591,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(593,5-595,36) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_24
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_24'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(593,5-595,36) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(597,5-599,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_25
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_25'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(597,5-599,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(601,5-603,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_26
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_26'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(601,5-603,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(605,5-607,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_27
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_27'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(605,5-607,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(609,5-611,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_28
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_28'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(609,5-611,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(613,5-615,55) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_29
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_29'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(613,5-615,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(617,5-620,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_76
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_76'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(617,5-620,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(622,5-625,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_77
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_77'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(622,5-625,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(627,5-629,38) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_83
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_83'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(627,5-629,38) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(631,5-633,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_84
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_84'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(631,5-633,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(635,5-637,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_85
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_85'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(635,5-637,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(639,5-641,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_86
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_86'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(639,5-641,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(643,5-645,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_87
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_87'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(643,5-645,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(647,5-649,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_88
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_88'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(647,5-649,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(651,5-654,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_78
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_78'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(651,5-654,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(656,5-659,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_79
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_79'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(656,5-659,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(661,5-663,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_83
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_83'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(661,5-663,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(665,5-667,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_84
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_84'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(665,5-667,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(669,5-671,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_85
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_85'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(669,5-671,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(673,5-675,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_86
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_86'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(673,5-675,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(677,5-679,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_87
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_87'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(677,5-679,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(681,5-683,41) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_88
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_88'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(681,5-683,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(685,5-688,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_80
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_80'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(685,5-688,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(690,5-692,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_89
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_89'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(690,5-692,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(694,5-696,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_90
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_90'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(694,5-696,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(698,5-700,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_91
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_91'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(698,5-700,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(702,5-704,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_92
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_92'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(702,5-704,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(706,5-708,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_93
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_93'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(706,5-708,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(710,5-712,41) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_94
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_94'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(710,5-712,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(714,5-717,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_81
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_81'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(714,5-717,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(719,5-721,51) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_89
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_89'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(719,5-721,51) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(723,5-725,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_90
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_90'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(723,5-725,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(727,5-729,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_91
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_91'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(727,5-729,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(731,5-733,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_92
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_92'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(731,5-733,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(735,5-736,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,8-1025,11) (VERI-1018) compiling module VHI_uniq_10
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_10'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(735,5-736,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(738,5-740,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_93
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_93'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(738,5-740,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(742,5-744,51) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_94
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_94'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(742,5-744,51) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(746,5-747,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_11
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_11'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(746,5-747,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(749,5-751,72) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_82
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_82'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(749,5-751,72) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_ipudata.vhd(9,8-9,25) (VHDL-1067) elaborating trb_net16_ipudata_uniq_0(trb_net16_ipudata_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_term_buf.vhd(12,8-12,26) (VHDL-1067) elaborating trb_net16_term_buf_uniq_0(trb_net16_term_buf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_iobuf.vhd(12,8-12,23) (VHDL-1067) elaborating trb_net16_iobuf_uniq_2(trb_net16_iobuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_ibuf.vhd(13,8-13,22) (VHDL-1067) elaborating trb_net16_ibuf_uniq_2(trb_net16_ibuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/trb_net16_fifo_arch.vhd(8,8-8,22) (VHDL-1067) elaborating trb_net16_fifo_uniq_4(arch_trb_net16_fifo)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(14,8-14,31) (VHDL-1067) elaborating lattice_ecp3_fifo_18x1k_uniq_4(Structure)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(327,5-328,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_29
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_29'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(327,5-328,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(330,5-331,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_51
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_51'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(330,5-331,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(333,5-334,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_30
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_30'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(333,5-334,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(336,5-337,44) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_52
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_52'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(336,5-337,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(339,5-340,57) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_31
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_31'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(339,5-340,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(342,5-343,53) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_43
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_43'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(342,5-343,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(345,5-346,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_53
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_53'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(345,5-346,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(348,5-349,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_54
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_54'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(348,5-349,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(351,5-354,41) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_73
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_73'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(351,5-354,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(356,5-359,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_74
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_74'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(356,5-359,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(361,5-362,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_32
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_32'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(361,5-362,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(364,5-365,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_55
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_55'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(364,5-365,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(367,5-368,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_56
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_56'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(367,5-368,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(370,5-371,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_57
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_57'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(370,5-371,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(373,5-374,41) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_58
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_58'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(373,5-374,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(376,5-377,55) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_59
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_59'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(376,5-377,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(379,5-417,27) (VHDL-1399) going to verilog side to elaborate module DP16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,8-1240,14) (VERI-1018) compiling module DP16KC_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(379,5-417,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(419,5-421,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_348
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_348'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(419,5-421,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(423,5-425,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_349
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_349'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(423,5-425,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(427,5-429,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_350
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_350'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(427,5-429,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(431,5-433,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_351
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_351'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(431,5-433,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(435,5-437,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_352
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_352'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(435,5-437,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(439,5-441,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_353
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_353'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(439,5-441,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(443,5-445,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_354
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_354'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(443,5-445,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(447,5-449,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_355
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_355'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(447,5-449,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(451,5-453,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_356
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_356'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(451,5-453,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(455,5-457,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_357
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_357'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(455,5-457,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(459,5-461,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_358
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_358'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(459,5-461,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(463,5-464,65) (VHDL-1399) going to verilog side to elaborate module FD1S3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,8-248,15) (VERI-1018) compiling module FD1S3BX_uniq_10
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_10'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(463,5-464,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(466,5-467,63) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_116
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_116'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(466,5-467,63) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(469,5-471,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_359
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_359'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(469,5-471,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(473,5-475,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_360
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_360'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(473,5-475,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(477,5-479,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_361
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_361'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(477,5-479,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(481,5-483,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_362
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_362'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(481,5-483,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(485,5-487,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_363
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_363'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(485,5-487,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(489,5-491,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_364
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_364'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(489,5-491,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(493,5-495,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_365
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_365'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(493,5-495,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(497,5-499,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_366
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_366'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(497,5-499,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(501,5-503,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_367
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_367'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(501,5-503,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(505,5-507,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_368
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_368'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(505,5-507,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(509,5-511,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_369
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_369'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(509,5-511,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(513,5-515,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_370
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_370'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(513,5-515,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(517,5-519,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_371
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_371'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(517,5-519,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(521,5-523,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_372
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_372'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(521,5-523,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(525,5-527,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_373
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_373'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(525,5-527,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(529,5-531,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_374
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_374'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(529,5-531,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(533,5-535,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_375
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_375'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(533,5-535,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(537,5-539,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_376
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_376'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(537,5-539,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(541,5-543,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_377
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_377'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(541,5-543,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(545,5-547,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_378
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_378'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(545,5-547,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(549,5-551,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_379
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_379'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(549,5-551,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(553,5-555,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_380
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_380'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(553,5-555,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(557,5-558,65) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_117
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_117'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(557,5-558,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(560,5-562,69) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_83
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_83'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(560,5-562,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(564,5-566,68) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_30
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_30'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(564,5-566,68) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(568,5-570,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_31
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_31'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(568,5-570,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(572,5-574,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_32
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_32'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(572,5-574,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(576,5-578,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_33
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_33'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(576,5-578,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(580,5-582,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_34
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_34'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(580,5-582,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(584,5-586,50) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_35
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_35'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(584,5-586,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(588,5-591,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_84
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_84'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(588,5-591,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(593,5-595,36) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_30
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_30'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(593,5-595,36) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(597,5-599,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_31
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_31'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(597,5-599,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(601,5-603,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_32
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_32'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(601,5-603,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(605,5-607,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_33
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_33'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(605,5-607,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(609,5-611,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_34
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_34'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(609,5-611,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(613,5-615,55) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_35
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_35'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(613,5-615,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(617,5-620,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_85
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_85'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(617,5-620,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(622,5-625,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_86
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_86'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(622,5-625,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(627,5-629,38) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_95
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_95'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(627,5-629,38) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(631,5-633,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_96
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_96'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(631,5-633,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(635,5-637,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_97
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_97'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(635,5-637,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(639,5-641,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_98
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_98'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(639,5-641,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(643,5-645,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_99
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_99'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(643,5-645,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(647,5-649,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_100
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_100'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(647,5-649,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(651,5-654,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_87
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_87'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(651,5-654,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(656,5-659,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_88
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_88'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(656,5-659,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(661,5-663,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_95
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_95'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(661,5-663,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(665,5-667,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_96
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_96'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(665,5-667,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(669,5-671,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_97
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_97'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(669,5-671,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(673,5-675,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_98
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_98'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(673,5-675,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(677,5-679,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_99
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_99'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(677,5-679,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(681,5-683,41) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_100
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_100'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(681,5-683,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(685,5-688,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_89
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_89'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(685,5-688,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(690,5-692,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_101
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_101'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(690,5-692,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(694,5-696,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_102
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_102'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(694,5-696,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(698,5-700,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_103
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_103'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(698,5-700,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(702,5-704,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_104
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_104'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(702,5-704,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(706,5-708,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_105
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_105'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(706,5-708,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(710,5-712,41) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_106
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_106'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(710,5-712,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(714,5-717,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_90
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_90'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(714,5-717,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(719,5-721,51) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_101
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_101'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(719,5-721,51) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(723,5-725,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_102
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_102'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(723,5-725,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(727,5-729,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_103
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_103'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(727,5-729,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(731,5-733,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_104
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_104'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(731,5-733,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(735,5-736,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,8-1025,11) (VERI-1018) compiling module VHI_uniq_11
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_11'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(735,5-736,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(738,5-740,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_105
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_105'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(738,5-740,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(742,5-744,51) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_106
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_106'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(742,5-744,51) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(746,5-747,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_12
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_12'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(746,5-747,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(749,5-751,72) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_91
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_91'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(749,5-751,72) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_CRC.vhd(12,8-12,19) (VHDL-1067) elaborating trb_net_CRC_uniq_2(trb_net_CRC_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_sbuf.vhd(29,8-29,22) (VHDL-1067) elaborating trb_net16_sbuf_uniq_6(trb_net16_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf.vhd(23,8-23,20) (VHDL-1067) elaborating trb_net_sbuf_uniq_5(trb_net_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_obuf_nodata.vhd(8,8-8,29) (VHDL-1067) elaborating trb_net16_obuf_nodata_uniq_2(trb_net16_obuf_nodata_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_obuf.vhd(9,8-9,22) (VHDL-1067) elaborating trb_net16_obuf_uniq_2(trb_net16_obuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_sbuf.vhd(29,8-29,22) (VHDL-1067) elaborating trb_net16_sbuf_uniq_7(trb_net16_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf6.vhd(11,8-11,21) (VHDL-1067) elaborating trb_net_sbuf6_uniq_2(trb_net_sbuf6_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_CRC.vhd(12,8-12,19) (VHDL-1067) elaborating trb_net_CRC_uniq_3(trb_net_CRC_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_api_base.vhd(10,8-10,26) (VHDL-1067) elaborating trb_net16_api_base_uniq_1(trb_net16_api_base_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_sbuf.vhd(29,8-29,22) (VHDL-1067) elaborating trb_net16_sbuf_uniq_8(trb_net16_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf.vhd(23,8-23,20) (VHDL-1067) elaborating trb_net_sbuf_uniq_6(trb_net_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_sbuf.vhd(29,8-29,22) (VHDL-1067) elaborating trb_net16_sbuf_uniq_9(trb_net16_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf.vhd(23,8-23,20) (VHDL-1067) elaborating trb_net_sbuf_uniq_7(trb_net_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf.vhd(23,8-23,20) (VHDL-1067) elaborating trb_net_sbuf_uniq_8(trb_net_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/trb_net16_fifo_arch.vhd(8,8-8,22) (VHDL-1067) elaborating trb_net16_fifo_uniq_5(arch_trb_net16_fifo)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(14,8-14,31) (VHDL-1067) elaborating lattice_ecp3_fifo_18x1k_uniq_5(Structure)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(327,5-328,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_33
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_33'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(327,5-328,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(330,5-331,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_60
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_60'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(330,5-331,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(333,5-334,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_34
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_34'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(333,5-334,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(336,5-337,44) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_61
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_61'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(336,5-337,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(339,5-340,57) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_35
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_35'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(339,5-340,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(342,5-343,53) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_44
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_44'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(342,5-343,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(345,5-346,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_62
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_62'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(345,5-346,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(348,5-349,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_63
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_63'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(348,5-349,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(351,5-354,41) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_75
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_75'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(351,5-354,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(356,5-359,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_76
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_76'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(356,5-359,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(361,5-362,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_36
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_36'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(361,5-362,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(364,5-365,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_64
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_64'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(364,5-365,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(367,5-368,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_65
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_65'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(367,5-368,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(370,5-371,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_66
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_66'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(370,5-371,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(373,5-374,41) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_67
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_67'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(373,5-374,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(376,5-377,55) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_68
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_68'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(376,5-377,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(379,5-417,27) (VHDL-1399) going to verilog side to elaborate module DP16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,8-1240,14) (VERI-1018) compiling module DP16KC_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(379,5-417,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(419,5-421,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_381
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_381'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(419,5-421,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(423,5-425,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_382
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_382'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(423,5-425,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(427,5-429,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_383
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_383'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(427,5-429,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(431,5-433,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_384
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_384'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(431,5-433,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(435,5-437,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_385
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_385'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(435,5-437,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(439,5-441,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_386
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_386'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(439,5-441,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(443,5-445,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_387
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_387'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(443,5-445,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(447,5-449,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_388
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_388'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(447,5-449,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(451,5-453,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_389
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_389'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(451,5-453,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(455,5-457,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_390
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_390'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(455,5-457,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(459,5-461,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_391
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_391'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(459,5-461,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(463,5-464,65) (VHDL-1399) going to verilog side to elaborate module FD1S3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,8-248,15) (VERI-1018) compiling module FD1S3BX_uniq_11
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_11'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(463,5-464,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(466,5-467,63) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_118
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_118'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(466,5-467,63) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(469,5-471,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_392
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_392'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(469,5-471,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(473,5-475,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_393
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_393'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(473,5-475,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(477,5-479,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_394
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_394'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(477,5-479,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(481,5-483,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_395
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_395'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(481,5-483,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(485,5-487,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_396
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_396'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(485,5-487,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(489,5-491,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_397
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_397'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(489,5-491,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(493,5-495,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_398
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_398'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(493,5-495,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(497,5-499,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_399
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_399'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(497,5-499,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(501,5-503,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_400
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_400'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(501,5-503,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(505,5-507,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_401
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_401'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(505,5-507,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(509,5-511,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_402
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_402'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(509,5-511,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(513,5-515,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_403
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_403'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(513,5-515,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(517,5-519,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_404
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_404'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(517,5-519,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(521,5-523,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_405
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_405'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(521,5-523,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(525,5-527,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_406
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_406'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(525,5-527,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(529,5-531,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_407
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_407'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(529,5-531,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(533,5-535,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_408
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_408'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(533,5-535,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(537,5-539,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_409
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_409'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(537,5-539,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(541,5-543,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_410
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_410'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(541,5-543,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(545,5-547,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_411
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_411'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(545,5-547,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(549,5-551,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_412
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_412'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(549,5-551,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(553,5-555,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_413
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_413'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(553,5-555,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(557,5-558,65) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_119
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_119'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(557,5-558,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(560,5-562,69) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_92
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_92'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(560,5-562,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(564,5-566,68) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_36
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_36'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(564,5-566,68) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(568,5-570,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_37
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_37'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(568,5-570,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(572,5-574,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_38
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_38'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(572,5-574,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(576,5-578,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_39
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_39'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(576,5-578,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(580,5-582,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_40
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_40'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(580,5-582,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(584,5-586,50) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_41
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_41'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(584,5-586,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(588,5-591,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_93
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_93'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(588,5-591,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(593,5-595,36) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_36
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_36'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(593,5-595,36) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(597,5-599,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_37
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_37'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(597,5-599,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(601,5-603,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_38
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_38'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(601,5-603,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(605,5-607,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_39
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_39'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(605,5-607,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(609,5-611,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_40
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_40'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(609,5-611,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(613,5-615,55) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_41
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_41'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(613,5-615,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(617,5-620,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_94
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_94'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(617,5-620,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(622,5-625,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_95
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_95'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(622,5-625,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(627,5-629,38) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_107
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_107'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(627,5-629,38) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(631,5-633,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_108
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_108'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(631,5-633,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(635,5-637,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_109
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_109'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(635,5-637,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(639,5-641,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_110
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_110'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(639,5-641,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(643,5-645,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_111
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_111'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(643,5-645,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(647,5-649,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_112
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_112'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(647,5-649,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(651,5-654,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_96
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_96'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(651,5-654,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(656,5-659,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_97
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_97'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(656,5-659,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(661,5-663,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_107
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_107'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(661,5-663,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(665,5-667,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_108
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_108'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(665,5-667,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(669,5-671,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_109
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_109'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(669,5-671,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(673,5-675,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_110
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_110'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(673,5-675,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(677,5-679,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_111
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_111'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(677,5-679,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(681,5-683,41) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_112
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_112'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(681,5-683,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(685,5-688,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_98
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_98'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(685,5-688,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(690,5-692,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_113
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_113'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(690,5-692,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(694,5-696,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_114
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_114'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(694,5-696,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(698,5-700,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_115
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_115'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(698,5-700,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(702,5-704,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_116
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_116'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(702,5-704,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(706,5-708,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_117
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_117'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(706,5-708,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(710,5-712,41) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_118
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_118'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(710,5-712,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(714,5-717,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_99
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_99'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(714,5-717,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(719,5-721,51) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_113
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_113'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(719,5-721,51) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(723,5-725,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_114
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_114'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(723,5-725,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(727,5-729,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_115
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_115'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(727,5-729,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(731,5-733,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_116
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_116'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(731,5-733,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(735,5-736,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,8-1025,11) (VERI-1018) compiling module VHI_uniq_12
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_12'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(735,5-736,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(738,5-740,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_117
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_117'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(738,5-740,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(742,5-744,51) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_118
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_118'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(742,5-744,51) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(746,5-747,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_13
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_13'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(746,5-747,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(749,5-751,72) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_100
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_100'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(749,5-751,72) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/trb_net16_fifo_arch.vhd(8,8-8,22) (VHDL-1067) elaborating trb_net16_fifo_uniq_6(arch_trb_net16_fifo)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(14,8-14,31) (VHDL-1067) elaborating lattice_ecp3_fifo_18x1k_uniq_6(Structure)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(327,5-328,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_37
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_37'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(327,5-328,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(330,5-331,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_69
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_69'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(330,5-331,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(333,5-334,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_38
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_38'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(333,5-334,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(336,5-337,44) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_70
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_70'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(336,5-337,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(339,5-340,57) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_39
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_39'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(339,5-340,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(342,5-343,53) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_45
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_45'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(342,5-343,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(345,5-346,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_71
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_71'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(345,5-346,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(348,5-349,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_72
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_72'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(348,5-349,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(351,5-354,41) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_77
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_77'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(351,5-354,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(356,5-359,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_78
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_78'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(356,5-359,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(361,5-362,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_40
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_40'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(361,5-362,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(364,5-365,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_73
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_73'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(364,5-365,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(367,5-368,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_74
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_74'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(367,5-368,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(370,5-371,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_75
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_75'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(370,5-371,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(373,5-374,41) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_76
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_76'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(373,5-374,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(376,5-377,55) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_77
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_77'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(376,5-377,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(379,5-417,27) (VHDL-1399) going to verilog side to elaborate module DP16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,8-1240,14) (VERI-1018) compiling module DP16KC_uniq_9
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(379,5-417,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(419,5-421,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_414
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_414'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(419,5-421,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(423,5-425,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_415
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_415'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(423,5-425,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(427,5-429,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_416
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_416'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(427,5-429,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(431,5-433,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_417
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_417'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(431,5-433,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(435,5-437,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_418
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_418'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(435,5-437,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(439,5-441,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_419
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_419'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(439,5-441,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(443,5-445,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_420
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_420'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(443,5-445,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(447,5-449,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_421
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_421'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(447,5-449,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(451,5-453,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_422
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_422'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(451,5-453,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(455,5-457,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_423
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_423'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(455,5-457,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(459,5-461,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_424
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_424'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(459,5-461,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(463,5-464,65) (VHDL-1399) going to verilog side to elaborate module FD1S3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,8-248,15) (VERI-1018) compiling module FD1S3BX_uniq_12
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_12'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(463,5-464,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(466,5-467,63) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_120
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_120'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(466,5-467,63) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(469,5-471,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_425
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_425'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(469,5-471,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(473,5-475,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_426
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_426'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(473,5-475,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(477,5-479,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_427
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_427'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(477,5-479,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(481,5-483,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_428
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_428'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(481,5-483,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(485,5-487,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_429
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_429'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(485,5-487,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(489,5-491,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_430
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_430'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(489,5-491,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(493,5-495,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_431
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_431'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(493,5-495,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(497,5-499,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_432
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_432'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(497,5-499,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(501,5-503,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_433
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_433'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(501,5-503,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(505,5-507,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_434
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_434'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(505,5-507,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(509,5-511,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_435
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_435'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(509,5-511,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(513,5-515,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_436
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_436'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(513,5-515,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(517,5-519,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_437
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_437'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(517,5-519,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(521,5-523,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_438
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_438'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(521,5-523,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(525,5-527,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_439
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_439'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(525,5-527,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(529,5-531,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_440
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_440'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(529,5-531,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(533,5-535,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_441
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_441'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(533,5-535,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(537,5-539,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_442
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_442'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(537,5-539,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(541,5-543,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_443
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_443'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(541,5-543,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(545,5-547,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_444
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_444'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(545,5-547,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(549,5-551,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_445
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_445'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(549,5-551,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(553,5-555,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_446
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_446'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(553,5-555,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(557,5-558,65) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_121
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_121'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(557,5-558,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(560,5-562,69) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_101
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_101'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(560,5-562,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(564,5-566,68) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_42
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_42'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(564,5-566,68) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(568,5-570,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_43
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_43'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(568,5-570,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(572,5-574,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_44
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_44'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(572,5-574,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(576,5-578,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_45
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_45'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(576,5-578,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(580,5-582,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_46
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_46'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(580,5-582,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(584,5-586,50) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_47
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_47'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(584,5-586,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(588,5-591,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_102
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_102'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(588,5-591,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(593,5-595,36) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_42
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_42'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(593,5-595,36) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(597,5-599,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_43
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_43'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(597,5-599,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(601,5-603,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_44
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_44'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(601,5-603,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(605,5-607,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_45
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_45'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(605,5-607,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(609,5-611,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_46
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_46'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(609,5-611,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(613,5-615,55) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_47
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_47'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(613,5-615,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(617,5-620,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_103
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_103'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(617,5-620,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(622,5-625,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_104
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_104'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(622,5-625,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(627,5-629,38) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_119
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_119'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(627,5-629,38) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(631,5-633,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_120
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_120'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(631,5-633,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(635,5-637,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_121
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_121'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(635,5-637,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(639,5-641,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_122
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_122'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(639,5-641,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(643,5-645,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_123
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_123'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(643,5-645,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(647,5-649,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_124
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_124'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(647,5-649,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(651,5-654,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_105
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_105'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(651,5-654,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(656,5-659,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_106
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_106'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(656,5-659,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(661,5-663,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_119
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_119'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(661,5-663,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(665,5-667,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_120
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_120'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(665,5-667,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(669,5-671,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_121
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_121'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(669,5-671,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(673,5-675,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_122
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_122'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(673,5-675,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(677,5-679,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_123
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_123'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(677,5-679,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(681,5-683,41) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_124
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_124'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(681,5-683,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(685,5-688,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_107
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_107'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(685,5-688,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(690,5-692,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_125
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_125'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(690,5-692,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(694,5-696,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_126
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_126'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(694,5-696,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(698,5-700,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_127
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_127'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(698,5-700,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(702,5-704,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_128
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_128'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(702,5-704,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(706,5-708,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_129
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_129'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(706,5-708,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(710,5-712,41) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_130
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_130'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(710,5-712,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(714,5-717,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_108
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_108'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(714,5-717,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(719,5-721,51) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_125
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_125'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(719,5-721,51) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(723,5-725,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_126
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_126'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(723,5-725,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(727,5-729,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_127
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_127'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(727,5-729,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(731,5-733,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_128
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_128'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(731,5-733,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(735,5-736,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,8-1025,11) (VERI-1018) compiling module VHI_uniq_13
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_13'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(735,5-736,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(738,5-740,50) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_129
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_129'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(738,5-740,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(742,5-744,51) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_130
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_130'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(742,5-744,51) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(746,5-747,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_14
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_14'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(746,5-747,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(749,5-751,72) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_109
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_109'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd(749,5-751,72) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regIO.vhd(13,8-13,23) (VHDL-1067) elaborating trb_net16_regIO_uniq_0(trb_net16_regIO_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_pattern_gen.vhd(13,8-13,27) (VHDL-1067) elaborating trb_net_pattern_gen_uniq_0(trb_net_pattern_gen_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_addresses.vhd(9,8-9,27) (VHDL-1067) elaborating trb_net16_addresses_uniq_0(trb_net16_addresses_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_16x16_dp.vhd(6,8-6,20) (VHDL-1067) elaborating ram_16x16_dp_uniq_0(ram_16x16_dp_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/rom_16x8.vhd(9,8-9,16) (VHDL-1067) elaborating rom_16x8_uniq_0(rom_16x8_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_onewire.vhd(10,8-10,23) (VHDL-1067) elaborating trb_net_onewire_uniq_0(trb_net_onewire_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_io_multiplexer.vhd(11,8-11,32) (VHDL-1067) elaborating trb_net16_io_multiplexer_uniq_0(trb_net16_io_multiplexer_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_sbuf.vhd(29,8-29,22) (VHDL-1067) elaborating trb_net16_sbuf_uniq_10(trb_net16_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf5.vhd(18,8-18,21) (VHDL-1067) elaborating trb_net_sbuf5_uniq_0(trb_net_sbuf5_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(14,8-14,23) (VHDL-1067) elaborating fifo_19x16_obuf_uniq_0(Structure)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(296,5-297,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_41
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_41'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(296,5-297,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(299,5-300,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_78
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_78'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(299,5-300,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(302,5-303,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_42
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_42'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(302,5-303,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(305,5-306,44) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_79
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_79'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(305,5-306,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(308,5-309,57) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_43
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_43'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(308,5-309,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(311,5-312,53) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_46
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_46'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(311,5-312,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(314,5-315,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_80
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_80'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(314,5-315,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(317,5-318,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_81
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_81'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(317,5-318,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(320,5-323,41) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_79
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_79'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(320,5-323,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(325,5-328,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_80
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_80'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(325,5-328,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(330,5-331,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_44
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_44'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(330,5-331,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(333,5-334,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_82
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_82'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(333,5-334,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(336,5-337,60) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_47
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_47'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(336,5-337,60) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(339,5-340,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_83
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_83'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(339,5-340,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(342,5-374,52) (VHDL-1399) going to verilog side to elaborate module PDPW16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,8-1347,16) (VERI-1018) compiling module PDPW16KC_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,1-1448,10) (VERI-9000) elaborating module 'PDPW16KC_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(342,5-374,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(376,5-378,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_447
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_447'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(376,5-378,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(380,5-382,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_448
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_448'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(380,5-382,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(384,5-386,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_449
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_449'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(384,5-386,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(388,5-390,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_450
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_450'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(388,5-390,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(392,5-394,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_451
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_451'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(392,5-394,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(396,5-397,65) (VHDL-1399) going to verilog side to elaborate module FD1S3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,8-248,15) (VERI-1018) compiling module FD1S3BX_uniq_13
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_13'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(396,5-397,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(399,5-400,63) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_122
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_122'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(399,5-400,63) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(402,5-404,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_19
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_19'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(402,5-404,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(406,5-408,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_452
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_452'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(406,5-408,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(410,5-412,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_453
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_453'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(410,5-412,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(414,5-416,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_454
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_454'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(414,5-416,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(418,5-420,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_455
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_455'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(418,5-420,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(422,5-424,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_20
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_20'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(422,5-424,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(426,5-428,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_456
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_456'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(426,5-428,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(430,5-432,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_457
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_457'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(430,5-432,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(434,5-436,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_458
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_458'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(434,5-436,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(438,5-440,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_459
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_459'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(438,5-440,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(442,5-444,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_460
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_460'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(442,5-444,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(446,5-448,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_461
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_461'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(446,5-448,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(450,5-452,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_462
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_462'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(450,5-452,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(454,5-456,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_463
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_463'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(454,5-456,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(458,5-460,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_464
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_464'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(458,5-460,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(462,5-464,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_465
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_465'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(462,5-464,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(466,5-468,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_466
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_466'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(466,5-468,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(470,5-472,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_467
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_467'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(470,5-472,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(474,5-476,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_468
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_468'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(474,5-476,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(478,5-480,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_469
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_469'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(478,5-480,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(482,5-483,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_123
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_123'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(482,5-483,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(485,5-486,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_124
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_124'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(485,5-486,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(488,5-489,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_125
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_125'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(488,5-489,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(491,5-492,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_126
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_126'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(491,5-492,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(494,5-495,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_127
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_127'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(494,5-495,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(497,5-498,67) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_128
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_128'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(497,5-498,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(500,5-502,69) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_110
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_110'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(500,5-502,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(504,5-506,68) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_48
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_48'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(504,5-506,68) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(508,5-510,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_49
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_49'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(508,5-510,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(512,5-514,49) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_50
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_50'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(512,5-514,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(516,5-519,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_111
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_111'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(516,5-519,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(521,5-523,36) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_48
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_48'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(521,5-523,36) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(525,5-527,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_49
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_49'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(525,5-527,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(529,5-531,55) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_50
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_50'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(529,5-531,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(533,5-536,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_112
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_112'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(533,5-536,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(538,5-541,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_113
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_113'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(538,5-541,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(543,5-545,38) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_131
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_131'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(543,5-545,38) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(547,5-549,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_132
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_132'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(547,5-549,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(551,5-553,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_133
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_133'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(551,5-553,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(555,5-558,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_114
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_114'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(555,5-558,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(560,5-563,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_115
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_115'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(560,5-563,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(565,5-567,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_131
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_131'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(565,5-567,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(569,5-571,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_132
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_132'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(569,5-571,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(573,5-575,40) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_133
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_133'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(573,5-575,40) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(577,5-578,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,8-1025,11) (VERI-1018) compiling module VHI_uniq_14
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_14'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(577,5-578,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(580,5-583,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_116
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_116'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(580,5-583,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(585,5-587,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_134
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_134'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(585,5-587,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(589,5-591,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_135
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_135'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(589,5-591,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(593,5-595,40) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_136
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_136'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(593,5-595,40) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(597,5-599,67) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(597,5-599,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(601,5-603,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(601,5-603,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(605,5-608,29) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(605,5-608,29) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(610,5-612,73) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_117
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_117'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(610,5-612,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(614,5-616,64) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_118
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_118'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(614,5-616,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(618,5-620,59) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_134
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_134'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(618,5-620,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(622,5-624,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_135
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_135'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(622,5-624,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(626,5-628,53) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_136
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_136'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(626,5-628,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(630,5-631,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_15
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_15'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(630,5-631,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(633,5-636,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_119
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_119'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(633,5-636,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_sbuf.vhd(29,8-29,22) (VHDL-1067) elaborating trb_net16_sbuf_uniq_11(trb_net16_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf5.vhd(18,8-18,21) (VHDL-1067) elaborating trb_net_sbuf5_uniq_1(trb_net_sbuf5_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(14,8-14,23) (VHDL-1067) elaborating fifo_19x16_obuf_uniq_1(Structure)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(296,5-297,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_45
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_45'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(296,5-297,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(299,5-300,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_84
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_84'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(299,5-300,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(302,5-303,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_46
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_46'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(302,5-303,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(305,5-306,44) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_85
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_85'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(305,5-306,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(308,5-309,57) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_47
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_47'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(308,5-309,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(311,5-312,53) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_48
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_48'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(311,5-312,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(314,5-315,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_86
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_86'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(314,5-315,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(317,5-318,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_87
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_87'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(317,5-318,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(320,5-323,41) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_81
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_81'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(320,5-323,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(325,5-328,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_82
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_82'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(325,5-328,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(330,5-331,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_48
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_48'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(330,5-331,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(333,5-334,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_88
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_88'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(333,5-334,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(336,5-337,60) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_49
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_49'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(336,5-337,60) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(339,5-340,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_89
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_89'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(339,5-340,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(342,5-374,52) (VHDL-1399) going to verilog side to elaborate module PDPW16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,8-1347,16) (VERI-1018) compiling module PDPW16KC_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,1-1448,10) (VERI-9000) elaborating module 'PDPW16KC_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(342,5-374,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(376,5-378,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_470
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_470'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(376,5-378,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(380,5-382,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_471
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_471'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(380,5-382,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(384,5-386,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_472
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_472'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(384,5-386,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(388,5-390,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_473
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_473'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(388,5-390,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(392,5-394,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_474
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_474'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(392,5-394,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(396,5-397,65) (VHDL-1399) going to verilog side to elaborate module FD1S3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,8-248,15) (VERI-1018) compiling module FD1S3BX_uniq_14
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_14'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(396,5-397,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(399,5-400,63) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_129
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_129'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(399,5-400,63) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(402,5-404,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_21
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_21'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(402,5-404,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(406,5-408,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_475
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_475'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(406,5-408,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(410,5-412,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_476
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_476'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(410,5-412,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(414,5-416,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_477
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_477'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(414,5-416,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(418,5-420,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_478
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_478'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(418,5-420,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(422,5-424,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_22
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_22'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(422,5-424,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(426,5-428,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_479
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_479'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(426,5-428,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(430,5-432,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_480
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_480'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(430,5-432,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(434,5-436,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_481
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_481'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(434,5-436,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(438,5-440,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_482
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_482'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(438,5-440,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(442,5-444,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_483
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_483'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(442,5-444,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(446,5-448,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_484
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_484'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(446,5-448,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(450,5-452,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_485
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_485'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(450,5-452,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(454,5-456,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_486
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_486'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(454,5-456,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(458,5-460,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_487
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_487'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(458,5-460,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(462,5-464,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_488
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_488'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(462,5-464,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(466,5-468,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_489
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_489'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(466,5-468,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(470,5-472,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_490
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_490'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(470,5-472,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(474,5-476,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_491
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_491'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(474,5-476,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(478,5-480,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_492
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_492'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(478,5-480,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(482,5-483,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_130
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_130'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(482,5-483,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(485,5-486,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_131
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_131'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(485,5-486,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(488,5-489,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_132
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_132'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(488,5-489,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(491,5-492,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_133
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_133'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(491,5-492,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(494,5-495,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_134
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_134'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(494,5-495,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(497,5-498,67) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_135
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_135'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(497,5-498,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(500,5-502,69) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_120
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_120'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(500,5-502,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(504,5-506,68) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_51
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_51'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(504,5-506,68) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(508,5-510,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_52
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_52'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(508,5-510,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(512,5-514,49) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_53
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_53'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(512,5-514,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(516,5-519,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_121
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_121'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(516,5-519,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(521,5-523,36) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_51
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_51'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(521,5-523,36) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(525,5-527,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_52
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_52'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(525,5-527,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(529,5-531,55) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_53
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_53'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(529,5-531,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(533,5-536,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_122
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_122'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(533,5-536,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(538,5-541,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_123
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_123'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(538,5-541,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(543,5-545,38) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_137
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_137'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(543,5-545,38) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(547,5-549,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_138
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_138'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(547,5-549,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(551,5-553,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_139
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_139'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(551,5-553,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(555,5-558,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_124
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_124'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(555,5-558,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(560,5-563,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_125
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_125'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(560,5-563,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(565,5-567,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_137
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_137'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(565,5-567,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(569,5-571,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_138
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_138'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(569,5-571,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(573,5-575,40) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_139
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_139'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(573,5-575,40) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(577,5-578,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,8-1025,11) (VERI-1018) compiling module VHI_uniq_15
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_15'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(577,5-578,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(580,5-583,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_126
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_126'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(580,5-583,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(585,5-587,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_140
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_140'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(585,5-587,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(589,5-591,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_141
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_141'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(589,5-591,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(593,5-595,40) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_142
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_142'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(593,5-595,40) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(597,5-599,67) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_9
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(597,5-599,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(601,5-603,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_10
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_10'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(601,5-603,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(605,5-608,29) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_11
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_11'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(605,5-608,29) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(610,5-612,73) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_127
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_127'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(610,5-612,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(614,5-616,64) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_128
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_128'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(614,5-616,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(618,5-620,59) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_140
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_140'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(618,5-620,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(622,5-624,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_141
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_141'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(622,5-624,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(626,5-628,53) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_142
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_142'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(626,5-628,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(630,5-631,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_16
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_16'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(630,5-631,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(633,5-636,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_129
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_129'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(633,5-636,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_sbuf.vhd(29,8-29,22) (VHDL-1067) elaborating trb_net16_sbuf_uniq_12(trb_net16_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf5.vhd(18,8-18,21) (VHDL-1067) elaborating trb_net_sbuf5_uniq_2(trb_net_sbuf5_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(14,8-14,23) (VHDL-1067) elaborating fifo_19x16_obuf_uniq_2(Structure)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(296,5-297,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_49
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_49'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(296,5-297,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(299,5-300,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_90
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_90'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(299,5-300,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(302,5-303,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_50
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_50'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(302,5-303,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(305,5-306,44) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_91
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_91'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(305,5-306,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(308,5-309,57) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_51
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_51'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(308,5-309,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(311,5-312,53) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_50
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_50'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(311,5-312,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(314,5-315,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_92
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_92'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(314,5-315,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(317,5-318,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_93
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_93'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(317,5-318,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(320,5-323,41) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_83
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_83'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(320,5-323,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(325,5-328,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_84
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_84'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(325,5-328,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(330,5-331,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_52
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_52'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(330,5-331,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(333,5-334,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_94
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_94'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(333,5-334,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(336,5-337,60) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_51
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_51'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(336,5-337,60) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(339,5-340,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_95
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_95'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(339,5-340,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(342,5-374,52) (VHDL-1399) going to verilog side to elaborate module PDPW16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,8-1347,16) (VERI-1018) compiling module PDPW16KC_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,1-1448,10) (VERI-9000) elaborating module 'PDPW16KC_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(342,5-374,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(376,5-378,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_493
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_493'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(376,5-378,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(380,5-382,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_494
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_494'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(380,5-382,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(384,5-386,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_495
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_495'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(384,5-386,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(388,5-390,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_496
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_496'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(388,5-390,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(392,5-394,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_497
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_497'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(392,5-394,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(396,5-397,65) (VHDL-1399) going to verilog side to elaborate module FD1S3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,8-248,15) (VERI-1018) compiling module FD1S3BX_uniq_15
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_15'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(396,5-397,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(399,5-400,63) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_136
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_136'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(399,5-400,63) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(402,5-404,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_23
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_23'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(402,5-404,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(406,5-408,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_498
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_498'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(406,5-408,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(410,5-412,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_499
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_499'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(410,5-412,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(414,5-416,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_500
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_500'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(414,5-416,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(418,5-420,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_501
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_501'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(418,5-420,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(422,5-424,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_24
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_24'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(422,5-424,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(426,5-428,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_502
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_502'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(426,5-428,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(430,5-432,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_503
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_503'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(430,5-432,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(434,5-436,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_504
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_504'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(434,5-436,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(438,5-440,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_505
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_505'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(438,5-440,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(442,5-444,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_506
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_506'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(442,5-444,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(446,5-448,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_507
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_507'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(446,5-448,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(450,5-452,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_508
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_508'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(450,5-452,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(454,5-456,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_509
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_509'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(454,5-456,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(458,5-460,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_510
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_510'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(458,5-460,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(462,5-464,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_511
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_511'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(462,5-464,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(466,5-468,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_512
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_512'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(466,5-468,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(470,5-472,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_513
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_513'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(470,5-472,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(474,5-476,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_514
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_514'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(474,5-476,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(478,5-480,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_515
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_515'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(478,5-480,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(482,5-483,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_137
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_137'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(482,5-483,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(485,5-486,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_138
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_138'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(485,5-486,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(488,5-489,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_139
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_139'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(488,5-489,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(491,5-492,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_140
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_140'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(491,5-492,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(494,5-495,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_141
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_141'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(494,5-495,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(497,5-498,67) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_142
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_142'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(497,5-498,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(500,5-502,69) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_130
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_130'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(500,5-502,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(504,5-506,68) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_54
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_54'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(504,5-506,68) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(508,5-510,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_55
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_55'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(508,5-510,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(512,5-514,49) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_56
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_56'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(512,5-514,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(516,5-519,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_131
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_131'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(516,5-519,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(521,5-523,36) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_54
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_54'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(521,5-523,36) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(525,5-527,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_55
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_55'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(525,5-527,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(529,5-531,55) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_56
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_56'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(529,5-531,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(533,5-536,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_132
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_132'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(533,5-536,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(538,5-541,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_133
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_133'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(538,5-541,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(543,5-545,38) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_143
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_143'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(543,5-545,38) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(547,5-549,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_144
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_144'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(547,5-549,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(551,5-553,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_145
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_145'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(551,5-553,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(555,5-558,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_134
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_134'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(555,5-558,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(560,5-563,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_135
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_135'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(560,5-563,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(565,5-567,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_143
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_143'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(565,5-567,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(569,5-571,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_144
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_144'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(569,5-571,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(573,5-575,40) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_145
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_145'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(573,5-575,40) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(577,5-578,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,8-1025,11) (VERI-1018) compiling module VHI_uniq_16
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_16'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(577,5-578,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(580,5-583,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_136
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_136'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(580,5-583,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(585,5-587,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_146
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_146'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(585,5-587,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(589,5-591,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_147
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_147'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(589,5-591,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(593,5-595,40) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_148
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_148'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(593,5-595,40) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(597,5-599,67) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_12
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_12'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(597,5-599,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(601,5-603,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_13
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_13'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(601,5-603,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(605,5-608,29) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_14
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_14'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(605,5-608,29) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(610,5-612,73) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_137
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_137'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(610,5-612,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(614,5-616,64) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_138
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_138'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(614,5-616,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(618,5-620,59) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_146
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_146'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(618,5-620,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(622,5-624,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_147
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_147'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(622,5-624,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(626,5-628,53) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_148
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_148'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(626,5-628,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(630,5-631,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_17
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_17'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(630,5-631,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(633,5-636,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_139
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_139'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(633,5-636,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_sbuf.vhd(29,8-29,22) (VHDL-1067) elaborating trb_net16_sbuf_uniq_13(trb_net16_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf5.vhd(18,8-18,21) (VHDL-1067) elaborating trb_net_sbuf5_uniq_3(trb_net_sbuf5_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(14,8-14,23) (VHDL-1067) elaborating fifo_19x16_obuf_uniq_3(Structure)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(296,5-297,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_53
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_53'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(296,5-297,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(299,5-300,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_96
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_96'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(299,5-300,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(302,5-303,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_54
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_54'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(302,5-303,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(305,5-306,44) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_97
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_97'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(305,5-306,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(308,5-309,57) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_55
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_55'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(308,5-309,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(311,5-312,53) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_52
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_52'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(311,5-312,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(314,5-315,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_98
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_98'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(314,5-315,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(317,5-318,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_99
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_99'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(317,5-318,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(320,5-323,41) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_85
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_85'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(320,5-323,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(325,5-328,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_86
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_86'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(325,5-328,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(330,5-331,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_56
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_56'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(330,5-331,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(333,5-334,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_100
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_100'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(333,5-334,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(336,5-337,60) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_53
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_53'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(336,5-337,60) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(339,5-340,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_101
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_101'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(339,5-340,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(342,5-374,52) (VHDL-1399) going to verilog side to elaborate module PDPW16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,8-1347,16) (VERI-1018) compiling module PDPW16KC_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,1-1448,10) (VERI-9000) elaborating module 'PDPW16KC_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(342,5-374,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(376,5-378,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_516
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_516'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(376,5-378,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(380,5-382,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_517
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_517'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(380,5-382,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(384,5-386,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_518
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_518'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(384,5-386,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(388,5-390,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_519
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_519'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(388,5-390,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(392,5-394,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_520
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_520'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(392,5-394,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(396,5-397,65) (VHDL-1399) going to verilog side to elaborate module FD1S3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,8-248,15) (VERI-1018) compiling module FD1S3BX_uniq_16
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_16'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(396,5-397,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(399,5-400,63) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_143
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_143'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(399,5-400,63) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(402,5-404,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_25
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_25'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(402,5-404,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(406,5-408,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_521
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_521'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(406,5-408,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(410,5-412,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_522
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_522'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(410,5-412,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(414,5-416,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_523
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_523'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(414,5-416,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(418,5-420,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_524
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_524'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(418,5-420,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(422,5-424,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_26
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_26'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(422,5-424,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(426,5-428,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_525
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_525'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(426,5-428,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(430,5-432,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_526
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_526'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(430,5-432,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(434,5-436,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_527
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_527'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(434,5-436,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(438,5-440,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_528
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_528'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(438,5-440,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(442,5-444,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_529
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_529'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(442,5-444,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(446,5-448,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_530
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_530'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(446,5-448,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(450,5-452,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_531
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_531'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(450,5-452,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(454,5-456,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_532
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_532'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(454,5-456,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(458,5-460,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_533
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_533'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(458,5-460,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(462,5-464,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_534
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_534'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(462,5-464,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(466,5-468,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_535
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_535'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(466,5-468,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(470,5-472,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_536
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_536'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(470,5-472,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(474,5-476,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_537
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_537'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(474,5-476,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(478,5-480,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_538
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_538'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(478,5-480,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(482,5-483,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_144
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_144'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(482,5-483,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(485,5-486,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_145
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_145'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(485,5-486,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(488,5-489,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_146
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_146'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(488,5-489,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(491,5-492,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_147
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_147'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(491,5-492,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(494,5-495,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_148
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_148'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(494,5-495,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(497,5-498,67) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_149
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_149'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(497,5-498,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(500,5-502,69) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_140
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_140'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(500,5-502,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(504,5-506,68) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_57
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_57'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(504,5-506,68) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(508,5-510,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_58
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_58'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(508,5-510,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(512,5-514,49) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_59
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_59'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(512,5-514,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(516,5-519,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_141
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_141'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(516,5-519,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(521,5-523,36) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_57
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_57'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(521,5-523,36) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(525,5-527,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_58
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_58'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(525,5-527,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(529,5-531,55) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_59
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_59'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(529,5-531,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(533,5-536,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_142
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_142'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(533,5-536,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(538,5-541,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_143
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_143'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(538,5-541,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(543,5-545,38) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_149
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_149'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(543,5-545,38) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(547,5-549,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_150
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_150'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(547,5-549,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(551,5-553,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_151
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_151'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(551,5-553,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(555,5-558,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_144
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_144'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(555,5-558,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(560,5-563,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_145
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_145'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(560,5-563,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(565,5-567,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_149
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_149'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(565,5-567,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(569,5-571,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_150
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_150'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(569,5-571,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(573,5-575,40) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_151
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_151'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(573,5-575,40) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(577,5-578,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,8-1025,11) (VERI-1018) compiling module VHI_uniq_17
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_17'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(577,5-578,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(580,5-583,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_146
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_146'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(580,5-583,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(585,5-587,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_152
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_152'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(585,5-587,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(589,5-591,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_153
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_153'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(589,5-591,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(593,5-595,40) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_154
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_154'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(593,5-595,40) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(597,5-599,67) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_15
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_15'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(597,5-599,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(601,5-603,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_16
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_16'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(601,5-603,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(605,5-608,29) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_17
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_17'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(605,5-608,29) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(610,5-612,73) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_147
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_147'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(610,5-612,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(614,5-616,64) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_148
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_148'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(614,5-616,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(618,5-620,59) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_152
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_152'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(618,5-620,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(622,5-624,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_153
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_153'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(622,5-624,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(626,5-628,53) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_154
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_154'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(626,5-628,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(630,5-631,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_18
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_18'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(630,5-631,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(633,5-636,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_149
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_149'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(633,5-636,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_sbuf.vhd(29,8-29,22) (VHDL-1067) elaborating trb_net16_sbuf_uniq_14(trb_net16_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf5.vhd(18,8-18,21) (VHDL-1067) elaborating trb_net_sbuf5_uniq_4(trb_net_sbuf5_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(14,8-14,23) (VHDL-1067) elaborating fifo_19x16_obuf_uniq_4(Structure)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(296,5-297,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_57
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_57'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(296,5-297,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(299,5-300,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_102
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_102'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(299,5-300,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(302,5-303,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_58
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_58'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(302,5-303,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(305,5-306,44) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_103
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_103'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(305,5-306,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(308,5-309,57) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_59
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_59'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(308,5-309,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(311,5-312,53) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_54
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_54'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(311,5-312,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(314,5-315,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_104
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_104'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(314,5-315,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(317,5-318,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_105
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_105'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(317,5-318,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(320,5-323,41) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_87
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_87'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(320,5-323,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(325,5-328,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_88
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_88'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(325,5-328,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(330,5-331,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_60
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_60'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(330,5-331,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(333,5-334,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_106
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_106'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(333,5-334,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(336,5-337,60) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_55
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_55'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(336,5-337,60) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(339,5-340,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_107
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_107'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(339,5-340,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(342,5-374,52) (VHDL-1399) going to verilog side to elaborate module PDPW16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,8-1347,16) (VERI-1018) compiling module PDPW16KC_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,1-1448,10) (VERI-9000) elaborating module 'PDPW16KC_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(342,5-374,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(376,5-378,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_539
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_539'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(376,5-378,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(380,5-382,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_540
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_540'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(380,5-382,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(384,5-386,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_541
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_541'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(384,5-386,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(388,5-390,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_542
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_542'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(388,5-390,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(392,5-394,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_543
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_543'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(392,5-394,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(396,5-397,65) (VHDL-1399) going to verilog side to elaborate module FD1S3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,8-248,15) (VERI-1018) compiling module FD1S3BX_uniq_17
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_17'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(396,5-397,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(399,5-400,63) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_150
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_150'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(399,5-400,63) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(402,5-404,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_27
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_27'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(402,5-404,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(406,5-408,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_544
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_544'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(406,5-408,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(410,5-412,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_545
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_545'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(410,5-412,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(414,5-416,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_546
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_546'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(414,5-416,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(418,5-420,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_547
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_547'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(418,5-420,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(422,5-424,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_28
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_28'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(422,5-424,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(426,5-428,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_548
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_548'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(426,5-428,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(430,5-432,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_549
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_549'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(430,5-432,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(434,5-436,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_550
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_550'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(434,5-436,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(438,5-440,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_551
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_551'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(438,5-440,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(442,5-444,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_552
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_552'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(442,5-444,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(446,5-448,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_553
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_553'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(446,5-448,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(450,5-452,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_554
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_554'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(450,5-452,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(454,5-456,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_555
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_555'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(454,5-456,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(458,5-460,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_556
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_556'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(458,5-460,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(462,5-464,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_557
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_557'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(462,5-464,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(466,5-468,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_558
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_558'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(466,5-468,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(470,5-472,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_559
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_559'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(470,5-472,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(474,5-476,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_560
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_560'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(474,5-476,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(478,5-480,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_561
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_561'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(478,5-480,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(482,5-483,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_151
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_151'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(482,5-483,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(485,5-486,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_152
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_152'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(485,5-486,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(488,5-489,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_153
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_153'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(488,5-489,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(491,5-492,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_154
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_154'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(491,5-492,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(494,5-495,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_155
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_155'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(494,5-495,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(497,5-498,67) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_156
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_156'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(497,5-498,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(500,5-502,69) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_150
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_150'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(500,5-502,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(504,5-506,68) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_60
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_60'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(504,5-506,68) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(508,5-510,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_61
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_61'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(508,5-510,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(512,5-514,49) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_62
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_62'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(512,5-514,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(516,5-519,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_151
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_151'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(516,5-519,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(521,5-523,36) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_60
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_60'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(521,5-523,36) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(525,5-527,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_61
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_61'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(525,5-527,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(529,5-531,55) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_62
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_62'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(529,5-531,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(533,5-536,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_152
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_152'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(533,5-536,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(538,5-541,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_153
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_153'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(538,5-541,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(543,5-545,38) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_155
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_155'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(543,5-545,38) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(547,5-549,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_156
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_156'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(547,5-549,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(551,5-553,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_157
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_157'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(551,5-553,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(555,5-558,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_154
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_154'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(555,5-558,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(560,5-563,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_155
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_155'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(560,5-563,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(565,5-567,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_155
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_155'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(565,5-567,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(569,5-571,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_156
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_156'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(569,5-571,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(573,5-575,40) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_157
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_157'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(573,5-575,40) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(577,5-578,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,8-1025,11) (VERI-1018) compiling module VHI_uniq_18
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_18'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(577,5-578,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(580,5-583,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_156
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_156'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(580,5-583,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(585,5-587,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_158
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_158'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(585,5-587,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(589,5-591,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_159
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_159'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(589,5-591,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(593,5-595,40) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_160
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_160'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(593,5-595,40) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(597,5-599,67) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_18
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_18'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(597,5-599,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(601,5-603,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_19
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_19'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(601,5-603,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(605,5-608,29) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_20
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_20'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(605,5-608,29) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(610,5-612,73) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_157
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_157'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(610,5-612,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(614,5-616,64) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_158
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_158'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(614,5-616,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(618,5-620,59) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_158
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_158'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(618,5-620,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(622,5-624,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_159
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_159'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(622,5-624,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(626,5-628,53) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_160
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_160'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(626,5-628,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(630,5-631,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_19
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_19'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(630,5-631,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(633,5-636,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_159
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_159'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(633,5-636,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_sbuf.vhd(29,8-29,22) (VHDL-1067) elaborating trb_net16_sbuf_uniq_15(trb_net16_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf5.vhd(18,8-18,21) (VHDL-1067) elaborating trb_net_sbuf5_uniq_5(trb_net_sbuf5_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(14,8-14,23) (VHDL-1067) elaborating fifo_19x16_obuf_uniq_5(Structure)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(296,5-297,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_61
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_61'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(296,5-297,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(299,5-300,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_108
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_108'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(299,5-300,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(302,5-303,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_62
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_62'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(302,5-303,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(305,5-306,44) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_109
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_109'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(305,5-306,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(308,5-309,57) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_63
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_63'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(308,5-309,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(311,5-312,53) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_56
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_56'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(311,5-312,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(314,5-315,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_110
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_110'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(314,5-315,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(317,5-318,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_111
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_111'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(317,5-318,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(320,5-323,41) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_89
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_89'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(320,5-323,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(325,5-328,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_90
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_90'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(325,5-328,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(330,5-331,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_64
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_64'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(330,5-331,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(333,5-334,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_112
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_112'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(333,5-334,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(336,5-337,60) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_57
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_57'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(336,5-337,60) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(339,5-340,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_113
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_113'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(339,5-340,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(342,5-374,52) (VHDL-1399) going to verilog side to elaborate module PDPW16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,8-1347,16) (VERI-1018) compiling module PDPW16KC_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,1-1448,10) (VERI-9000) elaborating module 'PDPW16KC_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(342,5-374,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(376,5-378,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_562
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_562'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(376,5-378,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(380,5-382,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_563
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_563'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(380,5-382,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(384,5-386,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_564
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_564'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(384,5-386,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(388,5-390,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_565
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_565'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(388,5-390,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(392,5-394,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_566
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_566'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(392,5-394,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(396,5-397,65) (VHDL-1399) going to verilog side to elaborate module FD1S3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,8-248,15) (VERI-1018) compiling module FD1S3BX_uniq_18
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_18'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(396,5-397,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(399,5-400,63) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_157
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_157'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(399,5-400,63) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(402,5-404,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_29
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_29'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(402,5-404,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(406,5-408,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_567
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_567'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(406,5-408,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(410,5-412,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_568
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_568'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(410,5-412,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(414,5-416,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_569
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_569'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(414,5-416,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(418,5-420,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_570
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_570'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(418,5-420,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(422,5-424,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_30
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_30'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(422,5-424,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(426,5-428,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_571
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_571'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(426,5-428,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(430,5-432,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_572
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_572'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(430,5-432,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(434,5-436,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_573
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_573'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(434,5-436,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(438,5-440,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_574
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_574'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(438,5-440,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(442,5-444,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_575
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_575'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(442,5-444,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(446,5-448,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_576
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_576'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(446,5-448,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(450,5-452,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_577
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_577'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(450,5-452,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(454,5-456,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_578
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_578'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(454,5-456,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(458,5-460,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_579
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_579'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(458,5-460,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(462,5-464,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_580
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_580'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(462,5-464,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(466,5-468,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_581
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_581'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(466,5-468,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(470,5-472,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_582
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_582'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(470,5-472,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(474,5-476,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_583
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_583'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(474,5-476,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(478,5-480,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_584
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_584'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(478,5-480,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(482,5-483,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_158
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_158'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(482,5-483,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(485,5-486,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_159
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_159'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(485,5-486,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(488,5-489,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_160
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_160'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(488,5-489,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(491,5-492,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_161
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_161'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(491,5-492,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(494,5-495,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_162
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_162'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(494,5-495,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(497,5-498,67) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_163
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_163'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(497,5-498,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(500,5-502,69) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_160
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_160'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(500,5-502,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(504,5-506,68) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_63
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_63'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(504,5-506,68) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(508,5-510,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_64
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_64'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(508,5-510,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(512,5-514,49) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_65
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_65'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(512,5-514,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(516,5-519,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_161
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_161'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(516,5-519,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(521,5-523,36) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_63
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_63'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(521,5-523,36) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(525,5-527,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_64
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_64'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(525,5-527,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(529,5-531,55) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_65
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_65'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(529,5-531,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(533,5-536,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_162
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_162'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(533,5-536,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(538,5-541,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_163
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_163'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(538,5-541,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(543,5-545,38) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_161
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_161'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(543,5-545,38) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(547,5-549,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_162
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_162'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(547,5-549,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(551,5-553,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_163
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_163'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(551,5-553,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(555,5-558,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_164
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_164'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(555,5-558,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(560,5-563,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_165
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_165'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(560,5-563,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(565,5-567,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_161
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_161'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(565,5-567,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(569,5-571,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_162
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_162'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(569,5-571,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(573,5-575,40) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_163
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_163'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(573,5-575,40) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(577,5-578,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,8-1025,11) (VERI-1018) compiling module VHI_uniq_19
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_19'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(577,5-578,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(580,5-583,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_166
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_166'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(580,5-583,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(585,5-587,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_164
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_164'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(585,5-587,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(589,5-591,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_165
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_165'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(589,5-591,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(593,5-595,40) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_166
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_166'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(593,5-595,40) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(597,5-599,67) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_21
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_21'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(597,5-599,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(601,5-603,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_22
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_22'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(601,5-603,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(605,5-608,29) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_23
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_23'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(605,5-608,29) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(610,5-612,73) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_167
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_167'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(610,5-612,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(614,5-616,64) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_168
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_168'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(614,5-616,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(618,5-620,59) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_164
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_164'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(618,5-620,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(622,5-624,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_165
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_165'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(622,5-624,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(626,5-628,53) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_166
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_166'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(626,5-628,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(630,5-631,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_20
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_20'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(630,5-631,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(633,5-636,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_169
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_169'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd(633,5-636,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_priority_arbiter.vhd(9,8-9,32) (VHDL-1067) elaborating trb_net_priority_arbiter_uniq_0(trb_net_priority_arbiter_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_priority_encoder.vhd(9,8-9,32) (VHDL-1067) elaborating trb_net_priority_encoder_uniq_0(trb_net_priority_encoder_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_priority_encoder.vhd(9,8-9,32) (VHDL-1067) elaborating trb_net_priority_encoder_uniq_1(trb_net_priority_encoder_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_priority_encoder.vhd(9,8-9,32) (VHDL-1067) elaborating trb_net_priority_encoder_uniq_2(trb_net_priority_encoder_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_sbuf.vhd(29,8-29,22) (VHDL-1067) elaborating trb_net16_sbuf_uniq_16(trb_net16_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf.vhd(23,8-23,20) (VHDL-1067) elaborating trb_net_sbuf_uniq_9(trb_net_sbuf_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/handler_lvl1.vhd(9,8-9,20) (VHDL-1067) elaborating handler_lvl1_uniq_0(handler_lvl1_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/pulse_stretch.vhd(7,8-7,21) (VHDL-1067) elaborating pulse_stretch_uniq_0(behavioral)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/signal_sync.vhd(8,8-8,19) (VHDL-1067) elaborating signal_sync_uniq_8(behavioral)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regio_bus_handler_record.vhd(8,8-8,42) (VHDL-1067) elaborating trb_net16_regio_bus_handler_record_uniq_0(regio_bus_handler_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/bus_register_handler.vhd(9,8-9,28) (VHDL-1067) elaborating bus_register_handler_uniq_0(Behavioral)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/bus_register_handler.vhd(9,8-9,28) (VHDL-1067) elaborating bus_register_handler_uniq_1(Behavioral)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/handler_trigger_and_data.vhd(9,8-9,32) (VHDL-1067) elaborating handler_trigger_and_data_uniq_0(handler_trigger_and_data_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/handler_data.vhd(10,8-10,20) (VHDL-1067) elaborating handler_data_uniq_0(handler_data_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp2m/fifo/fifo_var_oreg.vhd(10,8-10,21) (VHDL-1067) elaborating fifo_var_oreg_uniq_0(fifo_var_oreg_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(14,8-14,23) (VHDL-1067) elaborating fifo_36x2k_oreg_uniq_0(Structure)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(444,5-445,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_65
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_65'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(444,5-445,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(447,5-448,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_114
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_114'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(447,5-448,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(450,5-451,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_66
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_66'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(450,5-451,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(453,5-454,44) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_115
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_115'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(453,5-454,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(456,5-457,57) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_67
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_67'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(456,5-457,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(459,5-460,53) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_58
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_58'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(459,5-460,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(462,5-463,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_116
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_116'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(462,5-463,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(465,5-466,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_117
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_117'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(465,5-466,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(468,5-471,41) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_91
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_91'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(468,5-471,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(473,5-476,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_92
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_92'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(473,5-476,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(478,5-479,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_68
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_68'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(478,5-479,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(481,5-482,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_118
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_118'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(481,5-482,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(484,5-485,62) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_59
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_59'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(484,5-485,62) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(487,5-488,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_119
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_119'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(487,5-488,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(490,5-526,39) (VHDL-1399) going to verilog side to elaborate module DP16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,8-1240,14) (VERI-1018) compiling module DP16KC_uniq_10
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_10'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(490,5-526,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(528,5-565,52) (VHDL-1399) going to verilog side to elaborate module DP16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,8-1240,14) (VERI-1018) compiling module DP16KC_uniq_11
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_11'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(528,5-565,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(567,5-604,52) (VHDL-1399) going to verilog side to elaborate module DP16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,8-1240,14) (VERI-1018) compiling module DP16KC_uniq_12
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_12'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(567,5-604,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(606,5-643,52) (VHDL-1399) going to verilog side to elaborate module DP16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,8-1240,14) (VERI-1018) compiling module DP16KC_uniq_13
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_13'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(606,5-643,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(645,5-647,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_585
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_585'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(645,5-647,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(649,5-651,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_586
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_586'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(649,5-651,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(653,5-655,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_587
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_587'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(653,5-655,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(657,5-659,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_588
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_588'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(657,5-659,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(661,5-663,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_589
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_589'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(661,5-663,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(665,5-667,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_590
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_590'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(665,5-667,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(669,5-671,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_591
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_591'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(669,5-671,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(673,5-675,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_592
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_592'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(673,5-675,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(677,5-679,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_593
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_593'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(677,5-679,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(681,5-683,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_594
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_594'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(681,5-683,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(685,5-687,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_595
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_595'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(685,5-687,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(689,5-691,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_596
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_596'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(689,5-691,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(693,5-694,65) (VHDL-1399) going to verilog side to elaborate module FD1S3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,8-248,15) (VERI-1018) compiling module FD1S3BX_uniq_19
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_19'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(693,5-694,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(696,5-697,63) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_164
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_164'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(696,5-697,63) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(699,5-701,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_31
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_31'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(699,5-701,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(703,5-705,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_597
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_597'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(703,5-705,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(707,5-709,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_598
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_598'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(707,5-709,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(711,5-713,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_599
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_599'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(711,5-713,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(715,5-717,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_600
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_600'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(715,5-717,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(719,5-721,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_601
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_601'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(719,5-721,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(723,5-725,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_602
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_602'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(723,5-725,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(727,5-729,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_603
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_603'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(727,5-729,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(731,5-733,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_604
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_604'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(731,5-733,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(735,5-737,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_605
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_605'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(735,5-737,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(739,5-741,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_606
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_606'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(739,5-741,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(743,5-745,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_607
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_607'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(743,5-745,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(747,5-749,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_32
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_32'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(747,5-749,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(751,5-753,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_608
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_608'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(751,5-753,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(755,5-757,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_609
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_609'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(755,5-757,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(759,5-761,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_610
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_610'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(759,5-761,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(763,5-765,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_611
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_611'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(763,5-765,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(767,5-769,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_612
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_612'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(767,5-769,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(771,5-773,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_613
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_613'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(771,5-773,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(775,5-777,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_614
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_614'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(775,5-777,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(779,5-781,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_615
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_615'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(779,5-781,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(783,5-785,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_616
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_616'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(783,5-785,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(787,5-789,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_617
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_617'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(787,5-789,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(791,5-793,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_618
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_618'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(791,5-793,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(795,5-797,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_619
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_619'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(795,5-797,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(799,5-801,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_620
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_620'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(799,5-801,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(803,5-805,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_621
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_621'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(803,5-805,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(807,5-809,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_622
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_622'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(807,5-809,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(811,5-813,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_623
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_623'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(811,5-813,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(815,5-817,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_624
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_624'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(815,5-817,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(819,5-821,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_625
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_625'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(819,5-821,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(823,5-825,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_626
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_626'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(823,5-825,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(827,5-829,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_627
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_627'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(827,5-829,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(831,5-833,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_628
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_628'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(831,5-833,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(835,5-837,25) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_629
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_629'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(835,5-837,25) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(839,5-841,25) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_630
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_630'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(839,5-841,25) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(843,5-845,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_631
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_631'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(843,5-845,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(847,5-849,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_632
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_632'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(847,5-849,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(851,5-853,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_633
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_633'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(851,5-853,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(855,5-857,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_634
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_634'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(855,5-857,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(859,5-861,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_635
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_635'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(859,5-861,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(863,5-865,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_636
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_636'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(863,5-865,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(867,5-869,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_637
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_637'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(867,5-869,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(871,5-873,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_638
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_638'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(871,5-873,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(875,5-877,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_639
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_639'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(875,5-877,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(879,5-881,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_640
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_640'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(879,5-881,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(883,5-885,25) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_641
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_641'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(883,5-885,25) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(887,5-889,25) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_642
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_642'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(887,5-889,25) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(891,5-892,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_165
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_165'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(891,5-892,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(894,5-895,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_166
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_166'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(894,5-895,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(897,5-898,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_167
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_167'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(897,5-898,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(900,5-901,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_168
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_168'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(900,5-901,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(903,5-904,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_169
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_169'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(903,5-904,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(906,5-907,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_170
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_170'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(906,5-907,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(909,5-910,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_171
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_171'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(909,5-910,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(912,5-913,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_172
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_172'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(912,5-913,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(915,5-916,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_173
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_173'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(915,5-916,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(918,5-919,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_174
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_174'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(918,5-919,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(921,5-922,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_175
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_175'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(921,5-922,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(924,5-925,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_176
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_176'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(924,5-925,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(927,5-928,67) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_177
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_177'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(927,5-928,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(930,5-932,69) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_170
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_170'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(930,5-932,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(934,5-936,68) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_66
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_66'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(934,5-936,68) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(938,5-940,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_67
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_67'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(938,5-940,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(942,5-944,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_68
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_68'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(942,5-944,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(946,5-948,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_69
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_69'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(946,5-948,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(950,5-952,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_70
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_70'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(950,5-952,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(954,5-956,56) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_71
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_71'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(954,5-956,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(958,5-961,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_171
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_171'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(958,5-961,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(963,5-965,36) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_66
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_66'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(963,5-965,36) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(967,5-969,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_67
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_67'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(967,5-969,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(971,5-973,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_68
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_68'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(971,5-973,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(975,5-977,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_69
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_69'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(975,5-977,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(979,5-981,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_70
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_70'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(979,5-981,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(983,5-985,55) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_71
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_71'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(983,5-985,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(987,5-990,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_172
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_172'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(987,5-990,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(992,5-995,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_173
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_173'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(992,5-995,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(997,5-999,38) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_167
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_167'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(997,5-999,38) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1001,5-1003,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_168
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_168'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1001,5-1003,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1005,5-1007,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_169
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_169'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1005,5-1007,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1009,5-1011,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_170
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_170'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1009,5-1011,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1013,5-1015,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_171
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_171'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1013,5-1015,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1017,5-1019,57) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_172
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_172'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1017,5-1019,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1021,5-1024,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_174
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_174'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1021,5-1024,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1026,5-1029,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_175
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_175'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1026,5-1029,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1031,5-1033,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_167
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_167'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1031,5-1033,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1035,5-1037,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_168
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_168'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1035,5-1037,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1039,5-1041,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_169
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_169'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1039,5-1041,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1043,5-1045,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_170
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_170'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1043,5-1045,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1047,5-1049,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_171
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_171'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1047,5-1049,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1051,5-1053,47) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_172
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_172'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1051,5-1053,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1055,5-1056,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,8-1025,11) (VERI-1018) compiling module VHI_uniq_20
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_20'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1055,5-1056,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1058,5-1061,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_176
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_176'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1058,5-1061,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1063,5-1065,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_173
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_173'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1063,5-1065,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1067,5-1069,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_174
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_174'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1067,5-1069,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1071,5-1073,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_175
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_175'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1071,5-1073,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1075,5-1077,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_176
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_176'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1075,5-1077,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1079,5-1081,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_177
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_177'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1079,5-1081,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1083,5-1085,47) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_178
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_178'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1083,5-1085,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1087,5-1089,67) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_24
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_24'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1087,5-1089,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1091,5-1093,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_25
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_25'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1091,5-1093,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1095,5-1097,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_26
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_26'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1095,5-1097,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1099,5-1101,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_27
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_27'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1099,5-1101,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1103,5-1105,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_28
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_28'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1103,5-1105,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1107,5-1109,70) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_29
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_29'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1107,5-1109,70) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1111,5-1114,23) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_30
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_30'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1111,5-1114,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1116,5-1118,64) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_177
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_177'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1116,5-1118,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1120,5-1122,59) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_173
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_173'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1120,5-1122,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1124,5-1126,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_174
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_174'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1124,5-1126,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1128,5-1130,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_175
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_175'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1128,5-1130,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1132,5-1134,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_176
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_176'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1132,5-1134,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1136,5-1138,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_177
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_177'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1136,5-1138,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1140,5-1142,53) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_178
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_178'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1140,5-1142,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1144,5-1145,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_21
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_21'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1144,5-1145,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1147,5-1150,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_178
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_178'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd(1147,5-1150,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp2m/fifo/fifo_var_oreg.vhd(10,8-10,21) (VHDL-1067) elaborating fifo_var_oreg_uniq_1(fifo_var_oreg_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(14,8-14,24) (VHDL-1067) elaborating fifo_36x512_oreg_uniq_0(Structure)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(389,5-390,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_69
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_69'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(389,5-390,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(392,5-393,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_120
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_120'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(392,5-393,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(395,5-396,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_70
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_70'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(395,5-396,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(398,5-399,44) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_121
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_121'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(398,5-399,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(401,5-402,57) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_71
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_71'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(401,5-402,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(404,5-405,53) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_60
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_60'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(404,5-405,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(407,5-408,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_122
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_122'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(407,5-408,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(410,5-411,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_123
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_123'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(410,5-411,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(413,5-416,41) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_93
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_93'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(413,5-416,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(418,5-421,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_94
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_94'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(418,5-421,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(423,5-424,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_72
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_72'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(423,5-424,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(426,5-427,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_124
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_124'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(426,5-427,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(429,5-430,60) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_61
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_61'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(429,5-430,60) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(432,5-433,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_125
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_125'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(432,5-433,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(435,5-466,65) (VHDL-1399) going to verilog side to elaborate module PDPW16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,8-1347,16) (VERI-1018) compiling module PDPW16KC_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,1-1448,10) (VERI-9000) elaborating module 'PDPW16KC_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(435,5-466,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(468,5-470,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_643
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_643'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(468,5-470,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(472,5-474,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_644
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_644'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(472,5-474,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(476,5-478,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_645
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_645'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(476,5-478,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(480,5-482,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_646
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_646'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(480,5-482,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(484,5-486,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_647
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_647'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(484,5-486,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(488,5-490,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_648
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_648'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(488,5-490,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(492,5-494,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_649
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_649'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(492,5-494,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(496,5-498,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_650
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_650'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(496,5-498,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(500,5-502,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_651
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_651'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(500,5-502,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(504,5-506,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_652
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_652'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(504,5-506,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(508,5-509,65) (VHDL-1399) going to verilog side to elaborate module FD1S3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,8-248,15) (VERI-1018) compiling module FD1S3BX_uniq_20
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_20'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(508,5-509,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(511,5-512,63) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_178
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_178'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(511,5-512,63) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(514,5-516,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_33
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_33'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(514,5-516,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(518,5-520,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_653
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_653'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(518,5-520,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(522,5-524,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_654
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_654'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(522,5-524,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(526,5-528,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_655
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_655'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(526,5-528,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(530,5-532,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_656
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_656'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(530,5-532,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(534,5-536,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_657
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_657'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(534,5-536,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(538,5-540,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_658
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_658'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(538,5-540,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(542,5-544,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_659
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_659'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(542,5-544,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(546,5-548,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_660
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_660'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(546,5-548,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(550,5-552,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_661
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_661'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(550,5-552,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(554,5-556,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_34
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_34'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(554,5-556,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(558,5-560,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_662
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_662'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(558,5-560,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(562,5-564,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_663
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_663'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(562,5-564,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(566,5-568,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_664
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_664'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(566,5-568,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(570,5-572,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_665
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_665'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(570,5-572,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(574,5-576,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_666
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_666'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(574,5-576,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(578,5-580,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_667
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_667'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(578,5-580,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(582,5-584,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_668
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_668'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(582,5-584,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(586,5-588,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_669
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_669'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(586,5-588,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(590,5-592,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_670
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_670'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(590,5-592,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(594,5-596,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_671
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_671'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(594,5-596,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(598,5-600,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_672
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_672'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(598,5-600,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(602,5-604,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_673
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_673'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(602,5-604,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(606,5-608,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_674
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_674'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(606,5-608,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(610,5-612,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_675
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_675'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(610,5-612,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(614,5-616,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_676
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_676'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(614,5-616,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(618,5-620,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_677
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_677'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(618,5-620,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(622,5-624,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_678
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_678'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(622,5-624,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(626,5-628,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_679
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_679'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(626,5-628,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(630,5-632,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_680
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_680'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(630,5-632,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(634,5-636,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_681
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_681'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(634,5-636,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(638,5-640,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_682
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_682'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(638,5-640,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(642,5-644,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_683
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_683'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(642,5-644,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(646,5-648,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_684
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_684'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(646,5-648,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(650,5-652,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_685
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_685'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(650,5-652,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(654,5-656,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_686
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_686'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(654,5-656,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(658,5-660,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_687
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_687'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(658,5-660,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(662,5-664,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_688
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_688'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(662,5-664,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(666,5-668,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_689
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_689'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(666,5-668,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(670,5-672,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_690
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_690'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(670,5-672,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(674,5-675,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_179
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_179'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(674,5-675,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(677,5-678,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_180
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_180'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(677,5-678,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(680,5-681,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_181
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_181'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(680,5-681,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(683,5-684,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_182
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_182'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(683,5-684,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(686,5-687,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_183
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_183'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(686,5-687,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(689,5-690,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_184
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_184'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(689,5-690,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(692,5-693,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_185
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_185'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(692,5-693,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(695,5-696,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_186
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_186'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(695,5-696,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(698,5-699,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_187
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_187'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(698,5-699,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(701,5-702,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_188
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_188'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(701,5-702,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(704,5-705,67) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_189
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_189'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(704,5-705,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(707,5-709,69) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_179
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_179'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(707,5-709,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(711,5-713,68) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_72
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_72'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(711,5-713,68) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(715,5-717,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_73
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_73'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(715,5-717,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(719,5-721,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_74
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_74'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(719,5-721,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(723,5-725,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_75
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_75'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(723,5-725,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(727,5-729,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_76
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_76'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(727,5-729,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(731,5-734,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_180
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_180'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(731,5-734,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(736,5-738,36) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_72
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_72'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(736,5-738,36) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(740,5-742,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_73
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_73'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(740,5-742,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(744,5-746,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_74
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_74'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(744,5-746,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(748,5-750,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_75
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_75'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(748,5-750,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(752,5-754,55) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_76
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_76'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(752,5-754,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(756,5-759,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_181
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_181'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(756,5-759,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(761,5-764,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_182
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_182'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(761,5-764,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(766,5-768,38) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_179
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_179'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(766,5-768,38) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(770,5-772,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_180
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_180'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(770,5-772,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(774,5-776,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_181
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_181'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(774,5-776,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(778,5-780,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_182
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_182'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(778,5-780,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(782,5-784,41) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_183
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_183'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(782,5-784,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(786,5-789,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_183
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_183'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(786,5-789,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(791,5-794,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_184
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_184'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(791,5-794,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(796,5-798,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_179
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_179'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(796,5-798,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(800,5-802,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_180
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_180'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(800,5-802,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(804,5-806,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_181
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_181'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(804,5-806,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(808,5-810,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_182
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_182'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(808,5-810,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(812,5-814,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_183
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_183'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(812,5-814,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(816,5-817,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,8-1025,11) (VERI-1018) compiling module VHI_uniq_21
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_21'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(816,5-817,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(819,5-822,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_185
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_185'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(819,5-822,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(824,5-826,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_184
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_184'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(824,5-826,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(828,5-830,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_185
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_185'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(828,5-830,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(832,5-834,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_186
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_186'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(832,5-834,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(836,5-838,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_187
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_187'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(836,5-838,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(840,5-842,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_188
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_188'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(840,5-842,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(844,5-846,67) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_31
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_31'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(844,5-846,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(848,5-850,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_32
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_32'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(848,5-850,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(852,5-854,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_33
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_33'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(852,5-854,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(856,5-858,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_34
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_34'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(856,5-858,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(860,5-862,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_35
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_35'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(860,5-862,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(864,5-867,23) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_36
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_36'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(864,5-867,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(869,5-871,64) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_186
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_186'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(869,5-871,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(873,5-875,59) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_184
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_184'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(873,5-875,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(877,5-879,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_185
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_185'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(877,5-879,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(881,5-883,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_186
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_186'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(881,5-883,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(885,5-887,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_187
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_187'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(885,5-887,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(889,5-891,53) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_188
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_188'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(889,5-891,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(893,5-894,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_22
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_22'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(893,5-894,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(896,5-899,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_187
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_187'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd(896,5-899,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp2m/fifo/fifo_var_oreg.vhd(10,8-10,21) (VHDL-1067) elaborating fifo_var_oreg_uniq_2(fifo_var_oreg_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(14,8-14,24) (VHDL-1067) elaborating fifo_18x512_oreg_uniq_0(Structure)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(389,5-390,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_73
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_73'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(389,5-390,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(392,5-393,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_126
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_126'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(392,5-393,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(395,5-396,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_74
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_74'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(395,5-396,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(398,5-399,44) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_127
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_127'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(398,5-399,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(401,5-402,57) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_75
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_75'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(401,5-402,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(404,5-405,53) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_62
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_62'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(404,5-405,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(407,5-408,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_128
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_128'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(407,5-408,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(410,5-411,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_129
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_129'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(410,5-411,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(413,5-416,41) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_95
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_95'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(413,5-416,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(418,5-421,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_96
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_96'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(418,5-421,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(423,5-424,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_76
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_76'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(423,5-424,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(426,5-427,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_130
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_130'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(426,5-427,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(429,5-430,60) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_63
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_63'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(429,5-430,60) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(432,5-433,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_131
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_131'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(432,5-433,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(435,5-466,39) (VHDL-1399) going to verilog side to elaborate module PDPW16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,8-1347,16) (VERI-1018) compiling module PDPW16KC_uniq_9
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,1-1448,10) (VERI-9000) elaborating module 'PDPW16KC_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(435,5-466,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(468,5-470,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_691
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_691'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(468,5-470,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(472,5-474,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_692
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_692'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(472,5-474,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(476,5-478,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_693
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_693'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(476,5-478,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(480,5-482,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_694
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_694'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(480,5-482,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(484,5-486,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_695
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_695'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(484,5-486,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(488,5-490,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_696
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_696'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(488,5-490,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(492,5-494,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_697
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_697'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(492,5-494,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(496,5-498,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_698
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_698'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(496,5-498,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(500,5-502,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_699
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_699'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(500,5-502,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(504,5-506,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_700
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_700'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(504,5-506,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(508,5-509,65) (VHDL-1399) going to verilog side to elaborate module FD1S3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,8-248,15) (VERI-1018) compiling module FD1S3BX_uniq_21
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_21'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(508,5-509,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(511,5-512,63) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_190
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_190'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(511,5-512,63) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(514,5-516,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_35
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_35'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(514,5-516,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(518,5-520,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_701
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_701'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(518,5-520,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(522,5-524,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_702
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_702'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(522,5-524,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(526,5-528,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_703
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_703'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(526,5-528,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(530,5-532,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_704
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_704'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(530,5-532,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(534,5-536,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_705
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_705'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(534,5-536,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(538,5-540,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_706
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_706'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(538,5-540,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(542,5-544,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_707
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_707'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(542,5-544,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(546,5-548,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_708
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_708'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(546,5-548,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(550,5-552,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_709
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_709'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(550,5-552,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(554,5-556,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_36
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_36'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(554,5-556,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(558,5-560,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_710
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_710'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(558,5-560,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(562,5-564,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_711
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_711'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(562,5-564,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(566,5-568,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_712
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_712'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(566,5-568,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(570,5-572,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_713
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_713'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(570,5-572,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(574,5-576,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_714
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_714'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(574,5-576,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(578,5-580,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_715
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_715'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(578,5-580,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(582,5-584,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_716
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_716'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(582,5-584,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(586,5-588,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_717
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_717'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(586,5-588,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(590,5-592,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_718
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_718'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(590,5-592,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(594,5-596,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_719
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_719'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(594,5-596,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(598,5-600,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_720
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_720'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(598,5-600,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(602,5-604,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_721
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_721'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(602,5-604,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(606,5-608,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_722
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_722'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(606,5-608,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(610,5-612,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_723
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_723'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(610,5-612,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(614,5-616,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_724
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_724'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(614,5-616,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(618,5-620,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_725
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_725'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(618,5-620,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(622,5-624,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_726
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_726'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(622,5-624,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(626,5-628,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_727
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_727'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(626,5-628,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(630,5-632,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_728
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_728'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(630,5-632,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(634,5-636,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_729
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_729'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(634,5-636,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(638,5-640,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_730
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_730'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(638,5-640,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(642,5-644,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_731
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_731'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(642,5-644,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(646,5-648,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_732
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_732'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(646,5-648,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(650,5-652,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_733
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_733'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(650,5-652,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(654,5-656,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_734
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_734'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(654,5-656,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(658,5-660,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_735
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_735'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(658,5-660,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(662,5-664,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_736
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_736'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(662,5-664,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(666,5-668,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_737
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_737'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(666,5-668,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(670,5-672,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_738
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_738'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(670,5-672,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(674,5-675,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_191
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_191'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(674,5-675,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(677,5-678,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_192
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_192'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(677,5-678,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(680,5-681,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_193
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_193'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(680,5-681,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(683,5-684,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_194
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_194'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(683,5-684,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(686,5-687,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_195
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_195'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(686,5-687,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(689,5-690,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_196
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_196'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(689,5-690,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(692,5-693,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_197
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_197'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(692,5-693,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(695,5-696,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_198
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_198'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(695,5-696,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(698,5-699,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_199
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_199'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(698,5-699,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(701,5-702,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_200
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_200'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(701,5-702,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(704,5-705,67) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_201
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_201'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(704,5-705,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(707,5-709,69) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_188
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_188'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(707,5-709,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(711,5-713,68) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_77
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_77'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(711,5-713,68) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(715,5-717,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_78
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_78'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(715,5-717,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(719,5-721,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_79
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_79'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(719,5-721,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(723,5-725,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_80
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_80'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(723,5-725,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(727,5-729,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_81
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_81'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(727,5-729,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(731,5-734,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_189
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_189'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(731,5-734,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(736,5-738,36) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_77
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_77'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(736,5-738,36) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(740,5-742,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_78
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_78'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(740,5-742,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(744,5-746,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_79
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_79'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(744,5-746,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(748,5-750,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_80
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_80'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(748,5-750,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(752,5-754,55) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_81
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_81'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(752,5-754,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(756,5-759,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_190
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_190'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(756,5-759,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(761,5-764,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_191
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_191'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(761,5-764,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(766,5-768,38) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_189
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_189'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(766,5-768,38) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(770,5-772,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_190
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_190'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(770,5-772,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(774,5-776,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_191
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_191'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(774,5-776,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(778,5-780,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_192
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_192'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(778,5-780,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(782,5-784,41) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_193
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_193'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(782,5-784,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(786,5-789,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_192
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_192'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(786,5-789,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(791,5-794,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_193
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_193'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(791,5-794,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(796,5-798,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_189
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_189'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(796,5-798,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(800,5-802,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_190
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_190'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(800,5-802,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(804,5-806,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_191
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_191'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(804,5-806,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(808,5-810,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_192
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_192'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(808,5-810,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(812,5-814,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_193
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_193'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(812,5-814,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(816,5-817,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,8-1025,11) (VERI-1018) compiling module VHI_uniq_22
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_22'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(816,5-817,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(819,5-822,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_194
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_194'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(819,5-822,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(824,5-826,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_194
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_194'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(824,5-826,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(828,5-830,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_195
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_195'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(828,5-830,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(832,5-834,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_196
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_196'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(832,5-834,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(836,5-838,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_197
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_197'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(836,5-838,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(840,5-842,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_198
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_198'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(840,5-842,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(844,5-846,67) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_37
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_37'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(844,5-846,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(848,5-850,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_38
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_38'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(848,5-850,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(852,5-854,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_39
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_39'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(852,5-854,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(856,5-858,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_40
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_40'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(856,5-858,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(860,5-862,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_41
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_41'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(860,5-862,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(864,5-867,23) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_42
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_42'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(864,5-867,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(869,5-871,64) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_195
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_195'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(869,5-871,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(873,5-875,59) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_194
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_194'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(873,5-875,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(877,5-879,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_195
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_195'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(877,5-879,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(881,5-883,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_196
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_196'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(881,5-883,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(885,5-887,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_197
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_197'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(885,5-887,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(889,5-891,53) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_198
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_198'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(889,5-891,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(893,5-894,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_23
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_23'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(893,5-894,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(896,5-899,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_196
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_196'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd(896,5-899,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/handler_ipu.vhd(15,8-15,19) (VHDL-1067) elaborating handler_ipu_uniq_0(handler_ipu_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regio_bus_handler_record.vhd(8,8-8,42) (VHDL-1067) elaborating trb_net16_regio_bus_handler_record_uniq_1(regio_bus_handler_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/trb3_tools.vhd(11,8-11,18) (VHDL-1067) elaborating trb3_tools_uniq_0(trb3_tools_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regio_bus_handler_record.vhd(8,8-8,42) (VHDL-1067) elaborating trb_net16_regio_bus_handler_record_uniq_2(regio_bus_handler_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_flash_and_fpga_reload_record.vhd(11,8-11,40) (VHDL-1067) elaborating spi_flash_and_fpga_reload_record_uniq_0(flash_reboot_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regio_bus_handler.vhd(10,8-10,35) (VHDL-1067) elaborating trb_net16_regio_bus_handler_uniq_0(regio_bus_handler_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_master.vhd(10,8-10,18) (VHDL-1067) elaborating spi_master_uniq_0(Behavioral)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_slim.vhd(12,8-12,16) (VHDL-1067) elaborating spi_slim_uniq_0(Behavioral)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_databus_memory.vhd(10,8-10,26) (VHDL-1067) elaborating spi_databus_memory_uniq_0(Behavioral)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/spi_dpram_32_to_8.vhd(14,8-14,25) (VHDL-1067) elaborating spi_dpram_32_to_8_uniq_0(Structure)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/spi_dpram_32_to_8.vhd(120,5-159,39) (VHDL-1399) going to verilog side to elaborate module DP16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,8-1240,14) (VERI-1018) compiling module DP16KC_uniq_14
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_14'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/spi_dpram_32_to_8.vhd(120,5-159,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/spi_dpram_32_to_8.vhd(161,5-162,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,8-1025,11) (VERI-1018) compiling module VHI_uniq_23
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_23'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/spi_dpram_32_to_8.vhd(161,5-162,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/spi_dpram_32_to_8.vhd(164,5-165,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_24
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_24'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/spi_dpram_32_to_8.vhd(164,5-165,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/spi_dpram_32_to_8.vhd(167,5-206,39) (VHDL-1399) going to verilog side to elaborate module DP16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,8-1240,14) (VERI-1018) compiling module DP16KC_uniq_15
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_15'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/spi_dpram_32_to_8.vhd(167,5-206,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/fpga_reboot.vhd(6,8-6,19) (VHDL-1067) elaborating fpga_reboot_uniq_0(fpga_reboot_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/load_settings.vhd(8,8-8,21) (VHDL-1067) elaborating load_settings_uniq_0(load_settings_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/spi_master_generic.vhd(8,8-8,26) (VHDL-1067) elaborating spi_master_generic_uniq_0(spi_master_generic_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram.vhd(9,8-9,11) (VHDL-1067) elaborating ram_uniq_0(ram_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/sedcheck.vhd(8,8-8,16) (VHDL-1067) elaborating sedcheck_uniq_0(sed_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/sedcheck.vhd(204,1-220,7) (VHDL-1399) going to verilog side to elaborate module SEDCA
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1221,8-1221,13) (VERI-1018) compiling module SEDCA_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1221,1-1229,10) (VERI-9000) elaborating module 'SEDCA_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/sedcheck.vhd(204,1-220,7) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_ltc2600.vhd(6,8-6,19) (VHDL-1067) elaborating spi_ltc2600_uniq_0(spi_ltc2600_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/input_to_trigger_logic_record.vhd(7,8-7,37) (VHDL-1067) elaborating input_to_trigger_logic_record_uniq_0(input_to_trigger_logic_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/input_statistics.vhd(7,8-7,24) (VHDL-1067) elaborating input_statistics_uniq_0(input_statistics_arch)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(14,8-14,23) (VHDL-1067) elaborating fifo_18x1k_oreg_uniq_0(Structure)
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(420,5-421,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_77
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_77'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(420,5-421,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(423,5-424,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_132
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_132'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(423,5-424,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(426,5-427,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_78
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_78'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(426,5-427,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(429,5-430,44) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_133
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_133'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(429,5-430,44) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(432,5-433,57) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_79
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_79'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(432,5-433,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(435,5-436,53) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_64
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_64'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(435,5-436,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(438,5-439,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_134
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_134'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(438,5-439,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(441,5-442,45) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_135
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_135'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(441,5-442,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(444,5-447,41) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_97
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_97'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(444,5-447,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(449,5-452,39) (VHDL-1399) going to verilog side to elaborate module ROM16X1A
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,8-956,16) (VERI-1018) compiling module ROM16X1A_uniq_98
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_98'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(449,5-452,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(454,5-455,52) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_80
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_80'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(454,5-455,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(457,5-458,43) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_136
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_136'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(457,5-458,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(460,5-461,62) (VHDL-1399) going to verilog side to elaborate module XOR2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,8-1078,12) (VERI-1018) compiling module XOR2_uniq_65
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_65'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(460,5-461,62) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(463,5-464,47) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,8-457,11) (VERI-1018) compiling module INV_uniq_137
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_137'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(463,5-464,47) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(466,5-502,27) (VHDL-1399) going to verilog side to elaborate module DP16KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,8-1240,14) (VERI-1018) compiling module DP16KC_uniq_16
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_16'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(466,5-502,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(504,5-506,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_739
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_739'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(504,5-506,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(508,5-510,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_740
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_740'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(508,5-510,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(512,5-514,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_741
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_741'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(512,5-514,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(516,5-518,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_742
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_742'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(516,5-518,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(520,5-522,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_743
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_743'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(520,5-522,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(524,5-526,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_744
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_744'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(524,5-526,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(528,5-530,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_745
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_745'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(528,5-530,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(532,5-534,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_746
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_746'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(532,5-534,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(536,5-538,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_747
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_747'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(536,5-538,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(540,5-542,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_748
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_748'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(540,5-542,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(544,5-546,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_749
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_749'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(544,5-546,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(548,5-549,65) (VHDL-1399) going to verilog side to elaborate module FD1S3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,8-248,15) (VERI-1018) compiling module FD1S3BX_uniq_22
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_22'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(548,5-549,65) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(551,5-552,63) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_202
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_202'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(551,5-552,63) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(554,5-556,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_37
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_37'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(554,5-556,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(558,5-560,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_750
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_750'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(558,5-560,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(562,5-564,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_751
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_751'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(562,5-564,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(566,5-568,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_752
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_752'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(566,5-568,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(570,5-572,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_753
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_753'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(570,5-572,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(574,5-576,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_754
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_754'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(574,5-576,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(578,5-580,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_755
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_755'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(578,5-580,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(582,5-584,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_756
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_756'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(582,5-584,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(586,5-588,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_757
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_757'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(586,5-588,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(590,5-592,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_758
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_758'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(590,5-592,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(594,5-596,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_759
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_759'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(594,5-596,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(598,5-600,26) (VHDL-1399) going to verilog side to elaborate module FD1P3BX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,8-186,15) (VERI-1018) compiling module FD1P3BX_uniq_38
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_38'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(598,5-600,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(602,5-604,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_760
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_760'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(602,5-604,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(606,5-608,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_761
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_761'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(606,5-608,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(610,5-612,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_762
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_762'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(610,5-612,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(614,5-616,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_763
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_763'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(614,5-616,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(618,5-620,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_764
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_764'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(618,5-620,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(622,5-624,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_765
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_765'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(622,5-624,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(626,5-628,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_766
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_766'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(626,5-628,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(630,5-632,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_767
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_767'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(630,5-632,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(634,5-636,26) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_768
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_768'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(634,5-636,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(638,5-640,27) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_769
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_769'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(638,5-640,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(642,5-644,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_770
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_770'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(642,5-644,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(646,5-648,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_771
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_771'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(646,5-648,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(650,5-652,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_772
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_772'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(650,5-652,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(654,5-656,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_773
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_773'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(654,5-656,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(658,5-660,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_774
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_774'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(658,5-660,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(662,5-664,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_775
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_775'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(662,5-664,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(666,5-668,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_776
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_776'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(666,5-668,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(670,5-672,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_777
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_777'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(670,5-672,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(674,5-676,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_778
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_778'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(674,5-676,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(678,5-680,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_779
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_779'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(678,5-680,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(682,5-684,25) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_780
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_780'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(682,5-684,25) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(686,5-688,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_781
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_781'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(686,5-688,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(690,5-692,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_782
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_782'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(690,5-692,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(694,5-696,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_783
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_783'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(694,5-696,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(698,5-700,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_784
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_784'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(698,5-700,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(702,5-704,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_785
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_785'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(702,5-704,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(706,5-708,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_786
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_786'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(706,5-708,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(710,5-712,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_787
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_787'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(710,5-712,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(714,5-716,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_788
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_788'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(714,5-716,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(718,5-720,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_789
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_789'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(718,5-720,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(722,5-724,24) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_790
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_790'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(722,5-724,24) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(726,5-728,25) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,8-197,15) (VERI-1018) compiling module FD1P3DX_uniq_791
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_791'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(726,5-728,25) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(730,5-731,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_203
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_203'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(730,5-731,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(733,5-734,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_204
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_204'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(733,5-734,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(736,5-737,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_205
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_205'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(736,5-737,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(739,5-740,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_206
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_206'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(739,5-740,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(742,5-743,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_207
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_207'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(742,5-743,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(745,5-746,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_208
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_208'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(745,5-746,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(748,5-749,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_209
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_209'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(748,5-749,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(751,5-752,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_210
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_210'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(751,5-752,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(754,5-755,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_211
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_211'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(754,5-755,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(757,5-758,71) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_212
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_212'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(757,5-758,71) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(760,5-761,73) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_213
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_213'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(760,5-761,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(763,5-764,67) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,8-258,15) (VERI-1018) compiling module FD1S3DX_uniq_214
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_214'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(763,5-764,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(766,5-768,69) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_197
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_197'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(766,5-768,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(770,5-772,68) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_82
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_82'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(770,5-772,68) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(774,5-776,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_83
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_83'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(774,5-776,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(778,5-780,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_84
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_84'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(778,5-780,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(782,5-784,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_85
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_85'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(782,5-784,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(786,5-788,54) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_86
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_86'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(786,5-788,54) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(790,5-792,50) (VHDL-1399) going to verilog side to elaborate module CB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,8-110,11) (VERI-1018) compiling module CB2_uniq_87
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_87'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(790,5-792,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(794,5-797,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_198
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_198'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(794,5-797,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(799,5-801,36) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_82
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_82'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(799,5-801,36) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(803,5-805,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_83
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_83'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(803,5-805,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(807,5-809,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_84
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_84'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(807,5-809,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(811,5-813,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_85
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_85'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(811,5-813,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(815,5-817,50) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_86
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_86'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(815,5-817,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(819,5-821,55) (VHDL-1399) going to verilog side to elaborate module ALEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,8-34,13) (VERI-1018) compiling module ALEB2_uniq_87
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_87'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(819,5-821,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(823,5-826,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_199
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_199'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(823,5-826,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(828,5-831,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_200
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_200'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(828,5-831,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(833,5-835,38) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_199
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_199'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(833,5-835,38) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(837,5-839,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_200
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_200'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(837,5-839,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(841,5-843,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_201
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_201'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(841,5-843,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(845,5-847,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_202
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_202'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(845,5-847,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(849,5-851,35) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_203
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_203'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(849,5-851,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(853,5-855,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_204
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_204'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(853,5-855,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(857,5-860,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_201
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_201'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(857,5-860,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(862,5-865,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_202
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_202'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(862,5-865,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(867,5-869,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_199
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_199'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(867,5-869,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(871,5-873,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_200
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_200'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(871,5-873,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(875,5-877,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_201
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_201'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(875,5-877,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(879,5-881,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_202
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_202'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(879,5-881,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(883,5-885,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_203
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_203'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(883,5-885,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(887,5-889,41) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_204
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_204'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(887,5-889,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(891,5-892,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,8-1025,11) (VERI-1018) compiling module VHI_uniq_24
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_24'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(891,5-892,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(894,5-897,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_203
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_203'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(894,5-897,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(899,5-901,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_205
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_205'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(899,5-901,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(903,5-905,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_206
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_206'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(903,5-905,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(907,5-909,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_207
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_207'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(907,5-909,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(911,5-913,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_208
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_208'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(911,5-913,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(915,5-917,45) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_209
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_209'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(915,5-917,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(919,5-921,41) (VHDL-1399) going to verilog side to elaborate module CU2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,8-129,11) (VERI-1018) compiling module CU2_uniq_210
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_210'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(919,5-921,41) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(923,5-925,67) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_43
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_43'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(923,5-925,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(927,5-929,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_44
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_44'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(927,5-929,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(931,5-933,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_45
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_45'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(931,5-933,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(935,5-937,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_46
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_46'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(935,5-937,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(939,5-941,69) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_47
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_47'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(939,5-941,69) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(943,5-946,30) (VHDL-1399) going to verilog side to elaborate module FSUB2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,8-382,14) (VERI-1018) compiling module FSUB2B_uniq_48
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_48'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(943,5-946,30) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(948,5-950,73) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_204
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_204'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(948,5-950,73) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(952,5-954,64) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_205
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_205'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(952,5-954,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(956,5-958,59) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_205
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_205'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(956,5-958,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(960,5-962,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_206
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_206'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(960,5-962,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(964,5-966,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_207
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_207'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(964,5-966,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(968,5-970,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_208
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_208'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(968,5-970,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(972,5-974,56) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_209
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_209'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(972,5-974,56) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(976,5-978,53) (VHDL-1399) going to verilog side to elaborate module AGEB2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,8-25,13) (VERI-1018) compiling module AGEB2_uniq_210
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_210'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(976,5-978,53) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(980,5-981,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,8-1029,11) (VERI-1018) compiling module VLO_uniq_25
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_25'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(980,5-981,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(983,5-986,23) (VHDL-1399) going to verilog side to elaborate module FADD2B
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,8-148,14) (VERI-1018) compiling module FADD2B_uniq_206
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_206'
INFO - E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd(983,5-986,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/trb3_periph_blank.vhd(431,1-449,4) (VHDL-1399) going to verilog side to elaborate module ScatterTrig
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/ScatterTrig.v(6,8-6,19) (VERI-1018) compiling module ScatterTrig_uniq_1
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/ScatterTrig.v(6,1-317,10) (VERI-9000) elaborating module 'ScatterTrig_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/PulseStretch.v(23,1-62,10) (VERI-9000) elaborating module 'PulseStretch_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/PulseStretch.v(23,1-62,10) (VERI-9000) elaborating module 'PulseStretch_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/PulseStretch.v(23,1-62,10) (VERI-9000) elaborating module 'PulseStretch_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/PulseStretch.v(23,1-62,10) (VERI-9000) elaborating module 'PulseStretch_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/PulseStretch.v(23,1-62,10) (VERI-9000) elaborating module 'PulseStretch_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_10'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_11'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_12'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_13'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_14'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_15'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_16'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_17'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_18'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_19'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_20'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_21'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_22'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_23'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_24'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_25'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_26'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_27'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_28'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_29'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_30'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_31'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_32'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_33'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_34'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_35'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_36'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or18.v(23,1-44,10) (VERI-9000) elaborating module 'Or18_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or18.v(23,1-44,10) (VERI-9000) elaborating module 'Or18_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or8.v(23,1-35,10) (VERI-9000) elaborating module 'Or8_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or8.v(23,1-35,10) (VERI-9000) elaborating module 'Or8_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or8.v(23,1-35,10) (VERI-9000) elaborating module 'Or8_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/leds.v(23,1-47,10) (VERI-9000) elaborating module 'leds_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Input_Reg.v(1,1-30,10) (VERI-9000) elaborating module 'Input_Reg_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Input_Reg.v(1,1-30,10) (VERI-9000) elaborating module 'Input_Reg_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Input_Reg.v(1,1-30,10) (VERI-9000) elaborating module 'Input_Reg_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Input_Reg.v(1,1-30,10) (VERI-9000) elaborating module 'Input_Reg_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Input_Reg.v(1,1-30,10) (VERI-9000) elaborating module 'Input_Reg_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/retrigger.v(1,1-32,10) (VERI-9000) elaborating module 'ReTrigger_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/retrigger.v(1,1-32,10) (VERI-9000) elaborating module 'ReTrigger_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/retrigger.v(1,1-32,10) (VERI-9000) elaborating module 'ReTrigger_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/retrigger.v(1,1-32,10) (VERI-9000) elaborating module 'ReTrigger_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/retrigger.v(1,1-32,10) (VERI-9000) elaborating module 'ReTrigger_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/LeadDelay.v(3,1-26,10) (VERI-9000) elaborating module 'LeadDelay_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/LeadDelay.v(3,1-26,10) (VERI-9000) elaborating module 'LeadDelay_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/LeadDelay.v(3,1-26,10) (VERI-9000) elaborating module 'LeadDelay_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/LeadDelay.v(3,1-26,10) (VERI-9000) elaborating module 'LeadDelay_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/LeadDelay.v(3,1-26,10) (VERI-9000) elaborating module 'LeadDelay_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/ScatterTrig.v(6,1-317,10) (VERI-9000) elaborating module 'ScatterTrig_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/PulseStretch.v(23,1-62,10) (VERI-9000) elaborating module 'PulseStretch_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/PulseStretch.v(23,1-62,10) (VERI-9000) elaborating module 'PulseStretch_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/PulseStretch.v(23,1-62,10) (VERI-9000) elaborating module 'PulseStretch_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/PulseStretch.v(23,1-62,10) (VERI-9000) elaborating module 'PulseStretch_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/PulseStretch.v(23,1-62,10) (VERI-9000) elaborating module 'PulseStretch_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_10'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_11'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_12'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_13'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_14'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_15'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_16'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_17'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_18'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_19'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_20'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_21'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_22'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_23'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_24'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_25'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_26'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_27'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_28'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_29'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_30'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_31'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_32'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_33'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_34'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_35'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_36'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or18.v(23,1-44,10) (VERI-9000) elaborating module 'Or18_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or18.v(23,1-44,10) (VERI-9000) elaborating module 'Or18_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or8.v(23,1-35,10) (VERI-9000) elaborating module 'Or8_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or8.v(23,1-35,10) (VERI-9000) elaborating module 'Or8_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or8.v(23,1-35,10) (VERI-9000) elaborating module 'Or8_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/leds.v(23,1-47,10) (VERI-9000) elaborating module 'leds_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Input_Reg.v(1,1-30,10) (VERI-9000) elaborating module 'Input_Reg_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Input_Reg.v(1,1-30,10) (VERI-9000) elaborating module 'Input_Reg_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Input_Reg.v(1,1-30,10) (VERI-9000) elaborating module 'Input_Reg_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Input_Reg.v(1,1-30,10) (VERI-9000) elaborating module 'Input_Reg_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Input_Reg.v(1,1-30,10) (VERI-9000) elaborating module 'Input_Reg_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/retrigger.v(1,1-32,10) (VERI-9000) elaborating module 'ReTrigger_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/retrigger.v(1,1-32,10) (VERI-9000) elaborating module 'ReTrigger_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/retrigger.v(1,1-32,10) (VERI-9000) elaborating module 'ReTrigger_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/retrigger.v(1,1-32,10) (VERI-9000) elaborating module 'ReTrigger_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/retrigger.v(1,1-32,10) (VERI-9000) elaborating module 'ReTrigger_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/LeadDelay.v(3,1-26,10) (VERI-9000) elaborating module 'LeadDelay_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/LeadDelay.v(3,1-26,10) (VERI-9000) elaborating module 'LeadDelay_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/LeadDelay.v(3,1-26,10) (VERI-9000) elaborating module 'LeadDelay_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/LeadDelay.v(3,1-26,10) (VERI-9000) elaborating module 'LeadDelay_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/LeadDelay.v(3,1-26,10) (VERI-9000) elaborating module 'LeadDelay_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_10'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_11'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_12'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_13'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_14'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_15'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_16'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_17'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_18'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_19'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_20'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_21'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_22'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_23'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_24'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_25'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_26'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_27'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_28'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_29'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_30'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_31'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_32'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_33'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_34'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_35'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_36'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_37'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_38'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_39'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_40'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_41'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_42'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_43'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_44'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_45'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_46'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_47'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_48'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_49'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_50'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_51'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_52'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/trb3_periph_blank.vhd(431,1-449,4) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/ScatterTrig.v(6,1-317,10) (VERI-9000) elaborating module 'ScatterTrig_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1539,1-1567,10) (VERI-9000) elaborating module 'EHXPLLF_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/PulseStretch.v(23,1-62,10) (VERI-9000) elaborating module 'PulseStretch_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/PulseStretch.v(23,1-62,10) (VERI-9000) elaborating module 'PulseStretch_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/PulseStretch.v(23,1-62,10) (VERI-9000) elaborating module 'PulseStretch_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/PulseStretch.v(23,1-62,10) (VERI-9000) elaborating module 'PulseStretch_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/PulseStretch.v(23,1-62,10) (VERI-9000) elaborating module 'PulseStretch_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_10'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_11'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_12'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_13'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_14'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_15'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_16'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_17'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_18'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_19'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_20'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_21'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_22'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_23'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_24'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_25'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_26'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_27'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_28'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_29'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_30'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_31'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_32'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_33'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_34'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_35'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or6.v(23,1-31,10) (VERI-9000) elaborating module 'Or6_uniq_36'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or18.v(23,1-44,10) (VERI-9000) elaborating module 'Or18_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or18.v(23,1-44,10) (VERI-9000) elaborating module 'Or18_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or8.v(23,1-35,10) (VERI-9000) elaborating module 'Or8_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or8.v(23,1-35,10) (VERI-9000) elaborating module 'Or8_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Or8.v(23,1-35,10) (VERI-9000) elaborating module 'Or8_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/leds.v(23,1-47,10) (VERI-9000) elaborating module 'leds_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1221,1-1229,10) (VERI-9000) elaborating module 'SEDCA_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Input_Reg.v(1,1-30,10) (VERI-9000) elaborating module 'Input_Reg_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Input_Reg.v(1,1-30,10) (VERI-9000) elaborating module 'Input_Reg_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Input_Reg.v(1,1-30,10) (VERI-9000) elaborating module 'Input_Reg_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Input_Reg.v(1,1-30,10) (VERI-9000) elaborating module 'Input_Reg_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/Input_Reg.v(1,1-30,10) (VERI-9000) elaborating module 'Input_Reg_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/retrigger.v(1,1-32,10) (VERI-9000) elaborating module 'ReTrigger_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/retrigger.v(1,1-32,10) (VERI-9000) elaborating module 'ReTrigger_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/retrigger.v(1,1-32,10) (VERI-9000) elaborating module 'ReTrigger_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/retrigger.v(1,1-32,10) (VERI-9000) elaborating module 'ReTrigger_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/retrigger.v(1,1-32,10) (VERI-9000) elaborating module 'ReTrigger_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/LeadDelay.v(3,1-26,10) (VERI-9000) elaborating module 'LeadDelay_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/LeadDelay.v(3,1-26,10) (VERI-9000) elaborating module 'LeadDelay_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/LeadDelay.v(3,1-26,10) (VERI-9000) elaborating module 'LeadDelay_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/LeadDelay.v(3,1-26,10) (VERI-9000) elaborating module 'LeadDelay_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/LeadDelay.v(3,1-26,10) (VERI-9000) elaborating module 'LeadDelay_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(2565,1-3542,10) (VERI-9000) elaborating module 'PCSD_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_9'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_11'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_10'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_12'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(834,1-838,10) (VERI-9000) elaborating module 'OR2_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_19'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_20'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_21'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_22'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_23'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_24'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_25'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_26'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_27'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_28'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_33'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_34'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_35'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_36'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_37'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_38'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_39'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_40'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_41'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_42'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_43'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_44'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_45'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_46'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_47'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_48'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_11'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_140'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_141'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_142'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_143'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_144'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_145'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_146'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_147'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_148'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_149'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_150'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_151'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_152'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_153'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_154'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_155'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_156'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_12'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_157'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_158'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_159'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_160'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_161'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_162'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_163'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_164'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_165'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_166'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_167'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_168'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_169'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_170'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_171'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_172'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_173'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_56'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_57'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_58'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_59'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_60'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_61'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_62'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_63'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_64'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_65'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_66'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_67'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_68'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_69'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_70'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_71'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_72'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_73'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_74'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_75'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_76'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_77'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_78'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_79'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_80'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_13'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_174'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_175'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_176'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_14'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_177'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_81'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_29'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_29'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_30'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_31'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_30'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_32'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_33'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_34'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_31'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_29'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_30'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_31'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_32'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_33'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_32'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_33'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_34'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_34'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_35'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_35'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_36'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_37'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_36'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_35'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_36'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_37'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_37'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_11'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_13'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_12'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_14'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(834,1-838,10) (VERI-9000) elaborating module 'OR2_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_29'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_30'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_31'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_32'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_33'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_34'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_35'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_36'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_37'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_38'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_49'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_50'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_51'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_52'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_53'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_54'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_55'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_56'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_57'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_58'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_59'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_60'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_61'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_62'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_63'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_64'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_15'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_178'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_179'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_180'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_181'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_182'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_183'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_184'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_185'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_186'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_187'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_188'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_189'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_190'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_191'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_192'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_193'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_194'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_16'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_195'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_196'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_197'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_198'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_199'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_200'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_201'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_202'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_203'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_204'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_205'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_206'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_207'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_208'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_209'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_210'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_211'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_82'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_83'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_84'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_85'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_86'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_87'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_88'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_89'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_90'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_91'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_92'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_93'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_94'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_95'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_96'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_97'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_98'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_99'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_100'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_101'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_102'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_103'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_104'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_105'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_106'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_17'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_212'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_213'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_214'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_18'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_215'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_107'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_38'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_38'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_39'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_40'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_39'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_41'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_42'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_43'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_40'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_38'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_39'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_40'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_41'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_42'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_41'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_42'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_43'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_43'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_44'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_44'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_45'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_46'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_45'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_44'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_45'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_46'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_46'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_1'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_2'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_3'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_4'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_5'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_6'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_7'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_8'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_9'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_10'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_11'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_12'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_13'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_14'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_15'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_16'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_17'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_18'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_19'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_20'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_21'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_22'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_23'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_24'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_25'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_26'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_27'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_28'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_29'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_30'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_31'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_32'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_33'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_34'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_35'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_36'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_37'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_38'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_39'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_40'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_41'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_42'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_43'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_44'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_45'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_46'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_47'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_48'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_49'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_50'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_51'
INFO - E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic/Source/DelayBit.v(3,1-39,10) (VERI-9000) elaborating module 'DelayBit_uniq_52'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_14'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_23'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_24'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_15'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_69'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_120'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_70'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_121'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_71'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_60'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_122'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_123'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_93'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_94'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_72'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_124'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_61'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_125'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,1-1448,10) (VERI-9000) elaborating module 'PDPW16KC_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_643'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_644'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_645'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_646'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_647'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_648'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_649'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_650'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_651'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_652'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_20'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_178'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_33'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_653'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_654'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_655'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_656'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_657'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_658'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_659'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_660'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_661'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_34'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_662'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_663'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_664'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_665'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_666'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_667'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_668'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_669'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_670'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_671'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_672'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_673'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_674'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_675'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_676'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_677'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_678'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_679'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_680'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_681'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_682'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_683'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_684'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_685'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_686'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_687'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_688'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_689'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_690'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_179'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_180'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_181'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_182'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_183'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_184'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_185'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_186'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_187'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_188'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_189'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_179'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_72'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_73'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_74'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_75'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_76'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_180'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_72'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_73'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_74'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_75'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_76'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_181'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_182'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_179'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_180'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_181'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_182'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_183'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_183'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_184'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_179'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_180'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_181'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_182'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_183'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_21'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_185'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_184'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_185'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_186'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_187'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_188'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_31'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_32'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_33'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_34'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_35'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_36'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_186'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_184'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_185'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_186'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_187'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_188'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_22'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_187'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_77'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_132'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_78'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_133'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_79'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_64'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_134'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_135'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_97'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_98'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_80'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_136'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_65'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_137'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_16'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_739'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_740'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_741'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_742'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_743'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_744'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_745'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_746'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_747'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_748'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_749'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_22'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_202'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_37'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_750'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_751'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_752'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_753'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_754'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_755'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_756'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_757'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_758'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_759'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_38'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_760'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_761'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_762'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_763'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_764'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_765'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_766'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_767'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_768'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_769'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_770'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_771'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_772'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_773'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_774'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_775'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_776'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_777'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_778'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_779'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_780'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_781'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_782'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_783'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_784'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_785'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_786'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_787'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_788'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_789'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_790'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_791'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_203'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_204'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_205'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_206'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_207'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_208'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_209'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_210'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_211'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_212'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_213'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_214'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_197'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_82'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_83'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_84'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_85'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_86'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_87'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_198'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_82'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_83'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_84'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_85'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_86'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_87'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_199'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_200'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_199'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_200'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_201'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_202'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_203'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_204'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_201'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_202'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_199'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_200'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_201'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_202'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_203'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_204'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_24'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_203'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_205'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_206'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_207'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_208'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_209'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_210'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_43'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_44'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_45'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_46'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_47'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_48'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_204'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_205'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_205'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_206'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_207'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_208'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_209'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_210'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_25'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_206'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_65'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_114'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_66'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_115'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_67'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_58'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_116'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_117'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_91'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_92'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_68'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_118'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_59'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_119'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_10'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_11'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_12'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_13'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_585'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_586'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_587'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_588'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_589'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_590'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_591'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_592'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_593'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_594'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_595'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_596'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_19'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_164'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_31'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_597'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_598'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_599'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_600'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_601'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_602'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_603'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_604'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_605'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_606'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_607'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_32'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_608'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_609'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_610'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_611'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_612'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_613'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_614'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_615'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_616'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_617'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_618'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_619'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_620'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_621'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_622'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_623'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_624'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_625'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_626'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_627'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_628'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_629'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_630'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_631'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_632'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_633'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_634'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_635'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_636'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_637'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_638'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_639'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_640'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_641'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_642'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_165'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_166'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_167'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_168'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_169'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_170'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_171'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_172'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_173'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_174'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_175'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_176'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_177'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_170'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_66'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_67'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_68'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_69'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_70'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_71'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_171'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_66'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_67'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_68'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_69'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_70'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_71'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_172'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_173'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_167'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_168'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_169'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_170'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_171'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_172'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_174'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_175'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_167'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_168'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_169'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_170'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_171'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_172'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_20'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_176'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_173'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_174'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_175'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_176'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_177'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_178'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_24'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_25'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_26'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_27'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_28'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_29'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_30'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_177'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_173'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_174'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_175'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_176'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_177'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_178'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_21'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_178'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_73'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_126'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_74'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_127'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_75'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_62'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_128'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_129'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_95'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_96'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_76'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_130'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_63'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_131'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,1-1448,10) (VERI-9000) elaborating module 'PDPW16KC_uniq_9'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_691'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_692'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_693'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_694'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_695'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_696'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_697'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_698'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_699'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_700'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_21'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_190'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_35'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_701'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_702'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_703'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_704'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_705'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_706'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_707'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_708'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_709'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_36'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_710'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_711'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_712'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_713'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_714'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_715'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_716'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_717'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_718'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_719'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_720'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_721'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_722'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_723'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_724'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_725'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_726'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_727'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_728'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_729'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_730'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_731'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_732'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_733'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_734'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_735'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_736'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_737'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_738'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_191'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_192'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_193'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_194'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_195'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_196'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_197'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_198'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_199'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_200'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_201'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_188'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_77'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_78'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_79'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_80'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_81'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_189'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_77'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_78'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_79'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_80'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_81'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_190'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_191'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_189'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_190'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_191'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_192'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_193'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_192'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_193'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_189'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_190'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_191'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_192'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_193'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_22'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_194'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_194'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_195'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_196'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_197'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_198'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_37'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_38'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_39'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_40'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_41'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_42'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_195'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_194'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_195'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_196'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_197'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_198'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_23'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_196'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_21'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_33'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_22'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_34'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_23'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_41'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_35'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_36'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_69'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_70'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_24'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_37'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_38'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_39'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_40'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_41'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_282'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_283'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_284'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_285'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_286'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_287'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_288'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_289'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_290'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_291'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_292'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_112'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_293'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_294'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_295'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_296'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_297'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_298'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_299'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_300'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_301'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_302'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_303'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_304'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_305'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_306'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_307'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_308'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_309'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_310'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_311'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_312'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_313'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_314'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_113'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_65'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_18'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_19'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_20'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_21'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_22'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_23'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_66'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_18'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_19'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_20'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_21'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_22'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_23'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_67'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_68'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_71'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_72'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_73'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_74'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_75'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_76'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_69'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_70'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_71'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_72'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_73'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_74'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_75'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_76'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_71'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_77'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_78'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_79'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_80'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_81'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_82'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_72'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_77'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_78'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_79'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_80'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_9'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_81'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_82'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_10'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_73'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_33'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_60'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_34'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_61'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_35'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_44'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_62'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_63'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_75'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_76'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_36'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_64'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_65'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_66'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_67'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_68'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_381'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_382'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_383'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_384'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_385'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_386'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_387'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_388'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_389'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_390'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_391'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_11'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_118'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_392'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_393'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_394'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_395'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_396'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_397'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_398'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_399'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_400'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_401'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_402'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_403'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_404'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_405'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_406'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_407'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_408'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_409'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_410'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_411'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_412'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_413'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_119'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_92'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_36'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_37'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_38'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_39'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_40'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_41'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_93'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_36'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_37'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_38'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_39'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_40'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_41'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_94'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_95'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_107'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_108'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_109'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_110'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_111'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_112'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_96'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_97'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_107'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_108'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_109'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_110'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_111'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_112'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_98'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_113'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_114'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_115'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_116'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_117'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_118'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_99'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_113'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_114'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_115'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_116'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_12'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_117'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_118'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_13'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_100'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_13'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_15'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_14'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_16'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_15'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_39'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_17'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_18'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_65'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_66'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_16'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_19'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_20'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_21'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_22'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_23'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_216'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_217'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_218'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_219'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_220'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_221'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_222'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_223'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_224'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_225'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_226'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_108'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_227'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_228'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_229'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_230'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_231'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_232'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_233'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_234'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_235'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_236'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_237'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_238'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_239'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_240'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_241'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_242'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_243'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_244'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_245'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_246'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_247'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_248'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_109'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_47'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_9'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_10'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_11'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_48'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_9'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_10'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_11'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_49'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_50'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_47'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_48'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_49'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_50'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_51'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_52'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_51'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_52'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_47'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_48'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_49'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_50'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_51'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_52'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_53'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_53'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_54'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_55'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_56'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_57'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_58'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_54'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_53'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_54'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_55'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_56'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_57'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_58'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_55'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_17'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_24'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_18'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_25'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_19'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_40'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_26'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_27'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_67'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_68'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_20'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_28'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_29'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_30'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_31'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_32'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_249'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_250'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_251'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_252'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_253'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_254'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_255'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_256'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_257'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_258'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_259'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_110'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_260'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_261'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_262'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_263'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_264'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_265'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_266'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_267'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_268'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_269'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_270'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_271'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_272'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_273'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_274'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_275'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_276'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_277'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_278'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_279'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_280'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_281'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_111'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_56'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_12'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_13'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_14'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_15'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_16'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_17'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_57'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_12'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_13'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_14'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_15'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_16'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_17'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_58'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_59'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_59'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_60'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_61'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_62'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_63'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_64'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_60'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_61'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_59'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_60'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_61'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_62'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_63'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_64'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_62'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_65'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_66'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_67'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_68'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_69'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_70'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_63'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_65'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_66'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_67'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_68'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_69'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_70'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_9'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_64'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_25'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_42'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_26'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_43'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_27'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_42'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_44'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_45'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_71'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_72'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_28'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_46'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_47'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_48'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_49'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_50'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_315'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_316'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_317'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_318'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_319'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_320'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_321'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_322'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_323'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_324'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_325'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_9'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_114'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_326'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_327'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_328'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_329'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_330'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_331'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_332'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_333'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_334'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_335'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_336'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_337'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_338'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_339'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_340'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_341'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_342'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_343'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_344'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_345'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_346'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_347'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_115'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_74'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_24'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_25'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_26'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_27'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_28'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_29'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_75'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_24'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_25'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_26'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_27'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_28'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_29'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_76'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_77'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_83'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_84'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_85'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_86'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_87'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_88'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_78'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_79'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_83'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_84'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_85'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_86'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_87'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_88'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_80'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_89'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_90'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_91'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_92'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_93'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_94'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_81'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_89'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_90'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_91'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_92'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_10'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_93'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_94'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_11'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_82'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_29'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_51'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_30'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_52'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_31'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_43'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_53'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_54'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_73'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_74'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_32'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_55'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_56'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_57'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_58'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_59'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_348'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_349'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_350'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_351'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_352'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_353'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_354'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_355'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_356'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_357'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_358'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_10'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_116'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_359'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_360'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_361'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_362'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_363'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_364'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_365'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_366'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_367'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_368'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_369'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_370'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_371'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_372'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_373'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_374'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_375'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_376'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_377'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_378'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_379'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_380'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_117'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_83'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_30'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_31'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_32'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_33'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_34'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_35'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_84'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_30'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_31'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_32'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_33'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_34'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_35'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_85'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_86'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_95'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_96'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_97'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_98'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_99'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_100'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_87'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_88'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_95'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_96'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_97'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_98'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_99'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_100'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_89'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_101'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_102'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_103'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_104'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_105'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_106'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_90'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_101'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_102'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_103'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_104'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_11'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_105'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_106'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_12'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_91'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_37'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_69'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_38'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_70'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_39'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_45'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_71'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_72'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_77'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_78'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_40'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_73'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_74'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_75'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_76'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_77'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_9'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_414'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_415'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_416'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_417'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_418'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_419'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_420'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_421'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_422'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_423'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_424'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_12'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_120'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_425'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_426'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_427'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_428'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_429'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_430'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_431'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_432'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_433'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_434'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_435'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_436'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_437'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_438'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_439'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_440'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_441'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_442'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_443'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_444'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_445'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_446'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_121'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_101'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_42'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_43'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_44'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_45'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_46'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_47'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_102'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_42'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_43'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_44'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_45'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_46'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_47'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_103'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_104'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_119'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_120'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_121'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_122'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_123'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_124'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_105'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_106'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_119'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_120'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_121'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_122'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_123'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_124'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_107'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_125'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_126'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_127'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_128'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_129'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_130'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_108'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_125'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_126'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_127'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_128'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_13'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_129'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_130'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_14'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_109'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_41'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_78'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_42'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_79'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_43'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_46'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_80'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_81'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_79'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_80'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_44'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_82'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_47'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_83'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,1-1448,10) (VERI-9000) elaborating module 'PDPW16KC_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_447'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_448'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_449'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_450'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_451'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_13'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_122'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_19'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_452'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_453'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_454'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_455'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_20'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_456'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_457'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_458'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_459'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_460'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_461'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_462'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_463'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_464'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_465'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_466'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_467'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_468'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_469'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_123'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_124'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_125'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_126'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_127'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_128'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_110'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_48'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_49'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_50'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_111'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_48'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_49'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_50'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_112'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_113'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_131'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_132'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_133'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_114'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_115'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_131'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_132'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_133'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_14'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_116'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_134'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_135'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_136'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_117'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_118'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_134'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_135'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_136'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_15'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_119'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_45'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_84'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_46'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_85'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_47'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_48'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_86'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_87'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_81'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_82'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_48'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_88'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_49'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_89'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,1-1448,10) (VERI-9000) elaborating module 'PDPW16KC_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_470'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_471'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_472'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_473'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_474'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_14'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_129'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_21'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_475'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_476'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_477'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_478'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_22'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_479'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_480'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_481'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_482'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_483'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_484'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_485'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_486'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_487'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_488'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_489'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_490'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_491'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_492'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_130'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_131'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_132'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_133'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_134'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_135'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_120'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_51'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_52'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_53'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_121'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_51'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_52'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_53'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_122'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_123'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_137'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_138'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_139'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_124'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_125'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_137'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_138'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_139'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_15'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_126'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_140'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_141'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_142'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_9'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_10'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_11'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_127'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_128'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_140'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_141'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_142'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_16'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_129'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_49'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_90'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_50'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_91'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_51'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_50'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_92'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_93'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_83'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_84'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_52'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_94'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_51'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_95'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,1-1448,10) (VERI-9000) elaborating module 'PDPW16KC_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_493'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_494'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_495'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_496'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_497'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_15'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_136'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_23'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_498'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_499'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_500'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_501'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_24'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_502'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_503'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_504'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_505'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_506'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_507'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_508'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_509'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_510'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_511'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_512'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_513'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_514'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_515'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_137'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_138'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_139'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_140'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_141'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_142'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_130'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_54'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_55'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_56'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_131'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_54'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_55'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_56'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_132'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_133'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_143'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_144'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_145'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_134'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_135'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_143'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_144'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_145'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_16'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_136'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_146'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_147'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_148'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_12'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_13'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_14'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_137'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_138'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_146'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_147'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_148'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_17'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_139'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_53'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_96'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_54'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_97'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_55'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_52'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_98'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_99'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_85'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_86'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_56'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_100'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_53'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_101'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,1-1448,10) (VERI-9000) elaborating module 'PDPW16KC_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_516'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_517'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_518'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_519'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_520'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_16'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_143'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_25'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_521'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_522'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_523'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_524'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_26'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_525'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_526'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_527'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_528'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_529'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_530'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_531'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_532'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_533'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_534'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_535'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_536'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_537'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_538'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_144'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_145'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_146'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_147'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_148'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_149'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_140'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_57'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_58'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_59'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_141'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_57'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_58'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_59'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_142'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_143'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_149'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_150'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_151'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_144'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_145'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_149'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_150'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_151'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_17'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_146'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_152'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_153'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_154'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_15'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_16'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_17'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_147'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_148'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_152'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_153'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_154'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_18'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_149'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_57'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_102'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_58'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_103'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_59'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_54'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_104'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_105'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_87'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_88'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_60'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_106'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_55'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_107'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,1-1448,10) (VERI-9000) elaborating module 'PDPW16KC_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_539'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_540'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_541'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_542'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_543'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_17'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_150'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_27'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_544'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_545'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_546'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_547'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_28'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_548'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_549'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_550'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_551'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_552'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_553'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_554'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_555'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_556'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_557'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_558'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_559'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_560'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_561'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_151'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_152'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_153'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_154'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_155'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_156'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_150'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_60'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_61'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_62'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_151'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_60'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_61'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_62'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_152'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_153'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_155'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_156'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_157'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_154'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_155'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_155'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_156'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_157'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_18'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_156'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_158'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_159'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_160'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_18'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_19'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(382,1-386,10) (VERI-9000) elaborating module 'FSUB2B_uniq_20'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_157'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_158'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_158'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_159'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_160'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_19'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_159'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_61'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_108'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_62'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_109'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_63'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_56'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_110'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_111'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_89'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(956,1-965,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_90'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_64'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_112'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1078,1-1082,10) (VERI-9000) elaborating module 'XOR2_uniq_57'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(457,1-460,10) (VERI-9000) elaborating module 'INV_uniq_113'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1347,1-1448,10) (VERI-9000) elaborating module 'PDPW16KC_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_562'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_563'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_564'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_565'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_566'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(248,1-256,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_18'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_157'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_29'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_567'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_568'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_569'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_570'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(186,1-195,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_30'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_571'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_572'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_573'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_574'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_575'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_576'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_577'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_578'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_579'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_580'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_581'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_582'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_583'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(197,1-206,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_584'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_158'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_159'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_160'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_161'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_162'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(258,1-266,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_163'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_160'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_63'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_64'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(110,1-118,10) (VERI-9000) elaborating module 'CB2_uniq_65'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_161'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_63'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_64'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(34,1-41,10) (VERI-9000) elaborating module 'ALEB2_uniq_65'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_162'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_163'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_161'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_162'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(25,1-32,10) (VERI-9000) elaborating module 'AGEB2_uniq_163'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_164'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(148,1-152,10) (VERI-9000) elaborating module 'FADD2B_uniq_165'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(129,1-136,10) (VERI-9000) elaborating module 'CU2_uniq_161'
