<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>XP5IO - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../../css/general-2459343d.css">
        <link rel="stylesheet" href="../../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc-322a2cd5.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="xp5io"><a class="header" href="#xp5io">XP5IO</a></h1>
<h2 id="tile-xp5io"><a class="header" href="#tile-xp5io">Tile XP5IO</a></h2>
<p>Cells: 60</p>
<h3 id="bel-lpddrmc"><a class="header" href="#bel-lpddrmc">Bel LPDDRMC</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel LPDDRMC</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>AXI0_ARADDR_10_NIB0_CLB2PHY_DLYCTL_EN_VTC</td><td>input</td><td>TCELL58:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>AXI0_ARADDR_14_11_NIB1_CLB2PHY_RDEN0</td><td>input</td><td>TCELL54:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>AXI0_ARADDR_14_11_NIB1_CLB2PHY_RDEN1</td><td>input</td><td>TCELL54:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>AXI0_ARADDR_14_11_NIB1_CLB2PHY_RDEN2</td><td>input</td><td>TCELL54:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>AXI0_ARADDR_14_11_NIB1_CLB2PHY_RDEN3</td><td>input</td><td>TCELL54:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>AXI0_ARADDR_20_15_NIB1_CLB2PHY_IODELAY_SEL0</td><td>input</td><td>TCELL54:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>AXI0_ARADDR_20_15_NIB1_CLB2PHY_IODELAY_SEL1</td><td>input</td><td>TCELL54:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>AXI0_ARADDR_20_15_NIB1_CLB2PHY_IODELAY_SEL2</td><td>input</td><td>TCELL54:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>AXI0_ARADDR_20_15_NIB1_CLB2PHY_IODELAY_SEL3</td><td>input</td><td>TCELL54:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>AXI0_ARADDR_20_15_NIB1_CLB2PHY_IODELAY_SEL4</td><td>input</td><td>TCELL54:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>AXI0_ARADDR_20_15_NIB1_CLB2PHY_IODELAY_SEL5</td><td>input</td><td>TCELL54:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>AXI0_ARADDR_21_NIB1_CLB2PHY_DLYCTL_EN_VTC</td><td>input</td><td>TCELL54:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>AXI0_ARADDR_25_22_NIB2_CLB2PHY_RDEN0</td><td>input</td><td>TCELL45:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>AXI0_ARADDR_25_22_NIB2_CLB2PHY_RDEN1</td><td>input</td><td>TCELL45:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>AXI0_ARADDR_25_22_NIB2_CLB2PHY_RDEN2</td><td>input</td><td>TCELL45:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>AXI0_ARADDR_25_22_NIB2_CLB2PHY_RDEN3</td><td>input</td><td>TCELL45:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>AXI0_ARADDR_31_26_NIB2_CLB2PHY_IODELAY_SEL0</td><td>input</td><td>TCELL45:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>AXI0_ARADDR_31_26_NIB2_CLB2PHY_IODELAY_SEL1</td><td>input</td><td>TCELL45:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>AXI0_ARADDR_31_26_NIB2_CLB2PHY_IODELAY_SEL2</td><td>input</td><td>TCELL45:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>AXI0_ARADDR_31_26_NIB2_CLB2PHY_IODELAY_SEL3</td><td>input</td><td>TCELL45:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>AXI0_ARADDR_31_26_NIB2_CLB2PHY_IODELAY_SEL4</td><td>input</td><td>TCELL45:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>AXI0_ARADDR_31_26_NIB2_CLB2PHY_IODELAY_SEL5</td><td>input</td><td>TCELL45:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>AXI0_ARADDR_32_NIB2_CLB2PHY_DLYCTL_EN_VTC</td><td>input</td><td>TCELL45:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>AXI0_ARADDR_36_33_NIB3_CLB2PHY_RDEN0</td><td>input</td><td>TCELL43:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>AXI0_ARADDR_36_33_NIB3_CLB2PHY_RDEN1</td><td>input</td><td>TCELL43:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>AXI0_ARADDR_36_33_NIB3_CLB2PHY_RDEN2</td><td>input</td><td>TCELL43:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>AXI0_ARADDR_36_33_NIB3_CLB2PHY_RDEN3</td><td>input</td><td>TCELL43:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>AXI0_ARADDR_3_0_NIB0_CLB2PHY_RDEN0</td><td>input</td><td>TCELL58:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>AXI0_ARADDR_3_0_NIB0_CLB2PHY_RDEN1</td><td>input</td><td>TCELL58:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>AXI0_ARADDR_3_0_NIB0_CLB2PHY_RDEN2</td><td>input</td><td>TCELL58:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>AXI0_ARADDR_3_0_NIB0_CLB2PHY_RDEN3</td><td>input</td><td>TCELL58:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>AXI0_ARADDR_42_37_NIB3_CLB2PHY_IODELAY_SEL0</td><td>input</td><td>TCELL43:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>AXI0_ARADDR_42_37_NIB3_CLB2PHY_IODELAY_SEL1</td><td>input</td><td>TCELL43:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>AXI0_ARADDR_42_37_NIB3_CLB2PHY_IODELAY_SEL2</td><td>input</td><td>TCELL43:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>AXI0_ARADDR_42_37_NIB3_CLB2PHY_IODELAY_SEL3</td><td>input</td><td>TCELL43:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>AXI0_ARADDR_42_37_NIB3_CLB2PHY_IODELAY_SEL4</td><td>input</td><td>TCELL43:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>AXI0_ARADDR_42_37_NIB3_CLB2PHY_IODELAY_SEL5</td><td>input</td><td>TCELL43:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>AXI0_ARADDR_43_NIB3_CLB2PHY_DLYCTL_EN_VTC</td><td>input</td><td>TCELL43:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>AXI0_ARADDR_9_4_NIB0_CLB2PHY_IODELAY_SEL0</td><td>input</td><td>TCELL58:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>AXI0_ARADDR_9_4_NIB0_CLB2PHY_IODELAY_SEL1</td><td>input</td><td>TCELL58:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>AXI0_ARADDR_9_4_NIB0_CLB2PHY_IODELAY_SEL2</td><td>input</td><td>TCELL58:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>AXI0_ARADDR_9_4_NIB0_CLB2PHY_IODELAY_SEL3</td><td>input</td><td>TCELL58:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>AXI0_ARADDR_9_4_NIB0_CLB2PHY_IODELAY_SEL4</td><td>input</td><td>TCELL58:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>AXI0_ARADDR_9_4_NIB0_CLB2PHY_IODELAY_SEL5</td><td>input</td><td>TCELL58:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>AXI0_ARID_7_0_NIB2_7_0_CLB2PHY_IODELAY_CNTVALUEIN0</td><td>input</td><td>TCELL45:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>AXI0_ARID_7_0_NIB2_7_0_CLB2PHY_IODELAY_CNTVALUEIN1</td><td>input</td><td>TCELL45:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>AXI0_ARID_7_0_NIB2_7_0_CLB2PHY_IODELAY_CNTVALUEIN2</td><td>input</td><td>TCELL45:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>AXI0_ARID_7_0_NIB2_7_0_CLB2PHY_IODELAY_CNTVALUEIN3</td><td>input</td><td>TCELL45:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>AXI0_ARID_7_0_NIB2_7_0_CLB2PHY_IODELAY_CNTVALUEIN4</td><td>input</td><td>TCELL45:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>AXI0_ARID_7_0_NIB2_7_0_CLB2PHY_IODELAY_CNTVALUEIN5</td><td>input</td><td>TCELL45:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>AXI0_ARID_7_0_NIB2_7_0_CLB2PHY_IODELAY_CNTVALUEIN6</td><td>input</td><td>TCELL45:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>AXI0_ARID_7_0_NIB2_7_0_CLB2PHY_IODELAY_CNTVALUEIN7</td><td>input</td><td>TCELL45:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>AXI0_ARLEN_7_0_NIB2_15_8_CLB2PHY_IODELAY_CNTVALUEIN0</td><td>input</td><td>TCELL45:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>AXI0_ARLEN_7_0_NIB2_15_8_CLB2PHY_IODELAY_CNTVALUEIN1</td><td>input</td><td>TCELL45:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>AXI0_ARLEN_7_0_NIB2_15_8_CLB2PHY_IODELAY_CNTVALUEIN2</td><td>input</td><td>TCELL45:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>AXI0_ARLEN_7_0_NIB2_15_8_CLB2PHY_IODELAY_CNTVALUEIN3</td><td>input</td><td>TCELL45:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>AXI0_ARLEN_7_0_NIB2_15_8_CLB2PHY_IODELAY_CNTVALUEIN4</td><td>input</td><td>TCELL45:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>AXI0_ARLEN_7_0_NIB2_15_8_CLB2PHY_IODELAY_CNTVALUEIN5</td><td>input</td><td>TCELL45:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>AXI0_ARLEN_7_0_NIB2_15_8_CLB2PHY_IODELAY_CNTVALUEIN6</td><td>input</td><td>TCELL45:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>AXI0_ARLEN_7_0_NIB2_15_8_CLB2PHY_IODELAY_CNTVALUEIN7</td><td>input</td><td>TCELL45:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>AXI0_ARUSER_10_0_NIB2_26_16_CLB2PHY_IODELAY_CNTVALUEIN0</td><td>input</td><td>TCELL46:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>AXI0_ARUSER_10_0_NIB2_26_16_CLB2PHY_IODELAY_CNTVALUEIN1</td><td>input</td><td>TCELL46:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>AXI0_ARUSER_10_0_NIB2_26_16_CLB2PHY_IODELAY_CNTVALUEIN10</td><td>input</td><td>TCELL45:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>AXI0_ARUSER_10_0_NIB2_26_16_CLB2PHY_IODELAY_CNTVALUEIN2</td><td>input</td><td>TCELL46:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>AXI0_ARUSER_10_0_NIB2_26_16_CLB2PHY_IODELAY_CNTVALUEIN3</td><td>input</td><td>TCELL46:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>AXI0_ARUSER_10_0_NIB2_26_16_CLB2PHY_IODELAY_CNTVALUEIN4</td><td>input</td><td>TCELL46:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>AXI0_ARUSER_10_0_NIB2_26_16_CLB2PHY_IODELAY_CNTVALUEIN5</td><td>input</td><td>TCELL46:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>AXI0_ARUSER_10_0_NIB2_26_16_CLB2PHY_IODELAY_CNTVALUEIN6</td><td>input</td><td>TCELL46:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>AXI0_ARUSER_10_0_NIB2_26_16_CLB2PHY_IODELAY_CNTVALUEIN7</td><td>input</td><td>TCELL46:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>AXI0_ARUSER_10_0_NIB2_26_16_CLB2PHY_IODELAY_CNTVALUEIN8</td><td>input</td><td>TCELL46:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>AXI0_ARUSER_10_0_NIB2_26_16_CLB2PHY_IODELAY_CNTVALUEIN9</td><td>input</td><td>TCELL46:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>AXI0_AWADDR_10_NIB0_CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL58:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>AXI0_AWADDR_14_11_NIB1_CLB2PHY_WREN0</td><td>input</td><td>TCELL53:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>AXI0_AWADDR_14_11_NIB1_CLB2PHY_WREN1</td><td>input</td><td>TCELL53:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>AXI0_AWADDR_14_11_NIB1_CLB2PHY_WREN2</td><td>input</td><td>TCELL53:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>AXI0_AWADDR_14_11_NIB1_CLB2PHY_WREN3</td><td>input</td><td>TCELL53:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>AXI0_AWADDR_20_15_NIB1_CLB2PHY_T_TXBIT0</td><td>input</td><td>TCELL53:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>AXI0_AWADDR_20_15_NIB1_CLB2PHY_T_TXBIT1</td><td>input</td><td>TCELL53:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>AXI0_AWADDR_20_15_NIB1_CLB2PHY_T_TXBIT2</td><td>input</td><td>TCELL53:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>AXI0_AWADDR_20_15_NIB1_CLB2PHY_T_TXBIT3</td><td>input</td><td>TCELL53:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>AXI0_AWADDR_20_15_NIB1_CLB2PHY_T_TXBIT4</td><td>input</td><td>TCELL53:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>AXI0_AWADDR_20_15_NIB1_CLB2PHY_T_TXBIT5</td><td>input</td><td>TCELL53:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>AXI0_AWADDR_21_NIB1_CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL54:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>AXI0_AWADDR_25_22_NIB2_CLB2PHY_WREN0</td><td>input</td><td>TCELL45:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>AXI0_AWADDR_25_22_NIB2_CLB2PHY_WREN1</td><td>input</td><td>TCELL45:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>AXI0_AWADDR_25_22_NIB2_CLB2PHY_WREN2</td><td>input</td><td>TCELL45:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>AXI0_AWADDR_25_22_NIB2_CLB2PHY_WREN3</td><td>input</td><td>TCELL45:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>AXI0_AWADDR_31_26_NIB2_CLB2PHY_T_TXBIT0</td><td>input</td><td>TCELL45:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>AXI0_AWADDR_31_26_NIB2_CLB2PHY_T_TXBIT1</td><td>input</td><td>TCELL45:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>AXI0_AWADDR_31_26_NIB2_CLB2PHY_T_TXBIT2</td><td>input</td><td>TCELL45:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>AXI0_AWADDR_31_26_NIB2_CLB2PHY_T_TXBIT3</td><td>input</td><td>TCELL45:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>AXI0_AWADDR_31_26_NIB2_CLB2PHY_T_TXBIT4</td><td>input</td><td>TCELL45:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>AXI0_AWADDR_31_26_NIB2_CLB2PHY_T_TXBIT5</td><td>input</td><td>TCELL45:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>AXI0_AWADDR_32_NIB2_CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL45:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>AXI0_AWADDR_36_33_NIB3_CLB2PHY_WREN0</td><td>input</td><td>TCELL43:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>AXI0_AWADDR_36_33_NIB3_CLB2PHY_WREN1</td><td>input</td><td>TCELL43:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>AXI0_AWADDR_36_33_NIB3_CLB2PHY_WREN2</td><td>input</td><td>TCELL43:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>AXI0_AWADDR_36_33_NIB3_CLB2PHY_WREN3</td><td>input</td><td>TCELL43:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>AXI0_AWADDR_3_0_NIB0_CLB2PHY_WREN0</td><td>input</td><td>TCELL58:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>AXI0_AWADDR_3_0_NIB0_CLB2PHY_WREN1</td><td>input</td><td>TCELL58:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>AXI0_AWADDR_3_0_NIB0_CLB2PHY_WREN2</td><td>input</td><td>TCELL58:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>AXI0_AWADDR_3_0_NIB0_CLB2PHY_WREN3</td><td>input</td><td>TCELL58:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>AXI0_AWADDR_42_37_NIB3_CLB2PHY_T_TXBIT0</td><td>input</td><td>TCELL43:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>AXI0_AWADDR_42_37_NIB3_CLB2PHY_T_TXBIT1</td><td>input</td><td>TCELL43:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>AXI0_AWADDR_42_37_NIB3_CLB2PHY_T_TXBIT2</td><td>input</td><td>TCELL43:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>AXI0_AWADDR_42_37_NIB3_CLB2PHY_T_TXBIT3</td><td>input</td><td>TCELL43:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>AXI0_AWADDR_42_37_NIB3_CLB2PHY_T_TXBIT4</td><td>input</td><td>TCELL43:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>AXI0_AWADDR_42_37_NIB3_CLB2PHY_T_TXBIT5</td><td>input</td><td>TCELL43:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>AXI0_AWADDR_43_NIB3_CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL43:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>AXI0_AWADDR_9_4_NIB0_CLB2PHY_T_TXBIT0</td><td>input</td><td>TCELL58:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>AXI0_AWADDR_9_4_NIB0_CLB2PHY_T_TXBIT1</td><td>input</td><td>TCELL58:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>AXI0_AWADDR_9_4_NIB0_CLB2PHY_T_TXBIT2</td><td>input</td><td>TCELL58:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>AXI0_AWADDR_9_4_NIB0_CLB2PHY_T_TXBIT3</td><td>input</td><td>TCELL58:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>AXI0_AWADDR_9_4_NIB0_CLB2PHY_T_TXBIT4</td><td>input</td><td>TCELL58:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>AXI0_AWADDR_9_4_NIB0_CLB2PHY_T_TXBIT5</td><td>input</td><td>TCELL58:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>AXI0_AWID_7_0_NIB2_34_27_CLB2PHY_IODELAY_CNTVALUEIN0</td><td>input</td><td>TCELL46:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>AXI0_AWID_7_0_NIB2_34_27_CLB2PHY_IODELAY_CNTVALUEIN1</td><td>input</td><td>TCELL46:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>AXI0_AWID_7_0_NIB2_34_27_CLB2PHY_IODELAY_CNTVALUEIN2</td><td>input</td><td>TCELL46:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>AXI0_AWID_7_0_NIB2_34_27_CLB2PHY_IODELAY_CNTVALUEIN3</td><td>input</td><td>TCELL46:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>AXI0_AWID_7_0_NIB2_34_27_CLB2PHY_IODELAY_CNTVALUEIN4</td><td>input</td><td>TCELL46:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>AXI0_AWID_7_0_NIB2_34_27_CLB2PHY_IODELAY_CNTVALUEIN5</td><td>input</td><td>TCELL46:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>AXI0_AWID_7_0_NIB2_34_27_CLB2PHY_IODELAY_CNTVALUEIN6</td><td>input</td><td>TCELL46:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>AXI0_AWID_7_0_NIB2_34_27_CLB2PHY_IODELAY_CNTVALUEIN7</td><td>input</td><td>TCELL46:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>AXI0_AWLEN_7_0_NIB2_42_35_CLB2PHY_IODELAY_CNTVALUEIN0</td><td>input</td><td>TCELL46:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>AXI0_AWLEN_7_0_NIB2_42_35_CLB2PHY_IODELAY_CNTVALUEIN1</td><td>input</td><td>TCELL46:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>AXI0_AWLEN_7_0_NIB2_42_35_CLB2PHY_IODELAY_CNTVALUEIN2</td><td>input</td><td>TCELL46:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>AXI0_AWLEN_7_0_NIB2_42_35_CLB2PHY_IODELAY_CNTVALUEIN3</td><td>input</td><td>TCELL46:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>AXI0_AWLEN_7_0_NIB2_42_35_CLB2PHY_IODELAY_CNTVALUEIN4</td><td>input</td><td>TCELL46:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>AXI0_AWLEN_7_0_NIB2_42_35_CLB2PHY_IODELAY_CNTVALUEIN5</td><td>input</td><td>TCELL46:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>AXI0_AWLEN_7_0_NIB2_42_35_CLB2PHY_IODELAY_CNTVALUEIN6</td><td>input</td><td>TCELL46:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>AXI0_AWLEN_7_0_NIB2_42_35_CLB2PHY_IODELAY_CNTVALUEIN7</td><td>input</td><td>TCELL46:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>AXI0_AWUSER_10_0_NIB2_53_43_CLB2PHY_IODELAY_CNTVALUEIN0</td><td>input</td><td>TCELL46:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>AXI0_AWUSER_10_0_NIB2_53_43_CLB2PHY_IODELAY_CNTVALUEIN1</td><td>input</td><td>TCELL46:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>AXI0_AWUSER_10_0_NIB2_53_43_CLB2PHY_IODELAY_CNTVALUEIN10</td><td>input</td><td>TCELL46:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>AXI0_AWUSER_10_0_NIB2_53_43_CLB2PHY_IODELAY_CNTVALUEIN2</td><td>input</td><td>TCELL46:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>AXI0_AWUSER_10_0_NIB2_53_43_CLB2PHY_IODELAY_CNTVALUEIN3</td><td>input</td><td>TCELL46:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>AXI0_AWUSER_10_0_NIB2_53_43_CLB2PHY_IODELAY_CNTVALUEIN4</td><td>input</td><td>TCELL46:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>AXI0_AWUSER_10_0_NIB2_53_43_CLB2PHY_IODELAY_CNTVALUEIN5</td><td>input</td><td>TCELL46:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>AXI0_AWUSER_10_0_NIB2_53_43_CLB2PHY_IODELAY_CNTVALUEIN6</td><td>input</td><td>TCELL46:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>AXI0_AWUSER_10_0_NIB2_53_43_CLB2PHY_IODELAY_CNTVALUEIN7</td><td>input</td><td>TCELL46:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>AXI0_AWUSER_10_0_NIB2_53_43_CLB2PHY_IODELAY_CNTVALUEIN8</td><td>input</td><td>TCELL46:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>AXI0_AWUSER_10_0_NIB2_53_43_CLB2PHY_IODELAY_CNTVALUEIN9</td><td>input</td><td>TCELL46:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>AXI0_RDATA_103_96_NIB1_PHY2CLB_RD_DQ2_0</td><td>output</td><td>TCELL50:OUT.17.TMIN</td></tr>

<tr><td>AXI0_RDATA_103_96_NIB1_PHY2CLB_RD_DQ2_1</td><td>output</td><td>TCELL50:OUT.16.TMIN</td></tr>

<tr><td>AXI0_RDATA_103_96_NIB1_PHY2CLB_RD_DQ2_2</td><td>output</td><td>TCELL50:OUT.18.TMIN</td></tr>

<tr><td>AXI0_RDATA_103_96_NIB1_PHY2CLB_RD_DQ2_3</td><td>output</td><td>TCELL50:OUT.15.TMIN</td></tr>

<tr><td>AXI0_RDATA_103_96_NIB1_PHY2CLB_RD_DQ2_4</td><td>output</td><td>TCELL50:OUT.19.TMIN</td></tr>

<tr><td>AXI0_RDATA_103_96_NIB1_PHY2CLB_RD_DQ2_5</td><td>output</td><td>TCELL50:OUT.14.TMIN</td></tr>

<tr><td>AXI0_RDATA_103_96_NIB1_PHY2CLB_RD_DQ2_6</td><td>output</td><td>TCELL50:OUT.20.TMIN</td></tr>

<tr><td>AXI0_RDATA_103_96_NIB1_PHY2CLB_RD_DQ2_7</td><td>output</td><td>TCELL50:OUT.13.TMIN</td></tr>

<tr><td>AXI0_RDATA_111_104_NIB1_PHY2CLB_RD_DQ3_0</td><td>output</td><td>TCELL50:OUT.25.TMIN</td></tr>

<tr><td>AXI0_RDATA_111_104_NIB1_PHY2CLB_RD_DQ3_1</td><td>output</td><td>TCELL50:OUT.24.TMIN</td></tr>

<tr><td>AXI0_RDATA_111_104_NIB1_PHY2CLB_RD_DQ3_2</td><td>output</td><td>TCELL50:OUT.26.TMIN</td></tr>

<tr><td>AXI0_RDATA_111_104_NIB1_PHY2CLB_RD_DQ3_3</td><td>output</td><td>TCELL50:OUT.23.TMIN</td></tr>

<tr><td>AXI0_RDATA_111_104_NIB1_PHY2CLB_RD_DQ3_4</td><td>output</td><td>TCELL50:OUT.27.TMIN</td></tr>

<tr><td>AXI0_RDATA_111_104_NIB1_PHY2CLB_RD_DQ3_5</td><td>output</td><td>TCELL50:OUT.22.TMIN</td></tr>

<tr><td>AXI0_RDATA_111_104_NIB1_PHY2CLB_RD_DQ3_6</td><td>output</td><td>TCELL50:OUT.28.TMIN</td></tr>

<tr><td>AXI0_RDATA_111_104_NIB1_PHY2CLB_RD_DQ3_7</td><td>output</td><td>TCELL50:OUT.21.TMIN</td></tr>

<tr><td>AXI0_RDATA_119_112_NIB1_PHY2CLB_RD_DQ4_0</td><td>output</td><td>TCELL51:OUT.4.TMIN</td></tr>

<tr><td>AXI0_RDATA_119_112_NIB1_PHY2CLB_RD_DQ4_1</td><td>output</td><td>TCELL51:OUT.3.TMIN</td></tr>

<tr><td>AXI0_RDATA_119_112_NIB1_PHY2CLB_RD_DQ4_2</td><td>output</td><td>TCELL51:OUT.5.TMIN</td></tr>

<tr><td>AXI0_RDATA_119_112_NIB1_PHY2CLB_RD_DQ4_3</td><td>output</td><td>TCELL50:OUT.31.TMIN</td></tr>

<tr><td>AXI0_RDATA_119_112_NIB1_PHY2CLB_RD_DQ4_4</td><td>output</td><td>TCELL51:OUT.6.TMIN</td></tr>

<tr><td>AXI0_RDATA_119_112_NIB1_PHY2CLB_RD_DQ4_5</td><td>output</td><td>TCELL50:OUT.30.TMIN</td></tr>

<tr><td>AXI0_RDATA_119_112_NIB1_PHY2CLB_RD_DQ4_6</td><td>output</td><td>TCELL51:OUT.7.TMIN</td></tr>

<tr><td>AXI0_RDATA_119_112_NIB1_PHY2CLB_RD_DQ4_7</td><td>output</td><td>TCELL50:OUT.29.TMIN</td></tr>

<tr><td>AXI0_RDATA_127_120_NIB1_PHY2CLB_RD_DQ5_0</td><td>output</td><td>TCELL52:OUT.4.TMIN</td></tr>

<tr><td>AXI0_RDATA_127_120_NIB1_PHY2CLB_RD_DQ5_1</td><td>output</td><td>TCELL52:OUT.3.TMIN</td></tr>

<tr><td>AXI0_RDATA_127_120_NIB1_PHY2CLB_RD_DQ5_2</td><td>output</td><td>TCELL52:OUT.5.TMIN</td></tr>

<tr><td>AXI0_RDATA_127_120_NIB1_PHY2CLB_RD_DQ5_3</td><td>output</td><td>TCELL51:OUT.31.TMIN</td></tr>

<tr><td>AXI0_RDATA_127_120_NIB1_PHY2CLB_RD_DQ5_4</td><td>output</td><td>TCELL52:OUT.6.TMIN</td></tr>

<tr><td>AXI0_RDATA_127_120_NIB1_PHY2CLB_RD_DQ5_5</td><td>output</td><td>TCELL51:OUT.30.TMIN</td></tr>

<tr><td>AXI0_RDATA_127_120_NIB1_PHY2CLB_RD_DQ5_6</td><td>output</td><td>TCELL52:OUT.7.TMIN</td></tr>

<tr><td>AXI0_RDATA_127_120_NIB1_PHY2CLB_RD_DQ5_7</td><td>output</td><td>TCELL51:OUT.29.TMIN</td></tr>

<tr><td>AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA0</td><td>output</td><td>TCELL48:OUT.6.TMIN</td></tr>

<tr><td>AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA1</td><td>output</td><td>TCELL48:OUT.5.TMIN</td></tr>

<tr><td>AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA10</td><td>output</td><td>TCELL47:OUT.25.TMIN</td></tr>

<tr><td>AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA11</td><td>output</td><td>TCELL47:OUT.24.TMIN</td></tr>

<tr><td>AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA12</td><td>output</td><td>TCELL47:OUT.23.TMIN</td></tr>

<tr><td>AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA13</td><td>output</td><td>TCELL47:OUT.22.TMIN</td></tr>

<tr><td>AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA14</td><td>output</td><td>TCELL47:OUT.21.TMIN</td></tr>

<tr><td>AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA15</td><td>output</td><td>TCELL47:OUT.20.TMIN</td></tr>

<tr><td>AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA2</td><td>output</td><td>TCELL48:OUT.4.TMIN</td></tr>

<tr><td>AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA3</td><td>output</td><td>TCELL48:OUT.3.TMIN</td></tr>

<tr><td>AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA4</td><td>output</td><td>TCELL47:OUT.31.TMIN</td></tr>

<tr><td>AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA5</td><td>output</td><td>TCELL47:OUT.30.TMIN</td></tr>

<tr><td>AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA6</td><td>output</td><td>TCELL47:OUT.29.TMIN</td></tr>

<tr><td>AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA7</td><td>output</td><td>TCELL47:OUT.28.TMIN</td></tr>

<tr><td>AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA8</td><td>output</td><td>TCELL47:OUT.27.TMIN</td></tr>

<tr><td>AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA9</td><td>output</td><td>TCELL47:OUT.26.TMIN</td></tr>

<tr><td>AXI0_RDATA_151_144_NIB2_PHY2CLB_RD_DQ0_0</td><td>output</td><td>TCELL49:OUT.21.TMIN</td></tr>

<tr><td>AXI0_RDATA_151_144_NIB2_PHY2CLB_RD_DQ0_1</td><td>output</td><td>TCELL49:OUT.22.TMIN</td></tr>

<tr><td>AXI0_RDATA_151_144_NIB2_PHY2CLB_RD_DQ0_2</td><td>output</td><td>TCELL49:OUT.20.TMIN</td></tr>

<tr><td>AXI0_RDATA_151_144_NIB2_PHY2CLB_RD_DQ0_3</td><td>output</td><td>TCELL49:OUT.23.TMIN</td></tr>

<tr><td>AXI0_RDATA_151_144_NIB2_PHY2CLB_RD_DQ0_4</td><td>output</td><td>TCELL49:OUT.19.TMIN</td></tr>

<tr><td>AXI0_RDATA_151_144_NIB2_PHY2CLB_RD_DQ0_5</td><td>output</td><td>TCELL49:OUT.24.TMIN</td></tr>

<tr><td>AXI0_RDATA_151_144_NIB2_PHY2CLB_RD_DQ0_6</td><td>output</td><td>TCELL49:OUT.18.TMIN</td></tr>

<tr><td>AXI0_RDATA_151_144_NIB2_PHY2CLB_RD_DQ0_7</td><td>output</td><td>TCELL49:OUT.25.TMIN</td></tr>

<tr><td>AXI0_RDATA_159_152_NIB2_PHY2CLB_RD_DQ1_0</td><td>output</td><td>TCELL49:OUT.13.TMIN</td></tr>

<tr><td>AXI0_RDATA_159_152_NIB2_PHY2CLB_RD_DQ1_1</td><td>output</td><td>TCELL49:OUT.14.TMIN</td></tr>

<tr><td>AXI0_RDATA_159_152_NIB2_PHY2CLB_RD_DQ1_2</td><td>output</td><td>TCELL49:OUT.12.TMIN</td></tr>

<tr><td>AXI0_RDATA_159_152_NIB2_PHY2CLB_RD_DQ1_3</td><td>output</td><td>TCELL49:OUT.15.TMIN</td></tr>

<tr><td>AXI0_RDATA_159_152_NIB2_PHY2CLB_RD_DQ1_4</td><td>output</td><td>TCELL49:OUT.11.TMIN</td></tr>

<tr><td>AXI0_RDATA_159_152_NIB2_PHY2CLB_RD_DQ1_5</td><td>output</td><td>TCELL49:OUT.16.TMIN</td></tr>

<tr><td>AXI0_RDATA_159_152_NIB2_PHY2CLB_RD_DQ1_6</td><td>output</td><td>TCELL49:OUT.10.TMIN</td></tr>

<tr><td>AXI0_RDATA_159_152_NIB2_PHY2CLB_RD_DQ1_7</td><td>output</td><td>TCELL49:OUT.17.TMIN</td></tr>

<tr><td>AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA0</td><td>output</td><td>TCELL58:OUT.15.TMIN</td></tr>

<tr><td>AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA1</td><td>output</td><td>TCELL58:OUT.14.TMIN</td></tr>

<tr><td>AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA10</td><td>output</td><td>TCELL58:OUT.5.TMIN</td></tr>

<tr><td>AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA11</td><td>output</td><td>TCELL58:OUT.4.TMIN</td></tr>

<tr><td>AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA12</td><td>output</td><td>TCELL58:OUT.3.TMIN</td></tr>

<tr><td>AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA13</td><td>output</td><td>TCELL58:OUT.2.TMIN</td></tr>

<tr><td>AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA14</td><td>output</td><td>TCELL58:OUT.1.TMIN</td></tr>

<tr><td>AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA15</td><td>output</td><td>TCELL58:OUT.0.TMIN</td></tr>

<tr><td>AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA2</td><td>output</td><td>TCELL58:OUT.13.TMIN</td></tr>

<tr><td>AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA3</td><td>output</td><td>TCELL58:OUT.12.TMIN</td></tr>

<tr><td>AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA4</td><td>output</td><td>TCELL58:OUT.11.TMIN</td></tr>

<tr><td>AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA5</td><td>output</td><td>TCELL58:OUT.10.TMIN</td></tr>

<tr><td>AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA6</td><td>output</td><td>TCELL58:OUT.9.TMIN</td></tr>

<tr><td>AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA7</td><td>output</td><td>TCELL58:OUT.8.TMIN</td></tr>

<tr><td>AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA8</td><td>output</td><td>TCELL58:OUT.7.TMIN</td></tr>

<tr><td>AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA9</td><td>output</td><td>TCELL58:OUT.6.TMIN</td></tr>

<tr><td>AXI0_RDATA_167_160_NIB2_PHY2CLB_RD_DQ2_0</td><td>output</td><td>TCELL49:OUT.5.TMIN</td></tr>

<tr><td>AXI0_RDATA_167_160_NIB2_PHY2CLB_RD_DQ2_1</td><td>output</td><td>TCELL49:OUT.6.TMIN</td></tr>

<tr><td>AXI0_RDATA_167_160_NIB2_PHY2CLB_RD_DQ2_2</td><td>output</td><td>TCELL49:OUT.4.TMIN</td></tr>

<tr><td>AXI0_RDATA_167_160_NIB2_PHY2CLB_RD_DQ2_3</td><td>output</td><td>TCELL49:OUT.7.TMIN</td></tr>

<tr><td>AXI0_RDATA_167_160_NIB2_PHY2CLB_RD_DQ2_4</td><td>output</td><td>TCELL49:OUT.3.TMIN</td></tr>

<tr><td>AXI0_RDATA_167_160_NIB2_PHY2CLB_RD_DQ2_5</td><td>output</td><td>TCELL49:OUT.8.TMIN</td></tr>

<tr><td>AXI0_RDATA_167_160_NIB2_PHY2CLB_RD_DQ2_6</td><td>output</td><td>TCELL48:OUT.31.TMIN</td></tr>

<tr><td>AXI0_RDATA_167_160_NIB2_PHY2CLB_RD_DQ2_7</td><td>output</td><td>TCELL49:OUT.9.TMIN</td></tr>

<tr><td>AXI0_RDATA_175_168_NIB2_PHY2CLB_RD_DQ3_0</td><td>output</td><td>TCELL48:OUT.26.TMIN</td></tr>

<tr><td>AXI0_RDATA_175_168_NIB2_PHY2CLB_RD_DQ3_1</td><td>output</td><td>TCELL48:OUT.27.TMIN</td></tr>

<tr><td>AXI0_RDATA_175_168_NIB2_PHY2CLB_RD_DQ3_2</td><td>output</td><td>TCELL48:OUT.25.TMIN</td></tr>

<tr><td>AXI0_RDATA_175_168_NIB2_PHY2CLB_RD_DQ3_3</td><td>output</td><td>TCELL48:OUT.28.TMIN</td></tr>

<tr><td>AXI0_RDATA_175_168_NIB2_PHY2CLB_RD_DQ3_4</td><td>output</td><td>TCELL48:OUT.24.TMIN</td></tr>

<tr><td>AXI0_RDATA_175_168_NIB2_PHY2CLB_RD_DQ3_5</td><td>output</td><td>TCELL48:OUT.29.TMIN</td></tr>

<tr><td>AXI0_RDATA_175_168_NIB2_PHY2CLB_RD_DQ3_6</td><td>output</td><td>TCELL48:OUT.23.TMIN</td></tr>

<tr><td>AXI0_RDATA_175_168_NIB2_PHY2CLB_RD_DQ3_7</td><td>output</td><td>TCELL48:OUT.30.TMIN</td></tr>

<tr><td>AXI0_RDATA_183_176_NIB2_PHY2CLB_RD_DQ4_0</td><td>output</td><td>TCELL48:OUT.18.TMIN</td></tr>

<tr><td>AXI0_RDATA_183_176_NIB2_PHY2CLB_RD_DQ4_1</td><td>output</td><td>TCELL48:OUT.19.TMIN</td></tr>

<tr><td>AXI0_RDATA_183_176_NIB2_PHY2CLB_RD_DQ4_2</td><td>output</td><td>TCELL48:OUT.17.TMIN</td></tr>

<tr><td>AXI0_RDATA_183_176_NIB2_PHY2CLB_RD_DQ4_3</td><td>output</td><td>TCELL48:OUT.20.TMIN</td></tr>

<tr><td>AXI0_RDATA_183_176_NIB2_PHY2CLB_RD_DQ4_4</td><td>output</td><td>TCELL48:OUT.16.TMIN</td></tr>

<tr><td>AXI0_RDATA_183_176_NIB2_PHY2CLB_RD_DQ4_5</td><td>output</td><td>TCELL48:OUT.21.TMIN</td></tr>

<tr><td>AXI0_RDATA_183_176_NIB2_PHY2CLB_RD_DQ4_6</td><td>output</td><td>TCELL48:OUT.15.TMIN</td></tr>

<tr><td>AXI0_RDATA_183_176_NIB2_PHY2CLB_RD_DQ4_7</td><td>output</td><td>TCELL48:OUT.22.TMIN</td></tr>

<tr><td>AXI0_RDATA_191_184_NIB2_PHY2CLB_RD_DQ5_0</td><td>output</td><td>TCELL48:OUT.10.TMIN</td></tr>

<tr><td>AXI0_RDATA_191_184_NIB2_PHY2CLB_RD_DQ5_1</td><td>output</td><td>TCELL48:OUT.11.TMIN</td></tr>

<tr><td>AXI0_RDATA_191_184_NIB2_PHY2CLB_RD_DQ5_2</td><td>output</td><td>TCELL48:OUT.9.TMIN</td></tr>

<tr><td>AXI0_RDATA_191_184_NIB2_PHY2CLB_RD_DQ5_3</td><td>output</td><td>TCELL48:OUT.12.TMIN</td></tr>

<tr><td>AXI0_RDATA_191_184_NIB2_PHY2CLB_RD_DQ5_4</td><td>output</td><td>TCELL48:OUT.8.TMIN</td></tr>

<tr><td>AXI0_RDATA_191_184_NIB2_PHY2CLB_RD_DQ5_5</td><td>output</td><td>TCELL48:OUT.13.TMIN</td></tr>

<tr><td>AXI0_RDATA_191_184_NIB2_PHY2CLB_RD_DQ5_6</td><td>output</td><td>TCELL48:OUT.7.TMIN</td></tr>

<tr><td>AXI0_RDATA_191_184_NIB2_PHY2CLB_RD_DQ5_7</td><td>output</td><td>TCELL48:OUT.14.TMIN</td></tr>

<tr><td>AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA0</td><td>output</td><td>TCELL44:OUT.5.TMIN</td></tr>

<tr><td>AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA1</td><td>output</td><td>TCELL44:OUT.4.TMIN</td></tr>

<tr><td>AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA10</td><td>output</td><td>TCELL43:OUT.24.TMIN</td></tr>

<tr><td>AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA11</td><td>output</td><td>TCELL43:OUT.23.TMIN</td></tr>

<tr><td>AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA12</td><td>output</td><td>TCELL43:OUT.22.TMIN</td></tr>

<tr><td>AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA13</td><td>output</td><td>TCELL43:OUT.21.TMIN</td></tr>

<tr><td>AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA14</td><td>output</td><td>TCELL43:OUT.20.TMIN</td></tr>

<tr><td>AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA15</td><td>output</td><td>TCELL43:OUT.19.TMIN</td></tr>

<tr><td>AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA2</td><td>output</td><td>TCELL44:OUT.3.TMIN</td></tr>

<tr><td>AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA3</td><td>output</td><td>TCELL43:OUT.31.TMIN</td></tr>

<tr><td>AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA4</td><td>output</td><td>TCELL43:OUT.30.TMIN</td></tr>

<tr><td>AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA5</td><td>output</td><td>TCELL43:OUT.29.TMIN</td></tr>

<tr><td>AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA6</td><td>output</td><td>TCELL43:OUT.28.TMIN</td></tr>

<tr><td>AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA7</td><td>output</td><td>TCELL43:OUT.27.TMIN</td></tr>

<tr><td>AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA8</td><td>output</td><td>TCELL43:OUT.26.TMIN</td></tr>

<tr><td>AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA9</td><td>output</td><td>TCELL43:OUT.25.TMIN</td></tr>

<tr><td>AXI0_RDATA_215_208_NIB3_PHY2CLB_RD_DQ0_0</td><td>output</td><td>TCELL39:OUT.29.TMIN</td></tr>

<tr><td>AXI0_RDATA_215_208_NIB3_PHY2CLB_RD_DQ0_1</td><td>output</td><td>TCELL39:OUT.28.TMIN</td></tr>

<tr><td>AXI0_RDATA_215_208_NIB3_PHY2CLB_RD_DQ0_2</td><td>output</td><td>TCELL39:OUT.30.TMIN</td></tr>

<tr><td>AXI0_RDATA_215_208_NIB3_PHY2CLB_RD_DQ0_3</td><td>output</td><td>TCELL39:OUT.27.TMIN</td></tr>

<tr><td>AXI0_RDATA_215_208_NIB3_PHY2CLB_RD_DQ0_4</td><td>output</td><td>TCELL39:OUT.31.TMIN</td></tr>

<tr><td>AXI0_RDATA_215_208_NIB3_PHY2CLB_RD_DQ0_5</td><td>output</td><td>TCELL39:OUT.26.TMIN</td></tr>

<tr><td>AXI0_RDATA_215_208_NIB3_PHY2CLB_RD_DQ0_6</td><td>output</td><td>TCELL40:OUT.0.TMIN</td></tr>

<tr><td>AXI0_RDATA_215_208_NIB3_PHY2CLB_RD_DQ0_7</td><td>output</td><td>TCELL39:OUT.25.TMIN</td></tr>

<tr><td>AXI0_RDATA_223_216_NIB3_PHY2CLB_RD_DQ1_0</td><td>output</td><td>TCELL40:OUT.5.TMIN</td></tr>

<tr><td>AXI0_RDATA_223_216_NIB3_PHY2CLB_RD_DQ1_1</td><td>output</td><td>TCELL40:OUT.4.TMIN</td></tr>

<tr><td>AXI0_RDATA_223_216_NIB3_PHY2CLB_RD_DQ1_2</td><td>output</td><td>TCELL40:OUT.6.TMIN</td></tr>

<tr><td>AXI0_RDATA_223_216_NIB3_PHY2CLB_RD_DQ1_3</td><td>output</td><td>TCELL40:OUT.3.TMIN</td></tr>

<tr><td>AXI0_RDATA_223_216_NIB3_PHY2CLB_RD_DQ1_4</td><td>output</td><td>TCELL40:OUT.7.TMIN</td></tr>

<tr><td>AXI0_RDATA_223_216_NIB3_PHY2CLB_RD_DQ1_5</td><td>output</td><td>TCELL40:OUT.2.TMIN</td></tr>

<tr><td>AXI0_RDATA_223_216_NIB3_PHY2CLB_RD_DQ1_6</td><td>output</td><td>TCELL40:OUT.8.TMIN</td></tr>

<tr><td>AXI0_RDATA_223_216_NIB3_PHY2CLB_RD_DQ1_7</td><td>output</td><td>TCELL40:OUT.1.TMIN</td></tr>

<tr><td>AXI0_RDATA_231_224_NIB3_PHY2CLB_RD_DQ2_0</td><td>output</td><td>TCELL40:OUT.13.TMIN</td></tr>

<tr><td>AXI0_RDATA_231_224_NIB3_PHY2CLB_RD_DQ2_1</td><td>output</td><td>TCELL40:OUT.12.TMIN</td></tr>

<tr><td>AXI0_RDATA_231_224_NIB3_PHY2CLB_RD_DQ2_2</td><td>output</td><td>TCELL40:OUT.14.TMIN</td></tr>

<tr><td>AXI0_RDATA_231_224_NIB3_PHY2CLB_RD_DQ2_3</td><td>output</td><td>TCELL40:OUT.11.TMIN</td></tr>

<tr><td>AXI0_RDATA_231_224_NIB3_PHY2CLB_RD_DQ2_4</td><td>output</td><td>TCELL40:OUT.15.TMIN</td></tr>

<tr><td>AXI0_RDATA_231_224_NIB3_PHY2CLB_RD_DQ2_5</td><td>output</td><td>TCELL40:OUT.10.TMIN</td></tr>

<tr><td>AXI0_RDATA_231_224_NIB3_PHY2CLB_RD_DQ2_6</td><td>output</td><td>TCELL40:OUT.16.TMIN</td></tr>

<tr><td>AXI0_RDATA_231_224_NIB3_PHY2CLB_RD_DQ2_7</td><td>output</td><td>TCELL40:OUT.9.TMIN</td></tr>

<tr><td>AXI0_RDATA_239_232_NIB3_PHY2CLB_RD_DQ3_0</td><td>output</td><td>TCELL40:OUT.21.TMIN</td></tr>

<tr><td>AXI0_RDATA_239_232_NIB3_PHY2CLB_RD_DQ3_1</td><td>output</td><td>TCELL40:OUT.20.TMIN</td></tr>

<tr><td>AXI0_RDATA_239_232_NIB3_PHY2CLB_RD_DQ3_2</td><td>output</td><td>TCELL40:OUT.22.TMIN</td></tr>

<tr><td>AXI0_RDATA_239_232_NIB3_PHY2CLB_RD_DQ3_3</td><td>output</td><td>TCELL40:OUT.19.TMIN</td></tr>

<tr><td>AXI0_RDATA_239_232_NIB3_PHY2CLB_RD_DQ3_4</td><td>output</td><td>TCELL40:OUT.23.TMIN</td></tr>

<tr><td>AXI0_RDATA_239_232_NIB3_PHY2CLB_RD_DQ3_5</td><td>output</td><td>TCELL40:OUT.18.TMIN</td></tr>

<tr><td>AXI0_RDATA_239_232_NIB3_PHY2CLB_RD_DQ3_6</td><td>output</td><td>TCELL40:OUT.24.TMIN</td></tr>

<tr><td>AXI0_RDATA_239_232_NIB3_PHY2CLB_RD_DQ3_7</td><td>output</td><td>TCELL40:OUT.17.TMIN</td></tr>

<tr><td>AXI0_RDATA_23_16_NIB0_PHY2CLB_RD_DQ0_0</td><td>output</td><td>TCELL59:OUT.27.TMIN</td></tr>

<tr><td>AXI0_RDATA_23_16_NIB0_PHY2CLB_RD_DQ0_1</td><td>output</td><td>TCELL59:OUT.28.TMIN</td></tr>

<tr><td>AXI0_RDATA_23_16_NIB0_PHY2CLB_RD_DQ0_2</td><td>output</td><td>TCELL59:OUT.26.TMIN</td></tr>

<tr><td>AXI0_RDATA_23_16_NIB0_PHY2CLB_RD_DQ0_3</td><td>output</td><td>TCELL59:OUT.29.TMIN</td></tr>

<tr><td>AXI0_RDATA_23_16_NIB0_PHY2CLB_RD_DQ0_4</td><td>output</td><td>TCELL59:OUT.25.TMIN</td></tr>

<tr><td>AXI0_RDATA_23_16_NIB0_PHY2CLB_RD_DQ0_5</td><td>output</td><td>TCELL59:OUT.30.TMIN</td></tr>

<tr><td>AXI0_RDATA_23_16_NIB0_PHY2CLB_RD_DQ0_6</td><td>output</td><td>TCELL59:OUT.24.TMIN</td></tr>

<tr><td>AXI0_RDATA_23_16_NIB0_PHY2CLB_RD_DQ0_7</td><td>output</td><td>TCELL59:OUT.31.TMIN</td></tr>

<tr><td>AXI0_RDATA_247_240_NIB3_PHY2CLB_RD_DQ4_0</td><td>output</td><td>TCELL41:OUT.15.TMIN</td></tr>

<tr><td>AXI0_RDATA_247_240_NIB3_PHY2CLB_RD_DQ4_1</td><td>output</td><td>TCELL41:OUT.14.TMIN</td></tr>

<tr><td>AXI0_RDATA_247_240_NIB3_PHY2CLB_RD_DQ4_2</td><td>output</td><td>TCELL41:OUT.16.TMIN</td></tr>

<tr><td>AXI0_RDATA_247_240_NIB3_PHY2CLB_RD_DQ4_3</td><td>output</td><td>TCELL41:OUT.13.TMIN</td></tr>

<tr><td>AXI0_RDATA_247_240_NIB3_PHY2CLB_RD_DQ4_4</td><td>output</td><td>TCELL41:OUT.17.TMIN</td></tr>

<tr><td>AXI0_RDATA_247_240_NIB3_PHY2CLB_RD_DQ4_5</td><td>output</td><td>TCELL41:OUT.12.TMIN</td></tr>

<tr><td>AXI0_RDATA_247_240_NIB3_PHY2CLB_RD_DQ4_6</td><td>output</td><td>TCELL41:OUT.18.TMIN</td></tr>

<tr><td>AXI0_RDATA_247_240_NIB3_PHY2CLB_RD_DQ4_7</td><td>output</td><td>TCELL41:OUT.11.TMIN</td></tr>

<tr><td>AXI0_RDATA_255_248_NIB3_PHY2CLB_RD_DQ5_0</td><td>output</td><td>TCELL41:OUT.23.TMIN</td></tr>

<tr><td>AXI0_RDATA_255_248_NIB3_PHY2CLB_RD_DQ5_1</td><td>output</td><td>TCELL41:OUT.22.TMIN</td></tr>

<tr><td>AXI0_RDATA_255_248_NIB3_PHY2CLB_RD_DQ5_2</td><td>output</td><td>TCELL41:OUT.24.TMIN</td></tr>

<tr><td>AXI0_RDATA_255_248_NIB3_PHY2CLB_RD_DQ5_3</td><td>output</td><td>TCELL41:OUT.21.TMIN</td></tr>

<tr><td>AXI0_RDATA_255_248_NIB3_PHY2CLB_RD_DQ5_4</td><td>output</td><td>TCELL41:OUT.25.TMIN</td></tr>

<tr><td>AXI0_RDATA_255_248_NIB3_PHY2CLB_RD_DQ5_5</td><td>output</td><td>TCELL41:OUT.20.TMIN</td></tr>

<tr><td>AXI0_RDATA_255_248_NIB3_PHY2CLB_RD_DQ5_6</td><td>output</td><td>TCELL41:OUT.26.TMIN</td></tr>

<tr><td>AXI0_RDATA_255_248_NIB3_PHY2CLB_RD_DQ5_7</td><td>output</td><td>TCELL41:OUT.19.TMIN</td></tr>

<tr><td>AXI0_RDATA_31_24_NIB0_PHY2CLB_RD_DQ1_0</td><td>output</td><td>TCELL59:OUT.19.TMIN</td></tr>

<tr><td>AXI0_RDATA_31_24_NIB0_PHY2CLB_RD_DQ1_1</td><td>output</td><td>TCELL59:OUT.20.TMIN</td></tr>

<tr><td>AXI0_RDATA_31_24_NIB0_PHY2CLB_RD_DQ1_2</td><td>output</td><td>TCELL59:OUT.18.TMIN</td></tr>

<tr><td>AXI0_RDATA_31_24_NIB0_PHY2CLB_RD_DQ1_3</td><td>output</td><td>TCELL59:OUT.21.TMIN</td></tr>

<tr><td>AXI0_RDATA_31_24_NIB0_PHY2CLB_RD_DQ1_4</td><td>output</td><td>TCELL59:OUT.17.TMIN</td></tr>

<tr><td>AXI0_RDATA_31_24_NIB0_PHY2CLB_RD_DQ1_5</td><td>output</td><td>TCELL59:OUT.22.TMIN</td></tr>

<tr><td>AXI0_RDATA_31_24_NIB0_PHY2CLB_RD_DQ1_6</td><td>output</td><td>TCELL59:OUT.16.TMIN</td></tr>

<tr><td>AXI0_RDATA_31_24_NIB0_PHY2CLB_RD_DQ1_7</td><td>output</td><td>TCELL59:OUT.23.TMIN</td></tr>

<tr><td>AXI0_RDATA_39_32_NIB0_PHY2CLB_RD_DQ2_0</td><td>output</td><td>TCELL59:OUT.11.TMIN</td></tr>

<tr><td>AXI0_RDATA_39_32_NIB0_PHY2CLB_RD_DQ2_1</td><td>output</td><td>TCELL59:OUT.12.TMIN</td></tr>

<tr><td>AXI0_RDATA_39_32_NIB0_PHY2CLB_RD_DQ2_2</td><td>output</td><td>TCELL59:OUT.10.TMIN</td></tr>

<tr><td>AXI0_RDATA_39_32_NIB0_PHY2CLB_RD_DQ2_3</td><td>output</td><td>TCELL59:OUT.13.TMIN</td></tr>

<tr><td>AXI0_RDATA_39_32_NIB0_PHY2CLB_RD_DQ2_4</td><td>output</td><td>TCELL59:OUT.9.TMIN</td></tr>

<tr><td>AXI0_RDATA_39_32_NIB0_PHY2CLB_RD_DQ2_5</td><td>output</td><td>TCELL59:OUT.14.TMIN</td></tr>

<tr><td>AXI0_RDATA_39_32_NIB0_PHY2CLB_RD_DQ2_6</td><td>output</td><td>TCELL59:OUT.8.TMIN</td></tr>

<tr><td>AXI0_RDATA_39_32_NIB0_PHY2CLB_RD_DQ2_7</td><td>output</td><td>TCELL59:OUT.15.TMIN</td></tr>

<tr><td>AXI0_RDATA_47_40_NIB0_PHY2CLB_RD_DQ3_0</td><td>output</td><td>TCELL59:OUT.3.TMIN</td></tr>

<tr><td>AXI0_RDATA_47_40_NIB0_PHY2CLB_RD_DQ3_1</td><td>output</td><td>TCELL59:OUT.4.TMIN</td></tr>

<tr><td>AXI0_RDATA_47_40_NIB0_PHY2CLB_RD_DQ3_2</td><td>output</td><td>TCELL59:OUT.2.TMIN</td></tr>

<tr><td>AXI0_RDATA_47_40_NIB0_PHY2CLB_RD_DQ3_3</td><td>output</td><td>TCELL59:OUT.5.TMIN</td></tr>

<tr><td>AXI0_RDATA_47_40_NIB0_PHY2CLB_RD_DQ3_4</td><td>output</td><td>TCELL59:OUT.1.TMIN</td></tr>

<tr><td>AXI0_RDATA_47_40_NIB0_PHY2CLB_RD_DQ3_5</td><td>output</td><td>TCELL59:OUT.6.TMIN</td></tr>

<tr><td>AXI0_RDATA_47_40_NIB0_PHY2CLB_RD_DQ3_6</td><td>output</td><td>TCELL59:OUT.0.TMIN</td></tr>

<tr><td>AXI0_RDATA_47_40_NIB0_PHY2CLB_RD_DQ3_7</td><td>output</td><td>TCELL59:OUT.7.TMIN</td></tr>

<tr><td>AXI0_RDATA_55_48_NIB0_PHY2CLB_RD_DQ4_0</td><td>output</td><td>TCELL58:OUT.27.TMIN</td></tr>

<tr><td>AXI0_RDATA_55_48_NIB0_PHY2CLB_RD_DQ4_1</td><td>output</td><td>TCELL58:OUT.28.TMIN</td></tr>

<tr><td>AXI0_RDATA_55_48_NIB0_PHY2CLB_RD_DQ4_2</td><td>output</td><td>TCELL58:OUT.26.TMIN</td></tr>

<tr><td>AXI0_RDATA_55_48_NIB0_PHY2CLB_RD_DQ4_3</td><td>output</td><td>TCELL58:OUT.29.TMIN</td></tr>

<tr><td>AXI0_RDATA_55_48_NIB0_PHY2CLB_RD_DQ4_4</td><td>output</td><td>TCELL58:OUT.25.TMIN</td></tr>

<tr><td>AXI0_RDATA_55_48_NIB0_PHY2CLB_RD_DQ4_5</td><td>output</td><td>TCELL58:OUT.30.TMIN</td></tr>

<tr><td>AXI0_RDATA_55_48_NIB0_PHY2CLB_RD_DQ4_6</td><td>output</td><td>TCELL58:OUT.24.TMIN</td></tr>

<tr><td>AXI0_RDATA_55_48_NIB0_PHY2CLB_RD_DQ4_7</td><td>output</td><td>TCELL58:OUT.31.TMIN</td></tr>

<tr><td>AXI0_RDATA_63_56_NIB0_PHY2CLB_RD_DQ5_0</td><td>output</td><td>TCELL58:OUT.19.TMIN</td></tr>

<tr><td>AXI0_RDATA_63_56_NIB0_PHY2CLB_RD_DQ5_1</td><td>output</td><td>TCELL58:OUT.20.TMIN</td></tr>

<tr><td>AXI0_RDATA_63_56_NIB0_PHY2CLB_RD_DQ5_2</td><td>output</td><td>TCELL58:OUT.18.TMIN</td></tr>

<tr><td>AXI0_RDATA_63_56_NIB0_PHY2CLB_RD_DQ5_3</td><td>output</td><td>TCELL58:OUT.21.TMIN</td></tr>

<tr><td>AXI0_RDATA_63_56_NIB0_PHY2CLB_RD_DQ5_4</td><td>output</td><td>TCELL58:OUT.17.TMIN</td></tr>

<tr><td>AXI0_RDATA_63_56_NIB0_PHY2CLB_RD_DQ5_5</td><td>output</td><td>TCELL58:OUT.22.TMIN</td></tr>

<tr><td>AXI0_RDATA_63_56_NIB0_PHY2CLB_RD_DQ5_6</td><td>output</td><td>TCELL58:OUT.16.TMIN</td></tr>

<tr><td>AXI0_RDATA_63_56_NIB0_PHY2CLB_RD_DQ5_7</td><td>output</td><td>TCELL58:OUT.23.TMIN</td></tr>

<tr><td>AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA0</td><td>output</td><td>TCELL54:OUT.16.TMIN</td></tr>

<tr><td>AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA1</td><td>output</td><td>TCELL54:OUT.15.TMIN</td></tr>

<tr><td>AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA10</td><td>output</td><td>TCELL54:OUT.6.TMIN</td></tr>

<tr><td>AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA11</td><td>output</td><td>TCELL54:OUT.5.TMIN</td></tr>

<tr><td>AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA12</td><td>output</td><td>TCELL54:OUT.4.TMIN</td></tr>

<tr><td>AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA13</td><td>output</td><td>TCELL54:OUT.3.TMIN</td></tr>

<tr><td>AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA14</td><td>output</td><td>TCELL53:OUT.31.TMIN</td></tr>

<tr><td>AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA15</td><td>output</td><td>TCELL53:OUT.30.TMIN</td></tr>

<tr><td>AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA2</td><td>output</td><td>TCELL54:OUT.14.TMIN</td></tr>

<tr><td>AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA3</td><td>output</td><td>TCELL54:OUT.13.TMIN</td></tr>

<tr><td>AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA4</td><td>output</td><td>TCELL54:OUT.12.TMIN</td></tr>

<tr><td>AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA5</td><td>output</td><td>TCELL54:OUT.11.TMIN</td></tr>

<tr><td>AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA6</td><td>output</td><td>TCELL54:OUT.10.TMIN</td></tr>

<tr><td>AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA7</td><td>output</td><td>TCELL54:OUT.9.TMIN</td></tr>

<tr><td>AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA8</td><td>output</td><td>TCELL54:OUT.8.TMIN</td></tr>

<tr><td>AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA9</td><td>output</td><td>TCELL54:OUT.7.TMIN</td></tr>

<tr><td>AXI0_RDATA_87_80_NIB1_PHY2CLB_RD_DQ0_0</td><td>output</td><td>TCELL49:OUT.30.TMIN</td></tr>

<tr><td>AXI0_RDATA_87_80_NIB1_PHY2CLB_RD_DQ0_1</td><td>output</td><td>TCELL49:OUT.29.TMIN</td></tr>

<tr><td>AXI0_RDATA_87_80_NIB1_PHY2CLB_RD_DQ0_2</td><td>output</td><td>TCELL49:OUT.31.TMIN</td></tr>

<tr><td>AXI0_RDATA_87_80_NIB1_PHY2CLB_RD_DQ0_3</td><td>output</td><td>TCELL49:OUT.28.TMIN</td></tr>

<tr><td>AXI0_RDATA_87_80_NIB1_PHY2CLB_RD_DQ0_4</td><td>output</td><td>TCELL50:OUT.3.TMIN</td></tr>

<tr><td>AXI0_RDATA_87_80_NIB1_PHY2CLB_RD_DQ0_5</td><td>output</td><td>TCELL49:OUT.27.TMIN</td></tr>

<tr><td>AXI0_RDATA_87_80_NIB1_PHY2CLB_RD_DQ0_6</td><td>output</td><td>TCELL50:OUT.4.TMIN</td></tr>

<tr><td>AXI0_RDATA_87_80_NIB1_PHY2CLB_RD_DQ0_7</td><td>output</td><td>TCELL49:OUT.26.TMIN</td></tr>

<tr><td>AXI0_RDATA_95_88_NIB1_PHY2CLB_RD_DQ1_0</td><td>output</td><td>TCELL50:OUT.9.TMIN</td></tr>

<tr><td>AXI0_RDATA_95_88_NIB1_PHY2CLB_RD_DQ1_1</td><td>output</td><td>TCELL50:OUT.8.TMIN</td></tr>

<tr><td>AXI0_RDATA_95_88_NIB1_PHY2CLB_RD_DQ1_2</td><td>output</td><td>TCELL50:OUT.10.TMIN</td></tr>

<tr><td>AXI0_RDATA_95_88_NIB1_PHY2CLB_RD_DQ1_3</td><td>output</td><td>TCELL50:OUT.7.TMIN</td></tr>

<tr><td>AXI0_RDATA_95_88_NIB1_PHY2CLB_RD_DQ1_4</td><td>output</td><td>TCELL50:OUT.11.TMIN</td></tr>

<tr><td>AXI0_RDATA_95_88_NIB1_PHY2CLB_RD_DQ1_5</td><td>output</td><td>TCELL50:OUT.6.TMIN</td></tr>

<tr><td>AXI0_RDATA_95_88_NIB1_PHY2CLB_RD_DQ1_6</td><td>output</td><td>TCELL50:OUT.12.TMIN</td></tr>

<tr><td>AXI0_RDATA_95_88_NIB1_PHY2CLB_RD_DQ1_7</td><td>output</td><td>TCELL50:OUT.5.TMIN</td></tr>

<tr><td>AXI0_WDATA_103_96_NIB1_CLB2PHY_WR_DQ2_0</td><td>input</td><td>TCELL50:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>AXI0_WDATA_103_96_NIB1_CLB2PHY_WR_DQ2_1</td><td>input</td><td>TCELL50:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>AXI0_WDATA_103_96_NIB1_CLB2PHY_WR_DQ2_2</td><td>input</td><td>TCELL50:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>AXI0_WDATA_103_96_NIB1_CLB2PHY_WR_DQ2_3</td><td>input</td><td>TCELL50:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>AXI0_WDATA_103_96_NIB1_CLB2PHY_WR_DQ2_4</td><td>input</td><td>TCELL50:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>AXI0_WDATA_103_96_NIB1_CLB2PHY_WR_DQ2_5</td><td>input</td><td>TCELL50:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>AXI0_WDATA_103_96_NIB1_CLB2PHY_WR_DQ2_6</td><td>input</td><td>TCELL50:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>AXI0_WDATA_103_96_NIB1_CLB2PHY_WR_DQ2_7</td><td>input</td><td>TCELL50:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>AXI0_WDATA_111_104_NIB1_CLB2PHY_WR_DQ3_0</td><td>input</td><td>TCELL51:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>AXI0_WDATA_111_104_NIB1_CLB2PHY_WR_DQ3_1</td><td>input</td><td>TCELL51:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>AXI0_WDATA_111_104_NIB1_CLB2PHY_WR_DQ3_2</td><td>input</td><td>TCELL51:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>AXI0_WDATA_111_104_NIB1_CLB2PHY_WR_DQ3_3</td><td>input</td><td>TCELL51:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>AXI0_WDATA_111_104_NIB1_CLB2PHY_WR_DQ3_4</td><td>input</td><td>TCELL51:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>AXI0_WDATA_111_104_NIB1_CLB2PHY_WR_DQ3_5</td><td>input</td><td>TCELL51:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>AXI0_WDATA_111_104_NIB1_CLB2PHY_WR_DQ3_6</td><td>input</td><td>TCELL51:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>AXI0_WDATA_111_104_NIB1_CLB2PHY_WR_DQ3_7</td><td>input</td><td>TCELL51:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>AXI0_WDATA_119_112_NIB1_CLB2PHY_WR_DQ4_0</td><td>input</td><td>TCELL51:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>AXI0_WDATA_119_112_NIB1_CLB2PHY_WR_DQ4_1</td><td>input</td><td>TCELL51:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>AXI0_WDATA_119_112_NIB1_CLB2PHY_WR_DQ4_2</td><td>input</td><td>TCELL51:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>AXI0_WDATA_119_112_NIB1_CLB2PHY_WR_DQ4_3</td><td>input</td><td>TCELL51:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>AXI0_WDATA_119_112_NIB1_CLB2PHY_WR_DQ4_4</td><td>input</td><td>TCELL51:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>AXI0_WDATA_119_112_NIB1_CLB2PHY_WR_DQ4_5</td><td>input</td><td>TCELL51:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>AXI0_WDATA_119_112_NIB1_CLB2PHY_WR_DQ4_6</td><td>input</td><td>TCELL51:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>AXI0_WDATA_119_112_NIB1_CLB2PHY_WR_DQ4_7</td><td>input</td><td>TCELL51:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>AXI0_WDATA_127_120_NIB1_CLB2PHY_WR_DQ5_0</td><td>input</td><td>TCELL51:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>AXI0_WDATA_127_120_NIB1_CLB2PHY_WR_DQ5_1</td><td>input</td><td>TCELL51:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>AXI0_WDATA_127_120_NIB1_CLB2PHY_WR_DQ5_2</td><td>input</td><td>TCELL51:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>AXI0_WDATA_127_120_NIB1_CLB2PHY_WR_DQ5_3</td><td>input</td><td>TCELL51:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>AXI0_WDATA_127_120_NIB1_CLB2PHY_WR_DQ5_4</td><td>input</td><td>TCELL51:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>AXI0_WDATA_127_120_NIB1_CLB2PHY_WR_DQ5_5</td><td>input</td><td>TCELL51:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>AXI0_WDATA_127_120_NIB1_CLB2PHY_WR_DQ5_6</td><td>input</td><td>TCELL52:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>AXI0_WDATA_127_120_NIB1_CLB2PHY_WR_DQ5_7</td><td>input</td><td>TCELL51:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA0</td><td>input</td><td>TCELL45:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA1</td><td>input</td><td>TCELL44:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA10</td><td>input</td><td>TCELL44:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA11</td><td>input</td><td>TCELL44:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA12</td><td>input</td><td>TCELL44:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA13</td><td>input</td><td>TCELL44:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA14</td><td>input</td><td>TCELL44:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA15</td><td>input</td><td>TCELL44:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA2</td><td>input</td><td>TCELL44:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA3</td><td>input</td><td>TCELL44:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA4</td><td>input</td><td>TCELL44:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA5</td><td>input</td><td>TCELL44:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA6</td><td>input</td><td>TCELL44:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA7</td><td>input</td><td>TCELL44:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA8</td><td>input</td><td>TCELL44:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA9</td><td>input</td><td>TCELL44:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>AXI0_WDATA_151_144_NIB2_CLB2PHY_WR_DQ0_0</td><td>input</td><td>TCELL49:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>AXI0_WDATA_151_144_NIB2_CLB2PHY_WR_DQ0_1</td><td>input</td><td>TCELL49:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>AXI0_WDATA_151_144_NIB2_CLB2PHY_WR_DQ0_2</td><td>input</td><td>TCELL49:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>AXI0_WDATA_151_144_NIB2_CLB2PHY_WR_DQ0_3</td><td>input</td><td>TCELL49:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>AXI0_WDATA_151_144_NIB2_CLB2PHY_WR_DQ0_4</td><td>input</td><td>TCELL49:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>AXI0_WDATA_151_144_NIB2_CLB2PHY_WR_DQ0_5</td><td>input</td><td>TCELL49:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>AXI0_WDATA_151_144_NIB2_CLB2PHY_WR_DQ0_6</td><td>input</td><td>TCELL49:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>AXI0_WDATA_151_144_NIB2_CLB2PHY_WR_DQ0_7</td><td>input</td><td>TCELL49:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>AXI0_WDATA_159_152_NIB2_CLB2PHY_WR_DQ1_0</td><td>input</td><td>TCELL48:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>AXI0_WDATA_159_152_NIB2_CLB2PHY_WR_DQ1_1</td><td>input</td><td>TCELL48:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>AXI0_WDATA_159_152_NIB2_CLB2PHY_WR_DQ1_2</td><td>input</td><td>TCELL48:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>AXI0_WDATA_159_152_NIB2_CLB2PHY_WR_DQ1_3</td><td>input</td><td>TCELL48:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>AXI0_WDATA_159_152_NIB2_CLB2PHY_WR_DQ1_4</td><td>input</td><td>TCELL48:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>AXI0_WDATA_159_152_NIB2_CLB2PHY_WR_DQ1_5</td><td>input</td><td>TCELL48:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>AXI0_WDATA_159_152_NIB2_CLB2PHY_WR_DQ1_6</td><td>input</td><td>TCELL48:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>AXI0_WDATA_159_152_NIB2_CLB2PHY_WR_DQ1_7</td><td>input</td><td>TCELL48:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA0</td><td>input</td><td>TCELL55:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA1</td><td>input</td><td>TCELL55:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA10</td><td>input</td><td>TCELL54:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA11</td><td>input</td><td>TCELL54:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA12</td><td>input</td><td>TCELL54:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA13</td><td>input</td><td>TCELL54:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA14</td><td>input</td><td>TCELL54:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA15</td><td>input</td><td>TCELL54:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA2</td><td>input</td><td>TCELL55:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA3</td><td>input</td><td>TCELL55:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA4</td><td>input</td><td>TCELL55:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA5</td><td>input</td><td>TCELL55:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA6</td><td>input</td><td>TCELL55:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA7</td><td>input</td><td>TCELL55:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA8</td><td>input</td><td>TCELL55:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA9</td><td>input</td><td>TCELL55:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>AXI0_WDATA_167_160_NIB2_CLB2PHY_WR_DQ2_0</td><td>input</td><td>TCELL48:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>AXI0_WDATA_167_160_NIB2_CLB2PHY_WR_DQ2_1</td><td>input</td><td>TCELL48:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>AXI0_WDATA_167_160_NIB2_CLB2PHY_WR_DQ2_2</td><td>input</td><td>TCELL48:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>AXI0_WDATA_167_160_NIB2_CLB2PHY_WR_DQ2_3</td><td>input</td><td>TCELL48:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>AXI0_WDATA_167_160_NIB2_CLB2PHY_WR_DQ2_4</td><td>input</td><td>TCELL48:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>AXI0_WDATA_167_160_NIB2_CLB2PHY_WR_DQ2_5</td><td>input</td><td>TCELL48:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>AXI0_WDATA_167_160_NIB2_CLB2PHY_WR_DQ2_6</td><td>input</td><td>TCELL48:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>AXI0_WDATA_167_160_NIB2_CLB2PHY_WR_DQ2_7</td><td>input</td><td>TCELL48:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>AXI0_WDATA_175_168_NIB2_CLB2PHY_WR_DQ3_0</td><td>input</td><td>TCELL48:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>AXI0_WDATA_175_168_NIB2_CLB2PHY_WR_DQ3_1</td><td>input</td><td>TCELL48:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>AXI0_WDATA_175_168_NIB2_CLB2PHY_WR_DQ3_2</td><td>input</td><td>TCELL48:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>AXI0_WDATA_175_168_NIB2_CLB2PHY_WR_DQ3_3</td><td>input</td><td>TCELL48:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>AXI0_WDATA_175_168_NIB2_CLB2PHY_WR_DQ3_4</td><td>input</td><td>TCELL48:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>AXI0_WDATA_175_168_NIB2_CLB2PHY_WR_DQ3_5</td><td>input</td><td>TCELL48:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>AXI0_WDATA_175_168_NIB2_CLB2PHY_WR_DQ3_6</td><td>input</td><td>TCELL48:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>AXI0_WDATA_175_168_NIB2_CLB2PHY_WR_DQ3_7</td><td>input</td><td>TCELL48:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>AXI0_WDATA_183_176_NIB2_CLB2PHY_WR_DQ4_0</td><td>input</td><td>TCELL48:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>AXI0_WDATA_183_176_NIB2_CLB2PHY_WR_DQ4_1</td><td>input</td><td>TCELL48:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>AXI0_WDATA_183_176_NIB2_CLB2PHY_WR_DQ4_2</td><td>input</td><td>TCELL48:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>AXI0_WDATA_183_176_NIB2_CLB2PHY_WR_DQ4_3</td><td>input</td><td>TCELL48:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>AXI0_WDATA_183_176_NIB2_CLB2PHY_WR_DQ4_4</td><td>input</td><td>TCELL48:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>AXI0_WDATA_183_176_NIB2_CLB2PHY_WR_DQ4_5</td><td>input</td><td>TCELL48:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>AXI0_WDATA_183_176_NIB2_CLB2PHY_WR_DQ4_6</td><td>input</td><td>TCELL48:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>AXI0_WDATA_183_176_NIB2_CLB2PHY_WR_DQ4_7</td><td>input</td><td>TCELL48:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>AXI0_WDATA_191_184_NIB2_CLB2PHY_WR_DQ5_0</td><td>input</td><td>TCELL47:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>AXI0_WDATA_191_184_NIB2_CLB2PHY_WR_DQ5_1</td><td>input</td><td>TCELL47:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>AXI0_WDATA_191_184_NIB2_CLB2PHY_WR_DQ5_2</td><td>input</td><td>TCELL47:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>AXI0_WDATA_191_184_NIB2_CLB2PHY_WR_DQ5_3</td><td>input</td><td>TCELL47:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>AXI0_WDATA_191_184_NIB2_CLB2PHY_WR_DQ5_4</td><td>input</td><td>TCELL47:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>AXI0_WDATA_191_184_NIB2_CLB2PHY_WR_DQ5_5</td><td>input</td><td>TCELL48:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>AXI0_WDATA_191_184_NIB2_CLB2PHY_WR_DQ5_6</td><td>input</td><td>TCELL47:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>AXI0_WDATA_191_184_NIB2_CLB2PHY_WR_DQ5_7</td><td>input</td><td>TCELL48:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA0</td><td>input</td><td>TCELL43:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA1</td><td>input</td><td>TCELL43:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA10</td><td>input</td><td>TCELL42:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA11</td><td>input</td><td>TCELL42:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA12</td><td>input</td><td>TCELL42:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA13</td><td>input</td><td>TCELL42:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA14</td><td>input</td><td>TCELL42:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA15</td><td>input</td><td>TCELL42:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA2</td><td>input</td><td>TCELL43:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA3</td><td>input</td><td>TCELL43:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA4</td><td>input</td><td>TCELL43:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA5</td><td>input</td><td>TCELL43:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA6</td><td>input</td><td>TCELL43:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA7</td><td>input</td><td>TCELL43:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA8</td><td>input</td><td>TCELL43:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA9</td><td>input</td><td>TCELL43:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>AXI0_WDATA_215_208_NIB3_CLB2PHY_WR_DQ0_0</td><td>input</td><td>TCELL39:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>AXI0_WDATA_215_208_NIB3_CLB2PHY_WR_DQ0_1</td><td>input</td><td>TCELL39:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>AXI0_WDATA_215_208_NIB3_CLB2PHY_WR_DQ0_2</td><td>input</td><td>TCELL39:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>AXI0_WDATA_215_208_NIB3_CLB2PHY_WR_DQ0_3</td><td>input</td><td>TCELL39:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>AXI0_WDATA_215_208_NIB3_CLB2PHY_WR_DQ0_4</td><td>input</td><td>TCELL39:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>AXI0_WDATA_215_208_NIB3_CLB2PHY_WR_DQ0_5</td><td>input</td><td>TCELL39:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>AXI0_WDATA_215_208_NIB3_CLB2PHY_WR_DQ0_6</td><td>input</td><td>TCELL39:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>AXI0_WDATA_215_208_NIB3_CLB2PHY_WR_DQ0_7</td><td>input</td><td>TCELL39:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>AXI0_WDATA_223_216_NIB3_CLB2PHY_WR_DQ1_0</td><td>input</td><td>TCELL39:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>AXI0_WDATA_223_216_NIB3_CLB2PHY_WR_DQ1_1</td><td>input</td><td>TCELL39:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>AXI0_WDATA_223_216_NIB3_CLB2PHY_WR_DQ1_2</td><td>input</td><td>TCELL39:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>AXI0_WDATA_223_216_NIB3_CLB2PHY_WR_DQ1_3</td><td>input</td><td>TCELL39:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>AXI0_WDATA_223_216_NIB3_CLB2PHY_WR_DQ1_4</td><td>input</td><td>TCELL39:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>AXI0_WDATA_223_216_NIB3_CLB2PHY_WR_DQ1_5</td><td>input</td><td>TCELL39:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>AXI0_WDATA_223_216_NIB3_CLB2PHY_WR_DQ1_6</td><td>input</td><td>TCELL39:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>AXI0_WDATA_223_216_NIB3_CLB2PHY_WR_DQ1_7</td><td>input</td><td>TCELL39:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>AXI0_WDATA_231_224_NIB3_CLB2PHY_WR_DQ2_0</td><td>input</td><td>TCELL40:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>AXI0_WDATA_231_224_NIB3_CLB2PHY_WR_DQ2_1</td><td>input</td><td>TCELL40:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>AXI0_WDATA_231_224_NIB3_CLB2PHY_WR_DQ2_2</td><td>input</td><td>TCELL40:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>AXI0_WDATA_231_224_NIB3_CLB2PHY_WR_DQ2_3</td><td>input</td><td>TCELL40:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>AXI0_WDATA_231_224_NIB3_CLB2PHY_WR_DQ2_4</td><td>input</td><td>TCELL40:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>AXI0_WDATA_231_224_NIB3_CLB2PHY_WR_DQ2_5</td><td>input</td><td>TCELL40:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>AXI0_WDATA_231_224_NIB3_CLB2PHY_WR_DQ2_6</td><td>input</td><td>TCELL40:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>AXI0_WDATA_231_224_NIB3_CLB2PHY_WR_DQ2_7</td><td>input</td><td>TCELL40:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>AXI0_WDATA_239_232_NIB3_CLB2PHY_WR_DQ3_0</td><td>input</td><td>TCELL41:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>AXI0_WDATA_239_232_NIB3_CLB2PHY_WR_DQ3_1</td><td>input</td><td>TCELL41:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>AXI0_WDATA_239_232_NIB3_CLB2PHY_WR_DQ3_2</td><td>input</td><td>TCELL41:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>AXI0_WDATA_239_232_NIB3_CLB2PHY_WR_DQ3_3</td><td>input</td><td>TCELL41:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>AXI0_WDATA_239_232_NIB3_CLB2PHY_WR_DQ3_4</td><td>input</td><td>TCELL41:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>AXI0_WDATA_239_232_NIB3_CLB2PHY_WR_DQ3_5</td><td>input</td><td>TCELL41:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>AXI0_WDATA_239_232_NIB3_CLB2PHY_WR_DQ3_6</td><td>input</td><td>TCELL41:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>AXI0_WDATA_239_232_NIB3_CLB2PHY_WR_DQ3_7</td><td>input</td><td>TCELL41:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>AXI0_WDATA_23_16_NIB0_CLB2PHY_WR_DQ0_0</td><td>input</td><td>TCELL59:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>AXI0_WDATA_23_16_NIB0_CLB2PHY_WR_DQ0_1</td><td>input</td><td>TCELL59:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>AXI0_WDATA_23_16_NIB0_CLB2PHY_WR_DQ0_2</td><td>input</td><td>TCELL59:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>AXI0_WDATA_23_16_NIB0_CLB2PHY_WR_DQ0_3</td><td>input</td><td>TCELL59:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>AXI0_WDATA_23_16_NIB0_CLB2PHY_WR_DQ0_4</td><td>input</td><td>TCELL59:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>AXI0_WDATA_23_16_NIB0_CLB2PHY_WR_DQ0_5</td><td>input</td><td>TCELL59:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>AXI0_WDATA_23_16_NIB0_CLB2PHY_WR_DQ0_6</td><td>input</td><td>TCELL59:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>AXI0_WDATA_23_16_NIB0_CLB2PHY_WR_DQ0_7</td><td>input</td><td>TCELL59:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>AXI0_WDATA_247_240_NIB3_CLB2PHY_WR_DQ4_0</td><td>input</td><td>TCELL41:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>AXI0_WDATA_247_240_NIB3_CLB2PHY_WR_DQ4_1</td><td>input</td><td>TCELL41:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>AXI0_WDATA_247_240_NIB3_CLB2PHY_WR_DQ4_2</td><td>input</td><td>TCELL41:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>AXI0_WDATA_247_240_NIB3_CLB2PHY_WR_DQ4_3</td><td>input</td><td>TCELL41:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>AXI0_WDATA_247_240_NIB3_CLB2PHY_WR_DQ4_4</td><td>input</td><td>TCELL41:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>AXI0_WDATA_247_240_NIB3_CLB2PHY_WR_DQ4_5</td><td>input</td><td>TCELL41:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>AXI0_WDATA_247_240_NIB3_CLB2PHY_WR_DQ4_6</td><td>input</td><td>TCELL41:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>AXI0_WDATA_247_240_NIB3_CLB2PHY_WR_DQ4_7</td><td>input</td><td>TCELL41:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>AXI0_WDATA_255_248_NIB3_CLB2PHY_WR_DQ5_0</td><td>input</td><td>TCELL41:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>AXI0_WDATA_255_248_NIB3_CLB2PHY_WR_DQ5_1</td><td>input</td><td>TCELL41:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>AXI0_WDATA_255_248_NIB3_CLB2PHY_WR_DQ5_2</td><td>input</td><td>TCELL41:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>AXI0_WDATA_255_248_NIB3_CLB2PHY_WR_DQ5_3</td><td>input</td><td>TCELL41:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>AXI0_WDATA_255_248_NIB3_CLB2PHY_WR_DQ5_4</td><td>input</td><td>TCELL41:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>AXI0_WDATA_255_248_NIB3_CLB2PHY_WR_DQ5_5</td><td>input</td><td>TCELL41:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>AXI0_WDATA_255_248_NIB3_CLB2PHY_WR_DQ5_6</td><td>input</td><td>TCELL41:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>AXI0_WDATA_255_248_NIB3_CLB2PHY_WR_DQ5_7</td><td>input</td><td>TCELL41:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>AXI0_WDATA_31_24_NIB0_CLB2PHY_WR_DQ1_0</td><td>input</td><td>TCELL59:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>AXI0_WDATA_31_24_NIB0_CLB2PHY_WR_DQ1_1</td><td>input</td><td>TCELL59:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>AXI0_WDATA_31_24_NIB0_CLB2PHY_WR_DQ1_2</td><td>input</td><td>TCELL59:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>AXI0_WDATA_31_24_NIB0_CLB2PHY_WR_DQ1_3</td><td>input</td><td>TCELL59:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>AXI0_WDATA_31_24_NIB0_CLB2PHY_WR_DQ1_4</td><td>input</td><td>TCELL59:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>AXI0_WDATA_31_24_NIB0_CLB2PHY_WR_DQ1_5</td><td>input</td><td>TCELL59:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>AXI0_WDATA_31_24_NIB0_CLB2PHY_WR_DQ1_6</td><td>input</td><td>TCELL59:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>AXI0_WDATA_31_24_NIB0_CLB2PHY_WR_DQ1_7</td><td>input</td><td>TCELL59:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>AXI0_WDATA_39_32_NIB0_CLB2PHY_WR_DQ2_0</td><td>input</td><td>TCELL59:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>AXI0_WDATA_39_32_NIB0_CLB2PHY_WR_DQ2_1</td><td>input</td><td>TCELL59:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>AXI0_WDATA_39_32_NIB0_CLB2PHY_WR_DQ2_2</td><td>input</td><td>TCELL59:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>AXI0_WDATA_39_32_NIB0_CLB2PHY_WR_DQ2_3</td><td>input</td><td>TCELL59:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>AXI0_WDATA_39_32_NIB0_CLB2PHY_WR_DQ2_4</td><td>input</td><td>TCELL59:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>AXI0_WDATA_39_32_NIB0_CLB2PHY_WR_DQ2_5</td><td>input</td><td>TCELL59:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>AXI0_WDATA_39_32_NIB0_CLB2PHY_WR_DQ2_6</td><td>input</td><td>TCELL59:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>AXI0_WDATA_39_32_NIB0_CLB2PHY_WR_DQ2_7</td><td>input</td><td>TCELL59:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>AXI0_WDATA_47_40_NIB0_CLB2PHY_WR_DQ3_0</td><td>input</td><td>TCELL59:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>AXI0_WDATA_47_40_NIB0_CLB2PHY_WR_DQ3_1</td><td>input</td><td>TCELL59:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>AXI0_WDATA_47_40_NIB0_CLB2PHY_WR_DQ3_2</td><td>input</td><td>TCELL58:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>AXI0_WDATA_47_40_NIB0_CLB2PHY_WR_DQ3_3</td><td>input</td><td>TCELL59:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>AXI0_WDATA_47_40_NIB0_CLB2PHY_WR_DQ3_4</td><td>input</td><td>TCELL58:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>AXI0_WDATA_47_40_NIB0_CLB2PHY_WR_DQ3_5</td><td>input</td><td>TCELL59:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>AXI0_WDATA_47_40_NIB0_CLB2PHY_WR_DQ3_6</td><td>input</td><td>TCELL58:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>AXI0_WDATA_47_40_NIB0_CLB2PHY_WR_DQ3_7</td><td>input</td><td>TCELL59:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>AXI0_WDATA_55_48_NIB0_CLB2PHY_WR_DQ4_0</td><td>input</td><td>TCELL58:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>AXI0_WDATA_55_48_NIB0_CLB2PHY_WR_DQ4_1</td><td>input</td><td>TCELL58:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>AXI0_WDATA_55_48_NIB0_CLB2PHY_WR_DQ4_2</td><td>input</td><td>TCELL58:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>AXI0_WDATA_55_48_NIB0_CLB2PHY_WR_DQ4_3</td><td>input</td><td>TCELL58:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>AXI0_WDATA_55_48_NIB0_CLB2PHY_WR_DQ4_4</td><td>input</td><td>TCELL58:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>AXI0_WDATA_55_48_NIB0_CLB2PHY_WR_DQ4_5</td><td>input</td><td>TCELL58:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>AXI0_WDATA_55_48_NIB0_CLB2PHY_WR_DQ4_6</td><td>input</td><td>TCELL58:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>AXI0_WDATA_55_48_NIB0_CLB2PHY_WR_DQ4_7</td><td>input</td><td>TCELL58:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>AXI0_WDATA_63_56_NIB0_CLB2PHY_WR_DQ5_0</td><td>input</td><td>TCELL58:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>AXI0_WDATA_63_56_NIB0_CLB2PHY_WR_DQ5_1</td><td>input</td><td>TCELL58:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>AXI0_WDATA_63_56_NIB0_CLB2PHY_WR_DQ5_2</td><td>input</td><td>TCELL58:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>AXI0_WDATA_63_56_NIB0_CLB2PHY_WR_DQ5_3</td><td>input</td><td>TCELL58:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>AXI0_WDATA_63_56_NIB0_CLB2PHY_WR_DQ5_4</td><td>input</td><td>TCELL58:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>AXI0_WDATA_63_56_NIB0_CLB2PHY_WR_DQ5_5</td><td>input</td><td>TCELL58:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>AXI0_WDATA_63_56_NIB0_CLB2PHY_WR_DQ5_6</td><td>input</td><td>TCELL58:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>AXI0_WDATA_63_56_NIB0_CLB2PHY_WR_DQ5_7</td><td>input</td><td>TCELL58:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA0</td><td>input</td><td>TCELL53:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA1</td><td>input</td><td>TCELL53:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA10</td><td>input</td><td>TCELL53:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA11</td><td>input</td><td>TCELL53:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA12</td><td>input</td><td>TCELL53:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA13</td><td>input</td><td>TCELL53:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA14</td><td>input</td><td>TCELL53:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA15</td><td>input</td><td>TCELL53:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA2</td><td>input</td><td>TCELL53:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA3</td><td>input</td><td>TCELL53:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA4</td><td>input</td><td>TCELL53:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA5</td><td>input</td><td>TCELL53:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA6</td><td>input</td><td>TCELL53:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA7</td><td>input</td><td>TCELL53:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA8</td><td>input</td><td>TCELL53:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA9</td><td>input</td><td>TCELL53:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>AXI0_WDATA_87_80_NIB1_CLB2PHY_WR_DQ0_0</td><td>input</td><td>TCELL49:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>AXI0_WDATA_87_80_NIB1_CLB2PHY_WR_DQ0_1</td><td>input</td><td>TCELL49:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>AXI0_WDATA_87_80_NIB1_CLB2PHY_WR_DQ0_2</td><td>input</td><td>TCELL49:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>AXI0_WDATA_87_80_NIB1_CLB2PHY_WR_DQ0_3</td><td>input</td><td>TCELL49:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>AXI0_WDATA_87_80_NIB1_CLB2PHY_WR_DQ0_4</td><td>input</td><td>TCELL49:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>AXI0_WDATA_87_80_NIB1_CLB2PHY_WR_DQ0_5</td><td>input</td><td>TCELL49:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>AXI0_WDATA_87_80_NIB1_CLB2PHY_WR_DQ0_6</td><td>input</td><td>TCELL49:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>AXI0_WDATA_87_80_NIB1_CLB2PHY_WR_DQ0_7</td><td>input</td><td>TCELL49:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>AXI0_WDATA_95_88_NIB1_CLB2PHY_WR_DQ1_0</td><td>input</td><td>TCELL50:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>AXI0_WDATA_95_88_NIB1_CLB2PHY_WR_DQ1_1</td><td>input</td><td>TCELL49:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>AXI0_WDATA_95_88_NIB1_CLB2PHY_WR_DQ1_2</td><td>input</td><td>TCELL50:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>AXI0_WDATA_95_88_NIB1_CLB2PHY_WR_DQ1_3</td><td>input</td><td>TCELL49:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>AXI0_WDATA_95_88_NIB1_CLB2PHY_WR_DQ1_4</td><td>input</td><td>TCELL50:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>AXI0_WDATA_95_88_NIB1_CLB2PHY_WR_DQ1_5</td><td>input</td><td>TCELL49:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>AXI0_WDATA_95_88_NIB1_CLB2PHY_WR_DQ1_6</td><td>input</td><td>TCELL50:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>AXI0_WDATA_95_88_NIB1_CLB2PHY_WR_DQ1_7</td><td>input</td><td>TCELL49:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>AXI0_WDATA_PAR_5_0_NIB2_CLB2PHY_KEEPER_EN0</td><td>input</td><td>TCELL46:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>AXI0_WDATA_PAR_5_0_NIB2_CLB2PHY_KEEPER_EN1</td><td>input</td><td>TCELL46:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>AXI0_WDATA_PAR_5_0_NIB2_CLB2PHY_KEEPER_EN2</td><td>input</td><td>TCELL46:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>AXI0_WDATA_PAR_5_0_NIB2_CLB2PHY_KEEPER_EN3</td><td>input</td><td>TCELL46:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>AXI0_WDATA_PAR_5_0_NIB2_CLB2PHY_KEEPER_EN4</td><td>input</td><td>TCELL46:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>AXI0_WDATA_PAR_5_0_NIB2_CLB2PHY_KEEPER_EN5</td><td>input</td><td>TCELL46:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>AXI0_WDATA_PAR_7_6_NIB2_1_0_CLB2PHY_LP_TX_O_OR_PU_EN_0_0</td><td>input</td><td>TCELL46:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>AXI0_WDATA_PAR_7_6_NIB2_1_0_CLB2PHY_LP_TX_O_OR_PU_EN_0_1</td><td>input</td><td>TCELL46:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>AXI0_WSTRB_15_8_NIB1_CLB2RIU_ADDR0</td><td>input</td><td>TCELL53:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>AXI0_WSTRB_15_8_NIB1_CLB2RIU_ADDR1</td><td>input</td><td>TCELL53:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>AXI0_WSTRB_15_8_NIB1_CLB2RIU_ADDR2</td><td>input</td><td>TCELL53:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>AXI0_WSTRB_15_8_NIB1_CLB2RIU_ADDR3</td><td>input</td><td>TCELL53:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>AXI0_WSTRB_15_8_NIB1_CLB2RIU_ADDR4</td><td>input</td><td>TCELL53:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>AXI0_WSTRB_15_8_NIB1_CLB2RIU_ADDR5</td><td>input</td><td>TCELL53:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>AXI0_WSTRB_15_8_NIB1_CLB2RIU_ADDR6</td><td>input</td><td>TCELL53:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>AXI0_WSTRB_15_8_NIB1_CLB2RIU_ADDR7</td><td>input</td><td>TCELL53:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>AXI0_WSTRB_23_16_NIB2_CLB2RIU_ADDR0</td><td>input</td><td>TCELL45:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>AXI0_WSTRB_23_16_NIB2_CLB2RIU_ADDR1</td><td>input</td><td>TCELL45:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>AXI0_WSTRB_23_16_NIB2_CLB2RIU_ADDR2</td><td>input</td><td>TCELL45:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>AXI0_WSTRB_23_16_NIB2_CLB2RIU_ADDR3</td><td>input</td><td>TCELL45:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>AXI0_WSTRB_23_16_NIB2_CLB2RIU_ADDR4</td><td>input</td><td>TCELL45:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>AXI0_WSTRB_23_16_NIB2_CLB2RIU_ADDR5</td><td>input</td><td>TCELL45:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>AXI0_WSTRB_23_16_NIB2_CLB2RIU_ADDR6</td><td>input</td><td>TCELL45:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>AXI0_WSTRB_23_16_NIB2_CLB2RIU_ADDR7</td><td>input</td><td>TCELL45:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>AXI0_WSTRB_31_24_NIB3_CLB2RIU_ADDR0</td><td>input</td><td>TCELL43:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>AXI0_WSTRB_31_24_NIB3_CLB2RIU_ADDR1</td><td>input</td><td>TCELL43:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>AXI0_WSTRB_31_24_NIB3_CLB2RIU_ADDR2</td><td>input</td><td>TCELL43:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>AXI0_WSTRB_31_24_NIB3_CLB2RIU_ADDR3</td><td>input</td><td>TCELL43:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>AXI0_WSTRB_31_24_NIB3_CLB2RIU_ADDR4</td><td>input</td><td>TCELL43:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>AXI0_WSTRB_31_24_NIB3_CLB2RIU_ADDR5</td><td>input</td><td>TCELL43:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>AXI0_WSTRB_31_24_NIB3_CLB2RIU_ADDR6</td><td>input</td><td>TCELL43:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>AXI0_WSTRB_31_24_NIB3_CLB2RIU_ADDR7</td><td>input</td><td>TCELL43:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>AXI0_WSTRB_7_0_NIB0_CLB2RIU_ADDR0</td><td>input</td><td>TCELL55:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>AXI0_WSTRB_7_0_NIB0_CLB2RIU_ADDR1</td><td>input</td><td>TCELL55:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>AXI0_WSTRB_7_0_NIB0_CLB2RIU_ADDR2</td><td>input</td><td>TCELL55:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>AXI0_WSTRB_7_0_NIB0_CLB2RIU_ADDR3</td><td>input</td><td>TCELL55:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>AXI0_WSTRB_7_0_NIB0_CLB2RIU_ADDR4</td><td>input</td><td>TCELL55:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>AXI0_WSTRB_7_0_NIB0_CLB2RIU_ADDR5</td><td>input</td><td>TCELL55:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>AXI0_WSTRB_7_0_NIB0_CLB2RIU_ADDR6</td><td>input</td><td>TCELL55:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>AXI0_WSTRB_7_0_NIB0_CLB2RIU_ADDR7</td><td>input</td><td>TCELL55:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>AXI1_ARADDR_10_NIB6_CLB2PHY_DLYCTL_EN_VTC</td><td>input</td><td>TCELL16:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>AXI1_ARADDR_14_11_NIB7_CLB2PHY_RDEN0</td><td>input</td><td>TCELL14:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>AXI1_ARADDR_14_11_NIB7_CLB2PHY_RDEN1</td><td>input</td><td>TCELL14:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>AXI1_ARADDR_14_11_NIB7_CLB2PHY_RDEN2</td><td>input</td><td>TCELL14:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>AXI1_ARADDR_14_11_NIB7_CLB2PHY_RDEN3</td><td>input</td><td>TCELL14:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>AXI1_ARADDR_20_15_NIB7_CLB2PHY_IODELAY_SEL0</td><td>input</td><td>TCELL14:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>AXI1_ARADDR_20_15_NIB7_CLB2PHY_IODELAY_SEL1</td><td>input</td><td>TCELL14:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>AXI1_ARADDR_20_15_NIB7_CLB2PHY_IODELAY_SEL2</td><td>input</td><td>TCELL14:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>AXI1_ARADDR_20_15_NIB7_CLB2PHY_IODELAY_SEL3</td><td>input</td><td>TCELL14:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>AXI1_ARADDR_20_15_NIB7_CLB2PHY_IODELAY_SEL4</td><td>input</td><td>TCELL14:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>AXI1_ARADDR_20_15_NIB7_CLB2PHY_IODELAY_SEL5</td><td>input</td><td>TCELL14:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>AXI1_ARADDR_21_NIB7_CLB2PHY_DLYCTL_EN_VTC</td><td>input</td><td>TCELL14:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>AXI1_ARADDR_25_22_NIB8_CLB2PHY_RDEN0</td><td>input</td><td>TCELL5:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>AXI1_ARADDR_25_22_NIB8_CLB2PHY_RDEN1</td><td>input</td><td>TCELL5:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>AXI1_ARADDR_25_22_NIB8_CLB2PHY_RDEN2</td><td>input</td><td>TCELL5:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>AXI1_ARADDR_25_22_NIB8_CLB2PHY_RDEN3</td><td>input</td><td>TCELL5:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>AXI1_ARADDR_31_26_NIB8_CLB2PHY_IODELAY_SEL0</td><td>input</td><td>TCELL5:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>AXI1_ARADDR_31_26_NIB8_CLB2PHY_IODELAY_SEL1</td><td>input</td><td>TCELL5:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>AXI1_ARADDR_31_26_NIB8_CLB2PHY_IODELAY_SEL2</td><td>input</td><td>TCELL5:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>AXI1_ARADDR_31_26_NIB8_CLB2PHY_IODELAY_SEL3</td><td>input</td><td>TCELL5:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>AXI1_ARADDR_31_26_NIB8_CLB2PHY_IODELAY_SEL4</td><td>input</td><td>TCELL5:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>AXI1_ARADDR_31_26_NIB8_CLB2PHY_IODELAY_SEL5</td><td>input</td><td>TCELL5:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>AXI1_ARADDR_32_NIB8_CLB2PHY_DLYCTL_EN_VTC</td><td>input</td><td>TCELL5:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>AXI1_ARADDR_36_33_NIB9_CLB2PHY_RDEN0</td><td>input</td><td>TCELL2:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>AXI1_ARADDR_36_33_NIB9_CLB2PHY_RDEN1</td><td>input</td><td>TCELL2:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>AXI1_ARADDR_36_33_NIB9_CLB2PHY_RDEN2</td><td>input</td><td>TCELL2:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>AXI1_ARADDR_36_33_NIB9_CLB2PHY_RDEN3</td><td>input</td><td>TCELL2:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>AXI1_ARADDR_3_0_NIB6_CLB2PHY_RDEN0</td><td>input</td><td>TCELL16:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>AXI1_ARADDR_3_0_NIB6_CLB2PHY_RDEN1</td><td>input</td><td>TCELL16:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>AXI1_ARADDR_3_0_NIB6_CLB2PHY_RDEN2</td><td>input</td><td>TCELL16:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>AXI1_ARADDR_3_0_NIB6_CLB2PHY_RDEN3</td><td>input</td><td>TCELL16:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>AXI1_ARADDR_42_37_NIB9_CLB2PHY_IODELAY_SEL0</td><td>input</td><td>TCELL2:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>AXI1_ARADDR_42_37_NIB9_CLB2PHY_IODELAY_SEL1</td><td>input</td><td>TCELL2:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>AXI1_ARADDR_42_37_NIB9_CLB2PHY_IODELAY_SEL2</td><td>input</td><td>TCELL2:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>AXI1_ARADDR_42_37_NIB9_CLB2PHY_IODELAY_SEL3</td><td>input</td><td>TCELL2:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>AXI1_ARADDR_42_37_NIB9_CLB2PHY_IODELAY_SEL4</td><td>input</td><td>TCELL2:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>AXI1_ARADDR_42_37_NIB9_CLB2PHY_IODELAY_SEL5</td><td>input</td><td>TCELL2:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>AXI1_ARADDR_43_NIB9_CLB2PHY_DLYCTL_EN_VTC</td><td>input</td><td>TCELL2:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>AXI1_ARADDR_9_4_NIB6_CLB2PHY_IODELAY_SEL0</td><td>input</td><td>TCELL16:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>AXI1_ARADDR_9_4_NIB6_CLB2PHY_IODELAY_SEL1</td><td>input</td><td>TCELL16:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>AXI1_ARADDR_9_4_NIB6_CLB2PHY_IODELAY_SEL2</td><td>input</td><td>TCELL16:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>AXI1_ARADDR_9_4_NIB6_CLB2PHY_IODELAY_SEL3</td><td>input</td><td>TCELL16:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>AXI1_ARADDR_9_4_NIB6_CLB2PHY_IODELAY_SEL4</td><td>input</td><td>TCELL16:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>AXI1_ARADDR_9_4_NIB6_CLB2PHY_IODELAY_SEL5</td><td>input</td><td>TCELL16:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>AXI1_ARID_7_0_NIB6_7_0_CLB2PHY_IODELAY_CNTVALUEIN0</td><td>input</td><td>TCELL16:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>AXI1_ARID_7_0_NIB6_7_0_CLB2PHY_IODELAY_CNTVALUEIN1</td><td>input</td><td>TCELL16:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>AXI1_ARID_7_0_NIB6_7_0_CLB2PHY_IODELAY_CNTVALUEIN2</td><td>input</td><td>TCELL16:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>AXI1_ARID_7_0_NIB6_7_0_CLB2PHY_IODELAY_CNTVALUEIN3</td><td>input</td><td>TCELL16:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>AXI1_ARID_7_0_NIB6_7_0_CLB2PHY_IODELAY_CNTVALUEIN4</td><td>input</td><td>TCELL16:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>AXI1_ARID_7_0_NIB6_7_0_CLB2PHY_IODELAY_CNTVALUEIN5</td><td>input</td><td>TCELL16:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>AXI1_ARID_7_0_NIB6_7_0_CLB2PHY_IODELAY_CNTVALUEIN6</td><td>input</td><td>TCELL16:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>AXI1_ARID_7_0_NIB6_7_0_CLB2PHY_IODELAY_CNTVALUEIN7</td><td>input</td><td>TCELL16:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>AXI1_ARLEN_7_0_NIB6_15_8_CLB2PHY_IODELAY_CNTVALUEIN0</td><td>input</td><td>TCELL17:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>AXI1_ARLEN_7_0_NIB6_15_8_CLB2PHY_IODELAY_CNTVALUEIN1</td><td>input</td><td>TCELL17:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>AXI1_ARLEN_7_0_NIB6_15_8_CLB2PHY_IODELAY_CNTVALUEIN2</td><td>input</td><td>TCELL17:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>AXI1_ARLEN_7_0_NIB6_15_8_CLB2PHY_IODELAY_CNTVALUEIN3</td><td>input</td><td>TCELL17:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>AXI1_ARLEN_7_0_NIB6_15_8_CLB2PHY_IODELAY_CNTVALUEIN4</td><td>input</td><td>TCELL17:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>AXI1_ARLEN_7_0_NIB6_15_8_CLB2PHY_IODELAY_CNTVALUEIN5</td><td>input</td><td>TCELL16:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>AXI1_ARLEN_7_0_NIB6_15_8_CLB2PHY_IODELAY_CNTVALUEIN6</td><td>input</td><td>TCELL16:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>AXI1_ARLEN_7_0_NIB6_15_8_CLB2PHY_IODELAY_CNTVALUEIN7</td><td>input</td><td>TCELL16:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>AXI1_ARUSER_10_0_NIB6_26_16_CLB2PHY_IODELAY_CNTVALUEIN0</td><td>input</td><td>TCELL17:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>AXI1_ARUSER_10_0_NIB6_26_16_CLB2PHY_IODELAY_CNTVALUEIN1</td><td>input</td><td>TCELL17:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>AXI1_ARUSER_10_0_NIB6_26_16_CLB2PHY_IODELAY_CNTVALUEIN10</td><td>input</td><td>TCELL17:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>AXI1_ARUSER_10_0_NIB6_26_16_CLB2PHY_IODELAY_CNTVALUEIN2</td><td>input</td><td>TCELL17:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>AXI1_ARUSER_10_0_NIB6_26_16_CLB2PHY_IODELAY_CNTVALUEIN3</td><td>input</td><td>TCELL17:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>AXI1_ARUSER_10_0_NIB6_26_16_CLB2PHY_IODELAY_CNTVALUEIN4</td><td>input</td><td>TCELL17:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>AXI1_ARUSER_10_0_NIB6_26_16_CLB2PHY_IODELAY_CNTVALUEIN5</td><td>input</td><td>TCELL17:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>AXI1_ARUSER_10_0_NIB6_26_16_CLB2PHY_IODELAY_CNTVALUEIN6</td><td>input</td><td>TCELL17:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>AXI1_ARUSER_10_0_NIB6_26_16_CLB2PHY_IODELAY_CNTVALUEIN7</td><td>input</td><td>TCELL17:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>AXI1_ARUSER_10_0_NIB6_26_16_CLB2PHY_IODELAY_CNTVALUEIN8</td><td>input</td><td>TCELL17:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>AXI1_ARUSER_10_0_NIB6_26_16_CLB2PHY_IODELAY_CNTVALUEIN9</td><td>input</td><td>TCELL17:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>AXI1_AWADDR_10_NIB6_CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL16:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>AXI1_AWADDR_14_11_NIB7_CLB2PHY_WREN0</td><td>input</td><td>TCELL14:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>AXI1_AWADDR_14_11_NIB7_CLB2PHY_WREN1</td><td>input</td><td>TCELL14:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>AXI1_AWADDR_14_11_NIB7_CLB2PHY_WREN2</td><td>input</td><td>TCELL13:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>AXI1_AWADDR_14_11_NIB7_CLB2PHY_WREN3</td><td>input</td><td>TCELL13:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>AXI1_AWADDR_20_15_NIB7_CLB2PHY_T_TXBIT0</td><td>input</td><td>TCELL14:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>AXI1_AWADDR_20_15_NIB7_CLB2PHY_T_TXBIT1</td><td>input</td><td>TCELL14:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>AXI1_AWADDR_20_15_NIB7_CLB2PHY_T_TXBIT2</td><td>input</td><td>TCELL14:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>AXI1_AWADDR_20_15_NIB7_CLB2PHY_T_TXBIT3</td><td>input</td><td>TCELL14:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>AXI1_AWADDR_20_15_NIB7_CLB2PHY_T_TXBIT4</td><td>input</td><td>TCELL14:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>AXI1_AWADDR_20_15_NIB7_CLB2PHY_T_TXBIT5</td><td>input</td><td>TCELL14:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>AXI1_AWADDR_21_NIB7_CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL14:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>AXI1_AWADDR_25_22_NIB8_CLB2PHY_WREN0</td><td>input</td><td>TCELL5:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>AXI1_AWADDR_25_22_NIB8_CLB2PHY_WREN1</td><td>input</td><td>TCELL5:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>AXI1_AWADDR_25_22_NIB8_CLB2PHY_WREN2</td><td>input</td><td>TCELL5:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>AXI1_AWADDR_25_22_NIB8_CLB2PHY_WREN3</td><td>input</td><td>TCELL5:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>AXI1_AWADDR_31_26_NIB8_CLB2PHY_T_TXBIT0</td><td>input</td><td>TCELL5:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>AXI1_AWADDR_31_26_NIB8_CLB2PHY_T_TXBIT1</td><td>input</td><td>TCELL5:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>AXI1_AWADDR_31_26_NIB8_CLB2PHY_T_TXBIT2</td><td>input</td><td>TCELL5:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>AXI1_AWADDR_31_26_NIB8_CLB2PHY_T_TXBIT3</td><td>input</td><td>TCELL5:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>AXI1_AWADDR_31_26_NIB8_CLB2PHY_T_TXBIT4</td><td>input</td><td>TCELL5:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>AXI1_AWADDR_31_26_NIB8_CLB2PHY_T_TXBIT5</td><td>input</td><td>TCELL5:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>AXI1_AWADDR_32_NIB8_CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL5:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>AXI1_AWADDR_36_33_NIB9_CLB2PHY_WREN0</td><td>input</td><td>TCELL2:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>AXI1_AWADDR_36_33_NIB9_CLB2PHY_WREN1</td><td>input</td><td>TCELL2:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>AXI1_AWADDR_36_33_NIB9_CLB2PHY_WREN2</td><td>input</td><td>TCELL2:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>AXI1_AWADDR_36_33_NIB9_CLB2PHY_WREN3</td><td>input</td><td>TCELL2:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>AXI1_AWADDR_3_0_NIB6_CLB2PHY_WREN0</td><td>input</td><td>TCELL16:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>AXI1_AWADDR_3_0_NIB6_CLB2PHY_WREN1</td><td>input</td><td>TCELL16:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>AXI1_AWADDR_3_0_NIB6_CLB2PHY_WREN2</td><td>input</td><td>TCELL16:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>AXI1_AWADDR_3_0_NIB6_CLB2PHY_WREN3</td><td>input</td><td>TCELL16:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>AXI1_AWADDR_42_37_NIB9_CLB2PHY_T_TXBIT0</td><td>input</td><td>TCELL2:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>AXI1_AWADDR_42_37_NIB9_CLB2PHY_T_TXBIT1</td><td>input</td><td>TCELL2:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>AXI1_AWADDR_42_37_NIB9_CLB2PHY_T_TXBIT2</td><td>input</td><td>TCELL2:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>AXI1_AWADDR_42_37_NIB9_CLB2PHY_T_TXBIT3</td><td>input</td><td>TCELL2:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>AXI1_AWADDR_42_37_NIB9_CLB2PHY_T_TXBIT4</td><td>input</td><td>TCELL2:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>AXI1_AWADDR_42_37_NIB9_CLB2PHY_T_TXBIT5</td><td>input</td><td>TCELL2:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>AXI1_AWADDR_43_NIB9_CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL2:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>AXI1_AWADDR_9_4_NIB6_CLB2PHY_T_TXBIT0</td><td>input</td><td>TCELL16:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>AXI1_AWADDR_9_4_NIB6_CLB2PHY_T_TXBIT1</td><td>input</td><td>TCELL16:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>AXI1_AWADDR_9_4_NIB6_CLB2PHY_T_TXBIT2</td><td>input</td><td>TCELL16:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>AXI1_AWADDR_9_4_NIB6_CLB2PHY_T_TXBIT3</td><td>input</td><td>TCELL16:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>AXI1_AWADDR_9_4_NIB6_CLB2PHY_T_TXBIT4</td><td>input</td><td>TCELL16:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>AXI1_AWADDR_9_4_NIB6_CLB2PHY_T_TXBIT5</td><td>input</td><td>TCELL16:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>AXI1_AWID_7_0_NIB6_34_27_CLB2PHY_IODELAY_CNTVALUEIN0</td><td>input</td><td>TCELL17:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>AXI1_AWID_7_0_NIB6_34_27_CLB2PHY_IODELAY_CNTVALUEIN1</td><td>input</td><td>TCELL17:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>AXI1_AWID_7_0_NIB6_34_27_CLB2PHY_IODELAY_CNTVALUEIN2</td><td>input</td><td>TCELL17:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>AXI1_AWID_7_0_NIB6_34_27_CLB2PHY_IODELAY_CNTVALUEIN3</td><td>input</td><td>TCELL17:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>AXI1_AWID_7_0_NIB6_34_27_CLB2PHY_IODELAY_CNTVALUEIN4</td><td>input</td><td>TCELL17:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>AXI1_AWID_7_0_NIB6_34_27_CLB2PHY_IODELAY_CNTVALUEIN5</td><td>input</td><td>TCELL17:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>AXI1_AWID_7_0_NIB6_34_27_CLB2PHY_IODELAY_CNTVALUEIN6</td><td>input</td><td>TCELL17:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>AXI1_AWID_7_0_NIB6_34_27_CLB2PHY_IODELAY_CNTVALUEIN7</td><td>input</td><td>TCELL17:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>AXI1_AWLEN_7_0_NIB6_42_35_CLB2PHY_IODELAY_CNTVALUEIN0</td><td>input</td><td>TCELL17:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>AXI1_AWLEN_7_0_NIB6_42_35_CLB2PHY_IODELAY_CNTVALUEIN1</td><td>input</td><td>TCELL17:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>AXI1_AWLEN_7_0_NIB6_42_35_CLB2PHY_IODELAY_CNTVALUEIN2</td><td>input</td><td>TCELL17:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>AXI1_AWLEN_7_0_NIB6_42_35_CLB2PHY_IODELAY_CNTVALUEIN3</td><td>input</td><td>TCELL17:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>AXI1_AWLEN_7_0_NIB6_42_35_CLB2PHY_IODELAY_CNTVALUEIN4</td><td>input</td><td>TCELL17:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>AXI1_AWLEN_7_0_NIB6_42_35_CLB2PHY_IODELAY_CNTVALUEIN5</td><td>input</td><td>TCELL17:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>AXI1_AWLEN_7_0_NIB6_42_35_CLB2PHY_IODELAY_CNTVALUEIN6</td><td>input</td><td>TCELL17:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>AXI1_AWLEN_7_0_NIB6_42_35_CLB2PHY_IODELAY_CNTVALUEIN7</td><td>input</td><td>TCELL17:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>AXI1_AWUSER_10_0_NIB6_53_43_CLB2PHY_IODELAY_CNTVALUEIN0</td><td>input</td><td>TCELL17:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>AXI1_AWUSER_10_0_NIB6_53_43_CLB2PHY_IODELAY_CNTVALUEIN1</td><td>input</td><td>TCELL17:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>AXI1_AWUSER_10_0_NIB6_53_43_CLB2PHY_IODELAY_CNTVALUEIN10</td><td>input</td><td>TCELL17:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>AXI1_AWUSER_10_0_NIB6_53_43_CLB2PHY_IODELAY_CNTVALUEIN2</td><td>input</td><td>TCELL17:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>AXI1_AWUSER_10_0_NIB6_53_43_CLB2PHY_IODELAY_CNTVALUEIN3</td><td>input</td><td>TCELL17:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>AXI1_AWUSER_10_0_NIB6_53_43_CLB2PHY_IODELAY_CNTVALUEIN4</td><td>input</td><td>TCELL17:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>AXI1_AWUSER_10_0_NIB6_53_43_CLB2PHY_IODELAY_CNTVALUEIN5</td><td>input</td><td>TCELL17:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>AXI1_AWUSER_10_0_NIB6_53_43_CLB2PHY_IODELAY_CNTVALUEIN6</td><td>input</td><td>TCELL17:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>AXI1_AWUSER_10_0_NIB6_53_43_CLB2PHY_IODELAY_CNTVALUEIN7</td><td>input</td><td>TCELL17:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>AXI1_AWUSER_10_0_NIB6_53_43_CLB2PHY_IODELAY_CNTVALUEIN8</td><td>input</td><td>TCELL17:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>AXI1_AWUSER_10_0_NIB6_53_43_CLB2PHY_IODELAY_CNTVALUEIN9</td><td>input</td><td>TCELL17:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>AXI1_RDATA_103_96_NIB7_PHY2CLB_RD_DQ2_0</td><td>output</td><td>TCELL10:OUT.9.TMIN</td></tr>

<tr><td>AXI1_RDATA_103_96_NIB7_PHY2CLB_RD_DQ2_1</td><td>output</td><td>TCELL10:OUT.8.TMIN</td></tr>

<tr><td>AXI1_RDATA_103_96_NIB7_PHY2CLB_RD_DQ2_2</td><td>output</td><td>TCELL10:OUT.10.TMIN</td></tr>

<tr><td>AXI1_RDATA_103_96_NIB7_PHY2CLB_RD_DQ2_3</td><td>output</td><td>TCELL10:OUT.7.TMIN</td></tr>

<tr><td>AXI1_RDATA_103_96_NIB7_PHY2CLB_RD_DQ2_4</td><td>output</td><td>TCELL10:OUT.11.TMIN</td></tr>

<tr><td>AXI1_RDATA_103_96_NIB7_PHY2CLB_RD_DQ2_5</td><td>output</td><td>TCELL10:OUT.6.TMIN</td></tr>

<tr><td>AXI1_RDATA_103_96_NIB7_PHY2CLB_RD_DQ2_6</td><td>output</td><td>TCELL10:OUT.12.TMIN</td></tr>

<tr><td>AXI1_RDATA_103_96_NIB7_PHY2CLB_RD_DQ2_7</td><td>output</td><td>TCELL10:OUT.5.TMIN</td></tr>

<tr><td>AXI1_RDATA_111_104_NIB7_PHY2CLB_RD_DQ3_0</td><td>output</td><td>TCELL10:OUT.17.TMIN</td></tr>

<tr><td>AXI1_RDATA_111_104_NIB7_PHY2CLB_RD_DQ3_1</td><td>output</td><td>TCELL10:OUT.16.TMIN</td></tr>

<tr><td>AXI1_RDATA_111_104_NIB7_PHY2CLB_RD_DQ3_2</td><td>output</td><td>TCELL10:OUT.18.TMIN</td></tr>

<tr><td>AXI1_RDATA_111_104_NIB7_PHY2CLB_RD_DQ3_3</td><td>output</td><td>TCELL10:OUT.15.TMIN</td></tr>

<tr><td>AXI1_RDATA_111_104_NIB7_PHY2CLB_RD_DQ3_4</td><td>output</td><td>TCELL10:OUT.19.TMIN</td></tr>

<tr><td>AXI1_RDATA_111_104_NIB7_PHY2CLB_RD_DQ3_5</td><td>output</td><td>TCELL10:OUT.14.TMIN</td></tr>

<tr><td>AXI1_RDATA_111_104_NIB7_PHY2CLB_RD_DQ3_6</td><td>output</td><td>TCELL10:OUT.20.TMIN</td></tr>

<tr><td>AXI1_RDATA_111_104_NIB7_PHY2CLB_RD_DQ3_7</td><td>output</td><td>TCELL10:OUT.13.TMIN</td></tr>

<tr><td>AXI1_RDATA_119_112_NIB7_PHY2CLB_RD_DQ4_0</td><td>output</td><td>TCELL10:OUT.25.TMIN</td></tr>

<tr><td>AXI1_RDATA_119_112_NIB7_PHY2CLB_RD_DQ4_1</td><td>output</td><td>TCELL10:OUT.24.TMIN</td></tr>

<tr><td>AXI1_RDATA_119_112_NIB7_PHY2CLB_RD_DQ4_2</td><td>output</td><td>TCELL10:OUT.26.TMIN</td></tr>

<tr><td>AXI1_RDATA_119_112_NIB7_PHY2CLB_RD_DQ4_3</td><td>output</td><td>TCELL10:OUT.23.TMIN</td></tr>

<tr><td>AXI1_RDATA_119_112_NIB7_PHY2CLB_RD_DQ4_4</td><td>output</td><td>TCELL10:OUT.27.TMIN</td></tr>

<tr><td>AXI1_RDATA_119_112_NIB7_PHY2CLB_RD_DQ4_5</td><td>output</td><td>TCELL10:OUT.22.TMIN</td></tr>

<tr><td>AXI1_RDATA_119_112_NIB7_PHY2CLB_RD_DQ4_6</td><td>output</td><td>TCELL10:OUT.28.TMIN</td></tr>

<tr><td>AXI1_RDATA_119_112_NIB7_PHY2CLB_RD_DQ4_7</td><td>output</td><td>TCELL10:OUT.21.TMIN</td></tr>

<tr><td>AXI1_RDATA_127_120_NIB7_PHY2CLB_RD_DQ5_0</td><td>output</td><td>TCELL11:OUT.4.TMIN</td></tr>

<tr><td>AXI1_RDATA_127_120_NIB7_PHY2CLB_RD_DQ5_1</td><td>output</td><td>TCELL11:OUT.3.TMIN</td></tr>

<tr><td>AXI1_RDATA_127_120_NIB7_PHY2CLB_RD_DQ5_2</td><td>output</td><td>TCELL11:OUT.5.TMIN</td></tr>

<tr><td>AXI1_RDATA_127_120_NIB7_PHY2CLB_RD_DQ5_3</td><td>output</td><td>TCELL10:OUT.31.TMIN</td></tr>

<tr><td>AXI1_RDATA_127_120_NIB7_PHY2CLB_RD_DQ5_4</td><td>output</td><td>TCELL11:OUT.6.TMIN</td></tr>

<tr><td>AXI1_RDATA_127_120_NIB7_PHY2CLB_RD_DQ5_5</td><td>output</td><td>TCELL10:OUT.30.TMIN</td></tr>

<tr><td>AXI1_RDATA_127_120_NIB7_PHY2CLB_RD_DQ5_6</td><td>output</td><td>TCELL11:OUT.7.TMIN</td></tr>

<tr><td>AXI1_RDATA_127_120_NIB7_PHY2CLB_RD_DQ5_7</td><td>output</td><td>TCELL10:OUT.29.TMIN</td></tr>

<tr><td>AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA0</td><td>output</td><td>TCELL7:OUT.27.TMIN</td></tr>

<tr><td>AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA1</td><td>output</td><td>TCELL7:OUT.26.TMIN</td></tr>

<tr><td>AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA10</td><td>output</td><td>TCELL7:OUT.17.TMIN</td></tr>

<tr><td>AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA11</td><td>output</td><td>TCELL7:OUT.16.TMIN</td></tr>

<tr><td>AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA12</td><td>output</td><td>TCELL7:OUT.15.TMIN</td></tr>

<tr><td>AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA13</td><td>output</td><td>TCELL7:OUT.14.TMIN</td></tr>

<tr><td>AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA14</td><td>output</td><td>TCELL7:OUT.13.TMIN</td></tr>

<tr><td>AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA15</td><td>output</td><td>TCELL7:OUT.12.TMIN</td></tr>

<tr><td>AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA2</td><td>output</td><td>TCELL7:OUT.25.TMIN</td></tr>

<tr><td>AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA3</td><td>output</td><td>TCELL7:OUT.24.TMIN</td></tr>

<tr><td>AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA4</td><td>output</td><td>TCELL7:OUT.23.TMIN</td></tr>

<tr><td>AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA5</td><td>output</td><td>TCELL7:OUT.22.TMIN</td></tr>

<tr><td>AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA6</td><td>output</td><td>TCELL7:OUT.21.TMIN</td></tr>

<tr><td>AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA7</td><td>output</td><td>TCELL7:OUT.20.TMIN</td></tr>

<tr><td>AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA8</td><td>output</td><td>TCELL7:OUT.19.TMIN</td></tr>

<tr><td>AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA9</td><td>output</td><td>TCELL7:OUT.18.TMIN</td></tr>

<tr><td>AXI1_RDATA_151_144_NIB8_PHY2CLB_RD_DQ0_0</td><td>output</td><td>TCELL9:OUT.13.TMIN</td></tr>

<tr><td>AXI1_RDATA_151_144_NIB8_PHY2CLB_RD_DQ0_1</td><td>output</td><td>TCELL9:OUT.14.TMIN</td></tr>

<tr><td>AXI1_RDATA_151_144_NIB8_PHY2CLB_RD_DQ0_2</td><td>output</td><td>TCELL9:OUT.12.TMIN</td></tr>

<tr><td>AXI1_RDATA_151_144_NIB8_PHY2CLB_RD_DQ0_3</td><td>output</td><td>TCELL9:OUT.15.TMIN</td></tr>

<tr><td>AXI1_RDATA_151_144_NIB8_PHY2CLB_RD_DQ0_4</td><td>output</td><td>TCELL9:OUT.11.TMIN</td></tr>

<tr><td>AXI1_RDATA_151_144_NIB8_PHY2CLB_RD_DQ0_5</td><td>output</td><td>TCELL9:OUT.16.TMIN</td></tr>

<tr><td>AXI1_RDATA_151_144_NIB8_PHY2CLB_RD_DQ0_6</td><td>output</td><td>TCELL9:OUT.10.TMIN</td></tr>

<tr><td>AXI1_RDATA_151_144_NIB8_PHY2CLB_RD_DQ0_7</td><td>output</td><td>TCELL9:OUT.17.TMIN</td></tr>

<tr><td>AXI1_RDATA_159_152_NIB8_PHY2CLB_RD_DQ1_0</td><td>output</td><td>TCELL9:OUT.5.TMIN</td></tr>

<tr><td>AXI1_RDATA_159_152_NIB8_PHY2CLB_RD_DQ1_1</td><td>output</td><td>TCELL9:OUT.6.TMIN</td></tr>

<tr><td>AXI1_RDATA_159_152_NIB8_PHY2CLB_RD_DQ1_2</td><td>output</td><td>TCELL9:OUT.4.TMIN</td></tr>

<tr><td>AXI1_RDATA_159_152_NIB8_PHY2CLB_RD_DQ1_3</td><td>output</td><td>TCELL9:OUT.7.TMIN</td></tr>

<tr><td>AXI1_RDATA_159_152_NIB8_PHY2CLB_RD_DQ1_4</td><td>output</td><td>TCELL9:OUT.3.TMIN</td></tr>

<tr><td>AXI1_RDATA_159_152_NIB8_PHY2CLB_RD_DQ1_5</td><td>output</td><td>TCELL9:OUT.8.TMIN</td></tr>

<tr><td>AXI1_RDATA_159_152_NIB8_PHY2CLB_RD_DQ1_6</td><td>output</td><td>TCELL8:OUT.31.TMIN</td></tr>

<tr><td>AXI1_RDATA_159_152_NIB8_PHY2CLB_RD_DQ1_7</td><td>output</td><td>TCELL9:OUT.9.TMIN</td></tr>

<tr><td>AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA0</td><td>output</td><td>TCELL19:OUT.19.TMIN</td></tr>

<tr><td>AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA1</td><td>output</td><td>TCELL19:OUT.18.TMIN</td></tr>

<tr><td>AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA10</td><td>output</td><td>TCELL19:OUT.9.TMIN</td></tr>

<tr><td>AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA11</td><td>output</td><td>TCELL19:OUT.8.TMIN</td></tr>

<tr><td>AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA12</td><td>output</td><td>TCELL19:OUT.7.TMIN</td></tr>

<tr><td>AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA13</td><td>output</td><td>TCELL19:OUT.6.TMIN</td></tr>

<tr><td>AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA14</td><td>output</td><td>TCELL19:OUT.5.TMIN</td></tr>

<tr><td>AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA15</td><td>output</td><td>TCELL19:OUT.4.TMIN</td></tr>

<tr><td>AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA2</td><td>output</td><td>TCELL19:OUT.17.TMIN</td></tr>

<tr><td>AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA3</td><td>output</td><td>TCELL19:OUT.16.TMIN</td></tr>

<tr><td>AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA4</td><td>output</td><td>TCELL19:OUT.15.TMIN</td></tr>

<tr><td>AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA5</td><td>output</td><td>TCELL19:OUT.14.TMIN</td></tr>

<tr><td>AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA6</td><td>output</td><td>TCELL19:OUT.13.TMIN</td></tr>

<tr><td>AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA7</td><td>output</td><td>TCELL19:OUT.12.TMIN</td></tr>

<tr><td>AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA8</td><td>output</td><td>TCELL19:OUT.11.TMIN</td></tr>

<tr><td>AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA9</td><td>output</td><td>TCELL19:OUT.10.TMIN</td></tr>

<tr><td>AXI1_RDATA_167_160_NIB8_PHY2CLB_RD_DQ2_0</td><td>output</td><td>TCELL8:OUT.26.TMIN</td></tr>

<tr><td>AXI1_RDATA_167_160_NIB8_PHY2CLB_RD_DQ2_1</td><td>output</td><td>TCELL8:OUT.27.TMIN</td></tr>

<tr><td>AXI1_RDATA_167_160_NIB8_PHY2CLB_RD_DQ2_2</td><td>output</td><td>TCELL8:OUT.25.TMIN</td></tr>

<tr><td>AXI1_RDATA_167_160_NIB8_PHY2CLB_RD_DQ2_3</td><td>output</td><td>TCELL8:OUT.28.TMIN</td></tr>

<tr><td>AXI1_RDATA_167_160_NIB8_PHY2CLB_RD_DQ2_4</td><td>output</td><td>TCELL8:OUT.24.TMIN</td></tr>

<tr><td>AXI1_RDATA_167_160_NIB8_PHY2CLB_RD_DQ2_5</td><td>output</td><td>TCELL8:OUT.29.TMIN</td></tr>

<tr><td>AXI1_RDATA_167_160_NIB8_PHY2CLB_RD_DQ2_6</td><td>output</td><td>TCELL8:OUT.23.TMIN</td></tr>

<tr><td>AXI1_RDATA_167_160_NIB8_PHY2CLB_RD_DQ2_7</td><td>output</td><td>TCELL8:OUT.30.TMIN</td></tr>

<tr><td>AXI1_RDATA_175_168_NIB8_PHY2CLB_RD_DQ3_0</td><td>output</td><td>TCELL8:OUT.18.TMIN</td></tr>

<tr><td>AXI1_RDATA_175_168_NIB8_PHY2CLB_RD_DQ3_1</td><td>output</td><td>TCELL8:OUT.19.TMIN</td></tr>

<tr><td>AXI1_RDATA_175_168_NIB8_PHY2CLB_RD_DQ3_2</td><td>output</td><td>TCELL8:OUT.17.TMIN</td></tr>

<tr><td>AXI1_RDATA_175_168_NIB8_PHY2CLB_RD_DQ3_3</td><td>output</td><td>TCELL8:OUT.20.TMIN</td></tr>

<tr><td>AXI1_RDATA_175_168_NIB8_PHY2CLB_RD_DQ3_4</td><td>output</td><td>TCELL8:OUT.16.TMIN</td></tr>

<tr><td>AXI1_RDATA_175_168_NIB8_PHY2CLB_RD_DQ3_5</td><td>output</td><td>TCELL8:OUT.21.TMIN</td></tr>

<tr><td>AXI1_RDATA_175_168_NIB8_PHY2CLB_RD_DQ3_6</td><td>output</td><td>TCELL8:OUT.15.TMIN</td></tr>

<tr><td>AXI1_RDATA_175_168_NIB8_PHY2CLB_RD_DQ3_7</td><td>output</td><td>TCELL8:OUT.22.TMIN</td></tr>

<tr><td>AXI1_RDATA_183_176_NIB8_PHY2CLB_RD_DQ4_0</td><td>output</td><td>TCELL8:OUT.10.TMIN</td></tr>

<tr><td>AXI1_RDATA_183_176_NIB8_PHY2CLB_RD_DQ4_1</td><td>output</td><td>TCELL8:OUT.11.TMIN</td></tr>

<tr><td>AXI1_RDATA_183_176_NIB8_PHY2CLB_RD_DQ4_2</td><td>output</td><td>TCELL8:OUT.9.TMIN</td></tr>

<tr><td>AXI1_RDATA_183_176_NIB8_PHY2CLB_RD_DQ4_3</td><td>output</td><td>TCELL8:OUT.12.TMIN</td></tr>

<tr><td>AXI1_RDATA_183_176_NIB8_PHY2CLB_RD_DQ4_4</td><td>output</td><td>TCELL8:OUT.8.TMIN</td></tr>

<tr><td>AXI1_RDATA_183_176_NIB8_PHY2CLB_RD_DQ4_5</td><td>output</td><td>TCELL8:OUT.13.TMIN</td></tr>

<tr><td>AXI1_RDATA_183_176_NIB8_PHY2CLB_RD_DQ4_6</td><td>output</td><td>TCELL8:OUT.7.TMIN</td></tr>

<tr><td>AXI1_RDATA_183_176_NIB8_PHY2CLB_RD_DQ4_7</td><td>output</td><td>TCELL8:OUT.14.TMIN</td></tr>

<tr><td>AXI1_RDATA_191_184_NIB8_PHY2CLB_RD_DQ5_0</td><td>output</td><td>TCELL7:OUT.31.TMIN</td></tr>

<tr><td>AXI1_RDATA_191_184_NIB8_PHY2CLB_RD_DQ5_1</td><td>output</td><td>TCELL8:OUT.3.TMIN</td></tr>

<tr><td>AXI1_RDATA_191_184_NIB8_PHY2CLB_RD_DQ5_2</td><td>output</td><td>TCELL7:OUT.30.TMIN</td></tr>

<tr><td>AXI1_RDATA_191_184_NIB8_PHY2CLB_RD_DQ5_3</td><td>output</td><td>TCELL8:OUT.4.TMIN</td></tr>

<tr><td>AXI1_RDATA_191_184_NIB8_PHY2CLB_RD_DQ5_4</td><td>output</td><td>TCELL7:OUT.29.TMIN</td></tr>

<tr><td>AXI1_RDATA_191_184_NIB8_PHY2CLB_RD_DQ5_5</td><td>output</td><td>TCELL8:OUT.5.TMIN</td></tr>

<tr><td>AXI1_RDATA_191_184_NIB8_PHY2CLB_RD_DQ5_6</td><td>output</td><td>TCELL7:OUT.28.TMIN</td></tr>

<tr><td>AXI1_RDATA_191_184_NIB8_PHY2CLB_RD_DQ5_7</td><td>output</td><td>TCELL8:OUT.6.TMIN</td></tr>

<tr><td>AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA0</td><td>output</td><td>TCELL4:OUT.26.TMIN</td></tr>

<tr><td>AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA1</td><td>output</td><td>TCELL4:OUT.25.TMIN</td></tr>

<tr><td>AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA10</td><td>output</td><td>TCELL4:OUT.16.TMIN</td></tr>

<tr><td>AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA11</td><td>output</td><td>TCELL4:OUT.15.TMIN</td></tr>

<tr><td>AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA12</td><td>output</td><td>TCELL4:OUT.14.TMIN</td></tr>

<tr><td>AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA13</td><td>output</td><td>TCELL4:OUT.13.TMIN</td></tr>

<tr><td>AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA14</td><td>output</td><td>TCELL4:OUT.12.TMIN</td></tr>

<tr><td>AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA15</td><td>output</td><td>TCELL4:OUT.11.TMIN</td></tr>

<tr><td>AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA2</td><td>output</td><td>TCELL4:OUT.24.TMIN</td></tr>

<tr><td>AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA3</td><td>output</td><td>TCELL4:OUT.23.TMIN</td></tr>

<tr><td>AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA4</td><td>output</td><td>TCELL4:OUT.22.TMIN</td></tr>

<tr><td>AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA5</td><td>output</td><td>TCELL4:OUT.21.TMIN</td></tr>

<tr><td>AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA6</td><td>output</td><td>TCELL4:OUT.20.TMIN</td></tr>

<tr><td>AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA7</td><td>output</td><td>TCELL4:OUT.19.TMIN</td></tr>

<tr><td>AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA8</td><td>output</td><td>TCELL4:OUT.18.TMIN</td></tr>

<tr><td>AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA9</td><td>output</td><td>TCELL4:OUT.17.TMIN</td></tr>

<tr><td>AXI1_RDATA_215_208_NIB9_PHY2CLB_RD_DQ0_0</td><td>output</td><td>TCELL0:OUT.15.TMIN</td></tr>

<tr><td>AXI1_RDATA_215_208_NIB9_PHY2CLB_RD_DQ0_1</td><td>output</td><td>TCELL0:OUT.14.TMIN</td></tr>

<tr><td>AXI1_RDATA_215_208_NIB9_PHY2CLB_RD_DQ0_2</td><td>output</td><td>TCELL0:OUT.16.TMIN</td></tr>

<tr><td>AXI1_RDATA_215_208_NIB9_PHY2CLB_RD_DQ0_3</td><td>output</td><td>TCELL0:OUT.13.TMIN</td></tr>

<tr><td>AXI1_RDATA_215_208_NIB9_PHY2CLB_RD_DQ0_4</td><td>output</td><td>TCELL0:OUT.17.TMIN</td></tr>

<tr><td>AXI1_RDATA_215_208_NIB9_PHY2CLB_RD_DQ0_5</td><td>output</td><td>TCELL0:OUT.12.TMIN</td></tr>

<tr><td>AXI1_RDATA_215_208_NIB9_PHY2CLB_RD_DQ0_6</td><td>output</td><td>TCELL0:OUT.18.TMIN</td></tr>

<tr><td>AXI1_RDATA_215_208_NIB9_PHY2CLB_RD_DQ0_7</td><td>output</td><td>TCELL0:OUT.11.TMIN</td></tr>

<tr><td>AXI1_RDATA_223_216_NIB9_PHY2CLB_RD_DQ1_0</td><td>output</td><td>TCELL0:OUT.23.TMIN</td></tr>

<tr><td>AXI1_RDATA_223_216_NIB9_PHY2CLB_RD_DQ1_1</td><td>output</td><td>TCELL0:OUT.22.TMIN</td></tr>

<tr><td>AXI1_RDATA_223_216_NIB9_PHY2CLB_RD_DQ1_2</td><td>output</td><td>TCELL0:OUT.24.TMIN</td></tr>

<tr><td>AXI1_RDATA_223_216_NIB9_PHY2CLB_RD_DQ1_3</td><td>output</td><td>TCELL0:OUT.21.TMIN</td></tr>

<tr><td>AXI1_RDATA_223_216_NIB9_PHY2CLB_RD_DQ1_4</td><td>output</td><td>TCELL0:OUT.25.TMIN</td></tr>

<tr><td>AXI1_RDATA_223_216_NIB9_PHY2CLB_RD_DQ1_5</td><td>output</td><td>TCELL0:OUT.20.TMIN</td></tr>

<tr><td>AXI1_RDATA_223_216_NIB9_PHY2CLB_RD_DQ1_6</td><td>output</td><td>TCELL0:OUT.26.TMIN</td></tr>

<tr><td>AXI1_RDATA_223_216_NIB9_PHY2CLB_RD_DQ1_7</td><td>output</td><td>TCELL0:OUT.19.TMIN</td></tr>

<tr><td>AXI1_RDATA_231_224_NIB9_PHY2CLB_RD_DQ2_0</td><td>output</td><td>TCELL0:OUT.31.TMIN</td></tr>

<tr><td>AXI1_RDATA_231_224_NIB9_PHY2CLB_RD_DQ2_1</td><td>output</td><td>TCELL0:OUT.30.TMIN</td></tr>

<tr><td>AXI1_RDATA_231_224_NIB9_PHY2CLB_RD_DQ2_2</td><td>output</td><td>TCELL1:OUT.0.TMIN</td></tr>

<tr><td>AXI1_RDATA_231_224_NIB9_PHY2CLB_RD_DQ2_3</td><td>output</td><td>TCELL0:OUT.29.TMIN</td></tr>

<tr><td>AXI1_RDATA_231_224_NIB9_PHY2CLB_RD_DQ2_4</td><td>output</td><td>TCELL1:OUT.1.TMIN</td></tr>

<tr><td>AXI1_RDATA_231_224_NIB9_PHY2CLB_RD_DQ2_5</td><td>output</td><td>TCELL0:OUT.28.TMIN</td></tr>

<tr><td>AXI1_RDATA_231_224_NIB9_PHY2CLB_RD_DQ2_6</td><td>output</td><td>TCELL1:OUT.2.TMIN</td></tr>

<tr><td>AXI1_RDATA_231_224_NIB9_PHY2CLB_RD_DQ2_7</td><td>output</td><td>TCELL0:OUT.27.TMIN</td></tr>

<tr><td>AXI1_RDATA_239_232_NIB9_PHY2CLB_RD_DQ3_0</td><td>output</td><td>TCELL1:OUT.7.TMIN</td></tr>

<tr><td>AXI1_RDATA_239_232_NIB9_PHY2CLB_RD_DQ3_1</td><td>output</td><td>TCELL1:OUT.6.TMIN</td></tr>

<tr><td>AXI1_RDATA_239_232_NIB9_PHY2CLB_RD_DQ3_2</td><td>output</td><td>TCELL1:OUT.8.TMIN</td></tr>

<tr><td>AXI1_RDATA_239_232_NIB9_PHY2CLB_RD_DQ3_3</td><td>output</td><td>TCELL1:OUT.5.TMIN</td></tr>

<tr><td>AXI1_RDATA_239_232_NIB9_PHY2CLB_RD_DQ3_4</td><td>output</td><td>TCELL1:OUT.9.TMIN</td></tr>

<tr><td>AXI1_RDATA_239_232_NIB9_PHY2CLB_RD_DQ3_5</td><td>output</td><td>TCELL1:OUT.4.TMIN</td></tr>

<tr><td>AXI1_RDATA_239_232_NIB9_PHY2CLB_RD_DQ3_6</td><td>output</td><td>TCELL1:OUT.10.TMIN</td></tr>

<tr><td>AXI1_RDATA_239_232_NIB9_PHY2CLB_RD_DQ3_7</td><td>output</td><td>TCELL1:OUT.3.TMIN</td></tr>

<tr><td>AXI1_RDATA_23_16_NIB6_PHY2CLB_RD_DQ0_0</td><td>output</td><td>TCELL21:OUT.15.TMIN</td></tr>

<tr><td>AXI1_RDATA_23_16_NIB6_PHY2CLB_RD_DQ0_1</td><td>output</td><td>TCELL21:OUT.16.TMIN</td></tr>

<tr><td>AXI1_RDATA_23_16_NIB6_PHY2CLB_RD_DQ0_2</td><td>output</td><td>TCELL21:OUT.14.TMIN</td></tr>

<tr><td>AXI1_RDATA_23_16_NIB6_PHY2CLB_RD_DQ0_3</td><td>output</td><td>TCELL21:OUT.17.TMIN</td></tr>

<tr><td>AXI1_RDATA_23_16_NIB6_PHY2CLB_RD_DQ0_4</td><td>output</td><td>TCELL21:OUT.13.TMIN</td></tr>

<tr><td>AXI1_RDATA_23_16_NIB6_PHY2CLB_RD_DQ0_5</td><td>output</td><td>TCELL21:OUT.18.TMIN</td></tr>

<tr><td>AXI1_RDATA_23_16_NIB6_PHY2CLB_RD_DQ0_6</td><td>output</td><td>TCELL21:OUT.12.TMIN</td></tr>

<tr><td>AXI1_RDATA_23_16_NIB6_PHY2CLB_RD_DQ0_7</td><td>output</td><td>TCELL21:OUT.19.TMIN</td></tr>

<tr><td>AXI1_RDATA_247_240_NIB9_PHY2CLB_RD_DQ4_0</td><td>output</td><td>TCELL1:OUT.15.TMIN</td></tr>

<tr><td>AXI1_RDATA_247_240_NIB9_PHY2CLB_RD_DQ4_1</td><td>output</td><td>TCELL1:OUT.14.TMIN</td></tr>

<tr><td>AXI1_RDATA_247_240_NIB9_PHY2CLB_RD_DQ4_2</td><td>output</td><td>TCELL1:OUT.16.TMIN</td></tr>

<tr><td>AXI1_RDATA_247_240_NIB9_PHY2CLB_RD_DQ4_3</td><td>output</td><td>TCELL1:OUT.13.TMIN</td></tr>

<tr><td>AXI1_RDATA_247_240_NIB9_PHY2CLB_RD_DQ4_4</td><td>output</td><td>TCELL1:OUT.17.TMIN</td></tr>

<tr><td>AXI1_RDATA_247_240_NIB9_PHY2CLB_RD_DQ4_5</td><td>output</td><td>TCELL1:OUT.12.TMIN</td></tr>

<tr><td>AXI1_RDATA_247_240_NIB9_PHY2CLB_RD_DQ4_6</td><td>output</td><td>TCELL1:OUT.18.TMIN</td></tr>

<tr><td>AXI1_RDATA_247_240_NIB9_PHY2CLB_RD_DQ4_7</td><td>output</td><td>TCELL1:OUT.11.TMIN</td></tr>

<tr><td>AXI1_RDATA_255_248_NIB9_PHY2CLB_RD_DQ5_0</td><td>output</td><td>TCELL1:OUT.23.TMIN</td></tr>

<tr><td>AXI1_RDATA_255_248_NIB9_PHY2CLB_RD_DQ5_1</td><td>output</td><td>TCELL1:OUT.22.TMIN</td></tr>

<tr><td>AXI1_RDATA_255_248_NIB9_PHY2CLB_RD_DQ5_2</td><td>output</td><td>TCELL1:OUT.24.TMIN</td></tr>

<tr><td>AXI1_RDATA_255_248_NIB9_PHY2CLB_RD_DQ5_3</td><td>output</td><td>TCELL1:OUT.21.TMIN</td></tr>

<tr><td>AXI1_RDATA_255_248_NIB9_PHY2CLB_RD_DQ5_4</td><td>output</td><td>TCELL1:OUT.25.TMIN</td></tr>

<tr><td>AXI1_RDATA_255_248_NIB9_PHY2CLB_RD_DQ5_5</td><td>output</td><td>TCELL1:OUT.20.TMIN</td></tr>

<tr><td>AXI1_RDATA_255_248_NIB9_PHY2CLB_RD_DQ5_6</td><td>output</td><td>TCELL1:OUT.26.TMIN</td></tr>

<tr><td>AXI1_RDATA_255_248_NIB9_PHY2CLB_RD_DQ5_7</td><td>output</td><td>TCELL1:OUT.19.TMIN</td></tr>

<tr><td>AXI1_RDATA_31_24_NIB6_PHY2CLB_RD_DQ1_0</td><td>output</td><td>TCELL21:OUT.5.TMIN</td></tr>

<tr><td>AXI1_RDATA_31_24_NIB6_PHY2CLB_RD_DQ1_1</td><td>output</td><td>TCELL21:OUT.6.TMIN</td></tr>

<tr><td>AXI1_RDATA_31_24_NIB6_PHY2CLB_RD_DQ1_2</td><td>output</td><td>TCELL21:OUT.4.TMIN</td></tr>

<tr><td>AXI1_RDATA_31_24_NIB6_PHY2CLB_RD_DQ1_3</td><td>output</td><td>TCELL21:OUT.7.TMIN</td></tr>

<tr><td>AXI1_RDATA_31_24_NIB6_PHY2CLB_RD_DQ1_4</td><td>output</td><td>TCELL21:OUT.3.TMIN</td></tr>

<tr><td>AXI1_RDATA_31_24_NIB6_PHY2CLB_RD_DQ1_5</td><td>output</td><td>TCELL21:OUT.8.TMIN</td></tr>

<tr><td>AXI1_RDATA_31_24_NIB6_PHY2CLB_RD_DQ1_6</td><td>output</td><td>TCELL20:OUT.31.TMIN</td></tr>

<tr><td>AXI1_RDATA_31_24_NIB6_PHY2CLB_RD_DQ1_7</td><td>output</td><td>TCELL21:OUT.9.TMIN</td></tr>

<tr><td>AXI1_RDATA_39_32_NIB6_PHY2CLB_RD_DQ2_0</td><td>output</td><td>TCELL20:OUT.26.TMIN</td></tr>

<tr><td>AXI1_RDATA_39_32_NIB6_PHY2CLB_RD_DQ2_1</td><td>output</td><td>TCELL20:OUT.27.TMIN</td></tr>

<tr><td>AXI1_RDATA_39_32_NIB6_PHY2CLB_RD_DQ2_2</td><td>output</td><td>TCELL20:OUT.25.TMIN</td></tr>

<tr><td>AXI1_RDATA_39_32_NIB6_PHY2CLB_RD_DQ2_3</td><td>output</td><td>TCELL20:OUT.28.TMIN</td></tr>

<tr><td>AXI1_RDATA_39_32_NIB6_PHY2CLB_RD_DQ2_4</td><td>output</td><td>TCELL20:OUT.24.TMIN</td></tr>

<tr><td>AXI1_RDATA_39_32_NIB6_PHY2CLB_RD_DQ2_5</td><td>output</td><td>TCELL20:OUT.29.TMIN</td></tr>

<tr><td>AXI1_RDATA_39_32_NIB6_PHY2CLB_RD_DQ2_6</td><td>output</td><td>TCELL20:OUT.23.TMIN</td></tr>

<tr><td>AXI1_RDATA_39_32_NIB6_PHY2CLB_RD_DQ2_7</td><td>output</td><td>TCELL20:OUT.30.TMIN</td></tr>

<tr><td>AXI1_RDATA_47_40_NIB6_PHY2CLB_RD_DQ3_0</td><td>output</td><td>TCELL20:OUT.18.TMIN</td></tr>

<tr><td>AXI1_RDATA_47_40_NIB6_PHY2CLB_RD_DQ3_1</td><td>output</td><td>TCELL20:OUT.19.TMIN</td></tr>

<tr><td>AXI1_RDATA_47_40_NIB6_PHY2CLB_RD_DQ3_2</td><td>output</td><td>TCELL20:OUT.17.TMIN</td></tr>

<tr><td>AXI1_RDATA_47_40_NIB6_PHY2CLB_RD_DQ3_3</td><td>output</td><td>TCELL20:OUT.20.TMIN</td></tr>

<tr><td>AXI1_RDATA_47_40_NIB6_PHY2CLB_RD_DQ3_4</td><td>output</td><td>TCELL20:OUT.16.TMIN</td></tr>

<tr><td>AXI1_RDATA_47_40_NIB6_PHY2CLB_RD_DQ3_5</td><td>output</td><td>TCELL20:OUT.21.TMIN</td></tr>

<tr><td>AXI1_RDATA_47_40_NIB6_PHY2CLB_RD_DQ3_6</td><td>output</td><td>TCELL20:OUT.15.TMIN</td></tr>

<tr><td>AXI1_RDATA_47_40_NIB6_PHY2CLB_RD_DQ3_7</td><td>output</td><td>TCELL20:OUT.22.TMIN</td></tr>

<tr><td>AXI1_RDATA_55_48_NIB6_PHY2CLB_RD_DQ4_0</td><td>output</td><td>TCELL20:OUT.10.TMIN</td></tr>

<tr><td>AXI1_RDATA_55_48_NIB6_PHY2CLB_RD_DQ4_1</td><td>output</td><td>TCELL20:OUT.11.TMIN</td></tr>

<tr><td>AXI1_RDATA_55_48_NIB6_PHY2CLB_RD_DQ4_2</td><td>output</td><td>TCELL20:OUT.9.TMIN</td></tr>

<tr><td>AXI1_RDATA_55_48_NIB6_PHY2CLB_RD_DQ4_3</td><td>output</td><td>TCELL20:OUT.12.TMIN</td></tr>

<tr><td>AXI1_RDATA_55_48_NIB6_PHY2CLB_RD_DQ4_4</td><td>output</td><td>TCELL20:OUT.8.TMIN</td></tr>

<tr><td>AXI1_RDATA_55_48_NIB6_PHY2CLB_RD_DQ4_5</td><td>output</td><td>TCELL20:OUT.13.TMIN</td></tr>

<tr><td>AXI1_RDATA_55_48_NIB6_PHY2CLB_RD_DQ4_6</td><td>output</td><td>TCELL20:OUT.7.TMIN</td></tr>

<tr><td>AXI1_RDATA_55_48_NIB6_PHY2CLB_RD_DQ4_7</td><td>output</td><td>TCELL20:OUT.14.TMIN</td></tr>

<tr><td>AXI1_RDATA_63_56_NIB6_PHY2CLB_RD_DQ5_0</td><td>output</td><td>TCELL19:OUT.31.TMIN</td></tr>

<tr><td>AXI1_RDATA_63_56_NIB6_PHY2CLB_RD_DQ5_1</td><td>output</td><td>TCELL20:OUT.3.TMIN</td></tr>

<tr><td>AXI1_RDATA_63_56_NIB6_PHY2CLB_RD_DQ5_2</td><td>output</td><td>TCELL19:OUT.30.TMIN</td></tr>

<tr><td>AXI1_RDATA_63_56_NIB6_PHY2CLB_RD_DQ5_3</td><td>output</td><td>TCELL20:OUT.4.TMIN</td></tr>

<tr><td>AXI1_RDATA_63_56_NIB6_PHY2CLB_RD_DQ5_4</td><td>output</td><td>TCELL19:OUT.29.TMIN</td></tr>

<tr><td>AXI1_RDATA_63_56_NIB6_PHY2CLB_RD_DQ5_5</td><td>output</td><td>TCELL20:OUT.5.TMIN</td></tr>

<tr><td>AXI1_RDATA_63_56_NIB6_PHY2CLB_RD_DQ5_6</td><td>output</td><td>TCELL19:OUT.28.TMIN</td></tr>

<tr><td>AXI1_RDATA_63_56_NIB6_PHY2CLB_RD_DQ5_7</td><td>output</td><td>TCELL20:OUT.6.TMIN</td></tr>

<tr><td>AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA0</td><td>output</td><td>TCELL14:OUT.8.TMIN</td></tr>

<tr><td>AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA1</td><td>output</td><td>TCELL14:OUT.7.TMIN</td></tr>

<tr><td>AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA10</td><td>output</td><td>TCELL13:OUT.28.TMIN</td></tr>

<tr><td>AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA11</td><td>output</td><td>TCELL13:OUT.27.TMIN</td></tr>

<tr><td>AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA12</td><td>output</td><td>TCELL13:OUT.26.TMIN</td></tr>

<tr><td>AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA13</td><td>output</td><td>TCELL13:OUT.25.TMIN</td></tr>

<tr><td>AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA14</td><td>output</td><td>TCELL13:OUT.24.TMIN</td></tr>

<tr><td>AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA15</td><td>output</td><td>TCELL13:OUT.22.TMIN</td></tr>

<tr><td>AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA2</td><td>output</td><td>TCELL14:OUT.5.TMIN</td></tr>

<tr><td>AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA3</td><td>output</td><td>TCELL14:OUT.4.TMIN</td></tr>

<tr><td>AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA4</td><td>output</td><td>TCELL14:OUT.3.TMIN</td></tr>

<tr><td>AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA5</td><td>output</td><td>TCELL14:OUT.2.TMIN</td></tr>

<tr><td>AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA6</td><td>output</td><td>TCELL14:OUT.1.TMIN</td></tr>

<tr><td>AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA7</td><td>output</td><td>TCELL14:OUT.0.TMIN</td></tr>

<tr><td>AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA8</td><td>output</td><td>TCELL13:OUT.30.TMIN</td></tr>

<tr><td>AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA9</td><td>output</td><td>TCELL13:OUT.29.TMIN</td></tr>

<tr><td>AXI1_RDATA_87_80_NIB7_PHY2CLB_RD_DQ0_0</td><td>output</td><td>TCELL9:OUT.22.TMIN</td></tr>

<tr><td>AXI1_RDATA_87_80_NIB7_PHY2CLB_RD_DQ0_1</td><td>output</td><td>TCELL9:OUT.21.TMIN</td></tr>

<tr><td>AXI1_RDATA_87_80_NIB7_PHY2CLB_RD_DQ0_2</td><td>output</td><td>TCELL9:OUT.23.TMIN</td></tr>

<tr><td>AXI1_RDATA_87_80_NIB7_PHY2CLB_RD_DQ0_3</td><td>output</td><td>TCELL9:OUT.20.TMIN</td></tr>

<tr><td>AXI1_RDATA_87_80_NIB7_PHY2CLB_RD_DQ0_4</td><td>output</td><td>TCELL9:OUT.24.TMIN</td></tr>

<tr><td>AXI1_RDATA_87_80_NIB7_PHY2CLB_RD_DQ0_5</td><td>output</td><td>TCELL9:OUT.19.TMIN</td></tr>

<tr><td>AXI1_RDATA_87_80_NIB7_PHY2CLB_RD_DQ0_6</td><td>output</td><td>TCELL9:OUT.25.TMIN</td></tr>

<tr><td>AXI1_RDATA_87_80_NIB7_PHY2CLB_RD_DQ0_7</td><td>output</td><td>TCELL9:OUT.18.TMIN</td></tr>

<tr><td>AXI1_RDATA_95_88_NIB7_PHY2CLB_RD_DQ1_0</td><td>output</td><td>TCELL9:OUT.30.TMIN</td></tr>

<tr><td>AXI1_RDATA_95_88_NIB7_PHY2CLB_RD_DQ1_1</td><td>output</td><td>TCELL9:OUT.29.TMIN</td></tr>

<tr><td>AXI1_RDATA_95_88_NIB7_PHY2CLB_RD_DQ1_2</td><td>output</td><td>TCELL9:OUT.31.TMIN</td></tr>

<tr><td>AXI1_RDATA_95_88_NIB7_PHY2CLB_RD_DQ1_3</td><td>output</td><td>TCELL9:OUT.28.TMIN</td></tr>

<tr><td>AXI1_RDATA_95_88_NIB7_PHY2CLB_RD_DQ1_4</td><td>output</td><td>TCELL10:OUT.3.TMIN</td></tr>

<tr><td>AXI1_RDATA_95_88_NIB7_PHY2CLB_RD_DQ1_5</td><td>output</td><td>TCELL9:OUT.27.TMIN</td></tr>

<tr><td>AXI1_RDATA_95_88_NIB7_PHY2CLB_RD_DQ1_6</td><td>output</td><td>TCELL10:OUT.4.TMIN</td></tr>

<tr><td>AXI1_RDATA_95_88_NIB7_PHY2CLB_RD_DQ1_7</td><td>output</td><td>TCELL9:OUT.26.TMIN</td></tr>

<tr><td>AXI1_WDATA_103_96_NIB7_CLB2PHY_WR_DQ2_0</td><td>input</td><td>TCELL10:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>AXI1_WDATA_103_96_NIB7_CLB2PHY_WR_DQ2_1</td><td>input</td><td>TCELL10:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>AXI1_WDATA_103_96_NIB7_CLB2PHY_WR_DQ2_2</td><td>input</td><td>TCELL10:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>AXI1_WDATA_103_96_NIB7_CLB2PHY_WR_DQ2_3</td><td>input</td><td>TCELL10:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>AXI1_WDATA_103_96_NIB7_CLB2PHY_WR_DQ2_4</td><td>input</td><td>TCELL10:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>AXI1_WDATA_103_96_NIB7_CLB2PHY_WR_DQ2_5</td><td>input</td><td>TCELL10:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>AXI1_WDATA_103_96_NIB7_CLB2PHY_WR_DQ2_6</td><td>input</td><td>TCELL10:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>AXI1_WDATA_103_96_NIB7_CLB2PHY_WR_DQ2_7</td><td>input</td><td>TCELL10:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>AXI1_WDATA_111_104_NIB7_CLB2PHY_WR_DQ3_0</td><td>input</td><td>TCELL11:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>AXI1_WDATA_111_104_NIB7_CLB2PHY_WR_DQ3_1</td><td>input</td><td>TCELL11:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>AXI1_WDATA_111_104_NIB7_CLB2PHY_WR_DQ3_2</td><td>input</td><td>TCELL11:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>AXI1_WDATA_111_104_NIB7_CLB2PHY_WR_DQ3_3</td><td>input</td><td>TCELL11:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>AXI1_WDATA_111_104_NIB7_CLB2PHY_WR_DQ3_4</td><td>input</td><td>TCELL11:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>AXI1_WDATA_111_104_NIB7_CLB2PHY_WR_DQ3_5</td><td>input</td><td>TCELL11:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>AXI1_WDATA_111_104_NIB7_CLB2PHY_WR_DQ3_6</td><td>input</td><td>TCELL11:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>AXI1_WDATA_111_104_NIB7_CLB2PHY_WR_DQ3_7</td><td>input</td><td>TCELL11:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>AXI1_WDATA_119_112_NIB7_CLB2PHY_WR_DQ4_0</td><td>input</td><td>TCELL12:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>AXI1_WDATA_119_112_NIB7_CLB2PHY_WR_DQ4_1</td><td>input</td><td>TCELL11:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>AXI1_WDATA_119_112_NIB7_CLB2PHY_WR_DQ4_2</td><td>input</td><td>TCELL12:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>AXI1_WDATA_119_112_NIB7_CLB2PHY_WR_DQ4_3</td><td>input</td><td>TCELL11:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>AXI1_WDATA_119_112_NIB7_CLB2PHY_WR_DQ4_4</td><td>input</td><td>TCELL12:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>AXI1_WDATA_119_112_NIB7_CLB2PHY_WR_DQ4_5</td><td>input</td><td>TCELL11:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>AXI1_WDATA_119_112_NIB7_CLB2PHY_WR_DQ4_6</td><td>input</td><td>TCELL12:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>AXI1_WDATA_119_112_NIB7_CLB2PHY_WR_DQ4_7</td><td>input</td><td>TCELL11:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>AXI1_WDATA_127_120_NIB7_CLB2PHY_WR_DQ5_0</td><td>input</td><td>TCELL12:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>AXI1_WDATA_127_120_NIB7_CLB2PHY_WR_DQ5_1</td><td>input</td><td>TCELL12:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>AXI1_WDATA_127_120_NIB7_CLB2PHY_WR_DQ5_2</td><td>input</td><td>TCELL12:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>AXI1_WDATA_127_120_NIB7_CLB2PHY_WR_DQ5_3</td><td>input</td><td>TCELL12:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>AXI1_WDATA_127_120_NIB7_CLB2PHY_WR_DQ5_4</td><td>input</td><td>TCELL12:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>AXI1_WDATA_127_120_NIB7_CLB2PHY_WR_DQ5_5</td><td>input</td><td>TCELL12:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>AXI1_WDATA_127_120_NIB7_CLB2PHY_WR_DQ5_6</td><td>input</td><td>TCELL12:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>AXI1_WDATA_127_120_NIB7_CLB2PHY_WR_DQ5_7</td><td>input</td><td>TCELL12:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA0</td><td>input</td><td>TCELL5:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA1</td><td>input</td><td>TCELL5:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA10</td><td>input</td><td>TCELL4:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA11</td><td>input</td><td>TCELL4:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA12</td><td>input</td><td>TCELL4:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA13</td><td>input</td><td>TCELL4:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA14</td><td>input</td><td>TCELL4:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA15</td><td>input</td><td>TCELL4:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA2</td><td>input</td><td>TCELL5:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA3</td><td>input</td><td>TCELL5:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA4</td><td>input</td><td>TCELL5:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA5</td><td>input</td><td>TCELL5:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA6</td><td>input</td><td>TCELL5:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA7</td><td>input</td><td>TCELL5:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA8</td><td>input</td><td>TCELL5:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA9</td><td>input</td><td>TCELL4:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>AXI1_WDATA_151_144_NIB8_CLB2PHY_WR_DQ0_0</td><td>input</td><td>TCELL9:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>AXI1_WDATA_151_144_NIB8_CLB2PHY_WR_DQ0_1</td><td>input</td><td>TCELL9:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>AXI1_WDATA_151_144_NIB8_CLB2PHY_WR_DQ0_2</td><td>input</td><td>TCELL9:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>AXI1_WDATA_151_144_NIB8_CLB2PHY_WR_DQ0_3</td><td>input</td><td>TCELL9:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>AXI1_WDATA_151_144_NIB8_CLB2PHY_WR_DQ0_4</td><td>input</td><td>TCELL9:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>AXI1_WDATA_151_144_NIB8_CLB2PHY_WR_DQ0_5</td><td>input</td><td>TCELL9:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>AXI1_WDATA_151_144_NIB8_CLB2PHY_WR_DQ0_6</td><td>input</td><td>TCELL9:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>AXI1_WDATA_151_144_NIB8_CLB2PHY_WR_DQ0_7</td><td>input</td><td>TCELL9:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>AXI1_WDATA_159_152_NIB8_CLB2PHY_WR_DQ1_0</td><td>input</td><td>TCELL8:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>AXI1_WDATA_159_152_NIB8_CLB2PHY_WR_DQ1_1</td><td>input</td><td>TCELL8:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>AXI1_WDATA_159_152_NIB8_CLB2PHY_WR_DQ1_2</td><td>input</td><td>TCELL8:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>AXI1_WDATA_159_152_NIB8_CLB2PHY_WR_DQ1_3</td><td>input</td><td>TCELL8:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>AXI1_WDATA_159_152_NIB8_CLB2PHY_WR_DQ1_4</td><td>input</td><td>TCELL8:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>AXI1_WDATA_159_152_NIB8_CLB2PHY_WR_DQ1_5</td><td>input</td><td>TCELL8:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>AXI1_WDATA_159_152_NIB8_CLB2PHY_WR_DQ1_6</td><td>input</td><td>TCELL8:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>AXI1_WDATA_159_152_NIB8_CLB2PHY_WR_DQ1_7</td><td>input</td><td>TCELL8:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA0</td><td>input</td><td>TCELL16:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA1</td><td>input</td><td>TCELL16:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA10</td><td>input</td><td>TCELL15:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA11</td><td>input</td><td>TCELL15:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA12</td><td>input</td><td>TCELL15:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA13</td><td>input</td><td>TCELL15:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA14</td><td>input</td><td>TCELL15:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA15</td><td>input</td><td>TCELL15:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA2</td><td>input</td><td>TCELL16:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA3</td><td>input</td><td>TCELL16:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA4</td><td>input</td><td>TCELL16:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA5</td><td>input</td><td>TCELL16:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA6</td><td>input</td><td>TCELL15:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA7</td><td>input</td><td>TCELL15:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA8</td><td>input</td><td>TCELL15:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA9</td><td>input</td><td>TCELL15:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>AXI1_WDATA_167_160_NIB8_CLB2PHY_WR_DQ2_0</td><td>input</td><td>TCELL8:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>AXI1_WDATA_167_160_NIB8_CLB2PHY_WR_DQ2_1</td><td>input</td><td>TCELL8:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>AXI1_WDATA_167_160_NIB8_CLB2PHY_WR_DQ2_2</td><td>input</td><td>TCELL8:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>AXI1_WDATA_167_160_NIB8_CLB2PHY_WR_DQ2_3</td><td>input</td><td>TCELL8:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>AXI1_WDATA_167_160_NIB8_CLB2PHY_WR_DQ2_4</td><td>input</td><td>TCELL8:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>AXI1_WDATA_167_160_NIB8_CLB2PHY_WR_DQ2_5</td><td>input</td><td>TCELL8:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>AXI1_WDATA_167_160_NIB8_CLB2PHY_WR_DQ2_6</td><td>input</td><td>TCELL8:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>AXI1_WDATA_167_160_NIB8_CLB2PHY_WR_DQ2_7</td><td>input</td><td>TCELL8:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>AXI1_WDATA_175_168_NIB8_CLB2PHY_WR_DQ3_0</td><td>input</td><td>TCELL8:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>AXI1_WDATA_175_168_NIB8_CLB2PHY_WR_DQ3_1</td><td>input</td><td>TCELL8:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>AXI1_WDATA_175_168_NIB8_CLB2PHY_WR_DQ3_2</td><td>input</td><td>TCELL8:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>AXI1_WDATA_175_168_NIB8_CLB2PHY_WR_DQ3_3</td><td>input</td><td>TCELL8:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>AXI1_WDATA_175_168_NIB8_CLB2PHY_WR_DQ3_4</td><td>input</td><td>TCELL7:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>AXI1_WDATA_175_168_NIB8_CLB2PHY_WR_DQ3_5</td><td>input</td><td>TCELL8:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>AXI1_WDATA_175_168_NIB8_CLB2PHY_WR_DQ3_6</td><td>input</td><td>TCELL7:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>AXI1_WDATA_175_168_NIB8_CLB2PHY_WR_DQ3_7</td><td>input</td><td>TCELL8:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>AXI1_WDATA_183_176_NIB8_CLB2PHY_WR_DQ4_0</td><td>input</td><td>TCELL7:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>AXI1_WDATA_183_176_NIB8_CLB2PHY_WR_DQ4_1</td><td>input</td><td>TCELL7:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>AXI1_WDATA_183_176_NIB8_CLB2PHY_WR_DQ4_2</td><td>input</td><td>TCELL7:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>AXI1_WDATA_183_176_NIB8_CLB2PHY_WR_DQ4_3</td><td>input</td><td>TCELL7:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>AXI1_WDATA_183_176_NIB8_CLB2PHY_WR_DQ4_4</td><td>input</td><td>TCELL7:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>AXI1_WDATA_183_176_NIB8_CLB2PHY_WR_DQ4_5</td><td>input</td><td>TCELL7:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>AXI1_WDATA_183_176_NIB8_CLB2PHY_WR_DQ4_6</td><td>input</td><td>TCELL7:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>AXI1_WDATA_183_176_NIB8_CLB2PHY_WR_DQ4_7</td><td>input</td><td>TCELL7:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>AXI1_WDATA_191_184_NIB8_CLB2PHY_WR_DQ5_0</td><td>input</td><td>TCELL7:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>AXI1_WDATA_191_184_NIB8_CLB2PHY_WR_DQ5_1</td><td>input</td><td>TCELL7:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>AXI1_WDATA_191_184_NIB8_CLB2PHY_WR_DQ5_2</td><td>input</td><td>TCELL7:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>AXI1_WDATA_191_184_NIB8_CLB2PHY_WR_DQ5_3</td><td>input</td><td>TCELL7:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>AXI1_WDATA_191_184_NIB8_CLB2PHY_WR_DQ5_4</td><td>input</td><td>TCELL7:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>AXI1_WDATA_191_184_NIB8_CLB2PHY_WR_DQ5_5</td><td>input</td><td>TCELL7:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>AXI1_WDATA_191_184_NIB8_CLB2PHY_WR_DQ5_6</td><td>input</td><td>TCELL7:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>AXI1_WDATA_191_184_NIB8_CLB2PHY_WR_DQ5_7</td><td>input</td><td>TCELL7:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA0</td><td>input</td><td>TCELL2:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA1</td><td>input</td><td>TCELL2:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA10</td><td>input</td><td>TCELL1:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA11</td><td>input</td><td>TCELL1:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA12</td><td>input</td><td>TCELL1:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA13</td><td>input</td><td>TCELL1:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA14</td><td>input</td><td>TCELL1:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA15</td><td>input</td><td>TCELL1:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA2</td><td>input</td><td>TCELL2:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA3</td><td>input</td><td>TCELL2:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA4</td><td>input</td><td>TCELL2:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA5</td><td>input</td><td>TCELL2:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA6</td><td>input</td><td>TCELL2:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA7</td><td>input</td><td>TCELL2:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA8</td><td>input</td><td>TCELL2:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA9</td><td>input</td><td>TCELL1:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>AXI1_WDATA_215_208_NIB9_CLB2PHY_WR_DQ0_0</td><td>input</td><td>TCELL0:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>AXI1_WDATA_215_208_NIB9_CLB2PHY_WR_DQ0_1</td><td>input</td><td>TCELL0:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>AXI1_WDATA_215_208_NIB9_CLB2PHY_WR_DQ0_2</td><td>input</td><td>TCELL0:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>AXI1_WDATA_215_208_NIB9_CLB2PHY_WR_DQ0_3</td><td>input</td><td>TCELL0:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>AXI1_WDATA_215_208_NIB9_CLB2PHY_WR_DQ0_4</td><td>input</td><td>TCELL0:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>AXI1_WDATA_215_208_NIB9_CLB2PHY_WR_DQ0_5</td><td>input</td><td>TCELL0:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>AXI1_WDATA_215_208_NIB9_CLB2PHY_WR_DQ0_6</td><td>input</td><td>TCELL0:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>AXI1_WDATA_215_208_NIB9_CLB2PHY_WR_DQ0_7</td><td>input</td><td>TCELL0:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>AXI1_WDATA_223_216_NIB9_CLB2PHY_WR_DQ1_0</td><td>input</td><td>TCELL0:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>AXI1_WDATA_223_216_NIB9_CLB2PHY_WR_DQ1_1</td><td>input</td><td>TCELL0:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>AXI1_WDATA_223_216_NIB9_CLB2PHY_WR_DQ1_2</td><td>input</td><td>TCELL0:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>AXI1_WDATA_223_216_NIB9_CLB2PHY_WR_DQ1_3</td><td>input</td><td>TCELL0:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>AXI1_WDATA_223_216_NIB9_CLB2PHY_WR_DQ1_4</td><td>input</td><td>TCELL0:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>AXI1_WDATA_223_216_NIB9_CLB2PHY_WR_DQ1_5</td><td>input</td><td>TCELL0:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>AXI1_WDATA_223_216_NIB9_CLB2PHY_WR_DQ1_6</td><td>input</td><td>TCELL0:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>AXI1_WDATA_223_216_NIB9_CLB2PHY_WR_DQ1_7</td><td>input</td><td>TCELL0:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>AXI1_WDATA_231_224_NIB9_CLB2PHY_WR_DQ2_0</td><td>input</td><td>TCELL0:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>AXI1_WDATA_231_224_NIB9_CLB2PHY_WR_DQ2_1</td><td>input</td><td>TCELL0:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>AXI1_WDATA_231_224_NIB9_CLB2PHY_WR_DQ2_2</td><td>input</td><td>TCELL0:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>AXI1_WDATA_231_224_NIB9_CLB2PHY_WR_DQ2_3</td><td>input</td><td>TCELL0:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>AXI1_WDATA_231_224_NIB9_CLB2PHY_WR_DQ2_4</td><td>input</td><td>TCELL0:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>AXI1_WDATA_231_224_NIB9_CLB2PHY_WR_DQ2_5</td><td>input</td><td>TCELL0:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>AXI1_WDATA_231_224_NIB9_CLB2PHY_WR_DQ2_6</td><td>input</td><td>TCELL0:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>AXI1_WDATA_231_224_NIB9_CLB2PHY_WR_DQ2_7</td><td>input</td><td>TCELL0:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>AXI1_WDATA_239_232_NIB9_CLB2PHY_WR_DQ3_0</td><td>input</td><td>TCELL0:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>AXI1_WDATA_239_232_NIB9_CLB2PHY_WR_DQ3_1</td><td>input</td><td>TCELL0:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>AXI1_WDATA_239_232_NIB9_CLB2PHY_WR_DQ3_2</td><td>input</td><td>TCELL0:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>AXI1_WDATA_239_232_NIB9_CLB2PHY_WR_DQ3_3</td><td>input</td><td>TCELL0:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>AXI1_WDATA_239_232_NIB9_CLB2PHY_WR_DQ3_4</td><td>input</td><td>TCELL0:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>AXI1_WDATA_239_232_NIB9_CLB2PHY_WR_DQ3_5</td><td>input</td><td>TCELL0:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>AXI1_WDATA_239_232_NIB9_CLB2PHY_WR_DQ3_6</td><td>input</td><td>TCELL0:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>AXI1_WDATA_239_232_NIB9_CLB2PHY_WR_DQ3_7</td><td>input</td><td>TCELL0:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>AXI1_WDATA_23_16_NIB6_CLB2PHY_WR_DQ0_0</td><td>input</td><td>TCELL21:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>AXI1_WDATA_23_16_NIB6_CLB2PHY_WR_DQ0_1</td><td>input</td><td>TCELL21:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>AXI1_WDATA_23_16_NIB6_CLB2PHY_WR_DQ0_2</td><td>input</td><td>TCELL21:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>AXI1_WDATA_23_16_NIB6_CLB2PHY_WR_DQ0_3</td><td>input</td><td>TCELL21:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>AXI1_WDATA_23_16_NIB6_CLB2PHY_WR_DQ0_4</td><td>input</td><td>TCELL21:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>AXI1_WDATA_23_16_NIB6_CLB2PHY_WR_DQ0_5</td><td>input</td><td>TCELL21:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>AXI1_WDATA_23_16_NIB6_CLB2PHY_WR_DQ0_6</td><td>input</td><td>TCELL21:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>AXI1_WDATA_23_16_NIB6_CLB2PHY_WR_DQ0_7</td><td>input</td><td>TCELL21:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>AXI1_WDATA_247_240_NIB9_CLB2PHY_WR_DQ4_0</td><td>input</td><td>TCELL0:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>AXI1_WDATA_247_240_NIB9_CLB2PHY_WR_DQ4_1</td><td>input</td><td>TCELL0:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>AXI1_WDATA_247_240_NIB9_CLB2PHY_WR_DQ4_2</td><td>input</td><td>TCELL0:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>AXI1_WDATA_247_240_NIB9_CLB2PHY_WR_DQ4_3</td><td>input</td><td>TCELL0:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>AXI1_WDATA_247_240_NIB9_CLB2PHY_WR_DQ4_4</td><td>input</td><td>TCELL0:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>AXI1_WDATA_247_240_NIB9_CLB2PHY_WR_DQ4_5</td><td>input</td><td>TCELL0:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>AXI1_WDATA_247_240_NIB9_CLB2PHY_WR_DQ4_6</td><td>input</td><td>TCELL0:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>AXI1_WDATA_247_240_NIB9_CLB2PHY_WR_DQ4_7</td><td>input</td><td>TCELL0:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>AXI1_WDATA_255_248_NIB9_CLB2PHY_WR_DQ5_0</td><td>input</td><td>TCELL1:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>AXI1_WDATA_255_248_NIB9_CLB2PHY_WR_DQ5_1</td><td>input</td><td>TCELL1:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>AXI1_WDATA_255_248_NIB9_CLB2PHY_WR_DQ5_2</td><td>input</td><td>TCELL1:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>AXI1_WDATA_255_248_NIB9_CLB2PHY_WR_DQ5_3</td><td>input</td><td>TCELL1:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>AXI1_WDATA_255_248_NIB9_CLB2PHY_WR_DQ5_4</td><td>input</td><td>TCELL1:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>AXI1_WDATA_255_248_NIB9_CLB2PHY_WR_DQ5_5</td><td>input</td><td>TCELL1:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>AXI1_WDATA_255_248_NIB9_CLB2PHY_WR_DQ5_6</td><td>input</td><td>TCELL1:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>AXI1_WDATA_255_248_NIB9_CLB2PHY_WR_DQ5_7</td><td>input</td><td>TCELL0:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>AXI1_WDATA_31_24_NIB6_CLB2PHY_WR_DQ1_0</td><td>input</td><td>TCELL20:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>AXI1_WDATA_31_24_NIB6_CLB2PHY_WR_DQ1_1</td><td>input</td><td>TCELL20:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>AXI1_WDATA_31_24_NIB6_CLB2PHY_WR_DQ1_2</td><td>input</td><td>TCELL20:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>AXI1_WDATA_31_24_NIB6_CLB2PHY_WR_DQ1_3</td><td>input</td><td>TCELL20:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>AXI1_WDATA_31_24_NIB6_CLB2PHY_WR_DQ1_4</td><td>input</td><td>TCELL20:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>AXI1_WDATA_31_24_NIB6_CLB2PHY_WR_DQ1_5</td><td>input</td><td>TCELL20:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>AXI1_WDATA_31_24_NIB6_CLB2PHY_WR_DQ1_6</td><td>input</td><td>TCELL20:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>AXI1_WDATA_31_24_NIB6_CLB2PHY_WR_DQ1_7</td><td>input</td><td>TCELL20:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>AXI1_WDATA_39_32_NIB6_CLB2PHY_WR_DQ2_0</td><td>input</td><td>TCELL20:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>AXI1_WDATA_39_32_NIB6_CLB2PHY_WR_DQ2_1</td><td>input</td><td>TCELL20:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>AXI1_WDATA_39_32_NIB6_CLB2PHY_WR_DQ2_2</td><td>input</td><td>TCELL20:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>AXI1_WDATA_39_32_NIB6_CLB2PHY_WR_DQ2_3</td><td>input</td><td>TCELL20:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>AXI1_WDATA_39_32_NIB6_CLB2PHY_WR_DQ2_4</td><td>input</td><td>TCELL20:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>AXI1_WDATA_39_32_NIB6_CLB2PHY_WR_DQ2_5</td><td>input</td><td>TCELL20:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>AXI1_WDATA_39_32_NIB6_CLB2PHY_WR_DQ2_6</td><td>input</td><td>TCELL20:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>AXI1_WDATA_39_32_NIB6_CLB2PHY_WR_DQ2_7</td><td>input</td><td>TCELL20:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>AXI1_WDATA_47_40_NIB6_CLB2PHY_WR_DQ3_0</td><td>input</td><td>TCELL20:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>AXI1_WDATA_47_40_NIB6_CLB2PHY_WR_DQ3_1</td><td>input</td><td>TCELL20:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>AXI1_WDATA_47_40_NIB6_CLB2PHY_WR_DQ3_2</td><td>input</td><td>TCELL20:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>AXI1_WDATA_47_40_NIB6_CLB2PHY_WR_DQ3_3</td><td>input</td><td>TCELL20:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>AXI1_WDATA_47_40_NIB6_CLB2PHY_WR_DQ3_4</td><td>input</td><td>TCELL20:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>AXI1_WDATA_47_40_NIB6_CLB2PHY_WR_DQ3_5</td><td>input</td><td>TCELL20:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>AXI1_WDATA_47_40_NIB6_CLB2PHY_WR_DQ3_6</td><td>input</td><td>TCELL20:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>AXI1_WDATA_47_40_NIB6_CLB2PHY_WR_DQ3_7</td><td>input</td><td>TCELL20:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>AXI1_WDATA_55_48_NIB6_CLB2PHY_WR_DQ4_0</td><td>input</td><td>TCELL20:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>AXI1_WDATA_55_48_NIB6_CLB2PHY_WR_DQ4_1</td><td>input</td><td>TCELL20:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>AXI1_WDATA_55_48_NIB6_CLB2PHY_WR_DQ4_2</td><td>input</td><td>TCELL20:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>AXI1_WDATA_55_48_NIB6_CLB2PHY_WR_DQ4_3</td><td>input</td><td>TCELL20:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>AXI1_WDATA_55_48_NIB6_CLB2PHY_WR_DQ4_4</td><td>input</td><td>TCELL20:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>AXI1_WDATA_55_48_NIB6_CLB2PHY_WR_DQ4_5</td><td>input</td><td>TCELL20:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>AXI1_WDATA_55_48_NIB6_CLB2PHY_WR_DQ4_6</td><td>input</td><td>TCELL20:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>AXI1_WDATA_55_48_NIB6_CLB2PHY_WR_DQ4_7</td><td>input</td><td>TCELL20:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>AXI1_WDATA_63_56_NIB6_CLB2PHY_WR_DQ5_0</td><td>input</td><td>TCELL19:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>AXI1_WDATA_63_56_NIB6_CLB2PHY_WR_DQ5_1</td><td>input</td><td>TCELL19:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>AXI1_WDATA_63_56_NIB6_CLB2PHY_WR_DQ5_2</td><td>input</td><td>TCELL19:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>AXI1_WDATA_63_56_NIB6_CLB2PHY_WR_DQ5_3</td><td>input</td><td>TCELL19:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>AXI1_WDATA_63_56_NIB6_CLB2PHY_WR_DQ5_4</td><td>input</td><td>TCELL19:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>AXI1_WDATA_63_56_NIB6_CLB2PHY_WR_DQ5_5</td><td>input</td><td>TCELL19:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>AXI1_WDATA_63_56_NIB6_CLB2PHY_WR_DQ5_6</td><td>input</td><td>TCELL19:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>AXI1_WDATA_63_56_NIB6_CLB2PHY_WR_DQ5_7</td><td>input</td><td>TCELL20:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA0</td><td>input</td><td>TCELL13:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA1</td><td>input</td><td>TCELL13:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA10</td><td>input</td><td>TCELL13:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA11</td><td>input</td><td>TCELL13:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA12</td><td>input</td><td>TCELL13:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA13</td><td>input</td><td>TCELL13:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA14</td><td>input</td><td>TCELL13:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA15</td><td>input</td><td>TCELL13:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA2</td><td>input</td><td>TCELL13:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA3</td><td>input</td><td>TCELL13:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA4</td><td>input</td><td>TCELL13:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA5</td><td>input</td><td>TCELL13:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA6</td><td>input</td><td>TCELL13:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA7</td><td>input</td><td>TCELL13:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA8</td><td>input</td><td>TCELL13:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA9</td><td>input</td><td>TCELL13:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>AXI1_WDATA_87_80_NIB7_CLB2PHY_WR_DQ0_0</td><td>input</td><td>TCELL9:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>AXI1_WDATA_87_80_NIB7_CLB2PHY_WR_DQ0_1</td><td>input</td><td>TCELL9:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>AXI1_WDATA_87_80_NIB7_CLB2PHY_WR_DQ0_2</td><td>input</td><td>TCELL9:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>AXI1_WDATA_87_80_NIB7_CLB2PHY_WR_DQ0_3</td><td>input</td><td>TCELL9:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>AXI1_WDATA_87_80_NIB7_CLB2PHY_WR_DQ0_4</td><td>input</td><td>TCELL9:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>AXI1_WDATA_87_80_NIB7_CLB2PHY_WR_DQ0_5</td><td>input</td><td>TCELL9:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>AXI1_WDATA_87_80_NIB7_CLB2PHY_WR_DQ0_6</td><td>input</td><td>TCELL9:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>AXI1_WDATA_87_80_NIB7_CLB2PHY_WR_DQ0_7</td><td>input</td><td>TCELL9:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>AXI1_WDATA_95_88_NIB7_CLB2PHY_WR_DQ1_0</td><td>input</td><td>TCELL9:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>AXI1_WDATA_95_88_NIB7_CLB2PHY_WR_DQ1_1</td><td>input</td><td>TCELL9:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>AXI1_WDATA_95_88_NIB7_CLB2PHY_WR_DQ1_2</td><td>input</td><td>TCELL9:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>AXI1_WDATA_95_88_NIB7_CLB2PHY_WR_DQ1_3</td><td>input</td><td>TCELL9:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>AXI1_WDATA_95_88_NIB7_CLB2PHY_WR_DQ1_4</td><td>input</td><td>TCELL9:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>AXI1_WDATA_95_88_NIB7_CLB2PHY_WR_DQ1_5</td><td>input</td><td>TCELL9:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>AXI1_WDATA_95_88_NIB7_CLB2PHY_WR_DQ1_6</td><td>input</td><td>TCELL9:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>AXI1_WDATA_95_88_NIB7_CLB2PHY_WR_DQ1_7</td><td>input</td><td>TCELL9:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>AXI1_WDATA_PAR_5_0_NIB6_CLB2PHY_KEEPER_EN0</td><td>input</td><td>TCELL18:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>AXI1_WDATA_PAR_5_0_NIB6_CLB2PHY_KEEPER_EN1</td><td>input</td><td>TCELL17:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>AXI1_WDATA_PAR_5_0_NIB6_CLB2PHY_KEEPER_EN2</td><td>input</td><td>TCELL17:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>AXI1_WDATA_PAR_5_0_NIB6_CLB2PHY_KEEPER_EN3</td><td>input</td><td>TCELL17:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>AXI1_WDATA_PAR_5_0_NIB6_CLB2PHY_KEEPER_EN4</td><td>input</td><td>TCELL17:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>AXI1_WDATA_PAR_5_0_NIB6_CLB2PHY_KEEPER_EN5</td><td>input</td><td>TCELL17:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>AXI1_WDATA_PAR_7_6_NIB6_1_0_CLB2PHY_LP_TX_O_OR_PU_EN_0_0</td><td>input</td><td>TCELL18:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>AXI1_WDATA_PAR_7_6_NIB6_1_0_CLB2PHY_LP_TX_O_OR_PU_EN_0_1</td><td>input</td><td>TCELL18:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>AXI1_WSTRB_15_8_NIB7_CLB2RIU_ADDR0</td><td>input</td><td>TCELL13:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>AXI1_WSTRB_15_8_NIB7_CLB2RIU_ADDR1</td><td>input</td><td>TCELL13:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>AXI1_WSTRB_15_8_NIB7_CLB2RIU_ADDR2</td><td>input</td><td>TCELL13:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>AXI1_WSTRB_15_8_NIB7_CLB2RIU_ADDR3</td><td>input</td><td>TCELL13:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>AXI1_WSTRB_15_8_NIB7_CLB2RIU_ADDR4</td><td>input</td><td>TCELL13:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>AXI1_WSTRB_15_8_NIB7_CLB2RIU_ADDR5</td><td>input</td><td>TCELL13:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>AXI1_WSTRB_15_8_NIB7_CLB2RIU_ADDR6</td><td>input</td><td>TCELL13:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>AXI1_WSTRB_15_8_NIB7_CLB2RIU_ADDR7</td><td>input</td><td>TCELL13:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>AXI1_WSTRB_23_16_NIB8_CLB2RIU_ADDR0</td><td>input</td><td>TCELL5:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>AXI1_WSTRB_23_16_NIB8_CLB2RIU_ADDR1</td><td>input</td><td>TCELL5:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>AXI1_WSTRB_23_16_NIB8_CLB2RIU_ADDR2</td><td>input</td><td>TCELL5:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>AXI1_WSTRB_23_16_NIB8_CLB2RIU_ADDR3</td><td>input</td><td>TCELL5:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>AXI1_WSTRB_23_16_NIB8_CLB2RIU_ADDR4</td><td>input</td><td>TCELL5:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>AXI1_WSTRB_23_16_NIB8_CLB2RIU_ADDR5</td><td>input</td><td>TCELL5:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>AXI1_WSTRB_23_16_NIB8_CLB2RIU_ADDR6</td><td>input</td><td>TCELL5:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>AXI1_WSTRB_23_16_NIB8_CLB2RIU_ADDR7</td><td>input</td><td>TCELL5:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>AXI1_WSTRB_31_24_NIB9_CLB2RIU_ADDR0</td><td>input</td><td>TCELL2:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>AXI1_WSTRB_31_24_NIB9_CLB2RIU_ADDR1</td><td>input</td><td>TCELL2:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>AXI1_WSTRB_31_24_NIB9_CLB2RIU_ADDR2</td><td>input</td><td>TCELL2:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>AXI1_WSTRB_31_24_NIB9_CLB2RIU_ADDR3</td><td>input</td><td>TCELL2:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>AXI1_WSTRB_31_24_NIB9_CLB2RIU_ADDR4</td><td>input</td><td>TCELL2:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>AXI1_WSTRB_31_24_NIB9_CLB2RIU_ADDR5</td><td>input</td><td>TCELL2:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>AXI1_WSTRB_31_24_NIB9_CLB2RIU_ADDR6</td><td>input</td><td>TCELL2:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>AXI1_WSTRB_31_24_NIB9_CLB2RIU_ADDR7</td><td>input</td><td>TCELL2:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>AXI1_WSTRB_7_0_NIB6_CLB2RIU_ADDR0</td><td>input</td><td>TCELL16:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>AXI1_WSTRB_7_0_NIB6_CLB2RIU_ADDR1</td><td>input</td><td>TCELL16:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>AXI1_WSTRB_7_0_NIB6_CLB2RIU_ADDR2</td><td>input</td><td>TCELL16:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>AXI1_WSTRB_7_0_NIB6_CLB2RIU_ADDR3</td><td>input</td><td>TCELL16:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>AXI1_WSTRB_7_0_NIB6_CLB2RIU_ADDR4</td><td>input</td><td>TCELL16:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>AXI1_WSTRB_7_0_NIB6_CLB2RIU_ADDR5</td><td>input</td><td>TCELL16:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>AXI1_WSTRB_7_0_NIB6_CLB2RIU_ADDR6</td><td>input</td><td>TCELL16:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>AXI1_WSTRB_7_0_NIB6_CLB2RIU_ADDR7</td><td>input</td><td>TCELL16:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>AXIA0_CLK</td><td>input</td><td>TCELL48:IMUX.CTRL.0</td></tr>

<tr><td>AXIA1_CLK</td><td>input</td><td>TCELL10:IMUX.CTRL.0</td></tr>

<tr><td>CAPTURE_DR</td><td>input</td><td>TCELL34:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>CAPTURE_DR_O</td><td>output</td><td>TCELL33:OUT.21.TMIN</td></tr>

<tr><td>CFG2IOB_PUDC_B</td><td>input</td><td>TCELL34:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>CFG2IOB_PUDC_B_O</td><td>output</td><td>TCELL33:OUT.16.TMIN</td></tr>

<tr><td>CFI_NPI_BRIDGE_TO_FABRIC_STATUS0</td><td>output</td><td>TCELL18:OUT.22.TMIN</td></tr>

<tr><td>CFI_NPI_BRIDGE_TO_FABRIC_STATUS1</td><td>output</td><td>TCELL18:OUT.21.TMIN</td></tr>

<tr><td>CFI_NPI_BRIDGE_TO_FABRIC_STATUS10</td><td>output</td><td>TCELL18:OUT.12.TMIN</td></tr>

<tr><td>CFI_NPI_BRIDGE_TO_FABRIC_STATUS11</td><td>output</td><td>TCELL18:OUT.11.TMIN</td></tr>

<tr><td>CFI_NPI_BRIDGE_TO_FABRIC_STATUS12</td><td>output</td><td>TCELL18:OUT.10.TMIN</td></tr>

<tr><td>CFI_NPI_BRIDGE_TO_FABRIC_STATUS13</td><td>output</td><td>TCELL18:OUT.9.TMIN</td></tr>

<tr><td>CFI_NPI_BRIDGE_TO_FABRIC_STATUS14</td><td>output</td><td>TCELL18:OUT.8.TMIN</td></tr>

<tr><td>CFI_NPI_BRIDGE_TO_FABRIC_STATUS15</td><td>output</td><td>TCELL18:OUT.7.TMIN</td></tr>

<tr><td>CFI_NPI_BRIDGE_TO_FABRIC_STATUS2</td><td>output</td><td>TCELL18:OUT.20.TMIN</td></tr>

<tr><td>CFI_NPI_BRIDGE_TO_FABRIC_STATUS3</td><td>output</td><td>TCELL18:OUT.19.TMIN</td></tr>

<tr><td>CFI_NPI_BRIDGE_TO_FABRIC_STATUS4</td><td>output</td><td>TCELL18:OUT.18.TMIN</td></tr>

<tr><td>CFI_NPI_BRIDGE_TO_FABRIC_STATUS5</td><td>output</td><td>TCELL18:OUT.17.TMIN</td></tr>

<tr><td>CFI_NPI_BRIDGE_TO_FABRIC_STATUS6</td><td>output</td><td>TCELL18:OUT.16.TMIN</td></tr>

<tr><td>CFI_NPI_BRIDGE_TO_FABRIC_STATUS7</td><td>output</td><td>TCELL18:OUT.15.TMIN</td></tr>

<tr><td>CFI_NPI_BRIDGE_TO_FABRIC_STATUS8</td><td>output</td><td>TCELL18:OUT.14.TMIN</td></tr>

<tr><td>CFI_NPI_BRIDGE_TO_FABRIC_STATUS9</td><td>output</td><td>TCELL18:OUT.13.TMIN</td></tr>

<tr><td>FABRIC_APB_RST_N</td><td>input</td><td>TCELL1:IMUX.BYP.10.DELAY</td></tr>

<tr><td>FABRIC_MUX_SELECT_EN</td><td>input</td><td>TCELL15:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IFABRIC_APB_CLK</td><td>input</td><td>TCELL18:IMUX.CTRL.0</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR0</td><td>input</td><td>TCELL15:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR1</td><td>input</td><td>TCELL15:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR10</td><td>input</td><td>TCELL15:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR11</td><td>input</td><td>TCELL15:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR12</td><td>input</td><td>TCELL15:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR13</td><td>input</td><td>TCELL15:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR14</td><td>input</td><td>TCELL15:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR15</td><td>input</td><td>TCELL15:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR16</td><td>input</td><td>TCELL15:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR17</td><td>input</td><td>TCELL15:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR18</td><td>input</td><td>TCELL15:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR19</td><td>input</td><td>TCELL15:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR2</td><td>input</td><td>TCELL15:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR20</td><td>input</td><td>TCELL15:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR21</td><td>input</td><td>TCELL15:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR22</td><td>input</td><td>TCELL15:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR23</td><td>input</td><td>TCELL15:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR24</td><td>input</td><td>TCELL15:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR25</td><td>input</td><td>TCELL15:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR26</td><td>input</td><td>TCELL15:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR27</td><td>input</td><td>TCELL15:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR28</td><td>input</td><td>TCELL15:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR29</td><td>input</td><td>TCELL15:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR3</td><td>input</td><td>TCELL15:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR30</td><td>input</td><td>TCELL15:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR31</td><td>input</td><td>TCELL15:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR4</td><td>input</td><td>TCELL15:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR5</td><td>input</td><td>TCELL15:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR6</td><td>input</td><td>TCELL15:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR7</td><td>input</td><td>TCELL15:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR8</td><td>input</td><td>TCELL15:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PADDR9</td><td>input</td><td>TCELL15:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PENABLE</td><td>input</td><td>TCELL15:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA0</td><td>output</td><td>TCELL19:OUT.27.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA1</td><td>output</td><td>TCELL19:OUT.26.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA10</td><td>output</td><td>TCELL18:OUT.30.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA11</td><td>output</td><td>TCELL18:OUT.29.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA12</td><td>output</td><td>TCELL18:OUT.28.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA13</td><td>output</td><td>TCELL18:OUT.27.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA14</td><td>output</td><td>TCELL18:OUT.26.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA15</td><td>output</td><td>TCELL18:OUT.25.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA16</td><td>output</td><td>TCELL18:OUT.24.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA17</td><td>output</td><td>TCELL18:OUT.23.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA18</td><td>output</td><td>TCELL18:OUT.6.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA19</td><td>output</td><td>TCELL18:OUT.5.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA2</td><td>output</td><td>TCELL19:OUT.25.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA20</td><td>output</td><td>TCELL18:OUT.4.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA21</td><td>output</td><td>TCELL18:OUT.3.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA22</td><td>output</td><td>TCELL17:OUT.31.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA23</td><td>output</td><td>TCELL17:OUT.30.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA24</td><td>output</td><td>TCELL17:OUT.29.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA25</td><td>output</td><td>TCELL17:OUT.28.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA26</td><td>output</td><td>TCELL17:OUT.27.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA27</td><td>output</td><td>TCELL17:OUT.26.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA28</td><td>output</td><td>TCELL17:OUT.25.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA29</td><td>output</td><td>TCELL17:OUT.24.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA3</td><td>output</td><td>TCELL19:OUT.24.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA30</td><td>output</td><td>TCELL17:OUT.23.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA31</td><td>output</td><td>TCELL17:OUT.22.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA4</td><td>output</td><td>TCELL19:OUT.23.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA5</td><td>output</td><td>TCELL19:OUT.22.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA6</td><td>output</td><td>TCELL19:OUT.21.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA7</td><td>output</td><td>TCELL19:OUT.20.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA8</td><td>output</td><td>TCELL19:OUT.3.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PRDATA9</td><td>output</td><td>TCELL18:OUT.31.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PREADY</td><td>output</td><td>TCELL21:OUT.10.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PSELX</td><td>input</td><td>TCELL15:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PSLVERR</td><td>output</td><td>TCELL21:OUT.11.TMIN</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA0</td><td>input</td><td>TCELL21:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA1</td><td>input</td><td>TCELL20:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA10</td><td>input</td><td>TCELL20:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA11</td><td>input</td><td>TCELL20:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA12</td><td>input</td><td>TCELL20:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA13</td><td>input</td><td>TCELL20:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA14</td><td>input</td><td>TCELL20:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA15</td><td>input</td><td>TCELL19:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA16</td><td>input</td><td>TCELL19:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA17</td><td>input</td><td>TCELL19:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA18</td><td>input</td><td>TCELL19:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA19</td><td>input</td><td>TCELL19:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA2</td><td>input</td><td>TCELL20:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA20</td><td>input</td><td>TCELL19:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA21</td><td>input</td><td>TCELL19:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA22</td><td>input</td><td>TCELL19:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA23</td><td>input</td><td>TCELL19:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA24</td><td>input</td><td>TCELL19:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA25</td><td>input</td><td>TCELL19:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA26</td><td>input</td><td>TCELL19:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA27</td><td>input</td><td>TCELL19:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA28</td><td>input</td><td>TCELL19:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA29</td><td>input</td><td>TCELL19:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA3</td><td>input</td><td>TCELL20:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA30</td><td>input</td><td>TCELL19:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA31</td><td>input</td><td>TCELL19:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA4</td><td>input</td><td>TCELL20:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA5</td><td>input</td><td>TCELL20:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA6</td><td>input</td><td>TCELL20:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA7</td><td>input</td><td>TCELL20:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA8</td><td>input</td><td>TCELL20:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWDATA9</td><td>input</td><td>TCELL20:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_APB_FABRIC2BRIDGE_PWRITE</td><td>input</td><td>TCELL15:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_BLI2ILA_ACK</td><td>input</td><td>TCELL26:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_BLI2ILA_TRIG</td><td>input</td><td>TCELL26:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_BLI2UB_ACK</td><td>input</td><td>TCELL26:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_BLI2UB_TRACE_CLK</td><td>input</td><td>TCELL26:IMUX.CTRL.0</td></tr>

<tr><td>IF_DMC_FABRIC_BLI2UB_TRACE_RST_N</td><td>input</td><td>TCELL26:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_BLI2UB_TRACE_TREADY</td><td>input</td><td>TCELL26:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_BLI2UB_TRIG</td><td>input</td><td>TCELL26:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_BLI2UB_UART_RX</td><td>input</td><td>TCELL26:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_BLOCK_PERIODIC_CAL</td><td>input</td><td>TCELL26:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_CAL_BUSY</td><td>output</td><td>TCELL26:OUT.18.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_CAL_DONE</td><td>output</td><td>TCELL26:OUT.19.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_CSSD_CLKSTP_BCAST</td><td>output</td><td>TCELL27:OUT.3.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_CSSD_TRIG_IN_N_EXT</td><td>input</td><td>TCELL26:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_EXMON_CLEAR_IN</td><td>input</td><td>TCELL26:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_EXMON_CLEAR_OUT</td><td>output</td><td>TCELL27:OUT.4.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_ILA2BLI_ACK</td><td>output</td><td>TCELL27:OUT.26.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_ILA2BLI_TRIG</td><td>output</td><td>TCELL27:OUT.27.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_LPDDRMC_SPARE0_0</td><td>output</td><td>TCELL0:OUT.0.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_LPDDRMC_SPARE0_1</td><td>output</td><td>TCELL0:OUT.1.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_LPDDRMC_SPARE0_2</td><td>output</td><td>TCELL0:OUT.2.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_LPDDRMC_SPARE0_3</td><td>output</td><td>TCELL0:OUT.3.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_LPDDRMC_SPARE0_4</td><td>output</td><td>TCELL0:OUT.4.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_LPDDRMC_SPARE0_5</td><td>output</td><td>TCELL0:OUT.5.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_LPDDRMC_SPARE1</td><td>output</td><td>TCELL27:OUT.5.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_LPDDRMC_SPARE2</td><td>input</td><td>TCELL14:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_REF_ACK_0_0</td><td>output</td><td>TCELL26:OUT.15.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_REF_ACK_0_1</td><td>output</td><td>TCELL26:OUT.14.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_REF_ACK_0_2</td><td>output</td><td>TCELL26:OUT.13.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_REF_ACK_0_3</td><td>output</td><td>TCELL26:OUT.12.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_REF_ACK_1_0</td><td>output</td><td>TCELL26:OUT.17.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_REF_ACK_1_1</td><td>output</td><td>TCELL26:OUT.16.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_REF_RANK_EN_0_0</td><td>input</td><td>TCELL26:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_REF_RANK_EN_0_1</td><td>input</td><td>TCELL26:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_REF_RANK_EN_0_2</td><td>input</td><td>TCELL25:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_REF_RANK_EN_0_3</td><td>input</td><td>TCELL25:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_REF_RANK_EN_1_0</td><td>input</td><td>TCELL26:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_REF_RANK_EN_1_1</td><td>input</td><td>TCELL26:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_REF_USR_PORT_AVAILABLE</td><td>output</td><td>TCELL26:OUT.11.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_IN_EXT0</td><td>input</td><td>TCELL32:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_IN_EXT1</td><td>input</td><td>TCELL15:IMUX.BYP.9.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_IN_EXT10</td><td>input</td><td>TCELL48:IMUX.BYP.9.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_IN_EXT11</td><td>input</td><td>TCELL44:IMUX.BYP.11.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_IN_EXT12</td><td>input</td><td>TCELL45:IMUX.BYP.8.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_IN_EXT2</td><td>input</td><td>TCELL59:IMUX.BYP.7.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_IN_EXT3</td><td>input</td><td>TCELL21:IMUX.BYP.6.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_IN_EXT4</td><td>input</td><td>TCELL21:IMUX.BYP.12.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_IN_EXT5</td><td>input</td><td>TCELL2:IMUX.BYP.11.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_IN_EXT6</td><td>input</td><td>TCELL39:IMUX.BYP.7.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_IN_EXT7</td><td>input</td><td>TCELL10:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_IN_EXT8</td><td>input</td><td>TCELL5:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_IN_EXT9</td><td>input</td><td>TCELL31:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT0</td><td>input</td><td>TCELL29:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT1</td><td>input</td><td>TCELL58:IMUX.BYP.7.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT10</td><td>input</td><td>TCELL54:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT11</td><td>input</td><td>TCELL18:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT12</td><td>input</td><td>TCELL2:IMUX.BYP.9.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT2</td><td>input</td><td>TCELL24:IMUX.BYP.9.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT3</td><td>input</td><td>TCELL17:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT4</td><td>input</td><td>TCELL35:IMUX.BYP.8.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT5</td><td>input</td><td>TCELL11:IMUX.BYP.9.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT6</td><td>input</td><td>TCELL51:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT7</td><td>input</td><td>TCELL45:IMUX.BYP.11.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT8</td><td>input</td><td>TCELL23:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT9</td><td>input</td><td>TCELL26:IMUX.BYP.9.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_DDRMC0</td><td>output</td><td>TCELL26:OUT.29.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_DDRMC1</td><td>output</td><td>TCELL26:OUT.28.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_DDRMC2</td><td>output</td><td>TCELL26:OUT.27.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_DDRMC3</td><td>output</td><td>TCELL26:OUT.26.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_DDRMC4</td><td>output</td><td>TCELL26:OUT.25.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_DDRMC5</td><td>output</td><td>TCELL26:OUT.24.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_DDRMC6</td><td>output</td><td>TCELL26:OUT.23.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_DDRMC7</td><td>output</td><td>TCELL26:OUT.22.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_DDRMC8</td><td>output</td><td>TCELL26:OUT.21.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_DDRMC9</td><td>output</td><td>TCELL26:OUT.20.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CLK_N_EXT</td><td>input</td><td>TCELL49:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CNTRL_CHNL_IN_EXT_DDRMC0</td><td>input</td><td>TCELL6:IMUX.BYP.9.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CNTRL_CHNL_IN_EXT_DDRMC1</td><td>input</td><td>TCELL37:IMUX.BYP.7.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CNTRL_CHNL_OUT_EXT_DDRMC0</td><td>output</td><td>TCELL26:OUT.31.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_CNTRL_CHNL_OUT_EXT_DDRMC1</td><td>output</td><td>TCELL26:OUT.30.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_EDT_UPDT_N_EXT</td><td>input</td><td>TCELL27:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_EN_N_EXT</td><td>input</td><td>TCELL3:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_SCAN_MODE_RST_N_EXT</td><td>input</td><td>TCELL38:IMUX.BYP.8.DELAY</td></tr>

<tr><td>IF_DMC_FABRIC_UB2BLI_ACK</td><td>output</td><td>TCELL27:OUT.6.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_UB2BLI_TRACE_TDATA0</td><td>output</td><td>TCELL27:OUT.23.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_UB2BLI_TRACE_TDATA1</td><td>output</td><td>TCELL27:OUT.22.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_UB2BLI_TRACE_TDATA10</td><td>output</td><td>TCELL27:OUT.13.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_UB2BLI_TRACE_TDATA11</td><td>output</td><td>TCELL27:OUT.12.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_UB2BLI_TRACE_TDATA12</td><td>output</td><td>TCELL27:OUT.11.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_UB2BLI_TRACE_TDATA13</td><td>output</td><td>TCELL27:OUT.10.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_UB2BLI_TRACE_TDATA14</td><td>output</td><td>TCELL27:OUT.9.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_UB2BLI_TRACE_TDATA15</td><td>output</td><td>TCELL27:OUT.8.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_UB2BLI_TRACE_TDATA2</td><td>output</td><td>TCELL27:OUT.21.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_UB2BLI_TRACE_TDATA3</td><td>output</td><td>TCELL27:OUT.20.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_UB2BLI_TRACE_TDATA4</td><td>output</td><td>TCELL27:OUT.19.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_UB2BLI_TRACE_TDATA5</td><td>output</td><td>TCELL27:OUT.18.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_UB2BLI_TRACE_TDATA6</td><td>output</td><td>TCELL27:OUT.17.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_UB2BLI_TRACE_TDATA7</td><td>output</td><td>TCELL27:OUT.16.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_UB2BLI_TRACE_TDATA8</td><td>output</td><td>TCELL27:OUT.15.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_UB2BLI_TRACE_TDATA9</td><td>output</td><td>TCELL27:OUT.14.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_UB2BLI_TRACE_TVALID</td><td>output</td><td>TCELL27:OUT.24.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_UB2BLI_TRIG</td><td>output</td><td>TCELL27:OUT.7.TMIN</td></tr>

<tr><td>IF_DMC_FABRIC_UB2BLI_UART_TX</td><td>output</td><td>TCELL27:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2MC_DIV_CLK</td><td>input</td><td>TCELL56:IMUX.CTRL.0</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_CTRL_CLK</td><td>input</td><td>TCELL56:IMUX.CTRL.1</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_DYNAMIC_DCI_TS0</td><td>input</td><td>TCELL55:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_DYNAMIC_DCI_TS1</td><td>input</td><td>TCELL55:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_DYNAMIC_DCI_TS2</td><td>input</td><td>TCELL55:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_DYNAMIC_DCI_TS3</td><td>input</td><td>TCELL55:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_DYNAMIC_DCI_TS4</td><td>input</td><td>TCELL55:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_DYNAMIC_DCI_TS5</td><td>input</td><td>TCELL55:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_FIFO_CLK</td><td>input</td><td>TCELL56:IMUX.CTRL.2</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IBUF_DISABLE0</td><td>input</td><td>TCELL55:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IBUF_DISABLE1</td><td>input</td><td>TCELL55:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IBUF_DISABLE2</td><td>input</td><td>TCELL55:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IBUF_DISABLE3</td><td>input</td><td>TCELL55:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IBUF_DISABLE4</td><td>input</td><td>TCELL55:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IBUF_DISABLE5</td><td>input</td><td>TCELL55:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IDELAY_EN_VTC0</td><td>input</td><td>TCELL57:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IDELAY_EN_VTC1</td><td>input</td><td>TCELL57:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IDELAY_EN_VTC2</td><td>input</td><td>TCELL57:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IDELAY_EN_VTC3</td><td>input</td><td>TCELL57:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IDELAY_EN_VTC4</td><td>input</td><td>TCELL57:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IDELAY_EN_VTC5</td><td>input</td><td>TCELL57:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CE0</td><td>input</td><td>TCELL56:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CE1</td><td>input</td><td>TCELL56:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CE2</td><td>input</td><td>TCELL55:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CE3</td><td>input</td><td>TCELL55:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CE4</td><td>input</td><td>TCELL55:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CE5</td><td>input</td><td>TCELL55:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN0</td><td>input</td><td>TCELL57:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN1</td><td>input</td><td>TCELL57:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN10</td><td>input</td><td>TCELL57:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN11</td><td>input</td><td>TCELL57:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN12</td><td>input</td><td>TCELL57:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN13</td><td>input</td><td>TCELL57:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN14</td><td>input</td><td>TCELL57:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN15</td><td>input</td><td>TCELL57:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN16</td><td>input</td><td>TCELL57:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN17</td><td>input</td><td>TCELL57:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN18</td><td>input</td><td>TCELL57:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN19</td><td>input</td><td>TCELL57:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN2</td><td>input</td><td>TCELL57:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN20</td><td>input</td><td>TCELL57:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN21</td><td>input</td><td>TCELL56:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN22</td><td>input</td><td>TCELL56:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN23</td><td>input</td><td>TCELL56:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN24</td><td>input</td><td>TCELL56:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN25</td><td>input</td><td>TCELL56:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN26</td><td>input</td><td>TCELL56:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN27</td><td>input</td><td>TCELL56:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN28</td><td>input</td><td>TCELL56:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN29</td><td>input</td><td>TCELL56:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN3</td><td>input</td><td>TCELL57:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN30</td><td>input</td><td>TCELL56:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN31</td><td>input</td><td>TCELL56:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN32</td><td>input</td><td>TCELL56:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN33</td><td>input</td><td>TCELL56:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN34</td><td>input</td><td>TCELL56:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN35</td><td>input</td><td>TCELL56:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN36</td><td>input</td><td>TCELL56:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN37</td><td>input</td><td>TCELL56:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN38</td><td>input</td><td>TCELL56:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN39</td><td>input</td><td>TCELL56:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN4</td><td>input</td><td>TCELL57:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN40</td><td>input</td><td>TCELL56:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN41</td><td>input</td><td>TCELL56:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN42</td><td>input</td><td>TCELL56:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN43</td><td>input</td><td>TCELL56:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN44</td><td>input</td><td>TCELL56:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN45</td><td>input</td><td>TCELL56:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN46</td><td>input</td><td>TCELL56:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN47</td><td>input</td><td>TCELL56:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN48</td><td>input</td><td>TCELL56:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN49</td><td>input</td><td>TCELL56:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN5</td><td>input</td><td>TCELL57:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN50</td><td>input</td><td>TCELL56:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN51</td><td>input</td><td>TCELL56:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN52</td><td>input</td><td>TCELL56:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN53</td><td>input</td><td>TCELL56:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN6</td><td>input</td><td>TCELL57:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN7</td><td>input</td><td>TCELL57:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN8</td><td>input</td><td>TCELL57:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN9</td><td>input</td><td>TCELL57:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_INC0</td><td>input</td><td>TCELL56:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_INC1</td><td>input</td><td>TCELL56:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_INC2</td><td>input</td><td>TCELL56:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_INC3</td><td>input</td><td>TCELL56:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_INC4</td><td>input</td><td>TCELL56:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_INC5</td><td>input</td><td>TCELL56:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_LD0</td><td>input</td><td>TCELL56:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_LD1</td><td>input</td><td>TCELL56:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_LD2</td><td>input</td><td>TCELL56:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_LD3</td><td>input</td><td>TCELL56:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_LD4</td><td>input</td><td>TCELL56:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_LD5</td><td>input</td><td>TCELL56:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_KEEPER_EN0</td><td>input</td><td>TCELL58:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_KEEPER_EN1</td><td>input</td><td>TCELL58:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_KEEPER_EN2</td><td>input</td><td>TCELL58:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_KEEPER_EN3</td><td>input</td><td>TCELL58:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_KEEPER_EN4</td><td>input</td><td>TCELL58:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_KEEPER_EN5</td><td>input</td><td>TCELL58:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_LP_RX_DIS_OR_TERM_EN0</td><td>input</td><td>TCELL57:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_LP_RX_DIS_OR_TERM_EN1</td><td>input</td><td>TCELL57:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_LP_RX_DIS_OR_TERM_EN2</td><td>input</td><td>TCELL57:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_LP_TX_O_OR_PU_EN_0_0</td><td>input</td><td>TCELL57:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_LP_TX_O_OR_PU_EN_0_1</td><td>input</td><td>TCELL57:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_LP_TX_O_OR_PU_EN_0_2</td><td>input</td><td>TCELL57:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_LP_TX_O_OR_PU_EN_1_0</td><td>input</td><td>TCELL57:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_LP_TX_O_OR_PU_EN_1_1</td><td>input</td><td>TCELL57:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_LP_TX_O_OR_PU_EN_1_2</td><td>input</td><td>TCELL57:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_LP_TX_T_OR_PD_EN_0_0</td><td>input</td><td>TCELL57:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_LP_TX_T_OR_PD_EN_0_1</td><td>input</td><td>TCELL57:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_LP_TX_T_OR_PD_EN_0_2</td><td>input</td><td>TCELL57:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_ODELAY_EN_VTC0</td><td>input</td><td>TCELL57:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_ODELAY_EN_VTC1</td><td>input</td><td>TCELL57:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_ODELAY_EN_VTC2</td><td>input</td><td>TCELL57:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_ODELAY_EN_VTC3</td><td>input</td><td>TCELL57:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_ODELAY_EN_VTC4</td><td>input</td><td>TCELL57:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_ODELAY_EN_VTC5</td><td>input</td><td>TCELL57:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_PD_EN_1_0</td><td>input</td><td>TCELL57:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_PD_EN_1_1</td><td>input</td><td>TCELL57:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_PD_EN_1_2</td><td>input</td><td>TCELL57:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_RST</td><td>input</td><td>TCELL55:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_RXBIT_RST0</td><td>input</td><td>TCELL55:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_RXBIT_RST1</td><td>input</td><td>TCELL55:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_RXBIT_RST2</td><td>input</td><td>TCELL55:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_RXBIT_RST3</td><td>input</td><td>TCELL55:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_RXBIT_RST4</td><td>input</td><td>TCELL55:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_RXBIT_RST5</td><td>input</td><td>TCELL55:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_TXBIT_RST0</td><td>input</td><td>TCELL55:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_TXBIT_RST1</td><td>input</td><td>TCELL55:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_TXBIT_RST2</td><td>input</td><td>TCELL55:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_TXBIT_RST3</td><td>input</td><td>TCELL55:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_TXBIT_RST4</td><td>input</td><td>TCELL55:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2PHY_TXBIT_RST5</td><td>input</td><td>TCELL55:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2RIU_NIBBLE_SEL</td><td>input</td><td>TCELL59:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_CLB2RIU_WR_EN</td><td>input</td><td>TCELL58:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_IOB2CLB_DFT0</td><td>output</td><td>TCELL57:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_IOB2CLB_DFT1</td><td>output</td><td>TCELL57:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_IOB2CLB_DFT2</td><td>output</td><td>TCELL57:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_IOB2CLB_DFT3</td><td>output</td><td>TCELL57:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_IOB2CLB_DFT4</td><td>output</td><td>TCELL57:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_IOB2CLB_DFT5</td><td>output</td><td>TCELL57:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL55:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_FIXDLY_RDY</td><td>output</td><td>TCELL55:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_GT_STATUS</td><td>output</td><td>TCELL55:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT0</td><td>output</td><td>TCELL57:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT1</td><td>output</td><td>TCELL57:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT10</td><td>output</td><td>TCELL57:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT11</td><td>output</td><td>TCELL57:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT12</td><td>output</td><td>TCELL57:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT13</td><td>output</td><td>TCELL57:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT14</td><td>output</td><td>TCELL57:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT15</td><td>output</td><td>TCELL57:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT16</td><td>output</td><td>TCELL57:OUT.2.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT17</td><td>output</td><td>TCELL57:OUT.1.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT18</td><td>output</td><td>TCELL57:OUT.0.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT19</td><td>output</td><td>TCELL56:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT2</td><td>output</td><td>TCELL57:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT20</td><td>output</td><td>TCELL56:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT21</td><td>output</td><td>TCELL56:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT22</td><td>output</td><td>TCELL56:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT23</td><td>output</td><td>TCELL56:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT24</td><td>output</td><td>TCELL56:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT25</td><td>output</td><td>TCELL56:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT26</td><td>output</td><td>TCELL56:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT27</td><td>output</td><td>TCELL56:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT28</td><td>output</td><td>TCELL56:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT29</td><td>output</td><td>TCELL56:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT3</td><td>output</td><td>TCELL57:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT30</td><td>output</td><td>TCELL56:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT31</td><td>output</td><td>TCELL56:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT32</td><td>output</td><td>TCELL56:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT33</td><td>output</td><td>TCELL56:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT34</td><td>output</td><td>TCELL56:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT35</td><td>output</td><td>TCELL56:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT36</td><td>output</td><td>TCELL56:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT37</td><td>output</td><td>TCELL56:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT38</td><td>output</td><td>TCELL56:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT39</td><td>output</td><td>TCELL56:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT4</td><td>output</td><td>TCELL57:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT40</td><td>output</td><td>TCELL56:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT41</td><td>output</td><td>TCELL56:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT42</td><td>output</td><td>TCELL56:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT43</td><td>output</td><td>TCELL56:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT44</td><td>output</td><td>TCELL56:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT45</td><td>output</td><td>TCELL56:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT46</td><td>output</td><td>TCELL56:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT47</td><td>output</td><td>TCELL56:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT48</td><td>output</td><td>TCELL56:OUT.2.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT49</td><td>output</td><td>TCELL56:OUT.1.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT5</td><td>output</td><td>TCELL57:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT50</td><td>output</td><td>TCELL55:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT51</td><td>output</td><td>TCELL55:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT52</td><td>output</td><td>TCELL55:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT53</td><td>output</td><td>TCELL55:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT6</td><td>output</td><td>TCELL57:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT7</td><td>output</td><td>TCELL57:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT8</td><td>output</td><td>TCELL57:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT9</td><td>output</td><td>TCELL57:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_LP_I_0_0</td><td>output</td><td>TCELL57:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_LP_I_0_1</td><td>output</td><td>TCELL57:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_LP_I_0_2</td><td>output</td><td>TCELL57:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_LP_I_1_0</td><td>output</td><td>TCELL57:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_LP_I_1_1</td><td>output</td><td>TCELL57:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_LP_I_1_2</td><td>output</td><td>TCELL57:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_MASTER_PD</td><td>output</td><td>TCELL55:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_PHY2CLB_PHY_RDY</td><td>output</td><td>TCELL55:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P0_RIU2CLB_VALID</td><td>output</td><td>TCELL57:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2MC_DIV_CLK</td><td>input</td><td>TCELL22:IMUX.CTRL.0</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_CTRL_CLK</td><td>input</td><td>TCELL22:IMUX.CTRL.1</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_DLYCTL_EN_VTC</td><td>input</td><td>TCELL22:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_DYNAMIC_DCI_TS0</td><td>input</td><td>TCELL22:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_DYNAMIC_DCI_TS1</td><td>input</td><td>TCELL22:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_DYNAMIC_DCI_TS2</td><td>input</td><td>TCELL22:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_DYNAMIC_DCI_TS3</td><td>input</td><td>TCELL22:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_DYNAMIC_DCI_TS4</td><td>input</td><td>TCELL22:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_DYNAMIC_DCI_TS5</td><td>input</td><td>TCELL22:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_FIFO_CLK</td><td>input</td><td>TCELL22:IMUX.CTRL.2</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL22:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IBUF_DISABLE0</td><td>input</td><td>TCELL22:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IBUF_DISABLE1</td><td>input</td><td>TCELL22:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IBUF_DISABLE2</td><td>input</td><td>TCELL22:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IBUF_DISABLE3</td><td>input</td><td>TCELL22:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IBUF_DISABLE4</td><td>input</td><td>TCELL22:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IBUF_DISABLE5</td><td>input</td><td>TCELL22:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IDELAY_EN_VTC0</td><td>input</td><td>TCELL24:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IDELAY_EN_VTC1</td><td>input</td><td>TCELL24:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IDELAY_EN_VTC2</td><td>input</td><td>TCELL24:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IDELAY_EN_VTC3</td><td>input</td><td>TCELL24:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IDELAY_EN_VTC4</td><td>input</td><td>TCELL24:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IDELAY_EN_VTC5</td><td>input</td><td>TCELL24:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CE0</td><td>input</td><td>TCELL23:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CE1</td><td>input</td><td>TCELL23:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CE2</td><td>input</td><td>TCELL22:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CE3</td><td>input</td><td>TCELL22:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CE4</td><td>input</td><td>TCELL22:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CE5</td><td>input</td><td>TCELL22:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN0</td><td>input</td><td>TCELL24:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN1</td><td>input</td><td>TCELL24:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN10</td><td>input</td><td>TCELL24:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN11</td><td>input</td><td>TCELL24:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN12</td><td>input</td><td>TCELL24:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN13</td><td>input</td><td>TCELL24:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN14</td><td>input</td><td>TCELL24:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN15</td><td>input</td><td>TCELL24:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN16</td><td>input</td><td>TCELL24:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN17</td><td>input</td><td>TCELL24:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN18</td><td>input</td><td>TCELL24:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN19</td><td>input</td><td>TCELL24:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN2</td><td>input</td><td>TCELL24:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN20</td><td>input</td><td>TCELL24:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN21</td><td>input</td><td>TCELL24:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN22</td><td>input</td><td>TCELL24:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN23</td><td>input</td><td>TCELL24:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN24</td><td>input</td><td>TCELL24:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN25</td><td>input</td><td>TCELL24:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN26</td><td>input</td><td>TCELL24:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN27</td><td>input</td><td>TCELL24:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN28</td><td>input</td><td>TCELL23:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN29</td><td>input</td><td>TCELL23:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN3</td><td>input</td><td>TCELL24:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN30</td><td>input</td><td>TCELL23:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN31</td><td>input</td><td>TCELL23:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN32</td><td>input</td><td>TCELL23:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN33</td><td>input</td><td>TCELL23:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN34</td><td>input</td><td>TCELL23:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN35</td><td>input</td><td>TCELL23:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN36</td><td>input</td><td>TCELL23:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN37</td><td>input</td><td>TCELL23:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN38</td><td>input</td><td>TCELL23:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN39</td><td>input</td><td>TCELL23:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN4</td><td>input</td><td>TCELL24:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN40</td><td>input</td><td>TCELL23:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN41</td><td>input</td><td>TCELL23:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN42</td><td>input</td><td>TCELL23:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN43</td><td>input</td><td>TCELL23:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN44</td><td>input</td><td>TCELL23:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN45</td><td>input</td><td>TCELL23:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN46</td><td>input</td><td>TCELL23:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN47</td><td>input</td><td>TCELL23:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN48</td><td>input</td><td>TCELL23:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN49</td><td>input</td><td>TCELL23:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN5</td><td>input</td><td>TCELL24:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN50</td><td>input</td><td>TCELL23:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN51</td><td>input</td><td>TCELL23:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN52</td><td>input</td><td>TCELL23:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN53</td><td>input</td><td>TCELL23:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN6</td><td>input</td><td>TCELL24:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN7</td><td>input</td><td>TCELL24:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN8</td><td>input</td><td>TCELL24:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN9</td><td>input</td><td>TCELL24:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_INC0</td><td>input</td><td>TCELL23:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_INC1</td><td>input</td><td>TCELL23:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_INC2</td><td>input</td><td>TCELL23:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_INC3</td><td>input</td><td>TCELL23:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_INC4</td><td>input</td><td>TCELL23:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_INC5</td><td>input</td><td>TCELL23:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_LD0</td><td>input</td><td>TCELL23:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_LD1</td><td>input</td><td>TCELL23:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_LD2</td><td>input</td><td>TCELL23:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_LD3</td><td>input</td><td>TCELL23:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_LD4</td><td>input</td><td>TCELL23:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_LD5</td><td>input</td><td>TCELL23:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_SEL0</td><td>input</td><td>TCELL24:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_SEL1</td><td>input</td><td>TCELL24:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_SEL2</td><td>input</td><td>TCELL24:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_SEL3</td><td>input</td><td>TCELL24:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_SEL4</td><td>input</td><td>TCELL24:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_SEL5</td><td>input</td><td>TCELL24:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_KEEPER_EN0</td><td>input</td><td>TCELL25:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_KEEPER_EN1</td><td>input</td><td>TCELL25:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_KEEPER_EN2</td><td>input</td><td>TCELL25:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_KEEPER_EN3</td><td>input</td><td>TCELL25:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_KEEPER_EN4</td><td>input</td><td>TCELL25:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_KEEPER_EN5</td><td>input</td><td>TCELL25:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_LP_RX_DIS_OR_TERM_EN0</td><td>input</td><td>TCELL25:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_LP_RX_DIS_OR_TERM_EN1</td><td>input</td><td>TCELL25:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_LP_RX_DIS_OR_TERM_EN2</td><td>input</td><td>TCELL24:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_LP_TX_O_OR_PU_EN_0_0</td><td>input</td><td>TCELL25:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_LP_TX_O_OR_PU_EN_0_1</td><td>input</td><td>TCELL25:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_LP_TX_O_OR_PU_EN_0_2</td><td>input</td><td>TCELL25:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_LP_TX_O_OR_PU_EN_1_0</td><td>input</td><td>TCELL25:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_LP_TX_O_OR_PU_EN_1_1</td><td>input</td><td>TCELL25:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_LP_TX_O_OR_PU_EN_1_2</td><td>input</td><td>TCELL25:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_LP_TX_T_OR_PD_EN_0_0</td><td>input</td><td>TCELL25:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_LP_TX_T_OR_PD_EN_0_1</td><td>input</td><td>TCELL25:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_LP_TX_T_OR_PD_EN_0_2</td><td>input</td><td>TCELL25:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_ODELAY_EN_VTC0</td><td>input</td><td>TCELL24:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_ODELAY_EN_VTC1</td><td>input</td><td>TCELL24:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_ODELAY_EN_VTC2</td><td>input</td><td>TCELL24:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_ODELAY_EN_VTC3</td><td>input</td><td>TCELL24:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_ODELAY_EN_VTC4</td><td>input</td><td>TCELL24:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_ODELAY_EN_VTC5</td><td>input</td><td>TCELL24:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_PD_EN_1_0</td><td>input</td><td>TCELL25:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_PD_EN_1_1</td><td>input</td><td>TCELL25:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_PD_EN_1_2</td><td>input</td><td>TCELL25:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_RDEN0</td><td>input</td><td>TCELL22:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_RDEN1</td><td>input</td><td>TCELL22:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_RDEN2</td><td>input</td><td>TCELL22:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_RDEN3</td><td>input</td><td>TCELL22:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_RST</td><td>input</td><td>TCELL21:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_RXBIT_RST0</td><td>input</td><td>TCELL22:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_RXBIT_RST1</td><td>input</td><td>TCELL22:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_RXBIT_RST2</td><td>input</td><td>TCELL22:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_RXBIT_RST3</td><td>input</td><td>TCELL22:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_RXBIT_RST4</td><td>input</td><td>TCELL22:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_RXBIT_RST5</td><td>input</td><td>TCELL22:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_TXBIT_RST0</td><td>input</td><td>TCELL22:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_TXBIT_RST1</td><td>input</td><td>TCELL21:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_TXBIT_RST2</td><td>input</td><td>TCELL21:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_TXBIT_RST3</td><td>input</td><td>TCELL21:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_TXBIT_RST4</td><td>input</td><td>TCELL21:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_TXBIT_RST5</td><td>input</td><td>TCELL21:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_T_TXBIT0</td><td>input</td><td>TCELL22:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_T_TXBIT1</td><td>input</td><td>TCELL22:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_T_TXBIT2</td><td>input</td><td>TCELL22:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_T_TXBIT3</td><td>input</td><td>TCELL22:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_T_TXBIT4</td><td>input</td><td>TCELL22:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_T_TXBIT5</td><td>input</td><td>TCELL22:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WREN0</td><td>input</td><td>TCELL22:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WREN1</td><td>input</td><td>TCELL22:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WREN2</td><td>input</td><td>TCELL22:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WREN3</td><td>input</td><td>TCELL22:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ0_0</td><td>input</td><td>TCELL21:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ0_1</td><td>input</td><td>TCELL21:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ0_2</td><td>input</td><td>TCELL21:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ0_3</td><td>input</td><td>TCELL21:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ0_4</td><td>input</td><td>TCELL21:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ0_5</td><td>input</td><td>TCELL21:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ0_6</td><td>input</td><td>TCELL21:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ0_7</td><td>input</td><td>TCELL21:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ1_0</td><td>input</td><td>TCELL21:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ1_1</td><td>input</td><td>TCELL21:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ1_2</td><td>input</td><td>TCELL21:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ1_3</td><td>input</td><td>TCELL21:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ1_4</td><td>input</td><td>TCELL21:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ1_5</td><td>input</td><td>TCELL21:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ1_6</td><td>input</td><td>TCELL21:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ1_7</td><td>input</td><td>TCELL21:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ2_0</td><td>input</td><td>TCELL21:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ2_1</td><td>input</td><td>TCELL21:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ2_2</td><td>input</td><td>TCELL21:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ2_3</td><td>input</td><td>TCELL21:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ2_4</td><td>input</td><td>TCELL21:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ2_5</td><td>input</td><td>TCELL21:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ2_6</td><td>input</td><td>TCELL21:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ2_7</td><td>input</td><td>TCELL21:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ3_0</td><td>input</td><td>TCELL21:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ3_1</td><td>input</td><td>TCELL21:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ3_2</td><td>input</td><td>TCELL21:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ3_3</td><td>input</td><td>TCELL21:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ3_4</td><td>input</td><td>TCELL21:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ3_5</td><td>input</td><td>TCELL21:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ3_6</td><td>input</td><td>TCELL21:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ3_7</td><td>input</td><td>TCELL21:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ4_0</td><td>input</td><td>TCELL22:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ4_1</td><td>input</td><td>TCELL22:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ4_2</td><td>input</td><td>TCELL22:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ4_3</td><td>input</td><td>TCELL22:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ4_4</td><td>input</td><td>TCELL22:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ4_5</td><td>input</td><td>TCELL22:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ4_6</td><td>input</td><td>TCELL22:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ4_7</td><td>input</td><td>TCELL22:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ5_0</td><td>input</td><td>TCELL23:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ5_1</td><td>input</td><td>TCELL23:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ5_2</td><td>input</td><td>TCELL23:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ5_3</td><td>input</td><td>TCELL23:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ5_4</td><td>input</td><td>TCELL23:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ5_5</td><td>input</td><td>TCELL23:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ5_6</td><td>input</td><td>TCELL23:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ5_7</td><td>input</td><td>TCELL23:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_ADDR0</td><td>input</td><td>TCELL25:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_ADDR1</td><td>input</td><td>TCELL25:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_ADDR2</td><td>input</td><td>TCELL25:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_ADDR3</td><td>input</td><td>TCELL25:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_ADDR4</td><td>input</td><td>TCELL25:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_ADDR5</td><td>input</td><td>TCELL25:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_ADDR6</td><td>input</td><td>TCELL25:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_ADDR7</td><td>input</td><td>TCELL25:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_NIBBLE_SEL</td><td>input</td><td>TCELL26:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA0</td><td>input</td><td>TCELL25:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA1</td><td>input</td><td>TCELL25:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA10</td><td>input</td><td>TCELL25:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA11</td><td>input</td><td>TCELL25:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA12</td><td>input</td><td>TCELL25:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA13</td><td>input</td><td>TCELL25:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA14</td><td>input</td><td>TCELL25:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA15</td><td>input</td><td>TCELL25:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA2</td><td>input</td><td>TCELL25:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA3</td><td>input</td><td>TCELL25:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA4</td><td>input</td><td>TCELL25:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA5</td><td>input</td><td>TCELL25:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA6</td><td>input</td><td>TCELL25:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA7</td><td>input</td><td>TCELL25:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA8</td><td>input</td><td>TCELL25:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA9</td><td>input</td><td>TCELL25:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_CLB2RIU_WR_EN</td><td>input</td><td>TCELL25:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_IOB2CLB_DFT0</td><td>output</td><td>TCELL25:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_IOB2CLB_DFT1</td><td>output</td><td>TCELL25:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_IOB2CLB_DFT2</td><td>output</td><td>TCELL25:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_IOB2CLB_DFT3</td><td>output</td><td>TCELL25:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_IOB2CLB_DFT4</td><td>output</td><td>TCELL25:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_IOB2CLB_DFT5</td><td>output</td><td>TCELL25:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL23:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_FIXDLY_RDY</td><td>output</td><td>TCELL23:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_GT_STATUS</td><td>output</td><td>TCELL23:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT0</td><td>output</td><td>TCELL25:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT1</td><td>output</td><td>TCELL25:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT10</td><td>output</td><td>TCELL24:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT11</td><td>output</td><td>TCELL24:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT12</td><td>output</td><td>TCELL24:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT13</td><td>output</td><td>TCELL24:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT14</td><td>output</td><td>TCELL24:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT15</td><td>output</td><td>TCELL24:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT16</td><td>output</td><td>TCELL24:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT17</td><td>output</td><td>TCELL24:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT18</td><td>output</td><td>TCELL24:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT19</td><td>output</td><td>TCELL24:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT2</td><td>output</td><td>TCELL25:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT20</td><td>output</td><td>TCELL24:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT21</td><td>output</td><td>TCELL24:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT22</td><td>output</td><td>TCELL24:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT23</td><td>output</td><td>TCELL24:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT24</td><td>output</td><td>TCELL24:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT25</td><td>output</td><td>TCELL24:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT26</td><td>output</td><td>TCELL24:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT27</td><td>output</td><td>TCELL24:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT28</td><td>output</td><td>TCELL24:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT29</td><td>output</td><td>TCELL24:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT3</td><td>output</td><td>TCELL25:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT30</td><td>output</td><td>TCELL24:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT31</td><td>output</td><td>TCELL24:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT32</td><td>output</td><td>TCELL24:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT33</td><td>output</td><td>TCELL24:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT34</td><td>output</td><td>TCELL24:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT35</td><td>output</td><td>TCELL24:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT36</td><td>output</td><td>TCELL24:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT37</td><td>output</td><td>TCELL23:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT38</td><td>output</td><td>TCELL23:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT39</td><td>output</td><td>TCELL23:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT4</td><td>output</td><td>TCELL25:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT40</td><td>output</td><td>TCELL23:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT41</td><td>output</td><td>TCELL23:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT42</td><td>output</td><td>TCELL23:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT43</td><td>output</td><td>TCELL23:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT44</td><td>output</td><td>TCELL23:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT45</td><td>output</td><td>TCELL23:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT46</td><td>output</td><td>TCELL23:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT47</td><td>output</td><td>TCELL23:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT48</td><td>output</td><td>TCELL23:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT49</td><td>output</td><td>TCELL23:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT5</td><td>output</td><td>TCELL25:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT50</td><td>output</td><td>TCELL23:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT51</td><td>output</td><td>TCELL23:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT52</td><td>output</td><td>TCELL23:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT53</td><td>output</td><td>TCELL23:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT6</td><td>output</td><td>TCELL25:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT7</td><td>output</td><td>TCELL25:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT8</td><td>output</td><td>TCELL24:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT9</td><td>output</td><td>TCELL24:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_LP_I_0_0</td><td>output</td><td>TCELL25:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_LP_I_0_1</td><td>output</td><td>TCELL25:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_LP_I_0_2</td><td>output</td><td>TCELL25:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_LP_I_1_0</td><td>output</td><td>TCELL25:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_LP_I_1_1</td><td>output</td><td>TCELL25:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_LP_I_1_2</td><td>output</td><td>TCELL25:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_MASTER_PD</td><td>output</td><td>TCELL23:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_PHY_RDY</td><td>output</td><td>TCELL23:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ0_0</td><td>output</td><td>TCELL21:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ0_1</td><td>output</td><td>TCELL21:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ0_2</td><td>output</td><td>TCELL21:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ0_3</td><td>output</td><td>TCELL21:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ0_4</td><td>output</td><td>TCELL21:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ0_5</td><td>output</td><td>TCELL21:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ0_6</td><td>output</td><td>TCELL21:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ0_7</td><td>output</td><td>TCELL21:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ1_0</td><td>output</td><td>TCELL22:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ1_1</td><td>output</td><td>TCELL21:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ1_2</td><td>output</td><td>TCELL22:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ1_3</td><td>output</td><td>TCELL21:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ1_4</td><td>output</td><td>TCELL22:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ1_5</td><td>output</td><td>TCELL21:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ1_6</td><td>output</td><td>TCELL22:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ1_7</td><td>output</td><td>TCELL21:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ2_0</td><td>output</td><td>TCELL22:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ2_1</td><td>output</td><td>TCELL22:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ2_2</td><td>output</td><td>TCELL22:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ2_3</td><td>output</td><td>TCELL22:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ2_4</td><td>output</td><td>TCELL22:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ2_5</td><td>output</td><td>TCELL22:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ2_6</td><td>output</td><td>TCELL22:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ2_7</td><td>output</td><td>TCELL22:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ3_0</td><td>output</td><td>TCELL22:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ3_1</td><td>output</td><td>TCELL22:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ3_2</td><td>output</td><td>TCELL22:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ3_3</td><td>output</td><td>TCELL22:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ3_4</td><td>output</td><td>TCELL22:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ3_5</td><td>output</td><td>TCELL22:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ3_6</td><td>output</td><td>TCELL22:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ3_7</td><td>output</td><td>TCELL22:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ4_0</td><td>output</td><td>TCELL22:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ4_1</td><td>output</td><td>TCELL22:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ4_2</td><td>output</td><td>TCELL22:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ4_3</td><td>output</td><td>TCELL22:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ4_4</td><td>output</td><td>TCELL22:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ4_5</td><td>output</td><td>TCELL22:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ4_6</td><td>output</td><td>TCELL22:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ4_7</td><td>output</td><td>TCELL22:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ5_0</td><td>output</td><td>TCELL23:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ5_1</td><td>output</td><td>TCELL23:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ5_2</td><td>output</td><td>TCELL23:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ5_3</td><td>output</td><td>TCELL23:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ5_4</td><td>output</td><td>TCELL23:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ5_5</td><td>output</td><td>TCELL23:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ5_6</td><td>output</td><td>TCELL23:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ5_7</td><td>output</td><td>TCELL22:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA0</td><td>output</td><td>TCELL26:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA1</td><td>output</td><td>TCELL26:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA10</td><td>output</td><td>TCELL25:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA11</td><td>output</td><td>TCELL25:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA12</td><td>output</td><td>TCELL25:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA13</td><td>output</td><td>TCELL25:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA14</td><td>output</td><td>TCELL25:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA15</td><td>output</td><td>TCELL25:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA2</td><td>output</td><td>TCELL26:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA3</td><td>output</td><td>TCELL26:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA4</td><td>output</td><td>TCELL26:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA5</td><td>output</td><td>TCELL26:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA6</td><td>output</td><td>TCELL26:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA7</td><td>output</td><td>TCELL25:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA8</td><td>output</td><td>TCELL25:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA9</td><td>output</td><td>TCELL25:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P10_RIU2CLB_VALID</td><td>output</td><td>TCELL26:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2MC_DIV_CLK</td><td>input</td><td>TCELL49:IMUX.CTRL.0</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_CTRL_CLK</td><td>input</td><td>TCELL49:IMUX.CTRL.1</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_DYNAMIC_DCI_TS0</td><td>input</td><td>TCELL50:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_DYNAMIC_DCI_TS1</td><td>input</td><td>TCELL50:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_DYNAMIC_DCI_TS2</td><td>input</td><td>TCELL50:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_DYNAMIC_DCI_TS3</td><td>input</td><td>TCELL50:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_DYNAMIC_DCI_TS4</td><td>input</td><td>TCELL50:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_DYNAMIC_DCI_TS5</td><td>input</td><td>TCELL49:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_FIFO_CLK</td><td>input</td><td>TCELL49:IMUX.CTRL.2</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IBUF_DISABLE0</td><td>input</td><td>TCELL50:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IBUF_DISABLE1</td><td>input</td><td>TCELL50:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IBUF_DISABLE2</td><td>input</td><td>TCELL50:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IBUF_DISABLE3</td><td>input</td><td>TCELL50:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IBUF_DISABLE4</td><td>input</td><td>TCELL50:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IBUF_DISABLE5</td><td>input</td><td>TCELL50:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IDELAY_EN_VTC0</td><td>input</td><td>TCELL52:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IDELAY_EN_VTC1</td><td>input</td><td>TCELL52:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IDELAY_EN_VTC2</td><td>input</td><td>TCELL52:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IDELAY_EN_VTC3</td><td>input</td><td>TCELL52:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IDELAY_EN_VTC4</td><td>input</td><td>TCELL52:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IDELAY_EN_VTC5</td><td>input</td><td>TCELL52:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CE0</td><td>input</td><td>TCELL50:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CE1</td><td>input</td><td>TCELL50:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CE2</td><td>input</td><td>TCELL50:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CE3</td><td>input</td><td>TCELL50:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CE4</td><td>input</td><td>TCELL50:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CE5</td><td>input</td><td>TCELL50:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN0</td><td>input</td><td>TCELL52:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN1</td><td>input</td><td>TCELL52:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN10</td><td>input</td><td>TCELL52:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN11</td><td>input</td><td>TCELL52:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN12</td><td>input</td><td>TCELL52:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN13</td><td>input</td><td>TCELL52:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN14</td><td>input</td><td>TCELL52:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN15</td><td>input</td><td>TCELL52:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN16</td><td>input</td><td>TCELL52:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN17</td><td>input</td><td>TCELL52:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN18</td><td>input</td><td>TCELL52:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN19</td><td>input</td><td>TCELL52:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN2</td><td>input</td><td>TCELL52:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN20</td><td>input</td><td>TCELL52:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN21</td><td>input</td><td>TCELL52:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN22</td><td>input</td><td>TCELL52:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN23</td><td>input</td><td>TCELL52:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN24</td><td>input</td><td>TCELL51:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN25</td><td>input</td><td>TCELL51:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN26</td><td>input</td><td>TCELL51:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN27</td><td>input</td><td>TCELL51:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN28</td><td>input</td><td>TCELL51:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN29</td><td>input</td><td>TCELL51:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN3</td><td>input</td><td>TCELL52:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN30</td><td>input</td><td>TCELL51:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN31</td><td>input</td><td>TCELL51:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN32</td><td>input</td><td>TCELL51:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN33</td><td>input</td><td>TCELL51:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN34</td><td>input</td><td>TCELL51:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN35</td><td>input</td><td>TCELL51:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN36</td><td>input</td><td>TCELL51:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN37</td><td>input</td><td>TCELL51:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN38</td><td>input</td><td>TCELL51:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN39</td><td>input</td><td>TCELL51:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN4</td><td>input</td><td>TCELL52:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN40</td><td>input</td><td>TCELL51:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN41</td><td>input</td><td>TCELL51:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN42</td><td>input</td><td>TCELL51:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN43</td><td>input</td><td>TCELL51:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN44</td><td>input</td><td>TCELL51:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN45</td><td>input</td><td>TCELL51:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN46</td><td>input</td><td>TCELL51:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN47</td><td>input</td><td>TCELL51:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN48</td><td>input</td><td>TCELL50:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN49</td><td>input</td><td>TCELL50:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN5</td><td>input</td><td>TCELL52:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN50</td><td>input</td><td>TCELL50:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN51</td><td>input</td><td>TCELL50:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN52</td><td>input</td><td>TCELL50:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN53</td><td>input</td><td>TCELL50:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN6</td><td>input</td><td>TCELL52:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN7</td><td>input</td><td>TCELL52:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN8</td><td>input</td><td>TCELL52:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN9</td><td>input</td><td>TCELL52:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_INC0</td><td>input</td><td>TCELL50:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_INC1</td><td>input</td><td>TCELL50:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_INC2</td><td>input</td><td>TCELL50:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_INC3</td><td>input</td><td>TCELL50:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_INC4</td><td>input</td><td>TCELL50:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_INC5</td><td>input</td><td>TCELL50:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_LD0</td><td>input</td><td>TCELL50:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_LD1</td><td>input</td><td>TCELL50:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_LD2</td><td>input</td><td>TCELL50:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_LD3</td><td>input</td><td>TCELL50:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_LD4</td><td>input</td><td>TCELL50:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_LD5</td><td>input</td><td>TCELL50:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_KEEPER_EN0</td><td>input</td><td>TCELL53:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_KEEPER_EN1</td><td>input</td><td>TCELL53:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_KEEPER_EN2</td><td>input</td><td>TCELL53:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_KEEPER_EN3</td><td>input</td><td>TCELL53:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_KEEPER_EN4</td><td>input</td><td>TCELL53:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_KEEPER_EN5</td><td>input</td><td>TCELL53:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_LP_RX_DIS_OR_TERM_EN0</td><td>input</td><td>TCELL52:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_LP_RX_DIS_OR_TERM_EN1</td><td>input</td><td>TCELL52:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_LP_RX_DIS_OR_TERM_EN2</td><td>input</td><td>TCELL52:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_LP_TX_O_OR_PU_EN_0_0</td><td>input</td><td>TCELL53:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_LP_TX_O_OR_PU_EN_0_1</td><td>input</td><td>TCELL53:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_LP_TX_O_OR_PU_EN_0_2</td><td>input</td><td>TCELL52:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_LP_TX_O_OR_PU_EN_1_0</td><td>input</td><td>TCELL53:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_LP_TX_O_OR_PU_EN_1_1</td><td>input</td><td>TCELL53:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_LP_TX_O_OR_PU_EN_1_2</td><td>input</td><td>TCELL53:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_LP_TX_T_OR_PD_EN_0_0</td><td>input</td><td>TCELL52:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_LP_TX_T_OR_PD_EN_0_1</td><td>input</td><td>TCELL52:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_LP_TX_T_OR_PD_EN_0_2</td><td>input</td><td>TCELL52:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_ODELAY_EN_VTC0</td><td>input</td><td>TCELL52:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_ODELAY_EN_VTC1</td><td>input</td><td>TCELL52:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_ODELAY_EN_VTC2</td><td>input</td><td>TCELL52:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_ODELAY_EN_VTC3</td><td>input</td><td>TCELL52:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_ODELAY_EN_VTC4</td><td>input</td><td>TCELL52:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_ODELAY_EN_VTC5</td><td>input</td><td>TCELL52:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_PD_EN_1_0</td><td>input</td><td>TCELL52:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_PD_EN_1_1</td><td>input</td><td>TCELL52:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_PD_EN_1_2</td><td>input</td><td>TCELL52:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_RST</td><td>input</td><td>TCELL49:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_RXBIT_RST0</td><td>input</td><td>TCELL49:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_RXBIT_RST1</td><td>input</td><td>TCELL49:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_RXBIT_RST2</td><td>input</td><td>TCELL49:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_RXBIT_RST3</td><td>input</td><td>TCELL49:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_RXBIT_RST4</td><td>input</td><td>TCELL49:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_RXBIT_RST5</td><td>input</td><td>TCELL49:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_TXBIT_RST0</td><td>input</td><td>TCELL49:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_TXBIT_RST1</td><td>input</td><td>TCELL49:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_TXBIT_RST2</td><td>input</td><td>TCELL49:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_TXBIT_RST3</td><td>input</td><td>TCELL49:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_TXBIT_RST4</td><td>input</td><td>TCELL49:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2PHY_TXBIT_RST5</td><td>input</td><td>TCELL49:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2RIU_NIBBLE_SEL</td><td>input</td><td>TCELL53:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_CLB2RIU_WR_EN</td><td>input</td><td>TCELL53:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_IOB2CLB_DFT0</td><td>output</td><td>TCELL53:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_IOB2CLB_DFT1</td><td>output</td><td>TCELL53:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_IOB2CLB_DFT2</td><td>output</td><td>TCELL53:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_IOB2CLB_DFT3</td><td>output</td><td>TCELL53:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_IOB2CLB_DFT4</td><td>output</td><td>TCELL53:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_IOB2CLB_DFT5</td><td>output</td><td>TCELL53:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL51:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_FIXDLY_RDY</td><td>output</td><td>TCELL51:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_GT_STATUS</td><td>output</td><td>TCELL51:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT0</td><td>output</td><td>TCELL53:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT1</td><td>output</td><td>TCELL53:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT10</td><td>output</td><td>TCELL53:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT11</td><td>output</td><td>TCELL53:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT12</td><td>output</td><td>TCELL53:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT13</td><td>output</td><td>TCELL53:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT14</td><td>output</td><td>TCELL52:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT15</td><td>output</td><td>TCELL52:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT16</td><td>output</td><td>TCELL52:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT17</td><td>output</td><td>TCELL52:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT18</td><td>output</td><td>TCELL52:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT19</td><td>output</td><td>TCELL52:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT2</td><td>output</td><td>TCELL53:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT20</td><td>output</td><td>TCELL52:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT21</td><td>output</td><td>TCELL52:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT22</td><td>output</td><td>TCELL52:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT23</td><td>output</td><td>TCELL52:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT24</td><td>output</td><td>TCELL52:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT25</td><td>output</td><td>TCELL52:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT26</td><td>output</td><td>TCELL52:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT27</td><td>output</td><td>TCELL52:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT28</td><td>output</td><td>TCELL52:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT29</td><td>output</td><td>TCELL52:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT3</td><td>output</td><td>TCELL53:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT30</td><td>output</td><td>TCELL52:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT31</td><td>output</td><td>TCELL52:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT32</td><td>output</td><td>TCELL52:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT33</td><td>output</td><td>TCELL52:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT34</td><td>output</td><td>TCELL52:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT35</td><td>output</td><td>TCELL52:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT36</td><td>output</td><td>TCELL52:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT37</td><td>output</td><td>TCELL52:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT38</td><td>output</td><td>TCELL51:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT39</td><td>output</td><td>TCELL51:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT4</td><td>output</td><td>TCELL53:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT40</td><td>output</td><td>TCELL51:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT41</td><td>output</td><td>TCELL51:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT42</td><td>output</td><td>TCELL51:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT43</td><td>output</td><td>TCELL51:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT44</td><td>output</td><td>TCELL51:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT45</td><td>output</td><td>TCELL51:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT46</td><td>output</td><td>TCELL51:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT47</td><td>output</td><td>TCELL51:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT48</td><td>output</td><td>TCELL51:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT49</td><td>output</td><td>TCELL51:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT5</td><td>output</td><td>TCELL53:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT50</td><td>output</td><td>TCELL51:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT51</td><td>output</td><td>TCELL51:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT52</td><td>output</td><td>TCELL51:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT53</td><td>output</td><td>TCELL51:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT6</td><td>output</td><td>TCELL53:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT7</td><td>output</td><td>TCELL53:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT8</td><td>output</td><td>TCELL53:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT9</td><td>output</td><td>TCELL53:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_LP_I_0_0</td><td>output</td><td>TCELL53:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_LP_I_0_1</td><td>output</td><td>TCELL53:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_LP_I_0_2</td><td>output</td><td>TCELL53:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_LP_I_1_0</td><td>output</td><td>TCELL53:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_LP_I_1_1</td><td>output</td><td>TCELL53:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_LP_I_1_2</td><td>output</td><td>TCELL53:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_MASTER_PD</td><td>output</td><td>TCELL51:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_PHY2CLB_PHY_RDY</td><td>output</td><td>TCELL51:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P1_RIU2CLB_VALID</td><td>output</td><td>TCELL53:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2MC_DIV_CLK</td><td>input</td><td>TCELL46:IMUX.CTRL.0</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_CTRL_CLK</td><td>input</td><td>TCELL46:IMUX.CTRL.2</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_DYNAMIC_DCI_TS0</td><td>input</td><td>TCELL47:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_DYNAMIC_DCI_TS1</td><td>input</td><td>TCELL47:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_DYNAMIC_DCI_TS2</td><td>input</td><td>TCELL47:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_DYNAMIC_DCI_TS3</td><td>input</td><td>TCELL47:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_DYNAMIC_DCI_TS4</td><td>input</td><td>TCELL47:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_DYNAMIC_DCI_TS5</td><td>input</td><td>TCELL47:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_FIFO_CLK</td><td>input</td><td>TCELL46:IMUX.CTRL.1</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IBUF_DISABLE0</td><td>input</td><td>TCELL47:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IBUF_DISABLE1</td><td>input</td><td>TCELL47:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IBUF_DISABLE2</td><td>input</td><td>TCELL47:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IBUF_DISABLE3</td><td>input</td><td>TCELL47:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IBUF_DISABLE4</td><td>input</td><td>TCELL47:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IBUF_DISABLE5</td><td>input</td><td>TCELL47:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IDELAY_EN_VTC0</td><td>input</td><td>TCELL48:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IDELAY_EN_VTC1</td><td>input</td><td>TCELL48:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IDELAY_EN_VTC2</td><td>input</td><td>TCELL48:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IDELAY_EN_VTC3</td><td>input</td><td>TCELL48:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IDELAY_EN_VTC4</td><td>input</td><td>TCELL48:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IDELAY_EN_VTC5</td><td>input</td><td>TCELL47:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_CE0</td><td>input</td><td>TCELL47:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_CE1</td><td>input</td><td>TCELL47:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_CE2</td><td>input</td><td>TCELL47:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_CE3</td><td>input</td><td>TCELL47:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_CE4</td><td>input</td><td>TCELL47:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_CE5</td><td>input</td><td>TCELL47:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_INC0</td><td>input</td><td>TCELL47:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_INC1</td><td>input</td><td>TCELL47:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_INC2</td><td>input</td><td>TCELL47:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_INC3</td><td>input</td><td>TCELL47:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_INC4</td><td>input</td><td>TCELL47:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_INC5</td><td>input</td><td>TCELL47:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_LD0</td><td>input</td><td>TCELL47:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_LD1</td><td>input</td><td>TCELL47:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_LD2</td><td>input</td><td>TCELL47:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_LD3</td><td>input</td><td>TCELL47:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_LD4</td><td>input</td><td>TCELL47:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_LD5</td><td>input</td><td>TCELL47:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_LP_RX_DIS_OR_TERM_EN0</td><td>input</td><td>TCELL49:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_LP_RX_DIS_OR_TERM_EN1</td><td>input</td><td>TCELL49:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_LP_RX_DIS_OR_TERM_EN2</td><td>input</td><td>TCELL48:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_LP_TX_O_OR_PU_EN_0_BIT2</td><td>input</td><td>TCELL49:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_LP_TX_O_OR_PU_EN_1_0</td><td>input</td><td>TCELL49:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_LP_TX_O_OR_PU_EN_1_1</td><td>input</td><td>TCELL49:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_LP_TX_O_OR_PU_EN_1_2</td><td>input</td><td>TCELL49:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_LP_TX_T_OR_PD_EN_0_0</td><td>input</td><td>TCELL49:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_LP_TX_T_OR_PD_EN_0_1</td><td>input</td><td>TCELL49:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_LP_TX_T_OR_PD_EN_0_2</td><td>input</td><td>TCELL49:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_ODELAY_EN_VTC0</td><td>input</td><td>TCELL48:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_ODELAY_EN_VTC1</td><td>input</td><td>TCELL48:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_ODELAY_EN_VTC2</td><td>input</td><td>TCELL48:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_ODELAY_EN_VTC3</td><td>input</td><td>TCELL48:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_ODELAY_EN_VTC4</td><td>input</td><td>TCELL48:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_ODELAY_EN_VTC5</td><td>input</td><td>TCELL48:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_PD_EN_1_0</td><td>input</td><td>TCELL49:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_PD_EN_1_1</td><td>input</td><td>TCELL49:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_PD_EN_1_2</td><td>input</td><td>TCELL49:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_RST</td><td>input</td><td>TCELL46:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_RXBIT_RST0</td><td>input</td><td>TCELL47:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_RXBIT_RST1</td><td>input</td><td>TCELL47:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_RXBIT_RST2</td><td>input</td><td>TCELL47:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_RXBIT_RST3</td><td>input</td><td>TCELL47:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_RXBIT_RST4</td><td>input</td><td>TCELL47:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_RXBIT_RST5</td><td>input</td><td>TCELL47:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_TXBIT_RST0</td><td>input</td><td>TCELL47:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_TXBIT_RST1</td><td>input</td><td>TCELL47:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_TXBIT_RST2</td><td>input</td><td>TCELL47:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_TXBIT_RST3</td><td>input</td><td>TCELL47:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_TXBIT_RST4</td><td>input</td><td>TCELL46:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2PHY_TXBIT_RST5</td><td>input</td><td>TCELL46:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2RIU_NIBBLE_SEL</td><td>input</td><td>TCELL48:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_CLB2RIU_WR_EN</td><td>input</td><td>TCELL49:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_IOB2CLB_DFT0</td><td>output</td><td>TCELL45:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_IOB2CLB_DFT1</td><td>output</td><td>TCELL45:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_IOB2CLB_DFT2</td><td>output</td><td>TCELL45:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_IOB2CLB_DFT3</td><td>output</td><td>TCELL45:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_IOB2CLB_DFT4</td><td>output</td><td>TCELL45:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_IOB2CLB_DFT5</td><td>output</td><td>TCELL45:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL44:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_PHY2CLB_FIXDLY_RDY</td><td>output</td><td>TCELL44:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_PHY2CLB_GT_STATUS</td><td>output</td><td>TCELL44:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_PHY2CLB_LP_I_0_0</td><td>output</td><td>TCELL45:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_PHY2CLB_LP_I_0_1</td><td>output</td><td>TCELL45:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_PHY2CLB_LP_I_0_2</td><td>output</td><td>TCELL45:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_PHY2CLB_LP_I_1_0</td><td>output</td><td>TCELL45:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_PHY2CLB_LP_I_1_1</td><td>output</td><td>TCELL45:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_PHY2CLB_LP_I_1_2</td><td>output</td><td>TCELL45:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_PHY2CLB_MASTER_PD</td><td>output</td><td>TCELL45:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_PHY2CLB_PHY_RDY</td><td>output</td><td>TCELL44:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P2_RIU2CLB_VALID</td><td>output</td><td>TCELL45:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2MC_DIV_CLK</td><td>input</td><td>TCELL38:IMUX.CTRL.0</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_CTRL_CLK</td><td>input</td><td>TCELL38:IMUX.CTRL.2</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_DYNAMIC_DCI_TS0</td><td>input</td><td>TCELL40:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_DYNAMIC_DCI_TS1</td><td>input</td><td>TCELL40:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_DYNAMIC_DCI_TS2</td><td>input</td><td>TCELL40:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_DYNAMIC_DCI_TS3</td><td>input</td><td>TCELL39:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_DYNAMIC_DCI_TS4</td><td>input</td><td>TCELL39:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_DYNAMIC_DCI_TS5</td><td>input</td><td>TCELL39:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_FIFO_CLK</td><td>input</td><td>TCELL38:IMUX.CTRL.1</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_IBUF_DISABLE0</td><td>input</td><td>TCELL40:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_IBUF_DISABLE1</td><td>input</td><td>TCELL40:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_IBUF_DISABLE2</td><td>input</td><td>TCELL40:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_IBUF_DISABLE3</td><td>input</td><td>TCELL40:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_IBUF_DISABLE4</td><td>input</td><td>TCELL40:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_IBUF_DISABLE5</td><td>input</td><td>TCELL40:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_CE0</td><td>input</td><td>TCELL40:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_CE1</td><td>input</td><td>TCELL40:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_CE2</td><td>input</td><td>TCELL40:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_CE3</td><td>input</td><td>TCELL40:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_CE4</td><td>input</td><td>TCELL40:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_CE5</td><td>input</td><td>TCELL40:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_INC0</td><td>input</td><td>TCELL40:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_INC1</td><td>input</td><td>TCELL40:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_INC2</td><td>input</td><td>TCELL40:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_INC3</td><td>input</td><td>TCELL40:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_INC4</td><td>input</td><td>TCELL40:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_INC5</td><td>input</td><td>TCELL40:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_LD0</td><td>input</td><td>TCELL40:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_LD1</td><td>input</td><td>TCELL40:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_LD2</td><td>input</td><td>TCELL40:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_LD3</td><td>input</td><td>TCELL40:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_LD4</td><td>input</td><td>TCELL40:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_LD5</td><td>input</td><td>TCELL40:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_KEEPER_EN0</td><td>input</td><td>TCELL44:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_KEEPER_EN1</td><td>input</td><td>TCELL44:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_KEEPER_EN2</td><td>input</td><td>TCELL44:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_KEEPER_EN3</td><td>input</td><td>TCELL43:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_KEEPER_EN4</td><td>input</td><td>TCELL43:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_KEEPER_EN5</td><td>input</td><td>TCELL43:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_LP_RX_DIS_OR_TERM_EN0</td><td>input</td><td>TCELL40:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_LP_RX_DIS_OR_TERM_EN1</td><td>input</td><td>TCELL40:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_LP_RX_DIS_OR_TERM_EN2</td><td>input</td><td>TCELL40:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_LP_TX_O_OR_PU_EN_0_0</td><td>input</td><td>TCELL43:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_LP_TX_O_OR_PU_EN_0_1</td><td>input</td><td>TCELL41:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_LP_TX_O_OR_PU_EN_0_2</td><td>input</td><td>TCELL40:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_LP_TX_O_OR_PU_EN_1_0</td><td>input</td><td>TCELL43:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_LP_TX_O_OR_PU_EN_1_1</td><td>input</td><td>TCELL43:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_LP_TX_O_OR_PU_EN_1_2</td><td>input</td><td>TCELL43:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_LP_TX_T_OR_PD_EN_0_0</td><td>input</td><td>TCELL40:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_LP_TX_T_OR_PD_EN_0_1</td><td>input</td><td>TCELL40:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_LP_TX_T_OR_PD_EN_0_2</td><td>input</td><td>TCELL40:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_ODELAY_EN_VTC0</td><td>input</td><td>TCELL40:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_ODELAY_EN_VTC1</td><td>input</td><td>TCELL40:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_ODELAY_EN_VTC2</td><td>input</td><td>TCELL40:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_ODELAY_EN_VTC3</td><td>input</td><td>TCELL40:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_ODELAY_EN_VTC4</td><td>input</td><td>TCELL40:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_ODELAY_EN_VTC5</td><td>input</td><td>TCELL40:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_RST</td><td>input</td><td>TCELL39:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_RXBIT_RST0</td><td>input</td><td>TCELL39:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_RXBIT_RST1</td><td>input</td><td>TCELL39:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_RXBIT_RST2</td><td>input</td><td>TCELL39:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_RXBIT_RST3</td><td>input</td><td>TCELL39:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_RXBIT_RST4</td><td>input</td><td>TCELL39:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_RXBIT_RST5</td><td>input</td><td>TCELL39:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_TXBIT_RST0</td><td>input</td><td>TCELL39:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_TXBIT_RST1</td><td>input</td><td>TCELL39:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_TXBIT_RST2</td><td>input</td><td>TCELL39:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_TXBIT_RST3</td><td>input</td><td>TCELL39:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_TXBIT_RST4</td><td>input</td><td>TCELL39:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2PHY_TXBIT_RST5</td><td>input</td><td>TCELL39:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_CLB2RIU_NIBBLE_SEL</td><td>input</td><td>TCELL43:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_IOB2CLB_DFT0</td><td>output</td><td>TCELL41:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_IOB2CLB_DFT1</td><td>output</td><td>TCELL41:OUT.2.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_IOB2CLB_DFT2</td><td>output</td><td>TCELL41:OUT.1.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_IOB2CLB_DFT3</td><td>output</td><td>TCELL41:OUT.0.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_IOB2CLB_DFT4</td><td>output</td><td>TCELL40:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_IOB2CLB_DFT5</td><td>output</td><td>TCELL40:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL40:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_PHY2CLB_FIXDLY_RDY</td><td>output</td><td>TCELL40:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_PHY2CLB_GT_STATUS</td><td>output</td><td>TCELL40:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_PHY2CLB_LP_I_0_0</td><td>output</td><td>TCELL41:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_PHY2CLB_LP_I_0_1</td><td>output</td><td>TCELL41:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_PHY2CLB_LP_I_0_2</td><td>output</td><td>TCELL41:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_PHY2CLB_LP_I_1_0</td><td>output</td><td>TCELL41:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_PHY2CLB_LP_I_1_1</td><td>output</td><td>TCELL41:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_PHY2CLB_LP_I_1_2</td><td>output</td><td>TCELL41:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_PHY2CLB_MASTER_PD</td><td>output</td><td>TCELL40:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_PHY2CLB_PHY_RDY</td><td>output</td><td>TCELL40:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P3_RIU2CLB_VALID</td><td>output</td><td>TCELL41:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2MC_DIV_CLK</td><td>input</td><td>TCELL34:IMUX.CTRL.2</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_CTRL_CLK</td><td>input</td><td>TCELL34:IMUX.CTRL.1</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_DLYCTL_EN_VTC</td><td>input</td><td>TCELL35:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_DYNAMIC_DCI_TS0</td><td>input</td><td>TCELL35:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_DYNAMIC_DCI_TS1</td><td>input</td><td>TCELL35:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_DYNAMIC_DCI_TS2</td><td>input</td><td>TCELL35:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_DYNAMIC_DCI_TS3</td><td>input</td><td>TCELL35:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_DYNAMIC_DCI_TS4</td><td>input</td><td>TCELL35:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_DYNAMIC_DCI_TS5</td><td>input</td><td>TCELL35:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_FIFO_CLK</td><td>input</td><td>TCELL34:IMUX.CTRL.0</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL35:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IBUF_DISABLE0</td><td>input</td><td>TCELL35:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IBUF_DISABLE1</td><td>input</td><td>TCELL35:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IBUF_DISABLE2</td><td>input</td><td>TCELL35:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IBUF_DISABLE3</td><td>input</td><td>TCELL35:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IBUF_DISABLE4</td><td>input</td><td>TCELL35:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IBUF_DISABLE5</td><td>input</td><td>TCELL35:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IDELAY_EN_VTC0</td><td>input</td><td>TCELL37:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IDELAY_EN_VTC1</td><td>input</td><td>TCELL37:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IDELAY_EN_VTC2</td><td>input</td><td>TCELL37:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IDELAY_EN_VTC3</td><td>input</td><td>TCELL37:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IDELAY_EN_VTC4</td><td>input</td><td>TCELL37:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IDELAY_EN_VTC5</td><td>input</td><td>TCELL37:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CE0</td><td>input</td><td>TCELL35:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CE1</td><td>input</td><td>TCELL35:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CE2</td><td>input</td><td>TCELL35:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CE3</td><td>input</td><td>TCELL35:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CE4</td><td>input</td><td>TCELL35:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CE5</td><td>input</td><td>TCELL35:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN0</td><td>input</td><td>TCELL36:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN1</td><td>input</td><td>TCELL36:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN10</td><td>input</td><td>TCELL36:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN11</td><td>input</td><td>TCELL36:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN12</td><td>input</td><td>TCELL36:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN13</td><td>input</td><td>TCELL36:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN14</td><td>input</td><td>TCELL36:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN15</td><td>input</td><td>TCELL36:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN16</td><td>input</td><td>TCELL36:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN17</td><td>input</td><td>TCELL36:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN18</td><td>input</td><td>TCELL36:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN19</td><td>input</td><td>TCELL36:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN2</td><td>input</td><td>TCELL36:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN20</td><td>input</td><td>TCELL36:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN21</td><td>input</td><td>TCELL36:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN22</td><td>input</td><td>TCELL36:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN23</td><td>input</td><td>TCELL36:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN24</td><td>input</td><td>TCELL36:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN25</td><td>input</td><td>TCELL36:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN26</td><td>input</td><td>TCELL36:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN27</td><td>input</td><td>TCELL36:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN28</td><td>input</td><td>TCELL36:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN29</td><td>input</td><td>TCELL36:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN3</td><td>input</td><td>TCELL36:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN30</td><td>input</td><td>TCELL36:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN31</td><td>input</td><td>TCELL36:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN32</td><td>input</td><td>TCELL36:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN33</td><td>input</td><td>TCELL36:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN34</td><td>input</td><td>TCELL36:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN35</td><td>input</td><td>TCELL36:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN36</td><td>input</td><td>TCELL36:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN37</td><td>input</td><td>TCELL36:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN38</td><td>input</td><td>TCELL36:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN39</td><td>input</td><td>TCELL36:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN4</td><td>input</td><td>TCELL36:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN40</td><td>input</td><td>TCELL36:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN41</td><td>input</td><td>TCELL36:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN42</td><td>input</td><td>TCELL36:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN43</td><td>input</td><td>TCELL36:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN44</td><td>input</td><td>TCELL36:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN45</td><td>input</td><td>TCELL36:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN46</td><td>input</td><td>TCELL35:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN47</td><td>input</td><td>TCELL35:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN48</td><td>input</td><td>TCELL35:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN49</td><td>input</td><td>TCELL35:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN5</td><td>input</td><td>TCELL36:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN50</td><td>input</td><td>TCELL35:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN51</td><td>input</td><td>TCELL35:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN52</td><td>input</td><td>TCELL35:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN53</td><td>input</td><td>TCELL35:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN6</td><td>input</td><td>TCELL36:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN7</td><td>input</td><td>TCELL36:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN8</td><td>input</td><td>TCELL36:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN9</td><td>input</td><td>TCELL36:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_INC0</td><td>input</td><td>TCELL35:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_INC1</td><td>input</td><td>TCELL35:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_INC2</td><td>input</td><td>TCELL35:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_INC3</td><td>input</td><td>TCELL35:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_INC4</td><td>input</td><td>TCELL35:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_INC5</td><td>input</td><td>TCELL35:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_LD0</td><td>input</td><td>TCELL35:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_LD1</td><td>input</td><td>TCELL35:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_LD2</td><td>input</td><td>TCELL35:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_LD3</td><td>input</td><td>TCELL35:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_LD4</td><td>input</td><td>TCELL35:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_LD5</td><td>input</td><td>TCELL35:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_SEL0</td><td>input</td><td>TCELL37:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_SEL1</td><td>input</td><td>TCELL37:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_SEL2</td><td>input</td><td>TCELL37:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_SEL3</td><td>input</td><td>TCELL37:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_SEL4</td><td>input</td><td>TCELL37:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_SEL5</td><td>input</td><td>TCELL36:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_KEEPER_EN0</td><td>input</td><td>TCELL38:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_KEEPER_EN1</td><td>input</td><td>TCELL38:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_KEEPER_EN2</td><td>input</td><td>TCELL38:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_KEEPER_EN3</td><td>input</td><td>TCELL38:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_KEEPER_EN4</td><td>input</td><td>TCELL38:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_KEEPER_EN5</td><td>input</td><td>TCELL38:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_LP_RX_DIS_OR_TERM_EN0</td><td>input</td><td>TCELL37:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_LP_RX_DIS_OR_TERM_EN1</td><td>input</td><td>TCELL37:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_LP_RX_DIS_OR_TERM_EN2</td><td>input</td><td>TCELL37:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_LP_TX_O_OR_PU_EN_0_0</td><td>input</td><td>TCELL38:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_LP_TX_O_OR_PU_EN_0_1</td><td>input</td><td>TCELL38:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_LP_TX_O_OR_PU_EN_0_2</td><td>input</td><td>TCELL38:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_LP_TX_O_OR_PU_EN_1_0</td><td>input</td><td>TCELL38:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_LP_TX_O_OR_PU_EN_1_1</td><td>input</td><td>TCELL38:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_LP_TX_O_OR_PU_EN_1_2</td><td>input</td><td>TCELL38:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_LP_TX_T_OR_PD_EN_0_0</td><td>input</td><td>TCELL37:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_LP_TX_T_OR_PD_EN_0_1</td><td>input</td><td>TCELL37:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_LP_TX_T_OR_PD_EN_0_2</td><td>input</td><td>TCELL37:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_ODELAY_EN_VTC0</td><td>input</td><td>TCELL37:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_ODELAY_EN_VTC1</td><td>input</td><td>TCELL37:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_ODELAY_EN_VTC2</td><td>input</td><td>TCELL37:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_ODELAY_EN_VTC3</td><td>input</td><td>TCELL37:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_ODELAY_EN_VTC4</td><td>input</td><td>TCELL37:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_ODELAY_EN_VTC5</td><td>input</td><td>TCELL37:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_PD_EN_1_0</td><td>input</td><td>TCELL38:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_PD_EN_1_1</td><td>input</td><td>TCELL38:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_PD_EN_1_2</td><td>input</td><td>TCELL37:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_RDEN0</td><td>input</td><td>TCELL35:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_RDEN1</td><td>input</td><td>TCELL35:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_RDEN2</td><td>input</td><td>TCELL35:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_RDEN3</td><td>input</td><td>TCELL35:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_RST</td><td>input</td><td>TCELL34:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_RXBIT_RST0</td><td>input</td><td>TCELL34:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_RXBIT_RST1</td><td>input</td><td>TCELL34:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_RXBIT_RST2</td><td>input</td><td>TCELL34:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_RXBIT_RST3</td><td>input</td><td>TCELL34:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_RXBIT_RST4</td><td>input</td><td>TCELL34:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_RXBIT_RST5</td><td>input</td><td>TCELL34:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_TXBIT_RST0</td><td>input</td><td>TCELL34:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_TXBIT_RST1</td><td>input</td><td>TCELL34:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_TXBIT_RST2</td><td>input</td><td>TCELL34:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_TXBIT_RST3</td><td>input</td><td>TCELL34:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_TXBIT_RST4</td><td>input</td><td>TCELL34:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_TXBIT_RST5</td><td>input</td><td>TCELL34:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_T_TXBIT0</td><td>input</td><td>TCELL35:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_T_TXBIT1</td><td>input</td><td>TCELL35:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_T_TXBIT2</td><td>input</td><td>TCELL35:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_T_TXBIT3</td><td>input</td><td>TCELL35:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_T_TXBIT4</td><td>input</td><td>TCELL34:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_T_TXBIT5</td><td>input</td><td>TCELL34:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WREN0</td><td>input</td><td>TCELL34:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WREN1</td><td>input</td><td>TCELL34:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WREN2</td><td>input</td><td>TCELL34:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WREN3</td><td>input</td><td>TCELL34:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ0_0</td><td>input</td><td>TCELL39:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ0_1</td><td>input</td><td>TCELL39:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ0_2</td><td>input</td><td>TCELL39:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ0_3</td><td>input</td><td>TCELL39:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ0_4</td><td>input</td><td>TCELL39:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ0_5</td><td>input</td><td>TCELL39:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ0_6</td><td>input</td><td>TCELL39:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ0_7</td><td>input</td><td>TCELL39:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ1_0</td><td>input</td><td>TCELL39:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ1_1</td><td>input</td><td>TCELL39:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ1_2</td><td>input</td><td>TCELL39:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ1_3</td><td>input</td><td>TCELL39:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ1_4</td><td>input</td><td>TCELL39:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ1_5</td><td>input</td><td>TCELL39:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ1_6</td><td>input</td><td>TCELL39:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ1_7</td><td>input</td><td>TCELL39:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ2_0</td><td>input</td><td>TCELL38:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ2_1</td><td>input</td><td>TCELL38:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ2_2</td><td>input</td><td>TCELL38:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ2_3</td><td>input</td><td>TCELL38:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ2_4</td><td>input</td><td>TCELL38:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ2_5</td><td>input</td><td>TCELL38:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ2_6</td><td>input</td><td>TCELL38:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ2_7</td><td>input</td><td>TCELL38:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ3_0</td><td>input</td><td>TCELL37:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ3_1</td><td>input</td><td>TCELL37:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ3_2</td><td>input</td><td>TCELL37:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ3_3</td><td>input</td><td>TCELL37:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ3_4</td><td>input</td><td>TCELL37:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ3_5</td><td>input</td><td>TCELL37:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ3_6</td><td>input</td><td>TCELL37:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ3_7</td><td>input</td><td>TCELL38:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ4_0</td><td>input</td><td>TCELL37:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ4_1</td><td>input</td><td>TCELL37:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ4_2</td><td>input</td><td>TCELL37:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ4_3</td><td>input</td><td>TCELL37:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ4_4</td><td>input</td><td>TCELL37:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ4_5</td><td>input</td><td>TCELL37:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ4_6</td><td>input</td><td>TCELL37:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ4_7</td><td>input</td><td>TCELL37:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ5_0</td><td>input</td><td>TCELL37:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ5_1</td><td>input</td><td>TCELL37:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ5_2</td><td>input</td><td>TCELL37:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ5_3</td><td>input</td><td>TCELL37:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ5_4</td><td>input</td><td>TCELL37:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ5_5</td><td>input</td><td>TCELL37:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ5_6</td><td>input</td><td>TCELL37:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ5_7</td><td>input</td><td>TCELL37:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_ADDR0</td><td>input</td><td>TCELL38:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_ADDR1</td><td>input</td><td>TCELL38:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_ADDR2</td><td>input</td><td>TCELL38:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_ADDR3</td><td>input</td><td>TCELL38:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_ADDR4</td><td>input</td><td>TCELL38:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_ADDR5</td><td>input</td><td>TCELL38:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_ADDR6</td><td>input</td><td>TCELL38:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_ADDR7</td><td>input</td><td>TCELL38:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_NIBBLE_SEL</td><td>input</td><td>TCELL37:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA0</td><td>input</td><td>TCELL38:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA1</td><td>input</td><td>TCELL38:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA10</td><td>input</td><td>TCELL38:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA11</td><td>input</td><td>TCELL38:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA12</td><td>input</td><td>TCELL38:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA13</td><td>input</td><td>TCELL38:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA14</td><td>input</td><td>TCELL38:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA15</td><td>input</td><td>TCELL38:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA2</td><td>input</td><td>TCELL38:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA3</td><td>input</td><td>TCELL38:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA4</td><td>input</td><td>TCELL38:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA5</td><td>input</td><td>TCELL38:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA6</td><td>input</td><td>TCELL38:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA7</td><td>input</td><td>TCELL38:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA8</td><td>input</td><td>TCELL38:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA9</td><td>input</td><td>TCELL38:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_CLB2RIU_WR_EN</td><td>input</td><td>TCELL38:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_IOB2CLB_DFT0</td><td>output</td><td>TCELL37:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_IOB2CLB_DFT1</td><td>output</td><td>TCELL37:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_IOB2CLB_DFT2</td><td>output</td><td>TCELL37:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_IOB2CLB_DFT3</td><td>output</td><td>TCELL37:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_IOB2CLB_DFT4</td><td>output</td><td>TCELL37:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_IOB2CLB_DFT5</td><td>output</td><td>TCELL37:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL35:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_FIXDLY_RDY</td><td>output</td><td>TCELL35:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_GT_STATUS</td><td>output</td><td>TCELL35:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT0</td><td>output</td><td>TCELL37:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT1</td><td>output</td><td>TCELL37:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT10</td><td>output</td><td>TCELL37:OUT.1.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT11</td><td>output</td><td>TCELL37:OUT.0.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT12</td><td>output</td><td>TCELL36:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT13</td><td>output</td><td>TCELL36:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT14</td><td>output</td><td>TCELL36:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT15</td><td>output</td><td>TCELL36:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT16</td><td>output</td><td>TCELL36:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT17</td><td>output</td><td>TCELL36:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT18</td><td>output</td><td>TCELL36:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT19</td><td>output</td><td>TCELL36:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT2</td><td>output</td><td>TCELL37:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT20</td><td>output</td><td>TCELL36:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT21</td><td>output</td><td>TCELL36:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT22</td><td>output</td><td>TCELL36:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT23</td><td>output</td><td>TCELL36:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT24</td><td>output</td><td>TCELL36:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT25</td><td>output</td><td>TCELL36:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT26</td><td>output</td><td>TCELL36:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT27</td><td>output</td><td>TCELL36:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT28</td><td>output</td><td>TCELL36:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT29</td><td>output</td><td>TCELL36:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT3</td><td>output</td><td>TCELL37:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT30</td><td>output</td><td>TCELL36:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT31</td><td>output</td><td>TCELL36:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT32</td><td>output</td><td>TCELL36:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT33</td><td>output</td><td>TCELL36:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT34</td><td>output</td><td>TCELL36:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT35</td><td>output</td><td>TCELL36:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT36</td><td>output</td><td>TCELL36:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT37</td><td>output</td><td>TCELL36:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT38</td><td>output</td><td>TCELL36:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT39</td><td>output</td><td>TCELL36:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT4</td><td>output</td><td>TCELL37:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT40</td><td>output</td><td>TCELL36:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT41</td><td>output</td><td>TCELL36:OUT.2.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT42</td><td>output</td><td>TCELL36:OUT.0.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT43</td><td>output</td><td>TCELL35:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT44</td><td>output</td><td>TCELL35:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT45</td><td>output</td><td>TCELL35:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT46</td><td>output</td><td>TCELL35:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT47</td><td>output</td><td>TCELL35:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT48</td><td>output</td><td>TCELL35:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT49</td><td>output</td><td>TCELL35:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT5</td><td>output</td><td>TCELL37:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT50</td><td>output</td><td>TCELL35:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT51</td><td>output</td><td>TCELL35:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT52</td><td>output</td><td>TCELL35:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT53</td><td>output</td><td>TCELL35:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT6</td><td>output</td><td>TCELL37:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT7</td><td>output</td><td>TCELL37:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT8</td><td>output</td><td>TCELL37:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT9</td><td>output</td><td>TCELL37:OUT.2.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_LP_I_0_0</td><td>output</td><td>TCELL37:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_LP_I_0_1</td><td>output</td><td>TCELL37:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_LP_I_0_2</td><td>output</td><td>TCELL37:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_LP_I_1_0</td><td>output</td><td>TCELL37:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_LP_I_1_1</td><td>output</td><td>TCELL37:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_LP_I_1_2</td><td>output</td><td>TCELL37:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_MASTER_PD</td><td>output</td><td>TCELL35:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_PHY_RDY</td><td>output</td><td>TCELL35:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ0_0</td><td>output</td><td>TCELL39:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ0_1</td><td>output</td><td>TCELL39:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ0_2</td><td>output</td><td>TCELL39:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ0_3</td><td>output</td><td>TCELL39:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ0_4</td><td>output</td><td>TCELL39:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ0_5</td><td>output</td><td>TCELL39:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ0_6</td><td>output</td><td>TCELL39:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ0_7</td><td>output</td><td>TCELL39:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ1_0</td><td>output</td><td>TCELL39:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ1_1</td><td>output</td><td>TCELL39:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ1_2</td><td>output</td><td>TCELL39:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ1_3</td><td>output</td><td>TCELL39:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ1_4</td><td>output</td><td>TCELL39:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ1_5</td><td>output</td><td>TCELL39:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ1_6</td><td>output</td><td>TCELL39:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ1_7</td><td>output</td><td>TCELL39:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ2_0</td><td>output</td><td>TCELL39:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ2_1</td><td>output</td><td>TCELL39:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ2_2</td><td>output</td><td>TCELL39:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ2_3</td><td>output</td><td>TCELL39:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ2_4</td><td>output</td><td>TCELL39:OUT.2.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ2_5</td><td>output</td><td>TCELL39:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ2_6</td><td>output</td><td>TCELL39:OUT.1.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ2_7</td><td>output</td><td>TCELL39:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ3_0</td><td>output</td><td>TCELL38:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ3_1</td><td>output</td><td>TCELL38:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ3_2</td><td>output</td><td>TCELL38:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ3_3</td><td>output</td><td>TCELL38:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ3_4</td><td>output</td><td>TCELL38:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ3_5</td><td>output</td><td>TCELL38:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ3_6</td><td>output</td><td>TCELL38:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ3_7</td><td>output</td><td>TCELL39:OUT.0.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ4_0</td><td>output</td><td>TCELL38:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ4_1</td><td>output</td><td>TCELL38:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ4_2</td><td>output</td><td>TCELL38:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ4_3</td><td>output</td><td>TCELL38:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ4_4</td><td>output</td><td>TCELL38:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ4_5</td><td>output</td><td>TCELL38:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ4_6</td><td>output</td><td>TCELL38:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ4_7</td><td>output</td><td>TCELL38:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ5_0</td><td>output</td><td>TCELL38:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ5_1</td><td>output</td><td>TCELL38:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ5_2</td><td>output</td><td>TCELL38:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ5_3</td><td>output</td><td>TCELL38:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ5_4</td><td>output</td><td>TCELL38:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ5_5</td><td>output</td><td>TCELL38:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ5_6</td><td>output</td><td>TCELL38:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ5_7</td><td>output</td><td>TCELL38:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA0</td><td>output</td><td>TCELL38:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA1</td><td>output</td><td>TCELL38:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA10</td><td>output</td><td>TCELL37:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA11</td><td>output</td><td>TCELL37:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA12</td><td>output</td><td>TCELL37:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA13</td><td>output</td><td>TCELL37:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA14</td><td>output</td><td>TCELL37:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA15</td><td>output</td><td>TCELL37:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA2</td><td>output</td><td>TCELL38:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA3</td><td>output</td><td>TCELL38:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA4</td><td>output</td><td>TCELL38:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA5</td><td>output</td><td>TCELL38:OUT.2.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA6</td><td>output</td><td>TCELL38:OUT.1.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA7</td><td>output</td><td>TCELL38:OUT.0.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA8</td><td>output</td><td>TCELL37:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA9</td><td>output</td><td>TCELL37:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P4_RIU2CLB_VALID</td><td>output</td><td>TCELL38:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2MC_DIV_CLK</td><td>input</td><td>TCELL30:IMUX.CTRL.0</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_CTRL_CLK</td><td>input</td><td>TCELL30:IMUX.CTRL.1</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_DLYCTL_EN_VTC</td><td>input</td><td>TCELL27:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_DYNAMIC_DCI_TS0</td><td>input</td><td>TCELL27:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_DYNAMIC_DCI_TS1</td><td>input</td><td>TCELL27:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_DYNAMIC_DCI_TS2</td><td>input</td><td>TCELL27:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_DYNAMIC_DCI_TS3</td><td>input</td><td>TCELL27:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_DYNAMIC_DCI_TS4</td><td>input</td><td>TCELL32:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_DYNAMIC_DCI_TS5</td><td>input</td><td>TCELL32:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_FIFO_CLK</td><td>input</td><td>TCELL30:IMUX.CTRL.2</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_FIFO_RDEN</td><td>input</td><td>TCELL32:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IBUF_DISABLE0</td><td>input</td><td>TCELL27:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IBUF_DISABLE1</td><td>input</td><td>TCELL27:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IBUF_DISABLE2</td><td>input</td><td>TCELL27:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IBUF_DISABLE3</td><td>input</td><td>TCELL27:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IBUF_DISABLE4</td><td>input</td><td>TCELL27:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IBUF_DISABLE5</td><td>input</td><td>TCELL27:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IDELAY_EN_VTC0</td><td>input</td><td>TCELL33:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IDELAY_EN_VTC1</td><td>input</td><td>TCELL33:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IDELAY_EN_VTC2</td><td>input</td><td>TCELL33:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IDELAY_EN_VTC3</td><td>input</td><td>TCELL33:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IDELAY_EN_VTC4</td><td>input</td><td>TCELL33:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IDELAY_EN_VTC5</td><td>input</td><td>TCELL33:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CE0</td><td>input</td><td>TCELL28:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CE1</td><td>input</td><td>TCELL28:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CE2</td><td>input</td><td>TCELL28:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CE3</td><td>input</td><td>TCELL28:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CE4</td><td>input</td><td>TCELL28:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CE5</td><td>input</td><td>TCELL27:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN0</td><td>input</td><td>TCELL32:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN1</td><td>input</td><td>TCELL32:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN10</td><td>input</td><td>TCELL32:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN11</td><td>input</td><td>TCELL32:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN12</td><td>input</td><td>TCELL32:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN13</td><td>input</td><td>TCELL32:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN14</td><td>input</td><td>TCELL32:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN15</td><td>input</td><td>TCELL32:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN16</td><td>input</td><td>TCELL32:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN17</td><td>input</td><td>TCELL32:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN18</td><td>input</td><td>TCELL32:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN19</td><td>input</td><td>TCELL32:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN2</td><td>input</td><td>TCELL32:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN20</td><td>input</td><td>TCELL32:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN21</td><td>input</td><td>TCELL32:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN22</td><td>input</td><td>TCELL32:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN23</td><td>input</td><td>TCELL32:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN24</td><td>input</td><td>TCELL32:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN25</td><td>input</td><td>TCELL32:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN26</td><td>input</td><td>TCELL32:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN27</td><td>input</td><td>TCELL32:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN28</td><td>input</td><td>TCELL32:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN29</td><td>input</td><td>TCELL32:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN3</td><td>input</td><td>TCELL32:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN30</td><td>input</td><td>TCELL32:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN31</td><td>input</td><td>TCELL32:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN32</td><td>input</td><td>TCELL32:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN33</td><td>input</td><td>TCELL32:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN34</td><td>input</td><td>TCELL32:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN35</td><td>input</td><td>TCELL32:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN36</td><td>input</td><td>TCELL32:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN37</td><td>input</td><td>TCELL32:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN38</td><td>input</td><td>TCELL31:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN39</td><td>input</td><td>TCELL31:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN4</td><td>input</td><td>TCELL32:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN40</td><td>input</td><td>TCELL31:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN41</td><td>input</td><td>TCELL31:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN42</td><td>input</td><td>TCELL31:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN43</td><td>input</td><td>TCELL31:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN44</td><td>input</td><td>TCELL31:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN45</td><td>input</td><td>TCELL31:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN46</td><td>input</td><td>TCELL30:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN47</td><td>input</td><td>TCELL30:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN48</td><td>input</td><td>TCELL30:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN49</td><td>input</td><td>TCELL30:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN5</td><td>input</td><td>TCELL32:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN50</td><td>input</td><td>TCELL30:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN51</td><td>input</td><td>TCELL30:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN52</td><td>input</td><td>TCELL30:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN53</td><td>input</td><td>TCELL30:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN6</td><td>input</td><td>TCELL32:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN7</td><td>input</td><td>TCELL32:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN8</td><td>input</td><td>TCELL32:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN9</td><td>input</td><td>TCELL32:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_INC0</td><td>input</td><td>TCELL29:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_INC1</td><td>input</td><td>TCELL29:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_INC2</td><td>input</td><td>TCELL29:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_INC3</td><td>input</td><td>TCELL28:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_INC4</td><td>input</td><td>TCELL28:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_INC5</td><td>input</td><td>TCELL28:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_LD0</td><td>input</td><td>TCELL29:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_LD1</td><td>input</td><td>TCELL29:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_LD2</td><td>input</td><td>TCELL29:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_LD3</td><td>input</td><td>TCELL29:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_LD4</td><td>input</td><td>TCELL29:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_LD5</td><td>input</td><td>TCELL29:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_SEL0</td><td>input</td><td>TCELL33:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_SEL1</td><td>input</td><td>TCELL33:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_SEL2</td><td>input</td><td>TCELL33:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_SEL3</td><td>input</td><td>TCELL33:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_SEL4</td><td>input</td><td>TCELL32:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_SEL5</td><td>input</td><td>TCELL32:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_KEEPER_EN0</td><td>input</td><td>TCELL33:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_KEEPER_EN1</td><td>input</td><td>TCELL33:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_KEEPER_EN2</td><td>input</td><td>TCELL33:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_KEEPER_EN3</td><td>input</td><td>TCELL33:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_KEEPER_EN4</td><td>input</td><td>TCELL33:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_KEEPER_EN5</td><td>input</td><td>TCELL33:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_LP_RX_DIS_OR_TERM_EN0</td><td>input</td><td>TCELL33:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_LP_RX_DIS_OR_TERM_EN1</td><td>input</td><td>TCELL33:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_LP_RX_DIS_OR_TERM_EN2</td><td>input</td><td>TCELL33:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_LP_TX_O_OR_PU_EN_0_0</td><td>input</td><td>TCELL33:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_LP_TX_O_OR_PU_EN_0_1</td><td>input</td><td>TCELL33:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_LP_TX_O_OR_PU_EN_0_2</td><td>input</td><td>TCELL33:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_LP_TX_O_OR_PU_EN_1_0</td><td>input</td><td>TCELL33:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_LP_TX_O_OR_PU_EN_1_1</td><td>input</td><td>TCELL33:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_LP_TX_O_OR_PU_EN_1_2</td><td>input</td><td>TCELL33:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_LP_TX_T_OR_PD_EN_0_0</td><td>input</td><td>TCELL33:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_LP_TX_T_OR_PD_EN_0_1</td><td>input</td><td>TCELL33:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_LP_TX_T_OR_PD_EN_0_2</td><td>input</td><td>TCELL33:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_ODELAY_EN_VTC0</td><td>input</td><td>TCELL33:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_ODELAY_EN_VTC1</td><td>input</td><td>TCELL33:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_ODELAY_EN_VTC2</td><td>input</td><td>TCELL33:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_ODELAY_EN_VTC3</td><td>input</td><td>TCELL33:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_ODELAY_EN_VTC4</td><td>input</td><td>TCELL33:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_ODELAY_EN_VTC5</td><td>input</td><td>TCELL33:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_PD_EN_1_0</td><td>input</td><td>TCELL33:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_PD_EN_1_1</td><td>input</td><td>TCELL33:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_PD_EN_1_2</td><td>input</td><td>TCELL33:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_RDEN0</td><td>input</td><td>TCELL32:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_RDEN1</td><td>input</td><td>TCELL32:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_RDEN2</td><td>input</td><td>TCELL32:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_RDEN3</td><td>input</td><td>TCELL32:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_RST</td><td>input</td><td>TCELL29:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_RXBIT_RST0</td><td>input</td><td>TCELL30:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_RXBIT_RST1</td><td>input</td><td>TCELL30:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_RXBIT_RST2</td><td>input</td><td>TCELL30:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_RXBIT_RST3</td><td>input</td><td>TCELL30:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_RXBIT_RST4</td><td>input</td><td>TCELL30:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_RXBIT_RST5</td><td>input</td><td>TCELL30:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_TXBIT_RST0</td><td>input</td><td>TCELL29:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_TXBIT_RST1</td><td>input</td><td>TCELL29:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_TXBIT_RST2</td><td>input</td><td>TCELL29:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_TXBIT_RST3</td><td>input</td><td>TCELL29:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_TXBIT_RST4</td><td>input</td><td>TCELL29:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_TXBIT_RST5</td><td>input</td><td>TCELL29:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_T_TXBIT0</td><td>input</td><td>TCELL31:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_T_TXBIT1</td><td>input</td><td>TCELL31:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_T_TXBIT2</td><td>input</td><td>TCELL31:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_T_TXBIT3</td><td>input</td><td>TCELL31:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_T_TXBIT4</td><td>input</td><td>TCELL31:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_T_TXBIT5</td><td>input</td><td>TCELL31:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WREN0</td><td>input</td><td>TCELL31:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WREN1</td><td>input</td><td>TCELL31:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WREN2</td><td>input</td><td>TCELL30:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WREN3</td><td>input</td><td>TCELL30:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ0_0</td><td>input</td><td>TCELL26:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ0_1</td><td>input</td><td>TCELL26:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ0_2</td><td>input</td><td>TCELL27:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ0_3</td><td>input</td><td>TCELL26:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ0_4</td><td>input</td><td>TCELL27:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ0_5</td><td>input</td><td>TCELL26:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ0_6</td><td>input</td><td>TCELL27:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ0_7</td><td>input</td><td>TCELL26:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ1_0</td><td>input</td><td>TCELL27:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ1_1</td><td>input</td><td>TCELL27:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ1_2</td><td>input</td><td>TCELL27:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ1_3</td><td>input</td><td>TCELL27:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ1_4</td><td>input</td><td>TCELL27:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ1_5</td><td>input</td><td>TCELL27:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ1_6</td><td>input</td><td>TCELL27:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ1_7</td><td>input</td><td>TCELL27:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ2_0</td><td>input</td><td>TCELL27:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ2_1</td><td>input</td><td>TCELL27:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ2_2</td><td>input</td><td>TCELL27:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ2_3</td><td>input</td><td>TCELL27:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ2_4</td><td>input</td><td>TCELL27:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ2_5</td><td>input</td><td>TCELL27:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ2_6</td><td>input</td><td>TCELL27:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ2_7</td><td>input</td><td>TCELL27:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ3_0</td><td>input</td><td>TCELL27:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ3_1</td><td>input</td><td>TCELL27:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ3_2</td><td>input</td><td>TCELL27:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ3_3</td><td>input</td><td>TCELL27:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ3_4</td><td>input</td><td>TCELL27:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ3_5</td><td>input</td><td>TCELL27:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ3_6</td><td>input</td><td>TCELL27:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ3_7</td><td>input</td><td>TCELL27:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ4_0</td><td>input</td><td>TCELL27:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ4_1</td><td>input</td><td>TCELL27:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ4_2</td><td>input</td><td>TCELL27:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ4_3</td><td>input</td><td>TCELL27:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ4_4</td><td>input</td><td>TCELL27:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ4_5</td><td>input</td><td>TCELL27:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ4_6</td><td>input</td><td>TCELL27:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ4_7</td><td>input</td><td>TCELL27:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ5_0</td><td>input</td><td>TCELL28:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ5_1</td><td>input</td><td>TCELL28:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ5_2</td><td>input</td><td>TCELL28:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ5_3</td><td>input</td><td>TCELL28:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ5_4</td><td>input</td><td>TCELL28:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ5_5</td><td>input</td><td>TCELL28:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ5_6</td><td>input</td><td>TCELL28:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ5_7</td><td>input</td><td>TCELL28:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_ADDR0</td><td>input</td><td>TCELL33:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_ADDR1</td><td>input</td><td>TCELL33:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_ADDR2</td><td>input</td><td>TCELL33:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_ADDR3</td><td>input</td><td>TCELL33:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_ADDR4</td><td>input</td><td>TCELL33:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_ADDR5</td><td>input</td><td>TCELL33:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_ADDR6</td><td>input</td><td>TCELL33:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_ADDR7</td><td>input</td><td>TCELL33:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_NIBBLE_SEL</td><td>input</td><td>TCELL34:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA0</td><td>input</td><td>TCELL34:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA1</td><td>input</td><td>TCELL34:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA10</td><td>input</td><td>TCELL34:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA11</td><td>input</td><td>TCELL34:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA12</td><td>input</td><td>TCELL34:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA13</td><td>input</td><td>TCELL34:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA14</td><td>input</td><td>TCELL33:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA15</td><td>input</td><td>TCELL33:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA2</td><td>input</td><td>TCELL34:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA3</td><td>input</td><td>TCELL34:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA4</td><td>input</td><td>TCELL34:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA5</td><td>input</td><td>TCELL34:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA6</td><td>input</td><td>TCELL34:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA7</td><td>input</td><td>TCELL34:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA8</td><td>input</td><td>TCELL34:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA9</td><td>input</td><td>TCELL34:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_CLB2RIU_WR_EN</td><td>input</td><td>TCELL34:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_IOB2CLB_DFT0</td><td>output</td><td>TCELL32:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_IOB2CLB_DFT1</td><td>output</td><td>TCELL32:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_IOB2CLB_DFT2</td><td>output</td><td>TCELL32:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_IOB2CLB_DFT3</td><td>output</td><td>TCELL32:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_IOB2CLB_DFT4</td><td>output</td><td>TCELL32:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_IOB2CLB_DFT5</td><td>output</td><td>TCELL32:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL29:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_FIXDLY_RDY</td><td>output</td><td>TCELL29:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_GT_STATUS</td><td>output</td><td>TCELL28:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT0</td><td>output</td><td>TCELL32:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT1</td><td>output</td><td>TCELL32:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT10</td><td>output</td><td>TCELL31:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT11</td><td>output</td><td>TCELL31:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT12</td><td>output</td><td>TCELL31:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT13</td><td>output</td><td>TCELL31:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT14</td><td>output</td><td>TCELL31:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT15</td><td>output</td><td>TCELL31:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT16</td><td>output</td><td>TCELL31:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT17</td><td>output</td><td>TCELL31:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT18</td><td>output</td><td>TCELL32:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT19</td><td>output</td><td>TCELL32:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT2</td><td>output</td><td>TCELL32:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT20</td><td>output</td><td>TCELL32:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT21</td><td>output</td><td>TCELL32:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT22</td><td>output</td><td>TCELL31:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT23</td><td>output</td><td>TCELL31:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT24</td><td>output</td><td>TCELL31:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT25</td><td>output</td><td>TCELL31:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT26</td><td>output</td><td>TCELL31:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT27</td><td>output</td><td>TCELL31:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT28</td><td>output</td><td>TCELL31:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT29</td><td>output</td><td>TCELL31:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT3</td><td>output</td><td>TCELL32:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT30</td><td>output</td><td>TCELL31:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT31</td><td>output</td><td>TCELL30:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT32</td><td>output</td><td>TCELL30:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT33</td><td>output</td><td>TCELL30:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT34</td><td>output</td><td>TCELL30:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT35</td><td>output</td><td>TCELL30:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT36</td><td>output</td><td>TCELL30:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT37</td><td>output</td><td>TCELL30:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT38</td><td>output</td><td>TCELL30:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT39</td><td>output</td><td>TCELL30:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT4</td><td>output</td><td>TCELL32:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT40</td><td>output</td><td>TCELL30:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT41</td><td>output</td><td>TCELL29:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT42</td><td>output</td><td>TCELL29:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT43</td><td>output</td><td>TCELL29:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT44</td><td>output</td><td>TCELL29:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT45</td><td>output</td><td>TCELL29:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT46</td><td>output</td><td>TCELL29:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT47</td><td>output</td><td>TCELL29:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT48</td><td>output</td><td>TCELL29:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT49</td><td>output</td><td>TCELL29:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT5</td><td>output</td><td>TCELL32:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT50</td><td>output</td><td>TCELL29:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT51</td><td>output</td><td>TCELL29:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT52</td><td>output</td><td>TCELL28:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT53</td><td>output</td><td>TCELL28:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT6</td><td>output</td><td>TCELL32:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT7</td><td>output</td><td>TCELL32:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT8</td><td>output</td><td>TCELL32:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT9</td><td>output</td><td>TCELL31:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_LP_I_0_0</td><td>output</td><td>TCELL32:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_LP_I_0_1</td><td>output</td><td>TCELL32:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_LP_I_0_2</td><td>output</td><td>TCELL32:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_LP_I_1_0</td><td>output</td><td>TCELL32:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_LP_I_1_1</td><td>output</td><td>TCELL32:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_LP_I_1_2</td><td>output</td><td>TCELL32:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_MASTER_PD</td><td>output</td><td>TCELL28:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_PHY_RDY</td><td>output</td><td>TCELL28:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ0_0</td><td>output</td><td>TCELL29:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ0_1</td><td>output</td><td>TCELL29:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ0_2</td><td>output</td><td>TCELL29:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ0_3</td><td>output</td><td>TCELL29:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ0_4</td><td>output</td><td>TCELL29:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ0_5</td><td>output</td><td>TCELL28:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ0_6</td><td>output</td><td>TCELL29:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ0_7</td><td>output</td><td>TCELL28:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ1_0</td><td>output</td><td>TCELL29:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ1_1</td><td>output</td><td>TCELL29:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ1_2</td><td>output</td><td>TCELL29:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ1_3</td><td>output</td><td>TCELL29:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ1_4</td><td>output</td><td>TCELL29:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ1_5</td><td>output</td><td>TCELL29:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ1_6</td><td>output</td><td>TCELL29:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ1_7</td><td>output</td><td>TCELL29:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ2_0</td><td>output</td><td>TCELL30:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ2_1</td><td>output</td><td>TCELL30:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ2_2</td><td>output</td><td>TCELL30:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ2_3</td><td>output</td><td>TCELL30:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ2_4</td><td>output</td><td>TCELL30:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ2_5</td><td>output</td><td>TCELL29:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ2_6</td><td>output</td><td>TCELL30:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ2_7</td><td>output</td><td>TCELL29:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ3_0</td><td>output</td><td>TCELL30:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ3_1</td><td>output</td><td>TCELL30:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ3_2</td><td>output</td><td>TCELL30:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ3_3</td><td>output</td><td>TCELL30:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ3_4</td><td>output</td><td>TCELL30:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ3_5</td><td>output</td><td>TCELL30:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ3_6</td><td>output</td><td>TCELL30:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ3_7</td><td>output</td><td>TCELL30:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ4_0</td><td>output</td><td>TCELL30:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ4_1</td><td>output</td><td>TCELL30:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ4_2</td><td>output</td><td>TCELL31:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ4_3</td><td>output</td><td>TCELL30:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ4_4</td><td>output</td><td>TCELL31:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ4_5</td><td>output</td><td>TCELL30:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ4_6</td><td>output</td><td>TCELL31:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ4_7</td><td>output</td><td>TCELL30:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ5_0</td><td>output</td><td>TCELL31:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ5_1</td><td>output</td><td>TCELL31:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ5_2</td><td>output</td><td>TCELL31:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ5_3</td><td>output</td><td>TCELL31:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ5_4</td><td>output</td><td>TCELL31:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ5_5</td><td>output</td><td>TCELL31:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ5_6</td><td>output</td><td>TCELL31:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ5_7</td><td>output</td><td>TCELL31:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA0</td><td>output</td><td>TCELL33:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA1</td><td>output</td><td>TCELL33:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA10</td><td>output</td><td>TCELL33:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA11</td><td>output</td><td>TCELL33:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA12</td><td>output</td><td>TCELL33:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA13</td><td>output</td><td>TCELL32:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA14</td><td>output</td><td>TCELL32:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA15</td><td>output</td><td>TCELL32:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA2</td><td>output</td><td>TCELL33:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA3</td><td>output</td><td>TCELL33:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA4</td><td>output</td><td>TCELL33:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA5</td><td>output</td><td>TCELL33:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA6</td><td>output</td><td>TCELL33:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA7</td><td>output</td><td>TCELL33:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA8</td><td>output</td><td>TCELL33:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA9</td><td>output</td><td>TCELL33:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P5_RIU2CLB_VALID</td><td>output</td><td>TCELL32:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2MC_DIV_CLK</td><td>input</td><td>TCELL18:IMUX.CTRL.3</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_CTRL_CLK</td><td>input</td><td>TCELL18:IMUX.CTRL.2</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_DYNAMIC_DCI_TS0</td><td>input</td><td>TCELL18:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_DYNAMIC_DCI_TS1</td><td>input</td><td>TCELL18:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_DYNAMIC_DCI_TS2</td><td>input</td><td>TCELL18:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_DYNAMIC_DCI_TS3</td><td>input</td><td>TCELL18:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_DYNAMIC_DCI_TS4</td><td>input</td><td>TCELL18:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_DYNAMIC_DCI_TS5</td><td>input</td><td>TCELL18:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_FIFO_CLK</td><td>input</td><td>TCELL18:IMUX.CTRL.1</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IBUF_DISABLE0</td><td>input</td><td>TCELL18:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IBUF_DISABLE1</td><td>input</td><td>TCELL18:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IBUF_DISABLE2</td><td>input</td><td>TCELL18:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IBUF_DISABLE3</td><td>input</td><td>TCELL18:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IBUF_DISABLE4</td><td>input</td><td>TCELL18:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IBUF_DISABLE5</td><td>input</td><td>TCELL18:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IDELAY_EN_VTC0</td><td>input</td><td>TCELL19:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IDELAY_EN_VTC1</td><td>input</td><td>TCELL19:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IDELAY_EN_VTC2</td><td>input</td><td>TCELL19:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IDELAY_EN_VTC3</td><td>input</td><td>TCELL19:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IDELAY_EN_VTC4</td><td>input</td><td>TCELL18:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IDELAY_EN_VTC5</td><td>input</td><td>TCELL18:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_CE0</td><td>input</td><td>TCELL18:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_CE1</td><td>input</td><td>TCELL18:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_CE2</td><td>input</td><td>TCELL18:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_CE3</td><td>input</td><td>TCELL18:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_CE4</td><td>input</td><td>TCELL18:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_CE5</td><td>input</td><td>TCELL18:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_INC0</td><td>input</td><td>TCELL18:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_INC1</td><td>input</td><td>TCELL18:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_INC2</td><td>input</td><td>TCELL18:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_INC3</td><td>input</td><td>TCELL18:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_INC4</td><td>input</td><td>TCELL18:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_INC5</td><td>input</td><td>TCELL18:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_LD0</td><td>input</td><td>TCELL18:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_LD1</td><td>input</td><td>TCELL18:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_LD2</td><td>input</td><td>TCELL18:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_LD3</td><td>input</td><td>TCELL18:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_LD4</td><td>input</td><td>TCELL18:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_LD5</td><td>input</td><td>TCELL18:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_LP_RX_DIS_OR_TERM_EN0</td><td>input</td><td>TCELL19:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_LP_RX_DIS_OR_TERM_EN1</td><td>input</td><td>TCELL19:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_LP_RX_DIS_OR_TERM_EN2</td><td>input</td><td>TCELL19:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_LP_TX_O_OR_PU_EN_0_BIT2</td><td>input</td><td>TCELL19:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_LP_TX_O_OR_PU_EN_1_0</td><td>input</td><td>TCELL19:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_LP_TX_O_OR_PU_EN_1_1</td><td>input</td><td>TCELL19:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_LP_TX_O_OR_PU_EN_1_2</td><td>input</td><td>TCELL19:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_LP_TX_T_OR_PD_EN_0_0</td><td>input</td><td>TCELL19:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_LP_TX_T_OR_PD_EN_0_1</td><td>input</td><td>TCELL19:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_LP_TX_T_OR_PD_EN_0_2</td><td>input</td><td>TCELL19:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_ODELAY_EN_VTC0</td><td>input</td><td>TCELL19:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_ODELAY_EN_VTC1</td><td>input</td><td>TCELL19:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_ODELAY_EN_VTC2</td><td>input</td><td>TCELL19:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_ODELAY_EN_VTC3</td><td>input</td><td>TCELL19:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_ODELAY_EN_VTC4</td><td>input</td><td>TCELL19:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_ODELAY_EN_VTC5</td><td>input</td><td>TCELL19:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_PD_EN_1_0</td><td>input</td><td>TCELL19:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_PD_EN_1_1</td><td>input</td><td>TCELL19:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_PD_EN_1_2</td><td>input</td><td>TCELL19:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_RST</td><td>input</td><td>TCELL18:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_RXBIT_RST0</td><td>input</td><td>TCELL18:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_RXBIT_RST1</td><td>input</td><td>TCELL18:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_RXBIT_RST2</td><td>input</td><td>TCELL18:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_RXBIT_RST3</td><td>input</td><td>TCELL18:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_RXBIT_RST4</td><td>input</td><td>TCELL18:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_RXBIT_RST5</td><td>input</td><td>TCELL18:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_TXBIT_RST0</td><td>input</td><td>TCELL18:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_TXBIT_RST1</td><td>input</td><td>TCELL18:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_TXBIT_RST2</td><td>input</td><td>TCELL18:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_TXBIT_RST3</td><td>input</td><td>TCELL18:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_TXBIT_RST4</td><td>input</td><td>TCELL18:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2PHY_TXBIT_RST5</td><td>input</td><td>TCELL18:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2RIU_NIBBLE_SEL</td><td>input</td><td>TCELL16:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_CLB2RIU_WR_EN</td><td>input</td><td>TCELL19:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_IOB2CLB_DFT0</td><td>output</td><td>TCELL17:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_IOB2CLB_DFT1</td><td>output</td><td>TCELL17:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_IOB2CLB_DFT2</td><td>output</td><td>TCELL17:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_IOB2CLB_DFT3</td><td>output</td><td>TCELL17:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_IOB2CLB_DFT4</td><td>output</td><td>TCELL17:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_IOB2CLB_DFT5</td><td>output</td><td>TCELL17:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL15:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_FIXDLY_RDY</td><td>output</td><td>TCELL15:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_GT_STATUS</td><td>output</td><td>TCELL15:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT0</td><td>output</td><td>TCELL17:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT1</td><td>output</td><td>TCELL17:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT10</td><td>output</td><td>TCELL16:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT11</td><td>output</td><td>TCELL16:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT12</td><td>output</td><td>TCELL16:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT13</td><td>output</td><td>TCELL16:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT14</td><td>output</td><td>TCELL16:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT15</td><td>output</td><td>TCELL16:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT16</td><td>output</td><td>TCELL16:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT17</td><td>output</td><td>TCELL16:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT18</td><td>output</td><td>TCELL16:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT19</td><td>output</td><td>TCELL16:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT2</td><td>output</td><td>TCELL17:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT20</td><td>output</td><td>TCELL16:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT21</td><td>output</td><td>TCELL16:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT22</td><td>output</td><td>TCELL16:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT23</td><td>output</td><td>TCELL16:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT24</td><td>output</td><td>TCELL16:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT25</td><td>output</td><td>TCELL16:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT26</td><td>output</td><td>TCELL16:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT27</td><td>output</td><td>TCELL16:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT28</td><td>output</td><td>TCELL16:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT29</td><td>output</td><td>TCELL16:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT3</td><td>output</td><td>TCELL17:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT30</td><td>output</td><td>TCELL16:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT31</td><td>output</td><td>TCELL16:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT32</td><td>output</td><td>TCELL16:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT33</td><td>output</td><td>TCELL16:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT34</td><td>output</td><td>TCELL16:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT35</td><td>output</td><td>TCELL16:OUT.2.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT36</td><td>output</td><td>TCELL15:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT37</td><td>output</td><td>TCELL15:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT38</td><td>output</td><td>TCELL15:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT39</td><td>output</td><td>TCELL15:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT4</td><td>output</td><td>TCELL17:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT40</td><td>output</td><td>TCELL15:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT41</td><td>output</td><td>TCELL15:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT42</td><td>output</td><td>TCELL15:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT43</td><td>output</td><td>TCELL15:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT44</td><td>output</td><td>TCELL15:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT45</td><td>output</td><td>TCELL15:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT46</td><td>output</td><td>TCELL15:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT47</td><td>output</td><td>TCELL15:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT48</td><td>output</td><td>TCELL15:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT49</td><td>output</td><td>TCELL15:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT5</td><td>output</td><td>TCELL17:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT50</td><td>output</td><td>TCELL15:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT51</td><td>output</td><td>TCELL15:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT52</td><td>output</td><td>TCELL15:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT53</td><td>output</td><td>TCELL15:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT6</td><td>output</td><td>TCELL16:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT7</td><td>output</td><td>TCELL16:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT8</td><td>output</td><td>TCELL16:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT9</td><td>output</td><td>TCELL16:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_LP_I_0_0</td><td>output</td><td>TCELL17:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_LP_I_0_1</td><td>output</td><td>TCELL17:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_LP_I_0_2</td><td>output</td><td>TCELL17:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_LP_I_1_0</td><td>output</td><td>TCELL17:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_LP_I_1_1</td><td>output</td><td>TCELL17:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_LP_I_1_2</td><td>output</td><td>TCELL17:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_MASTER_PD</td><td>output</td><td>TCELL15:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_PHY2CLB_PHY_RDY</td><td>output</td><td>TCELL15:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P6_RIU2CLB_VALID</td><td>output</td><td>TCELL17:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2MC_DIV_CLK</td><td>input</td><td>TCELL11:IMUX.CTRL.3</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_CTRL_CLK</td><td>input</td><td>TCELL11:IMUX.CTRL.1</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_DYNAMIC_DCI_TS0</td><td>input</td><td>TCELL10:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_DYNAMIC_DCI_TS1</td><td>input</td><td>TCELL10:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_DYNAMIC_DCI_TS2</td><td>input</td><td>TCELL10:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_DYNAMIC_DCI_TS3</td><td>input</td><td>TCELL10:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_DYNAMIC_DCI_TS4</td><td>input</td><td>TCELL10:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_DYNAMIC_DCI_TS5</td><td>input</td><td>TCELL10:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_FIFO_CLK</td><td>input</td><td>TCELL11:IMUX.CTRL.2</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IBUF_DISABLE0</td><td>input</td><td>TCELL10:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IBUF_DISABLE1</td><td>input</td><td>TCELL10:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IBUF_DISABLE2</td><td>input</td><td>TCELL10:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IBUF_DISABLE3</td><td>input</td><td>TCELL10:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IBUF_DISABLE4</td><td>input</td><td>TCELL10:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IBUF_DISABLE5</td><td>input</td><td>TCELL10:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IDELAY_EN_VTC0</td><td>input</td><td>TCELL12:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IDELAY_EN_VTC1</td><td>input</td><td>TCELL12:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IDELAY_EN_VTC2</td><td>input</td><td>TCELL12:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IDELAY_EN_VTC3</td><td>input</td><td>TCELL12:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IDELAY_EN_VTC4</td><td>input</td><td>TCELL12:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IDELAY_EN_VTC5</td><td>input</td><td>TCELL12:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CE0</td><td>input</td><td>TCELL10:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CE1</td><td>input</td><td>TCELL10:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CE2</td><td>input</td><td>TCELL10:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CE3</td><td>input</td><td>TCELL10:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CE4</td><td>input</td><td>TCELL10:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CE5</td><td>input</td><td>TCELL10:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN0</td><td>input</td><td>TCELL12:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN1</td><td>input</td><td>TCELL12:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN10</td><td>input</td><td>TCELL12:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN11</td><td>input</td><td>TCELL12:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN12</td><td>input</td><td>TCELL12:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN13</td><td>input</td><td>TCELL12:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN14</td><td>input</td><td>TCELL12:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN15</td><td>input</td><td>TCELL12:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN16</td><td>input</td><td>TCELL12:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN17</td><td>input</td><td>TCELL12:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN18</td><td>input</td><td>TCELL12:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN19</td><td>input</td><td>TCELL12:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN2</td><td>input</td><td>TCELL12:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN20</td><td>input</td><td>TCELL12:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN21</td><td>input</td><td>TCELL11:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN22</td><td>input</td><td>TCELL11:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN23</td><td>input</td><td>TCELL11:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN24</td><td>input</td><td>TCELL11:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN25</td><td>input</td><td>TCELL11:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN26</td><td>input</td><td>TCELL11:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN27</td><td>input</td><td>TCELL11:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN28</td><td>input</td><td>TCELL11:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN29</td><td>input</td><td>TCELL11:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN3</td><td>input</td><td>TCELL12:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN30</td><td>input</td><td>TCELL11:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN31</td><td>input</td><td>TCELL11:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN32</td><td>input</td><td>TCELL11:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN33</td><td>input</td><td>TCELL11:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN34</td><td>input</td><td>TCELL11:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN35</td><td>input</td><td>TCELL11:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN36</td><td>input</td><td>TCELL11:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN37</td><td>input</td><td>TCELL11:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN38</td><td>input</td><td>TCELL11:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN39</td><td>input</td><td>TCELL11:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN4</td><td>input</td><td>TCELL12:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN40</td><td>input</td><td>TCELL11:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN41</td><td>input</td><td>TCELL11:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN42</td><td>input</td><td>TCELL11:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN43</td><td>input</td><td>TCELL11:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN44</td><td>input</td><td>TCELL11:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN45</td><td>input</td><td>TCELL11:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN46</td><td>input</td><td>TCELL11:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN47</td><td>input</td><td>TCELL11:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN48</td><td>input</td><td>TCELL11:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN49</td><td>input</td><td>TCELL11:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN5</td><td>input</td><td>TCELL12:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN50</td><td>input</td><td>TCELL11:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN51</td><td>input</td><td>TCELL11:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN52</td><td>input</td><td>TCELL11:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN53</td><td>input</td><td>TCELL11:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN6</td><td>input</td><td>TCELL12:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN7</td><td>input</td><td>TCELL12:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN8</td><td>input</td><td>TCELL12:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN9</td><td>input</td><td>TCELL12:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_INC0</td><td>input</td><td>TCELL10:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_INC1</td><td>input</td><td>TCELL10:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_INC2</td><td>input</td><td>TCELL10:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_INC3</td><td>input</td><td>TCELL10:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_INC4</td><td>input</td><td>TCELL10:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_INC5</td><td>input</td><td>TCELL10:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_LD0</td><td>input</td><td>TCELL11:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_LD1</td><td>input</td><td>TCELL11:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_LD2</td><td>input</td><td>TCELL10:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_LD3</td><td>input</td><td>TCELL10:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_LD4</td><td>input</td><td>TCELL10:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_LD5</td><td>input</td><td>TCELL10:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_KEEPER_EN0</td><td>input</td><td>TCELL13:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_KEEPER_EN1</td><td>input</td><td>TCELL13:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_KEEPER_EN2</td><td>input</td><td>TCELL13:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_KEEPER_EN3</td><td>input</td><td>TCELL13:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_KEEPER_EN4</td><td>input</td><td>TCELL13:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_KEEPER_EN5</td><td>input</td><td>TCELL13:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_LP_RX_DIS_OR_TERM_EN0</td><td>input</td><td>TCELL13:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_LP_RX_DIS_OR_TERM_EN1</td><td>input</td><td>TCELL12:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_LP_RX_DIS_OR_TERM_EN2</td><td>input</td><td>TCELL12:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_LP_TX_O_OR_PU_EN_0_0</td><td>input</td><td>TCELL13:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_LP_TX_O_OR_PU_EN_0_1</td><td>input</td><td>TCELL13:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_LP_TX_O_OR_PU_EN_0_2</td><td>input</td><td>TCELL13:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_LP_TX_O_OR_PU_EN_1_0</td><td>input</td><td>TCELL13:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_LP_TX_O_OR_PU_EN_1_1</td><td>input</td><td>TCELL13:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_LP_TX_O_OR_PU_EN_1_2</td><td>input</td><td>TCELL13:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_LP_TX_T_OR_PD_EN_0_0</td><td>input</td><td>TCELL13:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_LP_TX_T_OR_PD_EN_0_1</td><td>input</td><td>TCELL13:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_LP_TX_T_OR_PD_EN_0_2</td><td>input</td><td>TCELL13:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_ODELAY_EN_VTC0</td><td>input</td><td>TCELL12:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_ODELAY_EN_VTC1</td><td>input</td><td>TCELL12:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_ODELAY_EN_VTC2</td><td>input</td><td>TCELL12:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_ODELAY_EN_VTC3</td><td>input</td><td>TCELL12:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_ODELAY_EN_VTC4</td><td>input</td><td>TCELL12:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_ODELAY_EN_VTC5</td><td>input</td><td>TCELL12:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_PD_EN_1_0</td><td>input</td><td>TCELL13:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_PD_EN_1_1</td><td>input</td><td>TCELL13:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_PD_EN_1_2</td><td>input</td><td>TCELL13:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_RST</td><td>input</td><td>TCELL9:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_RXBIT_RST0</td><td>input</td><td>TCELL10:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_RXBIT_RST1</td><td>input</td><td>TCELL10:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_RXBIT_RST2</td><td>input</td><td>TCELL10:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_RXBIT_RST3</td><td>input</td><td>TCELL10:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_RXBIT_RST4</td><td>input</td><td>TCELL10:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_RXBIT_RST5</td><td>input</td><td>TCELL10:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_TXBIT_RST0</td><td>input</td><td>TCELL10:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_TXBIT_RST1</td><td>input</td><td>TCELL10:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_TXBIT_RST2</td><td>input</td><td>TCELL10:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_TXBIT_RST3</td><td>input</td><td>TCELL10:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_TXBIT_RST4</td><td>input</td><td>TCELL10:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2PHY_TXBIT_RST5</td><td>input</td><td>TCELL9:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2RIU_NIBBLE_SEL</td><td>input</td><td>TCELL13:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_CLB2RIU_WR_EN</td><td>input</td><td>TCELL13:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_IOB2CLB_DFT0</td><td>output</td><td>TCELL13:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_IOB2CLB_DFT1</td><td>output</td><td>TCELL13:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_IOB2CLB_DFT2</td><td>output</td><td>TCELL13:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_IOB2CLB_DFT3</td><td>output</td><td>TCELL13:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_IOB2CLB_DFT4</td><td>output</td><td>TCELL13:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_IOB2CLB_DFT5</td><td>output</td><td>TCELL13:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL11:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_FIXDLY_RDY</td><td>output</td><td>TCELL11:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_GT_STATUS</td><td>output</td><td>TCELL11:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT0</td><td>output</td><td>TCELL13:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT1</td><td>output</td><td>TCELL13:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT10</td><td>output</td><td>TCELL12:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT11</td><td>output</td><td>TCELL12:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT12</td><td>output</td><td>TCELL12:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT13</td><td>output</td><td>TCELL12:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT14</td><td>output</td><td>TCELL12:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT15</td><td>output</td><td>TCELL12:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT16</td><td>output</td><td>TCELL12:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT17</td><td>output</td><td>TCELL12:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT18</td><td>output</td><td>TCELL12:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT19</td><td>output</td><td>TCELL12:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT2</td><td>output</td><td>TCELL13:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT20</td><td>output</td><td>TCELL12:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT21</td><td>output</td><td>TCELL12:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT22</td><td>output</td><td>TCELL12:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT23</td><td>output</td><td>TCELL12:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT24</td><td>output</td><td>TCELL12:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT25</td><td>output</td><td>TCELL12:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT26</td><td>output</td><td>TCELL12:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT27</td><td>output</td><td>TCELL12:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT28</td><td>output</td><td>TCELL12:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT29</td><td>output</td><td>TCELL12:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT3</td><td>output</td><td>TCELL13:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT30</td><td>output</td><td>TCELL12:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT31</td><td>output</td><td>TCELL12:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT32</td><td>output</td><td>TCELL12:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT33</td><td>output</td><td>TCELL12:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT34</td><td>output</td><td>TCELL12:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT35</td><td>output</td><td>TCELL11:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT36</td><td>output</td><td>TCELL11:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT37</td><td>output</td><td>TCELL11:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT38</td><td>output</td><td>TCELL11:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT39</td><td>output</td><td>TCELL11:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT4</td><td>output</td><td>TCELL13:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT40</td><td>output</td><td>TCELL11:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT41</td><td>output</td><td>TCELL11:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT42</td><td>output</td><td>TCELL11:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT43</td><td>output</td><td>TCELL11:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT44</td><td>output</td><td>TCELL11:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT45</td><td>output</td><td>TCELL11:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT46</td><td>output</td><td>TCELL11:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT47</td><td>output</td><td>TCELL11:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT48</td><td>output</td><td>TCELL11:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT49</td><td>output</td><td>TCELL11:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT5</td><td>output</td><td>TCELL13:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT50</td><td>output</td><td>TCELL11:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT51</td><td>output</td><td>TCELL11:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT52</td><td>output</td><td>TCELL11:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT53</td><td>output</td><td>TCELL11:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT6</td><td>output</td><td>TCELL12:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT7</td><td>output</td><td>TCELL12:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT8</td><td>output</td><td>TCELL12:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT9</td><td>output</td><td>TCELL12:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_LP_I_0_0</td><td>output</td><td>TCELL13:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_LP_I_0_1</td><td>output</td><td>TCELL13:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_LP_I_0_2</td><td>output</td><td>TCELL13:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_LP_I_1_0</td><td>output</td><td>TCELL13:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_LP_I_1_1</td><td>output</td><td>TCELL13:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_LP_I_1_2</td><td>output</td><td>TCELL13:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_MASTER_PD</td><td>output</td><td>TCELL11:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_PHY2CLB_PHY_RDY</td><td>output</td><td>TCELL11:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P7_RIU2CLB_VALID</td><td>output</td><td>TCELL13:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2MC_DIV_CLK</td><td>input</td><td>TCELL6:IMUX.CTRL.1</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_CTRL_CLK</td><td>input</td><td>TCELL6:IMUX.CTRL.2</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_DYNAMIC_DCI_TS0</td><td>input</td><td>TCELL6:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_DYNAMIC_DCI_TS1</td><td>input</td><td>TCELL6:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_DYNAMIC_DCI_TS2</td><td>input</td><td>TCELL6:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_DYNAMIC_DCI_TS3</td><td>input</td><td>TCELL6:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_DYNAMIC_DCI_TS4</td><td>input</td><td>TCELL6:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_DYNAMIC_DCI_TS5</td><td>input</td><td>TCELL6:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_FIFO_CLK</td><td>input</td><td>TCELL6:IMUX.CTRL.0</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IBUF_DISABLE0</td><td>input</td><td>TCELL6:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IBUF_DISABLE1</td><td>input</td><td>TCELL6:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IBUF_DISABLE2</td><td>input</td><td>TCELL6:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IBUF_DISABLE3</td><td>input</td><td>TCELL6:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IBUF_DISABLE4</td><td>input</td><td>TCELL6:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IBUF_DISABLE5</td><td>input</td><td>TCELL6:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IDELAY_EN_VTC0</td><td>input</td><td>TCELL8:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IDELAY_EN_VTC1</td><td>input</td><td>TCELL8:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IDELAY_EN_VTC2</td><td>input</td><td>TCELL8:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IDELAY_EN_VTC3</td><td>input</td><td>TCELL8:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IDELAY_EN_VTC4</td><td>input</td><td>TCELL8:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IDELAY_EN_VTC5</td><td>input</td><td>TCELL8:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CE0</td><td>input</td><td>TCELL6:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CE1</td><td>input</td><td>TCELL6:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CE2</td><td>input</td><td>TCELL6:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CE3</td><td>input</td><td>TCELL6:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CE4</td><td>input</td><td>TCELL6:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CE5</td><td>input</td><td>TCELL6:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN0</td><td>input</td><td>TCELL8:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN1</td><td>input</td><td>TCELL8:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN10</td><td>input</td><td>TCELL8:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN11</td><td>input</td><td>TCELL8:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN12</td><td>input</td><td>TCELL8:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN13</td><td>input</td><td>TCELL7:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN14</td><td>input</td><td>TCELL7:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN15</td><td>input</td><td>TCELL7:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN16</td><td>input</td><td>TCELL7:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN17</td><td>input</td><td>TCELL7:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN18</td><td>input</td><td>TCELL7:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN19</td><td>input</td><td>TCELL7:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN2</td><td>input</td><td>TCELL8:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN20</td><td>input</td><td>TCELL7:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN21</td><td>input</td><td>TCELL7:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN22</td><td>input</td><td>TCELL7:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN23</td><td>input</td><td>TCELL7:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN24</td><td>input</td><td>TCELL7:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN25</td><td>input</td><td>TCELL7:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN26</td><td>input</td><td>TCELL7:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN27</td><td>input</td><td>TCELL7:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN28</td><td>input</td><td>TCELL7:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN29</td><td>input</td><td>TCELL7:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN3</td><td>input</td><td>TCELL8:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN30</td><td>input</td><td>TCELL7:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN31</td><td>input</td><td>TCELL7:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN32</td><td>input</td><td>TCELL7:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN33</td><td>input</td><td>TCELL7:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN34</td><td>input</td><td>TCELL7:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN35</td><td>input</td><td>TCELL7:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN36</td><td>input</td><td>TCELL7:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN37</td><td>input</td><td>TCELL7:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN38</td><td>input</td><td>TCELL7:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN39</td><td>input</td><td>TCELL7:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN4</td><td>input</td><td>TCELL8:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN40</td><td>input</td><td>TCELL7:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN41</td><td>input</td><td>TCELL7:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN42</td><td>input</td><td>TCELL6:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN43</td><td>input</td><td>TCELL6:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN44</td><td>input</td><td>TCELL6:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN45</td><td>input</td><td>TCELL6:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN46</td><td>input</td><td>TCELL6:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN47</td><td>input</td><td>TCELL6:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN48</td><td>input</td><td>TCELL6:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN49</td><td>input</td><td>TCELL6:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN5</td><td>input</td><td>TCELL8:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN50</td><td>input</td><td>TCELL6:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN51</td><td>input</td><td>TCELL6:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN52</td><td>input</td><td>TCELL6:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN53</td><td>input</td><td>TCELL6:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN6</td><td>input</td><td>TCELL8:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN7</td><td>input</td><td>TCELL8:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN8</td><td>input</td><td>TCELL8:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN9</td><td>input</td><td>TCELL8:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_INC0</td><td>input</td><td>TCELL6:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_INC1</td><td>input</td><td>TCELL6:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_INC2</td><td>input</td><td>TCELL6:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_INC3</td><td>input</td><td>TCELL6:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_INC4</td><td>input</td><td>TCELL6:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_INC5</td><td>input</td><td>TCELL6:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_LD0</td><td>input</td><td>TCELL6:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_LD1</td><td>input</td><td>TCELL6:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_LD2</td><td>input</td><td>TCELL6:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_LD3</td><td>input</td><td>TCELL6:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_LD4</td><td>input</td><td>TCELL6:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_LD5</td><td>input</td><td>TCELL6:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_KEEPER_EN0</td><td>input</td><td>TCELL9:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_KEEPER_EN1</td><td>input</td><td>TCELL9:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_KEEPER_EN2</td><td>input</td><td>TCELL9:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_KEEPER_EN3</td><td>input</td><td>TCELL9:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_KEEPER_EN4</td><td>input</td><td>TCELL9:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_KEEPER_EN5</td><td>input</td><td>TCELL9:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_LP_RX_DIS_OR_TERM_EN0</td><td>input</td><td>TCELL9:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_LP_RX_DIS_OR_TERM_EN1</td><td>input</td><td>TCELL9:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_LP_RX_DIS_OR_TERM_EN2</td><td>input</td><td>TCELL9:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_LP_TX_O_OR_PU_EN_0_0</td><td>input</td><td>TCELL9:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_LP_TX_O_OR_PU_EN_0_1</td><td>input</td><td>TCELL9:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_LP_TX_O_OR_PU_EN_0_2</td><td>input</td><td>TCELL9:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_LP_TX_O_OR_PU_EN_1_0</td><td>input</td><td>TCELL9:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_LP_TX_O_OR_PU_EN_1_1</td><td>input</td><td>TCELL9:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_LP_TX_O_OR_PU_EN_1_2</td><td>input</td><td>TCELL9:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_LP_TX_T_OR_PD_EN_0_0</td><td>input</td><td>TCELL9:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_LP_TX_T_OR_PD_EN_0_1</td><td>input</td><td>TCELL9:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_LP_TX_T_OR_PD_EN_0_2</td><td>input</td><td>TCELL9:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_ODELAY_EN_VTC0</td><td>input</td><td>TCELL8:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_ODELAY_EN_VTC1</td><td>input</td><td>TCELL8:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_ODELAY_EN_VTC2</td><td>input</td><td>TCELL8:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_ODELAY_EN_VTC3</td><td>input</td><td>TCELL8:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_ODELAY_EN_VTC4</td><td>input</td><td>TCELL8:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_ODELAY_EN_VTC5</td><td>input</td><td>TCELL8:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_PD_EN_1_0</td><td>input</td><td>TCELL9:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_PD_EN_1_1</td><td>input</td><td>TCELL9:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_PD_EN_1_2</td><td>input</td><td>TCELL9:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_RST</td><td>input</td><td>TCELL5:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_RXBIT_RST0</td><td>input</td><td>TCELL6:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_RXBIT_RST1</td><td>input</td><td>TCELL6:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_RXBIT_RST2</td><td>input</td><td>TCELL6:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_RXBIT_RST3</td><td>input</td><td>TCELL6:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_RXBIT_RST4</td><td>input</td><td>TCELL6:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_RXBIT_RST5</td><td>input</td><td>TCELL5:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_TXBIT_RST0</td><td>input</td><td>TCELL5:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_TXBIT_RST1</td><td>input</td><td>TCELL5:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_TXBIT_RST2</td><td>input</td><td>TCELL5:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_TXBIT_RST3</td><td>input</td><td>TCELL5:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_TXBIT_RST4</td><td>input</td><td>TCELL5:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2PHY_TXBIT_RST5</td><td>input</td><td>TCELL5:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2RIU_NIBBLE_SEL</td><td>input</td><td>TCELL5:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_CLB2RIU_WR_EN</td><td>input</td><td>TCELL9:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_IOB2CLB_DFT0</td><td>output</td><td>TCELL7:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_IOB2CLB_DFT1</td><td>output</td><td>TCELL7:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_IOB2CLB_DFT2</td><td>output</td><td>TCELL6:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_IOB2CLB_DFT3</td><td>output</td><td>TCELL6:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_IOB2CLB_DFT4</td><td>output</td><td>TCELL6:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_IOB2CLB_DFT5</td><td>output</td><td>TCELL6:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL4:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_FIXDLY_RDY</td><td>output</td><td>TCELL4:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_GT_STATUS</td><td>output</td><td>TCELL4:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT0</td><td>output</td><td>TCELL6:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT1</td><td>output</td><td>TCELL6:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT10</td><td>output</td><td>TCELL6:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT11</td><td>output</td><td>TCELL6:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT12</td><td>output</td><td>TCELL6:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT13</td><td>output</td><td>TCELL6:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT14</td><td>output</td><td>TCELL6:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT15</td><td>output</td><td>TCELL6:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT16</td><td>output</td><td>TCELL6:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT17</td><td>output</td><td>TCELL6:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT18</td><td>output</td><td>TCELL6:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT19</td><td>output</td><td>TCELL6:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT2</td><td>output</td><td>TCELL6:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT20</td><td>output</td><td>TCELL6:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT21</td><td>output</td><td>TCELL6:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT22</td><td>output</td><td>TCELL6:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT23</td><td>output</td><td>TCELL6:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT24</td><td>output</td><td>TCELL6:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT25</td><td>output</td><td>TCELL5:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT26</td><td>output</td><td>TCELL5:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT27</td><td>output</td><td>TCELL5:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT28</td><td>output</td><td>TCELL5:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT29</td><td>output</td><td>TCELL5:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT3</td><td>output</td><td>TCELL6:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT30</td><td>output</td><td>TCELL5:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT31</td><td>output</td><td>TCELL5:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT32</td><td>output</td><td>TCELL5:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT33</td><td>output</td><td>TCELL5:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT34</td><td>output</td><td>TCELL5:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT35</td><td>output</td><td>TCELL5:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT36</td><td>output</td><td>TCELL5:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT37</td><td>output</td><td>TCELL5:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT38</td><td>output</td><td>TCELL5:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT39</td><td>output</td><td>TCELL5:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT4</td><td>output</td><td>TCELL6:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT40</td><td>output</td><td>TCELL5:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT41</td><td>output</td><td>TCELL5:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT42</td><td>output</td><td>TCELL5:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT43</td><td>output</td><td>TCELL5:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT44</td><td>output</td><td>TCELL5:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT45</td><td>output</td><td>TCELL5:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT46</td><td>output</td><td>TCELL5:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT47</td><td>output</td><td>TCELL5:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT48</td><td>output</td><td>TCELL5:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT49</td><td>output</td><td>TCELL5:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT5</td><td>output</td><td>TCELL6:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT50</td><td>output</td><td>TCELL5:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT51</td><td>output</td><td>TCELL5:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT52</td><td>output</td><td>TCELL5:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT53</td><td>output</td><td>TCELL5:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT6</td><td>output</td><td>TCELL6:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT7</td><td>output</td><td>TCELL6:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT8</td><td>output</td><td>TCELL6:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT9</td><td>output</td><td>TCELL6:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_LP_I_0_0</td><td>output</td><td>TCELL7:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_LP_I_0_1</td><td>output</td><td>TCELL7:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_LP_I_0_2</td><td>output</td><td>TCELL7:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_LP_I_1_0</td><td>output</td><td>TCELL7:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_LP_I_1_1</td><td>output</td><td>TCELL7:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_LP_I_1_2</td><td>output</td><td>TCELL7:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_MASTER_PD</td><td>output</td><td>TCELL4:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_PHY2CLB_PHY_RDY</td><td>output</td><td>TCELL4:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P8_RIU2CLB_VALID</td><td>output</td><td>TCELL7:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2MC_DIV_CLK</td><td>input</td><td>TCELL1:IMUX.CTRL.0</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_CTRL_CLK</td><td>input</td><td>TCELL1:IMUX.CTRL.1</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_DYNAMIC_DCI_TS0</td><td>input</td><td>TCELL1:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_DYNAMIC_DCI_TS1</td><td>input</td><td>TCELL1:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_DYNAMIC_DCI_TS2</td><td>input</td><td>TCELL1:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_DYNAMIC_DCI_TS3</td><td>input</td><td>TCELL1:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_DYNAMIC_DCI_TS4</td><td>input</td><td>TCELL1:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_DYNAMIC_DCI_TS5</td><td>input</td><td>TCELL1:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_FIFO_CLK</td><td>input</td><td>TCELL1:IMUX.CTRL.2</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IBUF_DISABLE0</td><td>input</td><td>TCELL1:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IBUF_DISABLE1</td><td>input</td><td>TCELL1:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IBUF_DISABLE2</td><td>input</td><td>TCELL1:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IBUF_DISABLE3</td><td>input</td><td>TCELL1:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IBUF_DISABLE4</td><td>input</td><td>TCELL1:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IBUF_DISABLE5</td><td>input</td><td>TCELL1:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IDELAY_EN_VTC0</td><td>input</td><td>TCELL4:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IDELAY_EN_VTC1</td><td>input</td><td>TCELL4:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IDELAY_EN_VTC2</td><td>input</td><td>TCELL4:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IDELAY_EN_VTC3</td><td>input</td><td>TCELL4:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IDELAY_EN_VTC4</td><td>input</td><td>TCELL4:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IDELAY_EN_VTC5</td><td>input</td><td>TCELL4:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CE0</td><td>input</td><td>TCELL1:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CE1</td><td>input</td><td>TCELL1:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CE2</td><td>input</td><td>TCELL1:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CE3</td><td>input</td><td>TCELL1:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CE4</td><td>input</td><td>TCELL1:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CE5</td><td>input</td><td>TCELL1:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN0</td><td>input</td><td>TCELL4:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN1</td><td>input</td><td>TCELL4:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN10</td><td>input</td><td>TCELL3:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN11</td><td>input</td><td>TCELL3:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN12</td><td>input</td><td>TCELL3:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN13</td><td>input</td><td>TCELL3:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN14</td><td>input</td><td>TCELL3:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN15</td><td>input</td><td>TCELL3:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN16</td><td>input</td><td>TCELL3:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN17</td><td>input</td><td>TCELL3:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN18</td><td>input</td><td>TCELL3:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN19</td><td>input</td><td>TCELL3:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN2</td><td>input</td><td>TCELL4:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN20</td><td>input</td><td>TCELL3:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN21</td><td>input</td><td>TCELL3:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN22</td><td>input</td><td>TCELL3:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN23</td><td>input</td><td>TCELL3:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN24</td><td>input</td><td>TCELL3:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN25</td><td>input</td><td>TCELL3:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN26</td><td>input</td><td>TCELL3:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN27</td><td>input</td><td>TCELL3:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN28</td><td>input</td><td>TCELL3:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN29</td><td>input</td><td>TCELL3:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN3</td><td>input</td><td>TCELL4:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN30</td><td>input</td><td>TCELL3:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN31</td><td>input</td><td>TCELL3:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN32</td><td>input</td><td>TCELL3:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN33</td><td>input</td><td>TCELL3:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN34</td><td>input</td><td>TCELL3:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN35</td><td>input</td><td>TCELL3:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN36</td><td>input</td><td>TCELL3:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN37</td><td>input</td><td>TCELL3:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN38</td><td>input</td><td>TCELL3:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN39</td><td>input</td><td>TCELL3:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN4</td><td>input</td><td>TCELL4:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN40</td><td>input</td><td>TCELL3:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN41</td><td>input</td><td>TCELL3:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN42</td><td>input</td><td>TCELL3:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN43</td><td>input</td><td>TCELL3:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN44</td><td>input</td><td>TCELL3:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN45</td><td>input</td><td>TCELL3:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN46</td><td>input</td><td>TCELL3:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN47</td><td>input</td><td>TCELL3:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN48</td><td>input</td><td>TCELL3:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN49</td><td>input</td><td>TCELL3:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN5</td><td>input</td><td>TCELL4:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN50</td><td>input</td><td>TCELL3:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN51</td><td>input</td><td>TCELL3:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN52</td><td>input</td><td>TCELL3:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN53</td><td>input</td><td>TCELL3:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN6</td><td>input</td><td>TCELL4:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN7</td><td>input</td><td>TCELL3:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN8</td><td>input</td><td>TCELL3:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN9</td><td>input</td><td>TCELL3:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_INC0</td><td>input</td><td>TCELL2:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_INC1</td><td>input</td><td>TCELL2:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_INC2</td><td>input</td><td>TCELL2:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_INC3</td><td>input</td><td>TCELL2:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_INC4</td><td>input</td><td>TCELL1:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_INC5</td><td>input</td><td>TCELL1:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_LD0</td><td>input</td><td>TCELL3:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_LD1</td><td>input</td><td>TCELL2:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_LD2</td><td>input</td><td>TCELL2:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_LD3</td><td>input</td><td>TCELL2:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_LD4</td><td>input</td><td>TCELL2:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_LD5</td><td>input</td><td>TCELL2:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_KEEPER_EN0</td><td>input</td><td>TCELL4:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_KEEPER_EN1</td><td>input</td><td>TCELL4:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_KEEPER_EN2</td><td>input</td><td>TCELL4:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_KEEPER_EN3</td><td>input</td><td>TCELL4:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_KEEPER_EN4</td><td>input</td><td>TCELL4:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_KEEPER_EN5</td><td>input</td><td>TCELL4:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_LP_RX_DIS_OR_TERM_EN0</td><td>input</td><td>TCELL4:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_LP_RX_DIS_OR_TERM_EN1</td><td>input</td><td>TCELL4:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_LP_RX_DIS_OR_TERM_EN2</td><td>input</td><td>TCELL4:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_LP_TX_O_OR_PU_EN_0_0</td><td>input</td><td>TCELL4:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_LP_TX_O_OR_PU_EN_0_1</td><td>input</td><td>TCELL4:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_LP_TX_O_OR_PU_EN_0_2</td><td>input</td><td>TCELL4:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_LP_TX_O_OR_PU_EN_1_0</td><td>input</td><td>TCELL4:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_LP_TX_O_OR_PU_EN_1_1</td><td>input</td><td>TCELL4:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_LP_TX_O_OR_PU_EN_1_2</td><td>input</td><td>TCELL4:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_LP_TX_T_OR_PD_EN_0_0</td><td>input</td><td>TCELL4:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_LP_TX_T_OR_PD_EN_0_1</td><td>input</td><td>TCELL4:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_LP_TX_T_OR_PD_EN_0_2</td><td>input</td><td>TCELL4:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_ODELAY_EN_VTC0</td><td>input</td><td>TCELL4:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_ODELAY_EN_VTC1</td><td>input</td><td>TCELL4:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_ODELAY_EN_VTC2</td><td>input</td><td>TCELL4:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_ODELAY_EN_VTC3</td><td>input</td><td>TCELL4:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_ODELAY_EN_VTC4</td><td>input</td><td>TCELL4:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_ODELAY_EN_VTC5</td><td>input</td><td>TCELL4:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_PD_EN_1_0</td><td>input</td><td>TCELL4:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_PD_EN_1_1</td><td>input</td><td>TCELL4:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_PD_EN_1_2</td><td>input</td><td>TCELL4:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_RST</td><td>input</td><td>TCELL1:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_RXBIT_RST0</td><td>input</td><td>TCELL1:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_RXBIT_RST1</td><td>input</td><td>TCELL1:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_RXBIT_RST2</td><td>input</td><td>TCELL1:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_RXBIT_RST3</td><td>input</td><td>TCELL1:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_RXBIT_RST4</td><td>input</td><td>TCELL1:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_RXBIT_RST5</td><td>input</td><td>TCELL1:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_TXBIT_RST0</td><td>input</td><td>TCELL1:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_TXBIT_RST1</td><td>input</td><td>TCELL1:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_TXBIT_RST2</td><td>input</td><td>TCELL1:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_TXBIT_RST3</td><td>input</td><td>TCELL1:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_TXBIT_RST4</td><td>input</td><td>TCELL1:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2PHY_TXBIT_RST5</td><td>input</td><td>TCELL1:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2RIU_NIBBLE_SEL</td><td>input</td><td>TCELL0:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_CLB2RIU_WR_EN</td><td>input</td><td>TCELL4:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_IOB2CLB_DFT0</td><td>output</td><td>TCELL4:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_IOB2CLB_DFT1</td><td>output</td><td>TCELL3:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_IOB2CLB_DFT2</td><td>output</td><td>TCELL3:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_IOB2CLB_DFT3</td><td>output</td><td>TCELL3:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_IOB2CLB_DFT4</td><td>output</td><td>TCELL3:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_IOB2CLB_DFT5</td><td>output</td><td>TCELL3:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_FIFO_EMPTY</td><td>output</td><td>TCELL1:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_FIXDLY_RDY</td><td>output</td><td>TCELL1:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_GT_STATUS</td><td>output</td><td>TCELL1:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT0</td><td>output</td><td>TCELL3:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT1</td><td>output</td><td>TCELL3:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT10</td><td>output</td><td>TCELL3:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT11</td><td>output</td><td>TCELL3:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT12</td><td>output</td><td>TCELL3:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT13</td><td>output</td><td>TCELL3:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT14</td><td>output</td><td>TCELL3:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT15</td><td>output</td><td>TCELL3:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT16</td><td>output</td><td>TCELL3:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT17</td><td>output</td><td>TCELL3:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT18</td><td>output</td><td>TCELL3:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT19</td><td>output</td><td>TCELL3:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT2</td><td>output</td><td>TCELL3:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT20</td><td>output</td><td>TCELL3:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT21</td><td>output</td><td>TCELL3:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT22</td><td>output</td><td>TCELL3:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT23</td><td>output</td><td>TCELL3:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT24</td><td>output</td><td>TCELL2:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT25</td><td>output</td><td>TCELL2:OUT.30.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT26</td><td>output</td><td>TCELL2:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT27</td><td>output</td><td>TCELL2:OUT.28.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT28</td><td>output</td><td>TCELL2:OUT.27.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT29</td><td>output</td><td>TCELL2:OUT.26.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT3</td><td>output</td><td>TCELL3:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT30</td><td>output</td><td>TCELL2:OUT.25.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT31</td><td>output</td><td>TCELL2:OUT.24.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT32</td><td>output</td><td>TCELL2:OUT.23.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT33</td><td>output</td><td>TCELL2:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT34</td><td>output</td><td>TCELL2:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT35</td><td>output</td><td>TCELL2:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT36</td><td>output</td><td>TCELL2:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT37</td><td>output</td><td>TCELL2:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT38</td><td>output</td><td>TCELL2:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT39</td><td>output</td><td>TCELL2:OUT.16.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT4</td><td>output</td><td>TCELL3:OUT.22.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT40</td><td>output</td><td>TCELL2:OUT.15.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT41</td><td>output</td><td>TCELL2:OUT.14.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT42</td><td>output</td><td>TCELL2:OUT.13.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT43</td><td>output</td><td>TCELL2:OUT.12.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT44</td><td>output</td><td>TCELL2:OUT.11.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT45</td><td>output</td><td>TCELL2:OUT.10.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT46</td><td>output</td><td>TCELL2:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT47</td><td>output</td><td>TCELL2:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT48</td><td>output</td><td>TCELL2:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT49</td><td>output</td><td>TCELL2:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT5</td><td>output</td><td>TCELL3:OUT.21.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT50</td><td>output</td><td>TCELL2:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT51</td><td>output</td><td>TCELL2:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT52</td><td>output</td><td>TCELL2:OUT.3.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT53</td><td>output</td><td>TCELL2:OUT.2.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT6</td><td>output</td><td>TCELL3:OUT.20.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT7</td><td>output</td><td>TCELL3:OUT.19.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT8</td><td>output</td><td>TCELL3:OUT.18.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT9</td><td>output</td><td>TCELL3:OUT.17.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_LP_I_0_0</td><td>output</td><td>TCELL4:OUT.6.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_LP_I_0_1</td><td>output</td><td>TCELL4:OUT.5.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_LP_I_0_2</td><td>output</td><td>TCELL4:OUT.4.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_LP_I_1_0</td><td>output</td><td>TCELL4:OUT.9.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_LP_I_1_1</td><td>output</td><td>TCELL4:OUT.8.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_LP_I_1_2</td><td>output</td><td>TCELL4:OUT.7.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_MASTER_PD</td><td>output</td><td>TCELL1:OUT.31.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_PHY2CLB_PHY_RDY</td><td>output</td><td>TCELL1:OUT.29.TMIN</td></tr>

<tr><td>IF_HSM_CLB2PHY_P9_RIU2CLB_VALID</td><td>output</td><td>TCELL4:OUT.10.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARADDR_PAR0</td><td>input</td><td>TCELL54:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARADDR_PAR1</td><td>input</td><td>TCELL54:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARBURST0</td><td>input</td><td>TCELL54:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARBURST1</td><td>input</td><td>TCELL54:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARLOCK</td><td>input</td><td>TCELL54:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARPROT0</td><td>input</td><td>TCELL54:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARPROT1</td><td>input</td><td>TCELL54:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARPROT2</td><td>input</td><td>TCELL54:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARREADY</td><td>output</td><td>TCELL54:OUT.17.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARSIZE0</td><td>input</td><td>TCELL54:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARSIZE1</td><td>input</td><td>TCELL54:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARSIZE2</td><td>input</td><td>TCELL54:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARVALID</td><td>input</td><td>TCELL54:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWADDR_PAR0</td><td>input</td><td>TCELL54:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWADDR_PAR1</td><td>input</td><td>TCELL54:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWBURST0</td><td>input</td><td>TCELL54:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWBURST1</td><td>input</td><td>TCELL54:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWLOCK</td><td>input</td><td>TCELL54:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWPROT0</td><td>input</td><td>TCELL54:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWPROT1</td><td>input</td><td>TCELL54:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWPROT2</td><td>input</td><td>TCELL54:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWREADY</td><td>output</td><td>TCELL54:OUT.18.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWSIZE0</td><td>input</td><td>TCELL54:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWSIZE1</td><td>input</td><td>TCELL54:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWSIZE2</td><td>input</td><td>TCELL54:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWVALID</td><td>input</td><td>TCELL54:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_BID0</td><td>output</td><td>TCELL55:OUT.20.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_BID1</td><td>output</td><td>TCELL55:OUT.19.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_BID2</td><td>output</td><td>TCELL55:OUT.18.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_BID3</td><td>output</td><td>TCELL55:OUT.17.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_BID4</td><td>output</td><td>TCELL55:OUT.16.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_BID5</td><td>output</td><td>TCELL55:OUT.15.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_BID6</td><td>output</td><td>TCELL55:OUT.14.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_BID7</td><td>output</td><td>TCELL55:OUT.13.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_BREADY</td><td>input</td><td>TCELL54:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_BRESP0</td><td>output</td><td>TCELL55:OUT.22.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_BRESP1</td><td>output</td><td>TCELL55:OUT.21.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_BVALID</td><td>output</td><td>TCELL55:OUT.12.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RDATA_PAR0</td><td>output</td><td>TCELL55:OUT.11.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RDATA_PAR1</td><td>output</td><td>TCELL55:OUT.10.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RDATA_PAR2</td><td>output</td><td>TCELL55:OUT.9.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RDATA_PAR3</td><td>output</td><td>TCELL55:OUT.8.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RDATA_PAR4</td><td>output</td><td>TCELL55:OUT.7.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RDATA_PAR5</td><td>output</td><td>TCELL55:OUT.6.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RDATA_PAR6</td><td>output</td><td>TCELL55:OUT.5.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RDATA_PAR7</td><td>output</td><td>TCELL55:OUT.4.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RID0</td><td>output</td><td>TCELL54:OUT.29.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RID1</td><td>output</td><td>TCELL54:OUT.28.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RID2</td><td>output</td><td>TCELL54:OUT.27.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RID3</td><td>output</td><td>TCELL54:OUT.26.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RID4</td><td>output</td><td>TCELL54:OUT.25.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RID5</td><td>output</td><td>TCELL54:OUT.24.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RID6</td><td>output</td><td>TCELL54:OUT.23.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RID7</td><td>output</td><td>TCELL54:OUT.22.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RLAST</td><td>output</td><td>TCELL54:OUT.21.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RPOISON</td><td>output</td><td>TCELL55:OUT.3.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RREADY</td><td>input</td><td>TCELL54:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RRESP0</td><td>output</td><td>TCELL54:OUT.31.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RRESP1</td><td>output</td><td>TCELL54:OUT.30.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RVALID</td><td>output</td><td>TCELL54:OUT.20.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_WLAST</td><td>input</td><td>TCELL54:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_WPOISON</td><td>input</td><td>TCELL54:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_WREADY</td><td>output</td><td>TCELL54:OUT.19.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_WVALID</td><td>input</td><td>TCELL54:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARADDR_PAR0</td><td>input</td><td>TCELL14:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARADDR_PAR1</td><td>input</td><td>TCELL14:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARBURST0</td><td>input</td><td>TCELL14:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARBURST1</td><td>input</td><td>TCELL14:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARLOCK</td><td>input</td><td>TCELL14:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARPROT0</td><td>input</td><td>TCELL14:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARPROT1</td><td>input</td><td>TCELL14:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARPROT2</td><td>input</td><td>TCELL14:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARREADY</td><td>output</td><td>TCELL13:OUT.23.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARSIZE0</td><td>input</td><td>TCELL14:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARSIZE1</td><td>input</td><td>TCELL14:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARSIZE2</td><td>input</td><td>TCELL14:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARVALID</td><td>input</td><td>TCELL14:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWADDR_PAR0</td><td>input</td><td>TCELL14:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWADDR_PAR1</td><td>input</td><td>TCELL14:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWBURST0</td><td>input</td><td>TCELL14:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWBURST1</td><td>input</td><td>TCELL14:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWLOCK</td><td>input</td><td>TCELL14:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWPROT0</td><td>input</td><td>TCELL14:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWPROT1</td><td>input</td><td>TCELL14:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWPROT2</td><td>input</td><td>TCELL14:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWREADY</td><td>output</td><td>TCELL13:OUT.31.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWSIZE0</td><td>input</td><td>TCELL14:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWSIZE1</td><td>input</td><td>TCELL14:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWSIZE2</td><td>input</td><td>TCELL14:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWVALID</td><td>input</td><td>TCELL14:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_BID0</td><td>output</td><td>TCELL15:OUT.6.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_BID1</td><td>output</td><td>TCELL15:OUT.5.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_BID2</td><td>output</td><td>TCELL15:OUT.4.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_BID3</td><td>output</td><td>TCELL15:OUT.3.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_BID4</td><td>output</td><td>TCELL15:OUT.2.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_BID5</td><td>output</td><td>TCELL15:OUT.1.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_BID6</td><td>output</td><td>TCELL15:OUT.0.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_BID7</td><td>output</td><td>TCELL14:OUT.31.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_BREADY</td><td>input</td><td>TCELL15:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_BRESP0</td><td>output</td><td>TCELL15:OUT.8.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_BRESP1</td><td>output</td><td>TCELL15:OUT.7.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_BVALID</td><td>output</td><td>TCELL14:OUT.30.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RDATA_PAR0</td><td>output</td><td>TCELL14:OUT.29.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RDATA_PAR1</td><td>output</td><td>TCELL14:OUT.28.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RDATA_PAR2</td><td>output</td><td>TCELL14:OUT.27.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RDATA_PAR3</td><td>output</td><td>TCELL14:OUT.26.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RDATA_PAR4</td><td>output</td><td>TCELL14:OUT.25.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RDATA_PAR5</td><td>output</td><td>TCELL14:OUT.24.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RDATA_PAR6</td><td>output</td><td>TCELL14:OUT.23.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RDATA_PAR7</td><td>output</td><td>TCELL14:OUT.22.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RID0</td><td>output</td><td>TCELL14:OUT.18.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RID1</td><td>output</td><td>TCELL14:OUT.17.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RID2</td><td>output</td><td>TCELL14:OUT.16.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RID3</td><td>output</td><td>TCELL14:OUT.15.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RID4</td><td>output</td><td>TCELL14:OUT.14.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RID5</td><td>output</td><td>TCELL14:OUT.13.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RID6</td><td>output</td><td>TCELL14:OUT.12.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RID7</td><td>output</td><td>TCELL14:OUT.11.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RLAST</td><td>output</td><td>TCELL14:OUT.10.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RPOISON</td><td>output</td><td>TCELL14:OUT.21.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RREADY</td><td>input</td><td>TCELL14:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RRESP0</td><td>output</td><td>TCELL14:OUT.20.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RRESP1</td><td>output</td><td>TCELL14:OUT.19.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RVALID</td><td>output</td><td>TCELL14:OUT.9.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_WLAST</td><td>input</td><td>TCELL14:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_WPOISON</td><td>input</td><td>TCELL14:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_WREADY</td><td>output</td><td>TCELL14:OUT.6.TMIN</td></tr>

<tr><td>IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_WVALID</td><td>input</td><td>TCELL14:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_BLI2UB_CLK</td><td>input</td><td>TCELL43:IMUX.CTRL.0</td></tr>

<tr><td>IF_UBLAZE_FABRIC_BLI2UB_DRAM_POWER_OFF_REQ</td><td>input</td><td>TCELL44:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_BLI2UB_RST</td><td>input</td><td>TCELL44:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_BLI2UB_SELF_REF_REQ</td><td>input</td><td>TCELL44:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_BSCAN_EXT_CAPTURE</td><td>input</td><td>TCELL44:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_BSCAN_EXT_DRCK</td><td>input</td><td>TCELL44:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_BSCAN_EXT_RESET</td><td>input</td><td>TCELL44:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_BSCAN_EXT_SEL</td><td>input</td><td>TCELL44:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_BSCAN_EXT_SHIFT</td><td>input</td><td>TCELL44:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_BSCAN_EXT_TCK</td><td>input</td><td>TCELL44:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_BSCAN_EXT_TDI</td><td>input</td><td>TCELL44:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_BSCAN_EXT_TDO</td><td>output</td><td>TCELL44:OUT.25.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_BSCAN_EXT_TMS</td><td>input</td><td>TCELL44:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_BSCAN_EXT_UPDATE</td><td>input</td><td>TCELL44:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_DC_ARBURST0</td><td>output</td><td>TCELL44:OUT.28.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_DC_ARBURST1</td><td>output</td><td>TCELL44:OUT.16.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_DC_ARREADY</td><td>input</td><td>TCELL44:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_DC_ARSIZE0</td><td>output</td><td>TCELL44:OUT.29.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_DC_ARSIZE1</td><td>output</td><td>TCELL44:OUT.15.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_DC_ARSIZE2</td><td>output</td><td>TCELL44:OUT.30.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_DC_ARVALID</td><td>output</td><td>TCELL44:OUT.17.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_DC_AWREADY</td><td>input</td><td>TCELL44:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_DC_AWSIZE0</td><td>output</td><td>TCELL44:OUT.31.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_DC_AWSIZE1</td><td>output</td><td>TCELL44:OUT.10.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_DC_AWSIZE2</td><td>output</td><td>TCELL45:OUT.3.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_DC_AWVALID</td><td>output</td><td>TCELL44:OUT.11.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_DC_BREADY</td><td>output</td><td>TCELL44:OUT.14.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_DC_BRESP0</td><td>input</td><td>TCELL44:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_DC_BRESP1</td><td>input</td><td>TCELL44:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_DC_BVALID</td><td>input</td><td>TCELL44:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_DC_RLAST</td><td>input</td><td>TCELL44:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_DC_RREADY</td><td>output</td><td>TCELL44:OUT.18.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_DC_RRESP0</td><td>input</td><td>TCELL44:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_DC_RRESP1</td><td>input</td><td>TCELL44:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_DC_RVALID</td><td>input</td><td>TCELL44:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_DC_WLAST</td><td>output</td><td>TCELL44:OUT.12.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_DC_WREADY</td><td>input</td><td>TCELL44:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_DC_WVALID</td><td>output</td><td>TCELL44:OUT.13.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_IC_ARLEN0</td><td>output</td><td>TCELL44:OUT.8.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_IC_ARLEN1</td><td>output</td><td>TCELL44:OUT.7.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_IC_ARLEN2</td><td>output</td><td>TCELL44:OUT.6.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_IC_ARLEN3</td><td>output</td><td>TCELL45:OUT.4.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_IC_ARLEN4</td><td>output</td><td>TCELL45:OUT.5.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_IC_ARLEN5</td><td>output</td><td>TCELL45:OUT.6.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_IC_ARLEN6</td><td>output</td><td>TCELL45:OUT.7.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_IC_ARLEN7</td><td>output</td><td>TCELL45:OUT.8.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_IC_ARREADY</td><td>input</td><td>TCELL44:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_IC_RLAST</td><td>input</td><td>TCELL44:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_IC_RREADY</td><td>output</td><td>TCELL44:OUT.9.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_IC_RRESP0</td><td>input</td><td>TCELL44:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_IC_RRESP1</td><td>input</td><td>TCELL44:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_M_AXI_IC_RVALID</td><td>input</td><td>TCELL44:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_UB2BLI_DRAM_POWER_OFF_DONE</td><td>output</td><td>TCELL44:OUT.22.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_UB2BLI_SELF_REF_DONE</td><td>output</td><td>TCELL44:OUT.21.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_UB_MISC_IN0</td><td>input</td><td>TCELL44:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_UB_MISC_IN1</td><td>input</td><td>TCELL44:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_UB_MISC_IN2</td><td>input</td><td>TCELL44:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_UBLAZE_FABRIC_UB_MISC_OUT0</td><td>output</td><td>TCELL44:OUT.20.TMIN</td></tr>

<tr><td>IF_UBLAZE_FABRIC_UB_MISC_OUT1</td><td>output</td><td>TCELL44:OUT.19.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTRDCI_USR_RST</td><td>input</td><td>TCELL26:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_RST_N</td><td>input</td><td>TCELL26:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I1</td><td>input</td><td>TCELL26:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I10</td><td>input</td><td>TCELL26:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I11</td><td>input</td><td>TCELL26:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I12</td><td>input</td><td>TCELL26:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I13</td><td>input</td><td>TCELL26:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I14</td><td>input</td><td>TCELL26:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I15</td><td>input</td><td>TCELL26:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I16</td><td>input</td><td>TCELL26:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I17</td><td>input</td><td>TCELL26:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I18</td><td>input</td><td>TCELL26:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I19</td><td>input</td><td>TCELL26:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I2</td><td>input</td><td>TCELL26:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I20</td><td>input</td><td>TCELL26:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I21</td><td>input</td><td>TCELL26:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I22</td><td>input</td><td>TCELL26:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I23</td><td>input</td><td>TCELL26:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I3</td><td>input</td><td>TCELL26:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I4</td><td>input</td><td>TCELL26:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I5</td><td>input</td><td>TCELL26:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I6</td><td>input</td><td>TCELL26:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I7</td><td>input</td><td>TCELL26:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I8</td><td>input</td><td>TCELL26:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I9</td><td>input</td><td>TCELL26:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I_CLOCK</td><td>input</td><td>TCELL26:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2IOB_PUDC_B</td><td>input</td><td>TCELL26:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_LOCK</td><td>output</td><td>TCELL28:OUT.3.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O0</td><td>output</td><td>TCELL28:OUT.24.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O1</td><td>output</td><td>TCELL28:OUT.23.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O10</td><td>output</td><td>TCELL28:OUT.14.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O11</td><td>output</td><td>TCELL28:OUT.13.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O12</td><td>output</td><td>TCELL28:OUT.12.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O13</td><td>output</td><td>TCELL28:OUT.11.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O14</td><td>output</td><td>TCELL28:OUT.10.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O15</td><td>output</td><td>TCELL28:OUT.9.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O16</td><td>output</td><td>TCELL28:OUT.8.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O17</td><td>output</td><td>TCELL28:OUT.7.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O18</td><td>output</td><td>TCELL28:OUT.6.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O19</td><td>output</td><td>TCELL28:OUT.5.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O2</td><td>output</td><td>TCELL28:OUT.22.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O20</td><td>output</td><td>TCELL28:OUT.4.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O21</td><td>output</td><td>TCELL27:OUT.29.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O22</td><td>output</td><td>TCELL27:OUT.31.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O23</td><td>output</td><td>TCELL27:OUT.30.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O3</td><td>output</td><td>TCELL28:OUT.21.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O4</td><td>output</td><td>TCELL28:OUT.20.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O5</td><td>output</td><td>TCELL28:OUT.19.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O6</td><td>output</td><td>TCELL28:OUT.18.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O7</td><td>output</td><td>TCELL28:OUT.17.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O8</td><td>output</td><td>TCELL28:OUT.16.TMIN</td></tr>

<tr><td>IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O9</td><td>output</td><td>TCELL28:OUT.15.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_CSSD_TRIG0</td><td>input</td><td>TCELL2:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_CSSD_TRIG1</td><td>input</td><td>TCELL39:IMUX.BYP.8.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_CSSD_TRIG10</td><td>input</td><td>TCELL57:IMUX.BYP.8.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_CSSD_TRIG2</td><td>input</td><td>TCELL52:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_CSSD_TRIG3</td><td>input</td><td>TCELL58:IMUX.BYP.8.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_CSSD_TRIG4</td><td>input</td><td>TCELL30:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_CSSD_TRIG5</td><td>input</td><td>TCELL49:IMUX.BYP.9.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_CSSD_TRIG6</td><td>input</td><td>TCELL40:IMUX.BYP.8.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_CSSD_TRIG7</td><td>input</td><td>TCELL33:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_CSSD_TRIG8</td><td>input</td><td>TCELL13:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_CSSD_TRIG9</td><td>input</td><td>TCELL24:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_CLK_B</td><td>input</td><td>TCELL40:IMUX.BYP.7.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_CNTRL_CHNL_IN0</td><td>input</td><td>TCELL13:IMUX.BYP.9.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_CNTRL_CHNL_IN1</td><td>input</td><td>TCELL19:IMUX.BYP.6.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_CNTRL_CHNL_IN10</td><td>input</td><td>TCELL19:IMUX.BYP.14.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_CNTRL_CHNL_IN2</td><td>input</td><td>TCELL45:IMUX.BYP.9.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_CNTRL_CHNL_IN3</td><td>input</td><td>TCELL15:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_CNTRL_CHNL_IN4</td><td>input</td><td>TCELL41:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_CNTRL_CHNL_IN5</td><td>input</td><td>TCELL42:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_CNTRL_CHNL_IN6</td><td>input</td><td>TCELL44:IMUX.BYP.9.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_CNTRL_CHNL_IN7</td><td>input</td><td>TCELL19:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_CNTRL_CHNL_IN8</td><td>input</td><td>TCELL48:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_CNTRL_CHNL_IN9</td><td>input</td><td>TCELL30:IMUX.BYP.9.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_COMP_IN0</td><td>input</td><td>TCELL59:IMUX.BYP.8.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_COMP_IN1</td><td>input</td><td>TCELL34:IMUX.BYP.8.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_COMP_IN10</td><td>input</td><td>TCELL8:IMUX.BYP.12.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_COMP_IN2</td><td>input</td><td>TCELL8:IMUX.BYP.6.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_COMP_IN3</td><td>input</td><td>TCELL28:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_COMP_IN4</td><td>input</td><td>TCELL44:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_COMP_IN5</td><td>input</td><td>TCELL37:IMUX.BYP.8.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_COMP_IN6</td><td>input</td><td>TCELL43:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_COMP_IN7</td><td>input</td><td>TCELL11:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_COMP_IN8</td><td>input</td><td>TCELL52:IMUX.BYP.6.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_COMP_IN9</td><td>input</td><td>TCELL52:IMUX.BYP.13.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_EDT_UPDT_B</td><td>input</td><td>TCELL45:IMUX.BYP.12.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_EN_B</td><td>input</td><td>TCELL55:IMUX.BYP.7.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_IN0</td><td>input</td><td>TCELL52:IMUX.BYP.9.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_IN1</td><td>input</td><td>TCELL57:IMUX.BYP.7.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_IN10</td><td>input</td><td>TCELL13:IMUX.BYP.13.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_IN2</td><td>input</td><td>TCELL22:IMUX.BYP.9.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_IN3</td><td>input</td><td>TCELL6:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_IN4</td><td>input</td><td>TCELL13:IMUX.BYP.6.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_IN5</td><td>input</td><td>TCELL21:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_IN6</td><td>input</td><td>TCELL7:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_IN7</td><td>input</td><td>TCELL55:IMUX.BYP.8.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_IN8</td><td>input</td><td>TCELL45:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_IN9</td><td>input</td><td>TCELL26:IMUX.BYP.10.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_MODE_RST_B</td><td>input</td><td>TCELL39:IMUX.BYP.9.DELAY</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_DFX_UNEXPECTED_ACTIVATION0</td><td>output</td><td>TCELL34:OUT.12.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_DFX_UNEXPECTED_ACTIVATION1</td><td>output</td><td>TCELL34:OUT.29.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_DFX_UNEXPECTED_ACTIVATION10</td><td>output</td><td>TCELL34:OUT.14.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_DFX_UNEXPECTED_ACTIVATION11</td><td>output</td><td>TCELL34:OUT.25.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_DFX_UNEXPECTED_ACTIVATION2</td><td>output</td><td>TCELL34:OUT.9.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_DFX_UNEXPECTED_ACTIVATION3</td><td>output</td><td>TCELL34:OUT.28.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_DFX_UNEXPECTED_ACTIVATION4</td><td>output</td><td>TCELL34:OUT.7.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_DFX_UNEXPECTED_ACTIVATION5</td><td>output</td><td>TCELL34:OUT.27.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_DFX_UNEXPECTED_ACTIVATION6</td><td>output</td><td>TCELL34:OUT.6.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_DFX_UNEXPECTED_ACTIVATION7</td><td>output</td><td>TCELL34:OUT.30.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_DFX_UNEXPECTED_ACTIVATION8</td><td>output</td><td>TCELL34:OUT.13.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_DFX_UNEXPECTED_ACTIVATION9</td><td>output</td><td>TCELL34:OUT.26.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_CNTRL_CHNL_OUT0</td><td>output</td><td>TCELL34:OUT.4.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_CNTRL_CHNL_OUT1</td><td>output</td><td>TCELL35:OUT.11.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_CNTRL_CHNL_OUT10</td><td>output</td><td>TCELL34:OUT.11.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_CNTRL_CHNL_OUT2</td><td>output</td><td>TCELL33:OUT.28.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_CNTRL_CHNL_OUT3</td><td>output</td><td>TCELL35:OUT.12.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_CNTRL_CHNL_OUT4</td><td>output</td><td>TCELL34:OUT.3.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_CNTRL_CHNL_OUT5</td><td>output</td><td>TCELL35:OUT.13.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_CNTRL_CHNL_OUT6</td><td>output</td><td>TCELL33:OUT.29.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_CNTRL_CHNL_OUT7</td><td>output</td><td>TCELL35:OUT.14.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_CNTRL_CHNL_OUT8</td><td>output</td><td>TCELL34:OUT.21.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_CNTRL_CHNL_OUT9</td><td>output</td><td>TCELL35:OUT.15.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_COMP_OUT0</td><td>output</td><td>TCELL34:OUT.15.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_COMP_OUT1</td><td>output</td><td>TCELL34:OUT.24.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_COMP_OUT10</td><td>output</td><td>TCELL33:OUT.30.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_COMP_OUT2</td><td>output</td><td>TCELL34:OUT.16.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_COMP_OUT3</td><td>output</td><td>TCELL34:OUT.23.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_COMP_OUT4</td><td>output</td><td>TCELL34:OUT.20.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_COMP_OUT5</td><td>output</td><td>TCELL34:OUT.31.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_COMP_OUT6</td><td>output</td><td>TCELL34:OUT.22.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_COMP_OUT7</td><td>output</td><td>TCELL35:OUT.3.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_COMP_OUT8</td><td>output</td><td>TCELL34:OUT.8.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_COMP_OUT9</td><td>output</td><td>TCELL35:OUT.4.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_OUT0</td><td>output</td><td>TCELL35:OUT.5.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_OUT1</td><td>output</td><td>TCELL34:OUT.17.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_OUT10</td><td>output</td><td>TCELL35:OUT.10.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_OUT2</td><td>output</td><td>TCELL35:OUT.6.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_OUT3</td><td>output</td><td>TCELL34:OUT.19.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_OUT4</td><td>output</td><td>TCELL35:OUT.7.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_OUT5</td><td>output</td><td>TCELL34:OUT.18.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_OUT6</td><td>output</td><td>TCELL35:OUT.8.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_OUT7</td><td>output</td><td>TCELL34:OUT.5.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_OUT8</td><td>output</td><td>TCELL35:OUT.9.TMIN</td></tr>

<tr><td>IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_OUT9</td><td>output</td><td>TCELL34:OUT.10.TMIN</td></tr>

<tr><td>IF_XPIO_MMCM_DMC_OABUT_XPIO_PHY_CLK0</td><td>output</td><td>TCELL0:OUT.10.TMIN</td></tr>

<tr><td>IF_XPIO_MMCM_DMC_OABUT_XPIO_PHY_CLK10</td><td>output</td><td>TCELL0:OUT.9.TMIN</td></tr>

<tr><td>IF_XPIO_MMCM_DMC_OABUT_XPIO_PHY_CLK9</td><td>output</td><td>TCELL0:OUT.8.TMIN</td></tr>

<tr><td>IJTAG_RESET_TAP</td><td>input</td><td>TCELL34:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>IJTAG_RESET_TAP_O</td><td>output</td><td>TCELL33:OUT.18.TMIN</td></tr>

<tr><td>IJTAG_TDI_EXT</td><td>input</td><td>TCELL34:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>IJTAG_TDI_RETURN_EXT</td><td>input</td><td>TCELL34:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>IJTAG_TDO_OABUT</td><td>output</td><td>TCELL33:OUT.26.TMIN</td></tr>

<tr><td>IJTAG_TDO_RETURN_EXT</td><td>output</td><td>TCELL33:OUT.27.TMIN</td></tr>

<tr><td>MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT0</td><td>output</td><td>TCELL46:OUT.26.TMIN</td></tr>

<tr><td>MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT1</td><td>output</td><td>TCELL46:OUT.25.TMIN</td></tr>

<tr><td>MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT10</td><td>output</td><td>TCELL46:OUT.16.TMIN</td></tr>

<tr><td>MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT11</td><td>output</td><td>TCELL46:OUT.15.TMIN</td></tr>

<tr><td>MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT12</td><td>output</td><td>TCELL46:OUT.14.TMIN</td></tr>

<tr><td>MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT13</td><td>output</td><td>TCELL46:OUT.13.TMIN</td></tr>

<tr><td>MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT14</td><td>output</td><td>TCELL46:OUT.12.TMIN</td></tr>

<tr><td>MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT15</td><td>output</td><td>TCELL46:OUT.11.TMIN</td></tr>

<tr><td>MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT2</td><td>output</td><td>TCELL46:OUT.24.TMIN</td></tr>

<tr><td>MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT3</td><td>output</td><td>TCELL46:OUT.23.TMIN</td></tr>

<tr><td>MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT4</td><td>output</td><td>TCELL46:OUT.22.TMIN</td></tr>

<tr><td>MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT5</td><td>output</td><td>TCELL46:OUT.21.TMIN</td></tr>

<tr><td>MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT6</td><td>output</td><td>TCELL46:OUT.20.TMIN</td></tr>

<tr><td>MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT7</td><td>output</td><td>TCELL46:OUT.19.TMIN</td></tr>

<tr><td>MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT8</td><td>output</td><td>TCELL46:OUT.18.TMIN</td></tr>

<tr><td>MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT9</td><td>output</td><td>TCELL46:OUT.17.TMIN</td></tr>

<tr><td>MAXI_DCARLEN_7_0_NIB2_47_40_PHY2CLB_IODELAY_CNTVALUEOUT0</td><td>output</td><td>TCELL47:OUT.13.TMIN</td></tr>

<tr><td>MAXI_DCARLEN_7_0_NIB2_47_40_PHY2CLB_IODELAY_CNTVALUEOUT1</td><td>output</td><td>TCELL47:OUT.12.TMIN</td></tr>

<tr><td>MAXI_DCARLEN_7_0_NIB2_47_40_PHY2CLB_IODELAY_CNTVALUEOUT2</td><td>output</td><td>TCELL47:OUT.11.TMIN</td></tr>

<tr><td>MAXI_DCARLEN_7_0_NIB2_47_40_PHY2CLB_IODELAY_CNTVALUEOUT3</td><td>output</td><td>TCELL47:OUT.10.TMIN</td></tr>

<tr><td>MAXI_DCARLEN_7_0_NIB2_47_40_PHY2CLB_IODELAY_CNTVALUEOUT4</td><td>output</td><td>TCELL47:OUT.9.TMIN</td></tr>

<tr><td>MAXI_DCARLEN_7_0_NIB2_47_40_PHY2CLB_IODELAY_CNTVALUEOUT5</td><td>output</td><td>TCELL47:OUT.8.TMIN</td></tr>

<tr><td>MAXI_DCARLEN_7_0_NIB2_47_40_PHY2CLB_IODELAY_CNTVALUEOUT6</td><td>output</td><td>TCELL47:OUT.7.TMIN</td></tr>

<tr><td>MAXI_DCARLEN_7_0_NIB2_47_40_PHY2CLB_IODELAY_CNTVALUEOUT7</td><td>output</td><td>TCELL47:OUT.6.TMIN</td></tr>

<tr><td>MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT0</td><td>output</td><td>TCELL46:OUT.10.TMIN</td></tr>

<tr><td>MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT1</td><td>output</td><td>TCELL46:OUT.9.TMIN</td></tr>

<tr><td>MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT10</td><td>output</td><td>TCELL45:OUT.29.TMIN</td></tr>

<tr><td>MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT11</td><td>output</td><td>TCELL45:OUT.28.TMIN</td></tr>

<tr><td>MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT12</td><td>output</td><td>TCELL45:OUT.27.TMIN</td></tr>

<tr><td>MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT13</td><td>output</td><td>TCELL45:OUT.26.TMIN</td></tr>

<tr><td>MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT14</td><td>output</td><td>TCELL45:OUT.25.TMIN</td></tr>

<tr><td>MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT15</td><td>output</td><td>TCELL45:OUT.24.TMIN</td></tr>

<tr><td>MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT2</td><td>output</td><td>TCELL46:OUT.8.TMIN</td></tr>

<tr><td>MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT3</td><td>output</td><td>TCELL46:OUT.7.TMIN</td></tr>

<tr><td>MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT4</td><td>output</td><td>TCELL46:OUT.6.TMIN</td></tr>

<tr><td>MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT5</td><td>output</td><td>TCELL46:OUT.5.TMIN</td></tr>

<tr><td>MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT6</td><td>output</td><td>TCELL46:OUT.4.TMIN</td></tr>

<tr><td>MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT7</td><td>output</td><td>TCELL46:OUT.3.TMIN</td></tr>

<tr><td>MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT8</td><td>output</td><td>TCELL45:OUT.31.TMIN</td></tr>

<tr><td>MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT9</td><td>output</td><td>TCELL45:OUT.30.TMIN</td></tr>

<tr><td>MAXI_DCAWBURST_1_0_NIB2_53_52_PHY2CLB_IODELAY_CNTVALUEOUT0</td><td>output</td><td>TCELL47:OUT.19.TMIN</td></tr>

<tr><td>MAXI_DCAWBURST_1_0_NIB2_53_52_PHY2CLB_IODELAY_CNTVALUEOUT1</td><td>output</td><td>TCELL47:OUT.18.TMIN</td></tr>

<tr><td>MAXI_DCAWLEN_7_0_NIB2_39_32_PHY2CLB_IODELAY_CNTVALUEOUT0</td><td>output</td><td>TCELL47:OUT.5.TMIN</td></tr>

<tr><td>MAXI_DCAWLEN_7_0_NIB2_39_32_PHY2CLB_IODELAY_CNTVALUEOUT1</td><td>output</td><td>TCELL47:OUT.4.TMIN</td></tr>

<tr><td>MAXI_DCAWLEN_7_0_NIB2_39_32_PHY2CLB_IODELAY_CNTVALUEOUT2</td><td>output</td><td>TCELL47:OUT.3.TMIN</td></tr>

<tr><td>MAXI_DCAWLEN_7_0_NIB2_39_32_PHY2CLB_IODELAY_CNTVALUEOUT3</td><td>output</td><td>TCELL46:OUT.31.TMIN</td></tr>

<tr><td>MAXI_DCAWLEN_7_0_NIB2_39_32_PHY2CLB_IODELAY_CNTVALUEOUT4</td><td>output</td><td>TCELL46:OUT.30.TMIN</td></tr>

<tr><td>MAXI_DCAWLEN_7_0_NIB2_39_32_PHY2CLB_IODELAY_CNTVALUEOUT5</td><td>output</td><td>TCELL46:OUT.29.TMIN</td></tr>

<tr><td>MAXI_DCAWLEN_7_0_NIB2_39_32_PHY2CLB_IODELAY_CNTVALUEOUT6</td><td>output</td><td>TCELL46:OUT.28.TMIN</td></tr>

<tr><td>MAXI_DCAWLEN_7_0_NIB2_39_32_PHY2CLB_IODELAY_CNTVALUEOUT7</td><td>output</td><td>TCELL46:OUT.27.TMIN</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN0</td><td>input</td><td>TCELL42:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN1</td><td>input</td><td>TCELL42:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN10</td><td>input</td><td>TCELL41:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN11</td><td>input</td><td>TCELL41:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN12</td><td>input</td><td>TCELL41:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN13</td><td>input</td><td>TCELL41:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN14</td><td>input</td><td>TCELL41:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN15</td><td>input</td><td>TCELL41:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN16</td><td>input</td><td>TCELL41:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN17</td><td>input</td><td>TCELL41:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN18</td><td>input</td><td>TCELL41:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN19</td><td>input</td><td>TCELL41:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN2</td><td>input</td><td>TCELL42:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN20</td><td>input</td><td>TCELL41:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN21</td><td>input</td><td>TCELL41:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN22</td><td>input</td><td>TCELL41:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN23</td><td>input</td><td>TCELL41:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN24</td><td>input</td><td>TCELL41:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN25</td><td>input</td><td>TCELL41:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN26</td><td>input</td><td>TCELL41:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN27</td><td>input</td><td>TCELL41:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN28</td><td>input</td><td>TCELL41:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN29</td><td>input</td><td>TCELL41:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN3</td><td>input</td><td>TCELL42:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN30</td><td>input</td><td>TCELL41:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN31</td><td>input</td><td>TCELL41:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN4</td><td>input</td><td>TCELL42:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN5</td><td>input</td><td>TCELL42:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN6</td><td>input</td><td>TCELL42:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN7</td><td>input</td><td>TCELL42:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN8</td><td>input</td><td>TCELL42:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN9</td><td>input</td><td>TCELL42:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT0</td><td>output</td><td>TCELL42:OUT.26.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT1</td><td>output</td><td>TCELL42:OUT.25.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT10</td><td>output</td><td>TCELL42:OUT.16.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT11</td><td>output</td><td>TCELL42:OUT.15.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT12</td><td>output</td><td>TCELL42:OUT.14.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT13</td><td>output</td><td>TCELL42:OUT.13.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT14</td><td>output</td><td>TCELL42:OUT.12.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT15</td><td>output</td><td>TCELL42:OUT.11.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT16</td><td>output</td><td>TCELL42:OUT.10.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT17</td><td>output</td><td>TCELL42:OUT.9.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT18</td><td>output</td><td>TCELL42:OUT.8.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT19</td><td>output</td><td>TCELL42:OUT.7.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT2</td><td>output</td><td>TCELL42:OUT.24.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT20</td><td>output</td><td>TCELL42:OUT.6.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT21</td><td>output</td><td>TCELL42:OUT.5.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT22</td><td>output</td><td>TCELL42:OUT.4.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT23</td><td>output</td><td>TCELL42:OUT.3.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT24</td><td>output</td><td>TCELL42:OUT.2.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT25</td><td>output</td><td>TCELL42:OUT.1.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT26</td><td>output</td><td>TCELL42:OUT.0.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT27</td><td>output</td><td>TCELL41:OUT.31.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT28</td><td>output</td><td>TCELL41:OUT.30.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT29</td><td>output</td><td>TCELL41:OUT.29.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT3</td><td>output</td><td>TCELL42:OUT.23.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT30</td><td>output</td><td>TCELL41:OUT.28.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT31</td><td>output</td><td>TCELL41:OUT.27.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT4</td><td>output</td><td>TCELL42:OUT.22.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT5</td><td>output</td><td>TCELL42:OUT.21.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT6</td><td>output</td><td>TCELL42:OUT.20.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT7</td><td>output</td><td>TCELL42:OUT.19.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT8</td><td>output</td><td>TCELL42:OUT.18.TMIN</td></tr>

<tr><td>MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT9</td><td>output</td><td>TCELL42:OUT.17.TMIN</td></tr>

<tr><td>MAXI_DCWSTRB_3_0_NIB2_51_48_PHY2CLB_IODELAY_CNTVALUEOUT0</td><td>output</td><td>TCELL47:OUT.17.TMIN</td></tr>

<tr><td>MAXI_DCWSTRB_3_0_NIB2_51_48_PHY2CLB_IODELAY_CNTVALUEOUT1</td><td>output</td><td>TCELL47:OUT.16.TMIN</td></tr>

<tr><td>MAXI_DCWSTRB_3_0_NIB2_51_48_PHY2CLB_IODELAY_CNTVALUEOUT2</td><td>output</td><td>TCELL47:OUT.15.TMIN</td></tr>

<tr><td>MAXI_DCWSTRB_3_0_NIB2_51_48_PHY2CLB_IODELAY_CNTVALUEOUT3</td><td>output</td><td>TCELL47:OUT.14.TMIN</td></tr>

<tr><td>MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT0</td><td>output</td><td>TCELL43:OUT.12.TMIN</td></tr>

<tr><td>MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT1</td><td>output</td><td>TCELL43:OUT.11.TMIN</td></tr>

<tr><td>MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT10</td><td>output</td><td>TCELL43:OUT.2.TMIN</td></tr>

<tr><td>MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT11</td><td>output</td><td>TCELL42:OUT.31.TMIN</td></tr>

<tr><td>MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT12</td><td>output</td><td>TCELL42:OUT.30.TMIN</td></tr>

<tr><td>MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT13</td><td>output</td><td>TCELL42:OUT.29.TMIN</td></tr>

<tr><td>MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT14</td><td>output</td><td>TCELL42:OUT.28.TMIN</td></tr>

<tr><td>MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT15</td><td>output</td><td>TCELL42:OUT.27.TMIN</td></tr>

<tr><td>MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT2</td><td>output</td><td>TCELL43:OUT.10.TMIN</td></tr>

<tr><td>MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT3</td><td>output</td><td>TCELL43:OUT.9.TMIN</td></tr>

<tr><td>MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT4</td><td>output</td><td>TCELL43:OUT.8.TMIN</td></tr>

<tr><td>MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT5</td><td>output</td><td>TCELL43:OUT.7.TMIN</td></tr>

<tr><td>MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT6</td><td>output</td><td>TCELL43:OUT.6.TMIN</td></tr>

<tr><td>MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT7</td><td>output</td><td>TCELL43:OUT.5.TMIN</td></tr>

<tr><td>MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT8</td><td>output</td><td>TCELL43:OUT.4.TMIN</td></tr>

<tr><td>MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT9</td><td>output</td><td>TCELL43:OUT.3.TMIN</td></tr>

<tr><td>MAXI_ICARBURST_1_0_NIB3_52_51_PHY2CLB_IODELAY_CNTVALUEOUT0</td><td>output</td><td>TCELL43:OUT.17.TMIN</td></tr>

<tr><td>MAXI_ICARBURST_1_0_NIB3_52_51_PHY2CLB_IODELAY_CNTVALUEOUT1</td><td>output</td><td>TCELL43:OUT.16.TMIN</td></tr>

<tr><td>MAXI_ICARSIZE_2_0_NIB3_50_48_PHY2CLB_IODELAY_CNTVALUEOUT0</td><td>output</td><td>TCELL43:OUT.15.TMIN</td></tr>

<tr><td>MAXI_ICARSIZE_2_0_NIB3_50_48_PHY2CLB_IODELAY_CNTVALUEOUT1</td><td>output</td><td>TCELL43:OUT.14.TMIN</td></tr>

<tr><td>MAXI_ICARSIZE_2_0_NIB3_50_48_PHY2CLB_IODELAY_CNTVALUEOUT2</td><td>output</td><td>TCELL43:OUT.13.TMIN</td></tr>

<tr><td>MAXI_ICARVALID_NIB3_53_PHY2CLB_IODELAY_CNTVALUEOUT</td><td>output</td><td>TCELL43:OUT.18.TMIN</td></tr>

<tr><td>MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN0</td><td>input</td><td>TCELL42:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN1</td><td>input</td><td>TCELL42:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN10</td><td>input</td><td>TCELL42:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN11</td><td>input</td><td>TCELL42:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN12</td><td>input</td><td>TCELL42:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN13</td><td>input</td><td>TCELL42:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN14</td><td>input</td><td>TCELL42:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN15</td><td>input</td><td>TCELL42:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN16</td><td>input</td><td>TCELL42:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN17</td><td>input</td><td>TCELL42:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN18</td><td>input</td><td>TCELL42:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN19</td><td>input</td><td>TCELL42:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN2</td><td>input</td><td>TCELL42:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN20</td><td>input</td><td>TCELL42:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN21</td><td>input</td><td>TCELL42:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN3</td><td>input</td><td>TCELL42:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN4</td><td>input</td><td>TCELL42:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN5</td><td>input</td><td>TCELL42:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN6</td><td>input</td><td>TCELL42:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN7</td><td>input</td><td>TCELL42:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN8</td><td>input</td><td>TCELL42:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN9</td><td>input</td><td>TCELL42:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_27_22_NIB3_5_0_CLB2PHY_IDELAY_EN_VTC0</td><td>input</td><td>TCELL42:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_27_22_NIB3_5_0_CLB2PHY_IDELAY_EN_VTC1</td><td>input</td><td>TCELL42:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_27_22_NIB3_5_0_CLB2PHY_IDELAY_EN_VTC2</td><td>input</td><td>TCELL42:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_27_22_NIB3_5_0_CLB2PHY_IDELAY_EN_VTC3</td><td>input</td><td>TCELL42:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_27_22_NIB3_5_0_CLB2PHY_IDELAY_EN_VTC4</td><td>input</td><td>TCELL42:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_27_22_NIB3_5_0_CLB2PHY_IDELAY_EN_VTC5</td><td>input</td><td>TCELL42:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_30_28_NIB3_2_0_CLB2PHY_PD_EN_1_0</td><td>input</td><td>TCELL42:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_30_28_NIB3_2_0_CLB2PHY_PD_EN_1_1</td><td>input</td><td>TCELL42:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_30_28_NIB3_2_0_CLB2PHY_PD_EN_1_2</td><td>input</td><td>TCELL42:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>MAXI_ICRDATA_31_NIB3_CLB2RIU_WR_EN</td><td>input</td><td>TCELL42:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>SELECT_DR</td><td>input</td><td>TCELL34:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>SELECT_DR_O</td><td>output</td><td>TCELL33:OUT.22.TMIN</td></tr>

<tr><td>TEST_CLK_OUT0</td><td>output</td><td>TCELL0:OUT.7.TMIN</td></tr>

<tr><td>TEST_CLK_OUT1</td><td>output</td><td>TCELL0:OUT.6.TMIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-xp5iob0"><a class="header" href="#bel-xp5iob0">Bel XP5IOB0</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob1"><a class="header" href="#bel-xp5iob1">Bel XP5IOB1</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob2"><a class="header" href="#bel-xp5iob2">Bel XP5IOB2</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob3"><a class="header" href="#bel-xp5iob3">Bel XP5IOB3</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob4"><a class="header" href="#bel-xp5iob4">Bel XP5IOB4</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob5"><a class="header" href="#bel-xp5iob5">Bel XP5IOB5</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob6"><a class="header" href="#bel-xp5iob6">Bel XP5IOB6</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob7"><a class="header" href="#bel-xp5iob7">Bel XP5IOB7</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob8"><a class="header" href="#bel-xp5iob8">Bel XP5IOB8</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob9"><a class="header" href="#bel-xp5iob9">Bel XP5IOB9</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob10"><a class="header" href="#bel-xp5iob10">Bel XP5IOB10</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob11"><a class="header" href="#bel-xp5iob11">Bel XP5IOB11</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob12"><a class="header" href="#bel-xp5iob12">Bel XP5IOB12</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob13"><a class="header" href="#bel-xp5iob13">Bel XP5IOB13</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob14"><a class="header" href="#bel-xp5iob14">Bel XP5IOB14</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB14</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob15"><a class="header" href="#bel-xp5iob15">Bel XP5IOB15</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB15</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob16"><a class="header" href="#bel-xp5iob16">Bel XP5IOB16</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB16</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob17"><a class="header" href="#bel-xp5iob17">Bel XP5IOB17</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB17</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob18"><a class="header" href="#bel-xp5iob18">Bel XP5IOB18</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB18</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob19"><a class="header" href="#bel-xp5iob19">Bel XP5IOB19</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB19</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob20"><a class="header" href="#bel-xp5iob20">Bel XP5IOB20</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB20</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob21"><a class="header" href="#bel-xp5iob21">Bel XP5IOB21</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB21</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob22"><a class="header" href="#bel-xp5iob22">Bel XP5IOB22</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB22</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob23"><a class="header" href="#bel-xp5iob23">Bel XP5IOB23</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB23</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob24"><a class="header" href="#bel-xp5iob24">Bel XP5IOB24</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB24</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob25"><a class="header" href="#bel-xp5iob25">Bel XP5IOB25</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB25</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob26"><a class="header" href="#bel-xp5iob26">Bel XP5IOB26</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB26</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob27"><a class="header" href="#bel-xp5iob27">Bel XP5IOB27</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB27</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob28"><a class="header" href="#bel-xp5iob28">Bel XP5IOB28</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB28</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob29"><a class="header" href="#bel-xp5iob29">Bel XP5IOB29</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB29</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob30"><a class="header" href="#bel-xp5iob30">Bel XP5IOB30</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB30</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob31"><a class="header" href="#bel-xp5iob31">Bel XP5IOB31</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB31</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5iob32"><a class="header" href="#bel-xp5iob32">Bel XP5IOB32</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IOB32</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5io_vref0"><a class="header" href="#bel-xp5io_vref0">Bel XP5IO_VREF0</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IO_VREF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5io_vref1"><a class="header" href="#bel-xp5io_vref1">Bel XP5IO_VREF1</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IO_VREF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5io_vref2"><a class="header" href="#bel-xp5io_vref2">Bel XP5IO_VREF2</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IO_VREF2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5io_vref3"><a class="header" href="#bel-xp5io_vref3">Bel XP5IO_VREF3</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IO_VREF3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5io_vref4"><a class="header" href="#bel-xp5io_vref4">Bel XP5IO_VREF4</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IO_VREF4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5io_vref5"><a class="header" href="#bel-xp5io_vref5">Bel XP5IO_VREF5</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IO_VREF5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5io_vref6"><a class="header" href="#bel-xp5io_vref6">Bel XP5IO_VREF6</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IO_VREF6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5io_vref7"><a class="header" href="#bel-xp5io_vref7">Bel XP5IO_VREF7</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IO_VREF7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5io_vref8"><a class="header" href="#bel-xp5io_vref8">Bel XP5IO_VREF8</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IO_VREF8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5io_vref9"><a class="header" href="#bel-xp5io_vref9">Bel XP5IO_VREF9</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IO_VREF9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5io_vref10"><a class="header" href="#bel-xp5io_vref10">Bel XP5IO_VREF10</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5IO_VREF10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_ls0"><a class="header" href="#bel-x5phy_ls0">Bel X5PHY_LS0</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_LS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_ls1"><a class="header" href="#bel-x5phy_ls1">Bel X5PHY_LS1</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_LS1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_ls2"><a class="header" href="#bel-x5phy_ls2">Bel X5PHY_LS2</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_LS2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_ls3"><a class="header" href="#bel-x5phy_ls3">Bel X5PHY_LS3</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_LS3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_ls4"><a class="header" href="#bel-x5phy_ls4">Bel X5PHY_LS4</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_LS4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_ls5"><a class="header" href="#bel-x5phy_ls5">Bel X5PHY_LS5</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_LS5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_ls6"><a class="header" href="#bel-x5phy_ls6">Bel X5PHY_LS6</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_LS6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_ls7"><a class="header" href="#bel-x5phy_ls7">Bel X5PHY_LS7</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_LS7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_ls8"><a class="header" href="#bel-x5phy_ls8">Bel X5PHY_LS8</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_LS8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_ls9"><a class="header" href="#bel-x5phy_ls9">Bel X5PHY_LS9</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_LS9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_ls10"><a class="header" href="#bel-x5phy_ls10">Bel X5PHY_LS10</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_LS10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_hs0"><a class="header" href="#bel-x5phy_hs0">Bel X5PHY_HS0</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_HS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_hs1"><a class="header" href="#bel-x5phy_hs1">Bel X5PHY_HS1</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_HS1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_hs2"><a class="header" href="#bel-x5phy_hs2">Bel X5PHY_HS2</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_HS2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_hs3"><a class="header" href="#bel-x5phy_hs3">Bel X5PHY_HS3</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_HS3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_hs4"><a class="header" href="#bel-x5phy_hs4">Bel X5PHY_HS4</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_HS4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_hs5"><a class="header" href="#bel-x5phy_hs5">Bel X5PHY_HS5</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_HS5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_hs6"><a class="header" href="#bel-x5phy_hs6">Bel X5PHY_HS6</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_HS6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_hs7"><a class="header" href="#bel-x5phy_hs7">Bel X5PHY_HS7</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_HS7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_hs8"><a class="header" href="#bel-x5phy_hs8">Bel X5PHY_HS8</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_HS8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_hs9"><a class="header" href="#bel-x5phy_hs9">Bel X5PHY_HS9</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_HS9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_hs10"><a class="header" href="#bel-x5phy_hs10">Bel X5PHY_HS10</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_HS10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_pll_select0"><a class="header" href="#bel-x5phy_pll_select0">Bel X5PHY_PLL_SELECT0</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_PLL_SELECT0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_pll_select1"><a class="header" href="#bel-x5phy_pll_select1">Bel X5PHY_PLL_SELECT1</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_PLL_SELECT1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_pll_select2"><a class="header" href="#bel-x5phy_pll_select2">Bel X5PHY_PLL_SELECT2</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_PLL_SELECT2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_pll_select3"><a class="header" href="#bel-x5phy_pll_select3">Bel X5PHY_PLL_SELECT3</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_PLL_SELECT3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_pll_select4"><a class="header" href="#bel-x5phy_pll_select4">Bel X5PHY_PLL_SELECT4</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_PLL_SELECT4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_pll_select5"><a class="header" href="#bel-x5phy_pll_select5">Bel X5PHY_PLL_SELECT5</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_PLL_SELECT5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_pll_select6"><a class="header" href="#bel-x5phy_pll_select6">Bel X5PHY_PLL_SELECT6</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_PLL_SELECT6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_pll_select7"><a class="header" href="#bel-x5phy_pll_select7">Bel X5PHY_PLL_SELECT7</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_PLL_SELECT7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_pll_select8"><a class="header" href="#bel-x5phy_pll_select8">Bel X5PHY_PLL_SELECT8</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_PLL_SELECT8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_pll_select9"><a class="header" href="#bel-x5phy_pll_select9">Bel X5PHY_PLL_SELECT9</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_PLL_SELECT9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-x5phy_pll_select10"><a class="header" href="#bel-x5phy_pll_select10">Bel X5PHY_PLL_SELECT10</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel X5PHY_PLL_SELECT10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5pio_cmu_ana"><a class="header" href="#bel-xp5pio_cmu_ana">Bel XP5PIO_CMU_ANA</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5PIO_CMU_ANA</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-xp5pio_cmu_dig_top"><a class="header" href="#bel-xp5pio_cmu_dig_top">Bel XP5PIO_CMU_DIG_TOP</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel XP5PIO_CMU_DIG_TOP</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-abus_switch_xp5io0"><a class="header" href="#bel-abus_switch_xp5io0">Bel ABUS_SWITCH_XP5IO0</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel ABUS_SWITCH_XP5IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>TEST_ANALOGBUS_SEL_B</td><td>input</td><td>TCELL33:IMUX.IMUX.0.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-abus_switch_xp5io1"><a class="header" href="#bel-abus_switch_xp5io1">Bel ABUS_SWITCH_XP5IO1</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel ABUS_SWITCH_XP5IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>TEST_ANALOGBUS_SEL_B</td><td>input</td><td>TCELL34:IMUX.IMUX.0.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-vcc_xp5io"><a class="header" href="#bel-vcc_xp5io">Bel VCC_XP5IO</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel VCC_XP5IO</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus XP5IO bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>TCELL0:OUT.0.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_LPDDRMC_SPARE0_0</td></tr>

<tr><td>TCELL0:OUT.1.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_LPDDRMC_SPARE0_1</td></tr>

<tr><td>TCELL0:OUT.2.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_LPDDRMC_SPARE0_2</td></tr>

<tr><td>TCELL0:OUT.3.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_LPDDRMC_SPARE0_3</td></tr>

<tr><td>TCELL0:OUT.4.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_LPDDRMC_SPARE0_4</td></tr>

<tr><td>TCELL0:OUT.5.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_LPDDRMC_SPARE0_5</td></tr>

<tr><td>TCELL0:OUT.6.TMIN</td><td>LPDDRMC.TEST_CLK_OUT1</td></tr>

<tr><td>TCELL0:OUT.7.TMIN</td><td>LPDDRMC.TEST_CLK_OUT0</td></tr>

<tr><td>TCELL0:OUT.8.TMIN</td><td>LPDDRMC.IF_XPIO_MMCM_DMC_OABUT_XPIO_PHY_CLK9</td></tr>

<tr><td>TCELL0:OUT.9.TMIN</td><td>LPDDRMC.IF_XPIO_MMCM_DMC_OABUT_XPIO_PHY_CLK10</td></tr>

<tr><td>TCELL0:OUT.10.TMIN</td><td>LPDDRMC.IF_XPIO_MMCM_DMC_OABUT_XPIO_PHY_CLK0</td></tr>

<tr><td>TCELL0:OUT.11.TMIN</td><td>LPDDRMC.AXI1_RDATA_215_208_NIB9_PHY2CLB_RD_DQ0_7</td></tr>

<tr><td>TCELL0:OUT.12.TMIN</td><td>LPDDRMC.AXI1_RDATA_215_208_NIB9_PHY2CLB_RD_DQ0_5</td></tr>

<tr><td>TCELL0:OUT.13.TMIN</td><td>LPDDRMC.AXI1_RDATA_215_208_NIB9_PHY2CLB_RD_DQ0_3</td></tr>

<tr><td>TCELL0:OUT.14.TMIN</td><td>LPDDRMC.AXI1_RDATA_215_208_NIB9_PHY2CLB_RD_DQ0_1</td></tr>

<tr><td>TCELL0:OUT.15.TMIN</td><td>LPDDRMC.AXI1_RDATA_215_208_NIB9_PHY2CLB_RD_DQ0_0</td></tr>

<tr><td>TCELL0:OUT.16.TMIN</td><td>LPDDRMC.AXI1_RDATA_215_208_NIB9_PHY2CLB_RD_DQ0_2</td></tr>

<tr><td>TCELL0:OUT.17.TMIN</td><td>LPDDRMC.AXI1_RDATA_215_208_NIB9_PHY2CLB_RD_DQ0_4</td></tr>

<tr><td>TCELL0:OUT.18.TMIN</td><td>LPDDRMC.AXI1_RDATA_215_208_NIB9_PHY2CLB_RD_DQ0_6</td></tr>

<tr><td>TCELL0:OUT.19.TMIN</td><td>LPDDRMC.AXI1_RDATA_223_216_NIB9_PHY2CLB_RD_DQ1_7</td></tr>

<tr><td>TCELL0:OUT.20.TMIN</td><td>LPDDRMC.AXI1_RDATA_223_216_NIB9_PHY2CLB_RD_DQ1_5</td></tr>

<tr><td>TCELL0:OUT.21.TMIN</td><td>LPDDRMC.AXI1_RDATA_223_216_NIB9_PHY2CLB_RD_DQ1_3</td></tr>

<tr><td>TCELL0:OUT.22.TMIN</td><td>LPDDRMC.AXI1_RDATA_223_216_NIB9_PHY2CLB_RD_DQ1_1</td></tr>

<tr><td>TCELL0:OUT.23.TMIN</td><td>LPDDRMC.AXI1_RDATA_223_216_NIB9_PHY2CLB_RD_DQ1_0</td></tr>

<tr><td>TCELL0:OUT.24.TMIN</td><td>LPDDRMC.AXI1_RDATA_223_216_NIB9_PHY2CLB_RD_DQ1_2</td></tr>

<tr><td>TCELL0:OUT.25.TMIN</td><td>LPDDRMC.AXI1_RDATA_223_216_NIB9_PHY2CLB_RD_DQ1_4</td></tr>

<tr><td>TCELL0:OUT.26.TMIN</td><td>LPDDRMC.AXI1_RDATA_223_216_NIB9_PHY2CLB_RD_DQ1_6</td></tr>

<tr><td>TCELL0:OUT.27.TMIN</td><td>LPDDRMC.AXI1_RDATA_231_224_NIB9_PHY2CLB_RD_DQ2_7</td></tr>

<tr><td>TCELL0:OUT.28.TMIN</td><td>LPDDRMC.AXI1_RDATA_231_224_NIB9_PHY2CLB_RD_DQ2_5</td></tr>

<tr><td>TCELL0:OUT.29.TMIN</td><td>LPDDRMC.AXI1_RDATA_231_224_NIB9_PHY2CLB_RD_DQ2_3</td></tr>

<tr><td>TCELL0:OUT.30.TMIN</td><td>LPDDRMC.AXI1_RDATA_231_224_NIB9_PHY2CLB_RD_DQ2_1</td></tr>

<tr><td>TCELL0:OUT.31.TMIN</td><td>LPDDRMC.AXI1_RDATA_231_224_NIB9_PHY2CLB_RD_DQ2_0</td></tr>

<tr><td>TCELL0:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.AXI1_WDATA_215_208_NIB9_CLB2PHY_WR_DQ0_7</td></tr>

<tr><td>TCELL0:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.AXI1_WDATA_215_208_NIB9_CLB2PHY_WR_DQ0_1</td></tr>

<tr><td>TCELL0:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.AXI1_WDATA_215_208_NIB9_CLB2PHY_WR_DQ0_4</td></tr>

<tr><td>TCELL0:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.AXI1_WDATA_223_216_NIB9_CLB2PHY_WR_DQ1_5</td></tr>

<tr><td>TCELL0:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.AXI1_WDATA_223_216_NIB9_CLB2PHY_WR_DQ1_0</td></tr>

<tr><td>TCELL0:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.AXI1_WDATA_223_216_NIB9_CLB2PHY_WR_DQ1_6</td></tr>

<tr><td>TCELL0:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.AXI1_WDATA_231_224_NIB9_CLB2PHY_WR_DQ2_5</td></tr>

<tr><td>TCELL0:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.AXI1_WDATA_231_224_NIB9_CLB2PHY_WR_DQ2_0</td></tr>

<tr><td>TCELL0:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.AXI1_WDATA_231_224_NIB9_CLB2PHY_WR_DQ2_6</td></tr>

<tr><td>TCELL0:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.AXI1_WDATA_239_232_NIB9_CLB2PHY_WR_DQ3_3</td></tr>

<tr><td>TCELL0:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.AXI1_WDATA_239_232_NIB9_CLB2PHY_WR_DQ3_2</td></tr>

<tr><td>TCELL0:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.AXI1_WDATA_247_240_NIB9_CLB2PHY_WR_DQ4_7</td></tr>

<tr><td>TCELL0:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.AXI1_WDATA_247_240_NIB9_CLB2PHY_WR_DQ4_1</td></tr>

<tr><td>TCELL0:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.AXI1_WDATA_247_240_NIB9_CLB2PHY_WR_DQ4_4</td></tr>

<tr><td>TCELL0:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.AXI1_WDATA_215_208_NIB9_CLB2PHY_WR_DQ0_5</td></tr>

<tr><td>TCELL0:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.AXI1_WDATA_215_208_NIB9_CLB2PHY_WR_DQ0_3</td></tr>

<tr><td>TCELL0:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.AXI1_WDATA_215_208_NIB9_CLB2PHY_WR_DQ0_0</td></tr>

<tr><td>TCELL0:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.AXI1_WDATA_215_208_NIB9_CLB2PHY_WR_DQ0_2</td></tr>

<tr><td>TCELL0:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.AXI1_WDATA_215_208_NIB9_CLB2PHY_WR_DQ0_6</td></tr>

<tr><td>TCELL0:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.AXI1_WDATA_223_216_NIB9_CLB2PHY_WR_DQ1_7</td></tr>

<tr><td>TCELL0:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.AXI1_WDATA_223_216_NIB9_CLB2PHY_WR_DQ1_3</td></tr>

<tr><td>TCELL0:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.AXI1_WDATA_223_216_NIB9_CLB2PHY_WR_DQ1_1</td></tr>

<tr><td>TCELL0:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.AXI1_WDATA_223_216_NIB9_CLB2PHY_WR_DQ1_2</td></tr>

<tr><td>TCELL0:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.AXI1_WDATA_223_216_NIB9_CLB2PHY_WR_DQ1_4</td></tr>

<tr><td>TCELL0:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2RIU_NIBBLE_SEL</td></tr>

<tr><td>TCELL0:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.AXI1_WDATA_231_224_NIB9_CLB2PHY_WR_DQ2_7</td></tr>

<tr><td>TCELL0:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.AXI1_WDATA_231_224_NIB9_CLB2PHY_WR_DQ2_3</td></tr>

<tr><td>TCELL0:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.AXI1_WDATA_231_224_NIB9_CLB2PHY_WR_DQ2_1</td></tr>

<tr><td>TCELL0:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.AXI1_WDATA_231_224_NIB9_CLB2PHY_WR_DQ2_2</td></tr>

<tr><td>TCELL0:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.AXI1_WDATA_231_224_NIB9_CLB2PHY_WR_DQ2_4</td></tr>

<tr><td>TCELL0:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.AXI1_WDATA_239_232_NIB9_CLB2PHY_WR_DQ3_7</td></tr>

<tr><td>TCELL0:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.AXI1_WDATA_239_232_NIB9_CLB2PHY_WR_DQ3_5</td></tr>

<tr><td>TCELL0:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.AXI1_WDATA_239_232_NIB9_CLB2PHY_WR_DQ3_1</td></tr>

<tr><td>TCELL0:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.AXI1_WDATA_239_232_NIB9_CLB2PHY_WR_DQ3_0</td></tr>

<tr><td>TCELL0:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.AXI1_WDATA_239_232_NIB9_CLB2PHY_WR_DQ3_4</td></tr>

<tr><td>TCELL0:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.AXI1_WDATA_239_232_NIB9_CLB2PHY_WR_DQ3_6</td></tr>

<tr><td>TCELL0:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.AXI1_WDATA_247_240_NIB9_CLB2PHY_WR_DQ4_5</td></tr>

<tr><td>TCELL0:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.AXI1_WDATA_247_240_NIB9_CLB2PHY_WR_DQ4_3</td></tr>

<tr><td>TCELL0:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.AXI1_WDATA_247_240_NIB9_CLB2PHY_WR_DQ4_0</td></tr>

<tr><td>TCELL0:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.AXI1_WDATA_247_240_NIB9_CLB2PHY_WR_DQ4_2</td></tr>

<tr><td>TCELL0:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.AXI1_WDATA_247_240_NIB9_CLB2PHY_WR_DQ4_6</td></tr>

<tr><td>TCELL0:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.AXI1_WDATA_255_248_NIB9_CLB2PHY_WR_DQ5_7</td></tr>

<tr><td>TCELL1:OUT.0.TMIN</td><td>LPDDRMC.AXI1_RDATA_231_224_NIB9_PHY2CLB_RD_DQ2_2</td></tr>

<tr><td>TCELL1:OUT.1.TMIN</td><td>LPDDRMC.AXI1_RDATA_231_224_NIB9_PHY2CLB_RD_DQ2_4</td></tr>

<tr><td>TCELL1:OUT.2.TMIN</td><td>LPDDRMC.AXI1_RDATA_231_224_NIB9_PHY2CLB_RD_DQ2_6</td></tr>

<tr><td>TCELL1:OUT.3.TMIN</td><td>LPDDRMC.AXI1_RDATA_239_232_NIB9_PHY2CLB_RD_DQ3_7</td></tr>

<tr><td>TCELL1:OUT.4.TMIN</td><td>LPDDRMC.AXI1_RDATA_239_232_NIB9_PHY2CLB_RD_DQ3_5</td></tr>

<tr><td>TCELL1:OUT.5.TMIN</td><td>LPDDRMC.AXI1_RDATA_239_232_NIB9_PHY2CLB_RD_DQ3_3</td></tr>

<tr><td>TCELL1:OUT.6.TMIN</td><td>LPDDRMC.AXI1_RDATA_239_232_NIB9_PHY2CLB_RD_DQ3_1</td></tr>

<tr><td>TCELL1:OUT.7.TMIN</td><td>LPDDRMC.AXI1_RDATA_239_232_NIB9_PHY2CLB_RD_DQ3_0</td></tr>

<tr><td>TCELL1:OUT.8.TMIN</td><td>LPDDRMC.AXI1_RDATA_239_232_NIB9_PHY2CLB_RD_DQ3_2</td></tr>

<tr><td>TCELL1:OUT.9.TMIN</td><td>LPDDRMC.AXI1_RDATA_239_232_NIB9_PHY2CLB_RD_DQ3_4</td></tr>

<tr><td>TCELL1:OUT.10.TMIN</td><td>LPDDRMC.AXI1_RDATA_239_232_NIB9_PHY2CLB_RD_DQ3_6</td></tr>

<tr><td>TCELL1:OUT.11.TMIN</td><td>LPDDRMC.AXI1_RDATA_247_240_NIB9_PHY2CLB_RD_DQ4_7</td></tr>

<tr><td>TCELL1:OUT.12.TMIN</td><td>LPDDRMC.AXI1_RDATA_247_240_NIB9_PHY2CLB_RD_DQ4_5</td></tr>

<tr><td>TCELL1:OUT.13.TMIN</td><td>LPDDRMC.AXI1_RDATA_247_240_NIB9_PHY2CLB_RD_DQ4_3</td></tr>

<tr><td>TCELL1:OUT.14.TMIN</td><td>LPDDRMC.AXI1_RDATA_247_240_NIB9_PHY2CLB_RD_DQ4_1</td></tr>

<tr><td>TCELL1:OUT.15.TMIN</td><td>LPDDRMC.AXI1_RDATA_247_240_NIB9_PHY2CLB_RD_DQ4_0</td></tr>

<tr><td>TCELL1:OUT.16.TMIN</td><td>LPDDRMC.AXI1_RDATA_247_240_NIB9_PHY2CLB_RD_DQ4_2</td></tr>

<tr><td>TCELL1:OUT.17.TMIN</td><td>LPDDRMC.AXI1_RDATA_247_240_NIB9_PHY2CLB_RD_DQ4_4</td></tr>

<tr><td>TCELL1:OUT.18.TMIN</td><td>LPDDRMC.AXI1_RDATA_247_240_NIB9_PHY2CLB_RD_DQ4_6</td></tr>

<tr><td>TCELL1:OUT.19.TMIN</td><td>LPDDRMC.AXI1_RDATA_255_248_NIB9_PHY2CLB_RD_DQ5_7</td></tr>

<tr><td>TCELL1:OUT.20.TMIN</td><td>LPDDRMC.AXI1_RDATA_255_248_NIB9_PHY2CLB_RD_DQ5_5</td></tr>

<tr><td>TCELL1:OUT.21.TMIN</td><td>LPDDRMC.AXI1_RDATA_255_248_NIB9_PHY2CLB_RD_DQ5_3</td></tr>

<tr><td>TCELL1:OUT.22.TMIN</td><td>LPDDRMC.AXI1_RDATA_255_248_NIB9_PHY2CLB_RD_DQ5_1</td></tr>

<tr><td>TCELL1:OUT.23.TMIN</td><td>LPDDRMC.AXI1_RDATA_255_248_NIB9_PHY2CLB_RD_DQ5_0</td></tr>

<tr><td>TCELL1:OUT.24.TMIN</td><td>LPDDRMC.AXI1_RDATA_255_248_NIB9_PHY2CLB_RD_DQ5_2</td></tr>

<tr><td>TCELL1:OUT.25.TMIN</td><td>LPDDRMC.AXI1_RDATA_255_248_NIB9_PHY2CLB_RD_DQ5_4</td></tr>

<tr><td>TCELL1:OUT.26.TMIN</td><td>LPDDRMC.AXI1_RDATA_255_248_NIB9_PHY2CLB_RD_DQ5_6</td></tr>

<tr><td>TCELL1:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>TCELL1:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_FIXDLY_RDY</td></tr>

<tr><td>TCELL1:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_PHY_RDY</td></tr>

<tr><td>TCELL1:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_GT_STATUS</td></tr>

<tr><td>TCELL1:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_MASTER_PD</td></tr>

<tr><td>TCELL1:IMUX.CTRL.0</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2MC_DIV_CLK</td></tr>

<tr><td>TCELL1:IMUX.CTRL.1</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_CTRL_CLK</td></tr>

<tr><td>TCELL1:IMUX.CTRL.2</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_FIFO_CLK</td></tr>

<tr><td>TCELL1:IMUX.BYP.10.DELAY</td><td>LPDDRMC.FABRIC_APB_RST_N</td></tr>

<tr><td>TCELL1:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.AXI1_WDATA_255_248_NIB9_CLB2PHY_WR_DQ5_1</td></tr>

<tr><td>TCELL1:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.AXI1_WDATA_255_248_NIB9_CLB2PHY_WR_DQ5_4</td></tr>

<tr><td>TCELL1:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_TXBIT_RST5</td></tr>

<tr><td>TCELL1:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_TXBIT_RST2</td></tr>

<tr><td>TCELL1:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_RXBIT_RST5</td></tr>

<tr><td>TCELL1:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_RXBIT_RST2</td></tr>

<tr><td>TCELL1:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_DYNAMIC_DCI_TS5</td></tr>

<tr><td>TCELL1:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_DYNAMIC_DCI_TS2</td></tr>

<tr><td>TCELL1:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IBUF_DISABLE5</td></tr>

<tr><td>TCELL1:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IBUF_DISABLE2</td></tr>

<tr><td>TCELL1:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CE5</td></tr>

<tr><td>TCELL1:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CE2</td></tr>

<tr><td>TCELL1:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_INC5</td></tr>

<tr><td>TCELL1:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA14</td></tr>

<tr><td>TCELL1:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA11</td></tr>

<tr><td>TCELL1:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.AXI1_WDATA_255_248_NIB9_CLB2PHY_WR_DQ5_5</td></tr>

<tr><td>TCELL1:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.AXI1_WDATA_255_248_NIB9_CLB2PHY_WR_DQ5_3</td></tr>

<tr><td>TCELL1:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.AXI1_WDATA_255_248_NIB9_CLB2PHY_WR_DQ5_0</td></tr>

<tr><td>TCELL1:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.AXI1_WDATA_255_248_NIB9_CLB2PHY_WR_DQ5_2</td></tr>

<tr><td>TCELL1:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.AXI1_WDATA_255_248_NIB9_CLB2PHY_WR_DQ5_6</td></tr>

<tr><td>TCELL1:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_RST</td></tr>

<tr><td>TCELL1:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_TXBIT_RST4</td></tr>

<tr><td>TCELL1:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_TXBIT_RST3</td></tr>

<tr><td>TCELL1:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_TXBIT_RST1</td></tr>

<tr><td>TCELL1:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_TXBIT_RST0</td></tr>

<tr><td>TCELL1:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_RXBIT_RST4</td></tr>

<tr><td>TCELL1:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_RXBIT_RST3</td></tr>

<tr><td>TCELL1:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_RXBIT_RST1</td></tr>

<tr><td>TCELL1:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_RXBIT_RST0</td></tr>

<tr><td>TCELL1:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_DYNAMIC_DCI_TS4</td></tr>

<tr><td>TCELL1:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_DYNAMIC_DCI_TS3</td></tr>

<tr><td>TCELL1:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_DYNAMIC_DCI_TS1</td></tr>

<tr><td>TCELL1:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_DYNAMIC_DCI_TS0</td></tr>

<tr><td>TCELL1:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IBUF_DISABLE4</td></tr>

<tr><td>TCELL1:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IBUF_DISABLE3</td></tr>

<tr><td>TCELL1:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IBUF_DISABLE1</td></tr>

<tr><td>TCELL1:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IBUF_DISABLE0</td></tr>

<tr><td>TCELL1:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CE4</td></tr>

<tr><td>TCELL1:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CE3</td></tr>

<tr><td>TCELL1:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CE1</td></tr>

<tr><td>TCELL1:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CE0</td></tr>

<tr><td>TCELL1:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_INC4</td></tr>

<tr><td>TCELL1:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA15</td></tr>

<tr><td>TCELL1:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA13</td></tr>

<tr><td>TCELL1:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA12</td></tr>

<tr><td>TCELL1:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA10</td></tr>

<tr><td>TCELL1:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA9</td></tr>

<tr><td>TCELL2:OUT.2.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT53</td></tr>

<tr><td>TCELL2:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT52</td></tr>

<tr><td>TCELL2:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT51</td></tr>

<tr><td>TCELL2:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT50</td></tr>

<tr><td>TCELL2:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT49</td></tr>

<tr><td>TCELL2:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT48</td></tr>

<tr><td>TCELL2:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT47</td></tr>

<tr><td>TCELL2:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT46</td></tr>

<tr><td>TCELL2:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT45</td></tr>

<tr><td>TCELL2:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT44</td></tr>

<tr><td>TCELL2:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT43</td></tr>

<tr><td>TCELL2:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT42</td></tr>

<tr><td>TCELL2:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT41</td></tr>

<tr><td>TCELL2:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT40</td></tr>

<tr><td>TCELL2:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT39</td></tr>

<tr><td>TCELL2:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT38</td></tr>

<tr><td>TCELL2:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT37</td></tr>

<tr><td>TCELL2:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT36</td></tr>

<tr><td>TCELL2:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT35</td></tr>

<tr><td>TCELL2:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT34</td></tr>

<tr><td>TCELL2:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT33</td></tr>

<tr><td>TCELL2:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT32</td></tr>

<tr><td>TCELL2:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT31</td></tr>

<tr><td>TCELL2:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT30</td></tr>

<tr><td>TCELL2:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT29</td></tr>

<tr><td>TCELL2:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT28</td></tr>

<tr><td>TCELL2:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT27</td></tr>

<tr><td>TCELL2:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT26</td></tr>

<tr><td>TCELL2:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT25</td></tr>

<tr><td>TCELL2:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT24</td></tr>

<tr><td>TCELL2:IMUX.BYP.9.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT12</td></tr>

<tr><td>TCELL2:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_CSSD_TRIG0</td></tr>

<tr><td>TCELL2:IMUX.BYP.11.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_IN_EXT5</td></tr>

<tr><td>TCELL2:IMUX.IMUX.0.DELAY</td><td>LPDDRMC.AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA8</td></tr>

<tr><td>TCELL2:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA5</td></tr>

<tr><td>TCELL2:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA2</td></tr>

<tr><td>TCELL2:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.AXI1_WSTRB_31_24_NIB9_CLB2RIU_ADDR7</td></tr>

<tr><td>TCELL2:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.AXI1_WSTRB_31_24_NIB9_CLB2RIU_ADDR4</td></tr>

<tr><td>TCELL2:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.AXI1_WSTRB_31_24_NIB9_CLB2RIU_ADDR1</td></tr>

<tr><td>TCELL2:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.AXI1_AWADDR_36_33_NIB9_CLB2PHY_WREN2</td></tr>

<tr><td>TCELL2:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.AXI1_AWADDR_42_37_NIB9_CLB2PHY_T_TXBIT5</td></tr>

<tr><td>TCELL2:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.AXI1_AWADDR_42_37_NIB9_CLB2PHY_T_TXBIT2</td></tr>

<tr><td>TCELL2:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.AXI1_AWADDR_43_NIB9_CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>TCELL2:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.AXI1_ARADDR_36_33_NIB9_CLB2PHY_RDEN1</td></tr>

<tr><td>TCELL2:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.AXI1_ARADDR_42_37_NIB9_CLB2PHY_IODELAY_SEL4</td></tr>

<tr><td>TCELL2:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.AXI1_ARADDR_42_37_NIB9_CLB2PHY_IODELAY_SEL1</td></tr>

<tr><td>TCELL2:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_INC3</td></tr>

<tr><td>TCELL2:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_INC0</td></tr>

<tr><td>TCELL2:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_LD3</td></tr>

<tr><td>TCELL2:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA7</td></tr>

<tr><td>TCELL2:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA6</td></tr>

<tr><td>TCELL2:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA4</td></tr>

<tr><td>TCELL2:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA3</td></tr>

<tr><td>TCELL2:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA1</td></tr>

<tr><td>TCELL2:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.AXI1_WDATA_207_192_NIB9_CLB2RIU_WR_DATA0</td></tr>

<tr><td>TCELL2:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.AXI1_WSTRB_31_24_NIB9_CLB2RIU_ADDR6</td></tr>

<tr><td>TCELL2:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.AXI1_WSTRB_31_24_NIB9_CLB2RIU_ADDR5</td></tr>

<tr><td>TCELL2:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.AXI1_WSTRB_31_24_NIB9_CLB2RIU_ADDR3</td></tr>

<tr><td>TCELL2:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.AXI1_WSTRB_31_24_NIB9_CLB2RIU_ADDR2</td></tr>

<tr><td>TCELL2:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.AXI1_WSTRB_31_24_NIB9_CLB2RIU_ADDR0</td></tr>

<tr><td>TCELL2:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.AXI1_AWADDR_36_33_NIB9_CLB2PHY_WREN3</td></tr>

<tr><td>TCELL2:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.AXI1_AWADDR_36_33_NIB9_CLB2PHY_WREN1</td></tr>

<tr><td>TCELL2:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.AXI1_AWADDR_36_33_NIB9_CLB2PHY_WREN0</td></tr>

<tr><td>TCELL2:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.AXI1_AWADDR_42_37_NIB9_CLB2PHY_T_TXBIT4</td></tr>

<tr><td>TCELL2:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.AXI1_AWADDR_42_37_NIB9_CLB2PHY_T_TXBIT3</td></tr>

<tr><td>TCELL2:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.AXI1_AWADDR_42_37_NIB9_CLB2PHY_T_TXBIT1</td></tr>

<tr><td>TCELL2:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.AXI1_AWADDR_42_37_NIB9_CLB2PHY_T_TXBIT0</td></tr>

<tr><td>TCELL2:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.AXI1_ARADDR_36_33_NIB9_CLB2PHY_RDEN3</td></tr>

<tr><td>TCELL2:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.AXI1_ARADDR_36_33_NIB9_CLB2PHY_RDEN2</td></tr>

<tr><td>TCELL2:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.AXI1_ARADDR_36_33_NIB9_CLB2PHY_RDEN0</td></tr>

<tr><td>TCELL2:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.AXI1_ARADDR_42_37_NIB9_CLB2PHY_IODELAY_SEL5</td></tr>

<tr><td>TCELL2:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.AXI1_ARADDR_42_37_NIB9_CLB2PHY_IODELAY_SEL3</td></tr>

<tr><td>TCELL2:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.AXI1_ARADDR_42_37_NIB9_CLB2PHY_IODELAY_SEL2</td></tr>

<tr><td>TCELL2:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.AXI1_ARADDR_42_37_NIB9_CLB2PHY_IODELAY_SEL0</td></tr>

<tr><td>TCELL2:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.AXI1_ARADDR_43_NIB9_CLB2PHY_DLYCTL_EN_VTC</td></tr>

<tr><td>TCELL2:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_INC2</td></tr>

<tr><td>TCELL2:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_INC1</td></tr>

<tr><td>TCELL2:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_LD5</td></tr>

<tr><td>TCELL2:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_LD4</td></tr>

<tr><td>TCELL2:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_LD2</td></tr>

<tr><td>TCELL2:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_LD1</td></tr>

<tr><td>TCELL3:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT23</td></tr>

<tr><td>TCELL3:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT22</td></tr>

<tr><td>TCELL3:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT21</td></tr>

<tr><td>TCELL3:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT20</td></tr>

<tr><td>TCELL3:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT19</td></tr>

<tr><td>TCELL3:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT18</td></tr>

<tr><td>TCELL3:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT17</td></tr>

<tr><td>TCELL3:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT16</td></tr>

<tr><td>TCELL3:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT15</td></tr>

<tr><td>TCELL3:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT14</td></tr>

<tr><td>TCELL3:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT13</td></tr>

<tr><td>TCELL3:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT12</td></tr>

<tr><td>TCELL3:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT11</td></tr>

<tr><td>TCELL3:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT10</td></tr>

<tr><td>TCELL3:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT9</td></tr>

<tr><td>TCELL3:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT8</td></tr>

<tr><td>TCELL3:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT7</td></tr>

<tr><td>TCELL3:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT6</td></tr>

<tr><td>TCELL3:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT5</td></tr>

<tr><td>TCELL3:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT4</td></tr>

<tr><td>TCELL3:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT3</td></tr>

<tr><td>TCELL3:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT2</td></tr>

<tr><td>TCELL3:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT1</td></tr>

<tr><td>TCELL3:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_IODELAY_CNTVALUEOUT0</td></tr>

<tr><td>TCELL3:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_IOB2CLB_DFT5</td></tr>

<tr><td>TCELL3:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_IOB2CLB_DFT4</td></tr>

<tr><td>TCELL3:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_IOB2CLB_DFT3</td></tr>

<tr><td>TCELL3:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_IOB2CLB_DFT2</td></tr>

<tr><td>TCELL3:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_IOB2CLB_DFT1</td></tr>

<tr><td>TCELL3:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_EN_N_EXT</td></tr>

<tr><td>TCELL3:IMUX.IMUX.0.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_LD0</td></tr>

<tr><td>TCELL3:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN51</td></tr>

<tr><td>TCELL3:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN48</td></tr>

<tr><td>TCELL3:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN45</td></tr>

<tr><td>TCELL3:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN42</td></tr>

<tr><td>TCELL3:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN39</td></tr>

<tr><td>TCELL3:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN36</td></tr>

<tr><td>TCELL3:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN33</td></tr>

<tr><td>TCELL3:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN30</td></tr>

<tr><td>TCELL3:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN27</td></tr>

<tr><td>TCELL3:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN24</td></tr>

<tr><td>TCELL3:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN21</td></tr>

<tr><td>TCELL3:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN18</td></tr>

<tr><td>TCELL3:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN15</td></tr>

<tr><td>TCELL3:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN12</td></tr>

<tr><td>TCELL3:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN9</td></tr>

<tr><td>TCELL3:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN53</td></tr>

<tr><td>TCELL3:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN52</td></tr>

<tr><td>TCELL3:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN50</td></tr>

<tr><td>TCELL3:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN49</td></tr>

<tr><td>TCELL3:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN47</td></tr>

<tr><td>TCELL3:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN46</td></tr>

<tr><td>TCELL3:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN44</td></tr>

<tr><td>TCELL3:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN43</td></tr>

<tr><td>TCELL3:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN41</td></tr>

<tr><td>TCELL3:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN40</td></tr>

<tr><td>TCELL3:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN38</td></tr>

<tr><td>TCELL3:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN37</td></tr>

<tr><td>TCELL3:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN35</td></tr>

<tr><td>TCELL3:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN34</td></tr>

<tr><td>TCELL3:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN32</td></tr>

<tr><td>TCELL3:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN31</td></tr>

<tr><td>TCELL3:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN29</td></tr>

<tr><td>TCELL3:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN28</td></tr>

<tr><td>TCELL3:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN26</td></tr>

<tr><td>TCELL3:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN25</td></tr>

<tr><td>TCELL3:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN23</td></tr>

<tr><td>TCELL3:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN22</td></tr>

<tr><td>TCELL3:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN20</td></tr>

<tr><td>TCELL3:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN19</td></tr>

<tr><td>TCELL3:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN17</td></tr>

<tr><td>TCELL3:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN16</td></tr>

<tr><td>TCELL3:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN14</td></tr>

<tr><td>TCELL3:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN13</td></tr>

<tr><td>TCELL3:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN11</td></tr>

<tr><td>TCELL3:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN10</td></tr>

<tr><td>TCELL3:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN8</td></tr>

<tr><td>TCELL3:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN7</td></tr>

<tr><td>TCELL4:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_IOB2CLB_DFT0</td></tr>

<tr><td>TCELL4:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_LP_I_0_2</td></tr>

<tr><td>TCELL4:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_LP_I_0_1</td></tr>

<tr><td>TCELL4:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_LP_I_0_0</td></tr>

<tr><td>TCELL4:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_LP_I_1_2</td></tr>

<tr><td>TCELL4:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_LP_I_1_1</td></tr>

<tr><td>TCELL4:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_PHY2CLB_LP_I_1_0</td></tr>

<tr><td>TCELL4:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_RIU2CLB_VALID</td></tr>

<tr><td>TCELL4:OUT.11.TMIN</td><td>LPDDRMC.AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA15</td></tr>

<tr><td>TCELL4:OUT.12.TMIN</td><td>LPDDRMC.AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA14</td></tr>

<tr><td>TCELL4:OUT.13.TMIN</td><td>LPDDRMC.AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA13</td></tr>

<tr><td>TCELL4:OUT.14.TMIN</td><td>LPDDRMC.AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA12</td></tr>

<tr><td>TCELL4:OUT.15.TMIN</td><td>LPDDRMC.AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA11</td></tr>

<tr><td>TCELL4:OUT.16.TMIN</td><td>LPDDRMC.AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA10</td></tr>

<tr><td>TCELL4:OUT.17.TMIN</td><td>LPDDRMC.AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA9</td></tr>

<tr><td>TCELL4:OUT.18.TMIN</td><td>LPDDRMC.AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA8</td></tr>

<tr><td>TCELL4:OUT.19.TMIN</td><td>LPDDRMC.AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA7</td></tr>

<tr><td>TCELL4:OUT.20.TMIN</td><td>LPDDRMC.AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA6</td></tr>

<tr><td>TCELL4:OUT.21.TMIN</td><td>LPDDRMC.AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA5</td></tr>

<tr><td>TCELL4:OUT.22.TMIN</td><td>LPDDRMC.AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA4</td></tr>

<tr><td>TCELL4:OUT.23.TMIN</td><td>LPDDRMC.AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA3</td></tr>

<tr><td>TCELL4:OUT.24.TMIN</td><td>LPDDRMC.AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA2</td></tr>

<tr><td>TCELL4:OUT.25.TMIN</td><td>LPDDRMC.AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA1</td></tr>

<tr><td>TCELL4:OUT.26.TMIN</td><td>LPDDRMC.AXI1_RDATA_207_192_NIB9_RIU2CLB_RD_DATA0</td></tr>

<tr><td>TCELL4:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>TCELL4:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_FIXDLY_RDY</td></tr>

<tr><td>TCELL4:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_PHY_RDY</td></tr>

<tr><td>TCELL4:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_GT_STATUS</td></tr>

<tr><td>TCELL4:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_MASTER_PD</td></tr>

<tr><td>TCELL4:IMUX.IMUX.0.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN6</td></tr>

<tr><td>TCELL4:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN3</td></tr>

<tr><td>TCELL4:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN0</td></tr>

<tr><td>TCELL4:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IDELAY_EN_VTC3</td></tr>

<tr><td>TCELL4:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IDELAY_EN_VTC0</td></tr>

<tr><td>TCELL4:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_ODELAY_EN_VTC3</td></tr>

<tr><td>TCELL4:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_ODELAY_EN_VTC0</td></tr>

<tr><td>TCELL4:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_LP_RX_DIS_OR_TERM_EN0</td></tr>

<tr><td>TCELL4:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_LP_TX_T_OR_PD_EN_0_0</td></tr>

<tr><td>TCELL4:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_PD_EN_1_0</td></tr>

<tr><td>TCELL4:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_LP_TX_O_OR_PU_EN_0_0</td></tr>

<tr><td>TCELL4:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_LP_TX_O_OR_PU_EN_1_0</td></tr>

<tr><td>TCELL4:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_KEEPER_EN3</td></tr>

<tr><td>TCELL4:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_KEEPER_EN0</td></tr>

<tr><td>TCELL4:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA14</td></tr>

<tr><td>TCELL4:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA11</td></tr>

<tr><td>TCELL4:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN5</td></tr>

<tr><td>TCELL4:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN4</td></tr>

<tr><td>TCELL4:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN2</td></tr>

<tr><td>TCELL4:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IODELAY_CNTVALUEIN1</td></tr>

<tr><td>TCELL4:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IDELAY_EN_VTC5</td></tr>

<tr><td>TCELL4:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IDELAY_EN_VTC4</td></tr>

<tr><td>TCELL4:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IDELAY_EN_VTC2</td></tr>

<tr><td>TCELL4:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_IDELAY_EN_VTC1</td></tr>

<tr><td>TCELL4:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_ODELAY_EN_VTC5</td></tr>

<tr><td>TCELL4:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_ODELAY_EN_VTC4</td></tr>

<tr><td>TCELL4:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_ODELAY_EN_VTC2</td></tr>

<tr><td>TCELL4:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_ODELAY_EN_VTC1</td></tr>

<tr><td>TCELL4:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_LP_RX_DIS_OR_TERM_EN2</td></tr>

<tr><td>TCELL4:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_LP_RX_DIS_OR_TERM_EN1</td></tr>

<tr><td>TCELL4:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_LP_TX_T_OR_PD_EN_0_2</td></tr>

<tr><td>TCELL4:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_LP_TX_T_OR_PD_EN_0_1</td></tr>

<tr><td>TCELL4:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_PD_EN_1_2</td></tr>

<tr><td>TCELL4:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_PD_EN_1_1</td></tr>

<tr><td>TCELL4:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_LP_TX_O_OR_PU_EN_0_2</td></tr>

<tr><td>TCELL4:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_LP_TX_O_OR_PU_EN_0_1</td></tr>

<tr><td>TCELL4:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_LP_TX_O_OR_PU_EN_1_2</td></tr>

<tr><td>TCELL4:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_LP_TX_O_OR_PU_EN_1_1</td></tr>

<tr><td>TCELL4:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_KEEPER_EN5</td></tr>

<tr><td>TCELL4:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_KEEPER_EN4</td></tr>

<tr><td>TCELL4:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_KEEPER_EN2</td></tr>

<tr><td>TCELL4:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2PHY_KEEPER_EN1</td></tr>

<tr><td>TCELL4:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P9_CLB2RIU_WR_EN</td></tr>

<tr><td>TCELL4:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA15</td></tr>

<tr><td>TCELL4:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA13</td></tr>

<tr><td>TCELL4:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA12</td></tr>

<tr><td>TCELL4:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA10</td></tr>

<tr><td>TCELL4:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA9</td></tr>

<tr><td>TCELL5:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT53</td></tr>

<tr><td>TCELL5:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT52</td></tr>

<tr><td>TCELL5:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT51</td></tr>

<tr><td>TCELL5:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT50</td></tr>

<tr><td>TCELL5:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT49</td></tr>

<tr><td>TCELL5:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT48</td></tr>

<tr><td>TCELL5:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT47</td></tr>

<tr><td>TCELL5:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT46</td></tr>

<tr><td>TCELL5:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT45</td></tr>

<tr><td>TCELL5:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT44</td></tr>

<tr><td>TCELL5:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT43</td></tr>

<tr><td>TCELL5:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT42</td></tr>

<tr><td>TCELL5:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT41</td></tr>

<tr><td>TCELL5:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT40</td></tr>

<tr><td>TCELL5:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT39</td></tr>

<tr><td>TCELL5:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT38</td></tr>

<tr><td>TCELL5:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT37</td></tr>

<tr><td>TCELL5:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT36</td></tr>

<tr><td>TCELL5:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT35</td></tr>

<tr><td>TCELL5:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT34</td></tr>

<tr><td>TCELL5:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT33</td></tr>

<tr><td>TCELL5:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT32</td></tr>

<tr><td>TCELL5:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT31</td></tr>

<tr><td>TCELL5:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT30</td></tr>

<tr><td>TCELL5:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT29</td></tr>

<tr><td>TCELL5:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT28</td></tr>

<tr><td>TCELL5:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT27</td></tr>

<tr><td>TCELL5:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT26</td></tr>

<tr><td>TCELL5:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT25</td></tr>

<tr><td>TCELL5:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_IN_EXT8</td></tr>

<tr><td>TCELL5:IMUX.IMUX.0.DELAY</td><td>LPDDRMC.AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA8</td></tr>

<tr><td>TCELL5:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA5</td></tr>

<tr><td>TCELL5:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA2</td></tr>

<tr><td>TCELL5:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.AXI1_WSTRB_23_16_NIB8_CLB2RIU_ADDR7</td></tr>

<tr><td>TCELL5:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.AXI1_WSTRB_23_16_NIB8_CLB2RIU_ADDR4</td></tr>

<tr><td>TCELL5:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.AXI1_WSTRB_23_16_NIB8_CLB2RIU_ADDR1</td></tr>

<tr><td>TCELL5:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.AXI1_AWADDR_25_22_NIB8_CLB2PHY_WREN2</td></tr>

<tr><td>TCELL5:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.AXI1_AWADDR_31_26_NIB8_CLB2PHY_T_TXBIT5</td></tr>

<tr><td>TCELL5:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.AXI1_AWADDR_31_26_NIB8_CLB2PHY_T_TXBIT2</td></tr>

<tr><td>TCELL5:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.AXI1_AWADDR_32_NIB8_CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>TCELL5:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.AXI1_ARADDR_25_22_NIB8_CLB2PHY_RDEN1</td></tr>

<tr><td>TCELL5:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.AXI1_ARADDR_31_26_NIB8_CLB2PHY_IODELAY_SEL4</td></tr>

<tr><td>TCELL5:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.AXI1_ARADDR_31_26_NIB8_CLB2PHY_IODELAY_SEL1</td></tr>

<tr><td>TCELL5:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2RIU_NIBBLE_SEL</td></tr>

<tr><td>TCELL5:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_TXBIT_RST4</td></tr>

<tr><td>TCELL5:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_TXBIT_RST1</td></tr>

<tr><td>TCELL5:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA7</td></tr>

<tr><td>TCELL5:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA6</td></tr>

<tr><td>TCELL5:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA4</td></tr>

<tr><td>TCELL5:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA3</td></tr>

<tr><td>TCELL5:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA1</td></tr>

<tr><td>TCELL5:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.AXI1_WDATA_143_128_NIB8_CLB2RIU_WR_DATA0</td></tr>

<tr><td>TCELL5:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.AXI1_WSTRB_23_16_NIB8_CLB2RIU_ADDR6</td></tr>

<tr><td>TCELL5:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.AXI1_WSTRB_23_16_NIB8_CLB2RIU_ADDR5</td></tr>

<tr><td>TCELL5:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.AXI1_WSTRB_23_16_NIB8_CLB2RIU_ADDR3</td></tr>

<tr><td>TCELL5:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.AXI1_WSTRB_23_16_NIB8_CLB2RIU_ADDR2</td></tr>

<tr><td>TCELL5:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.AXI1_WSTRB_23_16_NIB8_CLB2RIU_ADDR0</td></tr>

<tr><td>TCELL5:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.AXI1_AWADDR_25_22_NIB8_CLB2PHY_WREN3</td></tr>

<tr><td>TCELL5:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.AXI1_AWADDR_25_22_NIB8_CLB2PHY_WREN1</td></tr>

<tr><td>TCELL5:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.AXI1_AWADDR_25_22_NIB8_CLB2PHY_WREN0</td></tr>

<tr><td>TCELL5:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.AXI1_AWADDR_31_26_NIB8_CLB2PHY_T_TXBIT4</td></tr>

<tr><td>TCELL5:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.AXI1_AWADDR_31_26_NIB8_CLB2PHY_T_TXBIT3</td></tr>

<tr><td>TCELL5:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.AXI1_AWADDR_31_26_NIB8_CLB2PHY_T_TXBIT1</td></tr>

<tr><td>TCELL5:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.AXI1_AWADDR_31_26_NIB8_CLB2PHY_T_TXBIT0</td></tr>

<tr><td>TCELL5:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.AXI1_ARADDR_25_22_NIB8_CLB2PHY_RDEN3</td></tr>

<tr><td>TCELL5:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.AXI1_ARADDR_25_22_NIB8_CLB2PHY_RDEN2</td></tr>

<tr><td>TCELL5:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.AXI1_ARADDR_25_22_NIB8_CLB2PHY_RDEN0</td></tr>

<tr><td>TCELL5:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.AXI1_ARADDR_31_26_NIB8_CLB2PHY_IODELAY_SEL5</td></tr>

<tr><td>TCELL5:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.AXI1_ARADDR_31_26_NIB8_CLB2PHY_IODELAY_SEL3</td></tr>

<tr><td>TCELL5:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.AXI1_ARADDR_31_26_NIB8_CLB2PHY_IODELAY_SEL2</td></tr>

<tr><td>TCELL5:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.AXI1_ARADDR_31_26_NIB8_CLB2PHY_IODELAY_SEL0</td></tr>

<tr><td>TCELL5:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.AXI1_ARADDR_32_NIB8_CLB2PHY_DLYCTL_EN_VTC</td></tr>

<tr><td>TCELL5:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_RST</td></tr>

<tr><td>TCELL5:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_TXBIT_RST5</td></tr>

<tr><td>TCELL5:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_TXBIT_RST3</td></tr>

<tr><td>TCELL5:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_TXBIT_RST2</td></tr>

<tr><td>TCELL5:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_TXBIT_RST0</td></tr>

<tr><td>TCELL5:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_RXBIT_RST5</td></tr>

<tr><td>TCELL6:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT24</td></tr>

<tr><td>TCELL6:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT23</td></tr>

<tr><td>TCELL6:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT22</td></tr>

<tr><td>TCELL6:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT21</td></tr>

<tr><td>TCELL6:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT20</td></tr>

<tr><td>TCELL6:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT19</td></tr>

<tr><td>TCELL6:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT18</td></tr>

<tr><td>TCELL6:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT17</td></tr>

<tr><td>TCELL6:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT16</td></tr>

<tr><td>TCELL6:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT15</td></tr>

<tr><td>TCELL6:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT14</td></tr>

<tr><td>TCELL6:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT13</td></tr>

<tr><td>TCELL6:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT12</td></tr>

<tr><td>TCELL6:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT11</td></tr>

<tr><td>TCELL6:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT10</td></tr>

<tr><td>TCELL6:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT9</td></tr>

<tr><td>TCELL6:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT8</td></tr>

<tr><td>TCELL6:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT7</td></tr>

<tr><td>TCELL6:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT6</td></tr>

<tr><td>TCELL6:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT5</td></tr>

<tr><td>TCELL6:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT4</td></tr>

<tr><td>TCELL6:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT3</td></tr>

<tr><td>TCELL6:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT2</td></tr>

<tr><td>TCELL6:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT1</td></tr>

<tr><td>TCELL6:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_IODELAY_CNTVALUEOUT0</td></tr>

<tr><td>TCELL6:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_IOB2CLB_DFT5</td></tr>

<tr><td>TCELL6:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_IOB2CLB_DFT4</td></tr>

<tr><td>TCELL6:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_IOB2CLB_DFT3</td></tr>

<tr><td>TCELL6:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_IOB2CLB_DFT2</td></tr>

<tr><td>TCELL6:IMUX.CTRL.0</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_FIFO_CLK</td></tr>

<tr><td>TCELL6:IMUX.CTRL.1</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2MC_DIV_CLK</td></tr>

<tr><td>TCELL6:IMUX.CTRL.2</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_CTRL_CLK</td></tr>

<tr><td>TCELL6:IMUX.BYP.9.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CNTRL_CHNL_IN_EXT_DDRMC0</td></tr>

<tr><td>TCELL6:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_IN3</td></tr>

<tr><td>TCELL6:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_RXBIT_RST2</td></tr>

<tr><td>TCELL6:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_DYNAMIC_DCI_TS5</td></tr>

<tr><td>TCELL6:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_DYNAMIC_DCI_TS2</td></tr>

<tr><td>TCELL6:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IBUF_DISABLE5</td></tr>

<tr><td>TCELL6:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IBUF_DISABLE2</td></tr>

<tr><td>TCELL6:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CE5</td></tr>

<tr><td>TCELL6:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CE2</td></tr>

<tr><td>TCELL6:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_INC5</td></tr>

<tr><td>TCELL6:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_INC2</td></tr>

<tr><td>TCELL6:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_LD5</td></tr>

<tr><td>TCELL6:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_LD2</td></tr>

<tr><td>TCELL6:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN53</td></tr>

<tr><td>TCELL6:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN50</td></tr>

<tr><td>TCELL6:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN47</td></tr>

<tr><td>TCELL6:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN44</td></tr>

<tr><td>TCELL6:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_RXBIT_RST4</td></tr>

<tr><td>TCELL6:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_RXBIT_RST3</td></tr>

<tr><td>TCELL6:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_RXBIT_RST1</td></tr>

<tr><td>TCELL6:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_RXBIT_RST0</td></tr>

<tr><td>TCELL6:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_DYNAMIC_DCI_TS4</td></tr>

<tr><td>TCELL6:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_DYNAMIC_DCI_TS3</td></tr>

<tr><td>TCELL6:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_DYNAMIC_DCI_TS1</td></tr>

<tr><td>TCELL6:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_DYNAMIC_DCI_TS0</td></tr>

<tr><td>TCELL6:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IBUF_DISABLE4</td></tr>

<tr><td>TCELL6:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IBUF_DISABLE3</td></tr>

<tr><td>TCELL6:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IBUF_DISABLE1</td></tr>

<tr><td>TCELL6:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IBUF_DISABLE0</td></tr>

<tr><td>TCELL6:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CE4</td></tr>

<tr><td>TCELL6:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CE3</td></tr>

<tr><td>TCELL6:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CE1</td></tr>

<tr><td>TCELL6:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CE0</td></tr>

<tr><td>TCELL6:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_INC4</td></tr>

<tr><td>TCELL6:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_INC3</td></tr>

<tr><td>TCELL6:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_INC1</td></tr>

<tr><td>TCELL6:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_INC0</td></tr>

<tr><td>TCELL6:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_LD4</td></tr>

<tr><td>TCELL6:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_LD3</td></tr>

<tr><td>TCELL6:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_LD1</td></tr>

<tr><td>TCELL6:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_LD0</td></tr>

<tr><td>TCELL6:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN52</td></tr>

<tr><td>TCELL6:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN51</td></tr>

<tr><td>TCELL6:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN49</td></tr>

<tr><td>TCELL6:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN48</td></tr>

<tr><td>TCELL6:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN46</td></tr>

<tr><td>TCELL6:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN45</td></tr>

<tr><td>TCELL6:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN43</td></tr>

<tr><td>TCELL6:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN42</td></tr>

<tr><td>TCELL7:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_IOB2CLB_DFT1</td></tr>

<tr><td>TCELL7:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_IOB2CLB_DFT0</td></tr>

<tr><td>TCELL7:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_LP_I_0_2</td></tr>

<tr><td>TCELL7:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_LP_I_0_1</td></tr>

<tr><td>TCELL7:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_LP_I_0_0</td></tr>

<tr><td>TCELL7:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_LP_I_1_2</td></tr>

<tr><td>TCELL7:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_LP_I_1_1</td></tr>

<tr><td>TCELL7:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_PHY2CLB_LP_I_1_0</td></tr>

<tr><td>TCELL7:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_RIU2CLB_VALID</td></tr>

<tr><td>TCELL7:OUT.12.TMIN</td><td>LPDDRMC.AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA15</td></tr>

<tr><td>TCELL7:OUT.13.TMIN</td><td>LPDDRMC.AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA14</td></tr>

<tr><td>TCELL7:OUT.14.TMIN</td><td>LPDDRMC.AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA13</td></tr>

<tr><td>TCELL7:OUT.15.TMIN</td><td>LPDDRMC.AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA12</td></tr>

<tr><td>TCELL7:OUT.16.TMIN</td><td>LPDDRMC.AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA11</td></tr>

<tr><td>TCELL7:OUT.17.TMIN</td><td>LPDDRMC.AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA10</td></tr>

<tr><td>TCELL7:OUT.18.TMIN</td><td>LPDDRMC.AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA9</td></tr>

<tr><td>TCELL7:OUT.19.TMIN</td><td>LPDDRMC.AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA8</td></tr>

<tr><td>TCELL7:OUT.20.TMIN</td><td>LPDDRMC.AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA7</td></tr>

<tr><td>TCELL7:OUT.21.TMIN</td><td>LPDDRMC.AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA6</td></tr>

<tr><td>TCELL7:OUT.22.TMIN</td><td>LPDDRMC.AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA5</td></tr>

<tr><td>TCELL7:OUT.23.TMIN</td><td>LPDDRMC.AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA4</td></tr>

<tr><td>TCELL7:OUT.24.TMIN</td><td>LPDDRMC.AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA3</td></tr>

<tr><td>TCELL7:OUT.25.TMIN</td><td>LPDDRMC.AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA2</td></tr>

<tr><td>TCELL7:OUT.26.TMIN</td><td>LPDDRMC.AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA1</td></tr>

<tr><td>TCELL7:OUT.27.TMIN</td><td>LPDDRMC.AXI1_RDATA_143_128_NIB8_RIU2CLB_RD_DATA0</td></tr>

<tr><td>TCELL7:OUT.28.TMIN</td><td>LPDDRMC.AXI1_RDATA_191_184_NIB8_PHY2CLB_RD_DQ5_6</td></tr>

<tr><td>TCELL7:OUT.29.TMIN</td><td>LPDDRMC.AXI1_RDATA_191_184_NIB8_PHY2CLB_RD_DQ5_4</td></tr>

<tr><td>TCELL7:OUT.30.TMIN</td><td>LPDDRMC.AXI1_RDATA_191_184_NIB8_PHY2CLB_RD_DQ5_2</td></tr>

<tr><td>TCELL7:OUT.31.TMIN</td><td>LPDDRMC.AXI1_RDATA_191_184_NIB8_PHY2CLB_RD_DQ5_0</td></tr>

<tr><td>TCELL7:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_IN6</td></tr>

<tr><td>TCELL7:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN39</td></tr>

<tr><td>TCELL7:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN36</td></tr>

<tr><td>TCELL7:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN33</td></tr>

<tr><td>TCELL7:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN30</td></tr>

<tr><td>TCELL7:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN27</td></tr>

<tr><td>TCELL7:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN24</td></tr>

<tr><td>TCELL7:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN21</td></tr>

<tr><td>TCELL7:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN18</td></tr>

<tr><td>TCELL7:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.AXI1_WDATA_191_184_NIB8_CLB2PHY_WR_DQ5_2</td></tr>

<tr><td>TCELL7:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.AXI1_WDATA_191_184_NIB8_CLB2PHY_WR_DQ5_3</td></tr>

<tr><td>TCELL7:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN17</td></tr>

<tr><td>TCELL7:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN14</td></tr>

<tr><td>TCELL7:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.AXI1_WDATA_183_176_NIB8_CLB2PHY_WR_DQ4_4</td></tr>

<tr><td>TCELL7:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.AXI1_WDATA_183_176_NIB8_CLB2PHY_WR_DQ4_1</td></tr>

<tr><td>TCELL7:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.AXI1_WDATA_183_176_NIB8_CLB2PHY_WR_DQ4_7</td></tr>

<tr><td>TCELL7:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN41</td></tr>

<tr><td>TCELL7:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN40</td></tr>

<tr><td>TCELL7:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN38</td></tr>

<tr><td>TCELL7:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN37</td></tr>

<tr><td>TCELL7:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN35</td></tr>

<tr><td>TCELL7:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN34</td></tr>

<tr><td>TCELL7:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN32</td></tr>

<tr><td>TCELL7:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN31</td></tr>

<tr><td>TCELL7:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN29</td></tr>

<tr><td>TCELL7:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN28</td></tr>

<tr><td>TCELL7:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN26</td></tr>

<tr><td>TCELL7:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN25</td></tr>

<tr><td>TCELL7:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN23</td></tr>

<tr><td>TCELL7:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN22</td></tr>

<tr><td>TCELL7:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN20</td></tr>

<tr><td>TCELL7:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN19</td></tr>

<tr><td>TCELL7:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.AXI1_WDATA_191_184_NIB8_CLB2PHY_WR_DQ5_6</td></tr>

<tr><td>TCELL7:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.AXI1_WDATA_191_184_NIB8_CLB2PHY_WR_DQ5_4</td></tr>

<tr><td>TCELL7:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.AXI1_WDATA_191_184_NIB8_CLB2PHY_WR_DQ5_0</td></tr>

<tr><td>TCELL7:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.AXI1_WDATA_191_184_NIB8_CLB2PHY_WR_DQ5_1</td></tr>

<tr><td>TCELL7:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.AXI1_WDATA_191_184_NIB8_CLB2PHY_WR_DQ5_5</td></tr>

<tr><td>TCELL7:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.AXI1_WDATA_191_184_NIB8_CLB2PHY_WR_DQ5_7</td></tr>

<tr><td>TCELL7:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN16</td></tr>

<tr><td>TCELL7:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN15</td></tr>

<tr><td>TCELL7:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN13</td></tr>

<tr><td>TCELL7:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.AXI1_WDATA_183_176_NIB8_CLB2PHY_WR_DQ4_6</td></tr>

<tr><td>TCELL7:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.AXI1_WDATA_183_176_NIB8_CLB2PHY_WR_DQ4_2</td></tr>

<tr><td>TCELL7:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.AXI1_WDATA_183_176_NIB8_CLB2PHY_WR_DQ4_0</td></tr>

<tr><td>TCELL7:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.AXI1_WDATA_183_176_NIB8_CLB2PHY_WR_DQ4_3</td></tr>

<tr><td>TCELL7:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.AXI1_WDATA_183_176_NIB8_CLB2PHY_WR_DQ4_5</td></tr>

<tr><td>TCELL7:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.AXI1_WDATA_175_168_NIB8_CLB2PHY_WR_DQ3_6</td></tr>

<tr><td>TCELL7:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.AXI1_WDATA_175_168_NIB8_CLB2PHY_WR_DQ3_4</td></tr>

<tr><td>TCELL8:OUT.3.TMIN</td><td>LPDDRMC.AXI1_RDATA_191_184_NIB8_PHY2CLB_RD_DQ5_1</td></tr>

<tr><td>TCELL8:OUT.4.TMIN</td><td>LPDDRMC.AXI1_RDATA_191_184_NIB8_PHY2CLB_RD_DQ5_3</td></tr>

<tr><td>TCELL8:OUT.5.TMIN</td><td>LPDDRMC.AXI1_RDATA_191_184_NIB8_PHY2CLB_RD_DQ5_5</td></tr>

<tr><td>TCELL8:OUT.6.TMIN</td><td>LPDDRMC.AXI1_RDATA_191_184_NIB8_PHY2CLB_RD_DQ5_7</td></tr>

<tr><td>TCELL8:OUT.7.TMIN</td><td>LPDDRMC.AXI1_RDATA_183_176_NIB8_PHY2CLB_RD_DQ4_6</td></tr>

<tr><td>TCELL8:OUT.8.TMIN</td><td>LPDDRMC.AXI1_RDATA_183_176_NIB8_PHY2CLB_RD_DQ4_4</td></tr>

<tr><td>TCELL8:OUT.9.TMIN</td><td>LPDDRMC.AXI1_RDATA_183_176_NIB8_PHY2CLB_RD_DQ4_2</td></tr>

<tr><td>TCELL8:OUT.10.TMIN</td><td>LPDDRMC.AXI1_RDATA_183_176_NIB8_PHY2CLB_RD_DQ4_0</td></tr>

<tr><td>TCELL8:OUT.11.TMIN</td><td>LPDDRMC.AXI1_RDATA_183_176_NIB8_PHY2CLB_RD_DQ4_1</td></tr>

<tr><td>TCELL8:OUT.12.TMIN</td><td>LPDDRMC.AXI1_RDATA_183_176_NIB8_PHY2CLB_RD_DQ4_3</td></tr>

<tr><td>TCELL8:OUT.13.TMIN</td><td>LPDDRMC.AXI1_RDATA_183_176_NIB8_PHY2CLB_RD_DQ4_5</td></tr>

<tr><td>TCELL8:OUT.14.TMIN</td><td>LPDDRMC.AXI1_RDATA_183_176_NIB8_PHY2CLB_RD_DQ4_7</td></tr>

<tr><td>TCELL8:OUT.15.TMIN</td><td>LPDDRMC.AXI1_RDATA_175_168_NIB8_PHY2CLB_RD_DQ3_6</td></tr>

<tr><td>TCELL8:OUT.16.TMIN</td><td>LPDDRMC.AXI1_RDATA_175_168_NIB8_PHY2CLB_RD_DQ3_4</td></tr>

<tr><td>TCELL8:OUT.17.TMIN</td><td>LPDDRMC.AXI1_RDATA_175_168_NIB8_PHY2CLB_RD_DQ3_2</td></tr>

<tr><td>TCELL8:OUT.18.TMIN</td><td>LPDDRMC.AXI1_RDATA_175_168_NIB8_PHY2CLB_RD_DQ3_0</td></tr>

<tr><td>TCELL8:OUT.19.TMIN</td><td>LPDDRMC.AXI1_RDATA_175_168_NIB8_PHY2CLB_RD_DQ3_1</td></tr>

<tr><td>TCELL8:OUT.20.TMIN</td><td>LPDDRMC.AXI1_RDATA_175_168_NIB8_PHY2CLB_RD_DQ3_3</td></tr>

<tr><td>TCELL8:OUT.21.TMIN</td><td>LPDDRMC.AXI1_RDATA_175_168_NIB8_PHY2CLB_RD_DQ3_5</td></tr>

<tr><td>TCELL8:OUT.22.TMIN</td><td>LPDDRMC.AXI1_RDATA_175_168_NIB8_PHY2CLB_RD_DQ3_7</td></tr>

<tr><td>TCELL8:OUT.23.TMIN</td><td>LPDDRMC.AXI1_RDATA_167_160_NIB8_PHY2CLB_RD_DQ2_6</td></tr>

<tr><td>TCELL8:OUT.24.TMIN</td><td>LPDDRMC.AXI1_RDATA_167_160_NIB8_PHY2CLB_RD_DQ2_4</td></tr>

<tr><td>TCELL8:OUT.25.TMIN</td><td>LPDDRMC.AXI1_RDATA_167_160_NIB8_PHY2CLB_RD_DQ2_2</td></tr>

<tr><td>TCELL8:OUT.26.TMIN</td><td>LPDDRMC.AXI1_RDATA_167_160_NIB8_PHY2CLB_RD_DQ2_0</td></tr>

<tr><td>TCELL8:OUT.27.TMIN</td><td>LPDDRMC.AXI1_RDATA_167_160_NIB8_PHY2CLB_RD_DQ2_1</td></tr>

<tr><td>TCELL8:OUT.28.TMIN</td><td>LPDDRMC.AXI1_RDATA_167_160_NIB8_PHY2CLB_RD_DQ2_3</td></tr>

<tr><td>TCELL8:OUT.29.TMIN</td><td>LPDDRMC.AXI1_RDATA_167_160_NIB8_PHY2CLB_RD_DQ2_5</td></tr>

<tr><td>TCELL8:OUT.30.TMIN</td><td>LPDDRMC.AXI1_RDATA_167_160_NIB8_PHY2CLB_RD_DQ2_7</td></tr>

<tr><td>TCELL8:OUT.31.TMIN</td><td>LPDDRMC.AXI1_RDATA_159_152_NIB8_PHY2CLB_RD_DQ1_6</td></tr>

<tr><td>TCELL8:IMUX.BYP.6.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_COMP_IN2</td></tr>

<tr><td>TCELL8:IMUX.BYP.12.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_COMP_IN10</td></tr>

<tr><td>TCELL8:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.AXI1_WDATA_175_168_NIB8_CLB2PHY_WR_DQ3_1</td></tr>

<tr><td>TCELL8:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.AXI1_WDATA_175_168_NIB8_CLB2PHY_WR_DQ3_7</td></tr>

<tr><td>TCELL8:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN10</td></tr>

<tr><td>TCELL8:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN7</td></tr>

<tr><td>TCELL8:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.AXI1_WDATA_167_160_NIB8_CLB2PHY_WR_DQ2_2</td></tr>

<tr><td>TCELL8:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.AXI1_WDATA_167_160_NIB8_CLB2PHY_WR_DQ2_3</td></tr>

<tr><td>TCELL8:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.AXI1_WDATA_159_152_NIB8_CLB2PHY_WR_DQ1_6</td></tr>

<tr><td>TCELL8:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.AXI1_WDATA_159_152_NIB8_CLB2PHY_WR_DQ1_0</td></tr>

<tr><td>TCELL8:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.AXI1_WDATA_159_152_NIB8_CLB2PHY_WR_DQ1_5</td></tr>

<tr><td>TCELL8:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN5</td></tr>

<tr><td>TCELL8:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN2</td></tr>

<tr><td>TCELL8:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IDELAY_EN_VTC5</td></tr>

<tr><td>TCELL8:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IDELAY_EN_VTC2</td></tr>

<tr><td>TCELL8:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_ODELAY_EN_VTC5</td></tr>

<tr><td>TCELL8:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_ODELAY_EN_VTC2</td></tr>

<tr><td>TCELL8:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.AXI1_WDATA_175_168_NIB8_CLB2PHY_WR_DQ3_2</td></tr>

<tr><td>TCELL8:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.AXI1_WDATA_175_168_NIB8_CLB2PHY_WR_DQ3_0</td></tr>

<tr><td>TCELL8:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.AXI1_WDATA_175_168_NIB8_CLB2PHY_WR_DQ3_3</td></tr>

<tr><td>TCELL8:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.AXI1_WDATA_175_168_NIB8_CLB2PHY_WR_DQ3_5</td></tr>

<tr><td>TCELL8:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN12</td></tr>

<tr><td>TCELL8:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN11</td></tr>

<tr><td>TCELL8:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN9</td></tr>

<tr><td>TCELL8:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN8</td></tr>

<tr><td>TCELL8:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.AXI1_WDATA_167_160_NIB8_CLB2PHY_WR_DQ2_6</td></tr>

<tr><td>TCELL8:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.AXI1_WDATA_167_160_NIB8_CLB2PHY_WR_DQ2_4</td></tr>

<tr><td>TCELL8:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.AXI1_WDATA_167_160_NIB8_CLB2PHY_WR_DQ2_0</td></tr>

<tr><td>TCELL8:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.AXI1_WDATA_167_160_NIB8_CLB2PHY_WR_DQ2_1</td></tr>

<tr><td>TCELL8:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.AXI1_WDATA_167_160_NIB8_CLB2PHY_WR_DQ2_5</td></tr>

<tr><td>TCELL8:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.AXI1_WDATA_167_160_NIB8_CLB2PHY_WR_DQ2_7</td></tr>

<tr><td>TCELL8:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.AXI1_WDATA_159_152_NIB8_CLB2PHY_WR_DQ1_4</td></tr>

<tr><td>TCELL8:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.AXI1_WDATA_159_152_NIB8_CLB2PHY_WR_DQ1_2</td></tr>

<tr><td>TCELL8:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.AXI1_WDATA_159_152_NIB8_CLB2PHY_WR_DQ1_1</td></tr>

<tr><td>TCELL8:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.AXI1_WDATA_159_152_NIB8_CLB2PHY_WR_DQ1_3</td></tr>

<tr><td>TCELL8:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.AXI1_WDATA_159_152_NIB8_CLB2PHY_WR_DQ1_7</td></tr>

<tr><td>TCELL8:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN6</td></tr>

<tr><td>TCELL8:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN4</td></tr>

<tr><td>TCELL8:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN3</td></tr>

<tr><td>TCELL8:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN1</td></tr>

<tr><td>TCELL8:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IODELAY_CNTVALUEIN0</td></tr>

<tr><td>TCELL8:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IDELAY_EN_VTC4</td></tr>

<tr><td>TCELL8:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IDELAY_EN_VTC3</td></tr>

<tr><td>TCELL8:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IDELAY_EN_VTC1</td></tr>

<tr><td>TCELL8:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_IDELAY_EN_VTC0</td></tr>

<tr><td>TCELL8:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_ODELAY_EN_VTC4</td></tr>

<tr><td>TCELL8:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_ODELAY_EN_VTC3</td></tr>

<tr><td>TCELL8:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_ODELAY_EN_VTC1</td></tr>

<tr><td>TCELL8:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_ODELAY_EN_VTC0</td></tr>

<tr><td>TCELL9:OUT.3.TMIN</td><td>LPDDRMC.AXI1_RDATA_159_152_NIB8_PHY2CLB_RD_DQ1_4</td></tr>

<tr><td>TCELL9:OUT.4.TMIN</td><td>LPDDRMC.AXI1_RDATA_159_152_NIB8_PHY2CLB_RD_DQ1_2</td></tr>

<tr><td>TCELL9:OUT.5.TMIN</td><td>LPDDRMC.AXI1_RDATA_159_152_NIB8_PHY2CLB_RD_DQ1_0</td></tr>

<tr><td>TCELL9:OUT.6.TMIN</td><td>LPDDRMC.AXI1_RDATA_159_152_NIB8_PHY2CLB_RD_DQ1_1</td></tr>

<tr><td>TCELL9:OUT.7.TMIN</td><td>LPDDRMC.AXI1_RDATA_159_152_NIB8_PHY2CLB_RD_DQ1_3</td></tr>

<tr><td>TCELL9:OUT.8.TMIN</td><td>LPDDRMC.AXI1_RDATA_159_152_NIB8_PHY2CLB_RD_DQ1_5</td></tr>

<tr><td>TCELL9:OUT.9.TMIN</td><td>LPDDRMC.AXI1_RDATA_159_152_NIB8_PHY2CLB_RD_DQ1_7</td></tr>

<tr><td>TCELL9:OUT.10.TMIN</td><td>LPDDRMC.AXI1_RDATA_151_144_NIB8_PHY2CLB_RD_DQ0_6</td></tr>

<tr><td>TCELL9:OUT.11.TMIN</td><td>LPDDRMC.AXI1_RDATA_151_144_NIB8_PHY2CLB_RD_DQ0_4</td></tr>

<tr><td>TCELL9:OUT.12.TMIN</td><td>LPDDRMC.AXI1_RDATA_151_144_NIB8_PHY2CLB_RD_DQ0_2</td></tr>

<tr><td>TCELL9:OUT.13.TMIN</td><td>LPDDRMC.AXI1_RDATA_151_144_NIB8_PHY2CLB_RD_DQ0_0</td></tr>

<tr><td>TCELL9:OUT.14.TMIN</td><td>LPDDRMC.AXI1_RDATA_151_144_NIB8_PHY2CLB_RD_DQ0_1</td></tr>

<tr><td>TCELL9:OUT.15.TMIN</td><td>LPDDRMC.AXI1_RDATA_151_144_NIB8_PHY2CLB_RD_DQ0_3</td></tr>

<tr><td>TCELL9:OUT.16.TMIN</td><td>LPDDRMC.AXI1_RDATA_151_144_NIB8_PHY2CLB_RD_DQ0_5</td></tr>

<tr><td>TCELL9:OUT.17.TMIN</td><td>LPDDRMC.AXI1_RDATA_151_144_NIB8_PHY2CLB_RD_DQ0_7</td></tr>

<tr><td>TCELL9:OUT.18.TMIN</td><td>LPDDRMC.AXI1_RDATA_87_80_NIB7_PHY2CLB_RD_DQ0_7</td></tr>

<tr><td>TCELL9:OUT.19.TMIN</td><td>LPDDRMC.AXI1_RDATA_87_80_NIB7_PHY2CLB_RD_DQ0_5</td></tr>

<tr><td>TCELL9:OUT.20.TMIN</td><td>LPDDRMC.AXI1_RDATA_87_80_NIB7_PHY2CLB_RD_DQ0_3</td></tr>

<tr><td>TCELL9:OUT.21.TMIN</td><td>LPDDRMC.AXI1_RDATA_87_80_NIB7_PHY2CLB_RD_DQ0_1</td></tr>

<tr><td>TCELL9:OUT.22.TMIN</td><td>LPDDRMC.AXI1_RDATA_87_80_NIB7_PHY2CLB_RD_DQ0_0</td></tr>

<tr><td>TCELL9:OUT.23.TMIN</td><td>LPDDRMC.AXI1_RDATA_87_80_NIB7_PHY2CLB_RD_DQ0_2</td></tr>

<tr><td>TCELL9:OUT.24.TMIN</td><td>LPDDRMC.AXI1_RDATA_87_80_NIB7_PHY2CLB_RD_DQ0_4</td></tr>

<tr><td>TCELL9:OUT.25.TMIN</td><td>LPDDRMC.AXI1_RDATA_87_80_NIB7_PHY2CLB_RD_DQ0_6</td></tr>

<tr><td>TCELL9:OUT.26.TMIN</td><td>LPDDRMC.AXI1_RDATA_95_88_NIB7_PHY2CLB_RD_DQ1_7</td></tr>

<tr><td>TCELL9:OUT.27.TMIN</td><td>LPDDRMC.AXI1_RDATA_95_88_NIB7_PHY2CLB_RD_DQ1_5</td></tr>

<tr><td>TCELL9:OUT.28.TMIN</td><td>LPDDRMC.AXI1_RDATA_95_88_NIB7_PHY2CLB_RD_DQ1_3</td></tr>

<tr><td>TCELL9:OUT.29.TMIN</td><td>LPDDRMC.AXI1_RDATA_95_88_NIB7_PHY2CLB_RD_DQ1_1</td></tr>

<tr><td>TCELL9:OUT.30.TMIN</td><td>LPDDRMC.AXI1_RDATA_95_88_NIB7_PHY2CLB_RD_DQ1_0</td></tr>

<tr><td>TCELL9:OUT.31.TMIN</td><td>LPDDRMC.AXI1_RDATA_95_88_NIB7_PHY2CLB_RD_DQ1_2</td></tr>

<tr><td>TCELL9:IMUX.IMUX.0.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_LP_RX_DIS_OR_TERM_EN2</td></tr>

<tr><td>TCELL9:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_LP_TX_T_OR_PD_EN_0_2</td></tr>

<tr><td>TCELL9:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_PD_EN_1_2</td></tr>

<tr><td>TCELL9:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_LP_TX_O_OR_PU_EN_0_2</td></tr>

<tr><td>TCELL9:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_LP_TX_O_OR_PU_EN_1_2</td></tr>

<tr><td>TCELL9:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_KEEPER_EN5</td></tr>

<tr><td>TCELL9:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.AXI1_WDATA_151_144_NIB8_CLB2PHY_WR_DQ0_4</td></tr>

<tr><td>TCELL9:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.AXI1_WDATA_151_144_NIB8_CLB2PHY_WR_DQ0_1</td></tr>

<tr><td>TCELL9:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.AXI1_WDATA_151_144_NIB8_CLB2PHY_WR_DQ0_7</td></tr>

<tr><td>TCELL9:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_KEEPER_EN1</td></tr>

<tr><td>TCELL9:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.AXI1_WDATA_87_80_NIB7_CLB2PHY_WR_DQ0_7</td></tr>

<tr><td>TCELL9:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.AXI1_WDATA_87_80_NIB7_CLB2PHY_WR_DQ0_1</td></tr>

<tr><td>TCELL9:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.AXI1_WDATA_87_80_NIB7_CLB2PHY_WR_DQ0_4</td></tr>

<tr><td>TCELL9:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.AXI1_WDATA_95_88_NIB7_CLB2PHY_WR_DQ1_5</td></tr>

<tr><td>TCELL9:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.AXI1_WDATA_95_88_NIB7_CLB2PHY_WR_DQ1_0</td></tr>

<tr><td>TCELL9:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.AXI1_WDATA_95_88_NIB7_CLB2PHY_WR_DQ1_6</td></tr>

<tr><td>TCELL9:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_LP_RX_DIS_OR_TERM_EN1</td></tr>

<tr><td>TCELL9:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_LP_RX_DIS_OR_TERM_EN0</td></tr>

<tr><td>TCELL9:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_LP_TX_T_OR_PD_EN_0_1</td></tr>

<tr><td>TCELL9:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_LP_TX_T_OR_PD_EN_0_0</td></tr>

<tr><td>TCELL9:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_PD_EN_1_1</td></tr>

<tr><td>TCELL9:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_PD_EN_1_0</td></tr>

<tr><td>TCELL9:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_LP_TX_O_OR_PU_EN_0_1</td></tr>

<tr><td>TCELL9:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_LP_TX_O_OR_PU_EN_0_0</td></tr>

<tr><td>TCELL9:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_LP_TX_O_OR_PU_EN_1_1</td></tr>

<tr><td>TCELL9:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_LP_TX_O_OR_PU_EN_1_0</td></tr>

<tr><td>TCELL9:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_KEEPER_EN4</td></tr>

<tr><td>TCELL9:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.AXI1_WDATA_151_144_NIB8_CLB2PHY_WR_DQ0_6</td></tr>

<tr><td>TCELL9:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.AXI1_WDATA_151_144_NIB8_CLB2PHY_WR_DQ0_2</td></tr>

<tr><td>TCELL9:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.AXI1_WDATA_151_144_NIB8_CLB2PHY_WR_DQ0_0</td></tr>

<tr><td>TCELL9:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.AXI1_WDATA_151_144_NIB8_CLB2PHY_WR_DQ0_3</td></tr>

<tr><td>TCELL9:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.AXI1_WDATA_151_144_NIB8_CLB2PHY_WR_DQ0_5</td></tr>

<tr><td>TCELL9:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_KEEPER_EN3</td></tr>

<tr><td>TCELL9:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_KEEPER_EN2</td></tr>

<tr><td>TCELL9:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2PHY_KEEPER_EN0</td></tr>

<tr><td>TCELL9:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P8_CLB2RIU_WR_EN</td></tr>

<tr><td>TCELL9:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.AXI1_WDATA_87_80_NIB7_CLB2PHY_WR_DQ0_5</td></tr>

<tr><td>TCELL9:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.AXI1_WDATA_87_80_NIB7_CLB2PHY_WR_DQ0_3</td></tr>

<tr><td>TCELL9:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.AXI1_WDATA_87_80_NIB7_CLB2PHY_WR_DQ0_0</td></tr>

<tr><td>TCELL9:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.AXI1_WDATA_87_80_NIB7_CLB2PHY_WR_DQ0_2</td></tr>

<tr><td>TCELL9:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.AXI1_WDATA_87_80_NIB7_CLB2PHY_WR_DQ0_6</td></tr>

<tr><td>TCELL9:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.AXI1_WDATA_95_88_NIB7_CLB2PHY_WR_DQ1_7</td></tr>

<tr><td>TCELL9:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.AXI1_WDATA_95_88_NIB7_CLB2PHY_WR_DQ1_3</td></tr>

<tr><td>TCELL9:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.AXI1_WDATA_95_88_NIB7_CLB2PHY_WR_DQ1_1</td></tr>

<tr><td>TCELL9:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.AXI1_WDATA_95_88_NIB7_CLB2PHY_WR_DQ1_2</td></tr>

<tr><td>TCELL9:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.AXI1_WDATA_95_88_NIB7_CLB2PHY_WR_DQ1_4</td></tr>

<tr><td>TCELL9:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_RST</td></tr>

<tr><td>TCELL9:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_TXBIT_RST5</td></tr>

<tr><td>TCELL10:OUT.3.TMIN</td><td>LPDDRMC.AXI1_RDATA_95_88_NIB7_PHY2CLB_RD_DQ1_4</td></tr>

<tr><td>TCELL10:OUT.4.TMIN</td><td>LPDDRMC.AXI1_RDATA_95_88_NIB7_PHY2CLB_RD_DQ1_6</td></tr>

<tr><td>TCELL10:OUT.5.TMIN</td><td>LPDDRMC.AXI1_RDATA_103_96_NIB7_PHY2CLB_RD_DQ2_7</td></tr>

<tr><td>TCELL10:OUT.6.TMIN</td><td>LPDDRMC.AXI1_RDATA_103_96_NIB7_PHY2CLB_RD_DQ2_5</td></tr>

<tr><td>TCELL10:OUT.7.TMIN</td><td>LPDDRMC.AXI1_RDATA_103_96_NIB7_PHY2CLB_RD_DQ2_3</td></tr>

<tr><td>TCELL10:OUT.8.TMIN</td><td>LPDDRMC.AXI1_RDATA_103_96_NIB7_PHY2CLB_RD_DQ2_1</td></tr>

<tr><td>TCELL10:OUT.9.TMIN</td><td>LPDDRMC.AXI1_RDATA_103_96_NIB7_PHY2CLB_RD_DQ2_0</td></tr>

<tr><td>TCELL10:OUT.10.TMIN</td><td>LPDDRMC.AXI1_RDATA_103_96_NIB7_PHY2CLB_RD_DQ2_2</td></tr>

<tr><td>TCELL10:OUT.11.TMIN</td><td>LPDDRMC.AXI1_RDATA_103_96_NIB7_PHY2CLB_RD_DQ2_4</td></tr>

<tr><td>TCELL10:OUT.12.TMIN</td><td>LPDDRMC.AXI1_RDATA_103_96_NIB7_PHY2CLB_RD_DQ2_6</td></tr>

<tr><td>TCELL10:OUT.13.TMIN</td><td>LPDDRMC.AXI1_RDATA_111_104_NIB7_PHY2CLB_RD_DQ3_7</td></tr>

<tr><td>TCELL10:OUT.14.TMIN</td><td>LPDDRMC.AXI1_RDATA_111_104_NIB7_PHY2CLB_RD_DQ3_5</td></tr>

<tr><td>TCELL10:OUT.15.TMIN</td><td>LPDDRMC.AXI1_RDATA_111_104_NIB7_PHY2CLB_RD_DQ3_3</td></tr>

<tr><td>TCELL10:OUT.16.TMIN</td><td>LPDDRMC.AXI1_RDATA_111_104_NIB7_PHY2CLB_RD_DQ3_1</td></tr>

<tr><td>TCELL10:OUT.17.TMIN</td><td>LPDDRMC.AXI1_RDATA_111_104_NIB7_PHY2CLB_RD_DQ3_0</td></tr>

<tr><td>TCELL10:OUT.18.TMIN</td><td>LPDDRMC.AXI1_RDATA_111_104_NIB7_PHY2CLB_RD_DQ3_2</td></tr>

<tr><td>TCELL10:OUT.19.TMIN</td><td>LPDDRMC.AXI1_RDATA_111_104_NIB7_PHY2CLB_RD_DQ3_4</td></tr>

<tr><td>TCELL10:OUT.20.TMIN</td><td>LPDDRMC.AXI1_RDATA_111_104_NIB7_PHY2CLB_RD_DQ3_6</td></tr>

<tr><td>TCELL10:OUT.21.TMIN</td><td>LPDDRMC.AXI1_RDATA_119_112_NIB7_PHY2CLB_RD_DQ4_7</td></tr>

<tr><td>TCELL10:OUT.22.TMIN</td><td>LPDDRMC.AXI1_RDATA_119_112_NIB7_PHY2CLB_RD_DQ4_5</td></tr>

<tr><td>TCELL10:OUT.23.TMIN</td><td>LPDDRMC.AXI1_RDATA_119_112_NIB7_PHY2CLB_RD_DQ4_3</td></tr>

<tr><td>TCELL10:OUT.24.TMIN</td><td>LPDDRMC.AXI1_RDATA_119_112_NIB7_PHY2CLB_RD_DQ4_1</td></tr>

<tr><td>TCELL10:OUT.25.TMIN</td><td>LPDDRMC.AXI1_RDATA_119_112_NIB7_PHY2CLB_RD_DQ4_0</td></tr>

<tr><td>TCELL10:OUT.26.TMIN</td><td>LPDDRMC.AXI1_RDATA_119_112_NIB7_PHY2CLB_RD_DQ4_2</td></tr>

<tr><td>TCELL10:OUT.27.TMIN</td><td>LPDDRMC.AXI1_RDATA_119_112_NIB7_PHY2CLB_RD_DQ4_4</td></tr>

<tr><td>TCELL10:OUT.28.TMIN</td><td>LPDDRMC.AXI1_RDATA_119_112_NIB7_PHY2CLB_RD_DQ4_6</td></tr>

<tr><td>TCELL10:OUT.29.TMIN</td><td>LPDDRMC.AXI1_RDATA_127_120_NIB7_PHY2CLB_RD_DQ5_7</td></tr>

<tr><td>TCELL10:OUT.30.TMIN</td><td>LPDDRMC.AXI1_RDATA_127_120_NIB7_PHY2CLB_RD_DQ5_5</td></tr>

<tr><td>TCELL10:OUT.31.TMIN</td><td>LPDDRMC.AXI1_RDATA_127_120_NIB7_PHY2CLB_RD_DQ5_3</td></tr>

<tr><td>TCELL10:IMUX.CTRL.0</td><td>LPDDRMC.AXIA1_CLK</td></tr>

<tr><td>TCELL10:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_IN_EXT7</td></tr>

<tr><td>TCELL10:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_TXBIT_RST2</td></tr>

<tr><td>TCELL10:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_RXBIT_RST5</td></tr>

<tr><td>TCELL10:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_RXBIT_RST2</td></tr>

<tr><td>TCELL10:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_DYNAMIC_DCI_TS5</td></tr>

<tr><td>TCELL10:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_DYNAMIC_DCI_TS2</td></tr>

<tr><td>TCELL10:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IBUF_DISABLE5</td></tr>

<tr><td>TCELL10:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.AXI1_WDATA_103_96_NIB7_CLB2PHY_WR_DQ2_3</td></tr>

<tr><td>TCELL10:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.AXI1_WDATA_103_96_NIB7_CLB2PHY_WR_DQ2_2</td></tr>

<tr><td>TCELL10:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IBUF_DISABLE4</td></tr>

<tr><td>TCELL10:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IBUF_DISABLE1</td></tr>

<tr><td>TCELL10:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CE4</td></tr>

<tr><td>TCELL10:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CE1</td></tr>

<tr><td>TCELL10:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_INC4</td></tr>

<tr><td>TCELL10:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_INC1</td></tr>

<tr><td>TCELL10:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_LD4</td></tr>

<tr><td>TCELL10:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_TXBIT_RST4</td></tr>

<tr><td>TCELL10:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_TXBIT_RST3</td></tr>

<tr><td>TCELL10:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_TXBIT_RST1</td></tr>

<tr><td>TCELL10:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_TXBIT_RST0</td></tr>

<tr><td>TCELL10:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_RXBIT_RST4</td></tr>

<tr><td>TCELL10:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_RXBIT_RST3</td></tr>

<tr><td>TCELL10:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_RXBIT_RST1</td></tr>

<tr><td>TCELL10:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_RXBIT_RST0</td></tr>

<tr><td>TCELL10:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_DYNAMIC_DCI_TS4</td></tr>

<tr><td>TCELL10:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_DYNAMIC_DCI_TS3</td></tr>

<tr><td>TCELL10:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_DYNAMIC_DCI_TS1</td></tr>

<tr><td>TCELL10:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_DYNAMIC_DCI_TS0</td></tr>

<tr><td>TCELL10:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.AXI1_WDATA_103_96_NIB7_CLB2PHY_WR_DQ2_7</td></tr>

<tr><td>TCELL10:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.AXI1_WDATA_103_96_NIB7_CLB2PHY_WR_DQ2_5</td></tr>

<tr><td>TCELL10:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.AXI1_WDATA_103_96_NIB7_CLB2PHY_WR_DQ2_1</td></tr>

<tr><td>TCELL10:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.AXI1_WDATA_103_96_NIB7_CLB2PHY_WR_DQ2_0</td></tr>

<tr><td>TCELL10:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.AXI1_WDATA_103_96_NIB7_CLB2PHY_WR_DQ2_4</td></tr>

<tr><td>TCELL10:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.AXI1_WDATA_103_96_NIB7_CLB2PHY_WR_DQ2_6</td></tr>

<tr><td>TCELL10:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IBUF_DISABLE3</td></tr>

<tr><td>TCELL10:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IBUF_DISABLE2</td></tr>

<tr><td>TCELL10:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IBUF_DISABLE0</td></tr>

<tr><td>TCELL10:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CE5</td></tr>

<tr><td>TCELL10:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CE3</td></tr>

<tr><td>TCELL10:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CE2</td></tr>

<tr><td>TCELL10:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CE0</td></tr>

<tr><td>TCELL10:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_INC5</td></tr>

<tr><td>TCELL10:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_INC3</td></tr>

<tr><td>TCELL10:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_INC2</td></tr>

<tr><td>TCELL10:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_INC0</td></tr>

<tr><td>TCELL10:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_LD5</td></tr>

<tr><td>TCELL10:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_LD3</td></tr>

<tr><td>TCELL10:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_LD2</td></tr>

<tr><td>TCELL11:OUT.3.TMIN</td><td>LPDDRMC.AXI1_RDATA_127_120_NIB7_PHY2CLB_RD_DQ5_1</td></tr>

<tr><td>TCELL11:OUT.4.TMIN</td><td>LPDDRMC.AXI1_RDATA_127_120_NIB7_PHY2CLB_RD_DQ5_0</td></tr>

<tr><td>TCELL11:OUT.5.TMIN</td><td>LPDDRMC.AXI1_RDATA_127_120_NIB7_PHY2CLB_RD_DQ5_2</td></tr>

<tr><td>TCELL11:OUT.6.TMIN</td><td>LPDDRMC.AXI1_RDATA_127_120_NIB7_PHY2CLB_RD_DQ5_4</td></tr>

<tr><td>TCELL11:OUT.7.TMIN</td><td>LPDDRMC.AXI1_RDATA_127_120_NIB7_PHY2CLB_RD_DQ5_6</td></tr>

<tr><td>TCELL11:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>TCELL11:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_FIXDLY_RDY</td></tr>

<tr><td>TCELL11:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_PHY_RDY</td></tr>

<tr><td>TCELL11:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_GT_STATUS</td></tr>

<tr><td>TCELL11:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_MASTER_PD</td></tr>

<tr><td>TCELL11:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT53</td></tr>

<tr><td>TCELL11:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT52</td></tr>

<tr><td>TCELL11:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT51</td></tr>

<tr><td>TCELL11:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT50</td></tr>

<tr><td>TCELL11:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT49</td></tr>

<tr><td>TCELL11:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT48</td></tr>

<tr><td>TCELL11:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT47</td></tr>

<tr><td>TCELL11:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT46</td></tr>

<tr><td>TCELL11:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT45</td></tr>

<tr><td>TCELL11:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT44</td></tr>

<tr><td>TCELL11:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT43</td></tr>

<tr><td>TCELL11:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT42</td></tr>

<tr><td>TCELL11:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT41</td></tr>

<tr><td>TCELL11:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT40</td></tr>

<tr><td>TCELL11:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT39</td></tr>

<tr><td>TCELL11:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT38</td></tr>

<tr><td>TCELL11:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT37</td></tr>

<tr><td>TCELL11:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT36</td></tr>

<tr><td>TCELL11:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT35</td></tr>

<tr><td>TCELL11:IMUX.CTRL.1</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_CTRL_CLK</td></tr>

<tr><td>TCELL11:IMUX.CTRL.2</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_FIFO_CLK</td></tr>

<tr><td>TCELL11:IMUX.CTRL.3</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2MC_DIV_CLK</td></tr>

<tr><td>TCELL11:IMUX.BYP.9.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT5</td></tr>

<tr><td>TCELL11:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_COMP_IN7</td></tr>

<tr><td>TCELL11:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN53</td></tr>

<tr><td>TCELL11:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN50</td></tr>

<tr><td>TCELL11:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.AXI1_WDATA_111_104_NIB7_CLB2PHY_WR_DQ3_7</td></tr>

<tr><td>TCELL11:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.AXI1_WDATA_111_104_NIB7_CLB2PHY_WR_DQ3_1</td></tr>

<tr><td>TCELL11:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.AXI1_WDATA_111_104_NIB7_CLB2PHY_WR_DQ3_4</td></tr>

<tr><td>TCELL11:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN46</td></tr>

<tr><td>TCELL11:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN43</td></tr>

<tr><td>TCELL11:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN40</td></tr>

<tr><td>TCELL11:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN37</td></tr>

<tr><td>TCELL11:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN34</td></tr>

<tr><td>TCELL11:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN31</td></tr>

<tr><td>TCELL11:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN28</td></tr>

<tr><td>TCELL11:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN25</td></tr>

<tr><td>TCELL11:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN22</td></tr>

<tr><td>TCELL11:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.AXI1_WDATA_119_112_NIB7_CLB2PHY_WR_DQ4_5</td></tr>

<tr><td>TCELL11:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_LD1</td></tr>

<tr><td>TCELL11:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_LD0</td></tr>

<tr><td>TCELL11:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN52</td></tr>

<tr><td>TCELL11:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN51</td></tr>

<tr><td>TCELL11:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN49</td></tr>

<tr><td>TCELL11:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN48</td></tr>

<tr><td>TCELL11:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.AXI1_WDATA_111_104_NIB7_CLB2PHY_WR_DQ3_5</td></tr>

<tr><td>TCELL11:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.AXI1_WDATA_111_104_NIB7_CLB2PHY_WR_DQ3_3</td></tr>

<tr><td>TCELL11:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.AXI1_WDATA_111_104_NIB7_CLB2PHY_WR_DQ3_0</td></tr>

<tr><td>TCELL11:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.AXI1_WDATA_111_104_NIB7_CLB2PHY_WR_DQ3_2</td></tr>

<tr><td>TCELL11:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.AXI1_WDATA_111_104_NIB7_CLB2PHY_WR_DQ3_6</td></tr>

<tr><td>TCELL11:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN47</td></tr>

<tr><td>TCELL11:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN45</td></tr>

<tr><td>TCELL11:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN44</td></tr>

<tr><td>TCELL11:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN42</td></tr>

<tr><td>TCELL11:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN41</td></tr>

<tr><td>TCELL11:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN39</td></tr>

<tr><td>TCELL11:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN38</td></tr>

<tr><td>TCELL11:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN36</td></tr>

<tr><td>TCELL11:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN35</td></tr>

<tr><td>TCELL11:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN33</td></tr>

<tr><td>TCELL11:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN32</td></tr>

<tr><td>TCELL11:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN30</td></tr>

<tr><td>TCELL11:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN29</td></tr>

<tr><td>TCELL11:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN27</td></tr>

<tr><td>TCELL11:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN26</td></tr>

<tr><td>TCELL11:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN24</td></tr>

<tr><td>TCELL11:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN23</td></tr>

<tr><td>TCELL11:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN21</td></tr>

<tr><td>TCELL11:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.AXI1_WDATA_119_112_NIB7_CLB2PHY_WR_DQ4_7</td></tr>

<tr><td>TCELL11:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.AXI1_WDATA_119_112_NIB7_CLB2PHY_WR_DQ4_3</td></tr>

<tr><td>TCELL11:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.AXI1_WDATA_119_112_NIB7_CLB2PHY_WR_DQ4_1</td></tr>

<tr><td>TCELL12:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT34</td></tr>

<tr><td>TCELL12:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT33</td></tr>

<tr><td>TCELL12:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT32</td></tr>

<tr><td>TCELL12:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT31</td></tr>

<tr><td>TCELL12:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT30</td></tr>

<tr><td>TCELL12:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT29</td></tr>

<tr><td>TCELL12:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT28</td></tr>

<tr><td>TCELL12:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT27</td></tr>

<tr><td>TCELL12:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT26</td></tr>

<tr><td>TCELL12:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT25</td></tr>

<tr><td>TCELL12:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT24</td></tr>

<tr><td>TCELL12:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT23</td></tr>

<tr><td>TCELL12:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT22</td></tr>

<tr><td>TCELL12:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT21</td></tr>

<tr><td>TCELL12:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT20</td></tr>

<tr><td>TCELL12:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT19</td></tr>

<tr><td>TCELL12:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT18</td></tr>

<tr><td>TCELL12:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT17</td></tr>

<tr><td>TCELL12:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT16</td></tr>

<tr><td>TCELL12:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT15</td></tr>

<tr><td>TCELL12:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT14</td></tr>

<tr><td>TCELL12:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT13</td></tr>

<tr><td>TCELL12:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT12</td></tr>

<tr><td>TCELL12:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT11</td></tr>

<tr><td>TCELL12:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT10</td></tr>

<tr><td>TCELL12:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT9</td></tr>

<tr><td>TCELL12:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT8</td></tr>

<tr><td>TCELL12:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT7</td></tr>

<tr><td>TCELL12:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT6</td></tr>

<tr><td>TCELL12:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.AXI1_WDATA_119_112_NIB7_CLB2PHY_WR_DQ4_4</td></tr>

<tr><td>TCELL12:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN19</td></tr>

<tr><td>TCELL12:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN16</td></tr>

<tr><td>TCELL12:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN13</td></tr>

<tr><td>TCELL12:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN10</td></tr>

<tr><td>TCELL12:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN7</td></tr>

<tr><td>TCELL12:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN4</td></tr>

<tr><td>TCELL12:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN1</td></tr>

<tr><td>TCELL12:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IDELAY_EN_VTC4</td></tr>

<tr><td>TCELL12:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IDELAY_EN_VTC1</td></tr>

<tr><td>TCELL12:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.AXI1_WDATA_127_120_NIB7_CLB2PHY_WR_DQ5_7</td></tr>

<tr><td>TCELL12:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.AXI1_WDATA_127_120_NIB7_CLB2PHY_WR_DQ5_1</td></tr>

<tr><td>TCELL12:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.AXI1_WDATA_127_120_NIB7_CLB2PHY_WR_DQ5_4</td></tr>

<tr><td>TCELL12:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_ODELAY_EN_VTC3</td></tr>

<tr><td>TCELL12:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_ODELAY_EN_VTC0</td></tr>

<tr><td>TCELL12:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.AXI1_WDATA_119_112_NIB7_CLB2PHY_WR_DQ4_0</td></tr>

<tr><td>TCELL12:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.AXI1_WDATA_119_112_NIB7_CLB2PHY_WR_DQ4_2</td></tr>

<tr><td>TCELL12:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.AXI1_WDATA_119_112_NIB7_CLB2PHY_WR_DQ4_6</td></tr>

<tr><td>TCELL12:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN20</td></tr>

<tr><td>TCELL12:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN18</td></tr>

<tr><td>TCELL12:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN17</td></tr>

<tr><td>TCELL12:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN15</td></tr>

<tr><td>TCELL12:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN14</td></tr>

<tr><td>TCELL12:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN12</td></tr>

<tr><td>TCELL12:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN11</td></tr>

<tr><td>TCELL12:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN9</td></tr>

<tr><td>TCELL12:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN8</td></tr>

<tr><td>TCELL12:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN6</td></tr>

<tr><td>TCELL12:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN5</td></tr>

<tr><td>TCELL12:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN3</td></tr>

<tr><td>TCELL12:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN2</td></tr>

<tr><td>TCELL12:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IODELAY_CNTVALUEIN0</td></tr>

<tr><td>TCELL12:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IDELAY_EN_VTC5</td></tr>

<tr><td>TCELL12:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IDELAY_EN_VTC3</td></tr>

<tr><td>TCELL12:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IDELAY_EN_VTC2</td></tr>

<tr><td>TCELL12:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_IDELAY_EN_VTC0</td></tr>

<tr><td>TCELL12:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_ODELAY_EN_VTC5</td></tr>

<tr><td>TCELL12:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.AXI1_WDATA_127_120_NIB7_CLB2PHY_WR_DQ5_5</td></tr>

<tr><td>TCELL12:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.AXI1_WDATA_127_120_NIB7_CLB2PHY_WR_DQ5_3</td></tr>

<tr><td>TCELL12:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.AXI1_WDATA_127_120_NIB7_CLB2PHY_WR_DQ5_0</td></tr>

<tr><td>TCELL12:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.AXI1_WDATA_127_120_NIB7_CLB2PHY_WR_DQ5_2</td></tr>

<tr><td>TCELL12:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.AXI1_WDATA_127_120_NIB7_CLB2PHY_WR_DQ5_6</td></tr>

<tr><td>TCELL12:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_ODELAY_EN_VTC4</td></tr>

<tr><td>TCELL12:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_ODELAY_EN_VTC2</td></tr>

<tr><td>TCELL12:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_ODELAY_EN_VTC1</td></tr>

<tr><td>TCELL12:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_LP_RX_DIS_OR_TERM_EN2</td></tr>

<tr><td>TCELL12:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_LP_RX_DIS_OR_TERM_EN1</td></tr>

<tr><td>TCELL13:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT5</td></tr>

<tr><td>TCELL13:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT4</td></tr>

<tr><td>TCELL13:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT3</td></tr>

<tr><td>TCELL13:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT2</td></tr>

<tr><td>TCELL13:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT1</td></tr>

<tr><td>TCELL13:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_IODELAY_CNTVALUEOUT0</td></tr>

<tr><td>TCELL13:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_IOB2CLB_DFT5</td></tr>

<tr><td>TCELL13:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_IOB2CLB_DFT4</td></tr>

<tr><td>TCELL13:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_IOB2CLB_DFT3</td></tr>

<tr><td>TCELL13:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_IOB2CLB_DFT2</td></tr>

<tr><td>TCELL13:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_IOB2CLB_DFT1</td></tr>

<tr><td>TCELL13:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_IOB2CLB_DFT0</td></tr>

<tr><td>TCELL13:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_LP_I_0_2</td></tr>

<tr><td>TCELL13:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_LP_I_0_1</td></tr>

<tr><td>TCELL13:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_LP_I_0_0</td></tr>

<tr><td>TCELL13:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_LP_I_1_2</td></tr>

<tr><td>TCELL13:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_LP_I_1_1</td></tr>

<tr><td>TCELL13:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_PHY2CLB_LP_I_1_0</td></tr>

<tr><td>TCELL13:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_RIU2CLB_VALID</td></tr>

<tr><td>TCELL13:OUT.22.TMIN</td><td>LPDDRMC.AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA15</td></tr>

<tr><td>TCELL13:OUT.23.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARREADY</td></tr>

<tr><td>TCELL13:OUT.24.TMIN</td><td>LPDDRMC.AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA14</td></tr>

<tr><td>TCELL13:OUT.25.TMIN</td><td>LPDDRMC.AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA13</td></tr>

<tr><td>TCELL13:OUT.26.TMIN</td><td>LPDDRMC.AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA12</td></tr>

<tr><td>TCELL13:OUT.27.TMIN</td><td>LPDDRMC.AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA11</td></tr>

<tr><td>TCELL13:OUT.28.TMIN</td><td>LPDDRMC.AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA10</td></tr>

<tr><td>TCELL13:OUT.29.TMIN</td><td>LPDDRMC.AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA9</td></tr>

<tr><td>TCELL13:OUT.30.TMIN</td><td>LPDDRMC.AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA8</td></tr>

<tr><td>TCELL13:OUT.31.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWREADY</td></tr>

<tr><td>TCELL13:IMUX.BYP.6.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_IN4</td></tr>

<tr><td>TCELL13:IMUX.BYP.9.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_CNTRL_CHNL_IN0</td></tr>

<tr><td>TCELL13:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_CSSD_TRIG8</td></tr>

<tr><td>TCELL13:IMUX.BYP.13.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_IN10</td></tr>

<tr><td>TCELL13:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_LP_TX_T_OR_PD_EN_0_1</td></tr>

<tr><td>TCELL13:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_PD_EN_1_1</td></tr>

<tr><td>TCELL13:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_LP_TX_O_OR_PU_EN_0_1</td></tr>

<tr><td>TCELL13:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_LP_TX_O_OR_PU_EN_1_1</td></tr>

<tr><td>TCELL13:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_KEEPER_EN4</td></tr>

<tr><td>TCELL13:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_KEEPER_EN1</td></tr>

<tr><td>TCELL13:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2RIU_NIBBLE_SEL</td></tr>

<tr><td>TCELL13:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA13</td></tr>

<tr><td>TCELL13:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA10</td></tr>

<tr><td>TCELL13:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA7</td></tr>

<tr><td>TCELL13:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA4</td></tr>

<tr><td>TCELL13:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA1</td></tr>

<tr><td>TCELL13:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.AXI1_WSTRB_15_8_NIB7_CLB2RIU_ADDR6</td></tr>

<tr><td>TCELL13:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.AXI1_WSTRB_15_8_NIB7_CLB2RIU_ADDR3</td></tr>

<tr><td>TCELL13:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.AXI1_WSTRB_15_8_NIB7_CLB2RIU_ADDR0</td></tr>

<tr><td>TCELL13:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_LP_RX_DIS_OR_TERM_EN0</td></tr>

<tr><td>TCELL13:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_LP_TX_T_OR_PD_EN_0_2</td></tr>

<tr><td>TCELL13:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_LP_TX_T_OR_PD_EN_0_0</td></tr>

<tr><td>TCELL13:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_PD_EN_1_2</td></tr>

<tr><td>TCELL13:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_PD_EN_1_0</td></tr>

<tr><td>TCELL13:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_LP_TX_O_OR_PU_EN_0_2</td></tr>

<tr><td>TCELL13:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_LP_TX_O_OR_PU_EN_0_0</td></tr>

<tr><td>TCELL13:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_LP_TX_O_OR_PU_EN_1_2</td></tr>

<tr><td>TCELL13:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_LP_TX_O_OR_PU_EN_1_0</td></tr>

<tr><td>TCELL13:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_KEEPER_EN5</td></tr>

<tr><td>TCELL13:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_KEEPER_EN3</td></tr>

<tr><td>TCELL13:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_KEEPER_EN2</td></tr>

<tr><td>TCELL13:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2PHY_KEEPER_EN0</td></tr>

<tr><td>TCELL13:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P7_CLB2RIU_WR_EN</td></tr>

<tr><td>TCELL13:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA15</td></tr>

<tr><td>TCELL13:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA14</td></tr>

<tr><td>TCELL13:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA12</td></tr>

<tr><td>TCELL13:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA11</td></tr>

<tr><td>TCELL13:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA9</td></tr>

<tr><td>TCELL13:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA8</td></tr>

<tr><td>TCELL13:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA6</td></tr>

<tr><td>TCELL13:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA5</td></tr>

<tr><td>TCELL13:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA3</td></tr>

<tr><td>TCELL13:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA2</td></tr>

<tr><td>TCELL13:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.AXI1_WDATA_79_64_NIB7_CLB2RIU_WR_DATA0</td></tr>

<tr><td>TCELL13:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.AXI1_WSTRB_15_8_NIB7_CLB2RIU_ADDR7</td></tr>

<tr><td>TCELL13:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.AXI1_WSTRB_15_8_NIB7_CLB2RIU_ADDR5</td></tr>

<tr><td>TCELL13:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.AXI1_WSTRB_15_8_NIB7_CLB2RIU_ADDR4</td></tr>

<tr><td>TCELL13:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.AXI1_WSTRB_15_8_NIB7_CLB2RIU_ADDR2</td></tr>

<tr><td>TCELL13:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.AXI1_WSTRB_15_8_NIB7_CLB2RIU_ADDR1</td></tr>

<tr><td>TCELL13:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.AXI1_AWADDR_14_11_NIB7_CLB2PHY_WREN3</td></tr>

<tr><td>TCELL13:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.AXI1_AWADDR_14_11_NIB7_CLB2PHY_WREN2</td></tr>

<tr><td>TCELL14:OUT.0.TMIN</td><td>LPDDRMC.AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA7</td></tr>

<tr><td>TCELL14:OUT.1.TMIN</td><td>LPDDRMC.AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA6</td></tr>

<tr><td>TCELL14:OUT.2.TMIN</td><td>LPDDRMC.AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA5</td></tr>

<tr><td>TCELL14:OUT.3.TMIN</td><td>LPDDRMC.AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA4</td></tr>

<tr><td>TCELL14:OUT.4.TMIN</td><td>LPDDRMC.AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA3</td></tr>

<tr><td>TCELL14:OUT.5.TMIN</td><td>LPDDRMC.AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA2</td></tr>

<tr><td>TCELL14:OUT.6.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_WREADY</td></tr>

<tr><td>TCELL14:OUT.7.TMIN</td><td>LPDDRMC.AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA1</td></tr>

<tr><td>TCELL14:OUT.8.TMIN</td><td>LPDDRMC.AXI1_RDATA_79_64_NIB7_RIU2CLB_RD_DATA0</td></tr>

<tr><td>TCELL14:OUT.9.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RVALID</td></tr>

<tr><td>TCELL14:OUT.10.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RLAST</td></tr>

<tr><td>TCELL14:OUT.11.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RID7</td></tr>

<tr><td>TCELL14:OUT.12.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RID6</td></tr>

<tr><td>TCELL14:OUT.13.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RID5</td></tr>

<tr><td>TCELL14:OUT.14.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RID4</td></tr>

<tr><td>TCELL14:OUT.15.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RID3</td></tr>

<tr><td>TCELL14:OUT.16.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RID2</td></tr>

<tr><td>TCELL14:OUT.17.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RID1</td></tr>

<tr><td>TCELL14:OUT.18.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RID0</td></tr>

<tr><td>TCELL14:OUT.19.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RRESP1</td></tr>

<tr><td>TCELL14:OUT.20.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RRESP0</td></tr>

<tr><td>TCELL14:OUT.21.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RPOISON</td></tr>

<tr><td>TCELL14:OUT.22.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RDATA_PAR7</td></tr>

<tr><td>TCELL14:OUT.23.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RDATA_PAR6</td></tr>

<tr><td>TCELL14:OUT.24.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RDATA_PAR5</td></tr>

<tr><td>TCELL14:OUT.25.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RDATA_PAR4</td></tr>

<tr><td>TCELL14:OUT.26.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RDATA_PAR3</td></tr>

<tr><td>TCELL14:OUT.27.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RDATA_PAR2</td></tr>

<tr><td>TCELL14:OUT.28.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RDATA_PAR1</td></tr>

<tr><td>TCELL14:OUT.29.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RDATA_PAR0</td></tr>

<tr><td>TCELL14:OUT.30.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_BVALID</td></tr>

<tr><td>TCELL14:OUT.31.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_BID7</td></tr>

<tr><td>TCELL14:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_LPDDRMC_SPARE2</td></tr>

<tr><td>TCELL14:IMUX.IMUX.0.DELAY</td><td>LPDDRMC.AXI1_AWADDR_14_11_NIB7_CLB2PHY_WREN1</td></tr>

<tr><td>TCELL14:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.AXI1_AWADDR_20_15_NIB7_CLB2PHY_T_TXBIT4</td></tr>

<tr><td>TCELL14:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.AXI1_AWADDR_20_15_NIB7_CLB2PHY_T_TXBIT1</td></tr>

<tr><td>TCELL14:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.AXI1_ARADDR_14_11_NIB7_CLB2PHY_RDEN3</td></tr>

<tr><td>TCELL14:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.AXI1_ARADDR_14_11_NIB7_CLB2PHY_RDEN0</td></tr>

<tr><td>TCELL14:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.AXI1_ARADDR_20_15_NIB7_CLB2PHY_IODELAY_SEL3</td></tr>

<tr><td>TCELL14:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.AXI1_ARADDR_20_15_NIB7_CLB2PHY_IODELAY_SEL0</td></tr>

<tr><td>TCELL14:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARSIZE2</td></tr>

<tr><td>TCELL14:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARBURST1</td></tr>

<tr><td>TCELL14:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARPROT2</td></tr>

<tr><td>TCELL14:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARADDR_PAR1</td></tr>

<tr><td>TCELL14:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWSIZE2</td></tr>

<tr><td>TCELL14:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWBURST1</td></tr>

<tr><td>TCELL14:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWPROT2</td></tr>

<tr><td>TCELL14:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWADDR_PAR1</td></tr>

<tr><td>TCELL14:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_WLAST</td></tr>

<tr><td>TCELL14:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.AXI1_AWADDR_14_11_NIB7_CLB2PHY_WREN0</td></tr>

<tr><td>TCELL14:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.AXI1_AWADDR_20_15_NIB7_CLB2PHY_T_TXBIT5</td></tr>

<tr><td>TCELL14:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.AXI1_AWADDR_20_15_NIB7_CLB2PHY_T_TXBIT3</td></tr>

<tr><td>TCELL14:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.AXI1_AWADDR_20_15_NIB7_CLB2PHY_T_TXBIT2</td></tr>

<tr><td>TCELL14:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.AXI1_AWADDR_20_15_NIB7_CLB2PHY_T_TXBIT0</td></tr>

<tr><td>TCELL14:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.AXI1_AWADDR_21_NIB7_CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>TCELL14:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.AXI1_ARADDR_14_11_NIB7_CLB2PHY_RDEN2</td></tr>

<tr><td>TCELL14:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.AXI1_ARADDR_14_11_NIB7_CLB2PHY_RDEN1</td></tr>

<tr><td>TCELL14:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.AXI1_ARADDR_20_15_NIB7_CLB2PHY_IODELAY_SEL5</td></tr>

<tr><td>TCELL14:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.AXI1_ARADDR_20_15_NIB7_CLB2PHY_IODELAY_SEL4</td></tr>

<tr><td>TCELL14:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.AXI1_ARADDR_20_15_NIB7_CLB2PHY_IODELAY_SEL2</td></tr>

<tr><td>TCELL14:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.AXI1_ARADDR_20_15_NIB7_CLB2PHY_IODELAY_SEL1</td></tr>

<tr><td>TCELL14:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.AXI1_ARADDR_21_NIB7_CLB2PHY_DLYCTL_EN_VTC</td></tr>

<tr><td>TCELL14:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARVALID</td></tr>

<tr><td>TCELL14:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARSIZE1</td></tr>

<tr><td>TCELL14:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARSIZE0</td></tr>

<tr><td>TCELL14:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARBURST0</td></tr>

<tr><td>TCELL14:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARLOCK</td></tr>

<tr><td>TCELL14:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARPROT1</td></tr>

<tr><td>TCELL14:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARPROT0</td></tr>

<tr><td>TCELL14:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_ARADDR_PAR0</td></tr>

<tr><td>TCELL14:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWVALID</td></tr>

<tr><td>TCELL14:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWSIZE1</td></tr>

<tr><td>TCELL14:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWSIZE0</td></tr>

<tr><td>TCELL14:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWBURST0</td></tr>

<tr><td>TCELL14:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWLOCK</td></tr>

<tr><td>TCELL14:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWPROT1</td></tr>

<tr><td>TCELL14:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWPROT0</td></tr>

<tr><td>TCELL14:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_AWADDR_PAR0</td></tr>

<tr><td>TCELL14:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_WVALID</td></tr>

<tr><td>TCELL14:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_WPOISON</td></tr>

<tr><td>TCELL14:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_RREADY</td></tr>

<tr><td>TCELL15:OUT.0.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_BID6</td></tr>

<tr><td>TCELL15:OUT.1.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_BID5</td></tr>

<tr><td>TCELL15:OUT.2.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_BID4</td></tr>

<tr><td>TCELL15:OUT.3.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_BID3</td></tr>

<tr><td>TCELL15:OUT.4.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_BID2</td></tr>

<tr><td>TCELL15:OUT.5.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_BID1</td></tr>

<tr><td>TCELL15:OUT.6.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_BID0</td></tr>

<tr><td>TCELL15:OUT.7.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_BRESP1</td></tr>

<tr><td>TCELL15:OUT.8.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_BRESP0</td></tr>

<tr><td>TCELL15:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>TCELL15:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_FIXDLY_RDY</td></tr>

<tr><td>TCELL15:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_PHY_RDY</td></tr>

<tr><td>TCELL15:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_GT_STATUS</td></tr>

<tr><td>TCELL15:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_MASTER_PD</td></tr>

<tr><td>TCELL15:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT53</td></tr>

<tr><td>TCELL15:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT52</td></tr>

<tr><td>TCELL15:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT51</td></tr>

<tr><td>TCELL15:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT50</td></tr>

<tr><td>TCELL15:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT49</td></tr>

<tr><td>TCELL15:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT48</td></tr>

<tr><td>TCELL15:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT47</td></tr>

<tr><td>TCELL15:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT46</td></tr>

<tr><td>TCELL15:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT45</td></tr>

<tr><td>TCELL15:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT44</td></tr>

<tr><td>TCELL15:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT43</td></tr>

<tr><td>TCELL15:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT42</td></tr>

<tr><td>TCELL15:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT41</td></tr>

<tr><td>TCELL15:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT40</td></tr>

<tr><td>TCELL15:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT39</td></tr>

<tr><td>TCELL15:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT38</td></tr>

<tr><td>TCELL15:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT37</td></tr>

<tr><td>TCELL15:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT36</td></tr>

<tr><td>TCELL15:IMUX.BYP.9.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_IN_EXT1</td></tr>

<tr><td>TCELL15:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_CNTRL_CHNL_IN3</td></tr>

<tr><td>TCELL15:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR30</td></tr>

<tr><td>TCELL15:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR27</td></tr>

<tr><td>TCELL15:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR24</td></tr>

<tr><td>TCELL15:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR21</td></tr>

<tr><td>TCELL15:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR18</td></tr>

<tr><td>TCELL15:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR15</td></tr>

<tr><td>TCELL15:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR12</td></tr>

<tr><td>TCELL15:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR9</td></tr>

<tr><td>TCELL15:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR6</td></tr>

<tr><td>TCELL15:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR3</td></tr>

<tr><td>TCELL15:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR0</td></tr>

<tr><td>TCELL15:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWRITE</td></tr>

<tr><td>TCELL15:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA14</td></tr>

<tr><td>TCELL15:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA11</td></tr>

<tr><td>TCELL15:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA8</td></tr>

<tr><td>TCELL15:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P1_BREADY</td></tr>

<tr><td>TCELL15:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR31</td></tr>

<tr><td>TCELL15:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR29</td></tr>

<tr><td>TCELL15:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR28</td></tr>

<tr><td>TCELL15:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR26</td></tr>

<tr><td>TCELL15:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR25</td></tr>

<tr><td>TCELL15:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR23</td></tr>

<tr><td>TCELL15:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR22</td></tr>

<tr><td>TCELL15:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR20</td></tr>

<tr><td>TCELL15:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR19</td></tr>

<tr><td>TCELL15:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR17</td></tr>

<tr><td>TCELL15:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR16</td></tr>

<tr><td>TCELL15:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR14</td></tr>

<tr><td>TCELL15:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR13</td></tr>

<tr><td>TCELL15:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR11</td></tr>

<tr><td>TCELL15:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR10</td></tr>

<tr><td>TCELL15:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR8</td></tr>

<tr><td>TCELL15:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR7</td></tr>

<tr><td>TCELL15:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR5</td></tr>

<tr><td>TCELL15:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR4</td></tr>

<tr><td>TCELL15:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR2</td></tr>

<tr><td>TCELL15:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PADDR1</td></tr>

<tr><td>TCELL15:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PSELX</td></tr>

<tr><td>TCELL15:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PENABLE</td></tr>

<tr><td>TCELL15:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.FABRIC_MUX_SELECT_EN</td></tr>

<tr><td>TCELL15:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA15</td></tr>

<tr><td>TCELL15:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA13</td></tr>

<tr><td>TCELL15:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA12</td></tr>

<tr><td>TCELL15:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA10</td></tr>

<tr><td>TCELL15:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA9</td></tr>

<tr><td>TCELL15:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA7</td></tr>

<tr><td>TCELL15:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA6</td></tr>

<tr><td>TCELL16:OUT.2.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT35</td></tr>

<tr><td>TCELL16:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT34</td></tr>

<tr><td>TCELL16:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT33</td></tr>

<tr><td>TCELL16:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT32</td></tr>

<tr><td>TCELL16:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT31</td></tr>

<tr><td>TCELL16:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT30</td></tr>

<tr><td>TCELL16:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT29</td></tr>

<tr><td>TCELL16:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT28</td></tr>

<tr><td>TCELL16:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT27</td></tr>

<tr><td>TCELL16:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT26</td></tr>

<tr><td>TCELL16:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT25</td></tr>

<tr><td>TCELL16:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT24</td></tr>

<tr><td>TCELL16:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT23</td></tr>

<tr><td>TCELL16:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT22</td></tr>

<tr><td>TCELL16:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT21</td></tr>

<tr><td>TCELL16:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT20</td></tr>

<tr><td>TCELL16:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT19</td></tr>

<tr><td>TCELL16:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT18</td></tr>

<tr><td>TCELL16:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT17</td></tr>

<tr><td>TCELL16:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT16</td></tr>

<tr><td>TCELL16:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT15</td></tr>

<tr><td>TCELL16:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT14</td></tr>

<tr><td>TCELL16:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT13</td></tr>

<tr><td>TCELL16:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT12</td></tr>

<tr><td>TCELL16:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT11</td></tr>

<tr><td>TCELL16:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT10</td></tr>

<tr><td>TCELL16:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT9</td></tr>

<tr><td>TCELL16:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT8</td></tr>

<tr><td>TCELL16:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT7</td></tr>

<tr><td>TCELL16:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT6</td></tr>

<tr><td>TCELL16:IMUX.IMUX.0.DELAY</td><td>LPDDRMC.AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA5</td></tr>

<tr><td>TCELL16:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA2</td></tr>

<tr><td>TCELL16:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.AXI1_WSTRB_7_0_NIB6_CLB2RIU_ADDR7</td></tr>

<tr><td>TCELL16:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.AXI1_WSTRB_7_0_NIB6_CLB2RIU_ADDR4</td></tr>

<tr><td>TCELL16:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.AXI1_WSTRB_7_0_NIB6_CLB2RIU_ADDR1</td></tr>

<tr><td>TCELL16:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.AXI1_AWADDR_3_0_NIB6_CLB2PHY_WREN2</td></tr>

<tr><td>TCELL16:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.AXI1_AWADDR_9_4_NIB6_CLB2PHY_T_TXBIT5</td></tr>

<tr><td>TCELL16:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.AXI1_AWADDR_9_4_NIB6_CLB2PHY_T_TXBIT2</td></tr>

<tr><td>TCELL16:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2RIU_NIBBLE_SEL</td></tr>

<tr><td>TCELL16:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.AXI1_ARADDR_3_0_NIB6_CLB2PHY_RDEN2</td></tr>

<tr><td>TCELL16:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.AXI1_ARADDR_9_4_NIB6_CLB2PHY_IODELAY_SEL5</td></tr>

<tr><td>TCELL16:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.AXI1_ARADDR_9_4_NIB6_CLB2PHY_IODELAY_SEL2</td></tr>

<tr><td>TCELL16:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.AXI1_ARADDR_10_NIB6_CLB2PHY_DLYCTL_EN_VTC</td></tr>

<tr><td>TCELL16:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.AXI1_ARID_7_0_NIB6_7_0_CLB2PHY_IODELAY_CNTVALUEIN5</td></tr>

<tr><td>TCELL16:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.AXI1_ARID_7_0_NIB6_7_0_CLB2PHY_IODELAY_CNTVALUEIN2</td></tr>

<tr><td>TCELL16:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.AXI1_ARLEN_7_0_NIB6_15_8_CLB2PHY_IODELAY_CNTVALUEIN7</td></tr>

<tr><td>TCELL16:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA4</td></tr>

<tr><td>TCELL16:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA3</td></tr>

<tr><td>TCELL16:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA1</td></tr>

<tr><td>TCELL16:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.AXI1_WDATA_15_0_NIB6_CLB2RIU_WR_DATA0</td></tr>

<tr><td>TCELL16:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.AXI1_WSTRB_7_0_NIB6_CLB2RIU_ADDR6</td></tr>

<tr><td>TCELL16:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.AXI1_WSTRB_7_0_NIB6_CLB2RIU_ADDR5</td></tr>

<tr><td>TCELL16:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.AXI1_WSTRB_7_0_NIB6_CLB2RIU_ADDR3</td></tr>

<tr><td>TCELL16:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.AXI1_WSTRB_7_0_NIB6_CLB2RIU_ADDR2</td></tr>

<tr><td>TCELL16:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.AXI1_WSTRB_7_0_NIB6_CLB2RIU_ADDR0</td></tr>

<tr><td>TCELL16:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.AXI1_AWADDR_3_0_NIB6_CLB2PHY_WREN3</td></tr>

<tr><td>TCELL16:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.AXI1_AWADDR_3_0_NIB6_CLB2PHY_WREN1</td></tr>

<tr><td>TCELL16:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.AXI1_AWADDR_3_0_NIB6_CLB2PHY_WREN0</td></tr>

<tr><td>TCELL16:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.AXI1_AWADDR_9_4_NIB6_CLB2PHY_T_TXBIT4</td></tr>

<tr><td>TCELL16:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.AXI1_AWADDR_9_4_NIB6_CLB2PHY_T_TXBIT3</td></tr>

<tr><td>TCELL16:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.AXI1_AWADDR_9_4_NIB6_CLB2PHY_T_TXBIT1</td></tr>

<tr><td>TCELL16:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.AXI1_AWADDR_9_4_NIB6_CLB2PHY_T_TXBIT0</td></tr>

<tr><td>TCELL16:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.AXI1_AWADDR_10_NIB6_CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>TCELL16:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.AXI1_ARADDR_3_0_NIB6_CLB2PHY_RDEN3</td></tr>

<tr><td>TCELL16:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.AXI1_ARADDR_3_0_NIB6_CLB2PHY_RDEN1</td></tr>

<tr><td>TCELL16:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.AXI1_ARADDR_3_0_NIB6_CLB2PHY_RDEN0</td></tr>

<tr><td>TCELL16:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.AXI1_ARADDR_9_4_NIB6_CLB2PHY_IODELAY_SEL4</td></tr>

<tr><td>TCELL16:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.AXI1_ARADDR_9_4_NIB6_CLB2PHY_IODELAY_SEL3</td></tr>

<tr><td>TCELL16:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.AXI1_ARADDR_9_4_NIB6_CLB2PHY_IODELAY_SEL1</td></tr>

<tr><td>TCELL16:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.AXI1_ARADDR_9_4_NIB6_CLB2PHY_IODELAY_SEL0</td></tr>

<tr><td>TCELL16:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.AXI1_ARID_7_0_NIB6_7_0_CLB2PHY_IODELAY_CNTVALUEIN7</td></tr>

<tr><td>TCELL16:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.AXI1_ARID_7_0_NIB6_7_0_CLB2PHY_IODELAY_CNTVALUEIN6</td></tr>

<tr><td>TCELL16:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.AXI1_ARID_7_0_NIB6_7_0_CLB2PHY_IODELAY_CNTVALUEIN4</td></tr>

<tr><td>TCELL16:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.AXI1_ARID_7_0_NIB6_7_0_CLB2PHY_IODELAY_CNTVALUEIN3</td></tr>

<tr><td>TCELL16:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.AXI1_ARID_7_0_NIB6_7_0_CLB2PHY_IODELAY_CNTVALUEIN1</td></tr>

<tr><td>TCELL16:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.AXI1_ARID_7_0_NIB6_7_0_CLB2PHY_IODELAY_CNTVALUEIN0</td></tr>

<tr><td>TCELL16:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.AXI1_ARLEN_7_0_NIB6_15_8_CLB2PHY_IODELAY_CNTVALUEIN6</td></tr>

<tr><td>TCELL16:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.AXI1_ARLEN_7_0_NIB6_15_8_CLB2PHY_IODELAY_CNTVALUEIN5</td></tr>

<tr><td>TCELL17:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT5</td></tr>

<tr><td>TCELL17:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT4</td></tr>

<tr><td>TCELL17:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT3</td></tr>

<tr><td>TCELL17:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT2</td></tr>

<tr><td>TCELL17:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT1</td></tr>

<tr><td>TCELL17:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_IODELAY_CNTVALUEOUT0</td></tr>

<tr><td>TCELL17:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_IOB2CLB_DFT5</td></tr>

<tr><td>TCELL17:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_IOB2CLB_DFT4</td></tr>

<tr><td>TCELL17:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_IOB2CLB_DFT3</td></tr>

<tr><td>TCELL17:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_IOB2CLB_DFT2</td></tr>

<tr><td>TCELL17:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_IOB2CLB_DFT1</td></tr>

<tr><td>TCELL17:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_IOB2CLB_DFT0</td></tr>

<tr><td>TCELL17:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_LP_I_0_2</td></tr>

<tr><td>TCELL17:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_LP_I_0_1</td></tr>

<tr><td>TCELL17:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_LP_I_0_0</td></tr>

<tr><td>TCELL17:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_LP_I_1_2</td></tr>

<tr><td>TCELL17:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_LP_I_1_1</td></tr>

<tr><td>TCELL17:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_PHY2CLB_LP_I_1_0</td></tr>

<tr><td>TCELL17:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_RIU2CLB_VALID</td></tr>

<tr><td>TCELL17:OUT.22.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA31</td></tr>

<tr><td>TCELL17:OUT.23.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA30</td></tr>

<tr><td>TCELL17:OUT.24.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA29</td></tr>

<tr><td>TCELL17:OUT.25.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA28</td></tr>

<tr><td>TCELL17:OUT.26.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA27</td></tr>

<tr><td>TCELL17:OUT.27.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA26</td></tr>

<tr><td>TCELL17:OUT.28.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA25</td></tr>

<tr><td>TCELL17:OUT.29.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA24</td></tr>

<tr><td>TCELL17:OUT.30.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA23</td></tr>

<tr><td>TCELL17:OUT.31.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA22</td></tr>

<tr><td>TCELL17:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT3</td></tr>

<tr><td>TCELL17:IMUX.IMUX.0.DELAY</td><td>LPDDRMC.AXI1_ARLEN_7_0_NIB6_15_8_CLB2PHY_IODELAY_CNTVALUEIN4</td></tr>

<tr><td>TCELL17:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.AXI1_ARLEN_7_0_NIB6_15_8_CLB2PHY_IODELAY_CNTVALUEIN1</td></tr>

<tr><td>TCELL17:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.AXI1_ARUSER_10_0_NIB6_26_16_CLB2PHY_IODELAY_CNTVALUEIN9</td></tr>

<tr><td>TCELL17:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.AXI1_ARUSER_10_0_NIB6_26_16_CLB2PHY_IODELAY_CNTVALUEIN6</td></tr>

<tr><td>TCELL17:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.AXI1_ARUSER_10_0_NIB6_26_16_CLB2PHY_IODELAY_CNTVALUEIN3</td></tr>

<tr><td>TCELL17:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.AXI1_ARUSER_10_0_NIB6_26_16_CLB2PHY_IODELAY_CNTVALUEIN0</td></tr>

<tr><td>TCELL17:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.AXI1_AWID_7_0_NIB6_34_27_CLB2PHY_IODELAY_CNTVALUEIN5</td></tr>

<tr><td>TCELL17:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.AXI1_AWID_7_0_NIB6_34_27_CLB2PHY_IODELAY_CNTVALUEIN2</td></tr>

<tr><td>TCELL17:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.AXI1_AWLEN_7_0_NIB6_42_35_CLB2PHY_IODELAY_CNTVALUEIN7</td></tr>

<tr><td>TCELL17:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.AXI1_AWLEN_7_0_NIB6_42_35_CLB2PHY_IODELAY_CNTVALUEIN4</td></tr>

<tr><td>TCELL17:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.AXI1_AWLEN_7_0_NIB6_42_35_CLB2PHY_IODELAY_CNTVALUEIN1</td></tr>

<tr><td>TCELL17:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.AXI1_AWUSER_10_0_NIB6_53_43_CLB2PHY_IODELAY_CNTVALUEIN9</td></tr>

<tr><td>TCELL17:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.AXI1_AWUSER_10_0_NIB6_53_43_CLB2PHY_IODELAY_CNTVALUEIN6</td></tr>

<tr><td>TCELL17:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.AXI1_AWUSER_10_0_NIB6_53_43_CLB2PHY_IODELAY_CNTVALUEIN3</td></tr>

<tr><td>TCELL17:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.AXI1_AWUSER_10_0_NIB6_53_43_CLB2PHY_IODELAY_CNTVALUEIN0</td></tr>

<tr><td>TCELL17:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.AXI1_WDATA_PAR_5_0_NIB6_CLB2PHY_KEEPER_EN3</td></tr>

<tr><td>TCELL17:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.AXI1_ARLEN_7_0_NIB6_15_8_CLB2PHY_IODELAY_CNTVALUEIN3</td></tr>

<tr><td>TCELL17:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.AXI1_ARLEN_7_0_NIB6_15_8_CLB2PHY_IODELAY_CNTVALUEIN2</td></tr>

<tr><td>TCELL17:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.AXI1_ARLEN_7_0_NIB6_15_8_CLB2PHY_IODELAY_CNTVALUEIN0</td></tr>

<tr><td>TCELL17:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.AXI1_ARUSER_10_0_NIB6_26_16_CLB2PHY_IODELAY_CNTVALUEIN10</td></tr>

<tr><td>TCELL17:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.AXI1_ARUSER_10_0_NIB6_26_16_CLB2PHY_IODELAY_CNTVALUEIN8</td></tr>

<tr><td>TCELL17:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.AXI1_ARUSER_10_0_NIB6_26_16_CLB2PHY_IODELAY_CNTVALUEIN7</td></tr>

<tr><td>TCELL17:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.AXI1_ARUSER_10_0_NIB6_26_16_CLB2PHY_IODELAY_CNTVALUEIN5</td></tr>

<tr><td>TCELL17:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.AXI1_ARUSER_10_0_NIB6_26_16_CLB2PHY_IODELAY_CNTVALUEIN4</td></tr>

<tr><td>TCELL17:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.AXI1_ARUSER_10_0_NIB6_26_16_CLB2PHY_IODELAY_CNTVALUEIN2</td></tr>

<tr><td>TCELL17:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.AXI1_ARUSER_10_0_NIB6_26_16_CLB2PHY_IODELAY_CNTVALUEIN1</td></tr>

<tr><td>TCELL17:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.AXI1_AWID_7_0_NIB6_34_27_CLB2PHY_IODELAY_CNTVALUEIN7</td></tr>

<tr><td>TCELL17:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.AXI1_AWID_7_0_NIB6_34_27_CLB2PHY_IODELAY_CNTVALUEIN6</td></tr>

<tr><td>TCELL17:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.AXI1_AWID_7_0_NIB6_34_27_CLB2PHY_IODELAY_CNTVALUEIN4</td></tr>

<tr><td>TCELL17:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.AXI1_AWID_7_0_NIB6_34_27_CLB2PHY_IODELAY_CNTVALUEIN3</td></tr>

<tr><td>TCELL17:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.AXI1_AWID_7_0_NIB6_34_27_CLB2PHY_IODELAY_CNTVALUEIN1</td></tr>

<tr><td>TCELL17:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.AXI1_AWID_7_0_NIB6_34_27_CLB2PHY_IODELAY_CNTVALUEIN0</td></tr>

<tr><td>TCELL17:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.AXI1_AWLEN_7_0_NIB6_42_35_CLB2PHY_IODELAY_CNTVALUEIN6</td></tr>

<tr><td>TCELL17:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.AXI1_AWLEN_7_0_NIB6_42_35_CLB2PHY_IODELAY_CNTVALUEIN5</td></tr>

<tr><td>TCELL17:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.AXI1_AWLEN_7_0_NIB6_42_35_CLB2PHY_IODELAY_CNTVALUEIN3</td></tr>

<tr><td>TCELL17:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.AXI1_AWLEN_7_0_NIB6_42_35_CLB2PHY_IODELAY_CNTVALUEIN2</td></tr>

<tr><td>TCELL17:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.AXI1_AWLEN_7_0_NIB6_42_35_CLB2PHY_IODELAY_CNTVALUEIN0</td></tr>

<tr><td>TCELL17:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.AXI1_AWUSER_10_0_NIB6_53_43_CLB2PHY_IODELAY_CNTVALUEIN10</td></tr>

<tr><td>TCELL17:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.AXI1_AWUSER_10_0_NIB6_53_43_CLB2PHY_IODELAY_CNTVALUEIN8</td></tr>

<tr><td>TCELL17:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.AXI1_AWUSER_10_0_NIB6_53_43_CLB2PHY_IODELAY_CNTVALUEIN7</td></tr>

<tr><td>TCELL17:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.AXI1_AWUSER_10_0_NIB6_53_43_CLB2PHY_IODELAY_CNTVALUEIN5</td></tr>

<tr><td>TCELL17:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.AXI1_AWUSER_10_0_NIB6_53_43_CLB2PHY_IODELAY_CNTVALUEIN4</td></tr>

<tr><td>TCELL17:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.AXI1_AWUSER_10_0_NIB6_53_43_CLB2PHY_IODELAY_CNTVALUEIN2</td></tr>

<tr><td>TCELL17:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.AXI1_AWUSER_10_0_NIB6_53_43_CLB2PHY_IODELAY_CNTVALUEIN1</td></tr>

<tr><td>TCELL17:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.AXI1_WDATA_PAR_5_0_NIB6_CLB2PHY_KEEPER_EN5</td></tr>

<tr><td>TCELL17:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.AXI1_WDATA_PAR_5_0_NIB6_CLB2PHY_KEEPER_EN4</td></tr>

<tr><td>TCELL17:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.AXI1_WDATA_PAR_5_0_NIB6_CLB2PHY_KEEPER_EN2</td></tr>

<tr><td>TCELL17:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.AXI1_WDATA_PAR_5_0_NIB6_CLB2PHY_KEEPER_EN1</td></tr>

<tr><td>TCELL18:OUT.3.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA21</td></tr>

<tr><td>TCELL18:OUT.4.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA20</td></tr>

<tr><td>TCELL18:OUT.5.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA19</td></tr>

<tr><td>TCELL18:OUT.6.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA18</td></tr>

<tr><td>TCELL18:OUT.7.TMIN</td><td>LPDDRMC.CFI_NPI_BRIDGE_TO_FABRIC_STATUS15</td></tr>

<tr><td>TCELL18:OUT.8.TMIN</td><td>LPDDRMC.CFI_NPI_BRIDGE_TO_FABRIC_STATUS14</td></tr>

<tr><td>TCELL18:OUT.9.TMIN</td><td>LPDDRMC.CFI_NPI_BRIDGE_TO_FABRIC_STATUS13</td></tr>

<tr><td>TCELL18:OUT.10.TMIN</td><td>LPDDRMC.CFI_NPI_BRIDGE_TO_FABRIC_STATUS12</td></tr>

<tr><td>TCELL18:OUT.11.TMIN</td><td>LPDDRMC.CFI_NPI_BRIDGE_TO_FABRIC_STATUS11</td></tr>

<tr><td>TCELL18:OUT.12.TMIN</td><td>LPDDRMC.CFI_NPI_BRIDGE_TO_FABRIC_STATUS10</td></tr>

<tr><td>TCELL18:OUT.13.TMIN</td><td>LPDDRMC.CFI_NPI_BRIDGE_TO_FABRIC_STATUS9</td></tr>

<tr><td>TCELL18:OUT.14.TMIN</td><td>LPDDRMC.CFI_NPI_BRIDGE_TO_FABRIC_STATUS8</td></tr>

<tr><td>TCELL18:OUT.15.TMIN</td><td>LPDDRMC.CFI_NPI_BRIDGE_TO_FABRIC_STATUS7</td></tr>

<tr><td>TCELL18:OUT.16.TMIN</td><td>LPDDRMC.CFI_NPI_BRIDGE_TO_FABRIC_STATUS6</td></tr>

<tr><td>TCELL18:OUT.17.TMIN</td><td>LPDDRMC.CFI_NPI_BRIDGE_TO_FABRIC_STATUS5</td></tr>

<tr><td>TCELL18:OUT.18.TMIN</td><td>LPDDRMC.CFI_NPI_BRIDGE_TO_FABRIC_STATUS4</td></tr>

<tr><td>TCELL18:OUT.19.TMIN</td><td>LPDDRMC.CFI_NPI_BRIDGE_TO_FABRIC_STATUS3</td></tr>

<tr><td>TCELL18:OUT.20.TMIN</td><td>LPDDRMC.CFI_NPI_BRIDGE_TO_FABRIC_STATUS2</td></tr>

<tr><td>TCELL18:OUT.21.TMIN</td><td>LPDDRMC.CFI_NPI_BRIDGE_TO_FABRIC_STATUS1</td></tr>

<tr><td>TCELL18:OUT.22.TMIN</td><td>LPDDRMC.CFI_NPI_BRIDGE_TO_FABRIC_STATUS0</td></tr>

<tr><td>TCELL18:OUT.23.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA17</td></tr>

<tr><td>TCELL18:OUT.24.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA16</td></tr>

<tr><td>TCELL18:OUT.25.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA15</td></tr>

<tr><td>TCELL18:OUT.26.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA14</td></tr>

<tr><td>TCELL18:OUT.27.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA13</td></tr>

<tr><td>TCELL18:OUT.28.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA12</td></tr>

<tr><td>TCELL18:OUT.29.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA11</td></tr>

<tr><td>TCELL18:OUT.30.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA10</td></tr>

<tr><td>TCELL18:OUT.31.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA9</td></tr>

<tr><td>TCELL18:IMUX.CTRL.0</td><td>LPDDRMC.IFABRIC_APB_CLK</td></tr>

<tr><td>TCELL18:IMUX.CTRL.1</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_FIFO_CLK</td></tr>

<tr><td>TCELL18:IMUX.CTRL.2</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_CTRL_CLK</td></tr>

<tr><td>TCELL18:IMUX.CTRL.3</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2MC_DIV_CLK</td></tr>

<tr><td>TCELL18:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT11</td></tr>

<tr><td>TCELL18:IMUX.IMUX.0.DELAY</td><td>LPDDRMC.AXI1_WDATA_PAR_5_0_NIB6_CLB2PHY_KEEPER_EN0</td></tr>

<tr><td>TCELL18:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_RST</td></tr>

<tr><td>TCELL18:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_TXBIT_RST3</td></tr>

<tr><td>TCELL18:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_TXBIT_RST0</td></tr>

<tr><td>TCELL18:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_RXBIT_RST3</td></tr>

<tr><td>TCELL18:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_RXBIT_RST0</td></tr>

<tr><td>TCELL18:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_DYNAMIC_DCI_TS3</td></tr>

<tr><td>TCELL18:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_DYNAMIC_DCI_TS0</td></tr>

<tr><td>TCELL18:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IBUF_DISABLE3</td></tr>

<tr><td>TCELL18:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IBUF_DISABLE0</td></tr>

<tr><td>TCELL18:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_CE3</td></tr>

<tr><td>TCELL18:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_CE0</td></tr>

<tr><td>TCELL18:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_INC3</td></tr>

<tr><td>TCELL18:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_INC0</td></tr>

<tr><td>TCELL18:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_LD3</td></tr>

<tr><td>TCELL18:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_LD0</td></tr>

<tr><td>TCELL18:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.AXI1_WDATA_PAR_7_6_NIB6_1_0_CLB2PHY_LP_TX_O_OR_PU_EN_0_1</td></tr>

<tr><td>TCELL18:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.AXI1_WDATA_PAR_7_6_NIB6_1_0_CLB2PHY_LP_TX_O_OR_PU_EN_0_0</td></tr>

<tr><td>TCELL18:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_TXBIT_RST5</td></tr>

<tr><td>TCELL18:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_TXBIT_RST4</td></tr>

<tr><td>TCELL18:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_TXBIT_RST2</td></tr>

<tr><td>TCELL18:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_TXBIT_RST1</td></tr>

<tr><td>TCELL18:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_RXBIT_RST5</td></tr>

<tr><td>TCELL18:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_RXBIT_RST4</td></tr>

<tr><td>TCELL18:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_RXBIT_RST2</td></tr>

<tr><td>TCELL18:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_RXBIT_RST1</td></tr>

<tr><td>TCELL18:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_DYNAMIC_DCI_TS5</td></tr>

<tr><td>TCELL18:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_DYNAMIC_DCI_TS4</td></tr>

<tr><td>TCELL18:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_DYNAMIC_DCI_TS2</td></tr>

<tr><td>TCELL18:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_DYNAMIC_DCI_TS1</td></tr>

<tr><td>TCELL18:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IBUF_DISABLE5</td></tr>

<tr><td>TCELL18:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IBUF_DISABLE4</td></tr>

<tr><td>TCELL18:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IBUF_DISABLE2</td></tr>

<tr><td>TCELL18:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IBUF_DISABLE1</td></tr>

<tr><td>TCELL18:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_CE5</td></tr>

<tr><td>TCELL18:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_CE4</td></tr>

<tr><td>TCELL18:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_CE2</td></tr>

<tr><td>TCELL18:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_CE1</td></tr>

<tr><td>TCELL18:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_INC5</td></tr>

<tr><td>TCELL18:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_INC4</td></tr>

<tr><td>TCELL18:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_INC2</td></tr>

<tr><td>TCELL18:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_INC1</td></tr>

<tr><td>TCELL18:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_LD5</td></tr>

<tr><td>TCELL18:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_LD4</td></tr>

<tr><td>TCELL18:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_LD2</td></tr>

<tr><td>TCELL18:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IODELAY_LD1</td></tr>

<tr><td>TCELL18:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IDELAY_EN_VTC5</td></tr>

<tr><td>TCELL18:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IDELAY_EN_VTC4</td></tr>

<tr><td>TCELL19:OUT.3.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA8</td></tr>

<tr><td>TCELL19:OUT.4.TMIN</td><td>LPDDRMC.AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA15</td></tr>

<tr><td>TCELL19:OUT.5.TMIN</td><td>LPDDRMC.AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA14</td></tr>

<tr><td>TCELL19:OUT.6.TMIN</td><td>LPDDRMC.AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA13</td></tr>

<tr><td>TCELL19:OUT.7.TMIN</td><td>LPDDRMC.AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA12</td></tr>

<tr><td>TCELL19:OUT.8.TMIN</td><td>LPDDRMC.AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA11</td></tr>

<tr><td>TCELL19:OUT.9.TMIN</td><td>LPDDRMC.AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA10</td></tr>

<tr><td>TCELL19:OUT.10.TMIN</td><td>LPDDRMC.AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA9</td></tr>

<tr><td>TCELL19:OUT.11.TMIN</td><td>LPDDRMC.AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA8</td></tr>

<tr><td>TCELL19:OUT.12.TMIN</td><td>LPDDRMC.AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA7</td></tr>

<tr><td>TCELL19:OUT.13.TMIN</td><td>LPDDRMC.AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA6</td></tr>

<tr><td>TCELL19:OUT.14.TMIN</td><td>LPDDRMC.AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA5</td></tr>

<tr><td>TCELL19:OUT.15.TMIN</td><td>LPDDRMC.AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA4</td></tr>

<tr><td>TCELL19:OUT.16.TMIN</td><td>LPDDRMC.AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA3</td></tr>

<tr><td>TCELL19:OUT.17.TMIN</td><td>LPDDRMC.AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA2</td></tr>

<tr><td>TCELL19:OUT.18.TMIN</td><td>LPDDRMC.AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA1</td></tr>

<tr><td>TCELL19:OUT.19.TMIN</td><td>LPDDRMC.AXI1_RDATA_15_0_NIB6_RIU2CLB_RD_DATA0</td></tr>

<tr><td>TCELL19:OUT.20.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA7</td></tr>

<tr><td>TCELL19:OUT.21.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA6</td></tr>

<tr><td>TCELL19:OUT.22.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA5</td></tr>

<tr><td>TCELL19:OUT.23.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA4</td></tr>

<tr><td>TCELL19:OUT.24.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA3</td></tr>

<tr><td>TCELL19:OUT.25.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA2</td></tr>

<tr><td>TCELL19:OUT.26.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA1</td></tr>

<tr><td>TCELL19:OUT.27.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PRDATA0</td></tr>

<tr><td>TCELL19:OUT.28.TMIN</td><td>LPDDRMC.AXI1_RDATA_63_56_NIB6_PHY2CLB_RD_DQ5_6</td></tr>

<tr><td>TCELL19:OUT.29.TMIN</td><td>LPDDRMC.AXI1_RDATA_63_56_NIB6_PHY2CLB_RD_DQ5_4</td></tr>

<tr><td>TCELL19:OUT.30.TMIN</td><td>LPDDRMC.AXI1_RDATA_63_56_NIB6_PHY2CLB_RD_DQ5_2</td></tr>

<tr><td>TCELL19:OUT.31.TMIN</td><td>LPDDRMC.AXI1_RDATA_63_56_NIB6_PHY2CLB_RD_DQ5_0</td></tr>

<tr><td>TCELL19:IMUX.BYP.6.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_CNTRL_CHNL_IN1</td></tr>

<tr><td>TCELL19:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_CNTRL_CHNL_IN7</td></tr>

<tr><td>TCELL19:IMUX.BYP.14.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_CNTRL_CHNL_IN10</td></tr>

<tr><td>TCELL19:IMUX.IMUX.0.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IDELAY_EN_VTC3</td></tr>

<tr><td>TCELL19:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IDELAY_EN_VTC0</td></tr>

<tr><td>TCELL19:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_ODELAY_EN_VTC3</td></tr>

<tr><td>TCELL19:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_ODELAY_EN_VTC0</td></tr>

<tr><td>TCELL19:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_LP_RX_DIS_OR_TERM_EN0</td></tr>

<tr><td>TCELL19:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_LP_TX_T_OR_PD_EN_0_0</td></tr>

<tr><td>TCELL19:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_PD_EN_1_0</td></tr>

<tr><td>TCELL19:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_LP_TX_O_OR_PU_EN_1_1</td></tr>

<tr><td>TCELL19:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA31</td></tr>

<tr><td>TCELL19:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA28</td></tr>

<tr><td>TCELL19:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA25</td></tr>

<tr><td>TCELL19:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA22</td></tr>

<tr><td>TCELL19:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA19</td></tr>

<tr><td>TCELL19:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA16</td></tr>

<tr><td>TCELL19:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.AXI1_WDATA_63_56_NIB6_CLB2PHY_WR_DQ5_4</td></tr>

<tr><td>TCELL19:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.AXI1_WDATA_63_56_NIB6_CLB2PHY_WR_DQ5_1</td></tr>

<tr><td>TCELL19:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IDELAY_EN_VTC2</td></tr>

<tr><td>TCELL19:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_IDELAY_EN_VTC1</td></tr>

<tr><td>TCELL19:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_ODELAY_EN_VTC5</td></tr>

<tr><td>TCELL19:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_ODELAY_EN_VTC4</td></tr>

<tr><td>TCELL19:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_ODELAY_EN_VTC2</td></tr>

<tr><td>TCELL19:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_ODELAY_EN_VTC1</td></tr>

<tr><td>TCELL19:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_LP_RX_DIS_OR_TERM_EN2</td></tr>

<tr><td>TCELL19:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_LP_RX_DIS_OR_TERM_EN1</td></tr>

<tr><td>TCELL19:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_LP_TX_T_OR_PD_EN_0_2</td></tr>

<tr><td>TCELL19:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_LP_TX_T_OR_PD_EN_0_1</td></tr>

<tr><td>TCELL19:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_PD_EN_1_2</td></tr>

<tr><td>TCELL19:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_PD_EN_1_1</td></tr>

<tr><td>TCELL19:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_LP_TX_O_OR_PU_EN_0_BIT2</td></tr>

<tr><td>TCELL19:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_LP_TX_O_OR_PU_EN_1_2</td></tr>

<tr><td>TCELL19:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2PHY_LP_TX_O_OR_PU_EN_1_0</td></tr>

<tr><td>TCELL19:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P6_CLB2RIU_WR_EN</td></tr>

<tr><td>TCELL19:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA30</td></tr>

<tr><td>TCELL19:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA29</td></tr>

<tr><td>TCELL19:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA27</td></tr>

<tr><td>TCELL19:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA26</td></tr>

<tr><td>TCELL19:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA24</td></tr>

<tr><td>TCELL19:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA23</td></tr>

<tr><td>TCELL19:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA21</td></tr>

<tr><td>TCELL19:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA20</td></tr>

<tr><td>TCELL19:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA18</td></tr>

<tr><td>TCELL19:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA17</td></tr>

<tr><td>TCELL19:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA15</td></tr>

<tr><td>TCELL19:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.AXI1_WDATA_63_56_NIB6_CLB2PHY_WR_DQ5_6</td></tr>

<tr><td>TCELL19:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.AXI1_WDATA_63_56_NIB6_CLB2PHY_WR_DQ5_2</td></tr>

<tr><td>TCELL19:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.AXI1_WDATA_63_56_NIB6_CLB2PHY_WR_DQ5_0</td></tr>

<tr><td>TCELL19:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.AXI1_WDATA_63_56_NIB6_CLB2PHY_WR_DQ5_3</td></tr>

<tr><td>TCELL19:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.AXI1_WDATA_63_56_NIB6_CLB2PHY_WR_DQ5_5</td></tr>

<tr><td>TCELL20:OUT.3.TMIN</td><td>LPDDRMC.AXI1_RDATA_63_56_NIB6_PHY2CLB_RD_DQ5_1</td></tr>

<tr><td>TCELL20:OUT.4.TMIN</td><td>LPDDRMC.AXI1_RDATA_63_56_NIB6_PHY2CLB_RD_DQ5_3</td></tr>

<tr><td>TCELL20:OUT.5.TMIN</td><td>LPDDRMC.AXI1_RDATA_63_56_NIB6_PHY2CLB_RD_DQ5_5</td></tr>

<tr><td>TCELL20:OUT.6.TMIN</td><td>LPDDRMC.AXI1_RDATA_63_56_NIB6_PHY2CLB_RD_DQ5_7</td></tr>

<tr><td>TCELL20:OUT.7.TMIN</td><td>LPDDRMC.AXI1_RDATA_55_48_NIB6_PHY2CLB_RD_DQ4_6</td></tr>

<tr><td>TCELL20:OUT.8.TMIN</td><td>LPDDRMC.AXI1_RDATA_55_48_NIB6_PHY2CLB_RD_DQ4_4</td></tr>

<tr><td>TCELL20:OUT.9.TMIN</td><td>LPDDRMC.AXI1_RDATA_55_48_NIB6_PHY2CLB_RD_DQ4_2</td></tr>

<tr><td>TCELL20:OUT.10.TMIN</td><td>LPDDRMC.AXI1_RDATA_55_48_NIB6_PHY2CLB_RD_DQ4_0</td></tr>

<tr><td>TCELL20:OUT.11.TMIN</td><td>LPDDRMC.AXI1_RDATA_55_48_NIB6_PHY2CLB_RD_DQ4_1</td></tr>

<tr><td>TCELL20:OUT.12.TMIN</td><td>LPDDRMC.AXI1_RDATA_55_48_NIB6_PHY2CLB_RD_DQ4_3</td></tr>

<tr><td>TCELL20:OUT.13.TMIN</td><td>LPDDRMC.AXI1_RDATA_55_48_NIB6_PHY2CLB_RD_DQ4_5</td></tr>

<tr><td>TCELL20:OUT.14.TMIN</td><td>LPDDRMC.AXI1_RDATA_55_48_NIB6_PHY2CLB_RD_DQ4_7</td></tr>

<tr><td>TCELL20:OUT.15.TMIN</td><td>LPDDRMC.AXI1_RDATA_47_40_NIB6_PHY2CLB_RD_DQ3_6</td></tr>

<tr><td>TCELL20:OUT.16.TMIN</td><td>LPDDRMC.AXI1_RDATA_47_40_NIB6_PHY2CLB_RD_DQ3_4</td></tr>

<tr><td>TCELL20:OUT.17.TMIN</td><td>LPDDRMC.AXI1_RDATA_47_40_NIB6_PHY2CLB_RD_DQ3_2</td></tr>

<tr><td>TCELL20:OUT.18.TMIN</td><td>LPDDRMC.AXI1_RDATA_47_40_NIB6_PHY2CLB_RD_DQ3_0</td></tr>

<tr><td>TCELL20:OUT.19.TMIN</td><td>LPDDRMC.AXI1_RDATA_47_40_NIB6_PHY2CLB_RD_DQ3_1</td></tr>

<tr><td>TCELL20:OUT.20.TMIN</td><td>LPDDRMC.AXI1_RDATA_47_40_NIB6_PHY2CLB_RD_DQ3_3</td></tr>

<tr><td>TCELL20:OUT.21.TMIN</td><td>LPDDRMC.AXI1_RDATA_47_40_NIB6_PHY2CLB_RD_DQ3_5</td></tr>

<tr><td>TCELL20:OUT.22.TMIN</td><td>LPDDRMC.AXI1_RDATA_47_40_NIB6_PHY2CLB_RD_DQ3_7</td></tr>

<tr><td>TCELL20:OUT.23.TMIN</td><td>LPDDRMC.AXI1_RDATA_39_32_NIB6_PHY2CLB_RD_DQ2_6</td></tr>

<tr><td>TCELL20:OUT.24.TMIN</td><td>LPDDRMC.AXI1_RDATA_39_32_NIB6_PHY2CLB_RD_DQ2_4</td></tr>

<tr><td>TCELL20:OUT.25.TMIN</td><td>LPDDRMC.AXI1_RDATA_39_32_NIB6_PHY2CLB_RD_DQ2_2</td></tr>

<tr><td>TCELL20:OUT.26.TMIN</td><td>LPDDRMC.AXI1_RDATA_39_32_NIB6_PHY2CLB_RD_DQ2_0</td></tr>

<tr><td>TCELL20:OUT.27.TMIN</td><td>LPDDRMC.AXI1_RDATA_39_32_NIB6_PHY2CLB_RD_DQ2_1</td></tr>

<tr><td>TCELL20:OUT.28.TMIN</td><td>LPDDRMC.AXI1_RDATA_39_32_NIB6_PHY2CLB_RD_DQ2_3</td></tr>

<tr><td>TCELL20:OUT.29.TMIN</td><td>LPDDRMC.AXI1_RDATA_39_32_NIB6_PHY2CLB_RD_DQ2_5</td></tr>

<tr><td>TCELL20:OUT.30.TMIN</td><td>LPDDRMC.AXI1_RDATA_39_32_NIB6_PHY2CLB_RD_DQ2_7</td></tr>

<tr><td>TCELL20:OUT.31.TMIN</td><td>LPDDRMC.AXI1_RDATA_31_24_NIB6_PHY2CLB_RD_DQ1_6</td></tr>

<tr><td>TCELL20:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA13</td></tr>

<tr><td>TCELL20:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.AXI1_WDATA_55_48_NIB6_CLB2PHY_WR_DQ4_6</td></tr>

<tr><td>TCELL20:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.AXI1_WDATA_55_48_NIB6_CLB2PHY_WR_DQ4_0</td></tr>

<tr><td>TCELL20:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.AXI1_WDATA_55_48_NIB6_CLB2PHY_WR_DQ4_5</td></tr>

<tr><td>TCELL20:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.AXI1_WDATA_47_40_NIB6_CLB2PHY_WR_DQ3_4</td></tr>

<tr><td>TCELL20:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.AXI1_WDATA_47_40_NIB6_CLB2PHY_WR_DQ3_1</td></tr>

<tr><td>TCELL20:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.AXI1_WDATA_47_40_NIB6_CLB2PHY_WR_DQ3_7</td></tr>

<tr><td>TCELL20:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA8</td></tr>

<tr><td>TCELL20:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA5</td></tr>

<tr><td>TCELL20:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.AXI1_WDATA_39_32_NIB6_CLB2PHY_WR_DQ2_2</td></tr>

<tr><td>TCELL20:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.AXI1_WDATA_39_32_NIB6_CLB2PHY_WR_DQ2_3</td></tr>

<tr><td>TCELL20:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.AXI1_WDATA_31_24_NIB6_CLB2PHY_WR_DQ1_6</td></tr>

<tr><td>TCELL20:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.AXI1_WDATA_31_24_NIB6_CLB2PHY_WR_DQ1_0</td></tr>

<tr><td>TCELL20:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.AXI1_WDATA_31_24_NIB6_CLB2PHY_WR_DQ1_5</td></tr>

<tr><td>TCELL20:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA3</td></tr>

<tr><td>TCELL20:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.AXI1_WDATA_63_56_NIB6_CLB2PHY_WR_DQ5_7</td></tr>

<tr><td>TCELL20:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA14</td></tr>

<tr><td>TCELL20:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA12</td></tr>

<tr><td>TCELL20:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA11</td></tr>

<tr><td>TCELL20:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.AXI1_WDATA_55_48_NIB6_CLB2PHY_WR_DQ4_4</td></tr>

<tr><td>TCELL20:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.AXI1_WDATA_55_48_NIB6_CLB2PHY_WR_DQ4_2</td></tr>

<tr><td>TCELL20:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.AXI1_WDATA_55_48_NIB6_CLB2PHY_WR_DQ4_1</td></tr>

<tr><td>TCELL20:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.AXI1_WDATA_55_48_NIB6_CLB2PHY_WR_DQ4_3</td></tr>

<tr><td>TCELL20:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.AXI1_WDATA_55_48_NIB6_CLB2PHY_WR_DQ4_7</td></tr>

<tr><td>TCELL20:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.AXI1_WDATA_47_40_NIB6_CLB2PHY_WR_DQ3_6</td></tr>

<tr><td>TCELL20:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.AXI1_WDATA_47_40_NIB6_CLB2PHY_WR_DQ3_2</td></tr>

<tr><td>TCELL20:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.AXI1_WDATA_47_40_NIB6_CLB2PHY_WR_DQ3_0</td></tr>

<tr><td>TCELL20:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.AXI1_WDATA_47_40_NIB6_CLB2PHY_WR_DQ3_3</td></tr>

<tr><td>TCELL20:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.AXI1_WDATA_47_40_NIB6_CLB2PHY_WR_DQ3_5</td></tr>

<tr><td>TCELL20:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA10</td></tr>

<tr><td>TCELL20:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA9</td></tr>

<tr><td>TCELL20:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA7</td></tr>

<tr><td>TCELL20:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA6</td></tr>

<tr><td>TCELL20:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.AXI1_WDATA_39_32_NIB6_CLB2PHY_WR_DQ2_6</td></tr>

<tr><td>TCELL20:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.AXI1_WDATA_39_32_NIB6_CLB2PHY_WR_DQ2_4</td></tr>

<tr><td>TCELL20:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.AXI1_WDATA_39_32_NIB6_CLB2PHY_WR_DQ2_0</td></tr>

<tr><td>TCELL20:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.AXI1_WDATA_39_32_NIB6_CLB2PHY_WR_DQ2_1</td></tr>

<tr><td>TCELL20:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.AXI1_WDATA_39_32_NIB6_CLB2PHY_WR_DQ2_5</td></tr>

<tr><td>TCELL20:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.AXI1_WDATA_39_32_NIB6_CLB2PHY_WR_DQ2_7</td></tr>

<tr><td>TCELL20:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.AXI1_WDATA_31_24_NIB6_CLB2PHY_WR_DQ1_4</td></tr>

<tr><td>TCELL20:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.AXI1_WDATA_31_24_NIB6_CLB2PHY_WR_DQ1_2</td></tr>

<tr><td>TCELL20:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.AXI1_WDATA_31_24_NIB6_CLB2PHY_WR_DQ1_1</td></tr>

<tr><td>TCELL20:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.AXI1_WDATA_31_24_NIB6_CLB2PHY_WR_DQ1_3</td></tr>

<tr><td>TCELL20:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.AXI1_WDATA_31_24_NIB6_CLB2PHY_WR_DQ1_7</td></tr>

<tr><td>TCELL20:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA4</td></tr>

<tr><td>TCELL20:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA2</td></tr>

<tr><td>TCELL20:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA1</td></tr>

<tr><td>TCELL21:OUT.3.TMIN</td><td>LPDDRMC.AXI1_RDATA_31_24_NIB6_PHY2CLB_RD_DQ1_4</td></tr>

<tr><td>TCELL21:OUT.4.TMIN</td><td>LPDDRMC.AXI1_RDATA_31_24_NIB6_PHY2CLB_RD_DQ1_2</td></tr>

<tr><td>TCELL21:OUT.5.TMIN</td><td>LPDDRMC.AXI1_RDATA_31_24_NIB6_PHY2CLB_RD_DQ1_0</td></tr>

<tr><td>TCELL21:OUT.6.TMIN</td><td>LPDDRMC.AXI1_RDATA_31_24_NIB6_PHY2CLB_RD_DQ1_1</td></tr>

<tr><td>TCELL21:OUT.7.TMIN</td><td>LPDDRMC.AXI1_RDATA_31_24_NIB6_PHY2CLB_RD_DQ1_3</td></tr>

<tr><td>TCELL21:OUT.8.TMIN</td><td>LPDDRMC.AXI1_RDATA_31_24_NIB6_PHY2CLB_RD_DQ1_5</td></tr>

<tr><td>TCELL21:OUT.9.TMIN</td><td>LPDDRMC.AXI1_RDATA_31_24_NIB6_PHY2CLB_RD_DQ1_7</td></tr>

<tr><td>TCELL21:OUT.10.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PREADY</td></tr>

<tr><td>TCELL21:OUT.11.TMIN</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PSLVERR</td></tr>

<tr><td>TCELL21:OUT.12.TMIN</td><td>LPDDRMC.AXI1_RDATA_23_16_NIB6_PHY2CLB_RD_DQ0_6</td></tr>

<tr><td>TCELL21:OUT.13.TMIN</td><td>LPDDRMC.AXI1_RDATA_23_16_NIB6_PHY2CLB_RD_DQ0_4</td></tr>

<tr><td>TCELL21:OUT.14.TMIN</td><td>LPDDRMC.AXI1_RDATA_23_16_NIB6_PHY2CLB_RD_DQ0_2</td></tr>

<tr><td>TCELL21:OUT.15.TMIN</td><td>LPDDRMC.AXI1_RDATA_23_16_NIB6_PHY2CLB_RD_DQ0_0</td></tr>

<tr><td>TCELL21:OUT.16.TMIN</td><td>LPDDRMC.AXI1_RDATA_23_16_NIB6_PHY2CLB_RD_DQ0_1</td></tr>

<tr><td>TCELL21:OUT.17.TMIN</td><td>LPDDRMC.AXI1_RDATA_23_16_NIB6_PHY2CLB_RD_DQ0_3</td></tr>

<tr><td>TCELL21:OUT.18.TMIN</td><td>LPDDRMC.AXI1_RDATA_23_16_NIB6_PHY2CLB_RD_DQ0_5</td></tr>

<tr><td>TCELL21:OUT.19.TMIN</td><td>LPDDRMC.AXI1_RDATA_23_16_NIB6_PHY2CLB_RD_DQ0_7</td></tr>

<tr><td>TCELL21:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ0_7</td></tr>

<tr><td>TCELL21:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ0_5</td></tr>

<tr><td>TCELL21:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ0_3</td></tr>

<tr><td>TCELL21:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ0_1</td></tr>

<tr><td>TCELL21:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ0_0</td></tr>

<tr><td>TCELL21:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ0_2</td></tr>

<tr><td>TCELL21:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ0_4</td></tr>

<tr><td>TCELL21:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ0_6</td></tr>

<tr><td>TCELL21:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ1_7</td></tr>

<tr><td>TCELL21:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ1_5</td></tr>

<tr><td>TCELL21:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ1_3</td></tr>

<tr><td>TCELL21:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ1_1</td></tr>

<tr><td>TCELL21:IMUX.BYP.6.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_IN_EXT3</td></tr>

<tr><td>TCELL21:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_IN5</td></tr>

<tr><td>TCELL21:IMUX.BYP.12.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_IN_EXT4</td></tr>

<tr><td>TCELL21:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.AXI1_WDATA_23_16_NIB6_CLB2PHY_WR_DQ0_4</td></tr>

<tr><td>TCELL21:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.AXI1_WDATA_23_16_NIB6_CLB2PHY_WR_DQ0_1</td></tr>

<tr><td>TCELL21:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.AXI1_WDATA_23_16_NIB6_CLB2PHY_WR_DQ0_7</td></tr>

<tr><td>TCELL21:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ0_3</td></tr>

<tr><td>TCELL21:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ0_2</td></tr>

<tr><td>TCELL21:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ1_7</td></tr>

<tr><td>TCELL21:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ1_1</td></tr>

<tr><td>TCELL21:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ1_4</td></tr>

<tr><td>TCELL21:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ2_5</td></tr>

<tr><td>TCELL21:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ2_0</td></tr>

<tr><td>TCELL21:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ2_6</td></tr>

<tr><td>TCELL21:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ3_3</td></tr>

<tr><td>TCELL21:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ3_2</td></tr>

<tr><td>TCELL21:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_RST</td></tr>

<tr><td>TCELL21:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_TXBIT_RST3</td></tr>

<tr><td>TCELL21:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_APB_FABRIC2BRIDGE_PWDATA0</td></tr>

<tr><td>TCELL21:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.AXI1_WDATA_23_16_NIB6_CLB2PHY_WR_DQ0_6</td></tr>

<tr><td>TCELL21:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.AXI1_WDATA_23_16_NIB6_CLB2PHY_WR_DQ0_2</td></tr>

<tr><td>TCELL21:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.AXI1_WDATA_23_16_NIB6_CLB2PHY_WR_DQ0_0</td></tr>

<tr><td>TCELL21:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.AXI1_WDATA_23_16_NIB6_CLB2PHY_WR_DQ0_3</td></tr>

<tr><td>TCELL21:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.AXI1_WDATA_23_16_NIB6_CLB2PHY_WR_DQ0_5</td></tr>

<tr><td>TCELL21:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ0_7</td></tr>

<tr><td>TCELL21:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ0_5</td></tr>

<tr><td>TCELL21:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ0_1</td></tr>

<tr><td>TCELL21:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ0_0</td></tr>

<tr><td>TCELL21:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ0_4</td></tr>

<tr><td>TCELL21:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ0_6</td></tr>

<tr><td>TCELL21:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ1_5</td></tr>

<tr><td>TCELL21:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ1_3</td></tr>

<tr><td>TCELL21:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ1_0</td></tr>

<tr><td>TCELL21:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ1_2</td></tr>

<tr><td>TCELL21:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ1_6</td></tr>

<tr><td>TCELL21:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ2_7</td></tr>

<tr><td>TCELL21:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ2_3</td></tr>

<tr><td>TCELL21:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ2_1</td></tr>

<tr><td>TCELL21:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ2_2</td></tr>

<tr><td>TCELL21:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ2_4</td></tr>

<tr><td>TCELL21:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ3_7</td></tr>

<tr><td>TCELL21:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ3_5</td></tr>

<tr><td>TCELL21:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ3_1</td></tr>

<tr><td>TCELL21:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ3_0</td></tr>

<tr><td>TCELL21:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ3_4</td></tr>

<tr><td>TCELL21:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ3_6</td></tr>

<tr><td>TCELL21:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_TXBIT_RST5</td></tr>

<tr><td>TCELL21:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_TXBIT_RST4</td></tr>

<tr><td>TCELL21:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_TXBIT_RST2</td></tr>

<tr><td>TCELL21:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_TXBIT_RST1</td></tr>

<tr><td>TCELL22:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ1_0</td></tr>

<tr><td>TCELL22:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ1_2</td></tr>

<tr><td>TCELL22:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ1_4</td></tr>

<tr><td>TCELL22:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ1_6</td></tr>

<tr><td>TCELL22:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ2_7</td></tr>

<tr><td>TCELL22:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ2_5</td></tr>

<tr><td>TCELL22:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ2_3</td></tr>

<tr><td>TCELL22:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ2_1</td></tr>

<tr><td>TCELL22:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ2_0</td></tr>

<tr><td>TCELL22:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ2_2</td></tr>

<tr><td>TCELL22:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ2_4</td></tr>

<tr><td>TCELL22:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ2_6</td></tr>

<tr><td>TCELL22:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ3_7</td></tr>

<tr><td>TCELL22:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ3_5</td></tr>

<tr><td>TCELL22:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ3_3</td></tr>

<tr><td>TCELL22:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ3_1</td></tr>

<tr><td>TCELL22:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ3_0</td></tr>

<tr><td>TCELL22:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ3_2</td></tr>

<tr><td>TCELL22:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ3_4</td></tr>

<tr><td>TCELL22:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ3_6</td></tr>

<tr><td>TCELL22:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ4_7</td></tr>

<tr><td>TCELL22:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ4_5</td></tr>

<tr><td>TCELL22:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ4_3</td></tr>

<tr><td>TCELL22:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ4_1</td></tr>

<tr><td>TCELL22:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ4_0</td></tr>

<tr><td>TCELL22:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ4_2</td></tr>

<tr><td>TCELL22:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ4_4</td></tr>

<tr><td>TCELL22:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ4_6</td></tr>

<tr><td>TCELL22:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ5_7</td></tr>

<tr><td>TCELL22:IMUX.CTRL.0</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2MC_DIV_CLK</td></tr>

<tr><td>TCELL22:IMUX.CTRL.1</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_CTRL_CLK</td></tr>

<tr><td>TCELL22:IMUX.CTRL.2</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_FIFO_CLK</td></tr>

<tr><td>TCELL22:IMUX.BYP.9.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_IN2</td></tr>

<tr><td>TCELL22:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_RXBIT_RST4</td></tr>

<tr><td>TCELL22:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_RXBIT_RST1</td></tr>

<tr><td>TCELL22:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WREN2</td></tr>

<tr><td>TCELL22:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_T_TXBIT5</td></tr>

<tr><td>TCELL22:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_T_TXBIT2</td></tr>

<tr><td>TCELL22:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_RDEN3</td></tr>

<tr><td>TCELL22:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ4_7</td></tr>

<tr><td>TCELL22:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ4_1</td></tr>

<tr><td>TCELL22:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ4_4</td></tr>

<tr><td>TCELL22:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>TCELL22:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_DYNAMIC_DCI_TS3</td></tr>

<tr><td>TCELL22:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_DYNAMIC_DCI_TS0</td></tr>

<tr><td>TCELL22:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IBUF_DISABLE3</td></tr>

<tr><td>TCELL22:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IBUF_DISABLE0</td></tr>

<tr><td>TCELL22:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CE4</td></tr>

<tr><td>TCELL22:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_TXBIT_RST0</td></tr>

<tr><td>TCELL22:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_RXBIT_RST5</td></tr>

<tr><td>TCELL22:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_RXBIT_RST3</td></tr>

<tr><td>TCELL22:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_RXBIT_RST2</td></tr>

<tr><td>TCELL22:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_RXBIT_RST0</td></tr>

<tr><td>TCELL22:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WREN3</td></tr>

<tr><td>TCELL22:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WREN1</td></tr>

<tr><td>TCELL22:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WREN0</td></tr>

<tr><td>TCELL22:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_T_TXBIT4</td></tr>

<tr><td>TCELL22:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_T_TXBIT3</td></tr>

<tr><td>TCELL22:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_T_TXBIT1</td></tr>

<tr><td>TCELL22:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_T_TXBIT0</td></tr>

<tr><td>TCELL22:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_RDEN2</td></tr>

<tr><td>TCELL22:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_RDEN1</td></tr>

<tr><td>TCELL22:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ4_5</td></tr>

<tr><td>TCELL22:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ4_3</td></tr>

<tr><td>TCELL22:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ4_0</td></tr>

<tr><td>TCELL22:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ4_2</td></tr>

<tr><td>TCELL22:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ4_6</td></tr>

<tr><td>TCELL22:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_RDEN0</td></tr>

<tr><td>TCELL22:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_DYNAMIC_DCI_TS5</td></tr>

<tr><td>TCELL22:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_DYNAMIC_DCI_TS4</td></tr>

<tr><td>TCELL22:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_DYNAMIC_DCI_TS2</td></tr>

<tr><td>TCELL22:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_DYNAMIC_DCI_TS1</td></tr>

<tr><td>TCELL22:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IBUF_DISABLE5</td></tr>

<tr><td>TCELL22:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IBUF_DISABLE4</td></tr>

<tr><td>TCELL22:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IBUF_DISABLE2</td></tr>

<tr><td>TCELL22:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IBUF_DISABLE1</td></tr>

<tr><td>TCELL22:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_DLYCTL_EN_VTC</td></tr>

<tr><td>TCELL22:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CE5</td></tr>

<tr><td>TCELL22:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CE3</td></tr>

<tr><td>TCELL22:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CE2</td></tr>

<tr><td>TCELL23:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ5_5</td></tr>

<tr><td>TCELL23:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ5_3</td></tr>

<tr><td>TCELL23:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ5_1</td></tr>

<tr><td>TCELL23:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ5_0</td></tr>

<tr><td>TCELL23:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ5_2</td></tr>

<tr><td>TCELL23:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ5_4</td></tr>

<tr><td>TCELL23:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_RD_DQ5_6</td></tr>

<tr><td>TCELL23:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>TCELL23:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_FIXDLY_RDY</td></tr>

<tr><td>TCELL23:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_PHY_RDY</td></tr>

<tr><td>TCELL23:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_GT_STATUS</td></tr>

<tr><td>TCELL23:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_MASTER_PD</td></tr>

<tr><td>TCELL23:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT53</td></tr>

<tr><td>TCELL23:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT52</td></tr>

<tr><td>TCELL23:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT51</td></tr>

<tr><td>TCELL23:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT50</td></tr>

<tr><td>TCELL23:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT49</td></tr>

<tr><td>TCELL23:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT48</td></tr>

<tr><td>TCELL23:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT47</td></tr>

<tr><td>TCELL23:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT46</td></tr>

<tr><td>TCELL23:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT45</td></tr>

<tr><td>TCELL23:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT44</td></tr>

<tr><td>TCELL23:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT43</td></tr>

<tr><td>TCELL23:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT42</td></tr>

<tr><td>TCELL23:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT41</td></tr>

<tr><td>TCELL23:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT40</td></tr>

<tr><td>TCELL23:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT39</td></tr>

<tr><td>TCELL23:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT38</td></tr>

<tr><td>TCELL23:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT37</td></tr>

<tr><td>TCELL23:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT8</td></tr>

<tr><td>TCELL23:IMUX.IMUX.0.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CE1</td></tr>

<tr><td>TCELL23:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_INC4</td></tr>

<tr><td>TCELL23:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_INC1</td></tr>

<tr><td>TCELL23:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ5_7</td></tr>

<tr><td>TCELL23:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ5_1</td></tr>

<tr><td>TCELL23:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ5_4</td></tr>

<tr><td>TCELL23:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_LD3</td></tr>

<tr><td>TCELL23:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_LD0</td></tr>

<tr><td>TCELL23:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN51</td></tr>

<tr><td>TCELL23:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN48</td></tr>

<tr><td>TCELL23:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN45</td></tr>

<tr><td>TCELL23:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN42</td></tr>

<tr><td>TCELL23:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN39</td></tr>

<tr><td>TCELL23:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN36</td></tr>

<tr><td>TCELL23:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN33</td></tr>

<tr><td>TCELL23:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN30</td></tr>

<tr><td>TCELL23:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CE0</td></tr>

<tr><td>TCELL23:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_INC5</td></tr>

<tr><td>TCELL23:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_INC3</td></tr>

<tr><td>TCELL23:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_INC2</td></tr>

<tr><td>TCELL23:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_INC0</td></tr>

<tr><td>TCELL23:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_LD5</td></tr>

<tr><td>TCELL23:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ5_5</td></tr>

<tr><td>TCELL23:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ5_3</td></tr>

<tr><td>TCELL23:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ5_0</td></tr>

<tr><td>TCELL23:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ5_2</td></tr>

<tr><td>TCELL23:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_WR_DQ5_6</td></tr>

<tr><td>TCELL23:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_LD4</td></tr>

<tr><td>TCELL23:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_LD2</td></tr>

<tr><td>TCELL23:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_LD1</td></tr>

<tr><td>TCELL23:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN53</td></tr>

<tr><td>TCELL23:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN52</td></tr>

<tr><td>TCELL23:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN50</td></tr>

<tr><td>TCELL23:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN49</td></tr>

<tr><td>TCELL23:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN47</td></tr>

<tr><td>TCELL23:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN46</td></tr>

<tr><td>TCELL23:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN44</td></tr>

<tr><td>TCELL23:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN43</td></tr>

<tr><td>TCELL23:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN41</td></tr>

<tr><td>TCELL23:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN40</td></tr>

<tr><td>TCELL23:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN38</td></tr>

<tr><td>TCELL23:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN37</td></tr>

<tr><td>TCELL23:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN35</td></tr>

<tr><td>TCELL23:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN34</td></tr>

<tr><td>TCELL23:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN32</td></tr>

<tr><td>TCELL23:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN31</td></tr>

<tr><td>TCELL23:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN29</td></tr>

<tr><td>TCELL23:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN28</td></tr>

<tr><td>TCELL24:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT36</td></tr>

<tr><td>TCELL24:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT35</td></tr>

<tr><td>TCELL24:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT34</td></tr>

<tr><td>TCELL24:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT33</td></tr>

<tr><td>TCELL24:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT32</td></tr>

<tr><td>TCELL24:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT31</td></tr>

<tr><td>TCELL24:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT30</td></tr>

<tr><td>TCELL24:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT29</td></tr>

<tr><td>TCELL24:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT28</td></tr>

<tr><td>TCELL24:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT27</td></tr>

<tr><td>TCELL24:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT26</td></tr>

<tr><td>TCELL24:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT25</td></tr>

<tr><td>TCELL24:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT24</td></tr>

<tr><td>TCELL24:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT23</td></tr>

<tr><td>TCELL24:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT22</td></tr>

<tr><td>TCELL24:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT21</td></tr>

<tr><td>TCELL24:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT20</td></tr>

<tr><td>TCELL24:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT19</td></tr>

<tr><td>TCELL24:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT18</td></tr>

<tr><td>TCELL24:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT17</td></tr>

<tr><td>TCELL24:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT16</td></tr>

<tr><td>TCELL24:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT15</td></tr>

<tr><td>TCELL24:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT14</td></tr>

<tr><td>TCELL24:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT13</td></tr>

<tr><td>TCELL24:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT12</td></tr>

<tr><td>TCELL24:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT11</td></tr>

<tr><td>TCELL24:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT10</td></tr>

<tr><td>TCELL24:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT9</td></tr>

<tr><td>TCELL24:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT8</td></tr>

<tr><td>TCELL24:IMUX.BYP.9.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT2</td></tr>

<tr><td>TCELL24:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_CSSD_TRIG9</td></tr>

<tr><td>TCELL24:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN25</td></tr>

<tr><td>TCELL24:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN22</td></tr>

<tr><td>TCELL24:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN19</td></tr>

<tr><td>TCELL24:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN16</td></tr>

<tr><td>TCELL24:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN13</td></tr>

<tr><td>TCELL24:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN10</td></tr>

<tr><td>TCELL24:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN7</td></tr>

<tr><td>TCELL24:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN4</td></tr>

<tr><td>TCELL24:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN1</td></tr>

<tr><td>TCELL24:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_SEL4</td></tr>

<tr><td>TCELL24:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_SEL1</td></tr>

<tr><td>TCELL24:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IDELAY_EN_VTC4</td></tr>

<tr><td>TCELL24:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IDELAY_EN_VTC1</td></tr>

<tr><td>TCELL24:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_ODELAY_EN_VTC4</td></tr>

<tr><td>TCELL24:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_ODELAY_EN_VTC1</td></tr>

<tr><td>TCELL24:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN27</td></tr>

<tr><td>TCELL24:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN26</td></tr>

<tr><td>TCELL24:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN24</td></tr>

<tr><td>TCELL24:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN23</td></tr>

<tr><td>TCELL24:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN21</td></tr>

<tr><td>TCELL24:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN20</td></tr>

<tr><td>TCELL24:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN18</td></tr>

<tr><td>TCELL24:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN17</td></tr>

<tr><td>TCELL24:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN15</td></tr>

<tr><td>TCELL24:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN14</td></tr>

<tr><td>TCELL24:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN12</td></tr>

<tr><td>TCELL24:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN11</td></tr>

<tr><td>TCELL24:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN9</td></tr>

<tr><td>TCELL24:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN8</td></tr>

<tr><td>TCELL24:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN6</td></tr>

<tr><td>TCELL24:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN5</td></tr>

<tr><td>TCELL24:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN3</td></tr>

<tr><td>TCELL24:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN2</td></tr>

<tr><td>TCELL24:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_CNTVALUEIN0</td></tr>

<tr><td>TCELL24:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_SEL5</td></tr>

<tr><td>TCELL24:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_SEL3</td></tr>

<tr><td>TCELL24:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_SEL2</td></tr>

<tr><td>TCELL24:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IODELAY_SEL0</td></tr>

<tr><td>TCELL24:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IDELAY_EN_VTC5</td></tr>

<tr><td>TCELL24:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IDELAY_EN_VTC3</td></tr>

<tr><td>TCELL24:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IDELAY_EN_VTC2</td></tr>

<tr><td>TCELL24:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_IDELAY_EN_VTC0</td></tr>

<tr><td>TCELL24:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_ODELAY_EN_VTC5</td></tr>

<tr><td>TCELL24:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_ODELAY_EN_VTC3</td></tr>

<tr><td>TCELL24:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_ODELAY_EN_VTC2</td></tr>

<tr><td>TCELL24:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_ODELAY_EN_VTC0</td></tr>

<tr><td>TCELL24:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_LP_RX_DIS_OR_TERM_EN2</td></tr>

<tr><td>TCELL25:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT7</td></tr>

<tr><td>TCELL25:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT6</td></tr>

<tr><td>TCELL25:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT5</td></tr>

<tr><td>TCELL25:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT4</td></tr>

<tr><td>TCELL25:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT3</td></tr>

<tr><td>TCELL25:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT2</td></tr>

<tr><td>TCELL25:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT1</td></tr>

<tr><td>TCELL25:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_IODELAY_CNTVALUEOUT0</td></tr>

<tr><td>TCELL25:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_IOB2CLB_DFT5</td></tr>

<tr><td>TCELL25:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_IOB2CLB_DFT4</td></tr>

<tr><td>TCELL25:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_IOB2CLB_DFT3</td></tr>

<tr><td>TCELL25:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_IOB2CLB_DFT2</td></tr>

<tr><td>TCELL25:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_IOB2CLB_DFT1</td></tr>

<tr><td>TCELL25:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_IOB2CLB_DFT0</td></tr>

<tr><td>TCELL25:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_LP_I_0_2</td></tr>

<tr><td>TCELL25:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_LP_I_0_1</td></tr>

<tr><td>TCELL25:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_LP_I_0_0</td></tr>

<tr><td>TCELL25:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_LP_I_1_2</td></tr>

<tr><td>TCELL25:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_LP_I_1_1</td></tr>

<tr><td>TCELL25:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_PHY2CLB_LP_I_1_0</td></tr>

<tr><td>TCELL25:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA15</td></tr>

<tr><td>TCELL25:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA14</td></tr>

<tr><td>TCELL25:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA13</td></tr>

<tr><td>TCELL25:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA12</td></tr>

<tr><td>TCELL25:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA11</td></tr>

<tr><td>TCELL25:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA10</td></tr>

<tr><td>TCELL25:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA9</td></tr>

<tr><td>TCELL25:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA8</td></tr>

<tr><td>TCELL25:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA7</td></tr>

<tr><td>TCELL25:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_LP_TX_T_OR_PD_EN_0_2</td></tr>

<tr><td>TCELL25:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_PD_EN_1_2</td></tr>

<tr><td>TCELL25:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_LP_TX_O_OR_PU_EN_0_2</td></tr>

<tr><td>TCELL25:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_LP_TX_O_OR_PU_EN_1_2</td></tr>

<tr><td>TCELL25:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_KEEPER_EN5</td></tr>

<tr><td>TCELL25:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_KEEPER_EN2</td></tr>

<tr><td>TCELL25:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_ADDR7</td></tr>

<tr><td>TCELL25:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_ADDR4</td></tr>

<tr><td>TCELL25:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_ADDR1</td></tr>

<tr><td>TCELL25:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA14</td></tr>

<tr><td>TCELL25:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA11</td></tr>

<tr><td>TCELL25:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA8</td></tr>

<tr><td>TCELL25:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA5</td></tr>

<tr><td>TCELL25:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA2</td></tr>

<tr><td>TCELL25:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_WR_EN</td></tr>

<tr><td>TCELL25:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_LP_RX_DIS_OR_TERM_EN1</td></tr>

<tr><td>TCELL25:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_LP_RX_DIS_OR_TERM_EN0</td></tr>

<tr><td>TCELL25:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_LP_TX_T_OR_PD_EN_0_1</td></tr>

<tr><td>TCELL25:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_LP_TX_T_OR_PD_EN_0_0</td></tr>

<tr><td>TCELL25:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_PD_EN_1_1</td></tr>

<tr><td>TCELL25:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_PD_EN_1_0</td></tr>

<tr><td>TCELL25:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_LP_TX_O_OR_PU_EN_0_1</td></tr>

<tr><td>TCELL25:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_LP_TX_O_OR_PU_EN_0_0</td></tr>

<tr><td>TCELL25:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_LP_TX_O_OR_PU_EN_1_1</td></tr>

<tr><td>TCELL25:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_LP_TX_O_OR_PU_EN_1_0</td></tr>

<tr><td>TCELL25:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_KEEPER_EN4</td></tr>

<tr><td>TCELL25:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_KEEPER_EN3</td></tr>

<tr><td>TCELL25:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_KEEPER_EN1</td></tr>

<tr><td>TCELL25:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2PHY_KEEPER_EN0</td></tr>

<tr><td>TCELL25:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_ADDR6</td></tr>

<tr><td>TCELL25:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_ADDR5</td></tr>

<tr><td>TCELL25:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_ADDR3</td></tr>

<tr><td>TCELL25:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_ADDR2</td></tr>

<tr><td>TCELL25:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_ADDR0</td></tr>

<tr><td>TCELL25:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA15</td></tr>

<tr><td>TCELL25:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA13</td></tr>

<tr><td>TCELL25:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA12</td></tr>

<tr><td>TCELL25:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA10</td></tr>

<tr><td>TCELL25:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA9</td></tr>

<tr><td>TCELL25:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA7</td></tr>

<tr><td>TCELL25:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA6</td></tr>

<tr><td>TCELL25:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA4</td></tr>

<tr><td>TCELL25:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA3</td></tr>

<tr><td>TCELL25:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA1</td></tr>

<tr><td>TCELL25:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_WR_DATA0</td></tr>

<tr><td>TCELL25:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_REF_RANK_EN_0_3</td></tr>

<tr><td>TCELL25:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_REF_RANK_EN_0_2</td></tr>

<tr><td>TCELL26:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA6</td></tr>

<tr><td>TCELL26:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA5</td></tr>

<tr><td>TCELL26:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA4</td></tr>

<tr><td>TCELL26:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA3</td></tr>

<tr><td>TCELL26:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA2</td></tr>

<tr><td>TCELL26:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA1</td></tr>

<tr><td>TCELL26:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_RIU2CLB_RD_DATA0</td></tr>

<tr><td>TCELL26:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_RIU2CLB_VALID</td></tr>

<tr><td>TCELL26:OUT.11.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_REF_USR_PORT_AVAILABLE</td></tr>

<tr><td>TCELL26:OUT.12.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_REF_ACK_0_3</td></tr>

<tr><td>TCELL26:OUT.13.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_REF_ACK_0_2</td></tr>

<tr><td>TCELL26:OUT.14.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_REF_ACK_0_1</td></tr>

<tr><td>TCELL26:OUT.15.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_REF_ACK_0_0</td></tr>

<tr><td>TCELL26:OUT.16.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_REF_ACK_1_1</td></tr>

<tr><td>TCELL26:OUT.17.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_REF_ACK_1_0</td></tr>

<tr><td>TCELL26:OUT.18.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_CAL_BUSY</td></tr>

<tr><td>TCELL26:OUT.19.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_CAL_DONE</td></tr>

<tr><td>TCELL26:OUT.20.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_DDRMC9</td></tr>

<tr><td>TCELL26:OUT.21.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_DDRMC8</td></tr>

<tr><td>TCELL26:OUT.22.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_DDRMC7</td></tr>

<tr><td>TCELL26:OUT.23.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_DDRMC6</td></tr>

<tr><td>TCELL26:OUT.24.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_DDRMC5</td></tr>

<tr><td>TCELL26:OUT.25.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_DDRMC4</td></tr>

<tr><td>TCELL26:OUT.26.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_DDRMC3</td></tr>

<tr><td>TCELL26:OUT.27.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_DDRMC2</td></tr>

<tr><td>TCELL26:OUT.28.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_DDRMC1</td></tr>

<tr><td>TCELL26:OUT.29.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_OUT_EXT_DDRMC0</td></tr>

<tr><td>TCELL26:OUT.30.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CNTRL_CHNL_OUT_EXT_DDRMC1</td></tr>

<tr><td>TCELL26:OUT.31.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CNTRL_CHNL_OUT_EXT_DDRMC0</td></tr>

<tr><td>TCELL26:IMUX.CTRL.0</td><td>LPDDRMC.IF_DMC_FABRIC_BLI2UB_TRACE_CLK</td></tr>

<tr><td>TCELL26:IMUX.BYP.9.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT9</td></tr>

<tr><td>TCELL26:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_IN9</td></tr>

<tr><td>TCELL26:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_REF_RANK_EN_1_1</td></tr>

<tr><td>TCELL26:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P10_CLB2RIU_NIBBLE_SEL</td></tr>

<tr><td>TCELL26:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_BLI2UB_TRACE_TREADY</td></tr>

<tr><td>TCELL26:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_BLOCK_PERIODIC_CAL</td></tr>

<tr><td>TCELL26:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_CSSD_TRIG_IN_N_EXT</td></tr>

<tr><td>TCELL26:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I23</td></tr>

<tr><td>TCELL26:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I20</td></tr>

<tr><td>TCELL26:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I17</td></tr>

<tr><td>TCELL26:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I14</td></tr>

<tr><td>TCELL26:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I11</td></tr>

<tr><td>TCELL26:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I8</td></tr>

<tr><td>TCELL26:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I5</td></tr>

<tr><td>TCELL26:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I2</td></tr>

<tr><td>TCELL26:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTRDCI_USR_RST</td></tr>

<tr><td>TCELL26:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ0_3</td></tr>

<tr><td>TCELL26:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_REF_RANK_EN_0_1</td></tr>

<tr><td>TCELL26:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_REF_RANK_EN_0_0</td></tr>

<tr><td>TCELL26:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_REF_RANK_EN_1_0</td></tr>

<tr><td>TCELL26:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_EXMON_CLEAR_IN</td></tr>

<tr><td>TCELL26:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_BLI2UB_TRIG</td></tr>

<tr><td>TCELL26:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_BLI2UB_ACK</td></tr>

<tr><td>TCELL26:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_BLI2UB_TRACE_RST_N</td></tr>

<tr><td>TCELL26:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_BLI2UB_UART_RX</td></tr>

<tr><td>TCELL26:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_BLI2ILA_TRIG</td></tr>

<tr><td>TCELL26:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_BLI2ILA_ACK</td></tr>

<tr><td>TCELL26:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2IOB_PUDC_B</td></tr>

<tr><td>TCELL26:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_RST_N</td></tr>

<tr><td>TCELL26:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I22</td></tr>

<tr><td>TCELL26:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I21</td></tr>

<tr><td>TCELL26:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I19</td></tr>

<tr><td>TCELL26:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I18</td></tr>

<tr><td>TCELL26:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I16</td></tr>

<tr><td>TCELL26:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I15</td></tr>

<tr><td>TCELL26:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I13</td></tr>

<tr><td>TCELL26:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I12</td></tr>

<tr><td>TCELL26:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I10</td></tr>

<tr><td>TCELL26:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I9</td></tr>

<tr><td>TCELL26:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I7</td></tr>

<tr><td>TCELL26:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I6</td></tr>

<tr><td>TCELL26:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I4</td></tr>

<tr><td>TCELL26:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I3</td></tr>

<tr><td>TCELL26:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I1</td></tr>

<tr><td>TCELL26:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CLB2CTR_DCI_TEST_I_CLOCK</td></tr>

<tr><td>TCELL26:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ0_7</td></tr>

<tr><td>TCELL26:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ0_5</td></tr>

<tr><td>TCELL26:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ0_1</td></tr>

<tr><td>TCELL26:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ0_0</td></tr>

<tr><td>TCELL27:OUT.3.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_CSSD_CLKSTP_BCAST</td></tr>

<tr><td>TCELL27:OUT.4.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_EXMON_CLEAR_OUT</td></tr>

<tr><td>TCELL27:OUT.5.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_LPDDRMC_SPARE1</td></tr>

<tr><td>TCELL27:OUT.6.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_UB2BLI_ACK</td></tr>

<tr><td>TCELL27:OUT.7.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_UB2BLI_TRIG</td></tr>

<tr><td>TCELL27:OUT.8.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_UB2BLI_TRACE_TDATA15</td></tr>

<tr><td>TCELL27:OUT.9.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_UB2BLI_TRACE_TDATA14</td></tr>

<tr><td>TCELL27:OUT.10.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_UB2BLI_TRACE_TDATA13</td></tr>

<tr><td>TCELL27:OUT.11.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_UB2BLI_TRACE_TDATA12</td></tr>

<tr><td>TCELL27:OUT.12.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_UB2BLI_TRACE_TDATA11</td></tr>

<tr><td>TCELL27:OUT.13.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_UB2BLI_TRACE_TDATA10</td></tr>

<tr><td>TCELL27:OUT.14.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_UB2BLI_TRACE_TDATA9</td></tr>

<tr><td>TCELL27:OUT.15.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_UB2BLI_TRACE_TDATA8</td></tr>

<tr><td>TCELL27:OUT.16.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_UB2BLI_TRACE_TDATA7</td></tr>

<tr><td>TCELL27:OUT.17.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_UB2BLI_TRACE_TDATA6</td></tr>

<tr><td>TCELL27:OUT.18.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_UB2BLI_TRACE_TDATA5</td></tr>

<tr><td>TCELL27:OUT.19.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_UB2BLI_TRACE_TDATA4</td></tr>

<tr><td>TCELL27:OUT.20.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_UB2BLI_TRACE_TDATA3</td></tr>

<tr><td>TCELL27:OUT.21.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_UB2BLI_TRACE_TDATA2</td></tr>

<tr><td>TCELL27:OUT.22.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_UB2BLI_TRACE_TDATA1</td></tr>

<tr><td>TCELL27:OUT.23.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_UB2BLI_TRACE_TDATA0</td></tr>

<tr><td>TCELL27:OUT.24.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_UB2BLI_TRACE_TVALID</td></tr>

<tr><td>TCELL27:OUT.25.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_UB2BLI_UART_TX</td></tr>

<tr><td>TCELL27:OUT.26.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_ILA2BLI_ACK</td></tr>

<tr><td>TCELL27:OUT.27.TMIN</td><td>LPDDRMC.IF_DMC_FABRIC_ILA2BLI_TRIG</td></tr>

<tr><td>TCELL27:OUT.29.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O21</td></tr>

<tr><td>TCELL27:OUT.30.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O23</td></tr>

<tr><td>TCELL27:OUT.31.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O22</td></tr>

<tr><td>TCELL27:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_EDT_UPDT_N_EXT</td></tr>

<tr><td>TCELL27:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ0_6</td></tr>

<tr><td>TCELL27:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ1_3</td></tr>

<tr><td>TCELL27:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ1_2</td></tr>

<tr><td>TCELL27:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ2_7</td></tr>

<tr><td>TCELL27:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ2_1</td></tr>

<tr><td>TCELL27:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ2_4</td></tr>

<tr><td>TCELL27:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ3_5</td></tr>

<tr><td>TCELL27:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ3_0</td></tr>

<tr><td>TCELL27:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ3_6</td></tr>

<tr><td>TCELL27:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ4_3</td></tr>

<tr><td>TCELL27:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ4_2</td></tr>

<tr><td>TCELL27:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_DYNAMIC_DCI_TS3</td></tr>

<tr><td>TCELL27:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_DYNAMIC_DCI_TS0</td></tr>

<tr><td>TCELL27:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IBUF_DISABLE3</td></tr>

<tr><td>TCELL27:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IBUF_DISABLE0</td></tr>

<tr><td>TCELL27:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ0_2</td></tr>

<tr><td>TCELL27:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ0_4</td></tr>

<tr><td>TCELL27:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ1_7</td></tr>

<tr><td>TCELL27:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ1_5</td></tr>

<tr><td>TCELL27:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ1_1</td></tr>

<tr><td>TCELL27:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ1_0</td></tr>

<tr><td>TCELL27:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ1_4</td></tr>

<tr><td>TCELL27:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ1_6</td></tr>

<tr><td>TCELL27:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ2_5</td></tr>

<tr><td>TCELL27:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ2_3</td></tr>

<tr><td>TCELL27:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ2_0</td></tr>

<tr><td>TCELL27:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ2_2</td></tr>

<tr><td>TCELL27:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ2_6</td></tr>

<tr><td>TCELL27:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ3_7</td></tr>

<tr><td>TCELL27:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ3_3</td></tr>

<tr><td>TCELL27:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ3_1</td></tr>

<tr><td>TCELL27:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ3_2</td></tr>

<tr><td>TCELL27:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ3_4</td></tr>

<tr><td>TCELL27:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ4_7</td></tr>

<tr><td>TCELL27:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ4_5</td></tr>

<tr><td>TCELL27:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ4_1</td></tr>

<tr><td>TCELL27:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ4_0</td></tr>

<tr><td>TCELL27:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ4_4</td></tr>

<tr><td>TCELL27:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ4_6</td></tr>

<tr><td>TCELL27:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_DYNAMIC_DCI_TS2</td></tr>

<tr><td>TCELL27:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_DYNAMIC_DCI_TS1</td></tr>

<tr><td>TCELL27:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IBUF_DISABLE5</td></tr>

<tr><td>TCELL27:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IBUF_DISABLE4</td></tr>

<tr><td>TCELL27:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IBUF_DISABLE2</td></tr>

<tr><td>TCELL27:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IBUF_DISABLE1</td></tr>

<tr><td>TCELL27:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_DLYCTL_EN_VTC</td></tr>

<tr><td>TCELL27:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CE5</td></tr>

<tr><td>TCELL28:OUT.3.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_LOCK</td></tr>

<tr><td>TCELL28:OUT.4.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O20</td></tr>

<tr><td>TCELL28:OUT.5.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O19</td></tr>

<tr><td>TCELL28:OUT.6.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O18</td></tr>

<tr><td>TCELL28:OUT.7.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O17</td></tr>

<tr><td>TCELL28:OUT.8.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O16</td></tr>

<tr><td>TCELL28:OUT.9.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O15</td></tr>

<tr><td>TCELL28:OUT.10.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O14</td></tr>

<tr><td>TCELL28:OUT.11.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O13</td></tr>

<tr><td>TCELL28:OUT.12.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O12</td></tr>

<tr><td>TCELL28:OUT.13.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O11</td></tr>

<tr><td>TCELL28:OUT.14.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O10</td></tr>

<tr><td>TCELL28:OUT.15.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O9</td></tr>

<tr><td>TCELL28:OUT.16.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O8</td></tr>

<tr><td>TCELL28:OUT.17.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O7</td></tr>

<tr><td>TCELL28:OUT.18.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O6</td></tr>

<tr><td>TCELL28:OUT.19.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O5</td></tr>

<tr><td>TCELL28:OUT.20.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O4</td></tr>

<tr><td>TCELL28:OUT.21.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O3</td></tr>

<tr><td>TCELL28:OUT.22.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O2</td></tr>

<tr><td>TCELL28:OUT.23.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O1</td></tr>

<tr><td>TCELL28:OUT.24.TMIN</td><td>LPDDRMC.IF_XPIO_DCI_FABRIC_DMC_OABUT_CTR2CLB_DCI_TEST_O0</td></tr>

<tr><td>TCELL28:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_PHY_RDY</td></tr>

<tr><td>TCELL28:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_GT_STATUS</td></tr>

<tr><td>TCELL28:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_MASTER_PD</td></tr>

<tr><td>TCELL28:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT53</td></tr>

<tr><td>TCELL28:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT52</td></tr>

<tr><td>TCELL28:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ0_7</td></tr>

<tr><td>TCELL28:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ0_5</td></tr>

<tr><td>TCELL28:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_COMP_IN3</td></tr>

<tr><td>TCELL28:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CE4</td></tr>

<tr><td>TCELL28:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ5_5</td></tr>

<tr><td>TCELL28:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ5_3</td></tr>

<tr><td>TCELL28:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CE3</td></tr>

<tr><td>TCELL28:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ5_1</td></tr>

<tr><td>TCELL28:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CE2</td></tr>

<tr><td>TCELL28:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CE1</td></tr>

<tr><td>TCELL28:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CE0</td></tr>

<tr><td>TCELL28:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ5_0</td></tr>

<tr><td>TCELL28:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_INC5</td></tr>

<tr><td>TCELL28:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ5_2</td></tr>

<tr><td>TCELL28:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ5_4</td></tr>

<tr><td>TCELL28:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_INC4</td></tr>

<tr><td>TCELL28:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ5_6</td></tr>

<tr><td>TCELL28:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_INC3</td></tr>

<tr><td>TCELL28:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WR_DQ5_7</td></tr>

<tr><td>TCELL29:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ0_3</td></tr>

<tr><td>TCELL29:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ0_1</td></tr>

<tr><td>TCELL29:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ0_0</td></tr>

<tr><td>TCELL29:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ0_2</td></tr>

<tr><td>TCELL29:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ0_4</td></tr>

<tr><td>TCELL29:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ0_6</td></tr>

<tr><td>TCELL29:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT51</td></tr>

<tr><td>TCELL29:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT50</td></tr>

<tr><td>TCELL29:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT49</td></tr>

<tr><td>TCELL29:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT48</td></tr>

<tr><td>TCELL29:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT47</td></tr>

<tr><td>TCELL29:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT46</td></tr>

<tr><td>TCELL29:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ1_7</td></tr>

<tr><td>TCELL29:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ1_5</td></tr>

<tr><td>TCELL29:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ1_3</td></tr>

<tr><td>TCELL29:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ1_1</td></tr>

<tr><td>TCELL29:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ1_0</td></tr>

<tr><td>TCELL29:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ1_2</td></tr>

<tr><td>TCELL29:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ1_4</td></tr>

<tr><td>TCELL29:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ1_6</td></tr>

<tr><td>TCELL29:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT45</td></tr>

<tr><td>TCELL29:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT44</td></tr>

<tr><td>TCELL29:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT43</td></tr>

<tr><td>TCELL29:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT42</td></tr>

<tr><td>TCELL29:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT41</td></tr>

<tr><td>TCELL29:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ2_7</td></tr>

<tr><td>TCELL29:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>TCELL29:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_FIXDLY_RDY</td></tr>

<tr><td>TCELL29:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ2_5</td></tr>

<tr><td>TCELL29:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT0</td></tr>

<tr><td>TCELL29:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_RST</td></tr>

<tr><td>TCELL29:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_INC1</td></tr>

<tr><td>TCELL29:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_INC0</td></tr>

<tr><td>TCELL29:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_TXBIT_RST5</td></tr>

<tr><td>TCELL29:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_LD5</td></tr>

<tr><td>TCELL29:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_TXBIT_RST4</td></tr>

<tr><td>TCELL29:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_LD4</td></tr>

<tr><td>TCELL29:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_TXBIT_RST3</td></tr>

<tr><td>TCELL29:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_LD3</td></tr>

<tr><td>TCELL29:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_TXBIT_RST2</td></tr>

<tr><td>TCELL29:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_LD2</td></tr>

<tr><td>TCELL29:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_TXBIT_RST1</td></tr>

<tr><td>TCELL29:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_LD1</td></tr>

<tr><td>TCELL29:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_TXBIT_RST0</td></tr>

<tr><td>TCELL29:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_LD0</td></tr>

<tr><td>TCELL29:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_INC2</td></tr>

<tr><td>TCELL30:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ2_3</td></tr>

<tr><td>TCELL30:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ2_1</td></tr>

<tr><td>TCELL30:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ2_0</td></tr>

<tr><td>TCELL30:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ2_2</td></tr>

<tr><td>TCELL30:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ2_4</td></tr>

<tr><td>TCELL30:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ2_6</td></tr>

<tr><td>TCELL30:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT40</td></tr>

<tr><td>TCELL30:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT39</td></tr>

<tr><td>TCELL30:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT38</td></tr>

<tr><td>TCELL30:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT37</td></tr>

<tr><td>TCELL30:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT36</td></tr>

<tr><td>TCELL30:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ3_7</td></tr>

<tr><td>TCELL30:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ3_5</td></tr>

<tr><td>TCELL30:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ3_3</td></tr>

<tr><td>TCELL30:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ3_1</td></tr>

<tr><td>TCELL30:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ3_0</td></tr>

<tr><td>TCELL30:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ3_2</td></tr>

<tr><td>TCELL30:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ3_4</td></tr>

<tr><td>TCELL30:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ3_6</td></tr>

<tr><td>TCELL30:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT35</td></tr>

<tr><td>TCELL30:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT34</td></tr>

<tr><td>TCELL30:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT33</td></tr>

<tr><td>TCELL30:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT32</td></tr>

<tr><td>TCELL30:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT31</td></tr>

<tr><td>TCELL30:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ4_7</td></tr>

<tr><td>TCELL30:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ4_5</td></tr>

<tr><td>TCELL30:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ4_3</td></tr>

<tr><td>TCELL30:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ4_1</td></tr>

<tr><td>TCELL30:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ4_0</td></tr>

<tr><td>TCELL30:IMUX.CTRL.0</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2MC_DIV_CLK</td></tr>

<tr><td>TCELL30:IMUX.CTRL.1</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_CTRL_CLK</td></tr>

<tr><td>TCELL30:IMUX.CTRL.2</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_FIFO_CLK</td></tr>

<tr><td>TCELL30:IMUX.BYP.9.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_CNTRL_CHNL_IN9</td></tr>

<tr><td>TCELL30:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_CSSD_TRIG4</td></tr>

<tr><td>TCELL30:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN53</td></tr>

<tr><td>TCELL30:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_RXBIT_RST4</td></tr>

<tr><td>TCELL30:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN52</td></tr>

<tr><td>TCELL30:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_RXBIT_RST3</td></tr>

<tr><td>TCELL30:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN51</td></tr>

<tr><td>TCELL30:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_RXBIT_RST2</td></tr>

<tr><td>TCELL30:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN50</td></tr>

<tr><td>TCELL30:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_RXBIT_RST1</td></tr>

<tr><td>TCELL30:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN49</td></tr>

<tr><td>TCELL30:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_RXBIT_RST0</td></tr>

<tr><td>TCELL30:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN48</td></tr>

<tr><td>TCELL30:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WREN3</td></tr>

<tr><td>TCELL30:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN47</td></tr>

<tr><td>TCELL30:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WREN2</td></tr>

<tr><td>TCELL30:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN46</td></tr>

<tr><td>TCELL30:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_RXBIT_RST5</td></tr>

<tr><td>TCELL31:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ4_2</td></tr>

<tr><td>TCELL31:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ4_4</td></tr>

<tr><td>TCELL31:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ4_6</td></tr>

<tr><td>TCELL31:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT30</td></tr>

<tr><td>TCELL31:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT29</td></tr>

<tr><td>TCELL31:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT28</td></tr>

<tr><td>TCELL31:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT27</td></tr>

<tr><td>TCELL31:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT26</td></tr>

<tr><td>TCELL31:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT17</td></tr>

<tr><td>TCELL31:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT16</td></tr>

<tr><td>TCELL31:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT15</td></tr>

<tr><td>TCELL31:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ5_7</td></tr>

<tr><td>TCELL31:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ5_5</td></tr>

<tr><td>TCELL31:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ5_3</td></tr>

<tr><td>TCELL31:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT14</td></tr>

<tr><td>TCELL31:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ5_1</td></tr>

<tr><td>TCELL31:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ5_0</td></tr>

<tr><td>TCELL31:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ5_2</td></tr>

<tr><td>TCELL31:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ5_4</td></tr>

<tr><td>TCELL31:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_RD_DQ5_6</td></tr>

<tr><td>TCELL31:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT13</td></tr>

<tr><td>TCELL31:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT25</td></tr>

<tr><td>TCELL31:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT12</td></tr>

<tr><td>TCELL31:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT24</td></tr>

<tr><td>TCELL31:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT11</td></tr>

<tr><td>TCELL31:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT23</td></tr>

<tr><td>TCELL31:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT10</td></tr>

<tr><td>TCELL31:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT22</td></tr>

<tr><td>TCELL31:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT9</td></tr>

<tr><td>TCELL31:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_IN_EXT9</td></tr>

<tr><td>TCELL31:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN45</td></tr>

<tr><td>TCELL31:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WREN0</td></tr>

<tr><td>TCELL31:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN44</td></tr>

<tr><td>TCELL31:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_T_TXBIT5</td></tr>

<tr><td>TCELL31:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN43</td></tr>

<tr><td>TCELL31:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_T_TXBIT4</td></tr>

<tr><td>TCELL31:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN42</td></tr>

<tr><td>TCELL31:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_T_TXBIT3</td></tr>

<tr><td>TCELL31:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN41</td></tr>

<tr><td>TCELL31:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_T_TXBIT2</td></tr>

<tr><td>TCELL31:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN40</td></tr>

<tr><td>TCELL31:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_T_TXBIT1</td></tr>

<tr><td>TCELL31:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN39</td></tr>

<tr><td>TCELL31:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_T_TXBIT0</td></tr>

<tr><td>TCELL31:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN38</td></tr>

<tr><td>TCELL31:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_WREN1</td></tr>

<tr><td>TCELL32:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT21</td></tr>

<tr><td>TCELL32:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT8</td></tr>

<tr><td>TCELL32:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT20</td></tr>

<tr><td>TCELL32:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT7</td></tr>

<tr><td>TCELL32:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT19</td></tr>

<tr><td>TCELL32:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT6</td></tr>

<tr><td>TCELL32:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT18</td></tr>

<tr><td>TCELL32:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT5</td></tr>

<tr><td>TCELL32:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT4</td></tr>

<tr><td>TCELL32:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT3</td></tr>

<tr><td>TCELL32:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT2</td></tr>

<tr><td>TCELL32:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT1</td></tr>

<tr><td>TCELL32:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_IODELAY_CNTVALUEOUT0</td></tr>

<tr><td>TCELL32:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_IOB2CLB_DFT5</td></tr>

<tr><td>TCELL32:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_IOB2CLB_DFT4</td></tr>

<tr><td>TCELL32:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_IOB2CLB_DFT3</td></tr>

<tr><td>TCELL32:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_IOB2CLB_DFT2</td></tr>

<tr><td>TCELL32:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_IOB2CLB_DFT1</td></tr>

<tr><td>TCELL32:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_IOB2CLB_DFT0</td></tr>

<tr><td>TCELL32:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_LP_I_0_2</td></tr>

<tr><td>TCELL32:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_LP_I_0_1</td></tr>

<tr><td>TCELL32:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_LP_I_0_0</td></tr>

<tr><td>TCELL32:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_LP_I_1_2</td></tr>

<tr><td>TCELL32:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_LP_I_1_1</td></tr>

<tr><td>TCELL32:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_PHY2CLB_LP_I_1_0</td></tr>

<tr><td>TCELL32:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA15</td></tr>

<tr><td>TCELL32:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA14</td></tr>

<tr><td>TCELL32:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA13</td></tr>

<tr><td>TCELL32:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_RIU2CLB_VALID</td></tr>

<tr><td>TCELL32:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_IN_EXT0</td></tr>

<tr><td>TCELL32:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_RDEN2</td></tr>

<tr><td>TCELL32:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN35</td></tr>

<tr><td>TCELL32:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>TCELL32:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN32</td></tr>

<tr><td>TCELL32:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN30</td></tr>

<tr><td>TCELL32:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN27</td></tr>

<tr><td>TCELL32:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN24</td></tr>

<tr><td>TCELL32:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN21</td></tr>

<tr><td>TCELL32:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN18</td></tr>

<tr><td>TCELL32:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN15</td></tr>

<tr><td>TCELL32:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN12</td></tr>

<tr><td>TCELL32:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN9</td></tr>

<tr><td>TCELL32:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN6</td></tr>

<tr><td>TCELL32:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN3</td></tr>

<tr><td>TCELL32:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN0</td></tr>

<tr><td>TCELL32:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_RDEN3</td></tr>

<tr><td>TCELL32:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN37</td></tr>

<tr><td>TCELL32:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN36</td></tr>

<tr><td>TCELL32:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_RDEN1</td></tr>

<tr><td>TCELL32:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_RDEN0</td></tr>

<tr><td>TCELL32:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN34</td></tr>

<tr><td>TCELL32:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN33</td></tr>

<tr><td>TCELL32:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_DYNAMIC_DCI_TS5</td></tr>

<tr><td>TCELL32:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_DYNAMIC_DCI_TS4</td></tr>

<tr><td>TCELL32:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN31</td></tr>

<tr><td>TCELL32:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN29</td></tr>

<tr><td>TCELL32:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN28</td></tr>

<tr><td>TCELL32:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN26</td></tr>

<tr><td>TCELL32:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN25</td></tr>

<tr><td>TCELL32:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN23</td></tr>

<tr><td>TCELL32:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN22</td></tr>

<tr><td>TCELL32:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN20</td></tr>

<tr><td>TCELL32:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN19</td></tr>

<tr><td>TCELL32:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN17</td></tr>

<tr><td>TCELL32:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN16</td></tr>

<tr><td>TCELL32:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN14</td></tr>

<tr><td>TCELL32:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN13</td></tr>

<tr><td>TCELL32:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN11</td></tr>

<tr><td>TCELL32:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN10</td></tr>

<tr><td>TCELL32:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN8</td></tr>

<tr><td>TCELL32:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN7</td></tr>

<tr><td>TCELL32:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN5</td></tr>

<tr><td>TCELL32:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN4</td></tr>

<tr><td>TCELL32:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN2</td></tr>

<tr><td>TCELL32:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_CNTVALUEIN1</td></tr>

<tr><td>TCELL32:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_SEL5</td></tr>

<tr><td>TCELL32:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_SEL4</td></tr>

<tr><td>TCELL33:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA12</td></tr>

<tr><td>TCELL33:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA11</td></tr>

<tr><td>TCELL33:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA10</td></tr>

<tr><td>TCELL33:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA9</td></tr>

<tr><td>TCELL33:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA8</td></tr>

<tr><td>TCELL33:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA7</td></tr>

<tr><td>TCELL33:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA6</td></tr>

<tr><td>TCELL33:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA5</td></tr>

<tr><td>TCELL33:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA4</td></tr>

<tr><td>TCELL33:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA3</td></tr>

<tr><td>TCELL33:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA2</td></tr>

<tr><td>TCELL33:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA1</td></tr>

<tr><td>TCELL33:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_RIU2CLB_RD_DATA0</td></tr>

<tr><td>TCELL33:OUT.16.TMIN</td><td>LPDDRMC.CFG2IOB_PUDC_B_O</td></tr>

<tr><td>TCELL33:OUT.18.TMIN</td><td>LPDDRMC.IJTAG_RESET_TAP_O</td></tr>

<tr><td>TCELL33:OUT.21.TMIN</td><td>LPDDRMC.CAPTURE_DR_O</td></tr>

<tr><td>TCELL33:OUT.22.TMIN</td><td>LPDDRMC.SELECT_DR_O</td></tr>

<tr><td>TCELL33:OUT.26.TMIN</td><td>LPDDRMC.IJTAG_TDO_OABUT</td></tr>

<tr><td>TCELL33:OUT.27.TMIN</td><td>LPDDRMC.IJTAG_TDO_RETURN_EXT</td></tr>

<tr><td>TCELL33:OUT.28.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_CNTRL_CHNL_OUT2</td></tr>

<tr><td>TCELL33:OUT.29.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_CNTRL_CHNL_OUT6</td></tr>

<tr><td>TCELL33:OUT.30.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_COMP_OUT10</td></tr>

<tr><td>TCELL33:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_CSSD_TRIG7</td></tr>

<tr><td>TCELL33:IMUX.IMUX.0.DELAY</td><td>ABUS_SWITCH_XP5IO0.TEST_ANALOGBUS_SEL_B</td></tr>

<tr><td>TCELL33:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_SEL1</td></tr>

<tr><td>TCELL33:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IDELAY_EN_VTC4</td></tr>

<tr><td>TCELL33:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IDELAY_EN_VTC1</td></tr>

<tr><td>TCELL33:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_ODELAY_EN_VTC4</td></tr>

<tr><td>TCELL33:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_ODELAY_EN_VTC1</td></tr>

<tr><td>TCELL33:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_LP_RX_DIS_OR_TERM_EN1</td></tr>

<tr><td>TCELL33:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_LP_TX_T_OR_PD_EN_0_1</td></tr>

<tr><td>TCELL33:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_PD_EN_1_1</td></tr>

<tr><td>TCELL33:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_LP_TX_O_OR_PU_EN_0_1</td></tr>

<tr><td>TCELL33:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_LP_TX_O_OR_PU_EN_1_1</td></tr>

<tr><td>TCELL33:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_KEEPER_EN4</td></tr>

<tr><td>TCELL33:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_KEEPER_EN1</td></tr>

<tr><td>TCELL33:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_ADDR6</td></tr>

<tr><td>TCELL33:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_ADDR3</td></tr>

<tr><td>TCELL33:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_ADDR0</td></tr>

<tr><td>TCELL33:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_SEL3</td></tr>

<tr><td>TCELL33:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_SEL2</td></tr>

<tr><td>TCELL33:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IODELAY_SEL0</td></tr>

<tr><td>TCELL33:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IDELAY_EN_VTC5</td></tr>

<tr><td>TCELL33:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IDELAY_EN_VTC3</td></tr>

<tr><td>TCELL33:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IDELAY_EN_VTC2</td></tr>

<tr><td>TCELL33:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_IDELAY_EN_VTC0</td></tr>

<tr><td>TCELL33:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_ODELAY_EN_VTC5</td></tr>

<tr><td>TCELL33:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_ODELAY_EN_VTC3</td></tr>

<tr><td>TCELL33:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_ODELAY_EN_VTC2</td></tr>

<tr><td>TCELL33:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_ODELAY_EN_VTC0</td></tr>

<tr><td>TCELL33:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_LP_RX_DIS_OR_TERM_EN2</td></tr>

<tr><td>TCELL33:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_LP_RX_DIS_OR_TERM_EN0</td></tr>

<tr><td>TCELL33:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_LP_TX_T_OR_PD_EN_0_2</td></tr>

<tr><td>TCELL33:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_LP_TX_T_OR_PD_EN_0_0</td></tr>

<tr><td>TCELL33:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_PD_EN_1_2</td></tr>

<tr><td>TCELL33:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_PD_EN_1_0</td></tr>

<tr><td>TCELL33:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_LP_TX_O_OR_PU_EN_0_2</td></tr>

<tr><td>TCELL33:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_LP_TX_O_OR_PU_EN_0_0</td></tr>

<tr><td>TCELL33:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_LP_TX_O_OR_PU_EN_1_2</td></tr>

<tr><td>TCELL33:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_LP_TX_O_OR_PU_EN_1_0</td></tr>

<tr><td>TCELL33:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_KEEPER_EN5</td></tr>

<tr><td>TCELL33:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_KEEPER_EN3</td></tr>

<tr><td>TCELL33:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_KEEPER_EN2</td></tr>

<tr><td>TCELL33:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2PHY_KEEPER_EN0</td></tr>

<tr><td>TCELL33:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_ADDR7</td></tr>

<tr><td>TCELL33:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_ADDR5</td></tr>

<tr><td>TCELL33:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_ADDR4</td></tr>

<tr><td>TCELL33:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_ADDR2</td></tr>

<tr><td>TCELL33:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_ADDR1</td></tr>

<tr><td>TCELL33:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA15</td></tr>

<tr><td>TCELL33:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA14</td></tr>

<tr><td>TCELL34:OUT.3.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_CNTRL_CHNL_OUT4</td></tr>

<tr><td>TCELL34:OUT.4.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_CNTRL_CHNL_OUT0</td></tr>

<tr><td>TCELL34:OUT.5.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_OUT7</td></tr>

<tr><td>TCELL34:OUT.6.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_DFX_UNEXPECTED_ACTIVATION6</td></tr>

<tr><td>TCELL34:OUT.7.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_DFX_UNEXPECTED_ACTIVATION4</td></tr>

<tr><td>TCELL34:OUT.8.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_COMP_OUT8</td></tr>

<tr><td>TCELL34:OUT.9.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_DFX_UNEXPECTED_ACTIVATION2</td></tr>

<tr><td>TCELL34:OUT.10.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_OUT9</td></tr>

<tr><td>TCELL34:OUT.11.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_CNTRL_CHNL_OUT10</td></tr>

<tr><td>TCELL34:OUT.12.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_DFX_UNEXPECTED_ACTIVATION0</td></tr>

<tr><td>TCELL34:OUT.13.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_DFX_UNEXPECTED_ACTIVATION8</td></tr>

<tr><td>TCELL34:OUT.14.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_DFX_UNEXPECTED_ACTIVATION10</td></tr>

<tr><td>TCELL34:OUT.15.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_COMP_OUT0</td></tr>

<tr><td>TCELL34:OUT.16.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_COMP_OUT2</td></tr>

<tr><td>TCELL34:OUT.17.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_OUT1</td></tr>

<tr><td>TCELL34:OUT.18.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_OUT5</td></tr>

<tr><td>TCELL34:OUT.19.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_OUT3</td></tr>

<tr><td>TCELL34:OUT.20.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_COMP_OUT4</td></tr>

<tr><td>TCELL34:OUT.21.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_CNTRL_CHNL_OUT8</td></tr>

<tr><td>TCELL34:OUT.22.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_COMP_OUT6</td></tr>

<tr><td>TCELL34:OUT.23.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_COMP_OUT3</td></tr>

<tr><td>TCELL34:OUT.24.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_COMP_OUT1</td></tr>

<tr><td>TCELL34:OUT.25.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_DFX_UNEXPECTED_ACTIVATION11</td></tr>

<tr><td>TCELL34:OUT.26.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_DFX_UNEXPECTED_ACTIVATION9</td></tr>

<tr><td>TCELL34:OUT.27.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_DFX_UNEXPECTED_ACTIVATION5</td></tr>

<tr><td>TCELL34:OUT.28.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_DFX_UNEXPECTED_ACTIVATION3</td></tr>

<tr><td>TCELL34:OUT.29.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_DFX_UNEXPECTED_ACTIVATION1</td></tr>

<tr><td>TCELL34:OUT.30.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_DFX_UNEXPECTED_ACTIVATION7</td></tr>

<tr><td>TCELL34:OUT.31.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_COMP_OUT5</td></tr>

<tr><td>TCELL34:IMUX.CTRL.0</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_FIFO_CLK</td></tr>

<tr><td>TCELL34:IMUX.CTRL.1</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_CTRL_CLK</td></tr>

<tr><td>TCELL34:IMUX.CTRL.2</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2MC_DIV_CLK</td></tr>

<tr><td>TCELL34:IMUX.BYP.8.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_COMP_IN1</td></tr>

<tr><td>TCELL34:IMUX.IMUX.0.DELAY</td><td>ABUS_SWITCH_XP5IO1.TEST_ANALOGBUS_SEL_B</td></tr>

<tr><td>TCELL34:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA11</td></tr>

<tr><td>TCELL34:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA8</td></tr>

<tr><td>TCELL34:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA5</td></tr>

<tr><td>TCELL34:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA2</td></tr>

<tr><td>TCELL34:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_WR_EN</td></tr>

<tr><td>TCELL34:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IJTAG_TDI_EXT</td></tr>

<tr><td>TCELL34:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_TXBIT_RST5</td></tr>

<tr><td>TCELL34:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_TXBIT_RST2</td></tr>

<tr><td>TCELL34:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_RXBIT_RST5</td></tr>

<tr><td>TCELL34:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_RXBIT_RST2</td></tr>

<tr><td>TCELL34:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WREN3</td></tr>

<tr><td>TCELL34:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WREN0</td></tr>

<tr><td>TCELL34:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA13</td></tr>

<tr><td>TCELL34:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA12</td></tr>

<tr><td>TCELL34:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA10</td></tr>

<tr><td>TCELL34:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA9</td></tr>

<tr><td>TCELL34:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA7</td></tr>

<tr><td>TCELL34:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA6</td></tr>

<tr><td>TCELL34:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA4</td></tr>

<tr><td>TCELL34:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA3</td></tr>

<tr><td>TCELL34:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA1</td></tr>

<tr><td>TCELL34:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_WR_DATA0</td></tr>

<tr><td>TCELL34:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P5_CLB2RIU_NIBBLE_SEL</td></tr>

<tr><td>TCELL34:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.CFG2IOB_PUDC_B</td></tr>

<tr><td>TCELL34:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IJTAG_RESET_TAP</td></tr>

<tr><td>TCELL34:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.CAPTURE_DR</td></tr>

<tr><td>TCELL34:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.SELECT_DR</td></tr>

<tr><td>TCELL34:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IJTAG_TDI_RETURN_EXT</td></tr>

<tr><td>TCELL34:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_RST</td></tr>

<tr><td>TCELL34:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_TXBIT_RST4</td></tr>

<tr><td>TCELL34:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_TXBIT_RST3</td></tr>

<tr><td>TCELL34:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_TXBIT_RST1</td></tr>

<tr><td>TCELL34:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_TXBIT_RST0</td></tr>

<tr><td>TCELL34:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_RXBIT_RST4</td></tr>

<tr><td>TCELL34:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_RXBIT_RST3</td></tr>

<tr><td>TCELL34:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_RXBIT_RST1</td></tr>

<tr><td>TCELL34:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_RXBIT_RST0</td></tr>

<tr><td>TCELL34:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WREN2</td></tr>

<tr><td>TCELL34:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WREN1</td></tr>

<tr><td>TCELL34:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_T_TXBIT5</td></tr>

<tr><td>TCELL34:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_T_TXBIT4</td></tr>

<tr><td>TCELL35:OUT.3.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_COMP_OUT7</td></tr>

<tr><td>TCELL35:OUT.4.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_COMP_OUT9</td></tr>

<tr><td>TCELL35:OUT.5.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_OUT0</td></tr>

<tr><td>TCELL35:OUT.6.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_OUT2</td></tr>

<tr><td>TCELL35:OUT.7.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_OUT4</td></tr>

<tr><td>TCELL35:OUT.8.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_OUT6</td></tr>

<tr><td>TCELL35:OUT.9.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_OUT8</td></tr>

<tr><td>TCELL35:OUT.10.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_OUT10</td></tr>

<tr><td>TCELL35:OUT.11.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_CNTRL_CHNL_OUT1</td></tr>

<tr><td>TCELL35:OUT.12.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_CNTRL_CHNL_OUT3</td></tr>

<tr><td>TCELL35:OUT.13.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_CNTRL_CHNL_OUT5</td></tr>

<tr><td>TCELL35:OUT.14.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_CNTRL_CHNL_OUT7</td></tr>

<tr><td>TCELL35:OUT.15.TMIN</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_PHY2CLB_SCAN_CNTRL_CHNL_OUT9</td></tr>

<tr><td>TCELL35:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>TCELL35:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_FIXDLY_RDY</td></tr>

<tr><td>TCELL35:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_PHY_RDY</td></tr>

<tr><td>TCELL35:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_GT_STATUS</td></tr>

<tr><td>TCELL35:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_MASTER_PD</td></tr>

<tr><td>TCELL35:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT53</td></tr>

<tr><td>TCELL35:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT52</td></tr>

<tr><td>TCELL35:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT51</td></tr>

<tr><td>TCELL35:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT50</td></tr>

<tr><td>TCELL35:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT49</td></tr>

<tr><td>TCELL35:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT48</td></tr>

<tr><td>TCELL35:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT47</td></tr>

<tr><td>TCELL35:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT46</td></tr>

<tr><td>TCELL35:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT45</td></tr>

<tr><td>TCELL35:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT44</td></tr>

<tr><td>TCELL35:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT43</td></tr>

<tr><td>TCELL35:IMUX.BYP.8.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT4</td></tr>

<tr><td>TCELL35:IMUX.IMUX.0.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_T_TXBIT3</td></tr>

<tr><td>TCELL35:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_T_TXBIT0</td></tr>

<tr><td>TCELL35:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_RDEN1</td></tr>

<tr><td>TCELL35:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_DYNAMIC_DCI_TS5</td></tr>

<tr><td>TCELL35:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_DYNAMIC_DCI_TS2</td></tr>

<tr><td>TCELL35:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IBUF_DISABLE5</td></tr>

<tr><td>TCELL35:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IBUF_DISABLE2</td></tr>

<tr><td>TCELL35:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_DLYCTL_EN_VTC</td></tr>

<tr><td>TCELL35:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CE3</td></tr>

<tr><td>TCELL35:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CE0</td></tr>

<tr><td>TCELL35:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_INC3</td></tr>

<tr><td>TCELL35:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_INC0</td></tr>

<tr><td>TCELL35:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_LD3</td></tr>

<tr><td>TCELL35:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_LD0</td></tr>

<tr><td>TCELL35:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN51</td></tr>

<tr><td>TCELL35:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN48</td></tr>

<tr><td>TCELL35:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_T_TXBIT2</td></tr>

<tr><td>TCELL35:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_T_TXBIT1</td></tr>

<tr><td>TCELL35:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_RDEN3</td></tr>

<tr><td>TCELL35:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_RDEN2</td></tr>

<tr><td>TCELL35:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_RDEN0</td></tr>

<tr><td>TCELL35:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>TCELL35:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_DYNAMIC_DCI_TS4</td></tr>

<tr><td>TCELL35:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_DYNAMIC_DCI_TS3</td></tr>

<tr><td>TCELL35:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_DYNAMIC_DCI_TS1</td></tr>

<tr><td>TCELL35:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_DYNAMIC_DCI_TS0</td></tr>

<tr><td>TCELL35:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IBUF_DISABLE4</td></tr>

<tr><td>TCELL35:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IBUF_DISABLE3</td></tr>

<tr><td>TCELL35:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IBUF_DISABLE1</td></tr>

<tr><td>TCELL35:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IBUF_DISABLE0</td></tr>

<tr><td>TCELL35:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CE5</td></tr>

<tr><td>TCELL35:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CE4</td></tr>

<tr><td>TCELL35:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CE2</td></tr>

<tr><td>TCELL35:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CE1</td></tr>

<tr><td>TCELL35:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_INC5</td></tr>

<tr><td>TCELL35:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_INC4</td></tr>

<tr><td>TCELL35:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_INC2</td></tr>

<tr><td>TCELL35:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_INC1</td></tr>

<tr><td>TCELL35:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_LD5</td></tr>

<tr><td>TCELL35:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_LD4</td></tr>

<tr><td>TCELL35:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_LD2</td></tr>

<tr><td>TCELL35:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_LD1</td></tr>

<tr><td>TCELL35:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN53</td></tr>

<tr><td>TCELL35:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN52</td></tr>

<tr><td>TCELL35:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN50</td></tr>

<tr><td>TCELL35:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN49</td></tr>

<tr><td>TCELL35:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN47</td></tr>

<tr><td>TCELL35:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN46</td></tr>

<tr><td>TCELL36:OUT.0.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT42</td></tr>

<tr><td>TCELL36:OUT.2.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT41</td></tr>

<tr><td>TCELL36:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT40</td></tr>

<tr><td>TCELL36:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT39</td></tr>

<tr><td>TCELL36:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT38</td></tr>

<tr><td>TCELL36:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT37</td></tr>

<tr><td>TCELL36:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT36</td></tr>

<tr><td>TCELL36:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT35</td></tr>

<tr><td>TCELL36:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT34</td></tr>

<tr><td>TCELL36:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT33</td></tr>

<tr><td>TCELL36:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT32</td></tr>

<tr><td>TCELL36:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT31</td></tr>

<tr><td>TCELL36:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT30</td></tr>

<tr><td>TCELL36:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT29</td></tr>

<tr><td>TCELL36:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT28</td></tr>

<tr><td>TCELL36:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT27</td></tr>

<tr><td>TCELL36:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT26</td></tr>

<tr><td>TCELL36:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT25</td></tr>

<tr><td>TCELL36:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT24</td></tr>

<tr><td>TCELL36:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT23</td></tr>

<tr><td>TCELL36:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT22</td></tr>

<tr><td>TCELL36:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT21</td></tr>

<tr><td>TCELL36:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT20</td></tr>

<tr><td>TCELL36:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT19</td></tr>

<tr><td>TCELL36:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT18</td></tr>

<tr><td>TCELL36:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT17</td></tr>

<tr><td>TCELL36:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT16</td></tr>

<tr><td>TCELL36:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT15</td></tr>

<tr><td>TCELL36:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT14</td></tr>

<tr><td>TCELL36:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT13</td></tr>

<tr><td>TCELL36:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT12</td></tr>

<tr><td>TCELL36:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN43</td></tr>

<tr><td>TCELL36:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN40</td></tr>

<tr><td>TCELL36:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN37</td></tr>

<tr><td>TCELL36:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN34</td></tr>

<tr><td>TCELL36:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN31</td></tr>

<tr><td>TCELL36:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN28</td></tr>

<tr><td>TCELL36:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN25</td></tr>

<tr><td>TCELL36:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN22</td></tr>

<tr><td>TCELL36:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN19</td></tr>

<tr><td>TCELL36:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN16</td></tr>

<tr><td>TCELL36:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN13</td></tr>

<tr><td>TCELL36:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN10</td></tr>

<tr><td>TCELL36:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN7</td></tr>

<tr><td>TCELL36:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN4</td></tr>

<tr><td>TCELL36:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN1</td></tr>

<tr><td>TCELL36:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN45</td></tr>

<tr><td>TCELL36:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN44</td></tr>

<tr><td>TCELL36:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN42</td></tr>

<tr><td>TCELL36:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN41</td></tr>

<tr><td>TCELL36:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN39</td></tr>

<tr><td>TCELL36:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN38</td></tr>

<tr><td>TCELL36:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN36</td></tr>

<tr><td>TCELL36:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN35</td></tr>

<tr><td>TCELL36:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN33</td></tr>

<tr><td>TCELL36:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN32</td></tr>

<tr><td>TCELL36:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN30</td></tr>

<tr><td>TCELL36:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN29</td></tr>

<tr><td>TCELL36:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN27</td></tr>

<tr><td>TCELL36:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN26</td></tr>

<tr><td>TCELL36:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN24</td></tr>

<tr><td>TCELL36:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN23</td></tr>

<tr><td>TCELL36:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN21</td></tr>

<tr><td>TCELL36:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN20</td></tr>

<tr><td>TCELL36:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN18</td></tr>

<tr><td>TCELL36:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN17</td></tr>

<tr><td>TCELL36:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN15</td></tr>

<tr><td>TCELL36:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN14</td></tr>

<tr><td>TCELL36:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN12</td></tr>

<tr><td>TCELL36:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN11</td></tr>

<tr><td>TCELL36:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN9</td></tr>

<tr><td>TCELL36:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN8</td></tr>

<tr><td>TCELL36:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN6</td></tr>

<tr><td>TCELL36:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN5</td></tr>

<tr><td>TCELL36:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN3</td></tr>

<tr><td>TCELL36:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN2</td></tr>

<tr><td>TCELL36:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_CNTVALUEIN0</td></tr>

<tr><td>TCELL36:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_SEL5</td></tr>

<tr><td>TCELL37:OUT.0.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT11</td></tr>

<tr><td>TCELL37:OUT.1.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT10</td></tr>

<tr><td>TCELL37:OUT.2.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT9</td></tr>

<tr><td>TCELL37:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT8</td></tr>

<tr><td>TCELL37:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT7</td></tr>

<tr><td>TCELL37:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT6</td></tr>

<tr><td>TCELL37:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT5</td></tr>

<tr><td>TCELL37:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT4</td></tr>

<tr><td>TCELL37:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT3</td></tr>

<tr><td>TCELL37:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT2</td></tr>

<tr><td>TCELL37:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT1</td></tr>

<tr><td>TCELL37:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_IODELAY_CNTVALUEOUT0</td></tr>

<tr><td>TCELL37:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_IOB2CLB_DFT5</td></tr>

<tr><td>TCELL37:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_IOB2CLB_DFT4</td></tr>

<tr><td>TCELL37:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_IOB2CLB_DFT3</td></tr>

<tr><td>TCELL37:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_IOB2CLB_DFT2</td></tr>

<tr><td>TCELL37:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_IOB2CLB_DFT1</td></tr>

<tr><td>TCELL37:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_IOB2CLB_DFT0</td></tr>

<tr><td>TCELL37:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_LP_I_0_2</td></tr>

<tr><td>TCELL37:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_LP_I_0_1</td></tr>

<tr><td>TCELL37:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_LP_I_0_0</td></tr>

<tr><td>TCELL37:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_LP_I_1_2</td></tr>

<tr><td>TCELL37:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_LP_I_1_1</td></tr>

<tr><td>TCELL37:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_LP_I_1_0</td></tr>

<tr><td>TCELL37:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA15</td></tr>

<tr><td>TCELL37:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA14</td></tr>

<tr><td>TCELL37:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA13</td></tr>

<tr><td>TCELL37:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA12</td></tr>

<tr><td>TCELL37:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA11</td></tr>

<tr><td>TCELL37:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA10</td></tr>

<tr><td>TCELL37:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA9</td></tr>

<tr><td>TCELL37:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA8</td></tr>

<tr><td>TCELL37:IMUX.BYP.7.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CNTRL_CHNL_IN_EXT_DDRMC1</td></tr>

<tr><td>TCELL37:IMUX.BYP.8.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_COMP_IN5</td></tr>

<tr><td>TCELL37:IMUX.IMUX.0.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_SEL4</td></tr>

<tr><td>TCELL37:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_SEL1</td></tr>

<tr><td>TCELL37:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IDELAY_EN_VTC4</td></tr>

<tr><td>TCELL37:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IDELAY_EN_VTC1</td></tr>

<tr><td>TCELL37:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_ODELAY_EN_VTC4</td></tr>

<tr><td>TCELL37:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_ODELAY_EN_VTC1</td></tr>

<tr><td>TCELL37:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_LP_RX_DIS_OR_TERM_EN1</td></tr>

<tr><td>TCELL37:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_LP_TX_T_OR_PD_EN_0_1</td></tr>

<tr><td>TCELL37:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ5_6</td></tr>

<tr><td>TCELL37:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ5_0</td></tr>

<tr><td>TCELL37:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ5_5</td></tr>

<tr><td>TCELL37:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ4_4</td></tr>

<tr><td>TCELL37:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ4_1</td></tr>

<tr><td>TCELL37:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ4_7</td></tr>

<tr><td>TCELL37:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ3_4</td></tr>

<tr><td>TCELL37:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ3_1</td></tr>

<tr><td>TCELL37:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_SEL3</td></tr>

<tr><td>TCELL37:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_SEL2</td></tr>

<tr><td>TCELL37:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IODELAY_SEL0</td></tr>

<tr><td>TCELL37:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IDELAY_EN_VTC5</td></tr>

<tr><td>TCELL37:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IDELAY_EN_VTC3</td></tr>

<tr><td>TCELL37:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IDELAY_EN_VTC2</td></tr>

<tr><td>TCELL37:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_IDELAY_EN_VTC0</td></tr>

<tr><td>TCELL37:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_ODELAY_EN_VTC5</td></tr>

<tr><td>TCELL37:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_ODELAY_EN_VTC3</td></tr>

<tr><td>TCELL37:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_ODELAY_EN_VTC2</td></tr>

<tr><td>TCELL37:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_ODELAY_EN_VTC0</td></tr>

<tr><td>TCELL37:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_LP_RX_DIS_OR_TERM_EN2</td></tr>

<tr><td>TCELL37:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_LP_RX_DIS_OR_TERM_EN0</td></tr>

<tr><td>TCELL37:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_LP_TX_T_OR_PD_EN_0_2</td></tr>

<tr><td>TCELL37:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_LP_TX_T_OR_PD_EN_0_0</td></tr>

<tr><td>TCELL37:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_NIBBLE_SEL</td></tr>

<tr><td>TCELL37:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ5_4</td></tr>

<tr><td>TCELL37:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ5_2</td></tr>

<tr><td>TCELL37:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ5_1</td></tr>

<tr><td>TCELL37:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ5_3</td></tr>

<tr><td>TCELL37:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ5_7</td></tr>

<tr><td>TCELL37:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ4_6</td></tr>

<tr><td>TCELL37:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ4_2</td></tr>

<tr><td>TCELL37:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ4_0</td></tr>

<tr><td>TCELL37:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ4_3</td></tr>

<tr><td>TCELL37:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ4_5</td></tr>

<tr><td>TCELL37:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_PD_EN_1_2</td></tr>

<tr><td>TCELL37:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ3_6</td></tr>

<tr><td>TCELL37:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ3_2</td></tr>

<tr><td>TCELL37:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ3_0</td></tr>

<tr><td>TCELL37:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ3_3</td></tr>

<tr><td>TCELL37:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ3_5</td></tr>

<tr><td>TCELL38:OUT.0.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA7</td></tr>

<tr><td>TCELL38:OUT.1.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA6</td></tr>

<tr><td>TCELL38:OUT.2.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA5</td></tr>

<tr><td>TCELL38:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA4</td></tr>

<tr><td>TCELL38:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA3</td></tr>

<tr><td>TCELL38:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA2</td></tr>

<tr><td>TCELL38:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA1</td></tr>

<tr><td>TCELL38:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_RIU2CLB_RD_DATA0</td></tr>

<tr><td>TCELL38:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_RIU2CLB_VALID</td></tr>

<tr><td>TCELL38:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ5_6</td></tr>

<tr><td>TCELL38:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ5_4</td></tr>

<tr><td>TCELL38:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ5_2</td></tr>

<tr><td>TCELL38:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ5_0</td></tr>

<tr><td>TCELL38:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ5_1</td></tr>

<tr><td>TCELL38:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ5_3</td></tr>

<tr><td>TCELL38:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ5_5</td></tr>

<tr><td>TCELL38:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ5_7</td></tr>

<tr><td>TCELL38:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ4_6</td></tr>

<tr><td>TCELL38:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ4_4</td></tr>

<tr><td>TCELL38:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ4_2</td></tr>

<tr><td>TCELL38:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ4_0</td></tr>

<tr><td>TCELL38:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ4_1</td></tr>

<tr><td>TCELL38:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ4_3</td></tr>

<tr><td>TCELL38:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ4_5</td></tr>

<tr><td>TCELL38:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ4_7</td></tr>

<tr><td>TCELL38:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ3_6</td></tr>

<tr><td>TCELL38:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ3_4</td></tr>

<tr><td>TCELL38:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ3_2</td></tr>

<tr><td>TCELL38:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ3_0</td></tr>

<tr><td>TCELL38:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ3_1</td></tr>

<tr><td>TCELL38:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ3_3</td></tr>

<tr><td>TCELL38:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ3_5</td></tr>

<tr><td>TCELL38:IMUX.CTRL.0</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2MC_DIV_CLK</td></tr>

<tr><td>TCELL38:IMUX.CTRL.1</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_FIFO_CLK</td></tr>

<tr><td>TCELL38:IMUX.CTRL.2</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_CTRL_CLK</td></tr>

<tr><td>TCELL38:IMUX.BYP.8.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_MODE_RST_N_EXT</td></tr>

<tr><td>TCELL38:IMUX.IMUX.0.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ3_7</td></tr>

<tr><td>TCELL38:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_LP_TX_O_OR_PU_EN_0_2</td></tr>

<tr><td>TCELL38:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_LP_TX_O_OR_PU_EN_1_2</td></tr>

<tr><td>TCELL38:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_KEEPER_EN5</td></tr>

<tr><td>TCELL38:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ2_6</td></tr>

<tr><td>TCELL38:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ2_0</td></tr>

<tr><td>TCELL38:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ2_5</td></tr>

<tr><td>TCELL38:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_KEEPER_EN1</td></tr>

<tr><td>TCELL38:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_ADDR6</td></tr>

<tr><td>TCELL38:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_ADDR3</td></tr>

<tr><td>TCELL38:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_ADDR0</td></tr>

<tr><td>TCELL38:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA13</td></tr>

<tr><td>TCELL38:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA10</td></tr>

<tr><td>TCELL38:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA7</td></tr>

<tr><td>TCELL38:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA4</td></tr>

<tr><td>TCELL38:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA1</td></tr>

<tr><td>TCELL38:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_PD_EN_1_1</td></tr>

<tr><td>TCELL38:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_PD_EN_1_0</td></tr>

<tr><td>TCELL38:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_LP_TX_O_OR_PU_EN_0_1</td></tr>

<tr><td>TCELL38:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_LP_TX_O_OR_PU_EN_0_0</td></tr>

<tr><td>TCELL38:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_LP_TX_O_OR_PU_EN_1_1</td></tr>

<tr><td>TCELL38:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_LP_TX_O_OR_PU_EN_1_0</td></tr>

<tr><td>TCELL38:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_KEEPER_EN4</td></tr>

<tr><td>TCELL38:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_KEEPER_EN3</td></tr>

<tr><td>TCELL38:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ2_4</td></tr>

<tr><td>TCELL38:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ2_2</td></tr>

<tr><td>TCELL38:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ2_1</td></tr>

<tr><td>TCELL38:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ2_3</td></tr>

<tr><td>TCELL38:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ2_7</td></tr>

<tr><td>TCELL38:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_KEEPER_EN2</td></tr>

<tr><td>TCELL38:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_KEEPER_EN0</td></tr>

<tr><td>TCELL38:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_ADDR7</td></tr>

<tr><td>TCELL38:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_ADDR5</td></tr>

<tr><td>TCELL38:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_ADDR4</td></tr>

<tr><td>TCELL38:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_ADDR2</td></tr>

<tr><td>TCELL38:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_ADDR1</td></tr>

<tr><td>TCELL38:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA15</td></tr>

<tr><td>TCELL38:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA14</td></tr>

<tr><td>TCELL38:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA12</td></tr>

<tr><td>TCELL38:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA11</td></tr>

<tr><td>TCELL38:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA9</td></tr>

<tr><td>TCELL38:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA8</td></tr>

<tr><td>TCELL38:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA6</td></tr>

<tr><td>TCELL38:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA5</td></tr>

<tr><td>TCELL38:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA3</td></tr>

<tr><td>TCELL38:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA2</td></tr>

<tr><td>TCELL38:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_WR_DATA0</td></tr>

<tr><td>TCELL38:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2RIU_WR_EN</td></tr>

<tr><td>TCELL39:OUT.0.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ3_7</td></tr>

<tr><td>TCELL39:OUT.1.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ2_6</td></tr>

<tr><td>TCELL39:OUT.2.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ2_4</td></tr>

<tr><td>TCELL39:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ2_2</td></tr>

<tr><td>TCELL39:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ2_0</td></tr>

<tr><td>TCELL39:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ2_1</td></tr>

<tr><td>TCELL39:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ2_3</td></tr>

<tr><td>TCELL39:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ2_5</td></tr>

<tr><td>TCELL39:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ2_7</td></tr>

<tr><td>TCELL39:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ1_6</td></tr>

<tr><td>TCELL39:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ1_4</td></tr>

<tr><td>TCELL39:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ1_2</td></tr>

<tr><td>TCELL39:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ1_0</td></tr>

<tr><td>TCELL39:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ1_1</td></tr>

<tr><td>TCELL39:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ1_3</td></tr>

<tr><td>TCELL39:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ1_5</td></tr>

<tr><td>TCELL39:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ1_7</td></tr>

<tr><td>TCELL39:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ0_6</td></tr>

<tr><td>TCELL39:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ0_4</td></tr>

<tr><td>TCELL39:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ0_2</td></tr>

<tr><td>TCELL39:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ0_0</td></tr>

<tr><td>TCELL39:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ0_1</td></tr>

<tr><td>TCELL39:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ0_3</td></tr>

<tr><td>TCELL39:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ0_5</td></tr>

<tr><td>TCELL39:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_PHY2CLB_RD_DQ0_7</td></tr>

<tr><td>TCELL39:OUT.25.TMIN</td><td>LPDDRMC.AXI0_RDATA_215_208_NIB3_PHY2CLB_RD_DQ0_7</td></tr>

<tr><td>TCELL39:OUT.26.TMIN</td><td>LPDDRMC.AXI0_RDATA_215_208_NIB3_PHY2CLB_RD_DQ0_5</td></tr>

<tr><td>TCELL39:OUT.27.TMIN</td><td>LPDDRMC.AXI0_RDATA_215_208_NIB3_PHY2CLB_RD_DQ0_3</td></tr>

<tr><td>TCELL39:OUT.28.TMIN</td><td>LPDDRMC.AXI0_RDATA_215_208_NIB3_PHY2CLB_RD_DQ0_1</td></tr>

<tr><td>TCELL39:OUT.29.TMIN</td><td>LPDDRMC.AXI0_RDATA_215_208_NIB3_PHY2CLB_RD_DQ0_0</td></tr>

<tr><td>TCELL39:OUT.30.TMIN</td><td>LPDDRMC.AXI0_RDATA_215_208_NIB3_PHY2CLB_RD_DQ0_2</td></tr>

<tr><td>TCELL39:OUT.31.TMIN</td><td>LPDDRMC.AXI0_RDATA_215_208_NIB3_PHY2CLB_RD_DQ0_4</td></tr>

<tr><td>TCELL39:IMUX.BYP.7.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_IN_EXT6</td></tr>

<tr><td>TCELL39:IMUX.BYP.8.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_CSSD_TRIG1</td></tr>

<tr><td>TCELL39:IMUX.BYP.9.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_MODE_RST_B</td></tr>

<tr><td>TCELL39:IMUX.IMUX.0.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ1_6</td></tr>

<tr><td>TCELL39:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ1_0</td></tr>

<tr><td>TCELL39:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ1_5</td></tr>

<tr><td>TCELL39:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ0_4</td></tr>

<tr><td>TCELL39:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ0_1</td></tr>

<tr><td>TCELL39:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ0_7</td></tr>

<tr><td>TCELL39:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.AXI0_WDATA_215_208_NIB3_CLB2PHY_WR_DQ0_3</td></tr>

<tr><td>TCELL39:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.AXI0_WDATA_215_208_NIB3_CLB2PHY_WR_DQ0_2</td></tr>

<tr><td>TCELL39:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.AXI0_WDATA_223_216_NIB3_CLB2PHY_WR_DQ1_7</td></tr>

<tr><td>TCELL39:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.AXI0_WDATA_223_216_NIB3_CLB2PHY_WR_DQ1_1</td></tr>

<tr><td>TCELL39:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.AXI0_WDATA_223_216_NIB3_CLB2PHY_WR_DQ1_4</td></tr>

<tr><td>TCELL39:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_TXBIT_RST5</td></tr>

<tr><td>TCELL39:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_TXBIT_RST2</td></tr>

<tr><td>TCELL39:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_RXBIT_RST5</td></tr>

<tr><td>TCELL39:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_RXBIT_RST2</td></tr>

<tr><td>TCELL39:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_DYNAMIC_DCI_TS5</td></tr>

<tr><td>TCELL39:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ1_4</td></tr>

<tr><td>TCELL39:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ1_2</td></tr>

<tr><td>TCELL39:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ1_1</td></tr>

<tr><td>TCELL39:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ1_3</td></tr>

<tr><td>TCELL39:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ1_7</td></tr>

<tr><td>TCELL39:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ0_6</td></tr>

<tr><td>TCELL39:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ0_2</td></tr>

<tr><td>TCELL39:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ0_0</td></tr>

<tr><td>TCELL39:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ0_3</td></tr>

<tr><td>TCELL39:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P4_CLB2PHY_WR_DQ0_5</td></tr>

<tr><td>TCELL39:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.AXI0_WDATA_215_208_NIB3_CLB2PHY_WR_DQ0_7</td></tr>

<tr><td>TCELL39:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.AXI0_WDATA_215_208_NIB3_CLB2PHY_WR_DQ0_5</td></tr>

<tr><td>TCELL39:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.AXI0_WDATA_215_208_NIB3_CLB2PHY_WR_DQ0_1</td></tr>

<tr><td>TCELL39:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.AXI0_WDATA_215_208_NIB3_CLB2PHY_WR_DQ0_0</td></tr>

<tr><td>TCELL39:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.AXI0_WDATA_215_208_NIB3_CLB2PHY_WR_DQ0_4</td></tr>

<tr><td>TCELL39:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.AXI0_WDATA_215_208_NIB3_CLB2PHY_WR_DQ0_6</td></tr>

<tr><td>TCELL39:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.AXI0_WDATA_223_216_NIB3_CLB2PHY_WR_DQ1_5</td></tr>

<tr><td>TCELL39:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.AXI0_WDATA_223_216_NIB3_CLB2PHY_WR_DQ1_3</td></tr>

<tr><td>TCELL39:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.AXI0_WDATA_223_216_NIB3_CLB2PHY_WR_DQ1_0</td></tr>

<tr><td>TCELL39:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.AXI0_WDATA_223_216_NIB3_CLB2PHY_WR_DQ1_2</td></tr>

<tr><td>TCELL39:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.AXI0_WDATA_223_216_NIB3_CLB2PHY_WR_DQ1_6</td></tr>

<tr><td>TCELL39:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_RST</td></tr>

<tr><td>TCELL39:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_TXBIT_RST4</td></tr>

<tr><td>TCELL39:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_TXBIT_RST3</td></tr>

<tr><td>TCELL39:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_TXBIT_RST1</td></tr>

<tr><td>TCELL39:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_TXBIT_RST0</td></tr>

<tr><td>TCELL39:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_RXBIT_RST4</td></tr>

<tr><td>TCELL39:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_RXBIT_RST3</td></tr>

<tr><td>TCELL39:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_RXBIT_RST1</td></tr>

<tr><td>TCELL39:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_RXBIT_RST0</td></tr>

<tr><td>TCELL39:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_DYNAMIC_DCI_TS4</td></tr>

<tr><td>TCELL39:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_DYNAMIC_DCI_TS3</td></tr>

<tr><td>TCELL40:OUT.0.TMIN</td><td>LPDDRMC.AXI0_RDATA_215_208_NIB3_PHY2CLB_RD_DQ0_6</td></tr>

<tr><td>TCELL40:OUT.1.TMIN</td><td>LPDDRMC.AXI0_RDATA_223_216_NIB3_PHY2CLB_RD_DQ1_7</td></tr>

<tr><td>TCELL40:OUT.2.TMIN</td><td>LPDDRMC.AXI0_RDATA_223_216_NIB3_PHY2CLB_RD_DQ1_5</td></tr>

<tr><td>TCELL40:OUT.3.TMIN</td><td>LPDDRMC.AXI0_RDATA_223_216_NIB3_PHY2CLB_RD_DQ1_3</td></tr>

<tr><td>TCELL40:OUT.4.TMIN</td><td>LPDDRMC.AXI0_RDATA_223_216_NIB3_PHY2CLB_RD_DQ1_1</td></tr>

<tr><td>TCELL40:OUT.5.TMIN</td><td>LPDDRMC.AXI0_RDATA_223_216_NIB3_PHY2CLB_RD_DQ1_0</td></tr>

<tr><td>TCELL40:OUT.6.TMIN</td><td>LPDDRMC.AXI0_RDATA_223_216_NIB3_PHY2CLB_RD_DQ1_2</td></tr>

<tr><td>TCELL40:OUT.7.TMIN</td><td>LPDDRMC.AXI0_RDATA_223_216_NIB3_PHY2CLB_RD_DQ1_4</td></tr>

<tr><td>TCELL40:OUT.8.TMIN</td><td>LPDDRMC.AXI0_RDATA_223_216_NIB3_PHY2CLB_RD_DQ1_6</td></tr>

<tr><td>TCELL40:OUT.9.TMIN</td><td>LPDDRMC.AXI0_RDATA_231_224_NIB3_PHY2CLB_RD_DQ2_7</td></tr>

<tr><td>TCELL40:OUT.10.TMIN</td><td>LPDDRMC.AXI0_RDATA_231_224_NIB3_PHY2CLB_RD_DQ2_5</td></tr>

<tr><td>TCELL40:OUT.11.TMIN</td><td>LPDDRMC.AXI0_RDATA_231_224_NIB3_PHY2CLB_RD_DQ2_3</td></tr>

<tr><td>TCELL40:OUT.12.TMIN</td><td>LPDDRMC.AXI0_RDATA_231_224_NIB3_PHY2CLB_RD_DQ2_1</td></tr>

<tr><td>TCELL40:OUT.13.TMIN</td><td>LPDDRMC.AXI0_RDATA_231_224_NIB3_PHY2CLB_RD_DQ2_0</td></tr>

<tr><td>TCELL40:OUT.14.TMIN</td><td>LPDDRMC.AXI0_RDATA_231_224_NIB3_PHY2CLB_RD_DQ2_2</td></tr>

<tr><td>TCELL40:OUT.15.TMIN</td><td>LPDDRMC.AXI0_RDATA_231_224_NIB3_PHY2CLB_RD_DQ2_4</td></tr>

<tr><td>TCELL40:OUT.16.TMIN</td><td>LPDDRMC.AXI0_RDATA_231_224_NIB3_PHY2CLB_RD_DQ2_6</td></tr>

<tr><td>TCELL40:OUT.17.TMIN</td><td>LPDDRMC.AXI0_RDATA_239_232_NIB3_PHY2CLB_RD_DQ3_7</td></tr>

<tr><td>TCELL40:OUT.18.TMIN</td><td>LPDDRMC.AXI0_RDATA_239_232_NIB3_PHY2CLB_RD_DQ3_5</td></tr>

<tr><td>TCELL40:OUT.19.TMIN</td><td>LPDDRMC.AXI0_RDATA_239_232_NIB3_PHY2CLB_RD_DQ3_3</td></tr>

<tr><td>TCELL40:OUT.20.TMIN</td><td>LPDDRMC.AXI0_RDATA_239_232_NIB3_PHY2CLB_RD_DQ3_1</td></tr>

<tr><td>TCELL40:OUT.21.TMIN</td><td>LPDDRMC.AXI0_RDATA_239_232_NIB3_PHY2CLB_RD_DQ3_0</td></tr>

<tr><td>TCELL40:OUT.22.TMIN</td><td>LPDDRMC.AXI0_RDATA_239_232_NIB3_PHY2CLB_RD_DQ3_2</td></tr>

<tr><td>TCELL40:OUT.23.TMIN</td><td>LPDDRMC.AXI0_RDATA_239_232_NIB3_PHY2CLB_RD_DQ3_4</td></tr>

<tr><td>TCELL40:OUT.24.TMIN</td><td>LPDDRMC.AXI0_RDATA_239_232_NIB3_PHY2CLB_RD_DQ3_6</td></tr>

<tr><td>TCELL40:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>TCELL40:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_PHY2CLB_FIXDLY_RDY</td></tr>

<tr><td>TCELL40:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_PHY2CLB_PHY_RDY</td></tr>

<tr><td>TCELL40:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_PHY2CLB_GT_STATUS</td></tr>

<tr><td>TCELL40:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_PHY2CLB_MASTER_PD</td></tr>

<tr><td>TCELL40:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_IOB2CLB_DFT5</td></tr>

<tr><td>TCELL40:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_IOB2CLB_DFT4</td></tr>

<tr><td>TCELL40:IMUX.BYP.7.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_CLK_B</td></tr>

<tr><td>TCELL40:IMUX.BYP.8.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_CSSD_TRIG6</td></tr>

<tr><td>TCELL40:IMUX.IMUX.0.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_DYNAMIC_DCI_TS2</td></tr>

<tr><td>TCELL40:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_IBUF_DISABLE5</td></tr>

<tr><td>TCELL40:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_IBUF_DISABLE2</td></tr>

<tr><td>TCELL40:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_CE5</td></tr>

<tr><td>TCELL40:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.AXI0_WDATA_231_224_NIB3_CLB2PHY_WR_DQ2_5</td></tr>

<tr><td>TCELL40:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.AXI0_WDATA_231_224_NIB3_CLB2PHY_WR_DQ2_0</td></tr>

<tr><td>TCELL40:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.AXI0_WDATA_231_224_NIB3_CLB2PHY_WR_DQ2_6</td></tr>

<tr><td>TCELL40:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_CE1</td></tr>

<tr><td>TCELL40:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_INC4</td></tr>

<tr><td>TCELL40:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_INC1</td></tr>

<tr><td>TCELL40:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_LD4</td></tr>

<tr><td>TCELL40:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_LD1</td></tr>

<tr><td>TCELL40:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_ODELAY_EN_VTC4</td></tr>

<tr><td>TCELL40:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_ODELAY_EN_VTC1</td></tr>

<tr><td>TCELL40:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_LP_RX_DIS_OR_TERM_EN1</td></tr>

<tr><td>TCELL40:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_LP_TX_T_OR_PD_EN_0_1</td></tr>

<tr><td>TCELL40:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_DYNAMIC_DCI_TS1</td></tr>

<tr><td>TCELL40:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_DYNAMIC_DCI_TS0</td></tr>

<tr><td>TCELL40:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_IBUF_DISABLE4</td></tr>

<tr><td>TCELL40:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_IBUF_DISABLE3</td></tr>

<tr><td>TCELL40:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_IBUF_DISABLE1</td></tr>

<tr><td>TCELL40:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_IBUF_DISABLE0</td></tr>

<tr><td>TCELL40:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_CE4</td></tr>

<tr><td>TCELL40:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.AXI0_WDATA_231_224_NIB3_CLB2PHY_WR_DQ2_7</td></tr>

<tr><td>TCELL40:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.AXI0_WDATA_231_224_NIB3_CLB2PHY_WR_DQ2_3</td></tr>

<tr><td>TCELL40:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.AXI0_WDATA_231_224_NIB3_CLB2PHY_WR_DQ2_1</td></tr>

<tr><td>TCELL40:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.AXI0_WDATA_231_224_NIB3_CLB2PHY_WR_DQ2_2</td></tr>

<tr><td>TCELL40:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.AXI0_WDATA_231_224_NIB3_CLB2PHY_WR_DQ2_4</td></tr>

<tr><td>TCELL40:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_CE3</td></tr>

<tr><td>TCELL40:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_CE2</td></tr>

<tr><td>TCELL40:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_CE0</td></tr>

<tr><td>TCELL40:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_INC5</td></tr>

<tr><td>TCELL40:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_INC3</td></tr>

<tr><td>TCELL40:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_INC2</td></tr>

<tr><td>TCELL40:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_INC0</td></tr>

<tr><td>TCELL40:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_LD5</td></tr>

<tr><td>TCELL40:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_LD3</td></tr>

<tr><td>TCELL40:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_LD2</td></tr>

<tr><td>TCELL40:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_IODELAY_LD0</td></tr>

<tr><td>TCELL40:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_ODELAY_EN_VTC5</td></tr>

<tr><td>TCELL40:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_ODELAY_EN_VTC3</td></tr>

<tr><td>TCELL40:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_ODELAY_EN_VTC2</td></tr>

<tr><td>TCELL40:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_ODELAY_EN_VTC0</td></tr>

<tr><td>TCELL40:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_LP_RX_DIS_OR_TERM_EN2</td></tr>

<tr><td>TCELL40:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_LP_RX_DIS_OR_TERM_EN0</td></tr>

<tr><td>TCELL40:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_LP_TX_T_OR_PD_EN_0_2</td></tr>

<tr><td>TCELL40:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_LP_TX_T_OR_PD_EN_0_0</td></tr>

<tr><td>TCELL40:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_LP_TX_O_OR_PU_EN_0_2</td></tr>

<tr><td>TCELL41:OUT.0.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_IOB2CLB_DFT3</td></tr>

<tr><td>TCELL41:OUT.1.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_IOB2CLB_DFT2</td></tr>

<tr><td>TCELL41:OUT.2.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_IOB2CLB_DFT1</td></tr>

<tr><td>TCELL41:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_IOB2CLB_DFT0</td></tr>

<tr><td>TCELL41:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_PHY2CLB_LP_I_0_2</td></tr>

<tr><td>TCELL41:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_PHY2CLB_LP_I_0_1</td></tr>

<tr><td>TCELL41:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_PHY2CLB_LP_I_0_0</td></tr>

<tr><td>TCELL41:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_PHY2CLB_LP_I_1_2</td></tr>

<tr><td>TCELL41:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_PHY2CLB_LP_I_1_1</td></tr>

<tr><td>TCELL41:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_PHY2CLB_LP_I_1_0</td></tr>

<tr><td>TCELL41:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_RIU2CLB_VALID</td></tr>

<tr><td>TCELL41:OUT.11.TMIN</td><td>LPDDRMC.AXI0_RDATA_247_240_NIB3_PHY2CLB_RD_DQ4_7</td></tr>

<tr><td>TCELL41:OUT.12.TMIN</td><td>LPDDRMC.AXI0_RDATA_247_240_NIB3_PHY2CLB_RD_DQ4_5</td></tr>

<tr><td>TCELL41:OUT.13.TMIN</td><td>LPDDRMC.AXI0_RDATA_247_240_NIB3_PHY2CLB_RD_DQ4_3</td></tr>

<tr><td>TCELL41:OUT.14.TMIN</td><td>LPDDRMC.AXI0_RDATA_247_240_NIB3_PHY2CLB_RD_DQ4_1</td></tr>

<tr><td>TCELL41:OUT.15.TMIN</td><td>LPDDRMC.AXI0_RDATA_247_240_NIB3_PHY2CLB_RD_DQ4_0</td></tr>

<tr><td>TCELL41:OUT.16.TMIN</td><td>LPDDRMC.AXI0_RDATA_247_240_NIB3_PHY2CLB_RD_DQ4_2</td></tr>

<tr><td>TCELL41:OUT.17.TMIN</td><td>LPDDRMC.AXI0_RDATA_247_240_NIB3_PHY2CLB_RD_DQ4_4</td></tr>

<tr><td>TCELL41:OUT.18.TMIN</td><td>LPDDRMC.AXI0_RDATA_247_240_NIB3_PHY2CLB_RD_DQ4_6</td></tr>

<tr><td>TCELL41:OUT.19.TMIN</td><td>LPDDRMC.AXI0_RDATA_255_248_NIB3_PHY2CLB_RD_DQ5_7</td></tr>

<tr><td>TCELL41:OUT.20.TMIN</td><td>LPDDRMC.AXI0_RDATA_255_248_NIB3_PHY2CLB_RD_DQ5_5</td></tr>

<tr><td>TCELL41:OUT.21.TMIN</td><td>LPDDRMC.AXI0_RDATA_255_248_NIB3_PHY2CLB_RD_DQ5_3</td></tr>

<tr><td>TCELL41:OUT.22.TMIN</td><td>LPDDRMC.AXI0_RDATA_255_248_NIB3_PHY2CLB_RD_DQ5_1</td></tr>

<tr><td>TCELL41:OUT.23.TMIN</td><td>LPDDRMC.AXI0_RDATA_255_248_NIB3_PHY2CLB_RD_DQ5_0</td></tr>

<tr><td>TCELL41:OUT.24.TMIN</td><td>LPDDRMC.AXI0_RDATA_255_248_NIB3_PHY2CLB_RD_DQ5_2</td></tr>

<tr><td>TCELL41:OUT.25.TMIN</td><td>LPDDRMC.AXI0_RDATA_255_248_NIB3_PHY2CLB_RD_DQ5_4</td></tr>

<tr><td>TCELL41:OUT.26.TMIN</td><td>LPDDRMC.AXI0_RDATA_255_248_NIB3_PHY2CLB_RD_DQ5_6</td></tr>

<tr><td>TCELL41:OUT.27.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT31</td></tr>

<tr><td>TCELL41:OUT.28.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT30</td></tr>

<tr><td>TCELL41:OUT.29.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT29</td></tr>

<tr><td>TCELL41:OUT.30.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT28</td></tr>

<tr><td>TCELL41:OUT.31.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT27</td></tr>

<tr><td>TCELL41:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_CNTRL_CHNL_IN4</td></tr>

<tr><td>TCELL41:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.AXI0_WDATA_239_232_NIB3_CLB2PHY_WR_DQ3_3</td></tr>

<tr><td>TCELL41:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.AXI0_WDATA_239_232_NIB3_CLB2PHY_WR_DQ3_2</td></tr>

<tr><td>TCELL41:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_LP_TX_O_OR_PU_EN_0_1</td></tr>

<tr><td>TCELL41:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.AXI0_WDATA_247_240_NIB3_CLB2PHY_WR_DQ4_3</td></tr>

<tr><td>TCELL41:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.AXI0_WDATA_247_240_NIB3_CLB2PHY_WR_DQ4_2</td></tr>

<tr><td>TCELL41:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.AXI0_WDATA_255_248_NIB3_CLB2PHY_WR_DQ5_7</td></tr>

<tr><td>TCELL41:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.AXI0_WDATA_255_248_NIB3_CLB2PHY_WR_DQ5_1</td></tr>

<tr><td>TCELL41:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.AXI0_WDATA_255_248_NIB3_CLB2PHY_WR_DQ5_4</td></tr>

<tr><td>TCELL41:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN30</td></tr>

<tr><td>TCELL41:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN27</td></tr>

<tr><td>TCELL41:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN24</td></tr>

<tr><td>TCELL41:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN21</td></tr>

<tr><td>TCELL41:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN18</td></tr>

<tr><td>TCELL41:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN15</td></tr>

<tr><td>TCELL41:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN12</td></tr>

<tr><td>TCELL41:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.AXI0_WDATA_239_232_NIB3_CLB2PHY_WR_DQ3_7</td></tr>

<tr><td>TCELL41:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.AXI0_WDATA_239_232_NIB3_CLB2PHY_WR_DQ3_5</td></tr>

<tr><td>TCELL41:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.AXI0_WDATA_239_232_NIB3_CLB2PHY_WR_DQ3_1</td></tr>

<tr><td>TCELL41:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.AXI0_WDATA_239_232_NIB3_CLB2PHY_WR_DQ3_0</td></tr>

<tr><td>TCELL41:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.AXI0_WDATA_239_232_NIB3_CLB2PHY_WR_DQ3_4</td></tr>

<tr><td>TCELL41:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.AXI0_WDATA_239_232_NIB3_CLB2PHY_WR_DQ3_6</td></tr>

<tr><td>TCELL41:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.AXI0_WDATA_247_240_NIB3_CLB2PHY_WR_DQ4_7</td></tr>

<tr><td>TCELL41:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.AXI0_WDATA_247_240_NIB3_CLB2PHY_WR_DQ4_5</td></tr>

<tr><td>TCELL41:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.AXI0_WDATA_247_240_NIB3_CLB2PHY_WR_DQ4_1</td></tr>

<tr><td>TCELL41:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.AXI0_WDATA_247_240_NIB3_CLB2PHY_WR_DQ4_0</td></tr>

<tr><td>TCELL41:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.AXI0_WDATA_247_240_NIB3_CLB2PHY_WR_DQ4_4</td></tr>

<tr><td>TCELL41:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.AXI0_WDATA_247_240_NIB3_CLB2PHY_WR_DQ4_6</td></tr>

<tr><td>TCELL41:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.AXI0_WDATA_255_248_NIB3_CLB2PHY_WR_DQ5_5</td></tr>

<tr><td>TCELL41:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.AXI0_WDATA_255_248_NIB3_CLB2PHY_WR_DQ5_3</td></tr>

<tr><td>TCELL41:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.AXI0_WDATA_255_248_NIB3_CLB2PHY_WR_DQ5_0</td></tr>

<tr><td>TCELL41:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.AXI0_WDATA_255_248_NIB3_CLB2PHY_WR_DQ5_2</td></tr>

<tr><td>TCELL41:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.AXI0_WDATA_255_248_NIB3_CLB2PHY_WR_DQ5_6</td></tr>

<tr><td>TCELL41:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN31</td></tr>

<tr><td>TCELL41:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN29</td></tr>

<tr><td>TCELL41:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN28</td></tr>

<tr><td>TCELL41:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN26</td></tr>

<tr><td>TCELL41:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN25</td></tr>

<tr><td>TCELL41:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN23</td></tr>

<tr><td>TCELL41:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN22</td></tr>

<tr><td>TCELL41:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN20</td></tr>

<tr><td>TCELL41:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN19</td></tr>

<tr><td>TCELL41:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN17</td></tr>

<tr><td>TCELL41:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN16</td></tr>

<tr><td>TCELL41:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN14</td></tr>

<tr><td>TCELL41:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN13</td></tr>

<tr><td>TCELL41:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN11</td></tr>

<tr><td>TCELL41:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN10</td></tr>

<tr><td>TCELL42:OUT.0.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT26</td></tr>

<tr><td>TCELL42:OUT.1.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT25</td></tr>

<tr><td>TCELL42:OUT.2.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT24</td></tr>

<tr><td>TCELL42:OUT.3.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT23</td></tr>

<tr><td>TCELL42:OUT.4.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT22</td></tr>

<tr><td>TCELL42:OUT.5.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT21</td></tr>

<tr><td>TCELL42:OUT.6.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT20</td></tr>

<tr><td>TCELL42:OUT.7.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT19</td></tr>

<tr><td>TCELL42:OUT.8.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT18</td></tr>

<tr><td>TCELL42:OUT.9.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT17</td></tr>

<tr><td>TCELL42:OUT.10.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT16</td></tr>

<tr><td>TCELL42:OUT.11.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT15</td></tr>

<tr><td>TCELL42:OUT.12.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT14</td></tr>

<tr><td>TCELL42:OUT.13.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT13</td></tr>

<tr><td>TCELL42:OUT.14.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT12</td></tr>

<tr><td>TCELL42:OUT.15.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT11</td></tr>

<tr><td>TCELL42:OUT.16.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT10</td></tr>

<tr><td>TCELL42:OUT.17.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT9</td></tr>

<tr><td>TCELL42:OUT.18.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT8</td></tr>

<tr><td>TCELL42:OUT.19.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT7</td></tr>

<tr><td>TCELL42:OUT.20.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT6</td></tr>

<tr><td>TCELL42:OUT.21.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT5</td></tr>

<tr><td>TCELL42:OUT.22.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT4</td></tr>

<tr><td>TCELL42:OUT.23.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT3</td></tr>

<tr><td>TCELL42:OUT.24.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT2</td></tr>

<tr><td>TCELL42:OUT.25.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT1</td></tr>

<tr><td>TCELL42:OUT.26.TMIN</td><td>LPDDRMC.MAXI_DCWDATA_31_0_NIB3_31_0_PHY2CLB_IODELAY_CNTVALUEOUT0</td></tr>

<tr><td>TCELL42:OUT.27.TMIN</td><td>LPDDRMC.MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT15</td></tr>

<tr><td>TCELL42:OUT.28.TMIN</td><td>LPDDRMC.MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT14</td></tr>

<tr><td>TCELL42:OUT.29.TMIN</td><td>LPDDRMC.MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT13</td></tr>

<tr><td>TCELL42:OUT.30.TMIN</td><td>LPDDRMC.MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT12</td></tr>

<tr><td>TCELL42:OUT.31.TMIN</td><td>LPDDRMC.MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT11</td></tr>

<tr><td>TCELL42:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_CNTRL_CHNL_IN5</td></tr>

<tr><td>TCELL42:IMUX.IMUX.0.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN9</td></tr>

<tr><td>TCELL42:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN6</td></tr>

<tr><td>TCELL42:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN3</td></tr>

<tr><td>TCELL42:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN0</td></tr>

<tr><td>TCELL42:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN19</td></tr>

<tr><td>TCELL42:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN16</td></tr>

<tr><td>TCELL42:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN13</td></tr>

<tr><td>TCELL42:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN10</td></tr>

<tr><td>TCELL42:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN7</td></tr>

<tr><td>TCELL42:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN4</td></tr>

<tr><td>TCELL42:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN1</td></tr>

<tr><td>TCELL42:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_27_22_NIB3_5_0_CLB2PHY_IDELAY_EN_VTC4</td></tr>

<tr><td>TCELL42:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_27_22_NIB3_5_0_CLB2PHY_IDELAY_EN_VTC1</td></tr>

<tr><td>TCELL42:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_30_28_NIB3_2_0_CLB2PHY_PD_EN_1_1</td></tr>

<tr><td>TCELL42:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA15</td></tr>

<tr><td>TCELL42:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA12</td></tr>

<tr><td>TCELL42:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN8</td></tr>

<tr><td>TCELL42:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN7</td></tr>

<tr><td>TCELL42:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN5</td></tr>

<tr><td>TCELL42:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN4</td></tr>

<tr><td>TCELL42:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN2</td></tr>

<tr><td>TCELL42:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.MAXI_DCRDATA_31_0_NIB3_31_0_CLB2PHY_IODELAY_CNTVALUEIN1</td></tr>

<tr><td>TCELL42:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN21</td></tr>

<tr><td>TCELL42:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN20</td></tr>

<tr><td>TCELL42:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN18</td></tr>

<tr><td>TCELL42:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN17</td></tr>

<tr><td>TCELL42:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN15</td></tr>

<tr><td>TCELL42:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN14</td></tr>

<tr><td>TCELL42:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN12</td></tr>

<tr><td>TCELL42:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN11</td></tr>

<tr><td>TCELL42:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN9</td></tr>

<tr><td>TCELL42:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN8</td></tr>

<tr><td>TCELL42:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN6</td></tr>

<tr><td>TCELL42:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN5</td></tr>

<tr><td>TCELL42:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN3</td></tr>

<tr><td>TCELL42:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN2</td></tr>

<tr><td>TCELL42:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_21_0_NIB3_53_32_CLB2PHY_IODELAY_CNTVALUEIN0</td></tr>

<tr><td>TCELL42:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_27_22_NIB3_5_0_CLB2PHY_IDELAY_EN_VTC5</td></tr>

<tr><td>TCELL42:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_27_22_NIB3_5_0_CLB2PHY_IDELAY_EN_VTC3</td></tr>

<tr><td>TCELL42:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_27_22_NIB3_5_0_CLB2PHY_IDELAY_EN_VTC2</td></tr>

<tr><td>TCELL42:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_27_22_NIB3_5_0_CLB2PHY_IDELAY_EN_VTC0</td></tr>

<tr><td>TCELL42:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_30_28_NIB3_2_0_CLB2PHY_PD_EN_1_2</td></tr>

<tr><td>TCELL42:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_30_28_NIB3_2_0_CLB2PHY_PD_EN_1_0</td></tr>

<tr><td>TCELL42:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.MAXI_ICRDATA_31_NIB3_CLB2RIU_WR_EN</td></tr>

<tr><td>TCELL42:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA14</td></tr>

<tr><td>TCELL42:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA13</td></tr>

<tr><td>TCELL42:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA11</td></tr>

<tr><td>TCELL42:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA10</td></tr>

<tr><td>TCELL43:OUT.2.TMIN</td><td>LPDDRMC.MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT10</td></tr>

<tr><td>TCELL43:OUT.3.TMIN</td><td>LPDDRMC.MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT9</td></tr>

<tr><td>TCELL43:OUT.4.TMIN</td><td>LPDDRMC.MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT8</td></tr>

<tr><td>TCELL43:OUT.5.TMIN</td><td>LPDDRMC.MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT7</td></tr>

<tr><td>TCELL43:OUT.6.TMIN</td><td>LPDDRMC.MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT6</td></tr>

<tr><td>TCELL43:OUT.7.TMIN</td><td>LPDDRMC.MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT5</td></tr>

<tr><td>TCELL43:OUT.8.TMIN</td><td>LPDDRMC.MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT4</td></tr>

<tr><td>TCELL43:OUT.9.TMIN</td><td>LPDDRMC.MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT3</td></tr>

<tr><td>TCELL43:OUT.10.TMIN</td><td>LPDDRMC.MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT2</td></tr>

<tr><td>TCELL43:OUT.11.TMIN</td><td>LPDDRMC.MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT1</td></tr>

<tr><td>TCELL43:OUT.12.TMIN</td><td>LPDDRMC.MAXI_ICARADDR_15_0_NIB3_47_32_PHY2CLB_IODELAY_CNTVALUEOUT0</td></tr>

<tr><td>TCELL43:OUT.13.TMIN</td><td>LPDDRMC.MAXI_ICARSIZE_2_0_NIB3_50_48_PHY2CLB_IODELAY_CNTVALUEOUT2</td></tr>

<tr><td>TCELL43:OUT.14.TMIN</td><td>LPDDRMC.MAXI_ICARSIZE_2_0_NIB3_50_48_PHY2CLB_IODELAY_CNTVALUEOUT1</td></tr>

<tr><td>TCELL43:OUT.15.TMIN</td><td>LPDDRMC.MAXI_ICARSIZE_2_0_NIB3_50_48_PHY2CLB_IODELAY_CNTVALUEOUT0</td></tr>

<tr><td>TCELL43:OUT.16.TMIN</td><td>LPDDRMC.MAXI_ICARBURST_1_0_NIB3_52_51_PHY2CLB_IODELAY_CNTVALUEOUT1</td></tr>

<tr><td>TCELL43:OUT.17.TMIN</td><td>LPDDRMC.MAXI_ICARBURST_1_0_NIB3_52_51_PHY2CLB_IODELAY_CNTVALUEOUT0</td></tr>

<tr><td>TCELL43:OUT.18.TMIN</td><td>LPDDRMC.MAXI_ICARVALID_NIB3_53_PHY2CLB_IODELAY_CNTVALUEOUT</td></tr>

<tr><td>TCELL43:OUT.19.TMIN</td><td>LPDDRMC.AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA15</td></tr>

<tr><td>TCELL43:OUT.20.TMIN</td><td>LPDDRMC.AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA14</td></tr>

<tr><td>TCELL43:OUT.21.TMIN</td><td>LPDDRMC.AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA13</td></tr>

<tr><td>TCELL43:OUT.22.TMIN</td><td>LPDDRMC.AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA12</td></tr>

<tr><td>TCELL43:OUT.23.TMIN</td><td>LPDDRMC.AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA11</td></tr>

<tr><td>TCELL43:OUT.24.TMIN</td><td>LPDDRMC.AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA10</td></tr>

<tr><td>TCELL43:OUT.25.TMIN</td><td>LPDDRMC.AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA9</td></tr>

<tr><td>TCELL43:OUT.26.TMIN</td><td>LPDDRMC.AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA8</td></tr>

<tr><td>TCELL43:OUT.27.TMIN</td><td>LPDDRMC.AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA7</td></tr>

<tr><td>TCELL43:OUT.28.TMIN</td><td>LPDDRMC.AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA6</td></tr>

<tr><td>TCELL43:OUT.29.TMIN</td><td>LPDDRMC.AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA5</td></tr>

<tr><td>TCELL43:OUT.30.TMIN</td><td>LPDDRMC.AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA4</td></tr>

<tr><td>TCELL43:OUT.31.TMIN</td><td>LPDDRMC.AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA3</td></tr>

<tr><td>TCELL43:IMUX.CTRL.0</td><td>LPDDRMC.IF_UBLAZE_FABRIC_BLI2UB_CLK</td></tr>

<tr><td>TCELL43:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_COMP_IN6</td></tr>

<tr><td>TCELL43:IMUX.IMUX.0.DELAY</td><td>LPDDRMC.AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA9</td></tr>

<tr><td>TCELL43:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA7</td></tr>

<tr><td>TCELL43:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA4</td></tr>

<tr><td>TCELL43:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA1</td></tr>

<tr><td>TCELL43:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.AXI0_WSTRB_31_24_NIB3_CLB2RIU_ADDR6</td></tr>

<tr><td>TCELL43:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.AXI0_WSTRB_31_24_NIB3_CLB2RIU_ADDR3</td></tr>

<tr><td>TCELL43:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.AXI0_WSTRB_31_24_NIB3_CLB2RIU_ADDR0</td></tr>

<tr><td>TCELL43:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.AXI0_AWADDR_36_33_NIB3_CLB2PHY_WREN1</td></tr>

<tr><td>TCELL43:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.AXI0_AWADDR_42_37_NIB3_CLB2PHY_T_TXBIT4</td></tr>

<tr><td>TCELL43:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.AXI0_AWADDR_42_37_NIB3_CLB2PHY_T_TXBIT1</td></tr>

<tr><td>TCELL43:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.AXI0_ARADDR_36_33_NIB3_CLB2PHY_RDEN3</td></tr>

<tr><td>TCELL43:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.AXI0_ARADDR_36_33_NIB3_CLB2PHY_RDEN0</td></tr>

<tr><td>TCELL43:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.AXI0_ARADDR_42_37_NIB3_CLB2PHY_IODELAY_SEL3</td></tr>

<tr><td>TCELL43:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.AXI0_ARADDR_42_37_NIB3_CLB2PHY_IODELAY_SEL0</td></tr>

<tr><td>TCELL43:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_LP_TX_O_OR_PU_EN_1_2</td></tr>

<tr><td>TCELL43:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_KEEPER_EN5</td></tr>

<tr><td>TCELL43:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA8</td></tr>

<tr><td>TCELL43:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2RIU_NIBBLE_SEL</td></tr>

<tr><td>TCELL43:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA6</td></tr>

<tr><td>TCELL43:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA5</td></tr>

<tr><td>TCELL43:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA3</td></tr>

<tr><td>TCELL43:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA2</td></tr>

<tr><td>TCELL43:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.AXI0_WDATA_207_192_NIB3_CLB2RIU_WR_DATA0</td></tr>

<tr><td>TCELL43:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.AXI0_WSTRB_31_24_NIB3_CLB2RIU_ADDR7</td></tr>

<tr><td>TCELL43:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.AXI0_WSTRB_31_24_NIB3_CLB2RIU_ADDR5</td></tr>

<tr><td>TCELL43:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.AXI0_WSTRB_31_24_NIB3_CLB2RIU_ADDR4</td></tr>

<tr><td>TCELL43:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.AXI0_WSTRB_31_24_NIB3_CLB2RIU_ADDR2</td></tr>

<tr><td>TCELL43:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.AXI0_WSTRB_31_24_NIB3_CLB2RIU_ADDR1</td></tr>

<tr><td>TCELL43:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.AXI0_AWADDR_36_33_NIB3_CLB2PHY_WREN3</td></tr>

<tr><td>TCELL43:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.AXI0_AWADDR_36_33_NIB3_CLB2PHY_WREN2</td></tr>

<tr><td>TCELL43:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.AXI0_AWADDR_36_33_NIB3_CLB2PHY_WREN0</td></tr>

<tr><td>TCELL43:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.AXI0_AWADDR_42_37_NIB3_CLB2PHY_T_TXBIT5</td></tr>

<tr><td>TCELL43:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.AXI0_AWADDR_42_37_NIB3_CLB2PHY_T_TXBIT3</td></tr>

<tr><td>TCELL43:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.AXI0_AWADDR_42_37_NIB3_CLB2PHY_T_TXBIT2</td></tr>

<tr><td>TCELL43:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.AXI0_AWADDR_42_37_NIB3_CLB2PHY_T_TXBIT0</td></tr>

<tr><td>TCELL43:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.AXI0_AWADDR_43_NIB3_CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>TCELL43:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.AXI0_ARADDR_36_33_NIB3_CLB2PHY_RDEN2</td></tr>

<tr><td>TCELL43:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.AXI0_ARADDR_36_33_NIB3_CLB2PHY_RDEN1</td></tr>

<tr><td>TCELL43:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.AXI0_ARADDR_42_37_NIB3_CLB2PHY_IODELAY_SEL5</td></tr>

<tr><td>TCELL43:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.AXI0_ARADDR_42_37_NIB3_CLB2PHY_IODELAY_SEL4</td></tr>

<tr><td>TCELL43:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.AXI0_ARADDR_42_37_NIB3_CLB2PHY_IODELAY_SEL2</td></tr>

<tr><td>TCELL43:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.AXI0_ARADDR_42_37_NIB3_CLB2PHY_IODELAY_SEL1</td></tr>

<tr><td>TCELL43:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.AXI0_ARADDR_43_NIB3_CLB2PHY_DLYCTL_EN_VTC</td></tr>

<tr><td>TCELL43:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_LP_TX_O_OR_PU_EN_0_0</td></tr>

<tr><td>TCELL43:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_LP_TX_O_OR_PU_EN_1_1</td></tr>

<tr><td>TCELL43:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_LP_TX_O_OR_PU_EN_1_0</td></tr>

<tr><td>TCELL43:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_KEEPER_EN4</td></tr>

<tr><td>TCELL43:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_KEEPER_EN3</td></tr>

<tr><td>TCELL44:OUT.3.TMIN</td><td>LPDDRMC.AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA2</td></tr>

<tr><td>TCELL44:OUT.4.TMIN</td><td>LPDDRMC.AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA1</td></tr>

<tr><td>TCELL44:OUT.5.TMIN</td><td>LPDDRMC.AXI0_RDATA_207_192_NIB3_RIU2CLB_RD_DATA0</td></tr>

<tr><td>TCELL44:OUT.6.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_IC_ARLEN2</td></tr>

<tr><td>TCELL44:OUT.7.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_IC_ARLEN1</td></tr>

<tr><td>TCELL44:OUT.8.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_IC_ARLEN0</td></tr>

<tr><td>TCELL44:OUT.9.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_IC_RREADY</td></tr>

<tr><td>TCELL44:OUT.10.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_DC_AWSIZE1</td></tr>

<tr><td>TCELL44:OUT.11.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_DC_AWVALID</td></tr>

<tr><td>TCELL44:OUT.12.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_DC_WLAST</td></tr>

<tr><td>TCELL44:OUT.13.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_DC_WVALID</td></tr>

<tr><td>TCELL44:OUT.14.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_DC_BREADY</td></tr>

<tr><td>TCELL44:OUT.15.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_DC_ARSIZE1</td></tr>

<tr><td>TCELL44:OUT.16.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_DC_ARBURST1</td></tr>

<tr><td>TCELL44:OUT.17.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_DC_ARVALID</td></tr>

<tr><td>TCELL44:OUT.18.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_DC_RREADY</td></tr>

<tr><td>TCELL44:OUT.19.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_UB_MISC_OUT1</td></tr>

<tr><td>TCELL44:OUT.20.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_UB_MISC_OUT0</td></tr>

<tr><td>TCELL44:OUT.21.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_UB2BLI_SELF_REF_DONE</td></tr>

<tr><td>TCELL44:OUT.22.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_UB2BLI_DRAM_POWER_OFF_DONE</td></tr>

<tr><td>TCELL44:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>TCELL44:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_PHY2CLB_FIXDLY_RDY</td></tr>

<tr><td>TCELL44:OUT.25.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_BSCAN_EXT_TDO</td></tr>

<tr><td>TCELL44:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_PHY2CLB_PHY_RDY</td></tr>

<tr><td>TCELL44:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_PHY2CLB_GT_STATUS</td></tr>

<tr><td>TCELL44:OUT.28.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_DC_ARBURST0</td></tr>

<tr><td>TCELL44:OUT.29.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_DC_ARSIZE0</td></tr>

<tr><td>TCELL44:OUT.30.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_DC_ARSIZE2</td></tr>

<tr><td>TCELL44:OUT.31.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_DC_AWSIZE0</td></tr>

<tr><td>TCELL44:IMUX.BYP.9.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_CNTRL_CHNL_IN6</td></tr>

<tr><td>TCELL44:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_COMP_IN4</td></tr>

<tr><td>TCELL44:IMUX.BYP.11.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_IN_EXT11</td></tr>

<tr><td>TCELL44:IMUX.IMUX.0.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_KEEPER_EN2</td></tr>

<tr><td>TCELL44:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_IC_ARREADY</td></tr>

<tr><td>TCELL44:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_IC_RRESP0</td></tr>

<tr><td>TCELL44:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_DC_WREADY</td></tr>

<tr><td>TCELL44:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_DC_BVALID</td></tr>

<tr><td>TCELL44:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_DC_RRESP1</td></tr>

<tr><td>TCELL44:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_BLI2UB_RST</td></tr>

<tr><td>TCELL44:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_UB_MISC_IN0</td></tr>

<tr><td>TCELL44:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_BSCAN_EXT_CAPTURE</td></tr>

<tr><td>TCELL44:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_BSCAN_EXT_SEL</td></tr>

<tr><td>TCELL44:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_BSCAN_EXT_TDI</td></tr>

<tr><td>TCELL44:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA15</td></tr>

<tr><td>TCELL44:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA12</td></tr>

<tr><td>TCELL44:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA9</td></tr>

<tr><td>TCELL44:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA6</td></tr>

<tr><td>TCELL44:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA3</td></tr>

<tr><td>TCELL44:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_KEEPER_EN1</td></tr>

<tr><td>TCELL44:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P3_CLB2PHY_KEEPER_EN0</td></tr>

<tr><td>TCELL44:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_IC_RLAST</td></tr>

<tr><td>TCELL44:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_IC_RRESP1</td></tr>

<tr><td>TCELL44:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_IC_RVALID</td></tr>

<tr><td>TCELL44:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_DC_AWREADY</td></tr>

<tr><td>TCELL44:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_DC_BRESP1</td></tr>

<tr><td>TCELL44:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_DC_BRESP0</td></tr>

<tr><td>TCELL44:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_DC_ARREADY</td></tr>

<tr><td>TCELL44:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_DC_RLAST</td></tr>

<tr><td>TCELL44:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_DC_RRESP0</td></tr>

<tr><td>TCELL44:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_DC_RVALID</td></tr>

<tr><td>TCELL44:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_UB_MISC_IN2</td></tr>

<tr><td>TCELL44:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_UB_MISC_IN1</td></tr>

<tr><td>TCELL44:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_BLI2UB_SELF_REF_REQ</td></tr>

<tr><td>TCELL44:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_BLI2UB_DRAM_POWER_OFF_REQ</td></tr>

<tr><td>TCELL44:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_BSCAN_EXT_DRCK</td></tr>

<tr><td>TCELL44:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_BSCAN_EXT_RESET</td></tr>

<tr><td>TCELL44:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_BSCAN_EXT_SHIFT</td></tr>

<tr><td>TCELL44:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_BSCAN_EXT_TCK</td></tr>

<tr><td>TCELL44:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_BSCAN_EXT_TMS</td></tr>

<tr><td>TCELL44:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_UBLAZE_FABRIC_BSCAN_EXT_UPDATE</td></tr>

<tr><td>TCELL44:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA14</td></tr>

<tr><td>TCELL44:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA13</td></tr>

<tr><td>TCELL44:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA11</td></tr>

<tr><td>TCELL44:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA10</td></tr>

<tr><td>TCELL44:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA8</td></tr>

<tr><td>TCELL44:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA7</td></tr>

<tr><td>TCELL44:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA5</td></tr>

<tr><td>TCELL44:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA4</td></tr>

<tr><td>TCELL44:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA2</td></tr>

<tr><td>TCELL44:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA1</td></tr>

<tr><td>TCELL45:OUT.3.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_DC_AWSIZE2</td></tr>

<tr><td>TCELL45:OUT.4.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_IC_ARLEN3</td></tr>

<tr><td>TCELL45:OUT.5.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_IC_ARLEN4</td></tr>

<tr><td>TCELL45:OUT.6.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_IC_ARLEN5</td></tr>

<tr><td>TCELL45:OUT.7.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_IC_ARLEN6</td></tr>

<tr><td>TCELL45:OUT.8.TMIN</td><td>LPDDRMC.IF_UBLAZE_FABRIC_M_AXI_IC_ARLEN7</td></tr>

<tr><td>TCELL45:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_PHY2CLB_MASTER_PD</td></tr>

<tr><td>TCELL45:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_IOB2CLB_DFT5</td></tr>

<tr><td>TCELL45:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_IOB2CLB_DFT4</td></tr>

<tr><td>TCELL45:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_IOB2CLB_DFT3</td></tr>

<tr><td>TCELL45:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_IOB2CLB_DFT2</td></tr>

<tr><td>TCELL45:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_IOB2CLB_DFT1</td></tr>

<tr><td>TCELL45:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_IOB2CLB_DFT0</td></tr>

<tr><td>TCELL45:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_PHY2CLB_LP_I_0_2</td></tr>

<tr><td>TCELL45:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_PHY2CLB_LP_I_0_1</td></tr>

<tr><td>TCELL45:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_PHY2CLB_LP_I_0_0</td></tr>

<tr><td>TCELL45:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_PHY2CLB_LP_I_1_2</td></tr>

<tr><td>TCELL45:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_PHY2CLB_LP_I_1_1</td></tr>

<tr><td>TCELL45:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_PHY2CLB_LP_I_1_0</td></tr>

<tr><td>TCELL45:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_RIU2CLB_VALID</td></tr>

<tr><td>TCELL45:OUT.24.TMIN</td><td>LPDDRMC.MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT15</td></tr>

<tr><td>TCELL45:OUT.25.TMIN</td><td>LPDDRMC.MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT14</td></tr>

<tr><td>TCELL45:OUT.26.TMIN</td><td>LPDDRMC.MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT13</td></tr>

<tr><td>TCELL45:OUT.27.TMIN</td><td>LPDDRMC.MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT12</td></tr>

<tr><td>TCELL45:OUT.28.TMIN</td><td>LPDDRMC.MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT11</td></tr>

<tr><td>TCELL45:OUT.29.TMIN</td><td>LPDDRMC.MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT10</td></tr>

<tr><td>TCELL45:OUT.30.TMIN</td><td>LPDDRMC.MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT9</td></tr>

<tr><td>TCELL45:OUT.31.TMIN</td><td>LPDDRMC.MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT8</td></tr>

<tr><td>TCELL45:IMUX.BYP.8.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_IN_EXT12</td></tr>

<tr><td>TCELL45:IMUX.BYP.9.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_CNTRL_CHNL_IN2</td></tr>

<tr><td>TCELL45:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_IN8</td></tr>

<tr><td>TCELL45:IMUX.BYP.11.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT7</td></tr>

<tr><td>TCELL45:IMUX.BYP.12.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_EDT_UPDT_B</td></tr>

<tr><td>TCELL45:IMUX.IMUX.0.DELAY</td><td>LPDDRMC.AXI0_WDATA_143_128_NIB2_CLB2RIU_WR_DATA0</td></tr>

<tr><td>TCELL45:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.AXI0_WSTRB_23_16_NIB2_CLB2RIU_ADDR5</td></tr>

<tr><td>TCELL45:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.AXI0_WSTRB_23_16_NIB2_CLB2RIU_ADDR2</td></tr>

<tr><td>TCELL45:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.AXI0_AWADDR_25_22_NIB2_CLB2PHY_WREN3</td></tr>

<tr><td>TCELL45:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.AXI0_AWADDR_25_22_NIB2_CLB2PHY_WREN0</td></tr>

<tr><td>TCELL45:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.AXI0_AWADDR_31_26_NIB2_CLB2PHY_T_TXBIT3</td></tr>

<tr><td>TCELL45:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.AXI0_AWADDR_31_26_NIB2_CLB2PHY_T_TXBIT0</td></tr>

<tr><td>TCELL45:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.AXI0_ARADDR_25_22_NIB2_CLB2PHY_RDEN2</td></tr>

<tr><td>TCELL45:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.AXI0_ARADDR_31_26_NIB2_CLB2PHY_IODELAY_SEL5</td></tr>

<tr><td>TCELL45:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.AXI0_ARADDR_31_26_NIB2_CLB2PHY_IODELAY_SEL2</td></tr>

<tr><td>TCELL45:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.AXI0_ARADDR_32_NIB2_CLB2PHY_DLYCTL_EN_VTC</td></tr>

<tr><td>TCELL45:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.AXI0_ARID_7_0_NIB2_7_0_CLB2PHY_IODELAY_CNTVALUEIN5</td></tr>

<tr><td>TCELL45:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.AXI0_ARID_7_0_NIB2_7_0_CLB2PHY_IODELAY_CNTVALUEIN2</td></tr>

<tr><td>TCELL45:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.AXI0_ARLEN_7_0_NIB2_15_8_CLB2PHY_IODELAY_CNTVALUEIN7</td></tr>

<tr><td>TCELL45:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.AXI0_ARLEN_7_0_NIB2_15_8_CLB2PHY_IODELAY_CNTVALUEIN4</td></tr>

<tr><td>TCELL45:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.AXI0_ARLEN_7_0_NIB2_15_8_CLB2PHY_IODELAY_CNTVALUEIN1</td></tr>

<tr><td>TCELL45:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.AXI0_WSTRB_23_16_NIB2_CLB2RIU_ADDR7</td></tr>

<tr><td>TCELL45:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.AXI0_WSTRB_23_16_NIB2_CLB2RIU_ADDR6</td></tr>

<tr><td>TCELL45:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.AXI0_WSTRB_23_16_NIB2_CLB2RIU_ADDR4</td></tr>

<tr><td>TCELL45:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.AXI0_WSTRB_23_16_NIB2_CLB2RIU_ADDR3</td></tr>

<tr><td>TCELL45:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.AXI0_WSTRB_23_16_NIB2_CLB2RIU_ADDR1</td></tr>

<tr><td>TCELL45:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.AXI0_WSTRB_23_16_NIB2_CLB2RIU_ADDR0</td></tr>

<tr><td>TCELL45:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.AXI0_AWADDR_25_22_NIB2_CLB2PHY_WREN2</td></tr>

<tr><td>TCELL45:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.AXI0_AWADDR_25_22_NIB2_CLB2PHY_WREN1</td></tr>

<tr><td>TCELL45:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.AXI0_AWADDR_31_26_NIB2_CLB2PHY_T_TXBIT5</td></tr>

<tr><td>TCELL45:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.AXI0_AWADDR_31_26_NIB2_CLB2PHY_T_TXBIT4</td></tr>

<tr><td>TCELL45:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.AXI0_AWADDR_31_26_NIB2_CLB2PHY_T_TXBIT2</td></tr>

<tr><td>TCELL45:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.AXI0_AWADDR_31_26_NIB2_CLB2PHY_T_TXBIT1</td></tr>

<tr><td>TCELL45:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.AXI0_AWADDR_32_NIB2_CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>TCELL45:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.AXI0_ARADDR_25_22_NIB2_CLB2PHY_RDEN3</td></tr>

<tr><td>TCELL45:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.AXI0_ARADDR_25_22_NIB2_CLB2PHY_RDEN1</td></tr>

<tr><td>TCELL45:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.AXI0_ARADDR_25_22_NIB2_CLB2PHY_RDEN0</td></tr>

<tr><td>TCELL45:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.AXI0_ARADDR_31_26_NIB2_CLB2PHY_IODELAY_SEL4</td></tr>

<tr><td>TCELL45:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.AXI0_ARADDR_31_26_NIB2_CLB2PHY_IODELAY_SEL3</td></tr>

<tr><td>TCELL45:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.AXI0_ARADDR_31_26_NIB2_CLB2PHY_IODELAY_SEL1</td></tr>

<tr><td>TCELL45:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.AXI0_ARADDR_31_26_NIB2_CLB2PHY_IODELAY_SEL0</td></tr>

<tr><td>TCELL45:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.AXI0_ARID_7_0_NIB2_7_0_CLB2PHY_IODELAY_CNTVALUEIN7</td></tr>

<tr><td>TCELL45:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.AXI0_ARID_7_0_NIB2_7_0_CLB2PHY_IODELAY_CNTVALUEIN6</td></tr>

<tr><td>TCELL45:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.AXI0_ARID_7_0_NIB2_7_0_CLB2PHY_IODELAY_CNTVALUEIN4</td></tr>

<tr><td>TCELL45:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.AXI0_ARID_7_0_NIB2_7_0_CLB2PHY_IODELAY_CNTVALUEIN3</td></tr>

<tr><td>TCELL45:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.AXI0_ARID_7_0_NIB2_7_0_CLB2PHY_IODELAY_CNTVALUEIN1</td></tr>

<tr><td>TCELL45:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.AXI0_ARID_7_0_NIB2_7_0_CLB2PHY_IODELAY_CNTVALUEIN0</td></tr>

<tr><td>TCELL45:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.AXI0_ARLEN_7_0_NIB2_15_8_CLB2PHY_IODELAY_CNTVALUEIN6</td></tr>

<tr><td>TCELL45:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.AXI0_ARLEN_7_0_NIB2_15_8_CLB2PHY_IODELAY_CNTVALUEIN5</td></tr>

<tr><td>TCELL45:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.AXI0_ARLEN_7_0_NIB2_15_8_CLB2PHY_IODELAY_CNTVALUEIN3</td></tr>

<tr><td>TCELL45:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.AXI0_ARLEN_7_0_NIB2_15_8_CLB2PHY_IODELAY_CNTVALUEIN2</td></tr>

<tr><td>TCELL45:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.AXI0_ARLEN_7_0_NIB2_15_8_CLB2PHY_IODELAY_CNTVALUEIN0</td></tr>

<tr><td>TCELL45:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.AXI0_ARUSER_10_0_NIB2_26_16_CLB2PHY_IODELAY_CNTVALUEIN10</td></tr>

<tr><td>TCELL46:OUT.3.TMIN</td><td>LPDDRMC.MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT7</td></tr>

<tr><td>TCELL46:OUT.4.TMIN</td><td>LPDDRMC.MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT6</td></tr>

<tr><td>TCELL46:OUT.5.TMIN</td><td>LPDDRMC.MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT5</td></tr>

<tr><td>TCELL46:OUT.6.TMIN</td><td>LPDDRMC.MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT4</td></tr>

<tr><td>TCELL46:OUT.7.TMIN</td><td>LPDDRMC.MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT3</td></tr>

<tr><td>TCELL46:OUT.8.TMIN</td><td>LPDDRMC.MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT2</td></tr>

<tr><td>TCELL46:OUT.9.TMIN</td><td>LPDDRMC.MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT1</td></tr>

<tr><td>TCELL46:OUT.10.TMIN</td><td>LPDDRMC.MAXI_DCAWADDR_15_0_NIB2_15_0_PHY2CLB_IODELAY_CNTVALUEOUT0</td></tr>

<tr><td>TCELL46:OUT.11.TMIN</td><td>LPDDRMC.MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT15</td></tr>

<tr><td>TCELL46:OUT.12.TMIN</td><td>LPDDRMC.MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT14</td></tr>

<tr><td>TCELL46:OUT.13.TMIN</td><td>LPDDRMC.MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT13</td></tr>

<tr><td>TCELL46:OUT.14.TMIN</td><td>LPDDRMC.MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT12</td></tr>

<tr><td>TCELL46:OUT.15.TMIN</td><td>LPDDRMC.MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT11</td></tr>

<tr><td>TCELL46:OUT.16.TMIN</td><td>LPDDRMC.MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT10</td></tr>

<tr><td>TCELL46:OUT.17.TMIN</td><td>LPDDRMC.MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT9</td></tr>

<tr><td>TCELL46:OUT.18.TMIN</td><td>LPDDRMC.MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT8</td></tr>

<tr><td>TCELL46:OUT.19.TMIN</td><td>LPDDRMC.MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT7</td></tr>

<tr><td>TCELL46:OUT.20.TMIN</td><td>LPDDRMC.MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT6</td></tr>

<tr><td>TCELL46:OUT.21.TMIN</td><td>LPDDRMC.MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT5</td></tr>

<tr><td>TCELL46:OUT.22.TMIN</td><td>LPDDRMC.MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT4</td></tr>

<tr><td>TCELL46:OUT.23.TMIN</td><td>LPDDRMC.MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT3</td></tr>

<tr><td>TCELL46:OUT.24.TMIN</td><td>LPDDRMC.MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT2</td></tr>

<tr><td>TCELL46:OUT.25.TMIN</td><td>LPDDRMC.MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT1</td></tr>

<tr><td>TCELL46:OUT.26.TMIN</td><td>LPDDRMC.MAXI_DCARADDR_15_0_NIB2_31_16_PHY2CLB_IODELAY_CNTVALUEOUT0</td></tr>

<tr><td>TCELL46:OUT.27.TMIN</td><td>LPDDRMC.MAXI_DCAWLEN_7_0_NIB2_39_32_PHY2CLB_IODELAY_CNTVALUEOUT7</td></tr>

<tr><td>TCELL46:OUT.28.TMIN</td><td>LPDDRMC.MAXI_DCAWLEN_7_0_NIB2_39_32_PHY2CLB_IODELAY_CNTVALUEOUT6</td></tr>

<tr><td>TCELL46:OUT.29.TMIN</td><td>LPDDRMC.MAXI_DCAWLEN_7_0_NIB2_39_32_PHY2CLB_IODELAY_CNTVALUEOUT5</td></tr>

<tr><td>TCELL46:OUT.30.TMIN</td><td>LPDDRMC.MAXI_DCAWLEN_7_0_NIB2_39_32_PHY2CLB_IODELAY_CNTVALUEOUT4</td></tr>

<tr><td>TCELL46:OUT.31.TMIN</td><td>LPDDRMC.MAXI_DCAWLEN_7_0_NIB2_39_32_PHY2CLB_IODELAY_CNTVALUEOUT3</td></tr>

<tr><td>TCELL46:IMUX.CTRL.0</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2MC_DIV_CLK</td></tr>

<tr><td>TCELL46:IMUX.CTRL.1</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_FIFO_CLK</td></tr>

<tr><td>TCELL46:IMUX.CTRL.2</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_CTRL_CLK</td></tr>

<tr><td>TCELL46:IMUX.IMUX.0.DELAY</td><td>LPDDRMC.AXI0_ARUSER_10_0_NIB2_26_16_CLB2PHY_IODELAY_CNTVALUEIN9</td></tr>

<tr><td>TCELL46:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.AXI0_ARUSER_10_0_NIB2_26_16_CLB2PHY_IODELAY_CNTVALUEIN6</td></tr>

<tr><td>TCELL46:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.AXI0_ARUSER_10_0_NIB2_26_16_CLB2PHY_IODELAY_CNTVALUEIN3</td></tr>

<tr><td>TCELL46:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.AXI0_ARUSER_10_0_NIB2_26_16_CLB2PHY_IODELAY_CNTVALUEIN0</td></tr>

<tr><td>TCELL46:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.AXI0_AWID_7_0_NIB2_34_27_CLB2PHY_IODELAY_CNTVALUEIN5</td></tr>

<tr><td>TCELL46:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.AXI0_AWID_7_0_NIB2_34_27_CLB2PHY_IODELAY_CNTVALUEIN2</td></tr>

<tr><td>TCELL46:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.AXI0_AWLEN_7_0_NIB2_42_35_CLB2PHY_IODELAY_CNTVALUEIN7</td></tr>

<tr><td>TCELL46:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.AXI0_AWLEN_7_0_NIB2_42_35_CLB2PHY_IODELAY_CNTVALUEIN4</td></tr>

<tr><td>TCELL46:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.AXI0_AWLEN_7_0_NIB2_42_35_CLB2PHY_IODELAY_CNTVALUEIN1</td></tr>

<tr><td>TCELL46:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.AXI0_AWUSER_10_0_NIB2_53_43_CLB2PHY_IODELAY_CNTVALUEIN9</td></tr>

<tr><td>TCELL46:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.AXI0_AWUSER_10_0_NIB2_53_43_CLB2PHY_IODELAY_CNTVALUEIN6</td></tr>

<tr><td>TCELL46:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.AXI0_AWUSER_10_0_NIB2_53_43_CLB2PHY_IODELAY_CNTVALUEIN3</td></tr>

<tr><td>TCELL46:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.AXI0_AWUSER_10_0_NIB2_53_43_CLB2PHY_IODELAY_CNTVALUEIN0</td></tr>

<tr><td>TCELL46:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.AXI0_WDATA_PAR_5_0_NIB2_CLB2PHY_KEEPER_EN3</td></tr>

<tr><td>TCELL46:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.AXI0_WDATA_PAR_5_0_NIB2_CLB2PHY_KEEPER_EN0</td></tr>

<tr><td>TCELL46:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_RST</td></tr>

<tr><td>TCELL46:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.AXI0_ARUSER_10_0_NIB2_26_16_CLB2PHY_IODELAY_CNTVALUEIN8</td></tr>

<tr><td>TCELL46:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.AXI0_ARUSER_10_0_NIB2_26_16_CLB2PHY_IODELAY_CNTVALUEIN7</td></tr>

<tr><td>TCELL46:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.AXI0_ARUSER_10_0_NIB2_26_16_CLB2PHY_IODELAY_CNTVALUEIN5</td></tr>

<tr><td>TCELL46:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.AXI0_ARUSER_10_0_NIB2_26_16_CLB2PHY_IODELAY_CNTVALUEIN4</td></tr>

<tr><td>TCELL46:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.AXI0_ARUSER_10_0_NIB2_26_16_CLB2PHY_IODELAY_CNTVALUEIN2</td></tr>

<tr><td>TCELL46:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.AXI0_ARUSER_10_0_NIB2_26_16_CLB2PHY_IODELAY_CNTVALUEIN1</td></tr>

<tr><td>TCELL46:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.AXI0_AWID_7_0_NIB2_34_27_CLB2PHY_IODELAY_CNTVALUEIN7</td></tr>

<tr><td>TCELL46:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.AXI0_AWID_7_0_NIB2_34_27_CLB2PHY_IODELAY_CNTVALUEIN6</td></tr>

<tr><td>TCELL46:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.AXI0_AWID_7_0_NIB2_34_27_CLB2PHY_IODELAY_CNTVALUEIN4</td></tr>

<tr><td>TCELL46:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.AXI0_AWID_7_0_NIB2_34_27_CLB2PHY_IODELAY_CNTVALUEIN3</td></tr>

<tr><td>TCELL46:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.AXI0_AWID_7_0_NIB2_34_27_CLB2PHY_IODELAY_CNTVALUEIN1</td></tr>

<tr><td>TCELL46:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.AXI0_AWID_7_0_NIB2_34_27_CLB2PHY_IODELAY_CNTVALUEIN0</td></tr>

<tr><td>TCELL46:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.AXI0_AWLEN_7_0_NIB2_42_35_CLB2PHY_IODELAY_CNTVALUEIN6</td></tr>

<tr><td>TCELL46:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.AXI0_AWLEN_7_0_NIB2_42_35_CLB2PHY_IODELAY_CNTVALUEIN5</td></tr>

<tr><td>TCELL46:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.AXI0_AWLEN_7_0_NIB2_42_35_CLB2PHY_IODELAY_CNTVALUEIN3</td></tr>

<tr><td>TCELL46:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.AXI0_AWLEN_7_0_NIB2_42_35_CLB2PHY_IODELAY_CNTVALUEIN2</td></tr>

<tr><td>TCELL46:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.AXI0_AWLEN_7_0_NIB2_42_35_CLB2PHY_IODELAY_CNTVALUEIN0</td></tr>

<tr><td>TCELL46:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.AXI0_AWUSER_10_0_NIB2_53_43_CLB2PHY_IODELAY_CNTVALUEIN10</td></tr>

<tr><td>TCELL46:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.AXI0_AWUSER_10_0_NIB2_53_43_CLB2PHY_IODELAY_CNTVALUEIN8</td></tr>

<tr><td>TCELL46:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.AXI0_AWUSER_10_0_NIB2_53_43_CLB2PHY_IODELAY_CNTVALUEIN7</td></tr>

<tr><td>TCELL46:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.AXI0_AWUSER_10_0_NIB2_53_43_CLB2PHY_IODELAY_CNTVALUEIN5</td></tr>

<tr><td>TCELL46:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.AXI0_AWUSER_10_0_NIB2_53_43_CLB2PHY_IODELAY_CNTVALUEIN4</td></tr>

<tr><td>TCELL46:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.AXI0_AWUSER_10_0_NIB2_53_43_CLB2PHY_IODELAY_CNTVALUEIN2</td></tr>

<tr><td>TCELL46:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.AXI0_AWUSER_10_0_NIB2_53_43_CLB2PHY_IODELAY_CNTVALUEIN1</td></tr>

<tr><td>TCELL46:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.AXI0_WDATA_PAR_5_0_NIB2_CLB2PHY_KEEPER_EN5</td></tr>

<tr><td>TCELL46:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.AXI0_WDATA_PAR_5_0_NIB2_CLB2PHY_KEEPER_EN4</td></tr>

<tr><td>TCELL46:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.AXI0_WDATA_PAR_5_0_NIB2_CLB2PHY_KEEPER_EN2</td></tr>

<tr><td>TCELL46:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.AXI0_WDATA_PAR_5_0_NIB2_CLB2PHY_KEEPER_EN1</td></tr>

<tr><td>TCELL46:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.AXI0_WDATA_PAR_7_6_NIB2_1_0_CLB2PHY_LP_TX_O_OR_PU_EN_0_1</td></tr>

<tr><td>TCELL46:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.AXI0_WDATA_PAR_7_6_NIB2_1_0_CLB2PHY_LP_TX_O_OR_PU_EN_0_0</td></tr>

<tr><td>TCELL46:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_TXBIT_RST5</td></tr>

<tr><td>TCELL46:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_TXBIT_RST4</td></tr>

<tr><td>TCELL47:OUT.3.TMIN</td><td>LPDDRMC.MAXI_DCAWLEN_7_0_NIB2_39_32_PHY2CLB_IODELAY_CNTVALUEOUT2</td></tr>

<tr><td>TCELL47:OUT.4.TMIN</td><td>LPDDRMC.MAXI_DCAWLEN_7_0_NIB2_39_32_PHY2CLB_IODELAY_CNTVALUEOUT1</td></tr>

<tr><td>TCELL47:OUT.5.TMIN</td><td>LPDDRMC.MAXI_DCAWLEN_7_0_NIB2_39_32_PHY2CLB_IODELAY_CNTVALUEOUT0</td></tr>

<tr><td>TCELL47:OUT.6.TMIN</td><td>LPDDRMC.MAXI_DCARLEN_7_0_NIB2_47_40_PHY2CLB_IODELAY_CNTVALUEOUT7</td></tr>

<tr><td>TCELL47:OUT.7.TMIN</td><td>LPDDRMC.MAXI_DCARLEN_7_0_NIB2_47_40_PHY2CLB_IODELAY_CNTVALUEOUT6</td></tr>

<tr><td>TCELL47:OUT.8.TMIN</td><td>LPDDRMC.MAXI_DCARLEN_7_0_NIB2_47_40_PHY2CLB_IODELAY_CNTVALUEOUT5</td></tr>

<tr><td>TCELL47:OUT.9.TMIN</td><td>LPDDRMC.MAXI_DCARLEN_7_0_NIB2_47_40_PHY2CLB_IODELAY_CNTVALUEOUT4</td></tr>

<tr><td>TCELL47:OUT.10.TMIN</td><td>LPDDRMC.MAXI_DCARLEN_7_0_NIB2_47_40_PHY2CLB_IODELAY_CNTVALUEOUT3</td></tr>

<tr><td>TCELL47:OUT.11.TMIN</td><td>LPDDRMC.MAXI_DCARLEN_7_0_NIB2_47_40_PHY2CLB_IODELAY_CNTVALUEOUT2</td></tr>

<tr><td>TCELL47:OUT.12.TMIN</td><td>LPDDRMC.MAXI_DCARLEN_7_0_NIB2_47_40_PHY2CLB_IODELAY_CNTVALUEOUT1</td></tr>

<tr><td>TCELL47:OUT.13.TMIN</td><td>LPDDRMC.MAXI_DCARLEN_7_0_NIB2_47_40_PHY2CLB_IODELAY_CNTVALUEOUT0</td></tr>

<tr><td>TCELL47:OUT.14.TMIN</td><td>LPDDRMC.MAXI_DCWSTRB_3_0_NIB2_51_48_PHY2CLB_IODELAY_CNTVALUEOUT3</td></tr>

<tr><td>TCELL47:OUT.15.TMIN</td><td>LPDDRMC.MAXI_DCWSTRB_3_0_NIB2_51_48_PHY2CLB_IODELAY_CNTVALUEOUT2</td></tr>

<tr><td>TCELL47:OUT.16.TMIN</td><td>LPDDRMC.MAXI_DCWSTRB_3_0_NIB2_51_48_PHY2CLB_IODELAY_CNTVALUEOUT1</td></tr>

<tr><td>TCELL47:OUT.17.TMIN</td><td>LPDDRMC.MAXI_DCWSTRB_3_0_NIB2_51_48_PHY2CLB_IODELAY_CNTVALUEOUT0</td></tr>

<tr><td>TCELL47:OUT.18.TMIN</td><td>LPDDRMC.MAXI_DCAWBURST_1_0_NIB2_53_52_PHY2CLB_IODELAY_CNTVALUEOUT1</td></tr>

<tr><td>TCELL47:OUT.19.TMIN</td><td>LPDDRMC.MAXI_DCAWBURST_1_0_NIB2_53_52_PHY2CLB_IODELAY_CNTVALUEOUT0</td></tr>

<tr><td>TCELL47:OUT.20.TMIN</td><td>LPDDRMC.AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA15</td></tr>

<tr><td>TCELL47:OUT.21.TMIN</td><td>LPDDRMC.AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA14</td></tr>

<tr><td>TCELL47:OUT.22.TMIN</td><td>LPDDRMC.AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA13</td></tr>

<tr><td>TCELL47:OUT.23.TMIN</td><td>LPDDRMC.AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA12</td></tr>

<tr><td>TCELL47:OUT.24.TMIN</td><td>LPDDRMC.AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA11</td></tr>

<tr><td>TCELL47:OUT.25.TMIN</td><td>LPDDRMC.AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA10</td></tr>

<tr><td>TCELL47:OUT.26.TMIN</td><td>LPDDRMC.AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA9</td></tr>

<tr><td>TCELL47:OUT.27.TMIN</td><td>LPDDRMC.AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA8</td></tr>

<tr><td>TCELL47:OUT.28.TMIN</td><td>LPDDRMC.AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA7</td></tr>

<tr><td>TCELL47:OUT.29.TMIN</td><td>LPDDRMC.AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA6</td></tr>

<tr><td>TCELL47:OUT.30.TMIN</td><td>LPDDRMC.AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA5</td></tr>

<tr><td>TCELL47:OUT.31.TMIN</td><td>LPDDRMC.AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA4</td></tr>

<tr><td>TCELL47:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_TXBIT_RST1</td></tr>

<tr><td>TCELL47:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_RXBIT_RST4</td></tr>

<tr><td>TCELL47:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_RXBIT_RST1</td></tr>

<tr><td>TCELL47:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_DYNAMIC_DCI_TS4</td></tr>

<tr><td>TCELL47:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_DYNAMIC_DCI_TS1</td></tr>

<tr><td>TCELL47:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IBUF_DISABLE4</td></tr>

<tr><td>TCELL47:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IBUF_DISABLE1</td></tr>

<tr><td>TCELL47:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_CE4</td></tr>

<tr><td>TCELL47:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_CE1</td></tr>

<tr><td>TCELL47:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_INC4</td></tr>

<tr><td>TCELL47:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_INC1</td></tr>

<tr><td>TCELL47:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_LD4</td></tr>

<tr><td>TCELL47:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_LD1</td></tr>

<tr><td>TCELL47:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.AXI0_WDATA_191_184_NIB2_CLB2PHY_WR_DQ5_6</td></tr>

<tr><td>TCELL47:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.AXI0_WDATA_191_184_NIB2_CLB2PHY_WR_DQ5_0</td></tr>

<tr><td>TCELL47:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_TXBIT_RST3</td></tr>

<tr><td>TCELL47:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_TXBIT_RST2</td></tr>

<tr><td>TCELL47:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_TXBIT_RST0</td></tr>

<tr><td>TCELL47:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_RXBIT_RST5</td></tr>

<tr><td>TCELL47:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_RXBIT_RST3</td></tr>

<tr><td>TCELL47:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_RXBIT_RST2</td></tr>

<tr><td>TCELL47:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_RXBIT_RST0</td></tr>

<tr><td>TCELL47:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_DYNAMIC_DCI_TS5</td></tr>

<tr><td>TCELL47:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_DYNAMIC_DCI_TS3</td></tr>

<tr><td>TCELL47:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_DYNAMIC_DCI_TS2</td></tr>

<tr><td>TCELL47:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_DYNAMIC_DCI_TS0</td></tr>

<tr><td>TCELL47:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IBUF_DISABLE5</td></tr>

<tr><td>TCELL47:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IBUF_DISABLE3</td></tr>

<tr><td>TCELL47:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IBUF_DISABLE2</td></tr>

<tr><td>TCELL47:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IBUF_DISABLE0</td></tr>

<tr><td>TCELL47:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_CE5</td></tr>

<tr><td>TCELL47:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_CE3</td></tr>

<tr><td>TCELL47:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_CE2</td></tr>

<tr><td>TCELL47:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_CE0</td></tr>

<tr><td>TCELL47:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_INC5</td></tr>

<tr><td>TCELL47:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_INC3</td></tr>

<tr><td>TCELL47:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_INC2</td></tr>

<tr><td>TCELL47:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_INC0</td></tr>

<tr><td>TCELL47:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_LD5</td></tr>

<tr><td>TCELL47:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_LD3</td></tr>

<tr><td>TCELL47:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_LD2</td></tr>

<tr><td>TCELL47:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IODELAY_LD0</td></tr>

<tr><td>TCELL47:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IDELAY_EN_VTC5</td></tr>

<tr><td>TCELL47:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.AXI0_WDATA_191_184_NIB2_CLB2PHY_WR_DQ5_4</td></tr>

<tr><td>TCELL47:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.AXI0_WDATA_191_184_NIB2_CLB2PHY_WR_DQ5_2</td></tr>

<tr><td>TCELL47:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.AXI0_WDATA_191_184_NIB2_CLB2PHY_WR_DQ5_1</td></tr>

<tr><td>TCELL47:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.AXI0_WDATA_191_184_NIB2_CLB2PHY_WR_DQ5_3</td></tr>

<tr><td>TCELL48:OUT.3.TMIN</td><td>LPDDRMC.AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA3</td></tr>

<tr><td>TCELL48:OUT.4.TMIN</td><td>LPDDRMC.AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA2</td></tr>

<tr><td>TCELL48:OUT.5.TMIN</td><td>LPDDRMC.AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA1</td></tr>

<tr><td>TCELL48:OUT.6.TMIN</td><td>LPDDRMC.AXI0_RDATA_143_128_NIB2_RIU2CLB_RD_DATA0</td></tr>

<tr><td>TCELL48:OUT.7.TMIN</td><td>LPDDRMC.AXI0_RDATA_191_184_NIB2_PHY2CLB_RD_DQ5_6</td></tr>

<tr><td>TCELL48:OUT.8.TMIN</td><td>LPDDRMC.AXI0_RDATA_191_184_NIB2_PHY2CLB_RD_DQ5_4</td></tr>

<tr><td>TCELL48:OUT.9.TMIN</td><td>LPDDRMC.AXI0_RDATA_191_184_NIB2_PHY2CLB_RD_DQ5_2</td></tr>

<tr><td>TCELL48:OUT.10.TMIN</td><td>LPDDRMC.AXI0_RDATA_191_184_NIB2_PHY2CLB_RD_DQ5_0</td></tr>

<tr><td>TCELL48:OUT.11.TMIN</td><td>LPDDRMC.AXI0_RDATA_191_184_NIB2_PHY2CLB_RD_DQ5_1</td></tr>

<tr><td>TCELL48:OUT.12.TMIN</td><td>LPDDRMC.AXI0_RDATA_191_184_NIB2_PHY2CLB_RD_DQ5_3</td></tr>

<tr><td>TCELL48:OUT.13.TMIN</td><td>LPDDRMC.AXI0_RDATA_191_184_NIB2_PHY2CLB_RD_DQ5_5</td></tr>

<tr><td>TCELL48:OUT.14.TMIN</td><td>LPDDRMC.AXI0_RDATA_191_184_NIB2_PHY2CLB_RD_DQ5_7</td></tr>

<tr><td>TCELL48:OUT.15.TMIN</td><td>LPDDRMC.AXI0_RDATA_183_176_NIB2_PHY2CLB_RD_DQ4_6</td></tr>

<tr><td>TCELL48:OUT.16.TMIN</td><td>LPDDRMC.AXI0_RDATA_183_176_NIB2_PHY2CLB_RD_DQ4_4</td></tr>

<tr><td>TCELL48:OUT.17.TMIN</td><td>LPDDRMC.AXI0_RDATA_183_176_NIB2_PHY2CLB_RD_DQ4_2</td></tr>

<tr><td>TCELL48:OUT.18.TMIN</td><td>LPDDRMC.AXI0_RDATA_183_176_NIB2_PHY2CLB_RD_DQ4_0</td></tr>

<tr><td>TCELL48:OUT.19.TMIN</td><td>LPDDRMC.AXI0_RDATA_183_176_NIB2_PHY2CLB_RD_DQ4_1</td></tr>

<tr><td>TCELL48:OUT.20.TMIN</td><td>LPDDRMC.AXI0_RDATA_183_176_NIB2_PHY2CLB_RD_DQ4_3</td></tr>

<tr><td>TCELL48:OUT.21.TMIN</td><td>LPDDRMC.AXI0_RDATA_183_176_NIB2_PHY2CLB_RD_DQ4_5</td></tr>

<tr><td>TCELL48:OUT.22.TMIN</td><td>LPDDRMC.AXI0_RDATA_183_176_NIB2_PHY2CLB_RD_DQ4_7</td></tr>

<tr><td>TCELL48:OUT.23.TMIN</td><td>LPDDRMC.AXI0_RDATA_175_168_NIB2_PHY2CLB_RD_DQ3_6</td></tr>

<tr><td>TCELL48:OUT.24.TMIN</td><td>LPDDRMC.AXI0_RDATA_175_168_NIB2_PHY2CLB_RD_DQ3_4</td></tr>

<tr><td>TCELL48:OUT.25.TMIN</td><td>LPDDRMC.AXI0_RDATA_175_168_NIB2_PHY2CLB_RD_DQ3_2</td></tr>

<tr><td>TCELL48:OUT.26.TMIN</td><td>LPDDRMC.AXI0_RDATA_175_168_NIB2_PHY2CLB_RD_DQ3_0</td></tr>

<tr><td>TCELL48:OUT.27.TMIN</td><td>LPDDRMC.AXI0_RDATA_175_168_NIB2_PHY2CLB_RD_DQ3_1</td></tr>

<tr><td>TCELL48:OUT.28.TMIN</td><td>LPDDRMC.AXI0_RDATA_175_168_NIB2_PHY2CLB_RD_DQ3_3</td></tr>

<tr><td>TCELL48:OUT.29.TMIN</td><td>LPDDRMC.AXI0_RDATA_175_168_NIB2_PHY2CLB_RD_DQ3_5</td></tr>

<tr><td>TCELL48:OUT.30.TMIN</td><td>LPDDRMC.AXI0_RDATA_175_168_NIB2_PHY2CLB_RD_DQ3_7</td></tr>

<tr><td>TCELL48:OUT.31.TMIN</td><td>LPDDRMC.AXI0_RDATA_167_160_NIB2_PHY2CLB_RD_DQ2_6</td></tr>

<tr><td>TCELL48:IMUX.CTRL.0</td><td>LPDDRMC.AXIA0_CLK</td></tr>

<tr><td>TCELL48:IMUX.BYP.9.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_IN_EXT10</td></tr>

<tr><td>TCELL48:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_CNTRL_CHNL_IN8</td></tr>

<tr><td>TCELL48:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IDELAY_EN_VTC4</td></tr>

<tr><td>TCELL48:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IDELAY_EN_VTC1</td></tr>

<tr><td>TCELL48:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.AXI0_WDATA_183_176_NIB2_CLB2PHY_WR_DQ4_6</td></tr>

<tr><td>TCELL48:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.AXI0_WDATA_183_176_NIB2_CLB2PHY_WR_DQ4_0</td></tr>

<tr><td>TCELL48:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.AXI0_WDATA_183_176_NIB2_CLB2PHY_WR_DQ4_5</td></tr>

<tr><td>TCELL48:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.AXI0_WDATA_175_168_NIB2_CLB2PHY_WR_DQ3_4</td></tr>

<tr><td>TCELL48:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.AXI0_WDATA_175_168_NIB2_CLB2PHY_WR_DQ3_1</td></tr>

<tr><td>TCELL48:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.AXI0_WDATA_175_168_NIB2_CLB2PHY_WR_DQ3_7</td></tr>

<tr><td>TCELL48:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_ODELAY_EN_VTC2</td></tr>

<tr><td>TCELL48:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_LP_RX_DIS_OR_TERM_EN2</td></tr>

<tr><td>TCELL48:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.AXI0_WDATA_167_160_NIB2_CLB2PHY_WR_DQ2_2</td></tr>

<tr><td>TCELL48:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.AXI0_WDATA_167_160_NIB2_CLB2PHY_WR_DQ2_3</td></tr>

<tr><td>TCELL48:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2RIU_NIBBLE_SEL</td></tr>

<tr><td>TCELL48:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.AXI0_WDATA_159_152_NIB2_CLB2PHY_WR_DQ1_2</td></tr>

<tr><td>TCELL48:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.AXI0_WDATA_159_152_NIB2_CLB2PHY_WR_DQ1_3</td></tr>

<tr><td>TCELL48:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.AXI0_WDATA_191_184_NIB2_CLB2PHY_WR_DQ5_5</td></tr>

<tr><td>TCELL48:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.AXI0_WDATA_191_184_NIB2_CLB2PHY_WR_DQ5_7</td></tr>

<tr><td>TCELL48:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IDELAY_EN_VTC3</td></tr>

<tr><td>TCELL48:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IDELAY_EN_VTC2</td></tr>

<tr><td>TCELL48:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_IDELAY_EN_VTC0</td></tr>

<tr><td>TCELL48:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_ODELAY_EN_VTC5</td></tr>

<tr><td>TCELL48:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.AXI0_WDATA_183_176_NIB2_CLB2PHY_WR_DQ4_4</td></tr>

<tr><td>TCELL48:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.AXI0_WDATA_183_176_NIB2_CLB2PHY_WR_DQ4_2</td></tr>

<tr><td>TCELL48:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.AXI0_WDATA_183_176_NIB2_CLB2PHY_WR_DQ4_1</td></tr>

<tr><td>TCELL48:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.AXI0_WDATA_183_176_NIB2_CLB2PHY_WR_DQ4_3</td></tr>

<tr><td>TCELL48:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.AXI0_WDATA_183_176_NIB2_CLB2PHY_WR_DQ4_7</td></tr>

<tr><td>TCELL48:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.AXI0_WDATA_175_168_NIB2_CLB2PHY_WR_DQ3_6</td></tr>

<tr><td>TCELL48:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.AXI0_WDATA_175_168_NIB2_CLB2PHY_WR_DQ3_2</td></tr>

<tr><td>TCELL48:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.AXI0_WDATA_175_168_NIB2_CLB2PHY_WR_DQ3_0</td></tr>

<tr><td>TCELL48:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.AXI0_WDATA_175_168_NIB2_CLB2PHY_WR_DQ3_3</td></tr>

<tr><td>TCELL48:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.AXI0_WDATA_175_168_NIB2_CLB2PHY_WR_DQ3_5</td></tr>

<tr><td>TCELL48:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_ODELAY_EN_VTC4</td></tr>

<tr><td>TCELL48:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_ODELAY_EN_VTC3</td></tr>

<tr><td>TCELL48:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_ODELAY_EN_VTC1</td></tr>

<tr><td>TCELL48:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_ODELAY_EN_VTC0</td></tr>

<tr><td>TCELL48:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.AXI0_WDATA_167_160_NIB2_CLB2PHY_WR_DQ2_6</td></tr>

<tr><td>TCELL48:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.AXI0_WDATA_167_160_NIB2_CLB2PHY_WR_DQ2_4</td></tr>

<tr><td>TCELL48:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.AXI0_WDATA_167_160_NIB2_CLB2PHY_WR_DQ2_0</td></tr>

<tr><td>TCELL48:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.AXI0_WDATA_167_160_NIB2_CLB2PHY_WR_DQ2_1</td></tr>

<tr><td>TCELL48:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.AXI0_WDATA_167_160_NIB2_CLB2PHY_WR_DQ2_5</td></tr>

<tr><td>TCELL48:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.AXI0_WDATA_167_160_NIB2_CLB2PHY_WR_DQ2_7</td></tr>

<tr><td>TCELL48:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.AXI0_WDATA_159_152_NIB2_CLB2PHY_WR_DQ1_6</td></tr>

<tr><td>TCELL48:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.AXI0_WDATA_159_152_NIB2_CLB2PHY_WR_DQ1_4</td></tr>

<tr><td>TCELL48:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.AXI0_WDATA_159_152_NIB2_CLB2PHY_WR_DQ1_0</td></tr>

<tr><td>TCELL48:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.AXI0_WDATA_159_152_NIB2_CLB2PHY_WR_DQ1_1</td></tr>

<tr><td>TCELL48:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.AXI0_WDATA_159_152_NIB2_CLB2PHY_WR_DQ1_5</td></tr>

<tr><td>TCELL48:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.AXI0_WDATA_159_152_NIB2_CLB2PHY_WR_DQ1_7</td></tr>

<tr><td>TCELL49:OUT.3.TMIN</td><td>LPDDRMC.AXI0_RDATA_167_160_NIB2_PHY2CLB_RD_DQ2_4</td></tr>

<tr><td>TCELL49:OUT.4.TMIN</td><td>LPDDRMC.AXI0_RDATA_167_160_NIB2_PHY2CLB_RD_DQ2_2</td></tr>

<tr><td>TCELL49:OUT.5.TMIN</td><td>LPDDRMC.AXI0_RDATA_167_160_NIB2_PHY2CLB_RD_DQ2_0</td></tr>

<tr><td>TCELL49:OUT.6.TMIN</td><td>LPDDRMC.AXI0_RDATA_167_160_NIB2_PHY2CLB_RD_DQ2_1</td></tr>

<tr><td>TCELL49:OUT.7.TMIN</td><td>LPDDRMC.AXI0_RDATA_167_160_NIB2_PHY2CLB_RD_DQ2_3</td></tr>

<tr><td>TCELL49:OUT.8.TMIN</td><td>LPDDRMC.AXI0_RDATA_167_160_NIB2_PHY2CLB_RD_DQ2_5</td></tr>

<tr><td>TCELL49:OUT.9.TMIN</td><td>LPDDRMC.AXI0_RDATA_167_160_NIB2_PHY2CLB_RD_DQ2_7</td></tr>

<tr><td>TCELL49:OUT.10.TMIN</td><td>LPDDRMC.AXI0_RDATA_159_152_NIB2_PHY2CLB_RD_DQ1_6</td></tr>

<tr><td>TCELL49:OUT.11.TMIN</td><td>LPDDRMC.AXI0_RDATA_159_152_NIB2_PHY2CLB_RD_DQ1_4</td></tr>

<tr><td>TCELL49:OUT.12.TMIN</td><td>LPDDRMC.AXI0_RDATA_159_152_NIB2_PHY2CLB_RD_DQ1_2</td></tr>

<tr><td>TCELL49:OUT.13.TMIN</td><td>LPDDRMC.AXI0_RDATA_159_152_NIB2_PHY2CLB_RD_DQ1_0</td></tr>

<tr><td>TCELL49:OUT.14.TMIN</td><td>LPDDRMC.AXI0_RDATA_159_152_NIB2_PHY2CLB_RD_DQ1_1</td></tr>

<tr><td>TCELL49:OUT.15.TMIN</td><td>LPDDRMC.AXI0_RDATA_159_152_NIB2_PHY2CLB_RD_DQ1_3</td></tr>

<tr><td>TCELL49:OUT.16.TMIN</td><td>LPDDRMC.AXI0_RDATA_159_152_NIB2_PHY2CLB_RD_DQ1_5</td></tr>

<tr><td>TCELL49:OUT.17.TMIN</td><td>LPDDRMC.AXI0_RDATA_159_152_NIB2_PHY2CLB_RD_DQ1_7</td></tr>

<tr><td>TCELL49:OUT.18.TMIN</td><td>LPDDRMC.AXI0_RDATA_151_144_NIB2_PHY2CLB_RD_DQ0_6</td></tr>

<tr><td>TCELL49:OUT.19.TMIN</td><td>LPDDRMC.AXI0_RDATA_151_144_NIB2_PHY2CLB_RD_DQ0_4</td></tr>

<tr><td>TCELL49:OUT.20.TMIN</td><td>LPDDRMC.AXI0_RDATA_151_144_NIB2_PHY2CLB_RD_DQ0_2</td></tr>

<tr><td>TCELL49:OUT.21.TMIN</td><td>LPDDRMC.AXI0_RDATA_151_144_NIB2_PHY2CLB_RD_DQ0_0</td></tr>

<tr><td>TCELL49:OUT.22.TMIN</td><td>LPDDRMC.AXI0_RDATA_151_144_NIB2_PHY2CLB_RD_DQ0_1</td></tr>

<tr><td>TCELL49:OUT.23.TMIN</td><td>LPDDRMC.AXI0_RDATA_151_144_NIB2_PHY2CLB_RD_DQ0_3</td></tr>

<tr><td>TCELL49:OUT.24.TMIN</td><td>LPDDRMC.AXI0_RDATA_151_144_NIB2_PHY2CLB_RD_DQ0_5</td></tr>

<tr><td>TCELL49:OUT.25.TMIN</td><td>LPDDRMC.AXI0_RDATA_151_144_NIB2_PHY2CLB_RD_DQ0_7</td></tr>

<tr><td>TCELL49:OUT.26.TMIN</td><td>LPDDRMC.AXI0_RDATA_87_80_NIB1_PHY2CLB_RD_DQ0_7</td></tr>

<tr><td>TCELL49:OUT.27.TMIN</td><td>LPDDRMC.AXI0_RDATA_87_80_NIB1_PHY2CLB_RD_DQ0_5</td></tr>

<tr><td>TCELL49:OUT.28.TMIN</td><td>LPDDRMC.AXI0_RDATA_87_80_NIB1_PHY2CLB_RD_DQ0_3</td></tr>

<tr><td>TCELL49:OUT.29.TMIN</td><td>LPDDRMC.AXI0_RDATA_87_80_NIB1_PHY2CLB_RD_DQ0_1</td></tr>

<tr><td>TCELL49:OUT.30.TMIN</td><td>LPDDRMC.AXI0_RDATA_87_80_NIB1_PHY2CLB_RD_DQ0_0</td></tr>

<tr><td>TCELL49:OUT.31.TMIN</td><td>LPDDRMC.AXI0_RDATA_87_80_NIB1_PHY2CLB_RD_DQ0_2</td></tr>

<tr><td>TCELL49:IMUX.CTRL.0</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2MC_DIV_CLK</td></tr>

<tr><td>TCELL49:IMUX.CTRL.1</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_CTRL_CLK</td></tr>

<tr><td>TCELL49:IMUX.CTRL.2</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_FIFO_CLK</td></tr>

<tr><td>TCELL49:IMUX.BYP.9.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_CSSD_TRIG5</td></tr>

<tr><td>TCELL49:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CLK_N_EXT</td></tr>

<tr><td>TCELL49:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_LP_TX_T_OR_PD_EN_0_2</td></tr>

<tr><td>TCELL49:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_PD_EN_1_2</td></tr>

<tr><td>TCELL49:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_LP_TX_O_OR_PU_EN_0_BIT2</td></tr>

<tr><td>TCELL49:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_LP_TX_O_OR_PU_EN_1_0</td></tr>

<tr><td>TCELL49:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.AXI0_WDATA_151_144_NIB2_CLB2PHY_WR_DQ0_4</td></tr>

<tr><td>TCELL49:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.AXI0_WDATA_151_144_NIB2_CLB2PHY_WR_DQ0_1</td></tr>

<tr><td>TCELL49:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.AXI0_WDATA_151_144_NIB2_CLB2PHY_WR_DQ0_7</td></tr>

<tr><td>TCELL49:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.AXI0_WDATA_87_80_NIB1_CLB2PHY_WR_DQ0_3</td></tr>

<tr><td>TCELL49:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.AXI0_WDATA_87_80_NIB1_CLB2PHY_WR_DQ0_2</td></tr>

<tr><td>TCELL49:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_RST</td></tr>

<tr><td>TCELL49:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_TXBIT_RST3</td></tr>

<tr><td>TCELL49:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_TXBIT_RST0</td></tr>

<tr><td>TCELL49:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_RXBIT_RST3</td></tr>

<tr><td>TCELL49:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_RXBIT_RST0</td></tr>

<tr><td>TCELL49:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.AXI0_WDATA_95_88_NIB1_CLB2PHY_WR_DQ1_5</td></tr>

<tr><td>TCELL49:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_LP_RX_DIS_OR_TERM_EN1</td></tr>

<tr><td>TCELL49:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_LP_RX_DIS_OR_TERM_EN0</td></tr>

<tr><td>TCELL49:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_LP_TX_T_OR_PD_EN_0_1</td></tr>

<tr><td>TCELL49:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_LP_TX_T_OR_PD_EN_0_0</td></tr>

<tr><td>TCELL49:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_PD_EN_1_1</td></tr>

<tr><td>TCELL49:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_PD_EN_1_0</td></tr>

<tr><td>TCELL49:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_LP_TX_O_OR_PU_EN_1_2</td></tr>

<tr><td>TCELL49:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2PHY_LP_TX_O_OR_PU_EN_1_1</td></tr>

<tr><td>TCELL49:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P2_CLB2RIU_WR_EN</td></tr>

<tr><td>TCELL49:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.AXI0_WDATA_151_144_NIB2_CLB2PHY_WR_DQ0_6</td></tr>

<tr><td>TCELL49:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.AXI0_WDATA_151_144_NIB2_CLB2PHY_WR_DQ0_2</td></tr>

<tr><td>TCELL49:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.AXI0_WDATA_151_144_NIB2_CLB2PHY_WR_DQ0_0</td></tr>

<tr><td>TCELL49:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.AXI0_WDATA_151_144_NIB2_CLB2PHY_WR_DQ0_3</td></tr>

<tr><td>TCELL49:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.AXI0_WDATA_151_144_NIB2_CLB2PHY_WR_DQ0_5</td></tr>

<tr><td>TCELL49:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.AXI0_WDATA_87_80_NIB1_CLB2PHY_WR_DQ0_7</td></tr>

<tr><td>TCELL49:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.AXI0_WDATA_87_80_NIB1_CLB2PHY_WR_DQ0_5</td></tr>

<tr><td>TCELL49:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.AXI0_WDATA_87_80_NIB1_CLB2PHY_WR_DQ0_1</td></tr>

<tr><td>TCELL49:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.AXI0_WDATA_87_80_NIB1_CLB2PHY_WR_DQ0_0</td></tr>

<tr><td>TCELL49:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.AXI0_WDATA_87_80_NIB1_CLB2PHY_WR_DQ0_4</td></tr>

<tr><td>TCELL49:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.AXI0_WDATA_87_80_NIB1_CLB2PHY_WR_DQ0_6</td></tr>

<tr><td>TCELL49:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_TXBIT_RST5</td></tr>

<tr><td>TCELL49:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_TXBIT_RST4</td></tr>

<tr><td>TCELL49:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_TXBIT_RST2</td></tr>

<tr><td>TCELL49:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_TXBIT_RST1</td></tr>

<tr><td>TCELL49:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_RXBIT_RST5</td></tr>

<tr><td>TCELL49:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_RXBIT_RST4</td></tr>

<tr><td>TCELL49:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_RXBIT_RST2</td></tr>

<tr><td>TCELL49:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_RXBIT_RST1</td></tr>

<tr><td>TCELL49:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_DYNAMIC_DCI_TS5</td></tr>

<tr><td>TCELL49:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.AXI0_WDATA_95_88_NIB1_CLB2PHY_WR_DQ1_7</td></tr>

<tr><td>TCELL49:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.AXI0_WDATA_95_88_NIB1_CLB2PHY_WR_DQ1_3</td></tr>

<tr><td>TCELL49:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.AXI0_WDATA_95_88_NIB1_CLB2PHY_WR_DQ1_1</td></tr>

<tr><td>TCELL50:OUT.3.TMIN</td><td>LPDDRMC.AXI0_RDATA_87_80_NIB1_PHY2CLB_RD_DQ0_4</td></tr>

<tr><td>TCELL50:OUT.4.TMIN</td><td>LPDDRMC.AXI0_RDATA_87_80_NIB1_PHY2CLB_RD_DQ0_6</td></tr>

<tr><td>TCELL50:OUT.5.TMIN</td><td>LPDDRMC.AXI0_RDATA_95_88_NIB1_PHY2CLB_RD_DQ1_7</td></tr>

<tr><td>TCELL50:OUT.6.TMIN</td><td>LPDDRMC.AXI0_RDATA_95_88_NIB1_PHY2CLB_RD_DQ1_5</td></tr>

<tr><td>TCELL50:OUT.7.TMIN</td><td>LPDDRMC.AXI0_RDATA_95_88_NIB1_PHY2CLB_RD_DQ1_3</td></tr>

<tr><td>TCELL50:OUT.8.TMIN</td><td>LPDDRMC.AXI0_RDATA_95_88_NIB1_PHY2CLB_RD_DQ1_1</td></tr>

<tr><td>TCELL50:OUT.9.TMIN</td><td>LPDDRMC.AXI0_RDATA_95_88_NIB1_PHY2CLB_RD_DQ1_0</td></tr>

<tr><td>TCELL50:OUT.10.TMIN</td><td>LPDDRMC.AXI0_RDATA_95_88_NIB1_PHY2CLB_RD_DQ1_2</td></tr>

<tr><td>TCELL50:OUT.11.TMIN</td><td>LPDDRMC.AXI0_RDATA_95_88_NIB1_PHY2CLB_RD_DQ1_4</td></tr>

<tr><td>TCELL50:OUT.12.TMIN</td><td>LPDDRMC.AXI0_RDATA_95_88_NIB1_PHY2CLB_RD_DQ1_6</td></tr>

<tr><td>TCELL50:OUT.13.TMIN</td><td>LPDDRMC.AXI0_RDATA_103_96_NIB1_PHY2CLB_RD_DQ2_7</td></tr>

<tr><td>TCELL50:OUT.14.TMIN</td><td>LPDDRMC.AXI0_RDATA_103_96_NIB1_PHY2CLB_RD_DQ2_5</td></tr>

<tr><td>TCELL50:OUT.15.TMIN</td><td>LPDDRMC.AXI0_RDATA_103_96_NIB1_PHY2CLB_RD_DQ2_3</td></tr>

<tr><td>TCELL50:OUT.16.TMIN</td><td>LPDDRMC.AXI0_RDATA_103_96_NIB1_PHY2CLB_RD_DQ2_1</td></tr>

<tr><td>TCELL50:OUT.17.TMIN</td><td>LPDDRMC.AXI0_RDATA_103_96_NIB1_PHY2CLB_RD_DQ2_0</td></tr>

<tr><td>TCELL50:OUT.18.TMIN</td><td>LPDDRMC.AXI0_RDATA_103_96_NIB1_PHY2CLB_RD_DQ2_2</td></tr>

<tr><td>TCELL50:OUT.19.TMIN</td><td>LPDDRMC.AXI0_RDATA_103_96_NIB1_PHY2CLB_RD_DQ2_4</td></tr>

<tr><td>TCELL50:OUT.20.TMIN</td><td>LPDDRMC.AXI0_RDATA_103_96_NIB1_PHY2CLB_RD_DQ2_6</td></tr>

<tr><td>TCELL50:OUT.21.TMIN</td><td>LPDDRMC.AXI0_RDATA_111_104_NIB1_PHY2CLB_RD_DQ3_7</td></tr>

<tr><td>TCELL50:OUT.22.TMIN</td><td>LPDDRMC.AXI0_RDATA_111_104_NIB1_PHY2CLB_RD_DQ3_5</td></tr>

<tr><td>TCELL50:OUT.23.TMIN</td><td>LPDDRMC.AXI0_RDATA_111_104_NIB1_PHY2CLB_RD_DQ3_3</td></tr>

<tr><td>TCELL50:OUT.24.TMIN</td><td>LPDDRMC.AXI0_RDATA_111_104_NIB1_PHY2CLB_RD_DQ3_1</td></tr>

<tr><td>TCELL50:OUT.25.TMIN</td><td>LPDDRMC.AXI0_RDATA_111_104_NIB1_PHY2CLB_RD_DQ3_0</td></tr>

<tr><td>TCELL50:OUT.26.TMIN</td><td>LPDDRMC.AXI0_RDATA_111_104_NIB1_PHY2CLB_RD_DQ3_2</td></tr>

<tr><td>TCELL50:OUT.27.TMIN</td><td>LPDDRMC.AXI0_RDATA_111_104_NIB1_PHY2CLB_RD_DQ3_4</td></tr>

<tr><td>TCELL50:OUT.28.TMIN</td><td>LPDDRMC.AXI0_RDATA_111_104_NIB1_PHY2CLB_RD_DQ3_6</td></tr>

<tr><td>TCELL50:OUT.29.TMIN</td><td>LPDDRMC.AXI0_RDATA_119_112_NIB1_PHY2CLB_RD_DQ4_7</td></tr>

<tr><td>TCELL50:OUT.30.TMIN</td><td>LPDDRMC.AXI0_RDATA_119_112_NIB1_PHY2CLB_RD_DQ4_5</td></tr>

<tr><td>TCELL50:OUT.31.TMIN</td><td>LPDDRMC.AXI0_RDATA_119_112_NIB1_PHY2CLB_RD_DQ4_3</td></tr>

<tr><td>TCELL50:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.AXI0_WDATA_95_88_NIB1_CLB2PHY_WR_DQ1_4</td></tr>

<tr><td>TCELL50:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_DYNAMIC_DCI_TS3</td></tr>

<tr><td>TCELL50:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_DYNAMIC_DCI_TS0</td></tr>

<tr><td>TCELL50:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IBUF_DISABLE3</td></tr>

<tr><td>TCELL50:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IBUF_DISABLE0</td></tr>

<tr><td>TCELL50:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CE3</td></tr>

<tr><td>TCELL50:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CE0</td></tr>

<tr><td>TCELL50:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_INC3</td></tr>

<tr><td>TCELL50:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_INC0</td></tr>

<tr><td>TCELL50:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_LD3</td></tr>

<tr><td>TCELL50:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_LD0</td></tr>

<tr><td>TCELL50:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.AXI0_WDATA_103_96_NIB1_CLB2PHY_WR_DQ2_5</td></tr>

<tr><td>TCELL50:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.AXI0_WDATA_103_96_NIB1_CLB2PHY_WR_DQ2_0</td></tr>

<tr><td>TCELL50:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.AXI0_WDATA_103_96_NIB1_CLB2PHY_WR_DQ2_6</td></tr>

<tr><td>TCELL50:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN50</td></tr>

<tr><td>TCELL50:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.AXI0_WDATA_95_88_NIB1_CLB2PHY_WR_DQ1_0</td></tr>

<tr><td>TCELL50:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.AXI0_WDATA_95_88_NIB1_CLB2PHY_WR_DQ1_2</td></tr>

<tr><td>TCELL50:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.AXI0_WDATA_95_88_NIB1_CLB2PHY_WR_DQ1_6</td></tr>

<tr><td>TCELL50:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_DYNAMIC_DCI_TS4</td></tr>

<tr><td>TCELL50:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_DYNAMIC_DCI_TS2</td></tr>

<tr><td>TCELL50:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_DYNAMIC_DCI_TS1</td></tr>

<tr><td>TCELL50:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IBUF_DISABLE5</td></tr>

<tr><td>TCELL50:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IBUF_DISABLE4</td></tr>

<tr><td>TCELL50:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IBUF_DISABLE2</td></tr>

<tr><td>TCELL50:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IBUF_DISABLE1</td></tr>

<tr><td>TCELL50:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CE5</td></tr>

<tr><td>TCELL50:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CE4</td></tr>

<tr><td>TCELL50:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CE2</td></tr>

<tr><td>TCELL50:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CE1</td></tr>

<tr><td>TCELL50:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_INC5</td></tr>

<tr><td>TCELL50:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_INC4</td></tr>

<tr><td>TCELL50:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_INC2</td></tr>

<tr><td>TCELL50:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_INC1</td></tr>

<tr><td>TCELL50:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_LD5</td></tr>

<tr><td>TCELL50:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_LD4</td></tr>

<tr><td>TCELL50:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_LD2</td></tr>

<tr><td>TCELL50:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_LD1</td></tr>

<tr><td>TCELL50:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN53</td></tr>

<tr><td>TCELL50:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.AXI0_WDATA_103_96_NIB1_CLB2PHY_WR_DQ2_7</td></tr>

<tr><td>TCELL50:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.AXI0_WDATA_103_96_NIB1_CLB2PHY_WR_DQ2_3</td></tr>

<tr><td>TCELL50:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.AXI0_WDATA_103_96_NIB1_CLB2PHY_WR_DQ2_1</td></tr>

<tr><td>TCELL50:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.AXI0_WDATA_103_96_NIB1_CLB2PHY_WR_DQ2_2</td></tr>

<tr><td>TCELL50:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.AXI0_WDATA_103_96_NIB1_CLB2PHY_WR_DQ2_4</td></tr>

<tr><td>TCELL50:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN52</td></tr>

<tr><td>TCELL50:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN51</td></tr>

<tr><td>TCELL50:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN49</td></tr>

<tr><td>TCELL50:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN48</td></tr>

<tr><td>TCELL51:OUT.3.TMIN</td><td>LPDDRMC.AXI0_RDATA_119_112_NIB1_PHY2CLB_RD_DQ4_1</td></tr>

<tr><td>TCELL51:OUT.4.TMIN</td><td>LPDDRMC.AXI0_RDATA_119_112_NIB1_PHY2CLB_RD_DQ4_0</td></tr>

<tr><td>TCELL51:OUT.5.TMIN</td><td>LPDDRMC.AXI0_RDATA_119_112_NIB1_PHY2CLB_RD_DQ4_2</td></tr>

<tr><td>TCELL51:OUT.6.TMIN</td><td>LPDDRMC.AXI0_RDATA_119_112_NIB1_PHY2CLB_RD_DQ4_4</td></tr>

<tr><td>TCELL51:OUT.7.TMIN</td><td>LPDDRMC.AXI0_RDATA_119_112_NIB1_PHY2CLB_RD_DQ4_6</td></tr>

<tr><td>TCELL51:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>TCELL51:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_FIXDLY_RDY</td></tr>

<tr><td>TCELL51:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_PHY_RDY</td></tr>

<tr><td>TCELL51:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_GT_STATUS</td></tr>

<tr><td>TCELL51:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_MASTER_PD</td></tr>

<tr><td>TCELL51:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT53</td></tr>

<tr><td>TCELL51:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT52</td></tr>

<tr><td>TCELL51:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT51</td></tr>

<tr><td>TCELL51:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT50</td></tr>

<tr><td>TCELL51:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT49</td></tr>

<tr><td>TCELL51:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT48</td></tr>

<tr><td>TCELL51:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT47</td></tr>

<tr><td>TCELL51:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT46</td></tr>

<tr><td>TCELL51:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT45</td></tr>

<tr><td>TCELL51:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT44</td></tr>

<tr><td>TCELL51:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT43</td></tr>

<tr><td>TCELL51:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT42</td></tr>

<tr><td>TCELL51:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT41</td></tr>

<tr><td>TCELL51:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT40</td></tr>

<tr><td>TCELL51:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT39</td></tr>

<tr><td>TCELL51:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT38</td></tr>

<tr><td>TCELL51:OUT.29.TMIN</td><td>LPDDRMC.AXI0_RDATA_127_120_NIB1_PHY2CLB_RD_DQ5_7</td></tr>

<tr><td>TCELL51:OUT.30.TMIN</td><td>LPDDRMC.AXI0_RDATA_127_120_NIB1_PHY2CLB_RD_DQ5_5</td></tr>

<tr><td>TCELL51:OUT.31.TMIN</td><td>LPDDRMC.AXI0_RDATA_127_120_NIB1_PHY2CLB_RD_DQ5_3</td></tr>

<tr><td>TCELL51:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT6</td></tr>

<tr><td>TCELL51:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN45</td></tr>

<tr><td>TCELL51:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN42</td></tr>

<tr><td>TCELL51:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN39</td></tr>

<tr><td>TCELL51:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN36</td></tr>

<tr><td>TCELL51:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN33</td></tr>

<tr><td>TCELL51:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN30</td></tr>

<tr><td>TCELL51:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN27</td></tr>

<tr><td>TCELL51:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN24</td></tr>

<tr><td>TCELL51:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.AXI0_WDATA_111_104_NIB1_CLB2PHY_WR_DQ3_3</td></tr>

<tr><td>TCELL51:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.AXI0_WDATA_111_104_NIB1_CLB2PHY_WR_DQ3_2</td></tr>

<tr><td>TCELL51:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.AXI0_WDATA_119_112_NIB1_CLB2PHY_WR_DQ4_7</td></tr>

<tr><td>TCELL51:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.AXI0_WDATA_119_112_NIB1_CLB2PHY_WR_DQ4_1</td></tr>

<tr><td>TCELL51:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.AXI0_WDATA_119_112_NIB1_CLB2PHY_WR_DQ4_4</td></tr>

<tr><td>TCELL51:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.AXI0_WDATA_127_120_NIB1_CLB2PHY_WR_DQ5_5</td></tr>

<tr><td>TCELL51:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.AXI0_WDATA_127_120_NIB1_CLB2PHY_WR_DQ5_0</td></tr>

<tr><td>TCELL51:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN47</td></tr>

<tr><td>TCELL51:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN46</td></tr>

<tr><td>TCELL51:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN44</td></tr>

<tr><td>TCELL51:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN43</td></tr>

<tr><td>TCELL51:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN41</td></tr>

<tr><td>TCELL51:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN40</td></tr>

<tr><td>TCELL51:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN38</td></tr>

<tr><td>TCELL51:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN37</td></tr>

<tr><td>TCELL51:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN35</td></tr>

<tr><td>TCELL51:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN34</td></tr>

<tr><td>TCELL51:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN32</td></tr>

<tr><td>TCELL51:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN31</td></tr>

<tr><td>TCELL51:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN29</td></tr>

<tr><td>TCELL51:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN28</td></tr>

<tr><td>TCELL51:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN26</td></tr>

<tr><td>TCELL51:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN25</td></tr>

<tr><td>TCELL51:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.AXI0_WDATA_111_104_NIB1_CLB2PHY_WR_DQ3_7</td></tr>

<tr><td>TCELL51:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.AXI0_WDATA_111_104_NIB1_CLB2PHY_WR_DQ3_5</td></tr>

<tr><td>TCELL51:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.AXI0_WDATA_111_104_NIB1_CLB2PHY_WR_DQ3_1</td></tr>

<tr><td>TCELL51:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.AXI0_WDATA_111_104_NIB1_CLB2PHY_WR_DQ3_0</td></tr>

<tr><td>TCELL51:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.AXI0_WDATA_111_104_NIB1_CLB2PHY_WR_DQ3_4</td></tr>

<tr><td>TCELL51:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.AXI0_WDATA_111_104_NIB1_CLB2PHY_WR_DQ3_6</td></tr>

<tr><td>TCELL51:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.AXI0_WDATA_119_112_NIB1_CLB2PHY_WR_DQ4_5</td></tr>

<tr><td>TCELL51:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.AXI0_WDATA_119_112_NIB1_CLB2PHY_WR_DQ4_3</td></tr>

<tr><td>TCELL51:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.AXI0_WDATA_119_112_NIB1_CLB2PHY_WR_DQ4_0</td></tr>

<tr><td>TCELL51:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.AXI0_WDATA_119_112_NIB1_CLB2PHY_WR_DQ4_2</td></tr>

<tr><td>TCELL51:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.AXI0_WDATA_119_112_NIB1_CLB2PHY_WR_DQ4_6</td></tr>

<tr><td>TCELL51:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.AXI0_WDATA_127_120_NIB1_CLB2PHY_WR_DQ5_7</td></tr>

<tr><td>TCELL51:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.AXI0_WDATA_127_120_NIB1_CLB2PHY_WR_DQ5_3</td></tr>

<tr><td>TCELL51:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.AXI0_WDATA_127_120_NIB1_CLB2PHY_WR_DQ5_1</td></tr>

<tr><td>TCELL51:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.AXI0_WDATA_127_120_NIB1_CLB2PHY_WR_DQ5_2</td></tr>

<tr><td>TCELL51:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.AXI0_WDATA_127_120_NIB1_CLB2PHY_WR_DQ5_4</td></tr>

<tr><td>TCELL52:OUT.3.TMIN</td><td>LPDDRMC.AXI0_RDATA_127_120_NIB1_PHY2CLB_RD_DQ5_1</td></tr>

<tr><td>TCELL52:OUT.4.TMIN</td><td>LPDDRMC.AXI0_RDATA_127_120_NIB1_PHY2CLB_RD_DQ5_0</td></tr>

<tr><td>TCELL52:OUT.5.TMIN</td><td>LPDDRMC.AXI0_RDATA_127_120_NIB1_PHY2CLB_RD_DQ5_2</td></tr>

<tr><td>TCELL52:OUT.6.TMIN</td><td>LPDDRMC.AXI0_RDATA_127_120_NIB1_PHY2CLB_RD_DQ5_4</td></tr>

<tr><td>TCELL52:OUT.7.TMIN</td><td>LPDDRMC.AXI0_RDATA_127_120_NIB1_PHY2CLB_RD_DQ5_6</td></tr>

<tr><td>TCELL52:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT37</td></tr>

<tr><td>TCELL52:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT36</td></tr>

<tr><td>TCELL52:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT35</td></tr>

<tr><td>TCELL52:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT34</td></tr>

<tr><td>TCELL52:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT33</td></tr>

<tr><td>TCELL52:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT32</td></tr>

<tr><td>TCELL52:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT31</td></tr>

<tr><td>TCELL52:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT30</td></tr>

<tr><td>TCELL52:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT29</td></tr>

<tr><td>TCELL52:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT28</td></tr>

<tr><td>TCELL52:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT27</td></tr>

<tr><td>TCELL52:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT26</td></tr>

<tr><td>TCELL52:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT25</td></tr>

<tr><td>TCELL52:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT24</td></tr>

<tr><td>TCELL52:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT23</td></tr>

<tr><td>TCELL52:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT22</td></tr>

<tr><td>TCELL52:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT21</td></tr>

<tr><td>TCELL52:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT20</td></tr>

<tr><td>TCELL52:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT19</td></tr>

<tr><td>TCELL52:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT18</td></tr>

<tr><td>TCELL52:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT17</td></tr>

<tr><td>TCELL52:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT16</td></tr>

<tr><td>TCELL52:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT15</td></tr>

<tr><td>TCELL52:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT14</td></tr>

<tr><td>TCELL52:IMUX.BYP.6.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_COMP_IN8</td></tr>

<tr><td>TCELL52:IMUX.BYP.9.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_IN0</td></tr>

<tr><td>TCELL52:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_CSSD_TRIG2</td></tr>

<tr><td>TCELL52:IMUX.BYP.13.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_COMP_IN9</td></tr>

<tr><td>TCELL52:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN22</td></tr>

<tr><td>TCELL52:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN19</td></tr>

<tr><td>TCELL52:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN16</td></tr>

<tr><td>TCELL52:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN13</td></tr>

<tr><td>TCELL52:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN10</td></tr>

<tr><td>TCELL52:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN7</td></tr>

<tr><td>TCELL52:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN4</td></tr>

<tr><td>TCELL52:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN1</td></tr>

<tr><td>TCELL52:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IDELAY_EN_VTC4</td></tr>

<tr><td>TCELL52:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IDELAY_EN_VTC1</td></tr>

<tr><td>TCELL52:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_ODELAY_EN_VTC4</td></tr>

<tr><td>TCELL52:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_ODELAY_EN_VTC1</td></tr>

<tr><td>TCELL52:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_LP_RX_DIS_OR_TERM_EN1</td></tr>

<tr><td>TCELL52:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_LP_TX_T_OR_PD_EN_0_1</td></tr>

<tr><td>TCELL52:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_PD_EN_1_1</td></tr>

<tr><td>TCELL52:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.AXI0_WDATA_127_120_NIB1_CLB2PHY_WR_DQ5_6</td></tr>

<tr><td>TCELL52:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN23</td></tr>

<tr><td>TCELL52:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN21</td></tr>

<tr><td>TCELL52:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN20</td></tr>

<tr><td>TCELL52:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN18</td></tr>

<tr><td>TCELL52:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN17</td></tr>

<tr><td>TCELL52:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN15</td></tr>

<tr><td>TCELL52:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN14</td></tr>

<tr><td>TCELL52:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN12</td></tr>

<tr><td>TCELL52:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN11</td></tr>

<tr><td>TCELL52:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN9</td></tr>

<tr><td>TCELL52:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN8</td></tr>

<tr><td>TCELL52:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN6</td></tr>

<tr><td>TCELL52:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN5</td></tr>

<tr><td>TCELL52:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN3</td></tr>

<tr><td>TCELL52:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN2</td></tr>

<tr><td>TCELL52:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IODELAY_CNTVALUEIN0</td></tr>

<tr><td>TCELL52:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IDELAY_EN_VTC5</td></tr>

<tr><td>TCELL52:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IDELAY_EN_VTC3</td></tr>

<tr><td>TCELL52:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IDELAY_EN_VTC2</td></tr>

<tr><td>TCELL52:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_IDELAY_EN_VTC0</td></tr>

<tr><td>TCELL52:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_ODELAY_EN_VTC5</td></tr>

<tr><td>TCELL52:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_ODELAY_EN_VTC3</td></tr>

<tr><td>TCELL52:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_ODELAY_EN_VTC2</td></tr>

<tr><td>TCELL52:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_ODELAY_EN_VTC0</td></tr>

<tr><td>TCELL52:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_LP_RX_DIS_OR_TERM_EN2</td></tr>

<tr><td>TCELL52:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_LP_RX_DIS_OR_TERM_EN0</td></tr>

<tr><td>TCELL52:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_LP_TX_T_OR_PD_EN_0_2</td></tr>

<tr><td>TCELL52:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_LP_TX_T_OR_PD_EN_0_0</td></tr>

<tr><td>TCELL52:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_PD_EN_1_2</td></tr>

<tr><td>TCELL52:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_PD_EN_1_0</td></tr>

<tr><td>TCELL52:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_LP_TX_O_OR_PU_EN_0_2</td></tr>

<tr><td>TCELL53:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT13</td></tr>

<tr><td>TCELL53:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT12</td></tr>

<tr><td>TCELL53:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT11</td></tr>

<tr><td>TCELL53:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT10</td></tr>

<tr><td>TCELL53:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT9</td></tr>

<tr><td>TCELL53:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT8</td></tr>

<tr><td>TCELL53:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT7</td></tr>

<tr><td>TCELL53:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT6</td></tr>

<tr><td>TCELL53:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT5</td></tr>

<tr><td>TCELL53:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT4</td></tr>

<tr><td>TCELL53:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT3</td></tr>

<tr><td>TCELL53:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT2</td></tr>

<tr><td>TCELL53:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT1</td></tr>

<tr><td>TCELL53:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_IODELAY_CNTVALUEOUT0</td></tr>

<tr><td>TCELL53:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_IOB2CLB_DFT5</td></tr>

<tr><td>TCELL53:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_IOB2CLB_DFT4</td></tr>

<tr><td>TCELL53:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_IOB2CLB_DFT3</td></tr>

<tr><td>TCELL53:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_IOB2CLB_DFT2</td></tr>

<tr><td>TCELL53:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_IOB2CLB_DFT1</td></tr>

<tr><td>TCELL53:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_IOB2CLB_DFT0</td></tr>

<tr><td>TCELL53:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_LP_I_0_2</td></tr>

<tr><td>TCELL53:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_LP_I_0_1</td></tr>

<tr><td>TCELL53:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_LP_I_0_0</td></tr>

<tr><td>TCELL53:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_LP_I_1_2</td></tr>

<tr><td>TCELL53:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_LP_I_1_1</td></tr>

<tr><td>TCELL53:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_PHY2CLB_LP_I_1_0</td></tr>

<tr><td>TCELL53:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_RIU2CLB_VALID</td></tr>

<tr><td>TCELL53:OUT.30.TMIN</td><td>LPDDRMC.AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA15</td></tr>

<tr><td>TCELL53:OUT.31.TMIN</td><td>LPDDRMC.AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA14</td></tr>

<tr><td>TCELL53:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_LP_TX_O_OR_PU_EN_1_2</td></tr>

<tr><td>TCELL53:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_KEEPER_EN5</td></tr>

<tr><td>TCELL53:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_KEEPER_EN2</td></tr>

<tr><td>TCELL53:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2RIU_WR_EN</td></tr>

<tr><td>TCELL53:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA14</td></tr>

<tr><td>TCELL53:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA11</td></tr>

<tr><td>TCELL53:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA8</td></tr>

<tr><td>TCELL53:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA5</td></tr>

<tr><td>TCELL53:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA2</td></tr>

<tr><td>TCELL53:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.AXI0_WSTRB_15_8_NIB1_CLB2RIU_ADDR7</td></tr>

<tr><td>TCELL53:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.AXI0_WSTRB_15_8_NIB1_CLB2RIU_ADDR4</td></tr>

<tr><td>TCELL53:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.AXI0_WSTRB_15_8_NIB1_CLB2RIU_ADDR1</td></tr>

<tr><td>TCELL53:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.AXI0_AWADDR_14_11_NIB1_CLB2PHY_WREN2</td></tr>

<tr><td>TCELL53:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.AXI0_AWADDR_20_15_NIB1_CLB2PHY_T_TXBIT5</td></tr>

<tr><td>TCELL53:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.AXI0_AWADDR_20_15_NIB1_CLB2PHY_T_TXBIT2</td></tr>

<tr><td>TCELL53:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_LP_TX_O_OR_PU_EN_0_1</td></tr>

<tr><td>TCELL53:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_LP_TX_O_OR_PU_EN_0_0</td></tr>

<tr><td>TCELL53:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_LP_TX_O_OR_PU_EN_1_1</td></tr>

<tr><td>TCELL53:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_LP_TX_O_OR_PU_EN_1_0</td></tr>

<tr><td>TCELL53:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_KEEPER_EN4</td></tr>

<tr><td>TCELL53:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_KEEPER_EN3</td></tr>

<tr><td>TCELL53:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_KEEPER_EN1</td></tr>

<tr><td>TCELL53:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2PHY_KEEPER_EN0</td></tr>

<tr><td>TCELL53:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P1_CLB2RIU_NIBBLE_SEL</td></tr>

<tr><td>TCELL53:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA15</td></tr>

<tr><td>TCELL53:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA13</td></tr>

<tr><td>TCELL53:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA12</td></tr>

<tr><td>TCELL53:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA10</td></tr>

<tr><td>TCELL53:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA9</td></tr>

<tr><td>TCELL53:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA7</td></tr>

<tr><td>TCELL53:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA6</td></tr>

<tr><td>TCELL53:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA4</td></tr>

<tr><td>TCELL53:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA3</td></tr>

<tr><td>TCELL53:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA1</td></tr>

<tr><td>TCELL53:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.AXI0_WDATA_79_64_NIB1_CLB2RIU_WR_DATA0</td></tr>

<tr><td>TCELL53:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.AXI0_WSTRB_15_8_NIB1_CLB2RIU_ADDR6</td></tr>

<tr><td>TCELL53:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.AXI0_WSTRB_15_8_NIB1_CLB2RIU_ADDR5</td></tr>

<tr><td>TCELL53:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.AXI0_WSTRB_15_8_NIB1_CLB2RIU_ADDR3</td></tr>

<tr><td>TCELL53:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.AXI0_WSTRB_15_8_NIB1_CLB2RIU_ADDR2</td></tr>

<tr><td>TCELL53:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.AXI0_WSTRB_15_8_NIB1_CLB2RIU_ADDR0</td></tr>

<tr><td>TCELL53:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.AXI0_AWADDR_14_11_NIB1_CLB2PHY_WREN3</td></tr>

<tr><td>TCELL53:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.AXI0_AWADDR_14_11_NIB1_CLB2PHY_WREN1</td></tr>

<tr><td>TCELL53:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.AXI0_AWADDR_14_11_NIB1_CLB2PHY_WREN0</td></tr>

<tr><td>TCELL53:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.AXI0_AWADDR_20_15_NIB1_CLB2PHY_T_TXBIT4</td></tr>

<tr><td>TCELL53:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.AXI0_AWADDR_20_15_NIB1_CLB2PHY_T_TXBIT3</td></tr>

<tr><td>TCELL53:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.AXI0_AWADDR_20_15_NIB1_CLB2PHY_T_TXBIT1</td></tr>

<tr><td>TCELL53:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.AXI0_AWADDR_20_15_NIB1_CLB2PHY_T_TXBIT0</td></tr>

<tr><td>TCELL54:OUT.3.TMIN</td><td>LPDDRMC.AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA13</td></tr>

<tr><td>TCELL54:OUT.4.TMIN</td><td>LPDDRMC.AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA12</td></tr>

<tr><td>TCELL54:OUT.5.TMIN</td><td>LPDDRMC.AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA11</td></tr>

<tr><td>TCELL54:OUT.6.TMIN</td><td>LPDDRMC.AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA10</td></tr>

<tr><td>TCELL54:OUT.7.TMIN</td><td>LPDDRMC.AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA9</td></tr>

<tr><td>TCELL54:OUT.8.TMIN</td><td>LPDDRMC.AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA8</td></tr>

<tr><td>TCELL54:OUT.9.TMIN</td><td>LPDDRMC.AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA7</td></tr>

<tr><td>TCELL54:OUT.10.TMIN</td><td>LPDDRMC.AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA6</td></tr>

<tr><td>TCELL54:OUT.11.TMIN</td><td>LPDDRMC.AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA5</td></tr>

<tr><td>TCELL54:OUT.12.TMIN</td><td>LPDDRMC.AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA4</td></tr>

<tr><td>TCELL54:OUT.13.TMIN</td><td>LPDDRMC.AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA3</td></tr>

<tr><td>TCELL54:OUT.14.TMIN</td><td>LPDDRMC.AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA2</td></tr>

<tr><td>TCELL54:OUT.15.TMIN</td><td>LPDDRMC.AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA1</td></tr>

<tr><td>TCELL54:OUT.16.TMIN</td><td>LPDDRMC.AXI0_RDATA_79_64_NIB1_RIU2CLB_RD_DATA0</td></tr>

<tr><td>TCELL54:OUT.17.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARREADY</td></tr>

<tr><td>TCELL54:OUT.18.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWREADY</td></tr>

<tr><td>TCELL54:OUT.19.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_WREADY</td></tr>

<tr><td>TCELL54:OUT.20.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RVALID</td></tr>

<tr><td>TCELL54:OUT.21.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RLAST</td></tr>

<tr><td>TCELL54:OUT.22.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RID7</td></tr>

<tr><td>TCELL54:OUT.23.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RID6</td></tr>

<tr><td>TCELL54:OUT.24.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RID5</td></tr>

<tr><td>TCELL54:OUT.25.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RID4</td></tr>

<tr><td>TCELL54:OUT.26.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RID3</td></tr>

<tr><td>TCELL54:OUT.27.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RID2</td></tr>

<tr><td>TCELL54:OUT.28.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RID1</td></tr>

<tr><td>TCELL54:OUT.29.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RID0</td></tr>

<tr><td>TCELL54:OUT.30.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RRESP1</td></tr>

<tr><td>TCELL54:OUT.31.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RRESP0</td></tr>

<tr><td>TCELL54:IMUX.BYP.10.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT10</td></tr>

<tr><td>TCELL54:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.AXI0_ARADDR_14_11_NIB1_CLB2PHY_RDEN2</td></tr>

<tr><td>TCELL54:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.AXI0_ARADDR_20_15_NIB1_CLB2PHY_IODELAY_SEL5</td></tr>

<tr><td>TCELL54:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.AXI0_ARADDR_20_15_NIB1_CLB2PHY_IODELAY_SEL2</td></tr>

<tr><td>TCELL54:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.AXI0_ARADDR_21_NIB1_CLB2PHY_DLYCTL_EN_VTC</td></tr>

<tr><td>TCELL54:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARSIZE1</td></tr>

<tr><td>TCELL54:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARBURST0</td></tr>

<tr><td>TCELL54:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARPROT1</td></tr>

<tr><td>TCELL54:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARADDR_PAR0</td></tr>

<tr><td>TCELL54:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWSIZE1</td></tr>

<tr><td>TCELL54:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWBURST0</td></tr>

<tr><td>TCELL54:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWPROT1</td></tr>

<tr><td>TCELL54:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWADDR_PAR0</td></tr>

<tr><td>TCELL54:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_WPOISON</td></tr>

<tr><td>TCELL54:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA15</td></tr>

<tr><td>TCELL54:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA12</td></tr>

<tr><td>TCELL54:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.AXI0_AWADDR_21_NIB1_CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>TCELL54:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.AXI0_ARADDR_14_11_NIB1_CLB2PHY_RDEN3</td></tr>

<tr><td>TCELL54:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.AXI0_ARADDR_14_11_NIB1_CLB2PHY_RDEN1</td></tr>

<tr><td>TCELL54:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.AXI0_ARADDR_14_11_NIB1_CLB2PHY_RDEN0</td></tr>

<tr><td>TCELL54:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.AXI0_ARADDR_20_15_NIB1_CLB2PHY_IODELAY_SEL4</td></tr>

<tr><td>TCELL54:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.AXI0_ARADDR_20_15_NIB1_CLB2PHY_IODELAY_SEL3</td></tr>

<tr><td>TCELL54:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.AXI0_ARADDR_20_15_NIB1_CLB2PHY_IODELAY_SEL1</td></tr>

<tr><td>TCELL54:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.AXI0_ARADDR_20_15_NIB1_CLB2PHY_IODELAY_SEL0</td></tr>

<tr><td>TCELL54:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARVALID</td></tr>

<tr><td>TCELL54:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARSIZE2</td></tr>

<tr><td>TCELL54:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARSIZE0</td></tr>

<tr><td>TCELL54:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARBURST1</td></tr>

<tr><td>TCELL54:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARLOCK</td></tr>

<tr><td>TCELL54:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARPROT2</td></tr>

<tr><td>TCELL54:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARPROT0</td></tr>

<tr><td>TCELL54:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_ARADDR_PAR1</td></tr>

<tr><td>TCELL54:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWVALID</td></tr>

<tr><td>TCELL54:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWSIZE2</td></tr>

<tr><td>TCELL54:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWSIZE0</td></tr>

<tr><td>TCELL54:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWBURST1</td></tr>

<tr><td>TCELL54:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWLOCK</td></tr>

<tr><td>TCELL54:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWPROT2</td></tr>

<tr><td>TCELL54:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWPROT0</td></tr>

<tr><td>TCELL54:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_AWADDR_PAR1</td></tr>

<tr><td>TCELL54:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_WVALID</td></tr>

<tr><td>TCELL54:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_WLAST</td></tr>

<tr><td>TCELL54:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RREADY</td></tr>

<tr><td>TCELL54:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_BREADY</td></tr>

<tr><td>TCELL54:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA14</td></tr>

<tr><td>TCELL54:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA13</td></tr>

<tr><td>TCELL54:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA11</td></tr>

<tr><td>TCELL54:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA10</td></tr>

<tr><td>TCELL55:OUT.3.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RPOISON</td></tr>

<tr><td>TCELL55:OUT.4.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RDATA_PAR7</td></tr>

<tr><td>TCELL55:OUT.5.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RDATA_PAR6</td></tr>

<tr><td>TCELL55:OUT.6.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RDATA_PAR5</td></tr>

<tr><td>TCELL55:OUT.7.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RDATA_PAR4</td></tr>

<tr><td>TCELL55:OUT.8.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RDATA_PAR3</td></tr>

<tr><td>TCELL55:OUT.9.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RDATA_PAR2</td></tr>

<tr><td>TCELL55:OUT.10.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RDATA_PAR1</td></tr>

<tr><td>TCELL55:OUT.11.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_RDATA_PAR0</td></tr>

<tr><td>TCELL55:OUT.12.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_BVALID</td></tr>

<tr><td>TCELL55:OUT.13.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_BID7</td></tr>

<tr><td>TCELL55:OUT.14.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_BID6</td></tr>

<tr><td>TCELL55:OUT.15.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_BID5</td></tr>

<tr><td>TCELL55:OUT.16.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_BID4</td></tr>

<tr><td>TCELL55:OUT.17.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_BID3</td></tr>

<tr><td>TCELL55:OUT.18.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_BID2</td></tr>

<tr><td>TCELL55:OUT.19.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_BID1</td></tr>

<tr><td>TCELL55:OUT.20.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_BID0</td></tr>

<tr><td>TCELL55:OUT.21.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_BRESP1</td></tr>

<tr><td>TCELL55:OUT.22.TMIN</td><td>LPDDRMC.IF_LPDDRMC_RMUX_AXI_DC_TOP_P0_BRESP0</td></tr>

<tr><td>TCELL55:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>TCELL55:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_FIXDLY_RDY</td></tr>

<tr><td>TCELL55:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_PHY_RDY</td></tr>

<tr><td>TCELL55:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_GT_STATUS</td></tr>

<tr><td>TCELL55:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_MASTER_PD</td></tr>

<tr><td>TCELL55:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT53</td></tr>

<tr><td>TCELL55:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT52</td></tr>

<tr><td>TCELL55:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT51</td></tr>

<tr><td>TCELL55:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT50</td></tr>

<tr><td>TCELL55:IMUX.BYP.7.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_EN_B</td></tr>

<tr><td>TCELL55:IMUX.BYP.8.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_IN7</td></tr>

<tr><td>TCELL55:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA7</td></tr>

<tr><td>TCELL55:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA4</td></tr>

<tr><td>TCELL55:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA1</td></tr>

<tr><td>TCELL55:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.AXI0_WSTRB_7_0_NIB0_CLB2RIU_ADDR6</td></tr>

<tr><td>TCELL55:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.AXI0_WSTRB_7_0_NIB0_CLB2RIU_ADDR3</td></tr>

<tr><td>TCELL55:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.AXI0_WSTRB_7_0_NIB0_CLB2RIU_ADDR0</td></tr>

<tr><td>TCELL55:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_TXBIT_RST4</td></tr>

<tr><td>TCELL55:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_TXBIT_RST1</td></tr>

<tr><td>TCELL55:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_RXBIT_RST4</td></tr>

<tr><td>TCELL55:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_RXBIT_RST1</td></tr>

<tr><td>TCELL55:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_DYNAMIC_DCI_TS4</td></tr>

<tr><td>TCELL55:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_DYNAMIC_DCI_TS1</td></tr>

<tr><td>TCELL55:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IBUF_DISABLE4</td></tr>

<tr><td>TCELL55:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IBUF_DISABLE1</td></tr>

<tr><td>TCELL55:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CE4</td></tr>

<tr><td>TCELL55:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA9</td></tr>

<tr><td>TCELL55:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA8</td></tr>

<tr><td>TCELL55:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA6</td></tr>

<tr><td>TCELL55:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA5</td></tr>

<tr><td>TCELL55:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA3</td></tr>

<tr><td>TCELL55:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA2</td></tr>

<tr><td>TCELL55:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.AXI0_WDATA_15_0_NIB0_CLB2RIU_WR_DATA0</td></tr>

<tr><td>TCELL55:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.AXI0_WSTRB_7_0_NIB0_CLB2RIU_ADDR7</td></tr>

<tr><td>TCELL55:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.AXI0_WSTRB_7_0_NIB0_CLB2RIU_ADDR5</td></tr>

<tr><td>TCELL55:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.AXI0_WSTRB_7_0_NIB0_CLB2RIU_ADDR4</td></tr>

<tr><td>TCELL55:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.AXI0_WSTRB_7_0_NIB0_CLB2RIU_ADDR2</td></tr>

<tr><td>TCELL55:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.AXI0_WSTRB_7_0_NIB0_CLB2RIU_ADDR1</td></tr>

<tr><td>TCELL55:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_RST</td></tr>

<tr><td>TCELL55:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_TXBIT_RST5</td></tr>

<tr><td>TCELL55:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_TXBIT_RST3</td></tr>

<tr><td>TCELL55:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_TXBIT_RST2</td></tr>

<tr><td>TCELL55:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_TXBIT_RST0</td></tr>

<tr><td>TCELL55:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_RXBIT_RST5</td></tr>

<tr><td>TCELL55:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_RXBIT_RST3</td></tr>

<tr><td>TCELL55:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_RXBIT_RST2</td></tr>

<tr><td>TCELL55:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_RXBIT_RST0</td></tr>

<tr><td>TCELL55:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_DYNAMIC_DCI_TS5</td></tr>

<tr><td>TCELL55:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_DYNAMIC_DCI_TS3</td></tr>

<tr><td>TCELL55:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_DYNAMIC_DCI_TS2</td></tr>

<tr><td>TCELL55:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_DYNAMIC_DCI_TS0</td></tr>

<tr><td>TCELL55:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IBUF_DISABLE5</td></tr>

<tr><td>TCELL55:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IBUF_DISABLE3</td></tr>

<tr><td>TCELL55:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IBUF_DISABLE2</td></tr>

<tr><td>TCELL55:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IBUF_DISABLE0</td></tr>

<tr><td>TCELL55:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CE5</td></tr>

<tr><td>TCELL55:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CE3</td></tr>

<tr><td>TCELL55:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CE2</td></tr>

<tr><td>TCELL56:OUT.1.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT49</td></tr>

<tr><td>TCELL56:OUT.2.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT48</td></tr>

<tr><td>TCELL56:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT47</td></tr>

<tr><td>TCELL56:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT46</td></tr>

<tr><td>TCELL56:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT45</td></tr>

<tr><td>TCELL56:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT44</td></tr>

<tr><td>TCELL56:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT43</td></tr>

<tr><td>TCELL56:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT42</td></tr>

<tr><td>TCELL56:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT41</td></tr>

<tr><td>TCELL56:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT40</td></tr>

<tr><td>TCELL56:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT39</td></tr>

<tr><td>TCELL56:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT38</td></tr>

<tr><td>TCELL56:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT37</td></tr>

<tr><td>TCELL56:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT36</td></tr>

<tr><td>TCELL56:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT35</td></tr>

<tr><td>TCELL56:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT34</td></tr>

<tr><td>TCELL56:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT33</td></tr>

<tr><td>TCELL56:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT32</td></tr>

<tr><td>TCELL56:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT31</td></tr>

<tr><td>TCELL56:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT30</td></tr>

<tr><td>TCELL56:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT29</td></tr>

<tr><td>TCELL56:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT28</td></tr>

<tr><td>TCELL56:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT27</td></tr>

<tr><td>TCELL56:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT26</td></tr>

<tr><td>TCELL56:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT25</td></tr>

<tr><td>TCELL56:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT24</td></tr>

<tr><td>TCELL56:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT23</td></tr>

<tr><td>TCELL56:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT22</td></tr>

<tr><td>TCELL56:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT21</td></tr>

<tr><td>TCELL56:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT20</td></tr>

<tr><td>TCELL56:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT19</td></tr>

<tr><td>TCELL56:IMUX.CTRL.0</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2MC_DIV_CLK</td></tr>

<tr><td>TCELL56:IMUX.CTRL.1</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_CTRL_CLK</td></tr>

<tr><td>TCELL56:IMUX.CTRL.2</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_FIFO_CLK</td></tr>

<tr><td>TCELL56:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_INC5</td></tr>

<tr><td>TCELL56:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_INC2</td></tr>

<tr><td>TCELL56:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_LD5</td></tr>

<tr><td>TCELL56:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_LD2</td></tr>

<tr><td>TCELL56:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN53</td></tr>

<tr><td>TCELL56:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN50</td></tr>

<tr><td>TCELL56:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN47</td></tr>

<tr><td>TCELL56:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN44</td></tr>

<tr><td>TCELL56:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN41</td></tr>

<tr><td>TCELL56:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN38</td></tr>

<tr><td>TCELL56:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN35</td></tr>

<tr><td>TCELL56:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN32</td></tr>

<tr><td>TCELL56:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN29</td></tr>

<tr><td>TCELL56:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN26</td></tr>

<tr><td>TCELL56:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN23</td></tr>

<tr><td>TCELL56:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CE1</td></tr>

<tr><td>TCELL56:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CE0</td></tr>

<tr><td>TCELL56:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_INC4</td></tr>

<tr><td>TCELL56:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_INC3</td></tr>

<tr><td>TCELL56:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_INC1</td></tr>

<tr><td>TCELL56:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_INC0</td></tr>

<tr><td>TCELL56:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_LD4</td></tr>

<tr><td>TCELL56:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_LD3</td></tr>

<tr><td>TCELL56:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_LD1</td></tr>

<tr><td>TCELL56:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_LD0</td></tr>

<tr><td>TCELL56:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN52</td></tr>

<tr><td>TCELL56:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN51</td></tr>

<tr><td>TCELL56:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN49</td></tr>

<tr><td>TCELL56:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN48</td></tr>

<tr><td>TCELL56:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN46</td></tr>

<tr><td>TCELL56:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN45</td></tr>

<tr><td>TCELL56:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN43</td></tr>

<tr><td>TCELL56:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN42</td></tr>

<tr><td>TCELL56:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN40</td></tr>

<tr><td>TCELL56:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN39</td></tr>

<tr><td>TCELL56:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN37</td></tr>

<tr><td>TCELL56:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN36</td></tr>

<tr><td>TCELL56:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN34</td></tr>

<tr><td>TCELL56:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN33</td></tr>

<tr><td>TCELL56:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN31</td></tr>

<tr><td>TCELL56:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN30</td></tr>

<tr><td>TCELL56:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN28</td></tr>

<tr><td>TCELL56:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN27</td></tr>

<tr><td>TCELL56:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN25</td></tr>

<tr><td>TCELL56:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN24</td></tr>

<tr><td>TCELL56:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN22</td></tr>

<tr><td>TCELL56:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN21</td></tr>

<tr><td>TCELL57:OUT.0.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT18</td></tr>

<tr><td>TCELL57:OUT.1.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT17</td></tr>

<tr><td>TCELL57:OUT.2.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT16</td></tr>

<tr><td>TCELL57:OUT.3.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT15</td></tr>

<tr><td>TCELL57:OUT.4.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT14</td></tr>

<tr><td>TCELL57:OUT.5.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT13</td></tr>

<tr><td>TCELL57:OUT.6.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT12</td></tr>

<tr><td>TCELL57:OUT.7.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT11</td></tr>

<tr><td>TCELL57:OUT.8.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT10</td></tr>

<tr><td>TCELL57:OUT.9.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT9</td></tr>

<tr><td>TCELL57:OUT.10.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT8</td></tr>

<tr><td>TCELL57:OUT.11.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT7</td></tr>

<tr><td>TCELL57:OUT.12.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT6</td></tr>

<tr><td>TCELL57:OUT.13.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT5</td></tr>

<tr><td>TCELL57:OUT.14.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT4</td></tr>

<tr><td>TCELL57:OUT.15.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT3</td></tr>

<tr><td>TCELL57:OUT.16.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT2</td></tr>

<tr><td>TCELL57:OUT.17.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT1</td></tr>

<tr><td>TCELL57:OUT.18.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_IODELAY_CNTVALUEOUT0</td></tr>

<tr><td>TCELL57:OUT.19.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_IOB2CLB_DFT5</td></tr>

<tr><td>TCELL57:OUT.20.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_IOB2CLB_DFT4</td></tr>

<tr><td>TCELL57:OUT.21.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_IOB2CLB_DFT3</td></tr>

<tr><td>TCELL57:OUT.22.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_IOB2CLB_DFT2</td></tr>

<tr><td>TCELL57:OUT.23.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_IOB2CLB_DFT1</td></tr>

<tr><td>TCELL57:OUT.24.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_IOB2CLB_DFT0</td></tr>

<tr><td>TCELL57:OUT.25.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_LP_I_0_2</td></tr>

<tr><td>TCELL57:OUT.26.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_LP_I_0_1</td></tr>

<tr><td>TCELL57:OUT.27.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_LP_I_0_0</td></tr>

<tr><td>TCELL57:OUT.28.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_LP_I_1_2</td></tr>

<tr><td>TCELL57:OUT.29.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_LP_I_1_1</td></tr>

<tr><td>TCELL57:OUT.30.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_PHY2CLB_LP_I_1_0</td></tr>

<tr><td>TCELL57:OUT.31.TMIN</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_RIU2CLB_VALID</td></tr>

<tr><td>TCELL57:IMUX.BYP.7.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_IN1</td></tr>

<tr><td>TCELL57:IMUX.BYP.8.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_CSSD_TRIG10</td></tr>

<tr><td>TCELL57:IMUX.IMUX.0.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN20</td></tr>

<tr><td>TCELL57:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN17</td></tr>

<tr><td>TCELL57:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN14</td></tr>

<tr><td>TCELL57:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN11</td></tr>

<tr><td>TCELL57:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN8</td></tr>

<tr><td>TCELL57:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN5</td></tr>

<tr><td>TCELL57:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN2</td></tr>

<tr><td>TCELL57:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IDELAY_EN_VTC5</td></tr>

<tr><td>TCELL57:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IDELAY_EN_VTC2</td></tr>

<tr><td>TCELL57:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_ODELAY_EN_VTC5</td></tr>

<tr><td>TCELL57:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_ODELAY_EN_VTC2</td></tr>

<tr><td>TCELL57:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_LP_RX_DIS_OR_TERM_EN2</td></tr>

<tr><td>TCELL57:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_LP_TX_T_OR_PD_EN_0_2</td></tr>

<tr><td>TCELL57:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_PD_EN_1_2</td></tr>

<tr><td>TCELL57:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_LP_TX_O_OR_PU_EN_0_2</td></tr>

<tr><td>TCELL57:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_LP_TX_O_OR_PU_EN_1_2</td></tr>

<tr><td>TCELL57:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN19</td></tr>

<tr><td>TCELL57:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN18</td></tr>

<tr><td>TCELL57:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN16</td></tr>

<tr><td>TCELL57:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN15</td></tr>

<tr><td>TCELL57:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN13</td></tr>

<tr><td>TCELL57:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN12</td></tr>

<tr><td>TCELL57:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN10</td></tr>

<tr><td>TCELL57:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN9</td></tr>

<tr><td>TCELL57:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN7</td></tr>

<tr><td>TCELL57:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN6</td></tr>

<tr><td>TCELL57:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN4</td></tr>

<tr><td>TCELL57:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN3</td></tr>

<tr><td>TCELL57:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN1</td></tr>

<tr><td>TCELL57:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IODELAY_CNTVALUEIN0</td></tr>

<tr><td>TCELL57:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IDELAY_EN_VTC4</td></tr>

<tr><td>TCELL57:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IDELAY_EN_VTC3</td></tr>

<tr><td>TCELL57:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IDELAY_EN_VTC1</td></tr>

<tr><td>TCELL57:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_IDELAY_EN_VTC0</td></tr>

<tr><td>TCELL57:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_ODELAY_EN_VTC4</td></tr>

<tr><td>TCELL57:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_ODELAY_EN_VTC3</td></tr>

<tr><td>TCELL57:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_ODELAY_EN_VTC1</td></tr>

<tr><td>TCELL57:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_ODELAY_EN_VTC0</td></tr>

<tr><td>TCELL57:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_LP_RX_DIS_OR_TERM_EN1</td></tr>

<tr><td>TCELL57:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_LP_RX_DIS_OR_TERM_EN0</td></tr>

<tr><td>TCELL57:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_LP_TX_T_OR_PD_EN_0_1</td></tr>

<tr><td>TCELL57:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_LP_TX_T_OR_PD_EN_0_0</td></tr>

<tr><td>TCELL57:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_PD_EN_1_1</td></tr>

<tr><td>TCELL57:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_PD_EN_1_0</td></tr>

<tr><td>TCELL57:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_LP_TX_O_OR_PU_EN_0_1</td></tr>

<tr><td>TCELL57:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_LP_TX_O_OR_PU_EN_0_0</td></tr>

<tr><td>TCELL57:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_LP_TX_O_OR_PU_EN_1_1</td></tr>

<tr><td>TCELL57:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_LP_TX_O_OR_PU_EN_1_0</td></tr>

<tr><td>TCELL58:OUT.0.TMIN</td><td>LPDDRMC.AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA15</td></tr>

<tr><td>TCELL58:OUT.1.TMIN</td><td>LPDDRMC.AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA14</td></tr>

<tr><td>TCELL58:OUT.2.TMIN</td><td>LPDDRMC.AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA13</td></tr>

<tr><td>TCELL58:OUT.3.TMIN</td><td>LPDDRMC.AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA12</td></tr>

<tr><td>TCELL58:OUT.4.TMIN</td><td>LPDDRMC.AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA11</td></tr>

<tr><td>TCELL58:OUT.5.TMIN</td><td>LPDDRMC.AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA10</td></tr>

<tr><td>TCELL58:OUT.6.TMIN</td><td>LPDDRMC.AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA9</td></tr>

<tr><td>TCELL58:OUT.7.TMIN</td><td>LPDDRMC.AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA8</td></tr>

<tr><td>TCELL58:OUT.8.TMIN</td><td>LPDDRMC.AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA7</td></tr>

<tr><td>TCELL58:OUT.9.TMIN</td><td>LPDDRMC.AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA6</td></tr>

<tr><td>TCELL58:OUT.10.TMIN</td><td>LPDDRMC.AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA5</td></tr>

<tr><td>TCELL58:OUT.11.TMIN</td><td>LPDDRMC.AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA4</td></tr>

<tr><td>TCELL58:OUT.12.TMIN</td><td>LPDDRMC.AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA3</td></tr>

<tr><td>TCELL58:OUT.13.TMIN</td><td>LPDDRMC.AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA2</td></tr>

<tr><td>TCELL58:OUT.14.TMIN</td><td>LPDDRMC.AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA1</td></tr>

<tr><td>TCELL58:OUT.15.TMIN</td><td>LPDDRMC.AXI0_RDATA_15_0_NIB0_RIU2CLB_RD_DATA0</td></tr>

<tr><td>TCELL58:OUT.16.TMIN</td><td>LPDDRMC.AXI0_RDATA_63_56_NIB0_PHY2CLB_RD_DQ5_6</td></tr>

<tr><td>TCELL58:OUT.17.TMIN</td><td>LPDDRMC.AXI0_RDATA_63_56_NIB0_PHY2CLB_RD_DQ5_4</td></tr>

<tr><td>TCELL58:OUT.18.TMIN</td><td>LPDDRMC.AXI0_RDATA_63_56_NIB0_PHY2CLB_RD_DQ5_2</td></tr>

<tr><td>TCELL58:OUT.19.TMIN</td><td>LPDDRMC.AXI0_RDATA_63_56_NIB0_PHY2CLB_RD_DQ5_0</td></tr>

<tr><td>TCELL58:OUT.20.TMIN</td><td>LPDDRMC.AXI0_RDATA_63_56_NIB0_PHY2CLB_RD_DQ5_1</td></tr>

<tr><td>TCELL58:OUT.21.TMIN</td><td>LPDDRMC.AXI0_RDATA_63_56_NIB0_PHY2CLB_RD_DQ5_3</td></tr>

<tr><td>TCELL58:OUT.22.TMIN</td><td>LPDDRMC.AXI0_RDATA_63_56_NIB0_PHY2CLB_RD_DQ5_5</td></tr>

<tr><td>TCELL58:OUT.23.TMIN</td><td>LPDDRMC.AXI0_RDATA_63_56_NIB0_PHY2CLB_RD_DQ5_7</td></tr>

<tr><td>TCELL58:OUT.24.TMIN</td><td>LPDDRMC.AXI0_RDATA_55_48_NIB0_PHY2CLB_RD_DQ4_6</td></tr>

<tr><td>TCELL58:OUT.25.TMIN</td><td>LPDDRMC.AXI0_RDATA_55_48_NIB0_PHY2CLB_RD_DQ4_4</td></tr>

<tr><td>TCELL58:OUT.26.TMIN</td><td>LPDDRMC.AXI0_RDATA_55_48_NIB0_PHY2CLB_RD_DQ4_2</td></tr>

<tr><td>TCELL58:OUT.27.TMIN</td><td>LPDDRMC.AXI0_RDATA_55_48_NIB0_PHY2CLB_RD_DQ4_0</td></tr>

<tr><td>TCELL58:OUT.28.TMIN</td><td>LPDDRMC.AXI0_RDATA_55_48_NIB0_PHY2CLB_RD_DQ4_1</td></tr>

<tr><td>TCELL58:OUT.29.TMIN</td><td>LPDDRMC.AXI0_RDATA_55_48_NIB0_PHY2CLB_RD_DQ4_3</td></tr>

<tr><td>TCELL58:OUT.30.TMIN</td><td>LPDDRMC.AXI0_RDATA_55_48_NIB0_PHY2CLB_RD_DQ4_5</td></tr>

<tr><td>TCELL58:OUT.31.TMIN</td><td>LPDDRMC.AXI0_RDATA_55_48_NIB0_PHY2CLB_RD_DQ4_7</td></tr>

<tr><td>TCELL58:IMUX.BYP.7.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_MASK_IN_EXT1</td></tr>

<tr><td>TCELL58:IMUX.BYP.8.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_CSSD_TRIG3</td></tr>

<tr><td>TCELL58:IMUX.IMUX.0.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_KEEPER_EN5</td></tr>

<tr><td>TCELL58:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_KEEPER_EN2</td></tr>

<tr><td>TCELL58:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2RIU_WR_EN</td></tr>

<tr><td>TCELL58:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.AXI0_WDATA_63_56_NIB0_CLB2PHY_WR_DQ5_2</td></tr>

<tr><td>TCELL58:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.AXI0_WDATA_63_56_NIB0_CLB2PHY_WR_DQ5_3</td></tr>

<tr><td>TCELL58:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.AXI0_AWADDR_3_0_NIB0_CLB2PHY_WREN3</td></tr>

<tr><td>TCELL58:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.AXI0_AWADDR_3_0_NIB0_CLB2PHY_WREN0</td></tr>

<tr><td>TCELL58:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.AXI0_AWADDR_9_4_NIB0_CLB2PHY_T_TXBIT3</td></tr>

<tr><td>TCELL58:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.AXI0_AWADDR_9_4_NIB0_CLB2PHY_T_TXBIT0</td></tr>

<tr><td>TCELL58:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.AXI0_ARADDR_3_0_NIB0_CLB2PHY_RDEN2</td></tr>

<tr><td>TCELL58:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.AXI0_ARADDR_9_4_NIB0_CLB2PHY_IODELAY_SEL5</td></tr>

<tr><td>TCELL58:IMUX.IMUX.11.DELAY</td><td>LPDDRMC.AXI0_ARADDR_9_4_NIB0_CLB2PHY_IODELAY_SEL2</td></tr>

<tr><td>TCELL58:IMUX.IMUX.12.DELAY</td><td>LPDDRMC.AXI0_ARADDR_10_NIB0_CLB2PHY_DLYCTL_EN_VTC</td></tr>

<tr><td>TCELL58:IMUX.IMUX.13.DELAY</td><td>LPDDRMC.AXI0_WDATA_55_48_NIB0_CLB2PHY_WR_DQ4_2</td></tr>

<tr><td>TCELL58:IMUX.IMUX.14.DELAY</td><td>LPDDRMC.AXI0_WDATA_55_48_NIB0_CLB2PHY_WR_DQ4_3</td></tr>

<tr><td>TCELL58:IMUX.IMUX.15.DELAY</td><td>LPDDRMC.AXI0_WDATA_47_40_NIB0_CLB2PHY_WR_DQ3_6</td></tr>

<tr><td>TCELL58:IMUX.IMUX.16.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_KEEPER_EN4</td></tr>

<tr><td>TCELL58:IMUX.IMUX.17.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_KEEPER_EN3</td></tr>

<tr><td>TCELL58:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_KEEPER_EN1</td></tr>

<tr><td>TCELL58:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2PHY_KEEPER_EN0</td></tr>

<tr><td>TCELL58:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.AXI0_WDATA_63_56_NIB0_CLB2PHY_WR_DQ5_6</td></tr>

<tr><td>TCELL58:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.AXI0_WDATA_63_56_NIB0_CLB2PHY_WR_DQ5_4</td></tr>

<tr><td>TCELL58:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.AXI0_WDATA_63_56_NIB0_CLB2PHY_WR_DQ5_0</td></tr>

<tr><td>TCELL58:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.AXI0_WDATA_63_56_NIB0_CLB2PHY_WR_DQ5_1</td></tr>

<tr><td>TCELL58:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.AXI0_WDATA_63_56_NIB0_CLB2PHY_WR_DQ5_5</td></tr>

<tr><td>TCELL58:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.AXI0_WDATA_63_56_NIB0_CLB2PHY_WR_DQ5_7</td></tr>

<tr><td>TCELL58:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.AXI0_AWADDR_3_0_NIB0_CLB2PHY_WREN2</td></tr>

<tr><td>TCELL58:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.AXI0_AWADDR_3_0_NIB0_CLB2PHY_WREN1</td></tr>

<tr><td>TCELL58:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.AXI0_AWADDR_9_4_NIB0_CLB2PHY_T_TXBIT5</td></tr>

<tr><td>TCELL58:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.AXI0_AWADDR_9_4_NIB0_CLB2PHY_T_TXBIT4</td></tr>

<tr><td>TCELL58:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.AXI0_AWADDR_9_4_NIB0_CLB2PHY_T_TXBIT2</td></tr>

<tr><td>TCELL58:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.AXI0_AWADDR_9_4_NIB0_CLB2PHY_T_TXBIT1</td></tr>

<tr><td>TCELL58:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.AXI0_AWADDR_10_NIB0_CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>TCELL58:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.AXI0_ARADDR_3_0_NIB0_CLB2PHY_RDEN3</td></tr>

<tr><td>TCELL58:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.AXI0_ARADDR_3_0_NIB0_CLB2PHY_RDEN1</td></tr>

<tr><td>TCELL58:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.AXI0_ARADDR_3_0_NIB0_CLB2PHY_RDEN0</td></tr>

<tr><td>TCELL58:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.AXI0_ARADDR_9_4_NIB0_CLB2PHY_IODELAY_SEL4</td></tr>

<tr><td>TCELL58:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.AXI0_ARADDR_9_4_NIB0_CLB2PHY_IODELAY_SEL3</td></tr>

<tr><td>TCELL58:IMUX.IMUX.38.DELAY</td><td>LPDDRMC.AXI0_ARADDR_9_4_NIB0_CLB2PHY_IODELAY_SEL1</td></tr>

<tr><td>TCELL58:IMUX.IMUX.39.DELAY</td><td>LPDDRMC.AXI0_ARADDR_9_4_NIB0_CLB2PHY_IODELAY_SEL0</td></tr>

<tr><td>TCELL58:IMUX.IMUX.40.DELAY</td><td>LPDDRMC.AXI0_WDATA_55_48_NIB0_CLB2PHY_WR_DQ4_6</td></tr>

<tr><td>TCELL58:IMUX.IMUX.41.DELAY</td><td>LPDDRMC.AXI0_WDATA_55_48_NIB0_CLB2PHY_WR_DQ4_4</td></tr>

<tr><td>TCELL58:IMUX.IMUX.42.DELAY</td><td>LPDDRMC.AXI0_WDATA_55_48_NIB0_CLB2PHY_WR_DQ4_0</td></tr>

<tr><td>TCELL58:IMUX.IMUX.43.DELAY</td><td>LPDDRMC.AXI0_WDATA_55_48_NIB0_CLB2PHY_WR_DQ4_1</td></tr>

<tr><td>TCELL58:IMUX.IMUX.44.DELAY</td><td>LPDDRMC.AXI0_WDATA_55_48_NIB0_CLB2PHY_WR_DQ4_5</td></tr>

<tr><td>TCELL58:IMUX.IMUX.45.DELAY</td><td>LPDDRMC.AXI0_WDATA_55_48_NIB0_CLB2PHY_WR_DQ4_7</td></tr>

<tr><td>TCELL58:IMUX.IMUX.46.DELAY</td><td>LPDDRMC.AXI0_WDATA_47_40_NIB0_CLB2PHY_WR_DQ3_4</td></tr>

<tr><td>TCELL58:IMUX.IMUX.47.DELAY</td><td>LPDDRMC.AXI0_WDATA_47_40_NIB0_CLB2PHY_WR_DQ3_2</td></tr>

<tr><td>TCELL59:OUT.0.TMIN</td><td>LPDDRMC.AXI0_RDATA_47_40_NIB0_PHY2CLB_RD_DQ3_6</td></tr>

<tr><td>TCELL59:OUT.1.TMIN</td><td>LPDDRMC.AXI0_RDATA_47_40_NIB0_PHY2CLB_RD_DQ3_4</td></tr>

<tr><td>TCELL59:OUT.2.TMIN</td><td>LPDDRMC.AXI0_RDATA_47_40_NIB0_PHY2CLB_RD_DQ3_2</td></tr>

<tr><td>TCELL59:OUT.3.TMIN</td><td>LPDDRMC.AXI0_RDATA_47_40_NIB0_PHY2CLB_RD_DQ3_0</td></tr>

<tr><td>TCELL59:OUT.4.TMIN</td><td>LPDDRMC.AXI0_RDATA_47_40_NIB0_PHY2CLB_RD_DQ3_1</td></tr>

<tr><td>TCELL59:OUT.5.TMIN</td><td>LPDDRMC.AXI0_RDATA_47_40_NIB0_PHY2CLB_RD_DQ3_3</td></tr>

<tr><td>TCELL59:OUT.6.TMIN</td><td>LPDDRMC.AXI0_RDATA_47_40_NIB0_PHY2CLB_RD_DQ3_5</td></tr>

<tr><td>TCELL59:OUT.7.TMIN</td><td>LPDDRMC.AXI0_RDATA_47_40_NIB0_PHY2CLB_RD_DQ3_7</td></tr>

<tr><td>TCELL59:OUT.8.TMIN</td><td>LPDDRMC.AXI0_RDATA_39_32_NIB0_PHY2CLB_RD_DQ2_6</td></tr>

<tr><td>TCELL59:OUT.9.TMIN</td><td>LPDDRMC.AXI0_RDATA_39_32_NIB0_PHY2CLB_RD_DQ2_4</td></tr>

<tr><td>TCELL59:OUT.10.TMIN</td><td>LPDDRMC.AXI0_RDATA_39_32_NIB0_PHY2CLB_RD_DQ2_2</td></tr>

<tr><td>TCELL59:OUT.11.TMIN</td><td>LPDDRMC.AXI0_RDATA_39_32_NIB0_PHY2CLB_RD_DQ2_0</td></tr>

<tr><td>TCELL59:OUT.12.TMIN</td><td>LPDDRMC.AXI0_RDATA_39_32_NIB0_PHY2CLB_RD_DQ2_1</td></tr>

<tr><td>TCELL59:OUT.13.TMIN</td><td>LPDDRMC.AXI0_RDATA_39_32_NIB0_PHY2CLB_RD_DQ2_3</td></tr>

<tr><td>TCELL59:OUT.14.TMIN</td><td>LPDDRMC.AXI0_RDATA_39_32_NIB0_PHY2CLB_RD_DQ2_5</td></tr>

<tr><td>TCELL59:OUT.15.TMIN</td><td>LPDDRMC.AXI0_RDATA_39_32_NIB0_PHY2CLB_RD_DQ2_7</td></tr>

<tr><td>TCELL59:OUT.16.TMIN</td><td>LPDDRMC.AXI0_RDATA_31_24_NIB0_PHY2CLB_RD_DQ1_6</td></tr>

<tr><td>TCELL59:OUT.17.TMIN</td><td>LPDDRMC.AXI0_RDATA_31_24_NIB0_PHY2CLB_RD_DQ1_4</td></tr>

<tr><td>TCELL59:OUT.18.TMIN</td><td>LPDDRMC.AXI0_RDATA_31_24_NIB0_PHY2CLB_RD_DQ1_2</td></tr>

<tr><td>TCELL59:OUT.19.TMIN</td><td>LPDDRMC.AXI0_RDATA_31_24_NIB0_PHY2CLB_RD_DQ1_0</td></tr>

<tr><td>TCELL59:OUT.20.TMIN</td><td>LPDDRMC.AXI0_RDATA_31_24_NIB0_PHY2CLB_RD_DQ1_1</td></tr>

<tr><td>TCELL59:OUT.21.TMIN</td><td>LPDDRMC.AXI0_RDATA_31_24_NIB0_PHY2CLB_RD_DQ1_3</td></tr>

<tr><td>TCELL59:OUT.22.TMIN</td><td>LPDDRMC.AXI0_RDATA_31_24_NIB0_PHY2CLB_RD_DQ1_5</td></tr>

<tr><td>TCELL59:OUT.23.TMIN</td><td>LPDDRMC.AXI0_RDATA_31_24_NIB0_PHY2CLB_RD_DQ1_7</td></tr>

<tr><td>TCELL59:OUT.24.TMIN</td><td>LPDDRMC.AXI0_RDATA_23_16_NIB0_PHY2CLB_RD_DQ0_6</td></tr>

<tr><td>TCELL59:OUT.25.TMIN</td><td>LPDDRMC.AXI0_RDATA_23_16_NIB0_PHY2CLB_RD_DQ0_4</td></tr>

<tr><td>TCELL59:OUT.26.TMIN</td><td>LPDDRMC.AXI0_RDATA_23_16_NIB0_PHY2CLB_RD_DQ0_2</td></tr>

<tr><td>TCELL59:OUT.27.TMIN</td><td>LPDDRMC.AXI0_RDATA_23_16_NIB0_PHY2CLB_RD_DQ0_0</td></tr>

<tr><td>TCELL59:OUT.28.TMIN</td><td>LPDDRMC.AXI0_RDATA_23_16_NIB0_PHY2CLB_RD_DQ0_1</td></tr>

<tr><td>TCELL59:OUT.29.TMIN</td><td>LPDDRMC.AXI0_RDATA_23_16_NIB0_PHY2CLB_RD_DQ0_3</td></tr>

<tr><td>TCELL59:OUT.30.TMIN</td><td>LPDDRMC.AXI0_RDATA_23_16_NIB0_PHY2CLB_RD_DQ0_5</td></tr>

<tr><td>TCELL59:OUT.31.TMIN</td><td>LPDDRMC.AXI0_RDATA_23_16_NIB0_PHY2CLB_RD_DQ0_7</td></tr>

<tr><td>TCELL59:IMUX.BYP.7.DELAY</td><td>LPDDRMC.IF_DMC_FABRIC_SCAN_CHNL_IN_EXT2</td></tr>

<tr><td>TCELL59:IMUX.BYP.8.DELAY</td><td>LPDDRMC.IF_XPIO_DFX_DFXCNTRL_DMC_OABUT_CLB2PHY_SCAN_COMP_IN0</td></tr>

<tr><td>TCELL59:IMUX.IMUX.1.DELAY</td><td>LPDDRMC.AXI0_WDATA_47_40_NIB0_CLB2PHY_WR_DQ3_0</td></tr>

<tr><td>TCELL59:IMUX.IMUX.2.DELAY</td><td>LPDDRMC.AXI0_WDATA_47_40_NIB0_CLB2PHY_WR_DQ3_5</td></tr>

<tr><td>TCELL59:IMUX.IMUX.3.DELAY</td><td>LPDDRMC.AXI0_WDATA_39_32_NIB0_CLB2PHY_WR_DQ2_4</td></tr>

<tr><td>TCELL59:IMUX.IMUX.4.DELAY</td><td>LPDDRMC.AXI0_WDATA_39_32_NIB0_CLB2PHY_WR_DQ2_1</td></tr>

<tr><td>TCELL59:IMUX.IMUX.5.DELAY</td><td>LPDDRMC.AXI0_WDATA_39_32_NIB0_CLB2PHY_WR_DQ2_7</td></tr>

<tr><td>TCELL59:IMUX.IMUX.6.DELAY</td><td>LPDDRMC.AXI0_WDATA_31_24_NIB0_CLB2PHY_WR_DQ1_4</td></tr>

<tr><td>TCELL59:IMUX.IMUX.7.DELAY</td><td>LPDDRMC.AXI0_WDATA_31_24_NIB0_CLB2PHY_WR_DQ1_1</td></tr>

<tr><td>TCELL59:IMUX.IMUX.8.DELAY</td><td>LPDDRMC.AXI0_WDATA_31_24_NIB0_CLB2PHY_WR_DQ1_7</td></tr>

<tr><td>TCELL59:IMUX.IMUX.9.DELAY</td><td>LPDDRMC.AXI0_WDATA_23_16_NIB0_CLB2PHY_WR_DQ0_2</td></tr>

<tr><td>TCELL59:IMUX.IMUX.10.DELAY</td><td>LPDDRMC.AXI0_WDATA_23_16_NIB0_CLB2PHY_WR_DQ0_3</td></tr>

<tr><td>TCELL59:IMUX.IMUX.18.DELAY</td><td>LPDDRMC.AXI0_WDATA_47_40_NIB0_CLB2PHY_WR_DQ3_1</td></tr>

<tr><td>TCELL59:IMUX.IMUX.19.DELAY</td><td>LPDDRMC.AXI0_WDATA_47_40_NIB0_CLB2PHY_WR_DQ3_3</td></tr>

<tr><td>TCELL59:IMUX.IMUX.20.DELAY</td><td>LPDDRMC.AXI0_WDATA_47_40_NIB0_CLB2PHY_WR_DQ3_7</td></tr>

<tr><td>TCELL59:IMUX.IMUX.21.DELAY</td><td>LPDDRMC.AXI0_WDATA_39_32_NIB0_CLB2PHY_WR_DQ2_6</td></tr>

<tr><td>TCELL59:IMUX.IMUX.22.DELAY</td><td>LPDDRMC.AXI0_WDATA_39_32_NIB0_CLB2PHY_WR_DQ2_2</td></tr>

<tr><td>TCELL59:IMUX.IMUX.23.DELAY</td><td>LPDDRMC.AXI0_WDATA_39_32_NIB0_CLB2PHY_WR_DQ2_0</td></tr>

<tr><td>TCELL59:IMUX.IMUX.24.DELAY</td><td>LPDDRMC.AXI0_WDATA_39_32_NIB0_CLB2PHY_WR_DQ2_3</td></tr>

<tr><td>TCELL59:IMUX.IMUX.25.DELAY</td><td>LPDDRMC.AXI0_WDATA_39_32_NIB0_CLB2PHY_WR_DQ2_5</td></tr>

<tr><td>TCELL59:IMUX.IMUX.26.DELAY</td><td>LPDDRMC.IF_HSM_CLB2PHY_P0_CLB2RIU_NIBBLE_SEL</td></tr>

<tr><td>TCELL59:IMUX.IMUX.27.DELAY</td><td>LPDDRMC.AXI0_WDATA_31_24_NIB0_CLB2PHY_WR_DQ1_6</td></tr>

<tr><td>TCELL59:IMUX.IMUX.28.DELAY</td><td>LPDDRMC.AXI0_WDATA_31_24_NIB0_CLB2PHY_WR_DQ1_2</td></tr>

<tr><td>TCELL59:IMUX.IMUX.29.DELAY</td><td>LPDDRMC.AXI0_WDATA_31_24_NIB0_CLB2PHY_WR_DQ1_0</td></tr>

<tr><td>TCELL59:IMUX.IMUX.30.DELAY</td><td>LPDDRMC.AXI0_WDATA_31_24_NIB0_CLB2PHY_WR_DQ1_3</td></tr>

<tr><td>TCELL59:IMUX.IMUX.31.DELAY</td><td>LPDDRMC.AXI0_WDATA_31_24_NIB0_CLB2PHY_WR_DQ1_5</td></tr>

<tr><td>TCELL59:IMUX.IMUX.32.DELAY</td><td>LPDDRMC.AXI0_WDATA_23_16_NIB0_CLB2PHY_WR_DQ0_6</td></tr>

<tr><td>TCELL59:IMUX.IMUX.33.DELAY</td><td>LPDDRMC.AXI0_WDATA_23_16_NIB0_CLB2PHY_WR_DQ0_4</td></tr>

<tr><td>TCELL59:IMUX.IMUX.34.DELAY</td><td>LPDDRMC.AXI0_WDATA_23_16_NIB0_CLB2PHY_WR_DQ0_0</td></tr>

<tr><td>TCELL59:IMUX.IMUX.35.DELAY</td><td>LPDDRMC.AXI0_WDATA_23_16_NIB0_CLB2PHY_WR_DQ0_1</td></tr>

<tr><td>TCELL59:IMUX.IMUX.36.DELAY</td><td>LPDDRMC.AXI0_WDATA_23_16_NIB0_CLB2PHY_WR_DQ0_5</td></tr>

<tr><td>TCELL59:IMUX.IMUX.37.DELAY</td><td>LPDDRMC.AXI0_WDATA_23_16_NIB0_CLB2PHY_WR_DQ0_7</td></tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../ultrascaleplus/io/hdio.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../../ultrascaleplus/io/cmt.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../ultrascaleplus/io/hdio.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../../ultrascaleplus/io/cmt.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard-1626706a.min.js"></script>
        <script src="../../highlight-abc7f01d.js"></script>
        <script src="../../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
