;-------------------------------------------------------------------------------
;Constraints File
;   Device  :
;   Board   :
;   Project :
;
;   Created 24/08/2005
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
Record=FileHeader | Id=DXP Constraints v1.0
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=CLK_BRD              | FPGA_CLOCK=TRUE | FPGA_CLOCK_FREQUENCY=50 MHz
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TCK       | FPGA_CLOCK=TRUE | FPGA_CLOCK_FREQUENCY= 1 MHz
Record=Constraint | TargetKind=Port | TargetId=PER_CLK              | FPGA_CLOCK=TRUE | FPGA_CLOCK_FREQUENCY=50 MHz
;-------------------------------------------------------------------------------



