# FPGA/SoC/EDAé¢†åŸŸæ–‡çŒ®è‡ªåŠ¨æ‹‰å–ä½¿ç”¨è¯´æ˜

## ğŸ“š ç›®å½•
1. [é¡¹ç›®ç®€ä»‹](#é¡¹ç›®ç®€ä»‹)
2. [æ–°å¢åŠŸèƒ½](#æ–°å¢åŠŸèƒ½)
3. [å¿«é€Ÿå¼€å§‹](#å¿«é€Ÿå¼€å§‹)
4. [è¯¦ç»†é…ç½®æ­¥éª¤](#è¯¦ç»†é…ç½®æ­¥éª¤)
5. [å…³é”®è¯é…ç½®æŒ‡å—](#å…³é”®è¯é…ç½®æŒ‡å—)
6. [RSSæºè¯´æ˜](#rssæºè¯´æ˜)
7. [å¸¸è§é—®é¢˜](#å¸¸è§é—®é¢˜)
8. [é™„å½•](#é™„å½•)

---

## é¡¹ç›®ç®€ä»‹

è¿™æ˜¯ä¸€ä¸ªåŸºäº **GitHub Actions** çš„å…¨è‡ªåŠ¨æ–‡çŒ®ç­›é€‰æ¨é€å·¥å…·ã€‚ç³»ç»Ÿä¼šæ ¹æ®æ‚¨è®¾å®šçš„å…³é”®è¯ï¼Œä»è®¢é˜…çš„æœŸåˆŠRSSåˆ—è¡¨ä¸­è‡ªåŠ¨æŠ“å–æœ€æ–°è®ºæ–‡ï¼Œç”Ÿæˆä¸ªæ€§åŒ–çš„RSSè®¢é˜…æºï¼Œå¯ç›´æ¥åœ¨ **Zotero** ç­‰RSSé˜…è¯»å™¨ä¸­è®¢é˜…ã€‚

### âœ¨ æ ¸å¿ƒç‰¹ç‚¹

- **å…¨è‡ªåŠ¨è¿è¡Œ**ï¼šGitHub Actionsæ¯6å°æ—¶è‡ªåŠ¨æ‹‰å–æœ€æ–°æ–‡çŒ®
- **å…³é”®è¯ç­›é€‰**ï¼šæ”¯æŒANDé€»è¾‘ç»„åˆï¼Œç²¾ç¡®åŒ¹é…ç ”ç©¶æ–¹å‘
- **éšç§ä¿æŠ¤**ï¼šå…³é”®è¯å¯å­˜å‚¨åœ¨GitHub Secretsä¸­
- **é›¶æˆæœ¬è¿è¡Œ**ï¼šå®Œå…¨å…è´¹çš„GitHubåŸºç¡€è®¾æ–½
- **å³æ—¶åŒæ­¥**ï¼šZoteroè‡ªåŠ¨æ›´æ–°è®¢é˜…å†…å®¹

### ğŸ¯ æ”¯æŒé¢†åŸŸ

#### ä¼ ç»Ÿå­¦ç§‘
- ææ–™ç§‘å­¦ã€å‡èšæ€ç‰©ç†ã€åŒ–å­¦ç­‰

#### è®¡ç®—æœºç¡¬ä»¶é¢†åŸŸ âœ¨æ–°å¢
- **FPGAæ¶æ„ä¸å¯é‡æ„è®¡ç®—**
- **SoCè®¾è®¡ä¸å¼‚æ„è®¡ç®—**
- **EDAå·¥å…·ä¸æ–¹æ³•**ï¼ˆé€»è¾‘ç»¼åˆã€å¸ƒå±€å¸ƒçº¿ã€æ—¶åºåˆ†æã€å½¢å¼éªŒè¯ï¼‰
- **ICè®¾è®¡**ï¼ˆæ¨¡æ‹Ÿç”µè·¯ã€æ•°å­—ç”µè·¯ã€æ··åˆä¿¡å·è®¾è®¡ï¼‰

---

## æ–°å¢åŠŸèƒ½

æœ¬æ¬¡æ›´æ–°ï¼ˆ2026-01-08ï¼‰æ–°å¢äº† **FPGA/SoC/EDA** é¢†åŸŸçš„æ”¯æŒï¼ŒåŒ…æ‹¬ï¼š

### 1. æ–°å¢RSSæºï¼ˆ6ä¸ªï¼‰

| é¢†åŸŸ | æœŸåˆŠ/ä¼šè®® | ç¼©å†™ | RSSæºåœ°å€ |
|------|-----------|------|-----------|
| EDA | IEEE Transactions on Computer-Aided Design | TCAD | `https://ieeexplore.ieee.org/rss/TOC43.XML` |
| ICè®¾è®¡ | IEEE Journal of Solid-State Circuits | JSSC | `https://ieeexplore.ieee.org/rss/TOC4.XML` |
| ICè®¾è®¡ | IEEE Transactions on VLSI Systems | TVLSI | `https://ieeexplore.ieee.org/rss/TOC92.XML` |
| ICè®¾è®¡ | IEEE Transactions on Circuits and Systems I | TCAS-I | `https://ieeexplore.ieee.org/rss/TOC8919.XML` |
| ICè®¾è®¡ | IEEE Transactions on Circuits and Systems II | TCAS-II | `https://ieeexplore.ieee.org/rss/TOC8920.XML` |
| é¢„å°æœ¬ | arXiv Hardware Architecture | cs.AR | `https://rss.arxiv.org/rss/cs.AR` |

### 2. æ–°å¢æ–‡ä»¶

- **`keywords.dat`** - æµ‹è¯•ç”¨å…³é”®è¯æ–‡ä»¶
- **`keywords_fpga_example.dat`** - ä¸“ä¸šå…³é”®è¯åº“ï¼ˆ100+æœ¯è¯­ï¼‰

### 3. æ›´æ–°æ–‡æ¡£

- README.mdå·²æ›´æ–°ï¼ŒåŒ…å«FPGA/EDAé¢†åŸŸå®Œæ•´è¯´æ˜

---

## å¿«é€Ÿå¼€å§‹

### å‰ç½®æ¡ä»¶

- GitHubè´¦å·
- Zoteroè½¯ä»¶ï¼ˆæˆ–å…¶ä»–RSSé˜…è¯»å™¨ï¼‰

### 5åˆ†é’Ÿå¿«é€Ÿéƒ¨ç½²

```bash
# 1. Forkæœ¬ä»“åº“
è®¿é—® https://github.com/xqx2020smile/paper-feed
ç‚¹å‡»å³ä¸Šè§’ Fork æŒ‰é’®

# 2. åˆ é™¤æ—§çš„RSSæ–‡ä»¶ï¼ˆå¦‚æœå­˜åœ¨ï¼‰
è¿›å…¥ä½ Forkçš„ä»“åº“ï¼Œåˆ é™¤ filtered_feed.xml

# 3. å¯ç”¨GitHub Actions
è¿›å…¥ Actions é¡µé¢
ç‚¹å‡» "I understand my workflows, go ahead and enable them"

# 4. é…ç½®GitHub Pages
Settings â†’ Pages
Source: Deploy from a branch
Branch: main / (root)
ç‚¹å‡» Save

# 5. æ‰‹åŠ¨è¿è¡Œä¸€æ¬¡
Actions â†’ Auto RSS Fetch â†’ Run workflow â†’ Run workflow

# 6. ç­‰å¾…3-5åˆ†é’Ÿï¼Œåœ¨Zoteroä¸­è®¢é˜…
URL: https://ä½ çš„ç”¨æˆ·å.github.io/paper-feed/filtered_feed.xml
```

---

## è¯¦ç»†é…ç½®æ­¥éª¤

### ç¬¬ä¸€æ­¥ï¼šForkä»“åº“

1. è®¿é—® https://github.com/xqx2020smile/paper-feed
2. ç‚¹å‡»å³ä¸Šè§’ **Fork** æŒ‰é’®
3. ç­‰å¾…Forkå®Œæˆ

### ç¬¬äºŒæ­¥ï¼šé…ç½®å…³é”®è¯

#### æ–¹å¼1ï¼šç›´æ¥ç¼–è¾‘æ–‡ä»¶ï¼ˆå…¬å¼€ï¼‰

1. è¿›å…¥ä½ çš„ä»“åº“
2. ç¼–è¾‘ `keywords.dat` æ–‡ä»¶
3. æ¯è¡Œä¸€ä¸ªå…³é”®è¯ï¼Œæ”¯æŒANDæ£€ç´¢å¼
4. æäº¤æ›´æ”¹

**ç¤ºä¾‹å†…å®¹ï¼š**
```
FPGA
System-on-Chip
High-Level Synthesis AND FPGA
Hardware Accelerator
EDA
Logic Synthesis
```

#### æ–¹å¼2ï¼šä½¿ç”¨Secretsï¼ˆæ¨èï¼Œéšç§ï¼‰

1. è¿›å…¥ `Settings` â†’ `Secrets and variables` â†’ `Actions`
2. ç‚¹å‡» `New repository secret`
3. Nameå¡«å†™ï¼š`RSS_KEYWORDS`
4. Secretå¡«å†™å…³é”®è¯ï¼ˆæ¯è¡Œä¸€ä¸ªï¼‰
5. ç‚¹å‡» `Add secret`

**Secretsç¤ºä¾‹ï¼š**
```
FPGA AND Deep Learning
SoC AND Network-on-Chip
High-Level Synthesis
Place AND Route AND FPGA
Reconfigurable Computing
```

> ğŸ’¡ **æç¤º**ï¼šä½¿ç”¨Secretså¯ä»¥ä¿æŠ¤æ‚¨çš„ç ”ç©¶æ–¹å‘ä¸è¢«å…¬å¼€

### ç¬¬ä¸‰æ­¥ï¼šé…ç½®RSSæºï¼ˆå¯é€‰ï¼‰

å¦‚æœæ‚¨æƒ³æ·»åŠ å…¶ä»–æœŸåˆŠï¼Œç¼–è¾‘ `journals.dat` æ–‡ä»¶ï¼š

```bash
# åœ¨æ–‡ä»¶æœ«å°¾æ·»åŠ æ–°çš„RSSæº
# æ ¼å¼ï¼šæ¯è¡Œä¸€ä¸ªURL

# ç¤ºä¾‹ï¼šæ·»åŠ æ–°æœŸåˆŠ
https://ieeexplore.ieee.org/rss/TOC123.XML
```

### ç¬¬å››æ­¥ï¼šå¯ç”¨GitHub Actions

1. è¿›å…¥ `Actions` é¡µé¢
2. å¦‚æœçœ‹åˆ°"Workflows aren't being run on this forked repository"
3. ç‚¹å‡» `I understand my workflows, go ahead and enable them`

### ç¬¬äº”æ­¥ï¼šé…ç½®GitHub Pages

1. è¿›å…¥ `Settings` â†’ `Pages`
2. åœ¨ **Build and deployment** ä¸‹ï¼š
   - Source: é€‰æ‹© `Deploy from a branch`
   - Branch: é€‰æ‹© `main` åˆ†æ”¯ï¼Œç›®å½•é€‰æ‹© `/(root)`
3. ç‚¹å‡» `Save`
4. ç­‰å¾…å‡ åˆ†é’Ÿï¼ŒPagesä¼šè‡ªåŠ¨éƒ¨ç½²

### ç¬¬å…­æ­¥ï¼šæ‰‹åŠ¨è¿è¡Œä¸€æ¬¡

1. è¿›å…¥ `Actions` é¡µé¢
2. ç‚¹å‡»å·¦ä¾§ `Auto RSS Fetch` å·¥ä½œæµ
3. ç‚¹å‡»å³ä¾§ `Run workflow` æŒ‰é’®
4. å†æ¬¡ç‚¹å‡»ç»¿è‰²çš„ `Run workflow` ç¡®è®¤
5. ç­‰å¾…3-5åˆ†é’Ÿï¼Œå·¥ä½œæµè¿è¡Œå®Œæˆ
6. ç”Ÿæˆçš„ `filtered_feed.xml` ä¼šè‡ªåŠ¨æäº¤åˆ°ä»“åº“

### ç¬¬ä¸ƒæ­¥ï¼šåœ¨Zoteroä¸­è®¢é˜…

1. æ‰“å¼€ Zotero
2. ç‚¹å‡» `æ–‡ä»¶` â†’ `æ–°å»ºæ–‡çŒ®åº“` â†’ `æ–°å»ºè®¢é˜…` â†’ `ä»ç½‘å€`
3. è¾“å…¥è®¢é˜…URLï¼š
   ```
   https://ä½ çš„GitHubç”¨æˆ·å.github.io/paper-feed/filtered_feed.xml
   ```
   ä¾‹å¦‚ï¼š`https://xqx2020smile.github.io/paper-feed/filtered_feed.xml`
4. è®¾ç½®æ ‡é¢˜ï¼ˆè‡ªå®šä¹‰ï¼‰
5. åœ¨é«˜çº§é€‰é¡¹ä¸­ï¼Œå»ºè®®è®¾ç½®æ›´æ–°é—´éš”ä¸º **6å°æ—¶æˆ–æ›´çŸ­**
6. ç‚¹å‡»ç¡®å®š

---

## å…³é”®è¯é…ç½®æŒ‡å—

### åŸºæœ¬è¯­æ³•

- **å•ä¸ªå…³é”®è¯**ï¼šç›´æ¥å†™ï¼Œä¾‹å¦‚ `FPGA`
- **ç²¾ç¡®åŒ¹é…**ï¼šä½¿ç”¨ANDè¿æ¥ï¼Œä¾‹å¦‚ `FPGA AND Deep Learning`
- **å¤§å°å†™**ï¼šä¸æ•æ„Ÿï¼ˆè‡ªåŠ¨è½¬å°å†™åŒ¹é…ï¼‰

### æ¨èå…³é”®è¯ç­–ç•¥

#### ç­–ç•¥1ï¼šå®½æ³›+ç²¾ç¡®ç»“åˆ

```
# å®½æ³›å…³é”®è¯ï¼ˆé«˜å¬å›ï¼‰
FPGA
SoC
EDA

# ç²¾ç¡®å…³é”®è¯ï¼ˆé«˜ç²¾åº¦ï¼‰
FPGA AND Deep Learning
High-Level Synthesis AND FPGA
Network-on-Chip
```

#### ç­–ç•¥2ï¼šæ ¸å¿ƒæœ¯è¯­

```
# FPGAæ ¸å¿ƒ
Field-Programmable Gate Array
Reconfigurable Computing
LUT AND FPGA
BRAM

# EDAæ ¸å¿ƒ
Logic Synthesis
Place AND Route
Timing Analysis
Formal Verification
```

#### ç­–ç•¥3ï¼šåº”ç”¨é¢†åŸŸ

```
# AIåŠ é€Ÿ
FPGA AND Neural Network
FPGA AND CNN
Hardware Accelerator AND FPGA

# è¾¹ç¼˜è®¡ç®—
Edge Computing AND FPGA
Low Power AND FPGA
FPGA AND Inference
```

### å®Œæ•´å…³é”®è¯åº“

å‚è€ƒä»“åº“ä¸­çš„ `keywords_fpga_example.dat` æ–‡ä»¶ï¼ŒåŒ…å«8å¤§ç±»åˆ«ã€100+ä¸“ä¸šæœ¯è¯­ï¼š

1. FPGAæ¶æ„ä¸è®¾è®¡
2. SoCæ¶æ„
3. EDAå·¥å…·ä¸æ–¹æ³•
4. ç¡¬ä»¶æè¿°è¯­è¨€
5. FPGAåº”ç”¨é¢†åŸŸ
6. ICè®¾è®¡
7. æµ‹è¯•ä¸éªŒè¯
8. å…ˆè¿›å·¥è‰ºä¸æ¶æ„

---

## RSSæºè¯´æ˜

### IEEE Xplore RSSæº

IEEEçš„æœŸåˆŠRSSæºæ ¼å¼ä¸ºï¼š
```
https://ieeexplore.ieee.org/rss/TOC[æœŸåˆŠç¼–å·].XML
```

å¸¸ç”¨æœŸåˆŠç¼–å·ï¼š
- `43` - IEEE TCAD
- `4` - IEEE JSSC
- `92` - IEEE TVLSI
- `8919` - IEEE TCAS-I
- `8920` - IEEE TCAS-II

### arXiv RSSæº

arXivçš„RSSæºæ ¼å¼ä¸ºï¼š
```
https://rss.arxiv.org/rss/[ç±»åˆ«].xml
```

è®¡ç®—æœºç§‘å­¦ç±»åˆ«ï¼š
- `cs.AR` - Hardware Architecture
- `cs.DC` - Distributed Computing
- `cs.PF` - Performance

### DBLPä¼šè®®RSSï¼ˆå¯é€‰ï¼‰

è®¿é—® http://services.ceon.pl/dblpfeeds/ å¯è®¢é˜…é¡¶çº§ä¼šè®®RSSï¼š
- FPGA - ACM/SIGDA International Symposium
- FPL - Field-Programmable Logic
- FCCM - Field-Programmable Custom Computing
- DAC - Design Automation Conference
- ICCAD - Computer-Aided Design
- DATE - Design, Automation & Test in Europe

---

## å¸¸è§é—®é¢˜

### Q1: ä¸ºä»€ä¹ˆRSSè®¢é˜…åœ¨Zoteroä¸­æ˜¾ç¤ºä¸ºç©ºï¼Ÿ

**A:** å¯èƒ½çš„åŸå› ï¼š
1. GitHub Pagesè¿˜æœªéƒ¨ç½²å®Œæˆï¼ˆç­‰å¾…5-10åˆ†é’Ÿï¼‰
2. å·¥ä½œæµè¿˜æœªè¿è¡Œï¼ˆæ‰‹åŠ¨è§¦å‘ä¸€æ¬¡ï¼‰
3. URLè¾“å…¥é”™è¯¯ï¼ˆæ£€æŸ¥ç”¨æˆ·åå’Œè·¯å¾„ï¼‰

**è§£å†³æ–¹æ³•ï¼š**
```bash
# æ£€æŸ¥URLæ ¼å¼
https://ä½ çš„ç”¨æˆ·å.github.io/paper-feed/filtered_feed.xml

# åœ¨æµè§ˆå™¨ä¸­è®¿é—®ï¼Œç¡®è®¤èƒ½çœ‹åˆ°XMLå†…å®¹
```

### Q2: å¦‚ä½•æŸ¥çœ‹å·¥ä½œæµè¿è¡ŒçŠ¶æ€ï¼Ÿ

**A:**
1. è¿›å…¥ä»“åº“çš„ `Actions` é¡µé¢
2. æŸ¥çœ‹ `Auto RSS Fetch` å·¥ä½œæµ
3. ç‚¹å‡»æœ€è¿‘çš„è¿è¡Œè®°å½•ï¼ŒæŸ¥çœ‹è¯¦ç»†æ—¥å¿—

### Q3: å…³é”®è¯ä¸ç”Ÿæ•ˆæ€ä¹ˆåŠï¼Ÿ

**A:** æ£€æŸ¥æ¸…å•ï¼š
1. å…³é”®è¯å¤§å°å†™ï¼ˆè‡ªåŠ¨è½¬å°å†™ï¼Œæ— éœ€æ‹…å¿ƒï¼‰
2. å…³é”®è¯æ‹¼å†™æ˜¯å¦æ­£ç¡®
3. ANDå¿…é¡»å¤§å†™
4. Secretsé…ç½®æ˜¯å¦æ­£ç¡®ï¼ˆNAMEå¿…é¡»æ˜¯`RSS_KEYWORDS`ï¼‰

### Q4: å¦‚ä½•æ·»åŠ æ–°çš„æœŸåˆŠRSSæºï¼Ÿ

**A:**
1. ç¼–è¾‘ `journals.dat`
2. åœ¨æœ«å°¾æ·»åŠ æ–°çš„RSS URLï¼ˆæ¯è¡Œä¸€ä¸ªï¼‰
3. æäº¤æ›´æ”¹
4. ç­‰å¾…ä¸‹æ¬¡è‡ªåŠ¨è¿è¡Œæˆ–æ‰‹åŠ¨è§¦å‘

### Q5: RSSæ›´æ–°é¢‘ç‡æ˜¯å¤šå°‘ï¼Ÿ

**A:**
- GitHub Actionsï¼šæ¯6å°æ—¶è‡ªåŠ¨è¿è¡Œä¸€æ¬¡
- Zoteroå»ºè®®ï¼šè®¾ç½®ä¸º6å°æ—¶æˆ–æ›´çŸ­
- æ‰‹åŠ¨è§¦å‘ï¼šéšæ—¶å¯åœ¨Actionsä¸­æ‰‹åŠ¨è¿è¡Œ

### Q6: å¯ä»¥åŒæ—¶è®¢é˜…å¤šä¸ªé¢†åŸŸå—ï¼Ÿ

**A:**
å¯ä»¥ï¼`journals.dat` å·²åŒ…å«å¤šä¸ªé¢†åŸŸçš„RSSæºã€‚é€šè¿‡é…ç½®ä¸åŒçš„å…³é”®è¯ï¼Œå¯ä»¥ç­›é€‰ä¸åŒé¢†åŸŸçš„è®ºæ–‡ã€‚

### Q7: å¦‚ä½•æŸ¥çœ‹åŒ¹é…åˆ°äº†å¤šå°‘ç¯‡è®ºæ–‡ï¼Ÿ

**A:**
1. æŸ¥çœ‹ Actions è¿è¡Œæ—¥å¿—
2. æ—¥å¿—ä¸­ä¼šæ˜¾ç¤º"Added X new entries"
3. æˆ–ç›´æ¥åœ¨Zoteroä¸­æŸ¥çœ‹è®¢é˜…å†…å®¹

### Q8: å¯ä»¥å¯¼å‡ºç­›é€‰åçš„è®ºæ–‡åˆ—è¡¨å—ï¼Ÿ

**A:**
å¯ä»¥ï¼åœ¨Zoteroä¸­ï¼š
1. é€‰ä¸­è®¢é˜…çš„æ–‡çŒ®
2. å³é”® â†’ å¯¼å‡ºæ¡ç›®
3. é€‰æ‹©æ ¼å¼ï¼ˆBibTeXã€RISç­‰ï¼‰
4. ä¿å­˜æ–‡ä»¶

---

## é™„å½•

### é™„å½•Aï¼šFPGA/EDAé¡¶çº§æœŸåˆŠä¼šè®®æ¸…å•

#### æœŸåˆŠ

| æœŸåˆŠåç§° | ç¼©å†™ | å½±å“å› å­ | ä¸»åŠæ–¹ | ä¸»é¢˜ |
|----------|------|----------|--------|------|
| IEEE Transactions on Computer-Aided Design | TCAD | ~4.0 | IEEE | EDAå·¥å…·ã€ç®—æ³•ã€æ–¹æ³•å­¦ |
| IEEE Journal of Solid-State Circuits | JSSC | ~5.0 | IEEE | æ¨¡æ‹Ÿ/æ•°å­—/æ··åˆä¿¡å·ç”µè·¯ |
| IEEE Transactions on VLSI Systems | TVLSI | ~3.0 | IEEE | VLSIè®¾è®¡ä¸å®ç° |
| IEEE Transactions on Circuits and Systems I | TCAS-I | ~6.0 | IEEE | ç”µè·¯ä¸ç³»ç»Ÿç†è®º |
| IEEE Transactions on Circuits and Systems II | TCAS-II | ~3.5 | IEEE | ç”µè·¯ä¸ç³»ç»Ÿå¿«æŠ¥ |

#### é¡¶çº§ä¼šè®®

| ä¼šè®®åç§° | ç¼©å†™ | CCFç­‰çº§ | ä¸»é¢˜ |
|----------|------|---------|------|
| ACM/SIGDA Int'l Symposium on FPGAs | FPGA | A | FPGAæ¶æ„ã€å·¥å…·ã€åº”ç”¨ |
| Field-Programmable Logic and Applications | FPL | B | å¯é‡æ„è®¡ç®— |
| Field-Programmable Custom Computing Machines | FCCM | B | FPGAå®šåˆ¶è®¡ç®— |
| Design Automation Conference | DAC | A | EDAå…¨é¢†åŸŸ |
| Int'l Conference on Computer-Aided Design | ICCAD | A | CADå·¥å…·ä¸æ–¹æ³• |
| Design, Automation & Test in Europe | DATE | B | è®¾è®¡è‡ªåŠ¨åŒ– |
| Int'l Solid-State Circuits Conference | ISSCC | A+ | å›ºæ€ç”µè·¯è®¾è®¡ |

### é™„å½•Bï¼šä¸“ä¸šæœ¯è¯­ä¸­è‹±å¯¹ç…§

| ä¸­æ–‡ | è‹±æ–‡ | ç¼©å†™ |
|------|------|------|
| ç°åœºå¯ç¼–ç¨‹é—¨é˜µåˆ— | Field-Programmable Gate Array | FPGA |
| ç‰‡ä¸Šç³»ç»Ÿ | System-on-Chip | SoC |
| ç”µå­è®¾è®¡è‡ªåŠ¨åŒ– | Electronic Design Automation | EDA |
| é«˜å±‚æ¬¡ç»¼åˆ | High-Level Synthesis | HLS |
| ç¡¬ä»¶æè¿°è¯­è¨€ | Hardware Description Language | HDL |
| å¯„å­˜å™¨ä¼ è¾“çº§ | Register Transfer Level | RTL |
| é€»è¾‘ç»¼åˆ | Logic Synthesis | - |
| å¸ƒå±€å¸ƒçº¿ | Place and Route | P&R |
| æ—¶åºåˆ†æ | Timing Analysis | STA |
| å½¢å¼éªŒè¯ | Formal Verification | - |
| æŸ¥æ‰¾è¡¨ | Look-Up Table | LUT |
| æ•°å­—ä¿¡å·å¤„ç†å™¨ | Digital Signal Processor | DSP |
| å—éšæœºå­˜å‚¨å™¨ | Block RAM | BRAM |
| ç‰‡ä¸Šç½‘ç»œ | Network-on-Chip | NoC |
| è¶…å¤§è§„æ¨¡é›†æˆç”µè·¯ | Very Large Scale Integration | VLSI |
| ä¸“ç”¨é›†æˆç”µè·¯ | Application-Specific Integrated Circuit | ASIC |
| å¯æµ‹è¯•æ€§è®¾è®¡ | Design for Testability | DFT |
| è‡ªåŠ¨æµ‹è¯•å‘é‡ç”Ÿæˆ | Automatic Test Pattern Generation | ATPG |

### é™„å½•Cï¼šæ¨èé˜…è¯»èµ„æº

#### åœ¨çº¿èµ„æº
- [FPGAå¼€å‘è€…è®ºå›](https://forums.xilinx.com)
- [Intel FPGAæ–‡æ¡£](https://www.intel.com/content/www/us/en/programmable/documentation)
- [ACM SIGDA](https://sigda.org/)
- [IEEE CEDA](https://ieee-ceda.org/)

#### æ•™ç§‘ä¹¦æ¨è
- *FPGA Prototyping by VHDL Examples* - Pong P. Chu
- *Digital Design and Computer Architecture* - David Harris, Sarah Harris
- *VLSI Design* - Debaprasad Das

#### å¼€æºå·¥å…·
- [Yosys](https://yosyshq.net/yosys/) - å¼€æºç»¼åˆå·¥å…·
- [Verilator](https://www.veripool.org/verilator/) - Verilogä»¿çœŸå™¨
- [OpenROAD](https://theopenroadproject.org/) - å¼€æºEDAæµç¨‹

---

## æ›´æ–°æ—¥å¿—

### v1.1.0 (2026-01-08)
- âœ¨ æ–°å¢FPGA/SoC/EDAé¢†åŸŸæ”¯æŒ
- âœ¨ æ·»åŠ 6ä¸ªIEEEæœŸåˆŠRSSæº
- âœ¨ æ·»åŠ arXiv cs.ARé¢„å°æœ¬æº
- âœ¨ åˆ›å»º100+ä¸“ä¸šå…³é”®è¯åº“
- ğŸ“ æ›´æ–°å®Œæ•´ä½¿ç”¨æ–‡æ¡£

### v1.0.0 (åˆå§‹ç‰ˆæœ¬)
- æ”¯æŒææ–™ç§‘å­¦ã€ç‰©ç†ã€åŒ–å­¦ç­‰ä¼ ç»Ÿå­¦ç§‘
- åŸºäºGitHub Actionsè‡ªåŠ¨è¿è¡Œ
- æ”¯æŒZoteroè®¢é˜…

---

## æŠ€æœ¯æ”¯æŒ

å¦‚æœ‰é—®é¢˜ï¼Œè¯·é€šè¿‡ä»¥ä¸‹æ–¹å¼è”ç³»ï¼š

- **GitHub Issues**: https://github.com/xqx2020smile/paper-feed/issues
- **é‚®ä»¶**: [æ‚¨çš„é‚®ç®±]

---

## è®¸å¯è¯

æœ¬é¡¹ç›®åŸºäº MIT è®¸å¯è¯å¼€æºã€‚

---

## è‡´è°¢

- æ„Ÿè°¢ [Jarvis-Towne/paper-feed](https://github.com/Jarvis-Towne/paper-feed) æä¾›çš„åŸå§‹é¡¹ç›®
- æ„Ÿè°¢ IEEE Xploreã€arXivã€DBLPç­‰å¹³å°æä¾›çš„RSSæœåŠ¡

---

**æœ€åæ›´æ–°æ—¶é—´ï¼š2026-01-08**
