Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Xilinx/project1/tb_SingleCycle_isim_beh.exe -prj C:/Xilinx/project1/tb_SingleCycle_beh.prj work.tb_SingleCycle work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/project1/tb_SingleCycle.v" into library work
Analyzing Verilog file "C:/Xilinx/project1/SingleCycle.v" into library work
Analyzing Verilog file "C:/Xilinx/project1/SEU.v" into library work
Analyzing Verilog file "C:/Xilinx/project1/RF.v" into library work
Analyzing Verilog file "C:/Xilinx/project1/PC.v" into library work
Analyzing Verilog file "C:/Xilinx/project1/MyControl.v" into library work
Analyzing Verilog file "C:/Xilinx/project1/MainControl.v" into library work
Analyzing Verilog file "C:/Xilinx/project1/IM.v" into library work
Analyzing Verilog file "C:/Xilinx/project1/DM.v" into library work
Analyzing Verilog file "C:/Xilinx/project1/ControlTop.v" into library work
Analyzing Verilog file "C:/Xilinx/project1/ALUControl.v" into library work
WARNING:HDLCompiler:327 - "C:/Xilinx/project1/ALUControl.v" Line 47: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "C:/Xilinx/project1/ALU.v" into library work
Analyzing Verilog file "C:/Xilinx/project1/ADD_PC.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Xilinx/project1/ControlTop.v" Line 36: Size mismatch in connection of port <y>. Formal port size is 32-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "C:/Xilinx/project1/ControlTop.v" Line 37: Size mismatch in connection of port <y>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Xilinx/project1/ControlTop.v" Line 38: Size mismatch in connection of port <y>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Xilinx/project1/ControlTop.v" Line 39: Size mismatch in connection of port <y>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Xilinx/project1/ControlTop.v" Line 40: Size mismatch in connection of port <y>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Xilinx/project1/ControlTop.v" Line 41: Size mismatch in connection of port <y>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Xilinx/project1/ControlTop.v" Line 42: Size mismatch in connection of port <y>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Xilinx/project1/ControlTop.v" Line 43: Size mismatch in connection of port <y>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Xilinx/project1/ControlTop.v" Line 44: Size mismatch in connection of port <y>. Formal port size is 32-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "C:/Xilinx/project1/ControlTop.v" Line 45: Size mismatch in connection of port <y>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:327 - "C:/Xilinx/project1/ALUControl.v" Line 47: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Compiling module PC
Compiling module IM
Compiling module ADD_PC
Compiling module RF
Compiling module ALU
Compiling module DM
Compiling module SEU
Compiling module mx2
Compiling module mx4_to_1
Compiling module MainControl
Compiling module MyControl
Compiling module ControlTop
Compiling module ALUControl
Compiling module And2
Compiling module SingleCycle
Compiling module tb_SingleCycle
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 17 Verilog Units
Built simulation executable C:/Xilinx/project1/tb_SingleCycle_isim_beh.exe
Fuse Memory Usage: 28868 KB
Fuse CPU Usage: 1577 ms
