
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.20
 Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k usbf_crc16.v usbf_crc5.v usbf_defines.v usbf_ep_rf.v usbf_ep_rf_dummy.v usbf_idma.v usbf_mem_arb.v usbf_pa.v usbf_pd.v usbf_pe.v usbf_pl.v usbf_rf.v usbf_top.v usbf_utmi_if.v usbf_utmi_ls.v usbf_wb.v

yosys> verific -vlog2k usbf_crc16.v usbf_crc5.v usbf_defines.v usbf_ep_rf.v usbf_ep_rf_dummy.v usbf_idma.v usbf_mem_arb.v usbf_pa.v usbf_pd.v usbf_pe.v usbf_pl.v usbf_rf.v usbf_top.v usbf_utmi_if.v usbf_utmi_ls.v usbf_wb.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_crc16.v'
VERIFIC-INFO [VERI-1328] usbf_crc16.v:76: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_crc16.v:76: back to file 'usbf_crc16.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_crc5.v'
VERIFIC-INFO [VERI-1328] usbf_crc5.v:76: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_crc5.v:76: back to file 'usbf_crc5.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_defines.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_ep_rf.v'
VERIFIC-INFO [VERI-1328] usbf_ep_rf.v:93: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_ep_rf.v:93: back to file 'usbf_ep_rf.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_ep_rf_dummy.v'
VERIFIC-INFO [VERI-1328] usbf_ep_rf_dummy.v:76: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_ep_rf_dummy.v:76: back to file 'usbf_ep_rf_dummy.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_idma.v'
VERIFIC-INFO [VERI-1328] usbf_idma.v:110: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_idma.v:110: back to file 'usbf_idma.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_mem_arb.v'
VERIFIC-INFO [VERI-1328] usbf_mem_arb.v:90: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_mem_arb.v:90: back to file 'usbf_mem_arb.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_pa.v'
VERIFIC-INFO [VERI-1328] usbf_pa.v:94: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_pa.v:94: back to file 'usbf_pa.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_pd.v'
VERIFIC-INFO [VERI-1328] usbf_pd.v:101: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_pd.v:101: back to file 'usbf_pd.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_pe.v'
VERIFIC-INFO [VERI-1328] usbf_pe.v:116: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_pe.v:116: back to file 'usbf_pe.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_pl.v'
VERIFIC-INFO [VERI-1328] usbf_pl.v:100: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_pl.v:100: back to file 'usbf_pl.v'
VERIFIC-INFO [VERI-2561] usbf_pl.v:384: undeclared symbol 'send_zero_length', assumed default net type 'wire'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_rf.v'
VERIFIC-INFO [VERI-1328] usbf_rf.v:108: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_rf.v:108: back to file 'usbf_rf.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_top.v'
VERIFIC-INFO [VERI-1328] usbf_top.v:110: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_top.v:110: back to file 'usbf_top.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_utmi_if.v'
VERIFIC-INFO [VERI-1328] usbf_utmi_if.v:101: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_utmi_if.v:101: back to file 'usbf_utmi_if.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_utmi_ls.v'
VERIFIC-INFO [VERI-1328] usbf_utmi_ls.v:99: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_utmi_ls.v:99: back to file 'usbf_utmi_ls.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbf_wb.v'
VERIFIC-INFO [VERI-1328] usbf_wb.v:95: analyzing included file 'usbf_defines.v'
VERIFIC-INFO [VERI-2320] usbf_wb.v:95: back to file 'usbf_wb.v'

yosys> synth_rs -top usbf_top -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.44

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top usbf_top

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] usbf_top.v:112: compiling module 'usbf_top'
VERIFIC-INFO [VERI-1018] usbf_utmi_if.v:103: compiling module 'usbf_utmi_if'
VERIFIC-INFO [VERI-1018] usbf_utmi_ls.v:101: compiling module 'usbf_utmi_ls'
VERIFIC-WARNING [VERI-1173] usbf_utmi_ls.v:448: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] usbf_pl.v:102: compiling module 'usbf_pl'
VERIFIC-INFO [VERI-1018] usbf_pd.v:103: compiling module 'usbf_pd'
VERIFIC-INFO [VERI-1018] usbf_crc5.v:84: compiling module 'usbf_crc5'
VERIFIC-INFO [VERI-1018] usbf_crc16.v:84: compiling module 'usbf_crc16'
VERIFIC-WARNING [VERI-1173] usbf_pd.v:373: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] usbf_pa.v:96: compiling module 'usbf_pa'
VERIFIC-WARNING [VERI-1173] usbf_pa.v:314: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] usbf_idma.v:112: compiling module 'usbf_idma'
VERIFIC-WARNING [VERI-1209] usbf_idma.v:289: expression size 17 truncated to fit in target size 15
VERIFIC-WARNING [VERI-1173] usbf_idma.v:462: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] usbf_pe.v:118: compiling module 'usbf_pe'
VERIFIC-WARNING [VERI-1173] usbf_pe.v:438: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] usbf_pe.v:446: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] usbf_pe.v:453: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] usbf_pe.v:460: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] usbf_pe.v:479: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] usbf_pe.v:424: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] usbf_pe.v:493: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] usbf_pe.v:532: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] usbf_pe.v:501: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] usbf_pe.v:845: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] usbf_mem_arb.v:92: compiling module 'usbf_mem_arb'
VERIFIC-INFO [VERI-1018] usbf_rf.v:111: compiling module 'usbf_rf'
VERIFIC-WARNING [VERI-1173] usbf_rf.v:307: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] usbf_rf.v:391: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] usbf_ep_rf.v:96: compiling module 'usbf_ep_rf'
VERIFIC-INFO [VERI-1018] usbf_ep_rf_dummy.v:79: compiling module 'usbf_ep_rf_dummy'
VERIFIC-INFO [VERI-1018] usbf_wb.v:97: compiling module 'usbf_wb'
VERIFIC-WARNING [VERI-1173] usbf_wb.v:209: synthesis - simulation differences may occur when using full_case directive
Importing module usbf_top.
Importing module usbf_mem_arb.
Importing module usbf_pl.
Importing module usbf_idma.
Importing module usbf_pa.
Importing module usbf_crc16.
Importing module usbf_pd.
Importing module usbf_crc5.
Importing module usbf_pe.
Importing module usbf_rf.
Importing module usbf_ep_rf.
Importing module usbf_ep_rf_dummy.
Importing module usbf_utmi_if.
Importing module usbf_utmi_ls.
Importing module usbf_wb.

3.3.1. Analyzing design hierarchy..
Top module:  \usbf_top
Used module:     \usbf_wb
Used module:     \usbf_rf
Used module:         \usbf_ep_rf_dummy
Used module:         \usbf_ep_rf
Used module:     \usbf_mem_arb
Used module:     \usbf_pl
Used module:         \usbf_pe
Used module:         \usbf_idma
Used module:         \usbf_pa
Used module:             \usbf_crc16
Used module:         \usbf_pd
Used module:             \usbf_crc5
Used module:     \usbf_utmi_if
Used module:         \usbf_utmi_ls

3.3.2. Analyzing design hierarchy..
Top module:  \usbf_top
Used module:     \usbf_wb
Used module:     \usbf_rf
Used module:         \usbf_ep_rf_dummy
Used module:         \usbf_ep_rf
Used module:     \usbf_mem_arb
Used module:     \usbf_pl
Used module:         \usbf_pe
Used module:         \usbf_idma
Used module:         \usbf_pa
Used module:             \usbf_crc16
Used module:         \usbf_pd
Used module:             \usbf_crc5
Used module:     \usbf_utmi_if
Used module:         \usbf_utmi_ls
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_wb.
<suppressed ~1 debug messages>
Optimizing module usbf_utmi_ls.
<suppressed ~6 debug messages>
Optimizing module usbf_utmi_if.
<suppressed ~1 debug messages>
Optimizing module usbf_ep_rf_dummy.
<suppressed ~4 debug messages>
Optimizing module usbf_ep_rf.
<suppressed ~15 debug messages>
Optimizing module usbf_rf.
<suppressed ~5 debug messages>
Optimizing module usbf_pe.
<suppressed ~10 debug messages>
Optimizing module usbf_crc5.
Optimizing module usbf_pd.
<suppressed ~3 debug messages>
Optimizing module usbf_crc16.
Optimizing module usbf_pa.
<suppressed ~1 debug messages>
Optimizing module usbf_idma.
<suppressed ~7 debug messages>
Optimizing module usbf_pl.
<suppressed ~4 debug messages>
Optimizing module usbf_mem_arb.
Optimizing module usbf_top.

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module usbf_wb.
Deleting now unused module usbf_utmi_ls.
Deleting now unused module usbf_utmi_if.
Deleting now unused module usbf_ep_rf_dummy.
Deleting now unused module usbf_ep_rf.
Deleting now unused module usbf_rf.
Deleting now unused module usbf_pe.
Deleting now unused module usbf_crc5.
Deleting now unused module usbf_pd.
Deleting now unused module usbf_crc16.
Deleting now unused module usbf_pa.
Deleting now unused module usbf_idma.
Deleting now unused module usbf_pl.
Deleting now unused module usbf_mem_arb.
<suppressed ~29 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~36 debug messages>

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 62 unused cells and 6319 unused wires.
<suppressed ~812 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module usbf_top...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~97 debug messages>

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
<suppressed ~99 debug messages>
Removed a total of 33 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~216 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
    New ctrl vector for $pmux cell $flatten\u1.\u0.$verific$Select_213$usbf_pd.v:433$2857: { $flatten\u1.\u0.$verific$n584$2603 $flatten\u1.\u0.$verific$n586$2605 }
    New ctrl vector for $pmux cell $flatten\u1.\u1.$verific$Select_148$usbf_pa.v:382$2406: { $flatten\u1.\u1.$verific$n401$2250 $flatten\u1.\u1.$verific$n406$2255 }
    New ctrl vector for $pmux cell $flatten\u1.\u1.$verific$Select_154$usbf_pa.v:382$2412: { $flatten\u1.\u1.$verific$n402$2251 $flatten\u1.\u1.$verific$n403$2252 $flatten\u1.\u1.$verific$n404$2253 }
    New ctrl vector for $pmux cell $flatten\u1.\u1.$verific$Select_156$usbf_pa.v:382$2414: { $flatten\u1.\u1.$verific$n404$2253 $flatten\u1.\u1.$verific$n405$2254 }
    New ctrl vector for $pmux cell $flatten\u1.\u1.$verific$Select_158$usbf_pa.v:382$2415: { $flatten\u1.\u1.$verific$n404$2253 $flatten\u1.\u1.$verific$n405$2254 }
    New ctrl vector for $pmux cell $flatten\u1.\u2.$verific$Select_273$usbf_idma.v:631$2202: { $flatten\u1.\u2.$verific$n1445$1943 $flatten\u1.\u2.$verific$n1463$1951 }
    New ctrl vector for $pmux cell $flatten\u1.\u2.$verific$Select_277$usbf_idma.v:631$2206: { $flatten\u1.\u2.$verific$n1446$1944 $flatten\u1.\u2.$verific$n1447$1945 }
    New ctrl vector for $pmux cell $flatten\u1.\u3.$verific$Select_688$usbf_pe.v:1091$3726: { $flatten\u1.\u3.$verific$n1654$3138 $flatten\u1.\u3.$verific$n1660$3144 }
    New ctrl vector for $pmux cell $flatten\u1.\u3.$verific$select_115$usbf_pe.v:485$3345: { $flatten\u1.\u3.$verific$n253$2923 $auto$opt_reduce.cc:134:opt_pmux$9185 $flatten\u1.\u3.$verific$n258$2927 }
    New ctrl vector for $pmux cell $flatten\u1.\u3.$verific$select_166$usbf_pe.v:487$3399: { $flatten\u1.\u3.$verific$n275$2935 $flatten\u1.\u3.$verific$n283$2939 $flatten\u1.\u3.$verific$n285$2941 $auto$opt_reduce.cc:134:opt_pmux$9189 $auto$opt_reduce.cc:134:opt_pmux$9187 $flatten\u1.\u3.$verific$n311$2952 }
    New ctrl vector for $pmux cell $flatten\u1.\u3.$verific$select_172$usbf_pe.v:498$3405: { $flatten\u1.\u3.$verific$n319$2954 $flatten\u1.\u3.$verific$n320$2955 $flatten\u1.\u3.$verific$n321$2956 }
    New ctrl vector for $pmux cell $flatten\u1.\u3.$verific$select_207$usbf_pe.v:538$3408: $auto$opt_reduce.cc:134:opt_pmux$9191
    New ctrl vector for $pmux cell $flatten\u1.\u3.$verific$select_267$usbf_pe.v:539$3422: { $flatten\u1.\u3.$verific$n423$2957 $auto$opt_reduce.cc:134:opt_pmux$9197 $auto$opt_reduce.cc:134:opt_pmux$9195 $auto$opt_reduce.cc:134:opt_pmux$9193 $flatten\u1.\u3.$verific$n311$2952 }
    New ctrl vector for $pmux cell $flatten\u1.\u3.$verific$select_686$usbf_pe.v:1091$3724: { $flatten\u1.\u3.$verific$n1654$3138 $flatten\u1.\u3.$verific$n1660$3144 }
    New ctrl vector for $pmux cell $flatten\u1.\u3.$verific$select_689$usbf_pe.v:1091$3727: { $flatten\u1.\u3.$verific$n1654$3138 $flatten\u1.\u3.$verific$n1656$3140 $flatten\u1.\u3.$verific$n1657$3141 $flatten\u1.\u3.$verific$n1658$3142 $flatten\u1.\u3.$verific$n1659$3143 $flatten\u1.\u3.$verific$n1660$3144 $flatten\u1.\u3.$verific$n1661$3145 $flatten\u1.\u3.$verific$n1662$3146 $auto$opt_reduce.cc:134:opt_pmux$9199 }
    New ctrl vector for $pmux cell $flatten\u1.\u3.$verific$select_725$usbf_pe.v:449$3718: $flatten\u1.\u3.$verific$n194$2918
    New ctrl vector for $pmux cell $flatten\u1.\u3.$verific$select_79$usbf_pe.v:441$3323: $flatten\u1.\u3.$verific$n183$2916
    New ctrl vector for $pmux cell $flatten\u0.\u0.$verific$Select_358$usbf_utmi_ls.v:650$9069: { $flatten\u0.\u0.$verific$n1015$8726 $flatten\u0.\u0.$verific$n1024$8735 }
    New ctrl vector for $pmux cell $flatten\u0.\u0.$verific$Select_360$usbf_utmi_ls.v:650$9071: { $flatten\u0.\u0.$verific$n1017$8728 $flatten\u0.\u0.$verific$n1020$8731 }
    New ctrl vector for $pmux cell $flatten\u0.\u0.$verific$Select_367$usbf_utmi_ls.v:650$9078: { $flatten\u0.\u0.$verific$n1022$8733 $flatten\u0.\u0.$verific$n1023$8734 }
    New ctrl vector for $pmux cell $flatten\u0.\u0.$verific$Select_333$usbf_utmi_ls.v:650$9045: { $flatten\u0.\u0.$verific$n1011$8722 $flatten\u0.\u0.$verific$n1012$8723 $flatten\u0.\u0.$verific$n1013$8724 $flatten\u0.\u0.$verific$n1014$8725 $flatten\u0.\u0.$verific$n1015$8726 $flatten\u0.\u0.$verific$n1017$8728 $flatten\u0.\u0.$verific$n1020$8731 }
    New ctrl vector for $pmux cell $flatten\u0.\u0.$verific$Select_336$usbf_utmi_ls.v:650$9048: { $flatten\u0.\u0.$verific$n1028$8738 $flatten\u0.\u0.$verific$n1012$8723 }
    New ctrl vector for $pmux cell $flatten\u0.\u0.$verific$Select_339$usbf_utmi_ls.v:650$9051: { $flatten\u0.\u0.$verific$n1031$8740 $flatten\u0.\u0.$verific$n1012$8723 $flatten\u0.\u0.$verific$n1017$8728 }
    New ctrl vector for $pmux cell $flatten\u0.\u0.$verific$Select_345$usbf_utmi_ls.v:650$9056: { $flatten\u0.\u0.$verific$n1015$8726 $flatten\u0.\u0.$verific$n1038$8743 }
    New ctrl vector for $pmux cell $flatten\u0.\u0.$verific$Select_348$usbf_utmi_ls.v:650$9059: { $flatten\u0.\u0.$verific$n1040$8744 $flatten\u0.\u0.$verific$n1014$8725 }
    New ctrl vector for $pmux cell $flatten\u0.\u0.$verific$Select_351$usbf_utmi_ls.v:650$9062: { $flatten\u0.\u0.$verific$n1012$8723 $flatten\u0.\u0.$verific$n1013$8724 $flatten\u0.\u0.$verific$n1019$8730 }
    New ctrl vector for $pmux cell $flatten\u0.\u0.$verific$Select_353$usbf_utmi_ls.v:650$9064: { $flatten\u0.\u0.$verific$n1012$8723 $flatten\u0.\u0.$verific$n1013$8724 }
    New ctrl vector for $pmux cell $flatten\u0.\u0.$verific$Select_356$usbf_utmi_ls.v:650$9067: { $flatten\u0.\u0.$verific$n1015$8726 $flatten\u0.\u0.$verific$n1064$8749 }
    New ctrl vector for $pmux cell $flatten\u5.$verific$Select_77$usbf_wb.v:278$9175: { $flatten\u5.$verific$n347$9104 $auto$opt_reduce.cc:134:opt_pmux$9201 }
    New ctrl vector for $pmux cell $flatten\u5.$verific$Select_79$usbf_wb.v:278$9177: { $flatten\u5.$verific$n347$9104 $flatten\u5.$verific$n348$9105 }
    New ctrl vector for $pmux cell $flatten\u5.$verific$Select_84$usbf_wb.v:278$9182: { $auto$opt_reduce.cc:134:opt_pmux$9203 $flatten\u5.$verific$n350$9107 }
    New ctrl vector for $pmux cell $flatten\u5.$verific$select_80$usbf_wb.v:278$9178: { $flatten\u5.$verific$n347$9104 $auto$opt_reduce.cc:134:opt_pmux$9205 $flatten\u5.$verific$n350$9107 $flatten\u5.$verific$n351$9108 $flatten\u5.$verific$n352$9109 }
  Optimizing cells in module \usbf_top.
Performed a total of 32 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active async load on $verific$VStatus_r_reg$usbf_top.v:269$24 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u5.$verific$wb_data_o_reg$usbf_wb.v:166$9132 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u5.$verific$state_reg$usbf_wb.v:198$9151 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$uc_dpd_reg$usbf_ep_rf.v:350$8389 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$uc_bsel_reg$usbf_ep_rf.v:360$8394 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$ienb_reg$usbf_ep_rf.v:268$8342 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$iena_reg$usbf_ep_rf.v:268$8343 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$dma_out_left_reg$usbf_ep_rf.v:433$8462 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$dma_out_cnt_reg$usbf_ep_rf.v:397$8436 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$dma_in_cnt_reg$usbf_ep_rf.v:422$8454 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$csr1_reg$usbf_ep_rf.v:250$8333 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$csr0_reg$usbf_ep_rf.v:250$8332 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$buf1_reg$usbf_ep_rf.v:294$8360 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$buf0_reg$usbf_ep_rf.v:282$8354 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$buf0_orig_reg$usbf_ep_rf.v:303$8363 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u3.$verific$buf0_orig_m3_reg$usbf_ep_rf.v:449$8477 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$uc_dpd_reg$usbf_ep_rf.v:350$8389 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$uc_bsel_reg$usbf_ep_rf.v:360$8394 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$ienb_reg$usbf_ep_rf.v:268$8342 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$iena_reg$usbf_ep_rf.v:268$8343 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$dma_out_left_reg$usbf_ep_rf.v:433$8462 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$dma_out_cnt_reg$usbf_ep_rf.v:397$8436 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$dma_in_cnt_reg$usbf_ep_rf.v:422$8454 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$csr1_reg$usbf_ep_rf.v:250$8333 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$csr0_reg$usbf_ep_rf.v:250$8332 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$buf1_reg$usbf_ep_rf.v:294$8360 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$buf0_reg$usbf_ep_rf.v:282$8354 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$buf0_orig_reg$usbf_ep_rf.v:303$8363 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u2.$verific$buf0_orig_m3_reg$usbf_ep_rf.v:449$8477 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$uc_dpd_reg$usbf_ep_rf.v:350$8389 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$uc_bsel_reg$usbf_ep_rf.v:360$8394 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$ienb_reg$usbf_ep_rf.v:268$8342 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$iena_reg$usbf_ep_rf.v:268$8343 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$dma_out_left_reg$usbf_ep_rf.v:433$8462 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$dma_out_cnt_reg$usbf_ep_rf.v:397$8436 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$dma_in_cnt_reg$usbf_ep_rf.v:422$8454 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$csr1_reg$usbf_ep_rf.v:250$8333 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$csr0_reg$usbf_ep_rf.v:250$8332 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$buf1_reg$usbf_ep_rf.v:294$8360 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$buf0_reg$usbf_ep_rf.v:282$8354 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$buf0_orig_reg$usbf_ep_rf.v:303$8363 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u1.$verific$buf0_orig_m3_reg$usbf_ep_rf.v:449$8477 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$uc_dpd_reg$usbf_ep_rf.v:350$8389 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$uc_bsel_reg$usbf_ep_rf.v:360$8394 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$ienb_reg$usbf_ep_rf.v:268$8342 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$iena_reg$usbf_ep_rf.v:268$8343 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$dma_out_left_reg$usbf_ep_rf.v:433$8462 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$dma_out_cnt_reg$usbf_ep_rf.v:397$8436 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$dma_in_cnt_reg$usbf_ep_rf.v:422$8454 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$csr1_reg$usbf_ep_rf.v:250$8333 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$csr0_reg$usbf_ep_rf.v:250$8332 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$buf1_reg$usbf_ep_rf.v:294$8360 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$buf0_reg$usbf_ep_rf.v:282$8354 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$buf0_orig_reg$usbf_ep_rf.v:303$8363 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.\u0.$verific$buf0_orig_m3_reg$usbf_ep_rf.v:449$8477 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.$verific$utmi_vend_stat_r_reg$usbf_rf.v:322$4164 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.$verific$utmi_vend_ctrl_reg$usbf_rf.v:345$4179 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.$verific$utmi_vend_ctrl_r_reg$usbf_rf.v:342$4177 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u0.\u0.$verific$chirp_cnt_reg$usbf_utmi_ls.v:399$8982 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.$verific$intb_msk_reg$usbf_rf.v:388$4207 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.$verific$inta_msk_reg$usbf_rf.v:388$4206 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.$verific$int_srcb_reg$usbf_rf.v:673$4208 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u0.$verific$rx_data_reg$usbf_utmi_if.v:204$8571 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u0.\u0.$verific$OpMode_reg$usbf_utmi_ls.v:256$8849 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.$verific$funct_adr_reg$usbf_rf.v:370$4195 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.$verific$dout_reg$usbf_rf.v:412$4210 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.$verific$csr_reg$usbf_rf.v:492$4341 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.$verific$buf1_reg$usbf_rf.v:558$4407 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u4.$verific$buf0_reg$usbf_rf.v:525$4374 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u3.$verific$tx_data_to_cnt_reg$usbf_pe.v:768$3594 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u3.$verific$token_pid_sel_reg$usbf_pe.v:414$3317 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u3.$verific$this_dpid_reg$usbf_pe.v:539$3423 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u3.$verific$state_reg$usbf_pe.v:823$3648 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u3.$verific$size_next_r_reg$usbf_pe.v:665$3522 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u3.$verific$rx_ack_to_cnt_reg$usbf_pe.v:751$3584 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u3.$verific$next_dpid_reg$usbf_pe.v:487$3400 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u3.$verific$new_sizeb_reg$usbf_pe.v:654$3515 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u3.$verific$new_size_reg$usbf_pe.v:657$3518 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u3.$verific$idin_reg$usbf_pe.v:704$3556 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u3.$verific$adr_reg$usbf_pe.v:605$3468 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u3.$verific$adr_r_reg$usbf_pe.v:662$3520 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u2.$verific$state_reg$usbf_idma.v:449$2169 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u2.$verific$sizu_c_reg$usbf_idma.v:346$2105 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u2.$verific$sizd_c_reg$usbf_idma.v:326$2089 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u2.$verific$rx_data_st_r_reg$usbf_idma.v:265$2042 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u2.$verific$rd_buf1_reg$usbf_idma.v:403$2148 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u2.$verific$rd_buf0_reg$usbf_idma.v:400$2146 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u2.$verific$last_buf_adr_reg$usbf_idma.v:289$2060 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u0.$verific$DataOut_reg$usbf_utmi_if.v:214$8577 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u2.$verific$dtmp_r_reg$usbf_idma.v:372$2124 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u2.$verific$dout_r_reg$usbf_idma.v:382$2135 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u2.$verific$adr_cw_reg$usbf_idma.v:286$2056 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u2.$verific$adr_cb_reg$usbf_idma.v:307$2072 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u1.$verific$state_reg$usbf_pa.v:303$2387 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u1.$verific$crc16_reg$usbf_pa.v:264$2343 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u0.$verific$token1_reg$usbf_pd.v:251$2696 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u0.$verific$token0_reg$usbf_pd.v:248$2694 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u0.$verific$state_reg$usbf_pd.v:360$2812 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u0.$verific$pid_reg$usbf_pd.v:221$2647 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u0.$verific$d2_reg$usbf_pd.v:321$2754 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u0.$verific$d1_reg$usbf_pd.v:321$2753 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u0.$verific$d0_reg$usbf_pd.v:321$2752 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.\u0.$verific$crc16_sum_reg$usbf_pd.v:338$2767 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.$verific$sof_time_reg$usbf_pl.v:308$1356 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.$verific$mfm_cnt_reg$usbf_pl.v:299$1349 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.$verific$hms_cnt_reg$usbf_pl.v:321$1363 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u1.$verific$frame_no_r_reg$usbf_pl.v:283$1336 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u0.\u0.$verific$state_reg$usbf_utmi_ls.v:417$8990 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u0.\u0.$verific$ps_cnt_reg$usbf_utmi_ls.v:320$8894 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u0.\u0.$verific$me_ps_reg$usbf_utmi_ls.v:358$8937 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u0.\u0.$verific$me_ps2_reg$usbf_utmi_ls.v:367$8946 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u0.\u0.$verific$me_cnt_reg$usbf_utmi_ls.v:376$8958 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u0.\u0.$verific$line_state_r_reg$usbf_utmi_ls.v:265$8853 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u0.\u0.$verific$idle_cnt1_reg$usbf_utmi_ls.v:329$8906 ($aldff) from module usbf_top.
Removing never-active async load on $flatten\u0.\u0.$verific$idle_cnt1_next_reg$usbf_utmi_ls.v:332$8909 ($aldff) from module usbf_top.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 33 unused cells and 158 unused wires.
<suppressed ~34 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~216 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.11.16. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking usbf_top.u0.u0.OpMode as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Found FSM state register usbf_top.u1.u0.state.
Not marking usbf_top.u1.u3.next_dpid as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking usbf_top.u1.u3.this_dpid as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register usbf_top.u5.state.

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u1.u0.state' from module `\usbf_top'.
  found $dff cell for state register: $flatten\u1.\u0.$verific$state_reg$usbf_pd.v:360$2812
  root of input selection tree: $flatten\u1.\u0.$verific$n458$2627
  found reset state: 4'0001 (guessed from mux tree)
  found ctrl input: \rst_i
  found state code: 4'0001
  found ctrl input: $flatten\u1.\u0.$verific$n586$2605
  found ctrl input: $flatten\u1.\u0.$verific$n585$2604
  found ctrl input: $flatten\u1.\u0.$verific$n584$2603
  found ctrl input: $flatten\u1.\u0.$verific$n583$2602
  found state code: 4'0000
  found ctrl input: $flatten\u1.\u0.$verific$n496$2586
  found ctrl input: \u0.rx_active
  found ctrl input: $flatten\u1.\u0.$verific$n541$2599
  found ctrl input: $flatten\u1.\u0.$verific$n480$2578
  found ctrl input: $flatten\u1.\u0.$verific$n490$2581
  found ctrl input: $flatten\u1.\u0.$verific$n494$2584
  found ctrl input: $flatten\u1.\u0.$verific$n500$2590
  found state code: 4'1000
  found state code: 4'0100
  found ctrl input: $flatten\u1.\u0.$verific$n473$2576
  found state code: 4'0010
  found ctrl output: $flatten\u1.\u0.$verific$n583$2602
  found ctrl output: $flatten\u1.\u0.$verific$n584$2603
  found ctrl output: $flatten\u1.\u0.$verific$n585$2604
  found ctrl output: $flatten\u1.\u0.$verific$n586$2605
  ctrl inputs: { $flatten\u1.\u0.$verific$n541$2599 $flatten\u1.\u0.$verific$n500$2590 $flatten\u1.\u0.$verific$n496$2586 $flatten\u1.\u0.$verific$n494$2584 $flatten\u1.\u0.$verific$n490$2581 $flatten\u1.\u0.$verific$n480$2578 $flatten\u1.\u0.$verific$n473$2576 \u0.rx_active \rst_i }
  ctrl outputs: { $flatten\u1.\u0.$verific$n458$2627 $flatten\u1.\u0.$verific$n586$2605 $flatten\u1.\u0.$verific$n585$2604 $flatten\u1.\u0.$verific$n584$2603 $flatten\u1.\u0.$verific$n583$2602 }
  transition:     4'0000 9'--------0 ->     4'0001 8'00010000
  transition:     4'0000 9'--------1 ->     4'0000 8'00000000
  transition:     4'1000 9'--------0 ->     4'0001 8'00011000
  transition:     4'1000 9'--0-----1 ->     4'1000 8'10001000
  transition:     4'1000 9'--1----01 ->     4'0001 8'00011000
  transition:     4'1000 9'--1----11 ->     4'1000 8'10001000
  transition:     4'0100 9'--------0 ->     4'0001 8'00010100
  transition:     4'0100 9'0-0-----1 ->     4'0100 8'01000100
  transition:     4'0100 9'0-1----01 ->     4'0001 8'00010100
  transition:     4'0100 9'0-1----11 ->     4'0100 8'01000100
  transition:     4'0100 9'1-------1 ->     4'0001 8'00010100
  transition:     4'0010 9'--------0 ->     4'0001 8'00010010
  transition:     4'0010 9'-0-000--1 ->     4'0010 8'00100010
  transition:     4'0010 9'-1-000-01 ->     4'0001 8'00010010
  transition:     4'0010 9'-1-000-11 ->     4'0010 8'00100010
  transition:     4'0010 9'---100--1 ->     4'1000 8'10000010
  transition:     4'0010 9'----10--1 ->     4'0100 8'01000010
  transition:     4'0010 9'-----1-01 ->     4'0001 8'00010010
  transition:     4'0010 9'-----1-11 ->     4'0010 8'00100010
  transition:     4'0001 9'--------0 ->     4'0001 8'00010001
  transition:     4'0001 9'------0-1 ->     4'0001 8'00010001
  transition:     4'0001 9'------1-1 ->     4'0010 8'00100001
Extracting FSM `\u5.state' from module `\usbf_top'.
  found $dff cell for state register: $flatten\u5.$verific$state_reg$usbf_wb.v:198$9151
  root of input selection tree: $flatten\u5.$verific$n260$9118
  found reset state: 6'000001 (guessed from mux tree)
  found ctrl input: \rst_i
  found state code: 6'000001
  found ctrl input: $flatten\u5.$verific$n352$9109
  found ctrl input: $flatten\u5.$verific$n351$9108
  found ctrl input: $flatten\u5.$verific$n350$9107
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$9201
  found ctrl input: $flatten\u5.$verific$n347$9104
  found state code: 6'000000
  found state code: 6'100000
  found state code: 6'010000
  found ctrl input: \u2.wack
  found ctrl input: $flatten\u5.$verific$n317$9102
  found ctrl input: $flatten\u5.$verific$n305$9101
  found ctrl input: $flatten\u5.$verific$n294$9097
  found ctrl input: $flatten\u5.$verific$n282$9095
  found state code: 6'000010
  found state code: 6'000100
  found state code: 6'001000
  found ctrl output: $flatten\u5.$verific$n352$9109
  found ctrl output: $flatten\u5.$verific$n351$9108
  found ctrl output: $flatten\u5.$verific$n350$9107
  found ctrl output: $flatten\u5.$verific$n349$9106
  found ctrl output: $flatten\u5.$verific$n348$9105
  found ctrl output: $flatten\u5.$verific$n347$9104
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$9201 $flatten\u5.$verific$n317$9102 $flatten\u5.$verific$n305$9101 $flatten\u5.$verific$n294$9097 $flatten\u5.$verific$n282$9095 \u2.wack \rst_i }
  ctrl outputs: { $flatten\u5.$verific$n260$9118 $flatten\u5.$verific$n352$9109 $flatten\u5.$verific$n351$9108 $flatten\u5.$verific$n350$9107 $flatten\u5.$verific$n349$9106 $flatten\u5.$verific$n348$9105 $flatten\u5.$verific$n347$9104 }
  transition:   6'000000 7'------0 ->   6'000001 12'000001000000
  transition:   6'000000 7'------1 ->   6'000000 12'000000000000
  transition:   6'100000 7'------0 ->   6'000001 12'000001100000
  transition:   6'100000 7'------1 ->   6'000001 12'000001100000
  transition:   6'010000 7'------0 ->   6'000001 12'000001010000
  transition:   6'010000 7'------1 ->   6'100000 12'100000010000
  transition:   6'001000 7'------0 ->   6'000001 12'000001001000
  transition:   6'001000 7'------1 ->   6'010000 12'010000001000
  transition:   6'000100 7'------0 ->   6'000001 12'000001000100
  transition:   6'000100 7'-----01 ->   6'000100 12'000100000100
  transition:   6'000100 7'-----11 ->   6'010000 12'010000000100
  transition:   6'000010 7'------0 ->   6'000001 12'000001000010
  transition:   6'000010 7'-----01 ->   6'000010 12'000010000010
  transition:   6'000010 7'-----11 ->   6'010000 12'010000000010
  transition:   6'000001 7'------0 ->   6'000001 12'000001000001
  transition:   6'000001 7'-0000-1 ->   6'000001 12'000001000001
  transition:   6'000001 7'-0001-1 ->   6'000010 12'000010000001
  transition:   6'000001 7'-001--1 ->   6'000100 12'000100000001
  transition:   6'000001 7'-01---1 ->   6'001000 12'001000000001
  transition:   6'000001 7'-1----1 ->   6'001000 12'001000000001

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u5.state$9212' from module `\usbf_top'.
  Merging pattern 7'------0 and 7'------1 from group (1 6 12'000001100000).
  Merging pattern 7'------1 and 7'------0 from group (1 6 12'000001100000).
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$9201.
Optimizing FSM `$fsm$\u1.u0.state$9206' from module `\usbf_top'.

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 29 unused cells and 29 unused wires.
<suppressed ~32 debug messages>

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u1.u0.state$9206' from module `\usbf_top'.
  Removing unused output signal $flatten\u1.\u0.$verific$n458$2627 [0].
  Removing unused output signal $flatten\u1.\u0.$verific$n458$2627 [1].
  Removing unused output signal $flatten\u1.\u0.$verific$n458$2627 [2].
  Removing unused output signal $flatten\u1.\u0.$verific$n458$2627 [3].
Optimizing FSM `$fsm$\u5.state$9212' from module `\usbf_top'.
  Removing unused output signal $flatten\u5.$verific$n351$9108.
  Removing unused output signal $flatten\u5.$verific$n352$9109.
  Removing unused output signal $flatten\u5.$verific$n260$9118 [0].
  Removing unused output signal $flatten\u5.$verific$n260$9118 [1].
  Removing unused output signal $flatten\u5.$verific$n260$9118 [2].
  Removing unused output signal $flatten\u5.$verific$n260$9118 [3].
  Removing unused output signal $flatten\u5.$verific$n260$9118 [4].
  Removing unused output signal $flatten\u5.$verific$n260$9118 [5].

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u1.u0.state$9206' from module `\usbf_top' using `auto' encoding:
  mapping auto encoding to `binary` for this FSM.
  0000 -> 001
  1000 -> 010
  0100 -> 011
  0010 -> 100
  0001 -> 000
Recoding FSM `$fsm$\u5.state$9212' from module `\usbf_top' using `auto' encoding:
  mapping auto encoding to `binary` for this FSM.
  000000 -> 001
  100000 -> 010
  010000 -> 011
  001000 -> 100
  000100 -> 101
  000010 -> 110
  000001 -> 000

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u1.u0.state$9206' from module `usbf_top':
-------------------------------------

  Information on FSM $fsm$\u1.u0.state$9206 (\u1.u0.state):

  Number of input signals:    9
  Number of output signals:   4
  Number of state bits:       3

  Input signals:
    0: \rst_i
    1: \u0.rx_active
    2: $flatten\u1.\u0.$verific$n473$2576
    3: $flatten\u1.\u0.$verific$n480$2578
    4: $flatten\u1.\u0.$verific$n490$2581
    5: $flatten\u1.\u0.$verific$n494$2584
    6: $flatten\u1.\u0.$verific$n496$2586
    7: $flatten\u1.\u0.$verific$n500$2590
    8: $flatten\u1.\u0.$verific$n541$2599

  Output signals:
    0: $flatten\u1.\u0.$verific$n583$2602
    1: $flatten\u1.\u0.$verific$n584$2603
    2: $flatten\u1.\u0.$verific$n585$2604
    3: $flatten\u1.\u0.$verific$n586$2605

  State encoding:
    0:      3'001
    1:      3'010
    2:      3'011
    3:      3'100
    4:      3'000  <RESET STATE>

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 9'--------1   ->     0 4'0000
      1:     0 9'--------0   ->     4 4'0000
      2:     1 9'--1----11   ->     1 4'1000
      3:     1 9'--0-----1   ->     1 4'1000
      4:     1 9'--------0   ->     4 4'1000
      5:     1 9'--1----01   ->     4 4'1000
      6:     2 9'0-1----11   ->     2 4'0100
      7:     2 9'0-0-----1   ->     2 4'0100
      8:     2 9'--------0   ->     4 4'0100
      9:     2 9'0-1----01   ->     4 4'0100
     10:     2 9'1-------1   ->     4 4'0100
     11:     3 9'---100--1   ->     1 4'0010
     12:     3 9'----10--1   ->     2 4'0010
     13:     3 9'-1-000-11   ->     3 4'0010
     14:     3 9'-----1-11   ->     3 4'0010
     15:     3 9'-0-000--1   ->     3 4'0010
     16:     3 9'--------0   ->     4 4'0010
     17:     3 9'-1-000-01   ->     4 4'0010
     18:     3 9'-----1-01   ->     4 4'0010
     19:     4 9'------1-1   ->     3 4'0001
     20:     4 9'--------0   ->     4 4'0001
     21:     4 9'------0-1   ->     4 4'0001

-------------------------------------

FSM `$fsm$\u5.state$9212' from module `usbf_top':
-------------------------------------

  Information on FSM $fsm$\u5.state$9212 (\u5.state):

  Number of input signals:    6
  Number of output signals:   4
  Number of state bits:       3

  Input signals:
    0: \rst_i
    1: \u2.wack
    2: $flatten\u5.$verific$n282$9095
    3: $flatten\u5.$verific$n294$9097
    4: $flatten\u5.$verific$n305$9101
    5: $flatten\u5.$verific$n317$9102

  Output signals:
    0: $flatten\u5.$verific$n347$9104
    1: $flatten\u5.$verific$n348$9105
    2: $flatten\u5.$verific$n349$9106
    3: $flatten\u5.$verific$n350$9107

  State encoding:
    0:      3'001
    1:      3'010
    2:      3'011
    3:      3'100
    4:      3'101
    5:      3'110
    6:      3'000  <RESET STATE>

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'-----1   ->     0 4'0000
      1:     0 6'-----0   ->     6 4'0000
      2:     1 6'------   ->     6 4'0000
      3:     2 6'-----1   ->     1 4'0000
      4:     2 6'-----0   ->     6 4'0000
      5:     3 6'-----1   ->     2 4'1000
      6:     3 6'-----0   ->     6 4'1000
      7:     4 6'----11   ->     2 4'0100
      8:     4 6'----01   ->     4 4'0100
      9:     4 6'-----0   ->     6 4'0100
     10:     5 6'----11   ->     2 4'0010
     11:     5 6'----01   ->     5 4'0010
     12:     5 6'-----0   ->     6 4'0010
     13:     6 6'01---1   ->     3 4'0001
     14:     6 6'1----1   ->     3 4'0001
     15:     6 6'001--1   ->     4 4'0001
     16:     6 6'0001-1   ->     5 4'0001
     17:     6 6'-----0   ->     6 4'0001
     18:     6 6'0000-1   ->     6 4'0001

-------------------------------------

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u1.u0.state$9206' from module `\usbf_top'.
Mapping FSM `$fsm$\u5.state$9212' from module `\usbf_top'.

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~8 debug messages>

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~214 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $verific$resume_req_r_reg$usbf_top.v:292$32 ($dff) from module usbf_top (D = $verific$n44$8, Q = \resume_req_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9369 ($sdff) from module usbf_top (D = 1'1, Q = \resume_req_r).
Adding SRST signal on $flatten\u4.\u3.$verific$uc_dpd_reg$usbf_ep_rf.v:350$8389 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1275$8268, Q = \u4.u3.uc_dpd, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$9375 ($sdff) from module usbf_top (D = \u1.u3.idin [3:2], Q = \u4.u3.uc_dpd).
Adding SRST signal on $flatten\u4.\u3.$verific$uc_bsel_reg$usbf_ep_rf.v:360$8394 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1293$8271, Q = \u4.u3.uc_bsel, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$9377 ($sdff) from module usbf_top (D = \u1.u3.idin [1:0], Q = \u4.u3.uc_bsel).
Adding SRST signal on $flatten\u4.\u3.$verific$r2_reg$usbf_ep_rf.v:487$8507 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1732$8223, Q = \u4.u3.r2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9379 ($sdff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1732$8223, Q = \u4.u3.r2).
Adding SRST signal on $flatten\u4.\u3.$verific$ots_stop_reg$usbf_ep_rf.v:250$8334 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n344$8132, Q = \u4.u3.ots_stop, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9383 ($sdff) from module usbf_top (D = \wb_data_i [13], Q = \u4.u3.ots_stop).
Adding SRST signal on $flatten\u4.\u3.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1234$8263, Q = \u4.u3.int_stat, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$9385 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u3.int_stat [2]).
Adding EN signal on $auto$ff.cc:262:slice$9385 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u3.int_stat [5]).
Adding EN signal on $auto$ff.cc:262:slice$9385 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u3.int_stat [6]).
Adding EN signal on $auto$ff.cc:262:slice$9385 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u3.int_stat [4]).
Adding EN signal on $auto$ff.cc:262:slice$9385 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u3.int_stat [3]).
Adding EN signal on $auto$ff.cc:262:slice$9385 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u3.int_stat [1]).
Adding EN signal on $auto$ff.cc:262:slice$9385 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u3.int_stat [0]).
Adding SRST signal on $flatten\u4.\u3.$verific$ienb_reg$usbf_ep_rf.v:268$8342 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n447$8245, Q = \u4.u3.ienb, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$9411 ($sdff) from module usbf_top (D = \wb_data_i [21:16], Q = \u4.u3.ienb).
Adding SRST signal on $flatten\u4.\u3.$verific$iena_reg$usbf_ep_rf.v:268$8343 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n454$8246, Q = \u4.u3.iena, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$9413 ($sdff) from module usbf_top (D = \wb_data_i [29:24], Q = \u4.u3.iena).
Adding SRST signal on $flatten\u4.\u3.$verific$dma_req_r_reg$usbf_ep_rf.v:473$8496 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1714$8214, Q = \u4.u3.dma_req_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9415 ($sdff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1714$8214, Q = \u4.u3.dma_req_r).
Adding SRST signal on $flatten\u4.\u3.$verific$dma_out_cnt_reg$usbf_ep_rf.v:397$8436 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1418$8279, Q = \u4.u3.dma_out_cnt, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9419 ($sdff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1418$8279, Q = \u4.u3.dma_out_cnt).
Adding SRST signal on $flatten\u4.\u3.$verific$dma_in_cnt_reg$usbf_ep_rf.v:422$8454 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1553$8286, Q = \u4.u3.dma_in_cnt, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9423 ($sdff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1553$8286, Q = \u4.u3.dma_in_cnt).
Adding SRST signal on $flatten\u4.\u3.$verific$dma_ack_wr1_reg$usbf_ep_rf.v:502$8511 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1741$8226, Q = \u4.u3.dma_ack_wr1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9427 ($sdff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1741$8226, Q = \u4.u3.dma_ack_wr1).
Adding SRST signal on $flatten\u4.\u3.$verific$csr1_reg$usbf_ep_rf.v:250$8333 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n345$8239, Q = \u4.u3.csr1, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9431 ($sdff) from module usbf_top (D = { \wb_data_i [27:24] \wb_data_i [21:15] }, Q = { \u4.u3.csr1 [12:9] \u4.u3.csr1 [6:0] }).
Adding EN signal on $auto$ff.cc:262:slice$9431 ($sdff) from module usbf_top (D = $flatten\u4.\u3.$verific$n345$8239 [8:7], Q = \u4.u3.csr1 [8:7]).
Adding SRST signal on $flatten\u4.\u3.$verific$csr0_reg$usbf_ep_rf.v:250$8332 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n330$8238, Q = \u4.u3.csr0, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9436 ($sdff) from module usbf_top (D = \wb_data_i [12:0], Q = \u4.u3.csr0).
Adding SRST signal on $flatten\u4.\u3.$verific$buf1_reg$usbf_ep_rf.v:294$8360 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n926$8258, Q = \u4.u3.buf1, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$9438 ($sdff) from module usbf_top (D = $flatten\u4.\u3.$verific$n926$8258, Q = \u4.u3.buf1).
Adding SRST signal on $flatten\u4.\u3.$verific$buf0_reg$usbf_ep_rf.v:282$8354 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n691$8255, Q = \u4.u3.buf0, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$9442 ($sdff) from module usbf_top (D = $flatten\u4.\u3.$verific$n691$8255, Q = \u4.u3.buf0).
Adding SRST signal on $flatten\u4.\u3.$verific$buf0_orig_reg$usbf_ep_rf.v:303$8363 ($dff) from module usbf_top (D = $flatten\u4.\u3.$verific$n1093$8260, Q = \u4.u3.buf0_orig, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$9446 ($sdff) from module usbf_top (D = \wb_data_i, Q = \u4.u3.buf0_orig).
Adding SRST signal on $flatten\u4.\u2.$verific$uc_dpd_reg$usbf_ep_rf.v:350$8389 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1275$8268, Q = \u4.u2.uc_dpd, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$9448 ($sdff) from module usbf_top (D = \u1.u3.idin [3:2], Q = \u4.u2.uc_dpd).
Adding SRST signal on $flatten\u4.\u2.$verific$uc_bsel_reg$usbf_ep_rf.v:360$8394 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1293$8271, Q = \u4.u2.uc_bsel, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$9450 ($sdff) from module usbf_top (D = \u1.u3.idin [1:0], Q = \u4.u2.uc_bsel).
Adding SRST signal on $flatten\u4.\u2.$verific$r2_reg$usbf_ep_rf.v:487$8507 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1732$8223, Q = \u4.u2.r2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9452 ($sdff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1732$8223, Q = \u4.u2.r2).
Adding SRST signal on $flatten\u4.\u2.$verific$ots_stop_reg$usbf_ep_rf.v:250$8334 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n344$8132, Q = \u4.u2.ots_stop, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9456 ($sdff) from module usbf_top (D = \wb_data_i [13], Q = \u4.u2.ots_stop).
Adding SRST signal on $flatten\u4.\u2.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1234$8263, Q = \u4.u2.int_stat, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$9458 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u2.int_stat [2]).
Adding EN signal on $auto$ff.cc:262:slice$9458 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u2.int_stat [5]).
Adding EN signal on $auto$ff.cc:262:slice$9458 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u2.int_stat [6]).
Adding EN signal on $auto$ff.cc:262:slice$9458 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u2.int_stat [4]).
Adding EN signal on $auto$ff.cc:262:slice$9458 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u2.int_stat [3]).
Adding EN signal on $auto$ff.cc:262:slice$9458 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u2.int_stat [1]).
Adding EN signal on $auto$ff.cc:262:slice$9458 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u2.int_stat [0]).
Adding SRST signal on $flatten\u4.\u2.$verific$ienb_reg$usbf_ep_rf.v:268$8342 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n447$8245, Q = \u4.u2.ienb, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$9484 ($sdff) from module usbf_top (D = \wb_data_i [21:16], Q = \u4.u2.ienb).
Adding SRST signal on $flatten\u4.\u2.$verific$iena_reg$usbf_ep_rf.v:268$8343 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n454$8246, Q = \u4.u2.iena, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$9486 ($sdff) from module usbf_top (D = \wb_data_i [29:24], Q = \u4.u2.iena).
Adding SRST signal on $flatten\u4.\u2.$verific$dma_req_r_reg$usbf_ep_rf.v:473$8496 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1714$8214, Q = \u4.u2.dma_req_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9488 ($sdff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1714$8214, Q = \u4.u2.dma_req_r).
Adding SRST signal on $flatten\u4.\u2.$verific$dma_out_cnt_reg$usbf_ep_rf.v:397$8436 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1418$8279, Q = \u4.u2.dma_out_cnt, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9492 ($sdff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1418$8279, Q = \u4.u2.dma_out_cnt).
Adding SRST signal on $flatten\u4.\u2.$verific$dma_in_cnt_reg$usbf_ep_rf.v:422$8454 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1553$8286, Q = \u4.u2.dma_in_cnt, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9496 ($sdff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1553$8286, Q = \u4.u2.dma_in_cnt).
Adding SRST signal on $flatten\u4.\u2.$verific$dma_ack_wr1_reg$usbf_ep_rf.v:502$8511 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1741$8226, Q = \u4.u2.dma_ack_wr1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9500 ($sdff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1741$8226, Q = \u4.u2.dma_ack_wr1).
Adding SRST signal on $flatten\u4.\u2.$verific$csr1_reg$usbf_ep_rf.v:250$8333 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n345$8239, Q = \u4.u2.csr1, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9504 ($sdff) from module usbf_top (D = { \wb_data_i [27:24] \wb_data_i [21:15] }, Q = { \u4.u2.csr1 [12:9] \u4.u2.csr1 [6:0] }).
Adding EN signal on $auto$ff.cc:262:slice$9504 ($sdff) from module usbf_top (D = $flatten\u4.\u2.$verific$n345$8239 [8:7], Q = \u4.u2.csr1 [8:7]).
Adding SRST signal on $flatten\u4.\u2.$verific$csr0_reg$usbf_ep_rf.v:250$8332 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n330$8238, Q = \u4.u2.csr0, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9509 ($sdff) from module usbf_top (D = \wb_data_i [12:0], Q = \u4.u2.csr0).
Adding SRST signal on $flatten\u4.\u2.$verific$buf1_reg$usbf_ep_rf.v:294$8360 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n926$8258, Q = \u4.u2.buf1, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$9511 ($sdff) from module usbf_top (D = $flatten\u4.\u2.$verific$n926$8258, Q = \u4.u2.buf1).
Adding SRST signal on $flatten\u4.\u2.$verific$buf0_reg$usbf_ep_rf.v:282$8354 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n691$8255, Q = \u4.u2.buf0, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$9515 ($sdff) from module usbf_top (D = $flatten\u4.\u2.$verific$n691$8255, Q = \u4.u2.buf0).
Adding SRST signal on $flatten\u4.\u2.$verific$buf0_orig_reg$usbf_ep_rf.v:303$8363 ($dff) from module usbf_top (D = $flatten\u4.\u2.$verific$n1093$8260, Q = \u4.u2.buf0_orig, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$9519 ($sdff) from module usbf_top (D = \wb_data_i, Q = \u4.u2.buf0_orig).
Adding SRST signal on $flatten\u4.\u1.$verific$uc_dpd_reg$usbf_ep_rf.v:350$8389 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1275$8268, Q = \u4.u1.uc_dpd, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$9521 ($sdff) from module usbf_top (D = \u1.u3.idin [3:2], Q = \u4.u1.uc_dpd).
Adding SRST signal on $flatten\u4.\u1.$verific$uc_bsel_reg$usbf_ep_rf.v:360$8394 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1293$8271, Q = \u4.u1.uc_bsel, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$9523 ($sdff) from module usbf_top (D = \u1.u3.idin [1:0], Q = \u4.u1.uc_bsel).
Adding SRST signal on $flatten\u4.\u1.$verific$r2_reg$usbf_ep_rf.v:487$8507 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1732$8223, Q = \u4.u1.r2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9525 ($sdff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1732$8223, Q = \u4.u1.r2).
Adding SRST signal on $flatten\u4.\u1.$verific$ots_stop_reg$usbf_ep_rf.v:250$8334 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n344$8132, Q = \u4.u1.ots_stop, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9529 ($sdff) from module usbf_top (D = \wb_data_i [13], Q = \u4.u1.ots_stop).
Adding SRST signal on $flatten\u4.\u1.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1234$8263, Q = \u4.u1.int_stat, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$9531 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u1.int_stat [2]).
Adding EN signal on $auto$ff.cc:262:slice$9531 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u1.int_stat [5]).
Adding EN signal on $auto$ff.cc:262:slice$9531 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u1.int_stat [6]).
Adding EN signal on $auto$ff.cc:262:slice$9531 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u1.int_stat [4]).
Adding EN signal on $auto$ff.cc:262:slice$9531 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u1.int_stat [3]).
Adding EN signal on $auto$ff.cc:262:slice$9531 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u1.int_stat [1]).
Adding EN signal on $auto$ff.cc:262:slice$9531 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u1.int_stat [0]).
Adding SRST signal on $flatten\u4.\u1.$verific$ienb_reg$usbf_ep_rf.v:268$8342 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n447$8245, Q = \u4.u1.ienb, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$9557 ($sdff) from module usbf_top (D = \wb_data_i [21:16], Q = \u4.u1.ienb).
Adding SRST signal on $flatten\u4.\u1.$verific$iena_reg$usbf_ep_rf.v:268$8343 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n454$8246, Q = \u4.u1.iena, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$9559 ($sdff) from module usbf_top (D = \wb_data_i [29:24], Q = \u4.u1.iena).
Adding SRST signal on $flatten\u4.\u1.$verific$dma_req_r_reg$usbf_ep_rf.v:473$8496 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1714$8214, Q = \u4.u1.dma_req_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9561 ($sdff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1714$8214, Q = \u4.u1.dma_req_r).
Adding SRST signal on $flatten\u4.\u1.$verific$dma_out_cnt_reg$usbf_ep_rf.v:397$8436 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1418$8279, Q = \u4.u1.dma_out_cnt, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9565 ($sdff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1418$8279, Q = \u4.u1.dma_out_cnt).
Adding SRST signal on $flatten\u4.\u1.$verific$dma_in_cnt_reg$usbf_ep_rf.v:422$8454 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1553$8286, Q = \u4.u1.dma_in_cnt, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9569 ($sdff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1553$8286, Q = \u4.u1.dma_in_cnt).
Adding SRST signal on $flatten\u4.\u1.$verific$dma_ack_wr1_reg$usbf_ep_rf.v:502$8511 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1741$8226, Q = \u4.u1.dma_ack_wr1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9573 ($sdff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1741$8226, Q = \u4.u1.dma_ack_wr1).
Adding SRST signal on $flatten\u4.\u1.$verific$csr1_reg$usbf_ep_rf.v:250$8333 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n345$8239, Q = \u4.u1.csr1, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9577 ($sdff) from module usbf_top (D = { \wb_data_i [27:24] \wb_data_i [21:15] }, Q = { \u4.u1.csr1 [12:9] \u4.u1.csr1 [6:0] }).
Adding EN signal on $auto$ff.cc:262:slice$9577 ($sdff) from module usbf_top (D = $flatten\u4.\u1.$verific$n345$8239 [8:7], Q = \u4.u1.csr1 [8:7]).
Adding SRST signal on $flatten\u4.\u1.$verific$csr0_reg$usbf_ep_rf.v:250$8332 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n330$8238, Q = \u4.u1.csr0, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9582 ($sdff) from module usbf_top (D = \wb_data_i [12:0], Q = \u4.u1.csr0).
Adding SRST signal on $flatten\u4.\u1.$verific$buf1_reg$usbf_ep_rf.v:294$8360 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n926$8258, Q = \u4.u1.buf1, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$9584 ($sdff) from module usbf_top (D = $flatten\u4.\u1.$verific$n926$8258, Q = \u4.u1.buf1).
Adding SRST signal on $flatten\u4.\u1.$verific$buf0_reg$usbf_ep_rf.v:282$8354 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n691$8255, Q = \u4.u1.buf0, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$9588 ($sdff) from module usbf_top (D = $flatten\u4.\u1.$verific$n691$8255, Q = \u4.u1.buf0).
Adding SRST signal on $flatten\u4.\u1.$verific$buf0_orig_reg$usbf_ep_rf.v:303$8363 ($dff) from module usbf_top (D = $flatten\u4.\u1.$verific$n1093$8260, Q = \u4.u1.buf0_orig, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$9592 ($sdff) from module usbf_top (D = \wb_data_i, Q = \u4.u1.buf0_orig).
Adding SRST signal on $flatten\u4.\u0.$verific$uc_dpd_reg$usbf_ep_rf.v:350$8389 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1275$8268, Q = \u4.u0.uc_dpd, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$9594 ($sdff) from module usbf_top (D = \u1.u3.idin [3:2], Q = \u4.u0.uc_dpd).
Adding SRST signal on $flatten\u4.\u0.$verific$uc_bsel_reg$usbf_ep_rf.v:360$8394 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1293$8271, Q = \u4.u0.uc_bsel, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$9596 ($sdff) from module usbf_top (D = \u1.u3.idin [1:0], Q = \u4.u0.uc_bsel).
Adding SRST signal on $flatten\u4.\u0.$verific$r2_reg$usbf_ep_rf.v:487$8507 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1732$8223, Q = \u4.u0.r2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9598 ($sdff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1732$8223, Q = \u4.u0.r2).
Adding SRST signal on $flatten\u4.\u0.$verific$ots_stop_reg$usbf_ep_rf.v:250$8334 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n344$8132, Q = \u4.u0.ots_stop, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9602 ($sdff) from module usbf_top (D = \wb_data_i [13], Q = \u4.u0.ots_stop).
Adding SRST signal on $flatten\u4.\u0.$verific$int_stat_reg$usbf_ep_rf.v:340$8383 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1234$8263, Q = \u4.u0.int_stat, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$9604 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u0.int_stat [2]).
Adding EN signal on $auto$ff.cc:262:slice$9604 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u0.int_stat [5]).
Adding EN signal on $auto$ff.cc:262:slice$9604 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u0.int_stat [6]).
Adding EN signal on $auto$ff.cc:262:slice$9604 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u0.int_stat [4]).
Adding EN signal on $auto$ff.cc:262:slice$9604 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u0.int_stat [3]).
Adding EN signal on $auto$ff.cc:262:slice$9604 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u0.int_stat [1]).
Adding EN signal on $auto$ff.cc:262:slice$9604 ($sdff) from module usbf_top (D = 1'1, Q = \u4.u0.int_stat [0]).
Adding SRST signal on $flatten\u4.\u0.$verific$ienb_reg$usbf_ep_rf.v:268$8342 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n447$8245, Q = \u4.u0.ienb, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$9630 ($sdff) from module usbf_top (D = \wb_data_i [21:16], Q = \u4.u0.ienb).
Adding SRST signal on $flatten\u4.\u0.$verific$iena_reg$usbf_ep_rf.v:268$8343 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n454$8246, Q = \u4.u0.iena, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$9632 ($sdff) from module usbf_top (D = \wb_data_i [29:24], Q = \u4.u0.iena).
Adding SRST signal on $flatten\u4.\u0.$verific$dma_req_r_reg$usbf_ep_rf.v:473$8496 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1714$8214, Q = \u4.u0.dma_req_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9634 ($sdff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1714$8214, Q = \u4.u0.dma_req_r).
Adding SRST signal on $flatten\u4.\u0.$verific$dma_out_cnt_reg$usbf_ep_rf.v:397$8436 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1418$8279, Q = \u4.u0.dma_out_cnt, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9638 ($sdff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1418$8279, Q = \u4.u0.dma_out_cnt).
Adding SRST signal on $flatten\u4.\u0.$verific$dma_in_cnt_reg$usbf_ep_rf.v:422$8454 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1553$8286, Q = \u4.u0.dma_in_cnt, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9642 ($sdff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1553$8286, Q = \u4.u0.dma_in_cnt).
Adding SRST signal on $flatten\u4.\u0.$verific$dma_ack_wr1_reg$usbf_ep_rf.v:502$8511 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1741$8226, Q = \u4.u0.dma_ack_wr1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9646 ($sdff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1741$8226, Q = \u4.u0.dma_ack_wr1).
Adding SRST signal on $flatten\u4.\u0.$verific$csr1_reg$usbf_ep_rf.v:250$8333 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n345$8239, Q = \u4.u0.csr1, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9650 ($sdff) from module usbf_top (D = { \wb_data_i [27:24] \wb_data_i [21:15] }, Q = { \u4.u0.csr1 [12:9] \u4.u0.csr1 [6:0] }).
Adding EN signal on $auto$ff.cc:262:slice$9650 ($sdff) from module usbf_top (D = $flatten\u4.\u0.$verific$n345$8239 [8:7], Q = \u4.u0.csr1 [8:7]).
Adding SRST signal on $flatten\u4.\u0.$verific$csr0_reg$usbf_ep_rf.v:250$8332 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n330$8238, Q = \u4.u0.csr0, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9655 ($sdff) from module usbf_top (D = \wb_data_i [12:0], Q = \u4.u0.csr0).
Adding SRST signal on $flatten\u4.\u0.$verific$buf1_reg$usbf_ep_rf.v:294$8360 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n926$8258, Q = \u4.u0.buf1, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$9657 ($sdff) from module usbf_top (D = $flatten\u4.\u0.$verific$n926$8258, Q = \u4.u0.buf1).
Adding SRST signal on $flatten\u4.\u0.$verific$buf0_reg$usbf_ep_rf.v:282$8354 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n691$8255, Q = \u4.u0.buf0, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$9661 ($sdff) from module usbf_top (D = $flatten\u4.\u0.$verific$n691$8255, Q = \u4.u0.buf0).
Adding SRST signal on $flatten\u4.\u0.$verific$buf0_orig_reg$usbf_ep_rf.v:303$8363 ($dff) from module usbf_top (D = $flatten\u4.\u0.$verific$n1093$8260, Q = \u4.u0.buf0_orig, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$9665 ($sdff) from module usbf_top (D = \wb_data_i, Q = \u4.u0.buf0_orig).
Adding SRST signal on $flatten\u4.$verific$utmi_vend_wr_r_reg$usbf_rf.v:334$4172 ($dff) from module usbf_top (D = $flatten\u4.$verific$n226$3808, Q = \u4.utmi_vend_wr_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9667 ($sdff) from module usbf_top (D = $flatten\u4.$verific$n226$3808, Q = \u4.utmi_vend_wr_r).
Adding EN signal on $flatten\u4.$verific$utmi_vend_ctrl_r_reg$usbf_rf.v:342$4177 ($dff) from module usbf_top (D = \wb_data_i [3:0], Q = \u4.utmi_vend_ctrl_r).
Adding SRST signal on $flatten\u4.$verific$intb_msk_reg$usbf_rf.v:388$4207 ($dff) from module usbf_top (D = $flatten\u4.$verific$n363$4026, Q = \u4.intb_msk, rval = 9'000000000).
Adding EN signal on $auto$ff.cc:262:slice$9672 ($sdff) from module usbf_top (D = \wb_data_i [24:16], Q = \u4.intb_msk).
Adding SRST signal on $flatten\u4.$verific$inta_msk_reg$usbf_rf.v:388$4206 ($dff) from module usbf_top (D = $flatten\u4.$verific$n373$4027, Q = \u4.inta_msk, rval = 9'000000000).
Adding EN signal on $auto$ff.cc:262:slice$9674 ($sdff) from module usbf_top (D = \wb_data_i [8:0], Q = \u4.inta_msk).
Adding SRST signal on $flatten\u4.$verific$int_srcb_reg$usbf_rf.v:673$4208 ($dff) from module usbf_top (D = { $flatten\u4.$verific$n4647$3968 $flatten\u4.$verific$n4656$3969 $flatten\u4.$verific$n4665$3970 $flatten\u4.$verific$n4674$3971 $flatten\u4.$verific$n4683$3972 $flatten\u4.$verific$n4692$3973 $flatten\u4.$verific$n4701$3974 $flatten\u4.$verific$n4710$3975 $flatten\u4.$verific$n4719$3976 }, Q = \u4.int_srcb, rval = 9'000000000).
Adding EN signal on $auto$ff.cc:262:slice$9676 ($sdff) from module usbf_top (D = 1'1, Q = \u4.int_srcb [0]).
Adding EN signal on $auto$ff.cc:262:slice$9676 ($sdff) from module usbf_top (D = 1'1, Q = \u4.int_srcb [1]).
Adding EN signal on $auto$ff.cc:262:slice$9676 ($sdff) from module usbf_top (D = 1'1, Q = \u4.int_srcb [2]).
Adding EN signal on $auto$ff.cc:262:slice$9676 ($sdff) from module usbf_top (D = 1'1, Q = \u4.int_srcb [7]).
Adding EN signal on $auto$ff.cc:262:slice$9676 ($sdff) from module usbf_top (D = 1'1, Q = \u4.int_srcb [8]).
Adding EN signal on $auto$ff.cc:262:slice$9676 ($sdff) from module usbf_top (D = 1'1, Q = \u4.int_srcb [4]).
Adding EN signal on $auto$ff.cc:262:slice$9676 ($sdff) from module usbf_top (D = 1'1, Q = \u4.int_srcb [3]).
Adding EN signal on $auto$ff.cc:262:slice$9676 ($sdff) from module usbf_top (D = 1'1, Q = \u4.int_srcb [6]).
Adding EN signal on $auto$ff.cc:262:slice$9676 ($sdff) from module usbf_top (D = 1'1, Q = \u4.int_srcb [5]).
Adding SRST signal on $flatten\u4.$verific$funct_adr_reg$usbf_rf.v:370$4195 ($dff) from module usbf_top (D = $flatten\u4.$verific$n295$4021, Q = \u4.funct_adr, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$9690 ($sdff) from module usbf_top (D = \wb_data_i [6:0], Q = \u4.funct_adr).
Adding EN signal on $flatten\u4.$verific$dma_out_buf_avail_reg$usbf_rf.v:624$4473 ($dff) from module usbf_top (D = $flatten\u4.$verific$n4601$3950, Q = \u4.dma_out_buf_avail).
Adding EN signal on $flatten\u4.$verific$dma_in_buf_sz1_reg$usbf_rf.v:591$4440 ($dff) from module usbf_top (D = $flatten\u4.$verific$n4567$3918, Q = \u4.dma_in_buf_sz1).
Adding SRST signal on $flatten\u4.$verific$csr_reg$usbf_rf.v:492$4341 ($dff) from module usbf_top (D = $flatten\u4.$verific$n2190$4079 [14], Q = \u4.csr [14], rval = 1'0).
Adding EN signal on $flatten\u4.$verific$csr_reg$usbf_rf.v:492$4341 ($dff) from module usbf_top (D = { $flatten\u4.$verific$n2289$4082 [31:15] $flatten\u4.$verific$n2289$4082 [13:0] }, Q = { \u4.csr [31:15] \u4.csr [13:0] }).
Adding EN signal on $auto$ff.cc:262:slice$9698 ($sdff) from module usbf_top (D = 1'0, Q = \u4.csr [14]).
Adding EN signal on $flatten\u4.$verific$buf1_reg$usbf_rf.v:558$4407 ($dff) from module usbf_top (D = $flatten\u4.$verific$n4469$4146, Q = \u4.buf1).
Adding EN signal on $flatten\u4.$verific$buf0_reg$usbf_rf.v:525$4374 ($dff) from module usbf_top (D = $flatten\u4.$verific$n3379$4114, Q = \u4.buf0).
Adding SRST signal on $flatten\u2.$verific$wack_r_reg$usbf_mem_arb.v:193$1252 ($dff) from module usbf_top (D = $flatten\u2.$verific$n238$1217, Q = \u2.wack_r, rval = 1'0).
Adding SRST signal on $flatten\u1.\u3.$verific$tx_data_to_cnt_reg$usbf_pe.v:768$3594 ($dff) from module usbf_top (D = $flatten\u1.\u3.$verific$n1216$3230, Q = \u1.u3.tx_data_to_cnt, rval = 8'00000000).
Adding SRST signal on $flatten\u1.\u3.$verific$state_reg$usbf_pe.v:823$3648 ($dff) from module usbf_top (D = \u1.u3.next_state, Q = \u1.u3.state, rval = 10'0000000001).
Adding EN signal on $auto$ff.cc:262:slice$9714 ($sdff) from module usbf_top (D = \u1.u3.next_state, Q = \u1.u3.state).
Adding SRST signal on $flatten\u1.\u3.$verific$setup_token_reg$usbf_pe.v:592$3453 ($dff) from module usbf_top (D = $flatten\u1.\u3.$verific$n516$2985, Q = \u1.u3.setup_token, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9732 ($sdff) from module usbf_top (D = $flatten\u1.\u3.$verific$n516$2985, Q = \u1.u3.setup_token).
Adding SRST signal on $flatten\u1.\u3.$verific$rx_ack_to_cnt_reg$usbf_pe.v:751$3584 ($dff) from module usbf_top (D = $flatten\u1.\u3.$verific$n1148$3226, Q = \u1.u3.rx_ack_to_cnt, rval = 8'00000000).
Adding SRST signal on $flatten\u1.\u3.$verific$out_token_reg$usbf_pe.v:581$3449 ($dff) from module usbf_top (D = $flatten\u1.\u3.$verific$n506$2982, Q = \u1.u3.out_token, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9737 ($sdff) from module usbf_top (D = $flatten\u1.\u3.$verific$n506$2982, Q = \u1.u3.out_token).
Adding SRST signal on $flatten\u1.\u3.$verific$new_sizeb_reg$usbf_pe.v:654$3515 ($dff) from module usbf_top (D = \u1.u3.size_next [13:11], Q = \u1.u3.new_sizeb [13:11], rval = 3'000).
Adding SRST signal on $flatten\u1.\u3.$verific$int_seqerr_set_reg$usbf_pe.v:808$3643 ($dff) from module usbf_top (D = \u1.u3.pid_seq_err, Q = \u1.u3.int_seqerr_set, rval = 1'0).
Adding SRST signal on $flatten\u1.\u3.$verific$in_token_reg$usbf_pe.v:570$3445 ($dff) from module usbf_top (D = $flatten\u1.\u3.$verific$n496$2979, Q = \u1.u3.in_token, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9756 ($sdff) from module usbf_top (D = $flatten\u1.\u3.$verific$n496$2979, Q = \u1.u3.in_token).
Adding SRST signal on $flatten\u1.\u3.$verific$idin_reg$usbf_pe.v:704$3556 ($dff) from module usbf_top (D = { \u1.u3.buffer_done \u1.u3.new_size [13:11] }, Q = \u1.u3.idin [31:28], rval = 4'0000).
Adding SRST signal on $flatten\u1.\u3.$verific$buf0_rl_reg$usbf_pe.v:729$3570 ($dff) from module usbf_top (D = $flatten\u1.\u3.$verific$n1651$3136, Q = \u1.u3.buf0_rl, rval = 1'0).
Adding SRST signal on $flatten\u1.\u2.$verific$state_reg$usbf_idma.v:449$2169 ($dff) from module usbf_top (D = \u1.u2.next_state, Q = \u1.u2.state, rval = 8'00000001).
Adding EN signal on $auto$ff.cc:262:slice$9763 ($sdff) from module usbf_top (D = \u1.u2.next_state, Q = \u1.u2.state).
Adding SRST signal on $flatten\u1.\u2.$verific$sizu_c_reg$usbf_idma.v:346$2105 ($dff) from module usbf_top (D = $flatten\u1.\u2.$verific$n551$1982, Q = \u1.u2.sizu_c, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:262:slice$9783 ($sdff) from module usbf_top (D = $flatten\u1.\u2.$verific$n527$1980, Q = \u1.u2.sizu_c).
Adding SRST signal on $flatten\u1.\u2.$verific$sizd_c_reg$usbf_idma.v:326$2089 ($dff) from module usbf_top (D = $flatten\u1.\u2.$verific$n445$1977, Q = \u1.u2.sizd_c, rval = 14'11111111111111).
Adding EN signal on $auto$ff.cc:262:slice$9789 ($sdff) from module usbf_top (D = $flatten\u1.\u2.$verific$n445$1977, Q = \u1.u2.sizd_c).
Adding SRST signal on $flatten\u1.\u2.$verific$send_data_r_reg$usbf_idma.v:431$2164 ($dff) from module usbf_top (D = $flatten\u1.\u2.$verific$n1233$1930, Q = \u1.u2.send_data_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9793 ($sdff) from module usbf_top (D = $flatten\u1.\u2.$verific$n1233$1930, Q = \u1.u2.send_data_r).
Adding SRST signal on $flatten\u1.\u2.$verific$rx_dma_en_r_reg$usbf_idma.v:278$2050 ($dff) from module usbf_top (D = $flatten\u1.\u3.$verific$n1422$3108, Q = \u1.u2.rx_dma_en_r, rval = 1'0).
Adding EN signal on $flatten\u1.\u2.$verific$rd_buf1_reg$usbf_idma.v:403$2148 ($dff) from module usbf_top (D = \sram_data_i, Q = \u1.u2.rd_buf1).
Adding EN signal on $flatten\u1.\u2.$verific$rd_buf0_reg$usbf_idma.v:400$2146 ($dff) from module usbf_top (D = \sram_data_i, Q = \u1.u2.rd_buf0).
Adding SRST signal on $flatten\u1.\u2.$verific$dtmp_sel_r_reg$usbf_idma.v:360$2111 ($dff) from module usbf_top (D = $flatten\u1.\u2.$verific$n1329$1938, Q = \u1.u2.dtmp_sel_r, rval = 1'0).
Adding EN signal on $flatten\u1.\u2.$verific$dtmp_r_reg$usbf_idma.v:372$2124 ($dff) from module usbf_top (D = $flatten\u1.\u2.$verific$n746$1988 [31:24], Q = \u1.u2.dtmp_r [31:24]).
Adding EN signal on $flatten\u1.\u2.$verific$dtmp_r_reg$usbf_idma.v:372$2124 ($dff) from module usbf_top (D = $flatten\u1.\u2.$verific$n746$1988 [7:0], Q = \u1.u2.dtmp_r [7:0]).
Adding EN signal on $flatten\u1.\u2.$verific$dtmp_r_reg$usbf_idma.v:372$2124 ($dff) from module usbf_top (D = $flatten\u1.\u2.$verific$n746$1988 [15:8], Q = \u1.u2.dtmp_r [15:8]).
Adding EN signal on $flatten\u1.\u2.$verific$dtmp_r_reg$usbf_idma.v:372$2124 ($dff) from module usbf_top (D = $flatten\u1.\u2.$verific$n746$1988 [23:16], Q = \u1.u2.dtmp_r [23:16]).
Adding EN signal on $flatten\u1.\u2.$verific$dout_r_reg$usbf_idma.v:382$2135 ($dff) from module usbf_top (D = \u1.u2.dtmp_r, Q = \u1.u2.dout_r).
Adding SRST signal on $flatten\u1.\u2.$verific$adr_cb_reg$usbf_idma.v:307$2072 ($dff) from module usbf_top (D = $flatten\u1.\u2.$verific$n333$1967, Q = \u1.u2.adr_cb, rval = 3'000).
Adding SRST signal on $flatten\u1.\u1.$verific$zero_length_r_reg$usbf_pa.v:187$2291 ($dff) from module usbf_top (D = $flatten\u1.\u1.$verific$n12$2215, Q = \u1.u1.zero_length_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9837 ($sdff) from module usbf_top (D = \u1.u1.send_zero_length_r, Q = \u1.u1.zero_length_r).
Adding SRST signal on $flatten\u1.\u1.$verific$state_reg$usbf_pa.v:303$2387 ($dff) from module usbf_top (D = \u1.u1.next_state, Q = \u1.u1.state, rval = 5'00001).
Adding EN signal on $auto$ff.cc:262:slice$9843 ($sdff) from module usbf_top (D = \u1.u1.next_state, Q = \u1.u1.state).
Adding SRST signal on $flatten\u1.\u1.$verific$send_zero_length_r_reg$usbf_pa.v:176$2285 ($dff) from module usbf_top (D = $flatten\u1.\u3.$verific$n1419$3106, Q = \u1.u1.send_zero_length_r, rval = 1'0).
Adding SRST signal on $flatten\u1.\u1.$verific$send_token_r_reg$usbf_pa.v:204$2300 ($dff) from module usbf_top (D = $flatten\u1.\u1.$verific$n28$2222, Q = \u1.u1.send_token_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9864 ($sdff) from module usbf_top (D = $flatten\u1.\u1.$verific$n28$2222, Q = \u1.u1.send_token_r).
Adding SRST signal on $flatten\u1.\u1.$verific$crc16_reg$usbf_pa.v:264$2343 ($dff) from module usbf_top (D = $flatten\u1.\u1.$verific$n224$2269, Q = \u1.u1.crc16, rval = 16'1111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$9868 ($sdff) from module usbf_top (D = { \u1.u1.crc16_next [15] \u1.u1.crc16 [6:2] \u1.u1.crc16_next [9:0] }, Q = \u1.u1.crc16).
Adding EN signal on $flatten\u1.\u0.$verific$token1_reg$usbf_pd.v:251$2696 ($dff) from module usbf_top (D = \u0.rx_data, Q = \u1.u0.token1).
Adding EN signal on $flatten\u1.\u0.$verific$token0_reg$usbf_pd.v:248$2694 ($dff) from module usbf_top (D = \u0.rx_data, Q = \u1.u0.token0).
Adding SRST signal on $flatten\u1.\u0.$verific$rxv2_reg$usbf_pd.v:311$2743 ($dff) from module usbf_top (D = $flatten\u1.\u0.$verific$n235$2567, Q = \u1.u0.rxv2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9872 ($sdff) from module usbf_top (D = $flatten\u1.\u0.$verific$n235$2567, Q = \u1.u0.rxv2).
Adding SRST signal on $flatten\u1.\u0.$verific$rxv1_reg$usbf_pd.v:300$2738 ($dff) from module usbf_top (D = $flatten\u1.\u0.$verific$n225$2563, Q = \u1.u0.rxv1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9876 ($sdff) from module usbf_top (D = $flatten\u1.\u0.$verific$n225$2563, Q = \u1.u0.rxv1).
Adding SRST signal on $flatten\u1.\u0.$verific$pid_reg$usbf_pd.v:221$2647 ($dff) from module usbf_top (D = $flatten\u1.\u0.$verific$n27$2610, Q = \u1.u0.pid, rval = 8'11110000).
Adding EN signal on $auto$ff.cc:262:slice$9880 ($sdff) from module usbf_top (D = \u0.rx_data, Q = \u1.u0.pid).
Adding EN signal on $flatten\u1.\u0.$verific$d2_reg$usbf_pd.v:321$2754 ($dff) from module usbf_top (D = \u1.u0.d1, Q = \u1.u0.d2).
Adding EN signal on $flatten\u1.\u0.$verific$d1_reg$usbf_pd.v:321$2753 ($dff) from module usbf_top (D = \u1.u0.d0, Q = \u1.u0.d1).
Adding EN signal on $flatten\u1.\u0.$verific$d0_reg$usbf_pd.v:321$2752 ($dff) from module usbf_top (D = \u0.rx_data, Q = \u1.u0.d0).
Adding SRST signal on $flatten\u1.\u0.$verific$crc16_sum_reg$usbf_pd.v:338$2767 ($dff) from module usbf_top (D = $flatten\u1.\u0.$verific$n376$2623, Q = \u1.u0.crc16_sum, rval = 16'1111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$9885 ($sdff) from module usbf_top (D = { \u1.u0.crc16_out [15] \u1.u0.crc16_sum [6:2] \u1.u0.crc16_out [9:0] }, Q = \u1.u0.crc16_sum).
Adding SRST signal on $flatten\u1.$verific$sof_time_reg$usbf_pl.v:308$1356 ($dff) from module usbf_top (D = $flatten\u1.$verific$n186$1297, Q = \u1.sof_time, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9887 ($sdff) from module usbf_top (D = $flatten\u1.$verific$n160$1295, Q = \u1.sof_time).
Adding SRST signal on $flatten\u1.$verific$mfm_cnt_reg$usbf_pl.v:299$1349 ($dff) from module usbf_top (D = $flatten\u1.$verific$n122$1291, Q = \u1.mfm_cnt, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$9889 ($sdff) from module usbf_top (D = $flatten\u1.$verific$n112$1289, Q = \u1.mfm_cnt).
Adding SRST signal on $flatten\u1.$verific$hms_cnt_reg$usbf_pl.v:321$1363 ($dff) from module usbf_top (D = $flatten\u1.$verific$n274$1301, Q = \u1.hms_cnt, rval = 5'00000).
Adding SRST signal on $flatten\u1.$verific$frame_no_r_reg$usbf_pl.v:283$1336 ($dff) from module usbf_top (D = $flatten\u1.$verific$n56$1286, Q = \u1.frame_no_r, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:262:slice$9900 ($sdff) from module usbf_top (D = { \u1.u0.token1 [2:0] \u1.u0.token0 }, Q = \u1.frame_no_r).
Adding SRST signal on $flatten\u0.\u0.$verific$usb_suspend_reg$usbf_utmi_ls.v:236$8835 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n27$8624, Q = \u0.u0.usb_suspend, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9902 ($sdff) from module usbf_top (D = 1'1, Q = \u0.u0.usb_suspend).
Adding SRST signal on $flatten\u0.\u0.$verific$usb_attached_reg$usbf_utmi_ls.v:241$8838 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n33$8626, Q = \u0.u0.usb_attached, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9904 ($sdff) from module usbf_top (D = 1'1, Q = \u0.u0.usb_attached).
Adding SRST signal on $flatten\u0.\u0.$verific$state_reg$usbf_utmi_ls.v:417$8990 ($dff) from module usbf_top (D = \u0.u0.next_state, Q = \u0.u0.state, rval = 15'000000000000001).
Adding EN signal on $auto$ff.cc:262:slice$9906 ($sdff) from module usbf_top (D = \u0.u0.next_state, Q = \u0.u0.state).
Adding SRST signal on $flatten\u0.\u0.$verific$ps_cnt_reg$usbf_utmi_ls.v:320$8894 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n127$8760, Q = \u0.u0.ps_cnt, rval = 4'0000).
Adding SRST signal on $flatten\u0.\u0.$verific$mode_hs_reg$usbf_utmi_ls.v:231$8832 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n21$8622, Q = \u0.u0.mode_hs, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9941 ($sdff) from module usbf_top (D = 1'1, Q = \u0.u0.mode_hs).
Adding SRST signal on $flatten\u0.\u0.$verific$me_ps_reg$usbf_utmi_ls.v:358$8937 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n277$8770, Q = \u0.u0.me_ps, rval = 8'00000000).
Adding SRST signal on $flatten\u0.\u0.$verific$me_ps2_reg$usbf_utmi_ls.v:367$8946 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n347$8775, Q = \u0.u0.me_ps2, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$9944 ($sdff) from module usbf_top (D = $flatten\u0.\u0.$verific$n329$8773, Q = \u0.u0.me_ps2).
Adding SRST signal on $flatten\u0.\u0.$verific$me_cnt_reg$usbf_utmi_ls.v:376$8958 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n411$8779, Q = \u0.u0.me_cnt, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$9946 ($sdff) from module usbf_top (D = $flatten\u0.\u0.$verific$n393$8777, Q = \u0.u0.me_cnt).
Adding SRST signal on $flatten\u0.\u0.$verific$idle_long_reg$usbf_utmi_ls.v:292$8875 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n98$8643, Q = \u0.u0.idle_long, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9948 ($sdff) from module usbf_top (D = 1'1, Q = \u0.u0.idle_long).
Adding SRST signal on $flatten\u0.\u0.$verific$idle_cnt1_reg$usbf_utmi_ls.v:329$8906 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n175$8765, Q = \u0.u0.idle_cnt1, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$9954 ($sdff) from module usbf_top (D = \u0.u0.idle_cnt1_next, Q = \u0.u0.idle_cnt1).
Adding SRST signal on $flatten\u0.\u0.$verific$chirp_cnt_reg$usbf_utmi_ls.v:399$8982 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n482$8784, Q = \u0.u0.chirp_cnt, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$9956 ($sdff) from module usbf_top (D = $flatten\u0.\u0.$verific$n474$8782, Q = \u0.u0.chirp_cnt).
Adding SRST signal on $flatten\u0.\u0.$verific$XcvSelect_reg$usbf_utmi_ls.v:251$8844 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n45$8630, Q = \u0.u0.XcvSelect, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$9958 ($sdff) from module usbf_top (D = 1'0, Q = \u0.u0.XcvSelect).
Adding SRST signal on $flatten\u0.\u0.$verific$TermSel_reg$usbf_utmi_ls.v:246$8841 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n39$8628, Q = \u0.u0.TermSel, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9960 ($sdff) from module usbf_top (D = 1'1, Q = \u0.u0.TermSel).
Adding SRST signal on $flatten\u0.\u0.$verific$OpMode_reg$usbf_utmi_ls.v:256$8849 ($dff) from module usbf_top (D = $flatten\u0.\u0.$verific$n55$8756, Q = \u0.u0.OpMode, rval = 2'10).
Adding EN signal on $auto$ff.cc:262:slice$9962 ($sdff) from module usbf_top (D = 2'00, Q = \u0.u0.OpMode).
Adding SRST signal on $flatten\u0.$verific$rx_valid_reg$usbf_utmi_if.v:185$8563 ($dff) from module usbf_top (D = \RxValid_pad_i, Q = \u0.rx_valid, rval = 1'0).
Adding SRST signal on $flatten\u0.$verific$rx_err_reg$usbf_utmi_if.v:201$8569 ($dff) from module usbf_top (D = \RxError_pad_i, Q = \u0.rx_err, rval = 1'0).
Adding SRST signal on $flatten\u0.$verific$rx_active_reg$usbf_utmi_if.v:193$8566 ($dff) from module usbf_top (D = \RxActive_pad_i, Q = \u0.rx_active, rval = 1'0).
Adding SRST signal on $flatten\u0.$verific$TxValid_reg$usbf_utmi_if.v:230$8590 ($dff) from module usbf_top (D = $flatten\u0.$verific$n102$8550, Q = \u0.TxValid, rval = 1'0).
Adding EN signal on $flatten\u0.$verific$DataOut_reg$usbf_utmi_if.v:214$8577 ($dff) from module usbf_top (D = $flatten\u0.$verific$n70$8557, Q = \u0.DataOut).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$9705 ($sdffe) from module usbf_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$9963 ($sdffe) from module usbf_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$9741 ($sdff) from module usbf_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$9741 ($sdff) from module usbf_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$9741 ($sdff) from module usbf_top.

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 265 unused cells and 286 unused wires.
<suppressed ~276 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~51 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~134 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
<suppressed ~84 debug messages>
Removed a total of 28 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 0 unused cells and 28 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~135 debug messages>

yosys> opt_reduce

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..

yosys> opt_expr

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.13.23. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from port B of cell usbf_top.$auto$fsm_map.cc:77:implement_pattern_cache$9247 ($eq).
Removed top 1 bits (of 3) from port B of cell usbf_top.$auto$fsm_map.cc:215:map_fsm$9224 ($eq).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$fsm_map.cc:215:map_fsm$9223 ($eq).
Removed top 1 bits (of 2) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_61$usbf_utmi_ls.v:268$8856 ($eq).
Removed top 3 bits (of 4) from port B of cell usbf_top.$flatten\u0.\u0.$verific$add_107$usbf_utmi_ls.v:320$8891 ($add).
Removed top 7 bits (of 8) from port B of cell usbf_top.$flatten\u0.\u0.$verific$add_127$usbf_utmi_ls.v:332$8907 ($add).
Removed top 4 bits (of 8) from port A of cell usbf_top.$flatten\u0.\u0.$verific$LessThan_136$usbf_utmi_ls.v:338$8914 ($lt).
Removed top 2 bits (of 8) from port B of cell usbf_top.$flatten\u0.\u0.$verific$LessThan_142$usbf_utmi_ls.v:341$8918 ($lt).
Removed top 2 bits (of 8) from port A of cell usbf_top.$flatten\u0.\u0.$verific$LessThan_148$usbf_utmi_ls.v:344$8922 ($lt).
Removed top 1 bits (of 8) from port A of cell usbf_top.$flatten\u0.\u0.$verific$LessThan_160$usbf_utmi_ls.v:350$8930 ($lt).
Removed top 7 bits (of 8) from port B of cell usbf_top.$flatten\u0.\u0.$verific$add_167$usbf_utmi_ls.v:358$8935 ($add).
Removed top 7 bits (of 8) from port B of cell usbf_top.$flatten\u0.\u0.$verific$add_178$usbf_utmi_ls.v:367$8942 ($add).
Removed top 7 bits (of 8) from port B of cell usbf_top.$flatten\u0.\u0.$verific$add_193$usbf_utmi_ls.v:376$8954 ($add).
Removed top 2 bits (of 8) from port A of cell usbf_top.$flatten\u0.\u0.$verific$LessThan_200$usbf_utmi_ls.v:379$8960 ($lt).
Removed top 4 bits (of 8) from port A of cell usbf_top.$flatten\u0.\u0.$verific$LessThan_206$usbf_utmi_ls.v:382$8964 ($lt).
Removed top 6 bits (of 8) from port A of cell usbf_top.$flatten\u0.\u0.$verific$LessThan_212$usbf_utmi_ls.v:385$8968 ($lt).
Removed top 2 bits (of 3) from port B of cell usbf_top.$flatten\u0.\u0.$verific$add_230$usbf_utmi_ls.v:399$8978 ($add).
Removed top 14 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_317$usbf_utmi_ls.v:449$9029 ($eq).
Removed top 13 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_318$usbf_utmi_ls.v:461$9030 ($eq).
Removed top 12 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_319$usbf_utmi_ls.v:486$9031 ($eq).
Removed top 11 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_320$usbf_utmi_ls.v:502$9032 ($eq).
Removed top 10 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_321$usbf_utmi_ls.v:518$9033 ($eq).
Removed top 8 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_322$usbf_utmi_ls.v:534$9034 ($eq).
Removed top 9 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_323$usbf_utmi_ls.v:539$9035 ($eq).
Removed top 7 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_324$usbf_utmi_ls.v:552$9036 ($eq).
Removed top 6 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_325$usbf_utmi_ls.v:560$9037 ($eq).
Removed top 5 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_326$usbf_utmi_ls.v:579$9038 ($eq).
Removed top 4 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_327$usbf_utmi_ls.v:594$9039 ($eq).
Removed top 3 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_328$usbf_utmi_ls.v:602$9040 ($eq).
Removed top 2 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_329$usbf_utmi_ls.v:617$9041 ($eq).
Removed top 1 bits (of 15) from port B of cell usbf_top.$flatten\u0.\u0.$verific$equal_330$usbf_utmi_ls.v:632$9042 ($eq).
Removed top 3 bits (of 4) from port B of cell usbf_top.$flatten\u1.\u0.$verific$equal_16$usbf_pd.v:225$2651 ($eq).
Removed top 1 bits (of 4) from port B of cell usbf_top.$flatten\u1.\u0.$verific$equal_20$usbf_pd.v:227$2655 ($eq).
Removed top 2 bits (of 4) from port B of cell usbf_top.$flatten\u1.\u0.$verific$equal_24$usbf_pd.v:229$2659 ($eq).
Removed top 1 bits (of 4) from port B of cell usbf_top.$flatten\u1.\u0.$verific$equal_28$usbf_pd.v:231$2663 ($eq).
Removed top 2 bits (of 4) from port B of cell usbf_top.$flatten\u1.\u0.$verific$equal_32$usbf_pd.v:233$2667 ($eq).
Removed top 1 bits (of 4) from port B of cell usbf_top.$flatten\u1.\u0.$verific$equal_38$usbf_pd.v:236$2673 ($eq).
Removed top 1 bits (of 4) from port B of cell usbf_top.$flatten\u1.\u0.$verific$equal_46$usbf_pd.v:240$2680 ($eq).
Removed top 4 bits (of 5) from port B of cell usbf_top.$auto$fsm_map.cc:77:implement_pattern_cache$9272 ($eq).
Removed top 4 bits (of 5) from port B of cell usbf_top.$flatten\u1.\u1.$verific$equal_142$usbf_pa.v:315$2400 ($eq).
Removed top 3 bits (of 5) from port B of cell usbf_top.$flatten\u1.\u1.$verific$equal_143$usbf_pa.v:331$2401 ($eq).
Removed top 2 bits (of 5) from port B of cell usbf_top.$flatten\u1.\u1.$verific$equal_145$usbf_pa.v:351$2403 ($eq).
Removed top 1 bits (of 5) from port B of cell usbf_top.$flatten\u1.\u1.$verific$equal_146$usbf_pa.v:368$2404 ($eq).
Removed top 3 bits (of 17) from port B of cell usbf_top.$flatten\u1.\u2.$verific$add_44$usbf_idma.v:289$2057 ($add).
Removed top 2 bits (of 17) from port Y of cell usbf_top.$flatten\u1.\u2.$verific$add_44$usbf_idma.v:289$2057 ($add).
Removed top 2 bits (of 17) from port A of cell usbf_top.$flatten\u1.\u2.$verific$add_44$usbf_idma.v:289$2057 ($add).
Removed top 14 bits (of 15) from port B of cell usbf_top.$flatten\u1.\u2.$verific$add_51$usbf_idma.v:296$2065 ($add).
Removed top 2 bits (of 3) from port B of cell usbf_top.$flatten\u1.\u2.$verific$add_64$usbf_idma.v:310$2073 ($add).
Removed top 13 bits (of 14) from port B of cell usbf_top.$flatten\u1.\u2.$verific$sub_78$usbf_idma.v:326$2084 ($sub).
Removed top 10 bits (of 11) from port B of cell usbf_top.$flatten\u1.\u2.$verific$add_98$usbf_idma.v:346$2100 ($add).
Removed top 1 bits (of 2) from port B of cell usbf_top.$flatten\u1.\u2.$verific$equal_124$usbf_idma.v:369$2116 ($eq).
Removed top 13 bits (of 14) from port B of cell usbf_top.$flatten\u1.\u2.$verific$equal_213$usbf_idma.v:431$2158 ($eq).
Removed top 7 bits (of 8) from port B of cell usbf_top.$flatten\u1.\u2.$verific$equal_261$usbf_idma.v:463$2190 ($eq).
Removed top 6 bits (of 8) from port B of cell usbf_top.$flatten\u1.\u2.$verific$equal_262$usbf_idma.v:490$2191 ($eq).
Removed top 5 bits (of 8) from port B of cell usbf_top.$flatten\u1.\u2.$verific$equal_263$usbf_idma.v:513$2192 ($eq).
Removed top 4 bits (of 8) from port B of cell usbf_top.$flatten\u1.\u2.$verific$equal_264$usbf_idma.v:536$2193 ($eq).
Removed top 3 bits (of 8) from port B of cell usbf_top.$flatten\u1.\u2.$verific$equal_265$usbf_idma.v:559$2194 ($eq).
Removed top 2 bits (of 8) from port B of cell usbf_top.$flatten\u1.\u2.$verific$equal_266$usbf_idma.v:575$2195 ($eq).
Removed top 1 bits (of 8) from port B of cell usbf_top.$flatten\u1.\u2.$verific$equal_267$usbf_idma.v:594$2196 ($eq).
Removed top 1 bits (of 2) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_9$usbf_pe.v:367$3272 ($eq).
Removed top 1 bits (of 2) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_13$usbf_pe.v:370$3276 ($eq).
Removed top 1 bits (of 2) from mux cell usbf_top.$flatten\u1.\u3.$verific$select_79$usbf_pe.v:441$3323 ($mux).
Removed top 1 bits (of 4) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_169$usbf_pe.v:495$3402 ($eq).
Removed top 2 bits (of 4) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_170$usbf_pe.v:496$3403 ($eq).
Removed top 3 bits (of 4) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_171$usbf_pe.v:497$3404 ($eq).
Removed top 1 bits (of 2) from mux cell usbf_top.$flatten\u1.\u3.$verific$select_207$usbf_pe.v:538$3408 ($mux).
Removed top 1 bits (of 2) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_273$usbf_pe.v:547$3427 ($eq).
Removed top 3 bits (of 14) from port B of cell usbf_top.$flatten\u1.\u3.$verific$LessThan_333$usbf_pe.v:611$3471 ($lt).
Removed top 3 bits (of 14) from port B of cell usbf_top.$flatten\u1.\u3.$verific$LessThan_339$usbf_pe.v:622$3476 ($lt).
Removed top 3 bits (of 14) from port B of cell usbf_top.$flatten\u1.\u3.$verific$LessThan_358$usbf_pe.v:638$3492 ($lt).
Removed top 3 bits (of 14) from port B of cell usbf_top.$flatten\u1.\u3.$verific$LessThan_362$usbf_pe.v:641$3495 ($lt).
Removed top 3 bits (of 14) from mux cell usbf_top.$flatten\u1.\u3.$verific$mux_383$usbf_pe.v:654$3513 ($mux).
Removed top 3 bits (of 14) from port B of cell usbf_top.$flatten\u1.\u3.$verific$sub_387$usbf_pe.v:657$3516 ($sub).
Removed top 3 bits (of 17) from port B of cell usbf_top.$flatten\u1.\u3.$verific$add_399$usbf_pe.v:670$3525 ($add).
Removed top 3 bits (of 14) from port B of cell usbf_top.$flatten\u1.\u3.$verific$LessThan_402$usbf_pe.v:674$3527 ($lt).
Removed top 1 bits (of 2) from port B of cell usbf_top.$flatten\u1.\u3.$verific$add_428$usbf_pe.v:701$3549 ($add).
Removed top 4 bits (of 28) from mux cell usbf_top.$flatten\u1.\u3.$verific$mux_713$usbf_pe.v:704$3554 ($mux).
Removed top 9 bits (of 10) from port B of cell usbf_top.$flatten\u1.\u3.$verific$not_equal_501$usbf_pe.v:733$3571 ($ne).
Removed top 7 bits (of 8) from port B of cell usbf_top.$flatten\u1.\u3.$verific$add_514$usbf_pe.v:751$3581 ($add).
Removed top 2 bits (of 8) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_519$usbf_pe.v:754$3585 ($eq).
Removed top 7 bits (of 8) from port B of cell usbf_top.$flatten\u1.\u3.$verific$add_527$usbf_pe.v:768$3591 ($add).
Removed top 2 bits (of 8) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_532$usbf_pe.v:771$3595 ($eq).
Removed top 6 bits (of 10) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_578$usbf_pe.v:803$3634 ($eq).
Removed top 5 bits (of 10) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_580$usbf_pe.v:803$3636 ($eq).
Removed top 9 bits (of 10) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_676$usbf_pe.v:846$3715 ($eq).
Removed top 8 bits (of 10) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_677$usbf_pe.v:915$3716 ($eq).
Removed top 7 bits (of 10) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_678$usbf_pe.v:925$3717 ($eq).
Removed top 1 bits (of 4) from mux cell usbf_top.$flatten\u1.\u3.$verific$select_725$usbf_pe.v:449$3718 ($mux).
Removed top 4 bits (of 10) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_681$usbf_pe.v:995$3719 ($eq).
Removed top 3 bits (of 10) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_682$usbf_pe.v:1009$3720 ($eq).
Removed top 2 bits (of 10) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_683$usbf_pe.v:1047$3721 ($eq).
Removed top 1 bits (of 10) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_684$usbf_pe.v:1056$3722 ($eq).
Removed top 4 bits (of 5) from port B of cell usbf_top.$flatten\u1.$verific$add_69$usbf_pl.v:321$1360 ($add).
Removed top 11 bits (of 12) from port B of cell usbf_top.$flatten\u1.$verific$add_58$usbf_pl.v:308$1352 ($add).
Removed top 3 bits (of 4) from port B of cell usbf_top.$flatten\u1.$verific$add_47$usbf_pl.v:299$1344 ($add).
Removed top 1 bits (of 2) from port B of cell usbf_top.$flatten\u1.\u3.$verific$equal_3$usbf_pe.v:363$3266 ($eq).
Removed top 1 bits (of 3) from port B of cell usbf_top.$auto$fsm_map.cc:77:implement_pattern_cache$9335 ($eq).
Removed top 3 bits (of 5) from port B of cell usbf_top.$auto$fsm_map.cc:77:implement_pattern_cache$9357 ($eq).
Removed top 1 bits (of 2) from port B of cell usbf_top.$auto$fsm_map.cc:77:implement_pattern_cache$9353 ($eq).
Removed top 2 bits (of 4) from port B of cell usbf_top.$auto$fsm_map.cc:77:implement_pattern_cache$9348 ($eq).
Removed top 1 bits (of 3) from port B of cell usbf_top.$auto$fsm_map.cc:215:map_fsm$9309 ($eq).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$fsm_map.cc:215:map_fsm$9307 ($eq).
Removed top 1 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9832 ($ne).
Removed top 1 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9825 ($ne).
Removed top 1 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9818 ($ne).
Removed top 1 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9776 ($ne).
Removed top 1 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9766 ($ne).
Removed top 1 bits (of 3) from port B of cell usbf_top.$auto$fsm_map.cc:215:map_fsm$9225 ($eq).
Removed top 1 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9770 ($ne).
Removed top 1 bits (of 3) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9772 ($ne).
Removed top 1 bits (of 4) from port B of cell usbf_top.$auto$opt_dff.cc:195:make_patterns_logic$9774 ($ne).
Removed top 1 bits (of 2) from port B of cell usbf_top.$auto$fsm_map.cc:77:implement_pattern_cache$9242 ($eq).
Removed top 1 bits (of 2) from port B of cell usbf_top.$flatten\u4.\u3.$verific$equal_7$usbf_ep_rf.v:208$8300 ($eq).
Removed top 4 bits (of 13) from mux cell usbf_top.$flatten\u4.\u3.$verific$mux_42$usbf_ep_rf.v:250$8328 ($mux).
Removed top 11 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u3.$verific$sub_175$usbf_ep_rf.v:394$8426 ($sub).
Removed top 3 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u3.$verific$add_180$usbf_ep_rf.v:397$8431 ($add).
Removed top 11 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u3.$verific$add_201$usbf_ep_rf.v:419$8447 ($add).
Removed top 3 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u3.$verific$sub_206$usbf_ep_rf.v:422$8449 ($sub).
Removed top 3 bits (of 12) from port A of cell usbf_top.$flatten\u4.\u3.$verific$LessThan_213$usbf_ep_rf.v:427$8455 ($le).
Removed top 3 bits (of 12) from port A of cell usbf_top.$flatten\u4.\u3.$verific$LessThan_223$usbf_ep_rf.v:436$8463 ($le).
Removed top 10 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u3.$verific$sub_236$usbf_ep_rf.v:449$8475 ($sub).
Removed top 1 bits (of 2) from port B of cell usbf_top.$flatten\u4.\u2.$verific$equal_7$usbf_ep_rf.v:208$8300 ($eq).
Removed top 4 bits (of 13) from mux cell usbf_top.$flatten\u4.\u2.$verific$mux_42$usbf_ep_rf.v:250$8328 ($mux).
Removed top 11 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u2.$verific$sub_175$usbf_ep_rf.v:394$8426 ($sub).
Removed top 3 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u2.$verific$add_180$usbf_ep_rf.v:397$8431 ($add).
Removed top 11 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u2.$verific$add_201$usbf_ep_rf.v:419$8447 ($add).
Removed top 3 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u2.$verific$sub_206$usbf_ep_rf.v:422$8449 ($sub).
Removed top 3 bits (of 12) from port A of cell usbf_top.$flatten\u4.\u2.$verific$LessThan_213$usbf_ep_rf.v:427$8455 ($le).
Removed top 3 bits (of 12) from port A of cell usbf_top.$flatten\u4.\u2.$verific$LessThan_223$usbf_ep_rf.v:436$8463 ($le).
Removed top 10 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u2.$verific$sub_236$usbf_ep_rf.v:449$8475 ($sub).
Removed top 1 bits (of 2) from port B of cell usbf_top.$flatten\u4.\u1.$verific$equal_7$usbf_ep_rf.v:208$8300 ($eq).
Removed top 4 bits (of 13) from mux cell usbf_top.$flatten\u4.\u1.$verific$mux_42$usbf_ep_rf.v:250$8328 ($mux).
Removed top 11 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u1.$verific$sub_175$usbf_ep_rf.v:394$8426 ($sub).
Removed top 3 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u1.$verific$add_180$usbf_ep_rf.v:397$8431 ($add).
Removed top 11 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u1.$verific$add_201$usbf_ep_rf.v:419$8447 ($add).
Removed top 3 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u1.$verific$sub_206$usbf_ep_rf.v:422$8449 ($sub).
Removed top 3 bits (of 12) from port A of cell usbf_top.$flatten\u4.\u1.$verific$LessThan_213$usbf_ep_rf.v:427$8455 ($le).
Removed top 3 bits (of 12) from port A of cell usbf_top.$flatten\u4.\u1.$verific$LessThan_223$usbf_ep_rf.v:436$8463 ($le).
Removed top 10 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u1.$verific$sub_236$usbf_ep_rf.v:449$8475 ($sub).
Removed top 1 bits (of 2) from port B of cell usbf_top.$flatten\u4.\u0.$verific$equal_7$usbf_ep_rf.v:208$8300 ($eq).
Removed top 1 bits (of 2) from port B of cell usbf_top.$flatten\u4.\u0.$verific$equal_19$usbf_ep_rf.v:225$8309 ($eq).
Removed top 4 bits (of 13) from mux cell usbf_top.$flatten\u4.\u0.$verific$mux_42$usbf_ep_rf.v:250$8328 ($mux).
Removed top 11 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u0.$verific$sub_175$usbf_ep_rf.v:394$8426 ($sub).
Removed top 3 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u0.$verific$add_180$usbf_ep_rf.v:397$8431 ($add).
Removed top 11 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u0.$verific$add_201$usbf_ep_rf.v:419$8447 ($add).
Removed top 3 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u0.$verific$sub_206$usbf_ep_rf.v:422$8449 ($sub).
Removed top 3 bits (of 12) from port A of cell usbf_top.$flatten\u4.\u0.$verific$LessThan_213$usbf_ep_rf.v:427$8455 ($le).
Removed top 3 bits (of 12) from port A of cell usbf_top.$flatten\u4.\u0.$verific$LessThan_223$usbf_ep_rf.v:436$8463 ($le).
Removed top 10 bits (of 12) from port B of cell usbf_top.$flatten\u4.\u0.$verific$sub_236$usbf_ep_rf.v:449$8475 ($sub).
Removed top 12 bits (of 16) from port A of cell usbf_top.$flatten\u4.$verific$or_645$usbf_rf.v:765$4516 ($or).
Removed top 12 bits (of 16) from port B of cell usbf_top.$flatten\u4.$verific$or_645$usbf_rf.v:765$4516 ($or).
Removed top 12 bits (of 16) from port Y of cell usbf_top.$flatten\u4.$verific$or_645$usbf_rf.v:765$4516 ($or).
Removed top 2 bits (of 5) from port B of cell usbf_top.$flatten\u4.$verific$equal_165$usbf_rf.v:417$4220 ($eq).
Removed top 2 bits (of 5) from port B of cell usbf_top.$flatten\u4.$verific$equal_162$usbf_rf.v:416$4217 ($eq).
Removed top 2 bits (of 5) from port B of cell usbf_top.$flatten\u4.$verific$equal_159$usbf_rf.v:415$4214 ($eq).
Removed top 2 bits (of 5) from port B of cell usbf_top.$flatten\u4.$verific$equal_156$usbf_rf.v:414$4211 ($eq).
Removed top 5 bits (of 7) from port B of cell usbf_top.$flatten\u4.$verific$equal_123$usbf_rf.v:384$4198 ($eq).
Removed top 6 bits (of 7) from port B of cell usbf_top.$flatten\u4.$verific$equal_113$usbf_rf.v:370$4190 ($eq).
Removed top 4 bits (of 7) from port B of cell usbf_top.$flatten\u4.$verific$equal_76$usbf_rf.v:332$4166 ($eq).
Removed top 5 bits (of 7) from port B of cell usbf_top.$flatten\u4.$verific$equal_66$usbf_rf.v:318$4159 ($eq).
Removed top 2 bits (of 3) from port B of cell usbf_top.$auto$fsm_map.cc:77:implement_pattern_cache$9255 ($eq).
Removed top 3 bits (of 14) from mux cell usbf_top.$flatten\u1.\u3.$verific$mux_382$usbf_pe.v:654$3512 ($mux).
Removed top 1 bits (of 5) from wire usbf_top.$auto$fsm_map.cc:238:map_fsm$9228.
Removed top 1 bits (of 7) from wire usbf_top.$auto$fsm_map.cc:238:map_fsm$9314.
Removed top 2 bits (of 17) from wire usbf_top.$flatten\u1.\u2.$verific$n169$1958.
Removed top 4 bits (of 15) from wire usbf_top.$flatten\u1.\u3.$verific$n1006$3219.
Removed top 1 bits (of 2) from wire usbf_top.$flatten\u1.\u3.$verific$n185$3161.
Removed top 1 bits (of 2) from wire usbf_top.$flatten\u1.\u3.$verific$n403$3199.
Removed top 3 bits (of 14) from wire usbf_top.$flatten\u1.\u3.$verific$n707$3205.
Removed top 3 bits (of 14) from wire usbf_top.$flatten\u1.\u3.$verific$n722$3206.
Removed top 12 bits (of 16) from wire usbf_top.$flatten\u4.$verific$n6984$4151.
Removed top 4 bits (of 13) from wire usbf_top.$flatten\u4.\u0.$verific$n345$8239.
Removed top 4 bits (of 13) from wire usbf_top.$flatten\u4.\u1.$verific$n345$8239.
Removed top 4 bits (of 13) from wire usbf_top.$flatten\u4.\u2.$verific$n345$8239.
Removed top 4 bits (of 13) from wire usbf_top.$flatten\u4.\u3.$verific$n345$8239.

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 68 unused cells and 116 unused wires.
<suppressed ~69 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module usbf_top:
  creating $macc model for $flatten\u0.\u0.$verific$add_107$usbf_utmi_ls.v:320$8891 ($add).
  creating $macc model for $flatten\u0.\u0.$verific$add_127$usbf_utmi_ls.v:332$8907 ($add).
  creating $macc model for $flatten\u0.\u0.$verific$add_167$usbf_utmi_ls.v:358$8935 ($add).
  creating $macc model for $flatten\u0.\u0.$verific$add_178$usbf_utmi_ls.v:367$8942 ($add).
  creating $macc model for $flatten\u0.\u0.$verific$add_193$usbf_utmi_ls.v:376$8954 ($add).
  creating $macc model for $flatten\u0.\u0.$verific$add_230$usbf_utmi_ls.v:399$8978 ($add).
  creating $macc model for $flatten\u1.$verific$add_47$usbf_pl.v:299$1344 ($add).
  creating $macc model for $flatten\u1.$verific$add_58$usbf_pl.v:308$1352 ($add).
  creating $macc model for $flatten\u1.$verific$add_69$usbf_pl.v:321$1360 ($add).
  creating $macc model for $flatten\u1.\u2.$verific$add_44$usbf_idma.v:289$2057 ($add).
  creating $macc model for $flatten\u1.\u2.$verific$add_51$usbf_idma.v:296$2065 ($add).
  creating $macc model for $flatten\u1.\u2.$verific$add_64$usbf_idma.v:310$2073 ($add).
  creating $macc model for $flatten\u1.\u2.$verific$add_98$usbf_idma.v:346$2100 ($add).
  creating $macc model for $flatten\u1.\u2.$verific$sub_78$usbf_idma.v:326$2084 ($sub).
  creating $macc model for $flatten\u1.\u3.$verific$add_399$usbf_pe.v:670$3525 ($add).
  creating $macc model for $flatten\u1.\u3.$verific$add_428$usbf_pe.v:701$3549 ($add).
  creating $macc model for $flatten\u1.\u3.$verific$add_514$usbf_pe.v:751$3581 ($add).
  creating $macc model for $flatten\u1.\u3.$verific$add_527$usbf_pe.v:768$3591 ($add).
  creating $macc model for $flatten\u1.\u3.$verific$sub_387$usbf_pe.v:657$3516 ($sub).
  creating $macc model for $flatten\u4.\u0.$verific$add_180$usbf_ep_rf.v:397$8431 ($add).
  creating $macc model for $flatten\u4.\u0.$verific$add_201$usbf_ep_rf.v:419$8447 ($add).
  creating $macc model for $flatten\u4.\u0.$verific$sub_175$usbf_ep_rf.v:394$8426 ($sub).
  creating $macc model for $flatten\u4.\u0.$verific$sub_206$usbf_ep_rf.v:422$8449 ($sub).
  creating $macc model for $flatten\u4.\u0.$verific$sub_219$usbf_ep_rf.v:433$8460 ($sub).
  creating $macc model for $flatten\u4.\u0.$verific$sub_236$usbf_ep_rf.v:449$8475 ($sub).
  creating $macc model for $flatten\u4.\u1.$verific$add_180$usbf_ep_rf.v:397$8431 ($add).
  creating $macc model for $flatten\u4.\u1.$verific$add_201$usbf_ep_rf.v:419$8447 ($add).
  creating $macc model for $flatten\u4.\u1.$verific$sub_175$usbf_ep_rf.v:394$8426 ($sub).
  creating $macc model for $flatten\u4.\u1.$verific$sub_206$usbf_ep_rf.v:422$8449 ($sub).
  creating $macc model for $flatten\u4.\u1.$verific$sub_219$usbf_ep_rf.v:433$8460 ($sub).
  creating $macc model for $flatten\u4.\u1.$verific$sub_236$usbf_ep_rf.v:449$8475 ($sub).
  creating $macc model for $flatten\u4.\u2.$verific$add_180$usbf_ep_rf.v:397$8431 ($add).
  creating $macc model for $flatten\u4.\u2.$verific$add_201$usbf_ep_rf.v:419$8447 ($add).
  creating $macc model for $flatten\u4.\u2.$verific$sub_175$usbf_ep_rf.v:394$8426 ($sub).
  creating $macc model for $flatten\u4.\u2.$verific$sub_206$usbf_ep_rf.v:422$8449 ($sub).
  creating $macc model for $flatten\u4.\u2.$verific$sub_219$usbf_ep_rf.v:433$8460 ($sub).
  creating $macc model for $flatten\u4.\u2.$verific$sub_236$usbf_ep_rf.v:449$8475 ($sub).
  creating $macc model for $flatten\u4.\u3.$verific$add_180$usbf_ep_rf.v:397$8431 ($add).
  creating $macc model for $flatten\u4.\u3.$verific$add_201$usbf_ep_rf.v:419$8447 ($add).
  creating $macc model for $flatten\u4.\u3.$verific$sub_175$usbf_ep_rf.v:394$8426 ($sub).
  creating $macc model for $flatten\u4.\u3.$verific$sub_206$usbf_ep_rf.v:422$8449 ($sub).
  creating $macc model for $flatten\u4.\u3.$verific$sub_219$usbf_ep_rf.v:433$8460 ($sub).
  creating $macc model for $flatten\u4.\u3.$verific$sub_236$usbf_ep_rf.v:449$8475 ($sub).
  creating $alu model for $macc $flatten\u4.\u3.$verific$sub_236$usbf_ep_rf.v:449$8475.
  creating $alu model for $macc $flatten\u4.\u3.$verific$sub_219$usbf_ep_rf.v:433$8460.
  creating $alu model for $macc $flatten\u4.\u3.$verific$sub_206$usbf_ep_rf.v:422$8449.
  creating $alu model for $macc $flatten\u4.\u3.$verific$sub_175$usbf_ep_rf.v:394$8426.
  creating $alu model for $macc $flatten\u4.\u3.$verific$add_201$usbf_ep_rf.v:419$8447.
  creating $alu model for $macc $flatten\u4.\u3.$verific$add_180$usbf_ep_rf.v:397$8431.
  creating $alu model for $macc $flatten\u4.\u2.$verific$sub_236$usbf_ep_rf.v:449$8475.
  creating $alu model for $macc $flatten\u4.\u2.$verific$sub_219$usbf_ep_rf.v:433$8460.
  creating $alu model for $macc $flatten\u4.\u2.$verific$sub_206$usbf_ep_rf.v:422$8449.
  creating $alu model for $macc $flatten\u4.\u2.$verific$sub_175$usbf_ep_rf.v:394$8426.
  creating $alu model for $macc $flatten\u4.\u2.$verific$add_201$usbf_ep_rf.v:419$8447.
  creating $alu model for $macc $flatten\u4.\u2.$verific$add_180$usbf_ep_rf.v:397$8431.
  creating $alu model for $macc $flatten\u4.\u1.$verific$sub_236$usbf_ep_rf.v:449$8475.
  creating $alu model for $macc $flatten\u4.\u1.$verific$sub_219$usbf_ep_rf.v:433$8460.
  creating $alu model for $macc $flatten\u4.\u1.$verific$sub_206$usbf_ep_rf.v:422$8449.
  creating $alu model for $macc $flatten\u4.\u1.$verific$sub_175$usbf_ep_rf.v:394$8426.
  creating $alu model for $macc $flatten\u4.\u1.$verific$add_201$usbf_ep_rf.v:419$8447.
  creating $alu model for $macc $flatten\u4.\u1.$verific$add_180$usbf_ep_rf.v:397$8431.
  creating $alu model for $macc $flatten\u4.\u0.$verific$sub_236$usbf_ep_rf.v:449$8475.
  creating $alu model for $macc $flatten\u4.\u0.$verific$sub_219$usbf_ep_rf.v:433$8460.
  creating $alu model for $macc $flatten\u4.\u0.$verific$sub_206$usbf_ep_rf.v:422$8449.
  creating $alu model for $macc $flatten\u4.\u0.$verific$sub_175$usbf_ep_rf.v:394$8426.
  creating $alu model for $macc $flatten\u4.\u0.$verific$add_201$usbf_ep_rf.v:419$8447.
  creating $alu model for $macc $flatten\u4.\u0.$verific$add_180$usbf_ep_rf.v:397$8431.
  creating $alu model for $macc $flatten\u1.\u3.$verific$sub_387$usbf_pe.v:657$3516.
  creating $alu model for $macc $flatten\u1.\u3.$verific$add_527$usbf_pe.v:768$3591.
  creating $alu model for $macc $flatten\u1.\u3.$verific$add_514$usbf_pe.v:751$3581.
  creating $alu model for $macc $flatten\u1.\u3.$verific$add_428$usbf_pe.v:701$3549.
  creating $alu model for $macc $flatten\u1.\u3.$verific$add_399$usbf_pe.v:670$3525.
  creating $alu model for $macc $flatten\u1.\u2.$verific$sub_78$usbf_idma.v:326$2084.
  creating $alu model for $macc $flatten\u1.\u2.$verific$add_98$usbf_idma.v:346$2100.
  creating $alu model for $macc $flatten\u1.\u2.$verific$add_64$usbf_idma.v:310$2073.
  creating $alu model for $macc $flatten\u1.\u2.$verific$add_51$usbf_idma.v:296$2065.
  creating $alu model for $macc $flatten\u1.\u2.$verific$add_44$usbf_idma.v:289$2057.
  creating $alu model for $macc $flatten\u1.$verific$add_69$usbf_pl.v:321$1360.
  creating $alu model for $macc $flatten\u1.$verific$add_58$usbf_pl.v:308$1352.
  creating $alu model for $macc $flatten\u1.$verific$add_47$usbf_pl.v:299$1344.
  creating $alu model for $macc $flatten\u0.\u0.$verific$add_230$usbf_utmi_ls.v:399$8978.
  creating $alu model for $macc $flatten\u0.\u0.$verific$add_193$usbf_utmi_ls.v:376$8954.
  creating $alu model for $macc $flatten\u0.\u0.$verific$add_178$usbf_utmi_ls.v:367$8942.
  creating $alu model for $macc $flatten\u0.\u0.$verific$add_167$usbf_utmi_ls.v:358$8935.
  creating $alu model for $macc $flatten\u0.\u0.$verific$add_127$usbf_utmi_ls.v:332$8907.
  creating $alu model for $macc $flatten\u0.\u0.$verific$add_107$usbf_utmi_ls.v:320$8891.
  creating $alu model for $flatten\u0.\u0.$verific$LessThan_136$usbf_utmi_ls.v:338$8914 ($lt): new $alu
  creating $alu model for $flatten\u0.\u0.$verific$LessThan_142$usbf_utmi_ls.v:341$8918 ($lt): new $alu
  creating $alu model for $flatten\u0.\u0.$verific$LessThan_148$usbf_utmi_ls.v:344$8922 ($lt): merged with $flatten\u0.\u0.$verific$LessThan_142$usbf_utmi_ls.v:341$8918.
  creating $alu model for $flatten\u0.\u0.$verific$LessThan_160$usbf_utmi_ls.v:350$8930 ($lt): new $alu
  creating $alu model for $flatten\u0.\u0.$verific$LessThan_200$usbf_utmi_ls.v:379$8960 ($lt): new $alu
  creating $alu model for $flatten\u0.\u0.$verific$LessThan_206$usbf_utmi_ls.v:382$8964 ($lt): new $alu
  creating $alu model for $flatten\u0.\u0.$verific$LessThan_212$usbf_utmi_ls.v:385$8968 ($lt): new $alu
  creating $alu model for $flatten\u1.\u3.$verific$LessThan_333$usbf_pe.v:611$3471 ($lt): new $alu
  creating $alu model for $flatten\u1.\u3.$verific$LessThan_339$usbf_pe.v:622$3476 ($lt): new $alu
  creating $alu model for $flatten\u1.\u3.$verific$LessThan_358$usbf_pe.v:638$3492 ($lt): new $alu
  creating $alu model for $flatten\u1.\u3.$verific$LessThan_362$usbf_pe.v:641$3495 ($lt): new $alu
  creating $alu model for $flatten\u1.\u3.$verific$LessThan_402$usbf_pe.v:674$3527 ($lt): new $alu
  creating $alu model for $flatten\u1.\u3.$verific$LessThan_418$usbf_pe.v:691$3540 ($lt): new $alu
  creating $alu model for $flatten\u1.\u3.$verific$LessThan_424$usbf_pe.v:694$3545 ($lt): merged with $flatten\u1.\u3.$verific$LessThan_418$usbf_pe.v:691$3540.
  creating $alu model for $flatten\u4.\u0.$verific$LessThan_213$usbf_ep_rf.v:427$8455 ($le): new $alu
  creating $alu model for $flatten\u4.\u0.$verific$LessThan_223$usbf_ep_rf.v:436$8463 ($le): new $alu
  creating $alu model for $flatten\u4.\u0.$verific$LessThan_232$usbf_ep_rf.v:445$8472 ($lt): new $alu
  creating $alu model for $flatten\u4.\u0.$verific$LessThan_240$usbf_ep_rf.v:454$8478 ($lt): new $alu
  creating $alu model for $flatten\u4.\u1.$verific$LessThan_213$usbf_ep_rf.v:427$8455 ($le): new $alu
  creating $alu model for $flatten\u4.\u1.$verific$LessThan_223$usbf_ep_rf.v:436$8463 ($le): new $alu
  creating $alu model for $flatten\u4.\u1.$verific$LessThan_232$usbf_ep_rf.v:445$8472 ($lt): new $alu
  creating $alu model for $flatten\u4.\u1.$verific$LessThan_240$usbf_ep_rf.v:454$8478 ($lt): new $alu
  creating $alu model for $flatten\u4.\u2.$verific$LessThan_213$usbf_ep_rf.v:427$8455 ($le): new $alu
  creating $alu model for $flatten\u4.\u2.$verific$LessThan_223$usbf_ep_rf.v:436$8463 ($le): new $alu
  creating $alu model for $flatten\u4.\u2.$verific$LessThan_232$usbf_ep_rf.v:445$8472 ($lt): new $alu
  creating $alu model for $flatten\u4.\u2.$verific$LessThan_240$usbf_ep_rf.v:454$8478 ($lt): new $alu
  creating $alu model for $flatten\u4.\u3.$verific$LessThan_213$usbf_ep_rf.v:427$8455 ($le): new $alu
  creating $alu model for $flatten\u4.\u3.$verific$LessThan_223$usbf_ep_rf.v:436$8463 ($le): new $alu
  creating $alu model for $flatten\u4.\u3.$verific$LessThan_232$usbf_ep_rf.v:445$8472 ($lt): new $alu
  creating $alu model for $flatten\u4.\u3.$verific$LessThan_240$usbf_ep_rf.v:454$8478 ($lt): new $alu
  creating $alu model for $flatten\u1.\u3.$verific$not_equal_409$usbf_pe.v:679$3533 ($ne): merged with $flatten\u1.\u3.$verific$LessThan_418$usbf_pe.v:691$3540.
  creating $alu cell for $flatten\u4.\u3.$verific$LessThan_240$usbf_ep_rf.v:454$8478: $auto$alumacc.cc:485:replace_alu$10449
  creating $alu cell for $flatten\u4.\u3.$verific$LessThan_232$usbf_ep_rf.v:445$8472: $auto$alumacc.cc:485:replace_alu$10454
  creating $alu cell for $flatten\u4.\u3.$verific$LessThan_223$usbf_ep_rf.v:436$8463: $auto$alumacc.cc:485:replace_alu$10465
  creating $alu cell for $flatten\u4.\u3.$verific$LessThan_213$usbf_ep_rf.v:427$8455: $auto$alumacc.cc:485:replace_alu$10474
  creating $alu cell for $flatten\u4.\u2.$verific$LessThan_240$usbf_ep_rf.v:454$8478: $auto$alumacc.cc:485:replace_alu$10483
  creating $alu cell for $flatten\u4.\u2.$verific$LessThan_232$usbf_ep_rf.v:445$8472: $auto$alumacc.cc:485:replace_alu$10494
  creating $alu cell for $flatten\u4.\u2.$verific$LessThan_223$usbf_ep_rf.v:436$8463: $auto$alumacc.cc:485:replace_alu$10505
  creating $alu cell for $flatten\u4.\u2.$verific$LessThan_213$usbf_ep_rf.v:427$8455: $auto$alumacc.cc:485:replace_alu$10514
  creating $alu cell for $flatten\u4.\u1.$verific$LessThan_240$usbf_ep_rf.v:454$8478: $auto$alumacc.cc:485:replace_alu$10523
  creating $alu cell for $flatten\u4.\u1.$verific$LessThan_232$usbf_ep_rf.v:445$8472: $auto$alumacc.cc:485:replace_alu$10528
  creating $alu cell for $flatten\u4.\u1.$verific$LessThan_223$usbf_ep_rf.v:436$8463: $auto$alumacc.cc:485:replace_alu$10533
  creating $alu cell for $flatten\u4.\u1.$verific$LessThan_213$usbf_ep_rf.v:427$8455: $auto$alumacc.cc:485:replace_alu$10542
  creating $alu cell for $flatten\u4.\u0.$verific$LessThan_240$usbf_ep_rf.v:454$8478: $auto$alumacc.cc:485:replace_alu$10551
  creating $alu cell for $flatten\u4.\u0.$verific$LessThan_232$usbf_ep_rf.v:445$8472: $auto$alumacc.cc:485:replace_alu$10562
  creating $alu cell for $flatten\u4.\u0.$verific$LessThan_223$usbf_ep_rf.v:436$8463: $auto$alumacc.cc:485:replace_alu$10573
  creating $alu cell for $flatten\u4.\u0.$verific$LessThan_213$usbf_ep_rf.v:427$8455: $auto$alumacc.cc:485:replace_alu$10582
  creating $alu cell for $flatten\u1.\u3.$verific$LessThan_418$usbf_pe.v:691$3540, $flatten\u1.\u3.$verific$LessThan_424$usbf_pe.v:694$3545, $flatten\u1.\u3.$verific$not_equal_409$usbf_pe.v:679$3533: $auto$alumacc.cc:485:replace_alu$10591
  creating $alu cell for $flatten\u1.\u3.$verific$LessThan_402$usbf_pe.v:674$3527: $auto$alumacc.cc:485:replace_alu$10604
  creating $alu cell for $flatten\u1.\u3.$verific$LessThan_362$usbf_pe.v:641$3495: $auto$alumacc.cc:485:replace_alu$10615
  creating $alu cell for $flatten\u1.\u3.$verific$LessThan_358$usbf_pe.v:638$3492: $auto$alumacc.cc:485:replace_alu$10626
  creating $alu cell for $flatten\u1.\u3.$verific$LessThan_339$usbf_pe.v:622$3476: $auto$alumacc.cc:485:replace_alu$10637
  creating $alu cell for $flatten\u1.\u3.$verific$LessThan_333$usbf_pe.v:611$3471: $auto$alumacc.cc:485:replace_alu$10648
  creating $alu cell for $flatten\u0.\u0.$verific$LessThan_212$usbf_utmi_ls.v:385$8968: $auto$alumacc.cc:485:replace_alu$10659
  creating $alu cell for $flatten\u0.\u0.$verific$LessThan_206$usbf_utmi_ls.v:382$8964: $auto$alumacc.cc:485:replace_alu$10664
  creating $alu cell for $flatten\u0.\u0.$verific$LessThan_200$usbf_utmi_ls.v:379$8960: $auto$alumacc.cc:485:replace_alu$10669
  creating $alu cell for $flatten\u0.\u0.$verific$LessThan_160$usbf_utmi_ls.v:350$8930: $auto$alumacc.cc:485:replace_alu$10674
  creating $alu cell for $flatten\u0.\u0.$verific$LessThan_142$usbf_utmi_ls.v:341$8918, $flatten\u0.\u0.$verific$LessThan_148$usbf_utmi_ls.v:344$8922: $auto$alumacc.cc:485:replace_alu$10679
  creating $alu cell for $flatten\u0.\u0.$verific$LessThan_136$usbf_utmi_ls.v:338$8914: $auto$alumacc.cc:485:replace_alu$10690
  creating $alu cell for $flatten\u0.\u0.$verific$add_107$usbf_utmi_ls.v:320$8891: $auto$alumacc.cc:485:replace_alu$10695
  creating $alu cell for $flatten\u0.\u0.$verific$add_127$usbf_utmi_ls.v:332$8907: $auto$alumacc.cc:485:replace_alu$10698
  creating $alu cell for $flatten\u0.\u0.$verific$add_167$usbf_utmi_ls.v:358$8935: $auto$alumacc.cc:485:replace_alu$10701
  creating $alu cell for $flatten\u0.\u0.$verific$add_178$usbf_utmi_ls.v:367$8942: $auto$alumacc.cc:485:replace_alu$10704
  creating $alu cell for $flatten\u0.\u0.$verific$add_193$usbf_utmi_ls.v:376$8954: $auto$alumacc.cc:485:replace_alu$10707
  creating $alu cell for $flatten\u0.\u0.$verific$add_230$usbf_utmi_ls.v:399$8978: $auto$alumacc.cc:485:replace_alu$10710
  creating $alu cell for $flatten\u1.$verific$add_47$usbf_pl.v:299$1344: $auto$alumacc.cc:485:replace_alu$10713
  creating $alu cell for $flatten\u1.$verific$add_58$usbf_pl.v:308$1352: $auto$alumacc.cc:485:replace_alu$10716
  creating $alu cell for $flatten\u1.$verific$add_69$usbf_pl.v:321$1360: $auto$alumacc.cc:485:replace_alu$10719
  creating $alu cell for $flatten\u1.\u2.$verific$add_44$usbf_idma.v:289$2057: $auto$alumacc.cc:485:replace_alu$10722
  creating $alu cell for $flatten\u1.\u2.$verific$add_51$usbf_idma.v:296$2065: $auto$alumacc.cc:485:replace_alu$10725
  creating $alu cell for $flatten\u1.\u2.$verific$add_64$usbf_idma.v:310$2073: $auto$alumacc.cc:485:replace_alu$10728
  creating $alu cell for $flatten\u1.\u2.$verific$add_98$usbf_idma.v:346$2100: $auto$alumacc.cc:485:replace_alu$10731
  creating $alu cell for $flatten\u1.\u2.$verific$sub_78$usbf_idma.v:326$2084: $auto$alumacc.cc:485:replace_alu$10734
  creating $alu cell for $flatten\u1.\u3.$verific$add_399$usbf_pe.v:670$3525: $auto$alumacc.cc:485:replace_alu$10737
  creating $alu cell for $flatten\u1.\u3.$verific$add_428$usbf_pe.v:701$3549: $auto$alumacc.cc:485:replace_alu$10740
  creating $alu cell for $flatten\u1.\u3.$verific$add_514$usbf_pe.v:751$3581: $auto$alumacc.cc:485:replace_alu$10743
  creating $alu cell for $flatten\u1.\u3.$verific$add_527$usbf_pe.v:768$3591: $auto$alumacc.cc:485:replace_alu$10746
  creating $alu cell for $flatten\u1.\u3.$verific$sub_387$usbf_pe.v:657$3516: $auto$alumacc.cc:485:replace_alu$10749
  creating $alu cell for $flatten\u4.\u0.$verific$add_180$usbf_ep_rf.v:397$8431: $auto$alumacc.cc:485:replace_alu$10752
  creating $alu cell for $flatten\u4.\u0.$verific$add_201$usbf_ep_rf.v:419$8447: $auto$alumacc.cc:485:replace_alu$10755
  creating $alu cell for $flatten\u4.\u0.$verific$sub_175$usbf_ep_rf.v:394$8426: $auto$alumacc.cc:485:replace_alu$10758
  creating $alu cell for $flatten\u4.\u0.$verific$sub_206$usbf_ep_rf.v:422$8449: $auto$alumacc.cc:485:replace_alu$10761
  creating $alu cell for $flatten\u4.\u0.$verific$sub_219$usbf_ep_rf.v:433$8460: $auto$alumacc.cc:485:replace_alu$10764
  creating $alu cell for $flatten\u4.\u0.$verific$sub_236$usbf_ep_rf.v:449$8475: $auto$alumacc.cc:485:replace_alu$10767
  creating $alu cell for $flatten\u4.\u1.$verific$add_180$usbf_ep_rf.v:397$8431: $auto$alumacc.cc:485:replace_alu$10770
  creating $alu cell for $flatten\u4.\u1.$verific$add_201$usbf_ep_rf.v:419$8447: $auto$alumacc.cc:485:replace_alu$10773
  creating $alu cell for $flatten\u4.\u1.$verific$sub_175$usbf_ep_rf.v:394$8426: $auto$alumacc.cc:485:replace_alu$10776
  creating $alu cell for $flatten\u4.\u1.$verific$sub_206$usbf_ep_rf.v:422$8449: $auto$alumacc.cc:485:replace_alu$10779
  creating $alu cell for $flatten\u4.\u1.$verific$sub_219$usbf_ep_rf.v:433$8460: $auto$alumacc.cc:485:replace_alu$10782
  creating $alu cell for $flatten\u4.\u1.$verific$sub_236$usbf_ep_rf.v:449$8475: $auto$alumacc.cc:485:replace_alu$10785
  creating $alu cell for $flatten\u4.\u2.$verific$add_180$usbf_ep_rf.v:397$8431: $auto$alumacc.cc:485:replace_alu$10788
  creating $alu cell for $flatten\u4.\u2.$verific$add_201$usbf_ep_rf.v:419$8447: $auto$alumacc.cc:485:replace_alu$10791
  creating $alu cell for $flatten\u4.\u2.$verific$sub_175$usbf_ep_rf.v:394$8426: $auto$alumacc.cc:485:replace_alu$10794
  creating $alu cell for $flatten\u4.\u2.$verific$sub_206$usbf_ep_rf.v:422$8449: $auto$alumacc.cc:485:replace_alu$10797
  creating $alu cell for $flatten\u4.\u2.$verific$sub_219$usbf_ep_rf.v:433$8460: $auto$alumacc.cc:485:replace_alu$10800
  creating $alu cell for $flatten\u4.\u2.$verific$sub_236$usbf_ep_rf.v:449$8475: $auto$alumacc.cc:485:replace_alu$10803
  creating $alu cell for $flatten\u4.\u3.$verific$add_180$usbf_ep_rf.v:397$8431: $auto$alumacc.cc:485:replace_alu$10806
  creating $alu cell for $flatten\u4.\u3.$verific$add_201$usbf_ep_rf.v:419$8447: $auto$alumacc.cc:485:replace_alu$10809
  creating $alu cell for $flatten\u4.\u3.$verific$sub_175$usbf_ep_rf.v:394$8426: $auto$alumacc.cc:485:replace_alu$10812
  creating $alu cell for $flatten\u4.\u3.$verific$sub_206$usbf_ep_rf.v:422$8449: $auto$alumacc.cc:485:replace_alu$10815
  creating $alu cell for $flatten\u4.\u3.$verific$sub_219$usbf_ep_rf.v:433$8460: $auto$alumacc.cc:485:replace_alu$10818
  creating $alu cell for $flatten\u4.\u3.$verific$sub_236$usbf_ep_rf.v:449$8475: $auto$alumacc.cc:485:replace_alu$10821
  created 71 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~6 debug messages>

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~139 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$10357: { $flatten\u1.\u3.$verific$n436$2961 $flatten\u1.\u3.$verific$n311$2952 $flatten\u1.\u3.$verific$n310$2951 $flatten\u1.\u3.$verific$n306$2950 $flatten\u1.\u3.$verific$n296$2946 $flatten\u1.\u3.$verific$n293$2945 $flatten\u1.\u3.$verific$n286$2942 $flatten\u1.\u3.$verific$n275$2935 $flatten\u1.\u3.$verific$n274$2934 $flatten\u1.\u3.$verific$n268$2932 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$10175: { $auto$rtlil.cc:2398:Or$10148 $auto$rtlil.cc:2398:Or$10140 $flatten\u0.\u0.$verific$n1023$8734 $flatten\u0.\u0.$verific$n1022$8733 $flatten\u0.\u0.$verific$n1019$8730 $flatten\u0.\u0.$verific$n1018$8729 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$10015: { $auto$fsm_map.cc:118:implement_pattern_cache$9317 $auto$fsm_map.cc:118:implement_pattern_cache$9321 $auto$fsm_map.cc:118:implement_pattern_cache$9327 $auto$fsm_map.cc:118:implement_pattern_cache$9331 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$10329: { $flatten\u1.\u3.$verific$n311$2952 $flatten\u1.\u3.$verific$n302$2949 $flatten\u1.\u3.$verific$n299$2948 $flatten\u1.\u3.$verific$n290$2944 $flatten\u1.\u3.$verific$n288$2943 $flatten\u1.\u3.$verific$n286$2942 $flatten\u1.\u3.$verific$n284$2940 $flatten\u1.\u3.$verific$n274$2934 $flatten\u1.\u3.$verific$n268$2932 }
  Optimizing cells in module \usbf_top.
Performed a total of 4 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\u5.$verific$wb_ack_s1_reg$usbf_wb.v:174$9137 ($dff) from module usbf_top (D = $auto$rtlil.cc:2464:Mux$10418, Q = \u5.wb_ack_s1, rval = 1'1).
Setting constant 0-bit at position 4 on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($dff) from module usbf_top.
Setting constant 0-bit at position 5 on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($dff) from module usbf_top.
Setting constant 0-bit at position 6 on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($dff) from module usbf_top.
Setting constant 0-bit at position 7 on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($dff) from module usbf_top.
Setting constant 0-bit at position 8 on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($dff) from module usbf_top.
Setting constant 0-bit at position 9 on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($dff) from module usbf_top.
Setting constant 0-bit at position 10 on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($dff) from module usbf_top.
Setting constant 0-bit at position 11 on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($dff) from module usbf_top.
Setting constant 0-bit at position 12 on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($dff) from module usbf_top.
Setting constant 0-bit at position 13 on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($dff) from module usbf_top.
Setting constant 0-bit at position 14 on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($dff) from module usbf_top.
Setting constant 0-bit at position 15 on $flatten\u4.$verific$int_srca_reg$usbf_rf.v:781$4517 ($dff) from module usbf_top.

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 6 unused cells and 45 unused wires.
<suppressed ~9 debug messages>

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~140 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== usbf_top ===

   Number of wires:               3060
   Number of wire bits:          16355
   Number of public wires:        1532
   Number of public wire bits:   10166
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1976
     $alu                           71
     $and                          337
     $bmux                           9
     $dff                          185
     $dffe                          19
     $eq                           138
     $logic_not                     14
     $mux                          362
     $ne                            38
     $not                          159
     $or                           187
     $reduce_and                    58
     $reduce_bool                   45
     $reduce_or                     79
     $sdff                          18
     $sdffe                        137
     $xor                          120


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_dff

3.21.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.21.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..

yosys> memory_share

3.21.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..

yosys> memory_collect

3.21.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== usbf_top ===

   Number of wires:               3060
   Number of wire bits:          16355
   Number of public wires:        1532
   Number of public wire bits:   10166
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1976
     $alu                           71
     $and                          337
     $bmux                           9
     $dff                          185
     $dffe                          19
     $eq                           138
     $logic_not                     14
     $mux                          362
     $ne                            38
     $not                          159
     $or                           187
     $reduce_and                    58
     $reduce_bool                   45
     $reduce_or                     79
     $sdff                          18
     $sdffe                        137
     $xor                          120


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..

yosys> stat

3.24. Printing statistics.

=== usbf_top ===

   Number of wires:               3060
   Number of wire bits:          16355
   Number of public wires:        1532
   Number of public wire bits:   10166
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1976
     $alu                           71
     $and                          337
     $bmux                           9
     $dff                          185
     $dffe                          19
     $eq                           138
     $logic_not                     14
     $mux                          362
     $ne                            38
     $not                          159
     $or                           187
     $reduce_and                    58
     $reduce_bool                   45
     $reduce_or                     79
     $sdff                          18
     $sdffe                        137
     $xor                          120


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $and.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$b9513f2555ba02118b069422fea717af39120cf7\_90_alu for cells of type $alu.
Using template $paramod$150d098cb9cca1819459bc5073194c8c53d2862d\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$3b7577489eb4433b1d5620cab7f3794743dee5ea\_90_alu for cells of type $alu.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_90_alu for cells of type $alu.
Using template $paramod$2b7d033a8bf6b47b9d47acee9aa242dd67f0faa1\_80_rs_alu for cells of type $alu.
Using template $paramod$1ed7ec530b1ba361931392f2f8504f82ccdfecaa\_90_alu for cells of type $alu.
Using template $paramod$a950948e19702336540a1f557d0a91306bdb9188\_90_alu for cells of type $alu.
Using template $paramod$c93eefb5f7b0a41b5371d406c0809036d6addd5a\_80_rs_alu for cells of type $alu.
Using template $paramod$d2425c1e2390c030527ef542263190d72142e8f4\_80_rs_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$11d18e87a1178b4861053f674051320925017788\_80_rs_alu for cells of type $alu.
Using template $paramod$4158bbade905ec5a48ad52693c29941d04000327\_80_rs_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_90_alu for cells of type $alu.
Using template $paramod$6859e395a23bea1bb45fd344e210e97a234c0280\_80_rs_alu for cells of type $alu.
Using template $paramod$08c213b5ee73bdd800130b9788770ffda98623f6\_80_rs_alu for cells of type $alu.
Using template $paramod$6831557730818fb92b11a295f9eb33ff8fa62af1\_90_alu for cells of type $alu.
Using template $paramod$ef65f5ca875905bb4cb2e7b079483d1c2cdf9c89\_90_alu for cells of type $alu.
Using template $paramod$12fa36f8fb45a68854d63d472fcc8437674667d5\_80_rs_alu for cells of type $alu.
Using template $paramod$00d812b7c0f277440331d36996473eb5e4dddfc8\_80_rs_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
No more expansions possible.
<suppressed ~6325 debug messages>

yosys> stat

3.26. Printing statistics.

=== usbf_top ===

   Number of wires:               6675
   Number of wire bits:          71089
   Number of public wires:        1532
   Number of public wire bits:   10166
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              14650
     $_AND_                       1620
     $_DFFE_PP_                    277
     $_DFF_P_                      507
     $_MUX_                       5505
     $_NOT_                       1109
     $_OR_                        1910
     $_SDFFE_PN0P_                 339
     $_SDFFE_PN1P_                 404
     $_SDFFE_PP0P_                 121
     $_SDFFE_PP1P_                  36
     $_SDFF_PN0_                    10
     $_SDFF_PP0_                    40
     $_SDFF_PP1_                     1
     $_XOR_                       2308
     adder_carry                   463


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~4810 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
<suppressed ~4824 debug messages>
Removed a total of 1608 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$16895 ($_DFF_P_) from module usbf_top (D = $auto$rtlil.cc:2464:Mux$10014 [2], Q = \u5.state [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$10998 ($_DFF_P_) from module usbf_top (D = $auto$rtlil.cc:2464:Mux$9992 [2], Q = \u1.u0.state [2], rval = 1'0).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 382 unused cells and 3102 unused wires.
<suppressed ~388 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~2 debug messages>

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.27.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.27.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..

yosys> opt_expr

3.27.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.27.23. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~820 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
<suppressed ~69 debug messages>
Removed a total of 23 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$12409 ($_DFFE_PP_) from module usbf_top (D = \u1.u1.tx_data_d [7], Q = \u0.DataOut [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$12408 ($_DFFE_PP_) from module usbf_top (D = \u1.u1.tx_data_d [6], Q = \u0.DataOut [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$12407 ($_DFFE_PP_) from module usbf_top (D = \u1.u1.tx_data_data [5], Q = \u0.DataOut [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$12406 ($_DFFE_PP_) from module usbf_top (D = \u1.u1.tx_data_d [4], Q = \u0.DataOut [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$12405 ($_DFFE_PP_) from module usbf_top (D = \u1.u1.tx_data_d [3], Q = \u0.DataOut [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$12404 ($_DFFE_PP_) from module usbf_top (D = \u1.u1.tx_data_d [2], Q = \u0.DataOut [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$12403 ($_DFFE_PP_) from module usbf_top (D = \u1.u1.tx_data_d [1], Q = \u0.DataOut [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$12402 ($_DFFE_PP_) from module usbf_top (D = \u1.u1.tx_data_data [0], Q = \u0.DataOut [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21187 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [31], Q = \u4.dout [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21186 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [30], Q = \u4.dout [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21185 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [29], Q = \u4.dout [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21184 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [28], Q = \u4.dout [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21183 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [27], Q = \u4.dout [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21182 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [26], Q = \u4.dout [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21181 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [25], Q = \u4.dout [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21180 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [24], Q = \u4.dout [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21179 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [23], Q = \u4.dout [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21178 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [22], Q = \u4.dout [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21177 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [21], Q = \u4.dout [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21176 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [20], Q = \u4.dout [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21175 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [19], Q = \u4.dout [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21174 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [18], Q = \u4.dout [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21173 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [17], Q = \u4.dout [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21172 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [16], Q = \u4.dout [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21171 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21701 [47], Q = \u4.dout [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21170 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21701 [46], Q = \u4.dout [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21169 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21701 [45], Q = \u4.dout [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21168 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21701 [44], Q = \u4.dout [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21167 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [11], Q = \u4.dout [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21166 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [10], Q = \u4.dout [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21165 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [9], Q = \u4.dout [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21164 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [8], Q = \u4.dout [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21163 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [7], Q = \u4.dout [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21162 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [6], Q = \u4.dout [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21161 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [5], Q = \u4.dout [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21160 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [4], Q = \u4.dout [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21159 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [3], Q = \u4.dout [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21158 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [2], Q = \u4.dout [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21157 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [1], Q = \u4.dout [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$21156 ($_DFF_P_) from module usbf_top (D = $auto$simplemap.cc:309:simplemap_bmux$21958 [0], Q = \u4.dout [0], rval = 1'0).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 78 unused cells and 154 unused wires.
<suppressed ~79 debug messages>

3.28.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~54 debug messages>

yosys> opt_merge

3.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
<suppressed ~120 debug messages>
Removed a total of 40 cells.

yosys> opt_dff

3.28.8. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 0 unused cells and 40 unused wires.
<suppressed ~1 debug messages>

3.28.10. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$21267 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$18923
        $auto$simplemap.cc:312:simplemap_bmux$19648

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$21299 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$17459
        $auto$simplemap.cc:312:simplemap_bmux$18199


yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~6 debug messages>

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$21748 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$17459
        $auto$simplemap.cc:312:simplemap_bmux$18923


yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~1 debug messages>

3.30.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys> opt_reduce -full

3.30.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_share

3.30.22. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..

yosys> opt_expr -full

3.30.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.30.26. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.31. Executing ABC pass (technology mapping using ABC).

3.31.1. Summary of detected clock domains:
  36 cells in clk=\clk_i, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$28271
  359 cells in clk=\clk_i, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$28189
  17 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9969, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$28173
  46 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9969, arst={ }, srst=!$flatten\u0.$verific$n42$8542
  34 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$28164
  52 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$auto$rtlil.cc:2371:ReduceOr$10016
  6 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9473, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9461
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9669, arst={ }, srst=!\rst_i
  25 cells in clk=\clk_i, en=$flatten\u4.$verific$n286$3819, arst={ }, srst=!\rst_i
  58 cells in clk=\clk_i, en=$flatten\u4.$verific$n342$3822, arst={ }, srst=!\rst_i
  1 cells in clk=\clk_i, en=\u4.crc5_err_r, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9679
  6 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9555, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9534
  5 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9552, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9534
  9 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9580, arst={ }, srst=!\rst_i
  6 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9616, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9607
  5 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9613, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9607
  5 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9628, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9607
  5 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9625, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9607
  5 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9622, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9607
  5 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9619, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9607
  9 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9653, arst={ }, srst=!\rst_i
  2 cells in clk=\clk_i, en=\u4.rx_err_r, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9679
  1 cells in clk=\clk_i, en=\u4.nse_err_r, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9679
  1 cells in clk=\clk_i, en=\u4.pid_cs_err_r, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9679
  7 cells in clk=\phy_clk_pad_i, en=\u0.u0.bit_stuff_on, arst={ }, srst=\u0.u0.bit_stuff_off
  2 cells in clk=\clk_i, en=\u4.attach, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9679
  2 cells in clk=\clk_i, en=\u4.deattach, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9679
  1 cells in clk=\clk_i, en=\u4.suspend_start, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9679
  1 cells in clk=\clk_i, en=\u4.suspend_end, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9679
  2 cells in clk=\clk_i, en=\u4.usb_reset_r, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9679
  491 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9693, arst={ }, srst={ }
  2 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9648, arst={ }, srst=!\rst_i
  3 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9600, arst={ }, srst=!\rst_i
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9636, arst={ }, srst=!\rst_i
  193 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9640, arst={ }, srst=!\u4.u0.csr1 [0]
  9 cells in clk=\phy_clk_pad_i, en=$flatten\u4.\u0.$verific$n1271$8150, arst={ }, srst=!\rst_i
  5 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9610, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9607
  111 cells in clk=\phy_clk_pad_i, en=\u4.u0.we2, arst={ }, srst=!\rst_i
  72 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9659, arst={ }, srst=!\rst_i
  66 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9663, arst={ }, srst=!\rst_i
  23 cells in clk=\phy_clk_pad_i, en=\u4.u0.we1, arst={ }, srst=!\rst_i
  130 cells in clk=\phy_clk_pad_i, en=\u4.u0.we0, arst={ }, srst=!\rst_i
  2 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9575, arst={ }, srst=!\rst_i
  3 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9527, arst={ }, srst=!\rst_i
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9563, arst={ }, srst=!\rst_i
  245 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9567, arst={ }, srst=!\u4.u1.csr1 [0]
  13 cells in clk=\phy_clk_pad_i, en=$flatten\u4.\u1.$verific$n1271$8150, arst={ }, srst=!\rst_i
  5 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9537, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9534
  86 cells in clk=\phy_clk_pad_i, en=\u4.u1.we2, arst={ }, srst=!\rst_i
  102 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9586, arst={ }, srst=!\rst_i
  98 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9590, arst={ }, srst=!\rst_i
  31 cells in clk=\phy_clk_pad_i, en=\u4.u1.we1, arst={ }, srst=!\rst_i
  144 cells in clk=\phy_clk_pad_i, en=\u4.u1.we0, arst={ }, srst=!\rst_i
  4 cells in clk=\clk_i, en=$flatten\u4.$verific$n222$3805, arst={ }, srst={ }
  1 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9540, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9534
  2 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9502, arst={ }, srst=!\rst_i
  3 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9454, arst={ }, srst=!\rst_i
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9490, arst={ }, srst=!\rst_i
  193 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9494, arst={ }, srst=!\u4.u2.csr1 [0]
  13 cells in clk=\phy_clk_pad_i, en=$flatten\u4.\u2.$verific$n1271$8150, arst={ }, srst=!\rst_i
  5 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9464, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9461
  111 cells in clk=\phy_clk_pad_i, en=\u4.u2.we2, arst={ }, srst=!\rst_i
  102 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9513, arst={ }, srst=!\rst_i
  98 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9517, arst={ }, srst=!\rst_i
  33 cells in clk=\phy_clk_pad_i, en=\u4.u2.we1, arst={ }, srst=!\rst_i
  155 cells in clk=\phy_clk_pad_i, en=\u4.u2.we0, arst={ }, srst=!\rst_i
  2 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9429, arst={ }, srst=!\rst_i
  3 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9381, arst={ }, srst=!\rst_i
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9417, arst={ }, srst=!\rst_i
  219 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9421, arst={ }, srst=!\u4.u3.csr1 [0]
  9 cells in clk=\phy_clk_pad_i, en=$flatten\u4.\u3.$verific$n1271$8150, arst={ }, srst=!\rst_i
  6 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9391, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9388
  114 cells in clk=\phy_clk_pad_i, en=\u4.u3.we2, arst={ }, srst=!\rst_i
  70 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9440, arst={ }, srst=!\rst_i
  66 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9444, arst={ }, srst=!\rst_i
  38 cells in clk=\phy_clk_pad_i, en=\u4.u3.we1, arst={ }, srst=!\rst_i
  138 cells in clk=\phy_clk_pad_i, en=\u4.u3.we0, arst={ }, srst=!\rst_i
  1 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9470, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9461
  19 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9819, arst={ }, srst={ }
  19 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9826, arst={ }, srst={ }
  19 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9833, arst={ }, srst={ }
  1 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9394, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9388
  1 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9397, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9388
  1 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9400, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9388
  1 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9403, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9388
  1 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9406, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9388
  1 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9409, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9388
  12 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9434, arst={ }, srst=!\rst_i
  1 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9467, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9461
  31 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=\u0.rx_active
  1 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9549, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9534
  33 cells in clk=\phy_clk_pad_i, en=\u1.clr_sof_time, arst={ }, srst=!\rst_i
  15 cells in clk=\phy_clk_pad_i, en=\u1.frame_no_same, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9892
  43 cells in clk=\phy_clk_pad_i, en=\u1.hms_clk, arst={ }, srst=\u1.clr_sof_time
  15 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$flatten\u0.\u0.$verific$n120$8654
  1 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9476, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9461
  114 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9730, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9717
  4 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=\u1.u3.out_to_small_r
  31 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=\u1.u3.rx_ack_to_clr
  15 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9802
  10 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$auto$simplemap.cc:257:simplemap_eqne$16017
  5 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9754
  11 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9734, arst={ }, srst=!\rst_i
  9 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9739, arst={ }, srst=!\rst_i
  1 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9479, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9461
  1 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9482, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9461
  1 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9546, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9534
  79 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9781, arst={ }, srst=!\rst_i
  10 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9795, arst={ }, srst=!\rst_i
  49 cells in clk=\phy_clk_pad_i, en=\u1.u2.fill_buf0, arst={ }, srst={ }
  16 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$auto$rtlil.cc:2547:NotGate$27403
  64 cells in clk=\phy_clk_pad_i, en=\u1.u2.word_done, arst={ }, srst={ }
  10 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9812, arst={ }, srst={ }
  93 cells in clk=\phy_clk_pad_i, en=\u1.u2.rx_data_valid_r, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9786
  111 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9791, arst={ }, srst=!\rst_i
  14 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9862
  48 cells in clk=\phy_clk_pad_i, en=\u1.u2.fill_buf1, arst={ }, srst={ }
  7 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9507, arst={ }, srst=!\rst_i
  46 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9853, arst={ }, srst=!\rst_i
  93 cells in clk=\phy_clk_pad_i, en=\u1.u1.crc16_add, arst={ }, srst=\u1.u1.crc16_clr
  1 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9866, arst={ }, srst=!\rst_i
  4 cells in clk=\phy_clk_pad_i, en=\u1.u1.crc16_clr, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9840
  21 cells in clk=\phy_clk_pad_i, en=\u1.u0.token_le_2, arst={ }, srst={ }
  75 cells in clk=\phy_clk_pad_i, en=\u1.u0.data_valid_d, arst={ }, srst=\u1.u0.crc16_clr
  19 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9898
  3 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9874, arst={ }, srst=!\rst_i
  2 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:194:make_patterns_logic$9878, arst={ }, srst=!\rst_i
  27 cells in clk=\phy_clk_pad_i, en=\u1.u0.token_le_1, arst={ }, srst={ }
  24 cells in clk=\phy_clk_pad_i, en=\u1.u0.data_valid_d, arst={ }, srst={ }
  27 cells in clk=\phy_clk_pad_i, en=\u1.u0.pid_ld_en, arst={ }, srst=!\rst_i
  9 cells in clk=\clk_i, en={ }, arst={ }, srst=!$auto$simplemap.cc:257:simplemap_eqne$16859
  154 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9938, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9909
  17 cells in clk=\phy_clk_pad_i, en=\u0.u0.chirp_cnt_inc, arst={ }, srst=!$auto$rtlil.cc:2464:Mux$10144 [10]
  1 cells in clk=\phy_clk_pad_i, en=$auto$opt_dff.cc:219:make_patterns_logic$9543, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9534
  49 cells in clk=\phy_clk_pad_i, en=$flatten\u0.\u0.$verific$n391$8688, arst={ }, srst=\u0.u0.me_cnt_clr
  36 cells in clk=\phy_clk_pad_i, en=\u0.u0.me_ps_2_5_us, arst={ }, srst=$flatten\u0.\u0.$verific$n318$8682
  61 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=!\rst_i
  37 cells in clk=\phy_clk_pad_i, en=$flatten\u0.\u0.$verific$n165$8660, arst={ }, srst=$flatten\u0.\u0.$verific$n154$8658
  31 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$flatten\u0.\u0.$verific$n266$8679
  6 cells in clk=\phy_clk_pad_i, en=\u0.u0.idle_long_set, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9951
  11 cells in clk=\phy_clk_pad_i, en=\u0.u0.xcv_set_hs, arst={ }, srst=\u0.u0.xcv_set_fs
  7 cells in clk=\phy_clk_pad_i, en=\u0.u0.fs_term_on, arst={ }, srst=\u0.u0.fs_term_off
  7 cells in clk=\phy_clk_pad_i, en=\u0.u0.attached_set, arst={ }, srst=!$auto$simplemap.cc:257:simplemap_eqne$11788
  17 cells in clk=\phy_clk_pad_i, en=\u0.u0.suspend_set, arst={ }, srst=\u0.u0.suspend_clr
  15 cells in clk=\phy_clk_pad_i, en=!$auto$rtlil.cc:2547:NotGate$27581, arst={ }, srst=\u0.u0.mode_set_fs
  3 cells in clk=\clk_i, en=\resume_req_i, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$9372
  538 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  2034 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst={ }

3.31.2. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $auto$opt_dff.cc:253:combine_resets$28271
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 6 outputs.

3.31.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       25
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.3. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $auto$opt_dff.cc:253:combine_resets$28189
Extracted 359 gates and 675 wires to a netlist network with 315 inputs and 29 outputs.

3.31.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       28
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        8
ABC RESULTS:             ORNOT cells:        7
ABC RESULTS:               AND cells:       23
ABC RESULTS:               MUX cells:      231
ABC RESULTS:              NAND cells:       98
ABC RESULTS:        internal signals:      331
ABC RESULTS:           input signals:      315
ABC RESULTS:          output signals:       29
Removing temp directory.

3.31.4. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9969, synchronously reset by $auto$opt_dff.cc:253:combine_resets$28173
Extracted 17 gates and 38 wires to a netlist network with 20 inputs and 6 outputs.

3.31.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.5. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$28804$auto$opt_dff.cc:194:make_patterns_logic$9969, synchronously reset by !$flatten\u0.$verific$n42$8542
Extracted 46 gates and 96 wires to a netlist network with 49 inputs and 13 outputs.

3.31.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        6
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOR cells:        3
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               MUX cells:       21
ABC RESULTS:             ORNOT cells:       11
ABC RESULTS:               AND cells:       13
ABC RESULTS:                OR cells:        4
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       34
ABC RESULTS:           input signals:       49
ABC RESULTS:          output signals:       13
Removing temp directory.

3.31.6. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $auto$opt_dff.cc:253:combine_resets$28164
Extracted 34 gates and 51 wires to a netlist network with 17 inputs and 8 outputs.

3.31.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        8
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.7. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $auto$rtlil.cc:2371:ReduceOr$10016
Extracted 52 gates and 70 wires to a netlist network with 17 inputs and 9 outputs.

3.31.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOR cells:        4
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:        internal signals:       44
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.8. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9473, synchronously reset by $auto$opt_dff.cc:253:combine_resets$9461
Extracted 6 gates and 15 wires to a netlist network with 8 inputs and 5 outputs.

3.31.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.9. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9669, synchronously reset by !\rst_i
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 5 outputs.

3.31.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.10. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $flatten\u4.$verific$n286$3819, synchronously reset by !\rst_i
Extracted 25 gates and 49 wires to a netlist network with 24 inputs and 15 outputs.

3.31.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               XOR cells:        7
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       15
Removing temp directory.

3.31.11. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $flatten\u4.$verific$n342$3822, synchronously reset by !\rst_i
Extracted 58 gates and 95 wires to a netlist network with 36 inputs and 40 outputs.

3.31.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               AND cells:       19
ABC RESULTS:            ANDNOT cells:       10
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       40
Removing temp directory.

3.31.12. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u4.crc5_err_r, synchronously reset by $auto$opt_dff.cc:253:combine_resets$9679
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.31.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.31.13. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9555, synchronously reset by $auto$opt_dff.cc:253:combine_resets$9534
Extracted 6 gates and 15 wires to a netlist network with 8 inputs and 5 outputs.

3.31.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.14. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9552, synchronously reset by $abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 5 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.31.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.15. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9580, synchronously reset by !\rst_i
Extracted 9 gates and 19 wires to a netlist network with 8 inputs and 5 outputs.

3.31.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.16. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9616, synchronously reset by $auto$opt_dff.cc:253:combine_resets$9607
Extracted 6 gates and 15 wires to a netlist network with 8 inputs and 5 outputs.

3.31.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.17. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9613, synchronously reset by $abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 5 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.31.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.18. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9628, synchronously reset by $abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 5 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.31.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.19. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9625, synchronously reset by $abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 5 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.31.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.20. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9622, synchronously reset by $abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 5 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.31.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.21. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9619, synchronously reset by $abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 5 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.31.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.22. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9653, synchronously reset by !\rst_i
Extracted 9 gates and 19 wires to a netlist network with 8 inputs and 5 outputs.

3.31.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.23. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u4.rx_err_r, synchronously reset by $auto$opt_dff.cc:253:combine_resets$9679
Extracted 2 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.31.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.24. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u4.nse_err_r, synchronously reset by $auto$opt_dff.cc:253:combine_resets$9679
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.31.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.31.25. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u4.pid_cs_err_r, synchronously reset by $auto$opt_dff.cc:253:combine_resets$9679
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.31.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.31.26. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u0.u0.bit_stuff_on, synchronously reset by \u0.u0.bit_stuff_off
Extracted 7 gates and 17 wires to a netlist network with 8 inputs and 4 outputs.

3.31.26.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.26.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.27. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u4.attach, synchronously reset by $auto$opt_dff.cc:253:combine_resets$9679
Extracted 2 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.31.27.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.27.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.28. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u4.deattach, synchronously reset by $auto$opt_dff.cc:253:combine_resets$9679
Extracted 2 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.31.28.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.28.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.29. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u4.suspend_start, synchronously reset by $auto$opt_dff.cc:253:combine_resets$9679
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.31.29.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.29.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.31.30. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u4.suspend_end, synchronously reset by $auto$opt_dff.cc:253:combine_resets$9679
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.31.30.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.30.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.31.31. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u4.usb_reset_r, synchronously reset by $auto$opt_dff.cc:253:combine_resets$9679
Extracted 2 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.31.31.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.31.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.32. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9693
Extracted 428 gates and 684 wires to a netlist network with 255 inputs and 205 outputs.

3.31.32.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 92 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.32.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       92
ABC RESULTS:               NOT cells:       16
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:             ORNOT cells:       13
ABC RESULTS:              NAND cells:       10
ABC RESULTS:               AND cells:       40
ABC RESULTS:                OR cells:       25
ABC RESULTS:              XNOR cells:       23
ABC RESULTS:               XOR cells:       33
ABC RESULTS:               MUX cells:      156
ABC RESULTS:               BUF cells:       26
ABC RESULTS:        internal signals:      224
ABC RESULTS:           input signals:      255
ABC RESULTS:          output signals:      205
Removing temp directory.

3.31.33. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9648, synchronously reset by !\rst_i
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

3.31.33.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.33.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.34. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9600, synchronously reset by !\rst_i
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.31.34.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.34.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.35. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9636, synchronously reset by !\rst_i
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.31.35.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.35.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.36. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9640, synchronously reset by !\u4.u0.csr1 [0]
Extracted 177 gates and 221 wires to a netlist network with 43 inputs and 61 outputs.

3.31.36.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.36.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       24
ABC RESULTS:               NOT cells:       24
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               XOR cells:       20
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:       12
ABC RESULTS:                OR cells:       13
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               MUX cells:       20
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:              XNOR cells:       20
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:      117
ABC RESULTS:           input signals:       43
ABC RESULTS:          output signals:       61
Removing temp directory.

3.31.37. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $flatten\u4.\u0.$verific$n1271$8150, synchronously reset by !\rst_i
Extracted 9 gates and 19 wires to a netlist network with 9 inputs and 9 outputs.

3.31.37.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.37.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.38. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9610, synchronously reset by $abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 5 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.31.38.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.38.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.39. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u4.u0.we2, synchronously reset by !\rst_i
Extracted 98 gates and 167 wires to a netlist network with 69 inputs and 85 outputs.

3.31.39.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.39.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       64
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:        4
ABC RESULTS:             ORNOT cells:        9
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:              XNOR cells:       22
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       69
ABC RESULTS:          output signals:       85
Removing temp directory.

3.31.40. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9659, synchronously reset by !\rst_i
Extracted 72 gates and 145 wires to a netlist network with 73 inputs and 68 outputs.

3.31.40.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.40.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       69
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:       36
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       73
ABC RESULTS:          output signals:       68
Removing temp directory.

3.31.41. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9663, synchronously reset by !\rst_i
Extracted 66 gates and 133 wires to a netlist network with 67 inputs and 33 outputs.

3.31.41.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.41.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               NOT cells:       64
ABC RESULTS:        internal signals:       33
ABC RESULTS:           input signals:       67
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.42. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u4.u0.we1, synchronously reset by !\rst_i
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 23 outputs.

3.31.42.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.42.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       10
ABC RESULTS:               BUF cells:       24
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       23
Removing temp directory.

3.31.43. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u4.u0.we0, synchronously reset by !\rst_i
Extracted 100 gates and 174 wires to a netlist network with 73 inputs and 74 outputs.

3.31.43.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.43.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       25
ABC RESULTS:               NOT cells:        9
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:       16
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:        6
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               XOR cells:       22
ABC RESULTS:                OR cells:        4
ABC RESULTS:               BUF cells:       49
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       73
ABC RESULTS:          output signals:       74
Removing temp directory.

3.31.44. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9575, synchronously reset by !\rst_i
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

3.31.44.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.44.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.45. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9527, synchronously reset by !\rst_i
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.31.45.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.45.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.46. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9563, synchronously reset by !\rst_i
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.31.46.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.46.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.47. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9567, synchronously reset by !\u4.u1.csr1 [0]
Extracted 205 gates and 275 wires to a netlist network with 69 inputs and 83 outputs.

3.31.47.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.47.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       24
ABC RESULTS:               NOT cells:       24
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               XOR cells:       40
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:       16
ABC RESULTS:                OR cells:       19
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               MUX cells:       20
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:              XNOR cells:       20
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:      123
ABC RESULTS:           input signals:       69
ABC RESULTS:          output signals:       83
Removing temp directory.

3.31.48. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $flatten\u4.\u1.$verific$n1271$8150, synchronously reset by !\rst_i
Extracted 13 gates and 28 wires to a netlist network with 14 inputs and 9 outputs.

3.31.48.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.48.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.49. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9537, synchronously reset by $abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 5 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.31.49.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.49.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.50. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u4.u1.we2, synchronously reset by !\rst_i
Extracted 85 gates and 141 wires to a netlist network with 56 inputs and 73 outputs.

3.31.50.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.50.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       64
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        4
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:              XNOR cells:       12
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       56
ABC RESULTS:          output signals:       73
Removing temp directory.

3.31.51. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9586, synchronously reset by !\rst_i
Extracted 102 gates and 207 wires to a netlist network with 105 inputs and 66 outputs.

3.31.51.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.51.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       68
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:       68
ABC RESULTS:        internal signals:       36
ABC RESULTS:           input signals:      105
ABC RESULTS:          output signals:       66
Removing temp directory.

3.31.52. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9590, synchronously reset by !\rst_i
Extracted 98 gates and 198 wires to a netlist network with 100 inputs and 65 outputs.

3.31.52.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.52.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:       64
ABC RESULTS:               NOT cells:       64
ABC RESULTS:        internal signals:       33
ABC RESULTS:           input signals:      100
ABC RESULTS:          output signals:       65
Removing temp directory.

3.31.53. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u4.u1.we1, synchronously reset by !\rst_i
Extracted 31 gates and 60 wires to a netlist network with 29 inputs and 27 outputs.

3.31.53.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.53.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               AND cells:        9
ABC RESULTS:               MUX cells:       10
ABC RESULTS:               BUF cells:       20
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       27
Removing temp directory.

3.31.54. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u4.u1.we0, synchronously reset by !\rst_i
Extracted 114 gates and 200 wires to a netlist network with 85 inputs and 93 outputs.

3.31.54.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.54.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       25
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:               NOT cells:       10
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        8
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:        4
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               XOR cells:       18
ABC RESULTS:                OR cells:        4
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:       47
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       85
ABC RESULTS:          output signals:       93
Removing temp directory.

3.31.55. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28961$flatten\u4.$verific$n222$3805
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs.

3.31.55.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 4 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.55.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.56. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9540, synchronously reset by $abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.31.56.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.56.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.31.57. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9502, synchronously reset by !\rst_i
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

3.31.57.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.57.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.58. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9454, synchronously reset by !\rst_i
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.31.58.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.58.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.59. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9490, synchronously reset by !\rst_i
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.31.59.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.59.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.60. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9494, synchronously reset by !\u4.u2.csr1 [0]
Extracted 177 gates and 221 wires to a netlist network with 43 inputs and 61 outputs.

3.31.60.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.60.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       24
ABC RESULTS:               NOT cells:       24
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               XOR cells:       20
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:       12
ABC RESULTS:                OR cells:       13
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               MUX cells:       20
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:              XNOR cells:       20
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:      117
ABC RESULTS:           input signals:       43
ABC RESULTS:          output signals:       61
Removing temp directory.

3.31.61. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $flatten\u4.\u2.$verific$n1271$8150, synchronously reset by !\rst_i
Extracted 13 gates and 28 wires to a netlist network with 14 inputs and 9 outputs.

3.31.61.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.61.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.62. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9464, synchronously reset by $abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 5 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.31.62.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.62.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.63. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u4.u2.we2, synchronously reset by !\rst_i
Extracted 98 gates and 167 wires to a netlist network with 69 inputs and 85 outputs.

3.31.63.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.63.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       64
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:        4
ABC RESULTS:             ORNOT cells:        9
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:              XNOR cells:       22
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       69
ABC RESULTS:          output signals:       85
Removing temp directory.

3.31.64. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9513, synchronously reset by !\rst_i
Extracted 102 gates and 207 wires to a netlist network with 105 inputs and 66 outputs.

3.31.64.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.64.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       68
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:       68
ABC RESULTS:        internal signals:       36
ABC RESULTS:           input signals:      105
ABC RESULTS:          output signals:       66
Removing temp directory.

3.31.65. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9517, synchronously reset by !\rst_i
Extracted 98 gates and 198 wires to a netlist network with 100 inputs and 65 outputs.

3.31.65.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.65.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:       64
ABC RESULTS:               NOT cells:       64
ABC RESULTS:        internal signals:       33
ABC RESULTS:           input signals:      100
ABC RESULTS:          output signals:       65
Removing temp directory.

3.31.66. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u4.u2.we1, synchronously reset by !\rst_i
Extracted 33 gates and 63 wires to a netlist network with 30 inputs and 27 outputs.

3.31.66.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.66.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               AND cells:       11
ABC RESULTS:               MUX cells:       10
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       27
Removing temp directory.

3.31.67. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u4.u2.we0, synchronously reset by !\rst_i
Extracted 125 gates and 225 wires to a netlist network with 99 inputs and 95 outputs.

3.31.67.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.67.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       25
ABC RESULTS:               NOT cells:        9
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:       16
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:        6
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               XOR cells:       22
ABC RESULTS:                OR cells:        4
ABC RESULTS:               MUX cells:       25
ABC RESULTS:               BUF cells:       45
ABC RESULTS:        internal signals:       31
ABC RESULTS:           input signals:       99
ABC RESULTS:          output signals:       95
Removing temp directory.

3.31.68. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9429, synchronously reset by !\rst_i
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

3.31.68.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.68.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.69. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9381, synchronously reset by !\rst_i
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.31.69.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.69.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.70. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9417, synchronously reset by !\rst_i
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.31.70.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.70.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.71. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9421, synchronously reset by !\u4.u3.csr1 [0]
Extracted 191 gates and 248 wires to a netlist network with 56 inputs and 72 outputs.

3.31.71.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.71.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       24
ABC RESULTS:               NOT cells:       24
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               XOR cells:       30
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:       14
ABC RESULTS:                OR cells:       16
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:       20
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:              XNOR cells:       20
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:      120
ABC RESULTS:           input signals:       56
ABC RESULTS:          output signals:       72
Removing temp directory.

3.31.72. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $flatten\u4.\u3.$verific$n1271$8150, synchronously reset by !\rst_i
Extracted 9 gates and 19 wires to a netlist network with 9 inputs and 9 outputs.

3.31.72.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.72.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.73. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9391, synchronously reset by $auto$opt_dff.cc:253:combine_resets$9388
Extracted 6 gates and 15 wires to a netlist network with 8 inputs and 5 outputs.

3.31.73.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.73.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.74. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u4.u3.we2, synchronously reset by !\rst_i
Extracted 101 gates and 171 wires to a netlist network with 70 inputs and 88 outputs.

3.31.74.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.74.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       66
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:        4
ABC RESULTS:             ORNOT cells:       10
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:              XNOR cells:       22
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       70
ABC RESULTS:          output signals:       88
Removing temp directory.

3.31.75. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9440, synchronously reset by !\rst_i
Extracted 70 gates and 142 wires to a netlist network with 72 inputs and 66 outputs.

3.31.75.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.75.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       68
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:       36
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       72
ABC RESULTS:          output signals:       66
Removing temp directory.

3.31.76. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9444, synchronously reset by !\rst_i
Extracted 66 gates and 133 wires to a netlist network with 67 inputs and 33 outputs.

3.31.76.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.76.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               NOT cells:       64
ABC RESULTS:        internal signals:       33
ABC RESULTS:           input signals:       67
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.77. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u4.u3.we1, synchronously reset by !\rst_i
Extracted 38 gates and 69 wires to a netlist network with 31 inputs and 30 outputs.

3.31.77.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.77.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               AND cells:       13
ABC RESULTS:               MUX cells:       10
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       30
Removing temp directory.

3.31.78. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u4.u3.we0, synchronously reset by !\rst_i
Extracted 108 gates and 188 wires to a netlist network with 79 inputs and 81 outputs.

3.31.78.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.78.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       25
ABC RESULTS:               NOT cells:        9
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:       16
ABC RESULTS:               NOR cells:        5
ABC RESULTS:              NAND cells:        6
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               XOR cells:       22
ABC RESULTS:                OR cells:        4
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               BUF cells:       49
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       79
ABC RESULTS:          output signals:       81
Removing temp directory.

3.31.79. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9470, synchronously reset by $abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.31.79.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.79.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.31.80. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9819
Extracted 19 gates and 39 wires to a netlist network with 20 inputs and 9 outputs.

3.31.80.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 8 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.80.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.81. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9826
Extracted 19 gates and 39 wires to a netlist network with 20 inputs and 9 outputs.

3.31.81.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 8 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.81.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.82. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9833
Extracted 19 gates and 39 wires to a netlist network with 20 inputs and 9 outputs.

3.31.82.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 8 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.82.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.83. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9394, synchronously reset by $abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.31.83.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.83.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.31.84. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9397, synchronously reset by $abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.31.84.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.84.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.31.85. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9400, synchronously reset by $abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.31.85.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.85.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.31.86. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9403, synchronously reset by $abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.31.86.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.86.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.31.87. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9406, synchronously reset by $abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.31.87.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.87.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.31.88. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9409, synchronously reset by $abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.31.88.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.88.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.31.89. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9434, synchronously reset by !\rst_i
Extracted 12 gates and 25 wires to a netlist network with 11 inputs and 6 outputs.

3.31.89.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.89.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.90. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9467, synchronously reset by $abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.31.90.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.90.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.31.91. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by \u0.rx_active
Extracted 31 gates and 33 wires to a netlist network with 2 inputs and 5 outputs.

3.31.91.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.91.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        8
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.92. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9549, synchronously reset by $abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.31.92.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.92.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.31.93. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u1.clr_sof_time, synchronously reset by !\rst_i
Extracted 33 gates and 46 wires to a netlist network with 12 inputs and 22 outputs.

3.31.93.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.93.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               XOR cells:       11
ABC RESULTS:            ANDNOT cells:       11
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:       22
Removing temp directory.

3.31.94. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u1.frame_no_same, synchronously reset by $auto$opt_dff.cc:253:combine_resets$9892
Extracted 15 gates and 19 wires to a netlist network with 3 inputs and 5 outputs.

3.31.94.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.94.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.95. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u1.hms_clk, synchronously reset by \u1.clr_sof_time
Extracted 43 gates and 45 wires to a netlist network with 1 inputs and 12 outputs.

3.31.95.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.95.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               AND cells:        9
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               XOR cells:       10
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.96. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $flatten\u0.\u0.$verific$n120$8654
Extracted 15 gates and 18 wires to a netlist network with 3 inputs and 4 outputs.

3.31.96.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.96.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        3
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.97. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9476, synchronously reset by $abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.31.97.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.97.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.31.98. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9730, synchronously reset by $auto$opt_dff.cc:253:combine_resets$9717
Extracted 114 gates and 151 wires to a netlist network with 35 inputs and 15 outputs.

3.31.98.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.98.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       10
ABC RESULTS:               NOT cells:        7
ABC RESULTS:                OR cells:        9
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        7
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               AND cells:       24
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      101
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       15
Removing temp directory.

3.31.99. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by \u1.u3.out_to_small_r
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs.

3.31.99.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.99.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.100. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by \u1.u3.rx_ack_to_clr
Extracted 31 gates and 33 wires to a netlist network with 2 inputs and 5 outputs.

3.31.100.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.100.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        8
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.101. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $auto$opt_dff.cc:253:combine_resets$9802
Extracted 15 gates and 30 wires to a netlist network with 15 inputs and 9 outputs.

3.31.101.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.101.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        7
ABC RESULTS:              NAND cells:        4
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.102. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $auto$simplemap.cc:257:simplemap_eqne$16017
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs.

3.31.102.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.102.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        8
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.103. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $auto$opt_dff.cc:253:combine_resets$9754
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.31.103.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.103.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.104. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9734, synchronously reset by !\rst_i
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 8 outputs.

3.31.104.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.104.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        6
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.105. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9739, synchronously reset by !\rst_i
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 6 outputs.

3.31.105.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.105.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.106. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9479, synchronously reset by $abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.31.106.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.106.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.31.107. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9482, synchronously reset by $abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.31.107.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.107.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.31.108. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9546, synchronously reset by $abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.31.108.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.108.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.31.109. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9781, synchronously reset by !\rst_i
Extracted 79 gates and 107 wires to a netlist network with 27 inputs and 14 outputs.

3.31.109.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.109.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               NOT cells:        9
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:            ANDNOT cells:        9
ABC RESULTS:                OR cells:        7
ABC RESULTS:               AND cells:       20
ABC RESULTS:        internal signals:       66
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       14
Removing temp directory.

3.31.110. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9795, synchronously reset by !\rst_i
Extracted 10 gates and 20 wires to a netlist network with 9 inputs and 3 outputs.

3.31.110.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.110.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.111. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u1.u2.fill_buf0
Extracted 49 gates and 84 wires to a netlist network with 35 inputs and 17 outputs.

3.31.111.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.111.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.112. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $auto$rtlil.cc:2547:NotGate$27403
Extracted 16 gates and 40 wires to a netlist network with 24 inputs and 15 outputs.

3.31.112.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.112.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:                OR cells:        6
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       15
Removing temp directory.

3.31.113. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u1.u2.word_done
Extracted 64 gates and 129 wires to a netlist network with 65 inputs and 32 outputs.

3.31.113.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.113.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       32
Removing temp directory.

3.31.114. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9812
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.31.114.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 8 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.114.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.115. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u1.u2.rx_data_valid_r, synchronously reset by $abc$33607$auto$opt_dff.cc:253:combine_resets$9786
Extracted 81 gates and 105 wires to a netlist network with 24 inputs and 57 outputs.

3.31.115.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.115.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:       11
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:        9
ABC RESULTS:              XNOR cells:       20
ABC RESULTS:               BUF cells:       11
ABC RESULTS:               NOT cells:       25
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       57
Removing temp directory.

3.31.116. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9791, synchronously reset by !\rst_i
Extracted 111 gates and 129 wires to a netlist network with 18 inputs and 9 outputs.

3.31.116.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.116.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       14
ABC RESULTS:               NOT cells:       18
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:        9
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:       10
ABC RESULTS:               XOR cells:        7
ABC RESULTS:              XNOR cells:        6
ABC RESULTS:               MUX cells:       14
ABC RESULTS:        internal signals:      102
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.117. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $auto$opt_dff.cc:253:combine_resets$9862
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 7 outputs.

3.31.117.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.117.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        7
Removing temp directory.

3.31.118. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u1.u2.fill_buf1
Extracted 48 gates and 81 wires to a netlist network with 33 inputs and 16 outputs.

3.31.118.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.118.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.119. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9507, synchronously reset by !\rst_i
Extracted 7 gates and 14 wires to a netlist network with 5 inputs and 5 outputs.

3.31.119.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.119.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.120. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9853, synchronously reset by !\rst_i
Extracted 46 gates and 53 wires to a netlist network with 6 inputs and 12 outputs.

3.31.120.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.120.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        5
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        4
ABC RESULTS:               NOT cells:        5
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.121. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u1.u1.crc16_add, synchronously reset by \u1.u1.crc16_clr
Extracted 93 gates and 112 wires to a netlist network with 19 inputs and 19 outputs.

3.31.121.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.121.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       16
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               XOR cells:       11
ABC RESULTS:              XNOR cells:       22
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       74
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       19
Removing temp directory.

3.31.122. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9866, synchronously reset by !\rst_i
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.31.122.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.122.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.31.123. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34290$u1.u1.crc16_clr, synchronously reset by $auto$opt_dff.cc:253:combine_resets$9840
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 3 outputs.

3.31.123.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.123.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.124. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u1.u0.token_le_2
Extracted 21 gates and 37 wires to a netlist network with 15 inputs and 9 outputs.

3.31.124.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 8 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.124.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:              XNOR cells:        9
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.125. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u1.u0.data_valid_d, synchronously reset by \u1.u0.crc16_clr
Extracted 75 gates and 95 wires to a netlist network with 19 inputs and 13 outputs.

3.31.125.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.125.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       16
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               XOR cells:        9
ABC RESULTS:              XNOR cells:       17
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       63
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       13
Removing temp directory.

3.31.126. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $auto$opt_dff.cc:253:combine_resets$9898
Extracted 19 gates and 21 wires to a netlist network with 2 inputs and 5 outputs.

3.31.126.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.126.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        5
ABC RESULTS:               NOT cells:        4
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.127. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9874, synchronously reset by !\rst_i
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.31.127.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.127.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.128. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$9878, synchronously reset by !\rst_i
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

3.31.128.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.128.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.129. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u1.u0.token_le_1
Extracted 27 gates and 41 wires to a netlist network with 13 inputs and 16 outputs.

3.31.129.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 8 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.129.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:              XNOR cells:       10
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.130. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34410$u1.u0.data_valid_d
Extracted 24 gates and 32 wires to a netlist network with 8 inputs and 8 outputs.

3.31.130.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 24 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.130.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       24
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.131. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u1.u0.pid_ld_en, synchronously reset by !\rst_i
Extracted 27 gates and 37 wires to a netlist network with 10 inputs and 15 outputs.

3.31.131.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.131.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               XOR cells:        4
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       15
Removing temp directory.

3.31.132. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by !$auto$simplemap.cc:257:simplemap_eqne$16859
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 7 outputs.

3.31.132.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.132.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        7
Removing temp directory.

3.31.133. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9938, synchronously reset by $auto$opt_dff.cc:253:combine_resets$9909
Extracted 154 gates and 201 wires to a netlist network with 46 inputs and 25 outputs.

3.31.133.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.133.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       15
ABC RESULTS:               NOT cells:        9
ABC RESULTS:               MUX cells:        3
ABC RESULTS:                OR cells:       15
ABC RESULTS:              NAND cells:       12
ABC RESULTS:             ORNOT cells:        7
ABC RESULTS:               NOR cells:        9
ABC RESULTS:            ANDNOT cells:       10
ABC RESULTS:               AND cells:       37
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      130
ABC RESULTS:           input signals:       46
ABC RESULTS:          output signals:       25
Removing temp directory.

3.31.134. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u0.u0.chirp_cnt_inc, synchronously reset by !$auto$rtlil.cc:2464:Mux$10144 [10]
Extracted 17 gates and 27 wires to a netlist network with 9 inputs and 5 outputs.

3.31.134.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.134.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.135. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$9543, synchronously reset by $abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.31.135.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.135.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.31.136. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $flatten\u0.\u0.$verific$n391$8688, synchronously reset by \u0.u0.me_cnt_clr
Extracted 49 gates and 66 wires to a netlist network with 17 inputs and 17 outputs.

3.31.136.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.136.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        2
ABC RESULTS:              NAND cells:        5
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOT cells:       11
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:                OR cells:        7
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:        8
ABC RESULTS:              XNOR cells:        6
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.137. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u0.u0.me_ps_2_5_us, synchronously reset by $flatten\u0.\u0.$verific$n318$8682
Extracted 36 gates and 36 wires to a netlist network with 0 inputs and 11 outputs.

3.31.137.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.137.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               AND cells:        6
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:               NOT cells:        8
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.138. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by !\rst_i
Extracted 61 gates and 89 wires to a netlist network with 27 inputs and 35 outputs.

3.31.138.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.138.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               NOT cells:       13
ABC RESULTS:                OR cells:        8
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               AND cells:        9
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       35
Removing temp directory.

3.31.139. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $flatten\u0.\u0.$verific$n165$8660, synchronously reset by $flatten\u0.\u0.$verific$n154$8658
Extracted 37 gates and 54 wires to a netlist network with 16 inputs and 34 outputs.

3.31.139.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.139.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOT cells:       10
ABC RESULTS:               AND cells:        9
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       34
Removing temp directory.

3.31.140. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $flatten\u0.\u0.$verific$n266$8679
Extracted 31 gates and 31 wires to a netlist network with 0 inputs and 4 outputs.

3.31.140.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.140.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               XOR cells:        5
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.141. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u0.u0.idle_long_set, synchronously reset by $auto$opt_dff.cc:253:combine_resets$9951
Extracted 6 gates and 11 wires to a netlist network with 4 inputs and 3 outputs.

3.31.141.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.141.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.142. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u0.u0.xcv_set_hs, synchronously reset by \u0.u0.xcv_set_fs
Extracted 11 gates and 25 wires to a netlist network with 13 inputs and 7 outputs.

3.31.142.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.142.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        7
Removing temp directory.

3.31.143. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u0.u0.fs_term_on, synchronously reset by \u0.u0.fs_term_off
Extracted 7 gates and 16 wires to a netlist network with 7 inputs and 6 outputs.

3.31.143.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.143.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.144. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u0.u0.attached_set, synchronously reset by !$auto$simplemap.cc:257:simplemap_eqne$11788
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 5 outputs.

3.31.144.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.144.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        6
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.145. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u0.u0.suspend_set, synchronously reset by \u0.u0.suspend_clr
Extracted 17 gates and 35 wires to a netlist network with 16 inputs and 10 outputs.

3.31.145.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.145.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.146. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by !$auto$rtlil.cc:2547:NotGate$27581, synchronously reset by \u0.u0.mode_set_fs
Extracted 15 gates and 29 wires to a netlist network with 12 inputs and 10 outputs.

3.31.146.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.146.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        3
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.147. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \resume_req_i, synchronously reset by $auto$opt_dff.cc:253:combine_resets$9372
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.31.147.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.147.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.148. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 514 gates and 852 wires to a netlist network with 337 inputs and 170 outputs.

3.31.148.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 136 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.148.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      132
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               XOR cells:       64
ABC RESULTS:            ANDNOT cells:       17
ABC RESULTS:              NAND cells:       30
ABC RESULTS:                OR cells:       36
ABC RESULTS:               NOR cells:       59
ABC RESULTS:               NOT cells:       39
ABC RESULTS:               AND cells:       99
ABC RESULTS:               BUF cells:      124
ABC RESULTS:        internal signals:      345
ABC RESULTS:           input signals:      337
ABC RESULTS:          output signals:      170
Removing temp directory.

3.31.149. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i
Extracted 1930 gates and 2827 wires to a netlist network with 895 inputs and 678 outputs.

3.31.149.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 337 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.149.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      332
ABC RESULTS:             ORNOT cells:       17
ABC RESULTS:               XOR cells:       63
ABC RESULTS:              XNOR cells:       32
ABC RESULTS:              ZERO cells:        4
ABC RESULTS:               NOT cells:      115
ABC RESULTS:               BUF cells:      272
ABC RESULTS:               MUX cells:      304
ABC RESULTS:                OR cells:      109
ABC RESULTS:              NAND cells:      163
ABC RESULTS:            ANDNOT cells:       86
ABC RESULTS:               NOR cells:      143
ABC RESULTS:               AND cells:      364
ABC RESULTS:        internal signals:     1254
ABC RESULTS:           input signals:      895
ABC RESULTS:          output signals:      678
Removing temp directory.

yosys> abc -dff

3.32. Executing ABC pass (technology mapping using ABC).

3.32.1. Summary of detected clock domains:
  6 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9400, arst={ }, srst=$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
  5 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9403, arst={ }, srst=$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
  11 cells in clk=\phy_clk_pad_i, en=$abc$33746$auto$opt_dff.cc:194:make_patterns_logic$9795, arst={ }, srst=!\rst_i
  6 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9470, arst={ }, srst=$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
  4 cells in clk=\phy_clk_pad_i, en=$abc$34495$auto$opt_dff.cc:194:make_patterns_logic$9874, arst={ }, srst=!\rst_i
  9 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$33637$auto$opt_dff.cc:253:combine_resets$9754
  12 cells in clk=\phy_clk_pad_i, en=$abc$33644$auto$opt_dff.cc:194:make_patterns_logic$9734, arst={ }, srst=!\rst_i
  5 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9479, arst={ }, srst=$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
  5 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9397, arst={ }, srst=$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
  43 cells in clk=\phy_clk_pad_i, en=$abc$34505$u1.u0.token_le_1, arst={ }, srst={ }
  3 cells in clk=\phy_clk_pad_i, en=$abc$34500$auto$opt_dff.cc:194:make_patterns_logic$9878, arst={ }, srst=!\rst_i
  13 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$34155$auto$opt_dff.cc:253:combine_resets$9862
  1 cells in clk=\clk_i, en=\resume_req_i, arst={ }, srst=$abc$35104$auto$opt_dff.cc:253:combine_resets$9372
  10 cells in clk=\phy_clk_pad_i, en=$abc$35067$u0.u0.suspend_set, arst={ }, srst=$abc$35067$u0.u0.suspend_clr
  8 cells in clk=\phy_clk_pad_i, en=$abc$35727$u0.u0.attached_set, arst={ }, srst=!$abc$35057$auto$simplemap.cc:257:simplemap_eqne$11788
  11 cells in clk=\phy_clk_pad_i, en=$abc$35033$u0.u0.xcv_set_hs, arst={ }, srst=$abc$35033$u0.u0.xcv_set_fs
  5 cells in clk=\phy_clk_pad_i, en=$abc$35026$u0.u0.idle_long_set, arst={ }, srst=$abc$35026$auto$opt_dff.cc:253:combine_resets$9951
  5 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9482, arst={ }, srst=$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
  4 cells in clk=\phy_clk_pad_i, en=$abc$31611$auto$opt_dff.cc:219:make_patterns_logic$9464, arst={ }, srst=$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
  9 cells in clk=\phy_clk_pad_i, en=$abc$34251$auto$opt_dff.cc:194:make_patterns_logic$9507, arst={ }, srst=!\rst_i
  35 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$33839$auto$rtlil.cc:2547:NotGate$27403
  24 cells in clk=\phy_clk_pad_i, en=!$abc$35086$auto$rtlil.cc:2547:NotGate$27581, arst={ }, srst=$abc$35086$u0.u0.mode_set_fs
  3 cells in clk=\phy_clk_pad_i, en=$abc$34290$u1.u1.crc16_clr, arst={ }, srst=$abc$34372$auto$opt_dff.cc:253:combine_resets$9840
  3 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:194:make_patterns_logic$9866, arst={ }, srst=!\rst_i
  3 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9394, arst={ }, srst=$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
  40 cells in clk=\phy_clk_pad_i, en=$abc$34947$flatten\u0.\u0.$verific$n165$8660, arst={ }, srst=$abc$34947$flatten\u0.\u0.$verific$n154$8658
  32 cells in clk=\phy_clk_pad_i, en=$abc$34378$u1.u0.token_le_2, arst={ }, srst={ }
  10 cells in clk=\phy_clk_pad_i, en=$abc$33657$auto$opt_dff.cc:194:make_patterns_logic$9739, arst={ }, srst=!\rst_i
  6 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9546, arst={ }, srst=$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
  48 cells in clk=\phy_clk_pad_i, en=$abc$34788$flatten\u0.\u0.$verific$n391$8688, arst={ }, srst=$abc$34788$u0.u0.me_cnt_clr
  5 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9543, arst={ }, srst=$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
  52 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=!\rst_i
  5 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9549, arst={ }, srst=$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
  5 cells in clk=\phy_clk_pad_i, en=$abc$35047$u0.u0.fs_term_on, arst={ }, srst=$abc$35047$u0.u0.fs_term_off
  15 cells in clk=\phy_clk_pad_i, en=$abc$34767$u0.u0.chirp_cnt_inc, arst={ }, srst=!$abc$34767$auto$rtlil.cc:2464:Mux$10144[10]
  4 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9406, arst={ }, srst=$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
  7 cells in clk=\phy_clk_pad_i, en=$abc$33305$auto$opt_dff.cc:194:make_patterns_logic$9434, arst={ }, srst=!\rst_i
  3 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9476, arst={ }, srst=$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
  2 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9467, arst={ }, srst=$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
  26 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$34875$lo1
  30 cells in clk=\phy_clk_pad_i, en=$abc$34261$auto$opt_dff.cc:219:make_patterns_logic$9853, arst={ }, srst=!\rst_i
  26 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$35727$lo267
  83 cells in clk=\phy_clk_pad_i, en=$abc$34290$u1.u1.crc16_add, arst={ }, srst=$abc$34290$u1.u1.crc16_clr
  18 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$34476$auto$opt_dff.cc:253:combine_resets$9898
  27 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$35727$flatten\u0.\u0.$verific$n266$8679
  27 cells in clk=\phy_clk_pad_i, en=$abc$34605$u1.u0.pid_ld_en, arst={ }, srst=!\rst_i
  14 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$33607$auto$opt_dff.cc:253:combine_resets$9802
  3 cells in clk=\clk_i, en=$abc$32344$auto$opt_dff.cc:194:make_patterns_logic$9417, arst={ }, srst=!\rst_i
  2 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9409, arst={ }, srst=$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
  2 cells in clk=\clk_i, en=$abc$32339$auto$opt_dff.cc:194:make_patterns_logic$9381, arst={ }, srst=!\rst_i
  3 cells in clk=\phy_clk_pad_i, en=$abc$32544$auto$opt_dff.cc:219:make_patterns_logic$9391, arst={ }, srst=$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
  4 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9540, arst={ }, srst=$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
  130 cells in clk=\phy_clk_pad_i, en=$abc$31952$auto$opt_dff.cc:194:make_patterns_logic$9517, arst={ }, srst=!\rst_i
  1 cells in clk=\clk_i, en=$abc$31419$auto$opt_dff.cc:194:make_patterns_logic$9502, arst={ }, srst=!\rst_i
  2 cells in clk=\clk_i, en=$abc$31424$auto$opt_dff.cc:194:make_patterns_logic$9454, arst={ }, srst=!\rst_i
  12 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$33624$auto$simplemap.cc:257:simplemap_eqne$16017
  15 cells in clk=\phy_clk_pad_i, en=$abc$35727$lo273, arst={ }, srst=$abc$33400$auto$opt_dff.cc:253:combine_resets$9892
  74 cells in clk=\phy_clk_pad_i, en=$abc$33681$auto$opt_dff.cc:219:make_patterns_logic$9781, arst={ }, srst=!\rst_i
  11 cells in clk=\phy_clk_pad_i, en=$abc$33254$auto$opt_dff.cc:219:make_patterns_logic$9833, arst={ }, srst={ }
  147 cells in clk=\phy_clk_pad_i, en=$abc$31435$auto$opt_dff.cc:194:make_patterns_logic$9494, arst={ }, srst=!$abc$32167$lo13
  5 cells in clk=\clk_i, en=$abc$28961$flatten\u4.$verific$n222$3805, arst={ }, srst={ }
  1 cells in clk=\clk_i, en=$abc$32334$auto$opt_dff.cc:194:make_patterns_logic$9429, arst={ }, srst=!\rst_i
  10 cells in clk=\phy_clk_pad_i, en=$abc$33227$auto$opt_dff.cc:219:make_patterns_logic$9826, arst={ }, srst={ }
  154 cells in clk=\phy_clk_pad_i, en=$abc$31242$u4.u1.we0, arst={ }, srst=!\rst_i
  130 cells in clk=\phy_clk_pad_i, en=$abc$31027$auto$opt_dff.cc:194:make_patterns_logic$9590, arst={ }, srst=!\rst_i
  14 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$33463$flatten\u0.\u0.$verific$n120$8654
  40 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$35727$lo261
  10 cells in clk=\phy_clk_pad_i, en=$abc$32526$flatten\u4.\u3.$verific$n1271$8150, arst={ }, srst=!\rst_i
  175 cells in clk=\phy_clk_pad_i, en=$abc$32350$auto$opt_dff.cc:194:make_patterns_logic$9421, arst={ }, srst=!$abc$33043$lo13
  160 cells in clk=\phy_clk_pad_i, en=$abc$32167$u4.u2.we0, arst={ }, srst=!\rst_i
  3 cells in clk=\clk_i, en=$abc$31429$auto$opt_dff.cc:194:make_patterns_logic$9490, arst={ }, srst=!\rst_i
  49 cells in clk=\phy_clk_pad_i, en=$abc$33757$u1.u2.fill_buf0, arst={ }, srst={ }
  12 cells in clk=\phy_clk_pad_i, en=$abc$33200$auto$opt_dff.cc:219:make_patterns_logic$9819, arst={ }, srst={ }
  130 cells in clk=\phy_clk_pad_i, en=$abc$32857$auto$opt_dff.cc:194:make_patterns_logic$9444, arst={ }, srst=!\rst_i
  101 cells in clk=\phy_clk_pad_i, en=$abc$31781$auto$opt_dff.cc:194:make_patterns_logic$9513, arst={ }, srst=!\rst_i
  162 cells in clk=\phy_clk_pad_i, en=$abc$33043$u4.u3.we0, arst={ }, srst=!\rst_i
  65 cells in clk=\phy_clk_pad_i, en=$abc$35727$lo241, arst={ }, srst={ }
  22 cells in clk=\phy_clk_pad_i, en=$abc$32988$u4.u3.we1, arst={ }, srst=!\rst_i
  100 cells in clk=\phy_clk_pad_i, en=$abc$35727$lo153, arst={ }, srst=$abc$33607$auto$opt_dff.cc:253:combine_resets$9786
  93 cells in clk=\phy_clk_pad_i, en=$abc$33483$auto$opt_dff.cc:219:make_patterns_logic$9730, arst={ }, srst=$abc$33483$auto$opt_dff.cc:253:combine_resets$9717
  26 cells in clk=\phy_clk_pad_i, en=$abc$35727$lo272, arst={ }, srst=!\rst_i
  155 cells in clk=\phy_clk_pad_i, en=$abc$32552$u4.u3.we2, arst={ }, srst=!\rst_i
  24 cells in clk=\phy_clk_pad_i, en=$abc$32115$u4.u2.we1, arst={ }, srst=!\rst_i
  10 cells in clk=\phy_clk_pad_i, en=$abc$31593$flatten\u4.\u2.$verific$n1271$8150, arst={ }, srst=!\rst_i
  154 cells in clk=\phy_clk_pad_i, en=$abc$31618$u4.u2.we2, arst={ }, srst=!\rst_i
  101 cells in clk=\phy_clk_pad_i, en=$abc$32718$auto$opt_dff.cc:194:make_patterns_logic$9440, arst={ }, srst=!\rst_i
  40 cells in clk=\phy_clk_pad_i, en=$abc$35727$lo271, arst={ }, srst=$abc$35727$lo272
  8 cells in clk=\clk_i, en={ }, arst={ }, srst=!$abc$34637$auto$simplemap.cc:257:simplemap_eqne$16859
  513 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  124 cells in clk=\phy_clk_pad_i, en=$abc$34647$auto$opt_dff.cc:219:make_patterns_logic$9938, arst={ }, srst=$abc$34647$auto$opt_dff.cc:253:combine_resets$9909
  64 cells in clk=\phy_clk_pad_i, en=$abc$34410$u1.u0.data_valid_d, arst={ }, srst=$abc$34410$u1.u0.crc16_clr
  80 cells in clk=\phy_clk_pad_i, en=$abc$34072$auto$opt_dff.cc:194:make_patterns_logic$9791, arst={ }, srst=!\rst_i
  24 cells in clk=\phy_clk_pad_i, en=$abc$34410$u1.u0.data_valid_d, arst={ }, srst={ }
  49 cells in clk=\phy_clk_pad_i, en=$abc$35727$u1.u2.fill_buf1, arst={ }, srst={ }
  21 cells in clk=\phy_clk_pad_i, en=$abc$31190$u4.u1.we1, arst={ }, srst=!\rst_i
  12 cells in clk=\phy_clk_pad_i, en=$abc$33955$auto$opt_dff.cc:219:make_patterns_logic$9812, arst={ }, srst={ }
  47 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$28373$auto$opt_dff.cc:253:combine_resets$28271
  487 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$28406$auto$opt_dff.cc:253:combine_resets$28189
  16 cells in clk=\phy_clk_pad_i, en=$abc$28804$auto$opt_dff.cc:194:make_patterns_logic$9969, arst={ }, srst=$abc$28804$auto$opt_dff.cc:253:combine_resets$28173
  48 cells in clk=\phy_clk_pad_i, en=$abc$28804$auto$opt_dff.cc:194:make_patterns_logic$9969, arst={ }, srst=!$abc$28823$flatten\u0.$verific$n42$8542
  36 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$28900$auto$opt_dff.cc:253:combine_resets$28164
  26 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$28923$auto$rtlil.cc:2371:ReduceOr$10016
  2 cells in clk=\phy_clk_pad_i, en=$abc$28953$auto$opt_dff.cc:219:make_patterns_logic$9473, arst={ }, srst=$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
  7 cells in clk=\clk_i, en=$abc$28961$auto$opt_dff.cc:194:make_patterns_logic$9669, arst={ }, srst=!\rst_i
  14 cells in clk=\clk_i, en=$abc$28971$flatten\u4.$verific$n286$3819, arst={ }, srst=!\rst_i
  2 cells in clk=\clk_i, en=$abc$35110$lo071, arst={ }, srst=$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  2 cells in clk=\phy_clk_pad_i, en=$abc$29087$auto$opt_dff.cc:219:make_patterns_logic$9555, arst={ }, srst=$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
  2 cells in clk=\phy_clk_pad_i, en=$abc$29095$auto$opt_dff.cc:219:make_patterns_logic$9552, arst={ }, srst=$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
  9 cells in clk=\phy_clk_pad_i, en=$abc$29102$auto$opt_dff.cc:194:make_patterns_logic$9580, arst={ }, srst=!\rst_i
  7 cells in clk=\phy_clk_pad_i, en=$abc$29112$auto$opt_dff.cc:219:make_patterns_logic$9616, arst={ }, srst=$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
  33 cells in clk=\phy_clk_pad_i, en=$abc$35727$lo214, arst={ }, srst=$abc$35727$flatten\u0.\u0.$verific$n318$8682
  4 cells in clk=\phy_clk_pad_i, en=$abc$29120$auto$opt_dff.cc:219:make_patterns_logic$9613, arst={ }, srst=$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
  6 cells in clk=\phy_clk_pad_i, en=$abc$29127$auto$opt_dff.cc:219:make_patterns_logic$9628, arst={ }, srst=$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
  11 cells in clk=\phy_clk_pad_i, en=$abc$29134$auto$opt_dff.cc:219:make_patterns_logic$9625, arst={ }, srst=$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
  4 cells in clk=\phy_clk_pad_i, en=$abc$29141$auto$opt_dff.cc:219:make_patterns_logic$9622, arst={ }, srst=$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
  5 cells in clk=\phy_clk_pad_i, en=$abc$29148$auto$opt_dff.cc:219:make_patterns_logic$9619, arst={ }, srst=$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
  9 cells in clk=\phy_clk_pad_i, en=$abc$29155$auto$opt_dff.cc:194:make_patterns_logic$9653, arst={ }, srst=!\rst_i
  3 cells in clk=\clk_i, en=$abc$35110$lo074, arst={ }, srst=$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  2 cells in clk=\clk_i, en=$abc$35110$lo073, arst={ }, srst=$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  2 cells in clk=\clk_i, en=$abc$35110$lo072, arst={ }, srst=$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  6 cells in clk=\phy_clk_pad_i, en=$abc$29178$u0.u0.bit_stuff_on, arst={ }, srst=$abc$29178$u0.u0.bit_stuff_off
  3 cells in clk=\clk_i, en=$abc$35110$u4.attach, arst={ }, srst=$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  3 cells in clk=\clk_i, en=$abc$35110$u4.deattach, arst={ }, srst=$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  2 cells in clk=\clk_i, en=$abc$35110$u4.suspend_start, arst={ }, srst=$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  2 cells in clk=\clk_i, en=$abc$35110$u4.suspend_end, arst={ }, srst=$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  47 cells in clk=\clk_i, en=$abc$29003$flatten\u4.$verific$n342$3822, arst={ }, srst=!\rst_i
  2 cells in clk=\clk_i, en=$abc$35110$lo075, arst={ }, srst=$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  1 cells in clk=\clk_i, en=$abc$29649$auto$opt_dff.cc:194:make_patterns_logic$9648, arst={ }, srst=!\rst_i
  2 cells in clk=\clk_i, en=$abc$29654$auto$opt_dff.cc:194:make_patterns_logic$9600, arst={ }, srst=!\rst_i
  602 cells in clk=\phy_clk_pad_i, en=$abc$29211$auto$opt_dff.cc:194:make_patterns_logic$9693, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$29659$auto$opt_dff.cc:194:make_patterns_logic$9636, arst={ }, srst=!\rst_i
  12 cells in clk=\phy_clk_pad_i, en=$abc$29823$flatten\u4.\u0.$verific$n1271$8150, arst={ }, srst=!\rst_i
  150 cells in clk=\phy_clk_pad_i, en=$abc$29665$auto$opt_dff.cc:194:make_patterns_logic$9640, arst={ }, srst=!$abc$30331$lo13
  4 cells in clk=\phy_clk_pad_i, en=$abc$29841$auto$opt_dff.cc:219:make_patterns_logic$9610, arst={ }, srst=$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
  151 cells in clk=\phy_clk_pad_i, en=$abc$29848$u4.u0.we2, arst={ }, srst=!\rst_i
  101 cells in clk=\phy_clk_pad_i, en=$abc$30011$auto$opt_dff.cc:194:make_patterns_logic$9659, arst={ }, srst=!\rst_i
  130 cells in clk=\phy_clk_pad_i, en=$abc$30152$auto$opt_dff.cc:194:make_patterns_logic$9663, arst={ }, srst=!\rst_i
  25 cells in clk=\phy_clk_pad_i, en=$abc$30283$u4.u0.we1, arst={ }, srst=!\rst_i
  1 cells in clk=\clk_i, en=$abc$30477$auto$opt_dff.cc:194:make_patterns_logic$9575, arst={ }, srst=!\rst_i
  2 cells in clk=\clk_i, en=$abc$30482$auto$opt_dff.cc:194:make_patterns_logic$9527, arst={ }, srst=!\rst_i
  144 cells in clk=\phy_clk_pad_i, en=$abc$30331$u4.u0.we0, arst={ }, srst=!\rst_i
  3 cells in clk=\clk_i, en=$abc$30487$auto$opt_dff.cc:194:make_patterns_logic$9563, arst={ }, srst=!\rst_i
  12 cells in clk=\phy_clk_pad_i, en=$abc$30687$flatten\u4.\u1.$verific$n1271$8150, arst={ }, srst=!\rst_i
  199 cells in clk=\phy_clk_pad_i, en=$abc$30493$auto$opt_dff.cc:194:make_patterns_logic$9567, arst={ }, srst=!$abc$31242$lo13
  2 cells in clk=\phy_clk_pad_i, en=$abc$30705$auto$opt_dff.cc:219:make_patterns_logic$9537, arst={ }, srst=$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
  140 cells in clk=\phy_clk_pad_i, en=$abc$30712$u4.u1.we2, arst={ }, srst=!\rst_i
  101 cells in clk=\phy_clk_pad_i, en=$abc$30856$auto$opt_dff.cc:194:make_patterns_logic$9586, arst={ }, srst=!\rst_i
  1810 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst={ }

3.32.2. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9400, synchronously reset by $abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 6 gates and 15 wires to a netlist network with 8 inputs and 5 outputs.

3.32.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.3. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9403, synchronously reset by $abc$37732$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 5 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.32.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.4. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33746$auto$opt_dff.cc:194:make_patterns_logic$9795, synchronously reset by !\rst_i
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 3 outputs.

3.32.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.5. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9470, synchronously reset by $abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 6 gates and 15 wires to a netlist network with 8 inputs and 5 outputs.

3.32.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.6. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34495$auto$opt_dff.cc:194:make_patterns_logic$9874, synchronously reset by !\rst_i
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.32.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.7. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$33637$auto$opt_dff.cc:253:combine_resets$9754
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 6 outputs.

3.32.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        6
Removing temp directory.

3.32.8. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33644$auto$opt_dff.cc:194:make_patterns_logic$9734, synchronously reset by !\rst_i
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 8 outputs.

3.32.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        7
ABC RESULTS:               NOR cells:        3
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        8
Removing temp directory.

3.32.9. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9479, synchronously reset by $abc$37758$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 5 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.32.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.10. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9397, synchronously reset by $abc$37732$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 5 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.32.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.11. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34505$u1.u0.token_le_1
Extracted 43 gates and 77 wires to a netlist network with 34 inputs and 38 outputs.

3.32.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 8 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               AND cells:        4
ABC RESULTS:               XOR cells:       21
ABC RESULTS:              XNOR cells:        5
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       38
Removing temp directory.

3.32.12. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34500$auto$opt_dff.cc:194:make_patterns_logic$9878, synchronously reset by !\rst_i
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.32.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.13. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$34155$auto$opt_dff.cc:253:combine_resets$9862
Extracted 13 gates and 26 wires to a netlist network with 13 inputs and 7 outputs.

3.32.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOR cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        7
Removing temp directory.

3.32.14. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \resume_req_i, synchronously reset by $abc$35104$auto$opt_dff.cc:253:combine_resets$9372
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.32.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.32.15. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35067$u0.u0.suspend_set, synchronously reset by $abc$35067$u0.u0.suspend_clr
Extracted 10 gates and 23 wires to a netlist network with 12 inputs and 8 outputs.

3.32.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        8
Removing temp directory.

3.32.16. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35727$u0.u0.attached_set, synchronously reset by !$abc$35057$auto$simplemap.cc:257:simplemap_eqne$11788
Extracted 8 gates and 19 wires to a netlist network with 10 inputs and 7 outputs.

3.32.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        7
Removing temp directory.

3.32.17. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35033$u0.u0.xcv_set_hs, synchronously reset by $abc$35033$u0.u0.xcv_set_fs
Extracted 11 gates and 22 wires to a netlist network with 10 inputs and 5 outputs.

3.32.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.18. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35026$u0.u0.idle_long_set, synchronously reset by $abc$35026$auto$opt_dff.cc:253:combine_resets$9951
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

3.32.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.19. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9482, synchronously reset by $abc$37758$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 5 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.32.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.20. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$31611$auto$opt_dff.cc:219:make_patterns_logic$9464, synchronously reset by $abc$37758$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 4 outputs.

3.32.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.21. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34251$auto$opt_dff.cc:194:make_patterns_logic$9507, synchronously reset by !\rst_i
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.32.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.22. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$33839$auto$rtlil.cc:2547:NotGate$27403
Extracted 35 gates and 78 wires to a netlist network with 43 inputs and 34 outputs.

3.32.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               MUX cells:       27
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       43
ABC RESULTS:          output signals:       34
Removing temp directory.

3.32.23. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by !$abc$35086$auto$rtlil.cc:2547:NotGate$27581, synchronously reset by $abc$35086$u0.u0.mode_set_fs
Extracted 24 gates and 45 wires to a netlist network with 20 inputs and 18 outputs.

3.32.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               AND cells:        8
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               MUX cells:        3
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.24. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34290$u1.u1.crc16_clr, synchronously reset by $abc$34372$auto$opt_dff.cc:253:combine_resets$9840
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.32.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.25. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35727$auto$opt_dff.cc:194:make_patterns_logic$9866, synchronously reset by !\rst_i
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.32.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.26. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37771$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9394, synchronously reset by $abc$37732$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.32.26.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.26.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.27. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34947$flatten\u0.\u0.$verific$n165$8660, synchronously reset by $abc$34947$flatten\u0.\u0.$verific$n154$8658
Extracted 40 gates and 52 wires to a netlist network with 12 inputs and 25 outputs.

3.32.27.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.27.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOT cells:        9
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        4
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               AND cells:        7
ABC RESULTS:              XNOR cells:        5
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:       25
Removing temp directory.

3.32.28. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34378$u1.u0.token_le_2
Extracted 32 gates and 60 wires to a netlist network with 28 inputs and 25 outputs.

3.32.28.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 8 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.28.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              XNOR cells:        8
ABC RESULTS:               XOR cells:       12
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       25
Removing temp directory.

3.32.29. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33657$auto$opt_dff.cc:194:make_patterns_logic$9739, synchronously reset by !\rst_i
Extracted 10 gates and 17 wires to a netlist network with 7 inputs and 6 outputs.

3.32.29.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.29.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        2
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        6
Removing temp directory.

3.32.30. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9546, synchronously reset by $abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 6 gates and 15 wires to a netlist network with 8 inputs and 5 outputs.

3.32.30.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.30.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.31. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34788$flatten\u0.\u0.$verific$n391$8688, synchronously reset by $abc$34788$u0.u0.me_cnt_clr
Extracted 48 gates and 64 wires to a netlist network with 16 inputs and 14 outputs.

3.32.31.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.31.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        9
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               MUX cells:        3
ABC RESULTS:              NAND cells:        4
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        7
ABC RESULTS:              XNOR cells:        6
ABC RESULTS:               XOR cells:        1
ABC RESULTS:        internal signals:       34
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       14
Removing temp directory.

3.32.32. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9543, synchronously reset by $abc$38147$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 5 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.32.32.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.32.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.33. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by !\rst_i
Extracted 52 gates and 78 wires to a netlist network with 26 inputs and 28 outputs.

3.32.33.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.33.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               NOT cells:        7
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               AND cells:        6
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:               NOR cells:        5
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       28
Removing temp directory.

3.32.34. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9549, synchronously reset by $abc$38147$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 5 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.32.34.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.34.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.35. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35047$u0.u0.fs_term_on, synchronously reset by $abc$35047$u0.u0.fs_term_off
Extracted 5 gates and 13 wires to a netlist network with 7 inputs and 4 outputs.

3.32.35.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.35.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.36. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34767$u0.u0.chirp_cnt_inc, synchronously reset by !$abc$34767$auto$rtlil.cc:2464:Mux$10144[10]
Extracted 15 gates and 23 wires to a netlist network with 8 inputs and 5 outputs.

3.32.36.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.36.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.37. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9406, synchronously reset by $abc$37732$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 4 gates and 10 wires to a netlist network with 5 inputs and 4 outputs.

3.32.37.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.37.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.38. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33305$auto$opt_dff.cc:194:make_patterns_logic$9434, synchronously reset by !\rst_i
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 5 outputs.

3.32.38.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.38.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.39. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9476, synchronously reset by $abc$37758$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.32.39.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.39.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.40. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37771$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9467, synchronously reset by $abc$37758$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 2 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.32.40.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.40.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.41. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$38210$lo0
Extracted 26 gates and 28 wires to a netlist network with 2 inputs and 6 outputs.

3.32.41.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.41.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        6
Removing temp directory.

3.32.42. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34261$auto$opt_dff.cc:219:make_patterns_logic$9853, synchronously reset by !\rst_i
Extracted 30 gates and 36 wires to a netlist network with 6 inputs and 12 outputs.

3.32.42.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.42.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        5
ABC RESULTS:              NAND cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:                OR cells:        6
ABC RESULTS:               NOR cells:        3
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               AND cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOT cells:        5
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.43. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$35727$lo267
Extracted 26 gates and 28 wires to a netlist network with 2 inputs and 6 outputs.

3.32.43.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.43.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        6
Removing temp directory.

3.32.44. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34290$u1.u1.crc16_add, synchronously reset by $abc$34290$u1.u1.crc16_clr
Extracted 83 gates and 118 wires to a netlist network with 35 inputs and 18 outputs.

3.32.44.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.44.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       16
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:       26
ABC RESULTS:              XNOR cells:       21
ABC RESULTS:               XOR cells:        9
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:       65
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.45. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$34476$auto$opt_dff.cc:253:combine_resets$9898
Extracted 18 gates and 20 wires to a netlist network with 2 inputs and 5 outputs.

3.32.45.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.45.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        5
ABC RESULTS:               NOT cells:        4
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.46. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$35727$flatten\u0.\u0.$verific$n266$8679
Extracted 27 gates and 29 wires to a netlist network with 2 inputs and 5 outputs.

3.32.46.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.46.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        5
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.47. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34605$u1.u0.pid_ld_en, synchronously reset by !\rst_i
Extracted 27 gates and 37 wires to a netlist network with 10 inputs and 15 outputs.

3.32.47.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.47.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       15
Removing temp directory.

3.32.48. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$33607$auto$opt_dff.cc:253:combine_resets$9802
Extracted 14 gates and 28 wires to a netlist network with 14 inputs and 8 outputs.

3.32.48.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.48.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        8
Removing temp directory.

3.32.49. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32344$auto$opt_dff.cc:194:make_patterns_logic$9417, synchronously reset by !\rst_i
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.32.49.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.49.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.50. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9409, synchronously reset by $abc$37732$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.32.50.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.50.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.51. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32339$auto$opt_dff.cc:194:make_patterns_logic$9381, synchronously reset by !\rst_i
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

3.32.51.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.51.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.32.52. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$32544$auto$opt_dff.cc:219:make_patterns_logic$9391, synchronously reset by $abc$37732$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.32.52.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.52.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.53. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37771$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9540, synchronously reset by $abc$38147$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.32.53.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.53.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.54. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$31952$auto$opt_dff.cc:194:make_patterns_logic$9517, synchronously reset by !\rst_i
Extracted 130 gates and 197 wires to a netlist network with 67 inputs and 33 outputs.

3.32.54.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.54.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               NOT cells:       64
ABC RESULTS:        internal signals:       97
ABC RESULTS:           input signals:       67
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.55. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31419$auto$opt_dff.cc:194:make_patterns_logic$9502, synchronously reset by !\rst_i
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.32.55.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.55.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.32.56. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31424$auto$opt_dff.cc:194:make_patterns_logic$9454, synchronously reset by !\rst_i
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

3.32.56.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.56.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.32.57. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$33624$auto$simplemap.cc:257:simplemap_eqne$16017
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 10 outputs.

3.32.57.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.57.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        6
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.58. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35727$lo273, synchronously reset by $abc$33400$auto$opt_dff.cc:253:combine_resets$9892
Extracted 15 gates and 18 wires to a netlist network with 3 inputs and 5 outputs.

3.32.58.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.58.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.59. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33681$auto$opt_dff.cc:219:make_patterns_logic$9781, synchronously reset by !\rst_i
Extracted 74 gates and 98 wires to a netlist network with 24 inputs and 11 outputs.

3.32.59.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.59.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        9
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        9
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               AND cells:       22
ABC RESULTS:        internal signals:       63
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       11
Removing temp directory.

3.32.60. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33254$auto$opt_dff.cc:219:make_patterns_logic$9833
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 9 outputs.

3.32.60.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 8 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.60.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.61. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$31435$auto$opt_dff.cc:194:make_patterns_logic$9494, synchronously reset by !$abc$32167$lo13
Extracted 133 gates and 173 wires to a netlist network with 40 inputs and 63 outputs.

3.32.61.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.61.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       24
ABC RESULTS:               NOT cells:       24
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:       13
ABC RESULTS:               XOR cells:       17
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               AND cells:       10
ABC RESULTS:              XNOR cells:       18
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:       70
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       63
Removing temp directory.

3.32.62. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28961$flatten\u4.$verific$n222$3805
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 5 outputs.

3.32.62.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 4 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.62.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.63. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32334$auto$opt_dff.cc:194:make_patterns_logic$9429, synchronously reset by !\rst_i
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.32.63.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.63.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.32.64. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33227$auto$opt_dff.cc:219:make_patterns_logic$9826
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.32.64.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 8 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.64.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.65. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$31242$u4.u1.we0, synchronously reset by !\rst_i
Extracted 123 gates and 222 wires to a netlist network with 99 inputs and 98 outputs.

3.32.65.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.65.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       25
ABC RESULTS:               NOT cells:        9
ABC RESULTS:              NAND cells:        5
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:        8
ABC RESULTS:               NOR cells:        5
ABC RESULTS:                OR cells:        5
ABC RESULTS:            ANDNOT cells:        9
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               XOR cells:       22
ABC RESULTS:               BUF cells:       40
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       99
ABC RESULTS:          output signals:       98
Removing temp directory.

3.32.66. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$31027$auto$opt_dff.cc:194:make_patterns_logic$9590, synchronously reset by !\rst_i
Extracted 130 gates and 197 wires to a netlist network with 67 inputs and 33 outputs.

3.32.66.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.66.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               NOT cells:       64
ABC RESULTS:        internal signals:       97
ABC RESULTS:           input signals:       67
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.67. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$33463$flatten\u0.\u0.$verific$n120$8654
Extracted 14 gates and 16 wires to a netlist network with 2 inputs and 4 outputs.

3.32.67.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.67.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        3
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.68. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$35727$lo261
Extracted 40 gates and 64 wires to a netlist network with 24 inputs and 36 outputs.

3.32.68.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.68.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               NOT cells:       20
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       36
Removing temp directory.

3.32.69. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$32526$flatten\u4.\u3.$verific$n1271$8150, synchronously reset by !\rst_i
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.32.69.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.69.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.70. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$32350$auto$opt_dff.cc:194:make_patterns_logic$9421, synchronously reset by !$abc$33043$lo13
Extracted 150 gates and 205 wires to a netlist network with 55 inputs and 77 outputs.

3.32.70.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.70.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       24
ABC RESULTS:               NOT cells:       24
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               AND cells:       11
ABC RESULTS:                OR cells:       15
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               XOR cells:       30
ABC RESULTS:              XNOR cells:       18
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       73
ABC RESULTS:           input signals:       55
ABC RESULTS:          output signals:       77
Removing temp directory.

3.32.71. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$32167$u4.u2.we0, synchronously reset by !\rst_i
Extracted 118 gates and 211 wires to a netlist network with 93 inputs and 90 outputs.

3.32.71.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.71.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       25
ABC RESULTS:               NOT cells:        9
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        4
ABC RESULTS:               XOR cells:       23
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               AND cells:       15
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               MUX cells:       17
ABC RESULTS:               BUF cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       93
ABC RESULTS:          output signals:       90
Removing temp directory.

3.32.72. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31429$auto$opt_dff.cc:194:make_patterns_logic$9490, synchronously reset by !\rst_i
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.32.72.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.72.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.73. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33757$u1.u2.fill_buf0
Extracted 49 gates and 84 wires to a netlist network with 35 inputs and 17 outputs.

3.32.73.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.73.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       17
Removing temp directory.

3.32.74. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33200$auto$opt_dff.cc:219:make_patterns_logic$9819
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 9 outputs.

3.32.74.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 8 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.74.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.75. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$32857$auto$opt_dff.cc:194:make_patterns_logic$9444, synchronously reset by !\rst_i
Extracted 130 gates and 197 wires to a netlist network with 67 inputs and 33 outputs.

3.32.75.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.75.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               NOT cells:       64
ABC RESULTS:        internal signals:       97
ABC RESULTS:           input signals:       67
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.76. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$31781$auto$opt_dff.cc:194:make_patterns_logic$9513, synchronously reset by !\rst_i
Extracted 101 gates and 139 wires to a netlist network with 38 inputs and 33 outputs.

3.32.76.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.76.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       64
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:        internal signals:       68
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.77. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33043$u4.u3.we0, synchronously reset by !\rst_i
Extracted 120 gates and 213 wires to a netlist network with 93 inputs and 87 outputs.

3.32.77.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.77.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       25
ABC RESULTS:               NOT cells:        9
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               AND cells:       14
ABC RESULTS:            ANDNOT cells:        9
ABC RESULTS:               MUX cells:       21
ABC RESULTS:                OR cells:        4
ABC RESULTS:               XOR cells:       20
ABC RESULTS:               BUF cells:       44
ABC RESULTS:        internal signals:       33
ABC RESULTS:           input signals:       93
ABC RESULTS:          output signals:       87
Removing temp directory.

3.32.78. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35727$lo241
Extracted 65 gates and 130 wires to a netlist network with 65 inputs and 32 outputs.

3.32.78.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.78.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       33
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       32
Removing temp directory.

3.32.79. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$32988$u4.u3.we1, synchronously reset by !\rst_i
Extracted 22 gates and 45 wires to a netlist network with 23 inputs and 18 outputs.

3.32.79.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.79.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               AND cells:        6
ABC RESULTS:               BUF cells:       20
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.80. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35727$lo153, synchronously reset by $abc$33607$auto$opt_dff.cc:253:combine_resets$9786
Extracted 88 gates and 138 wires to a netlist network with 50 inputs and 68 outputs.

3.32.80.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.80.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:       33
ABC RESULTS:               AND cells:        9
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:       20
ABC RESULTS:               BUF cells:       11
ABC RESULTS:               NOT cells:       12
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       50
ABC RESULTS:          output signals:       68
Removing temp directory.

3.32.81. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33483$auto$opt_dff.cc:219:make_patterns_logic$9730, synchronously reset by $abc$33483$auto$opt_dff.cc:253:combine_resets$9717
Extracted 93 gates and 123 wires to a netlist network with 30 inputs and 17 outputs.

3.32.81.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.81.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       10
ABC RESULTS:               NOT cells:        9
ABC RESULTS:               NOR cells:        7
ABC RESULTS:                OR cells:        8
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:            ANDNOT cells:       13
ABC RESULTS:               AND cells:       28
ABC RESULTS:              NAND cells:       13
ABC RESULTS:        internal signals:       76
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       17
Removing temp directory.

3.32.82. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35727$lo272, synchronously reset by !\rst_i
Extracted 26 gates and 38 wires to a netlist network with 12 inputs and 22 outputs.

3.32.82.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.82.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               XOR cells:        4
ABC RESULTS:            ANDNOT cells:       11
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:       22
Removing temp directory.

3.32.83. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$32552$u4.u3.we2, synchronously reset by !\rst_i
Extracted 155 gates and 216 wires to a netlist network with 61 inputs and 87 outputs.

3.32.83.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.83.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               AND cells:        7
ABC RESULTS:               NOT cells:       69
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:              NAND cells:        6
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:              XNOR cells:       22
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       68
ABC RESULTS:           input signals:       61
ABC RESULTS:          output signals:       87
Removing temp directory.

3.32.84. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$32115$u4.u2.we1, synchronously reset by !\rst_i
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 23 outputs.

3.32.84.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.84.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               BUF cells:       23
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       23
Removing temp directory.

3.32.85. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$31593$flatten\u4.\u2.$verific$n1271$8150, synchronously reset by !\rst_i
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 8 outputs.

3.32.85.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.85.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        8
Removing temp directory.

3.32.86. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$31618$u4.u2.we2, synchronously reset by !\rst_i
Extracted 154 gates and 212 wires to a netlist network with 58 inputs and 83 outputs.

3.32.86.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.86.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               NOT cells:       66
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:              NAND cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:              XNOR cells:       25
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       71
ABC RESULTS:           input signals:       58
ABC RESULTS:          output signals:       83
Removing temp directory.

3.32.87. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$32718$auto$opt_dff.cc:194:make_patterns_logic$9440, synchronously reset by !\rst_i
Extracted 101 gates and 139 wires to a netlist network with 38 inputs and 33 outputs.

3.32.87.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.87.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       64
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:        internal signals:       68
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.88. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35727$lo271, synchronously reset by $abc$35727$lo272
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 12 outputs.

3.32.88.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.88.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               AND cells:        9
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               XOR cells:       10
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.89. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by !$abc$34637$auto$simplemap.cc:257:simplemap_eqne$16859
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 7 outputs.

3.32.89.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.89.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        7
Removing temp directory.

3.32.90. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 487 gates and 864 wires to a netlist network with 377 inputs and 158 outputs.

3.32.90.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 132 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.90.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      132
ABC RESULTS:               NOT cells:       37
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:                OR cells:       28
ABC RESULTS:               XOR cells:       56
ABC RESULTS:            ANDNOT cells:       19
ABC RESULTS:               NOR cells:       64
ABC RESULTS:               AND cells:       71
ABC RESULTS:              NAND cells:       34
ABC RESULTS:               MUX cells:       42
ABC RESULTS:               BUF cells:       97
ABC RESULTS:        internal signals:      329
ABC RESULTS:           input signals:      377
ABC RESULTS:          output signals:      158
Removing temp directory.

3.32.91. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34647$auto$opt_dff.cc:219:make_patterns_logic$9938, synchronously reset by $abc$34647$auto$opt_dff.cc:253:combine_resets$9909
Extracted 124 gates and 167 wires to a netlist network with 42 inputs and 28 outputs.

3.32.91.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.91.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       15
ABC RESULTS:               NOT cells:       13
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:                OR cells:       16
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               MUX cells:        2
ABC RESULTS:              NAND cells:       12
ABC RESULTS:            ANDNOT cells:       12
ABC RESULTS:               AND cells:       35
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       97
ABC RESULTS:           input signals:       42
ABC RESULTS:          output signals:       28
Removing temp directory.

3.32.92. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34410$u1.u0.data_valid_d, synchronously reset by $abc$34410$u1.u0.crc16_clr
Extracted 64 gates and 87 wires to a netlist network with 23 inputs and 12 outputs.

3.32.92.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.92.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       16
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               AND cells:        8
ABC RESULTS:               XOR cells:        9
ABC RESULTS:              XNOR cells:       16
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:       52
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.93. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34072$auto$opt_dff.cc:194:make_patterns_logic$9791, synchronously reset by !\rst_i
Extracted 80 gates and 98 wires to a netlist network with 17 inputs and 9 outputs.

3.32.93.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.93.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       14
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               AND cells:       12
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:                OR cells:        4
ABC RESULTS:               XOR cells:        6
ABC RESULTS:               NOT cells:       11
ABC RESULTS:               NOR cells:        9
ABC RESULTS:               MUX cells:       11
ABC RESULTS:        internal signals:       72
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.94. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$41907$abc$34410$u1.u0.data_valid_d
Extracted 24 gates and 32 wires to a netlist network with 8 inputs and 8 outputs.

3.32.94.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 24 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.94.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       24
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.32.95. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35727$u1.u2.fill_buf1
Extracted 49 gates and 84 wires to a netlist network with 35 inputs and 17 outputs.

3.32.95.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.95.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       17
Removing temp directory.

3.32.96. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$31190$u4.u1.we1, synchronously reset by !\rst_i
Extracted 21 gates and 41 wires to a netlist network with 20 inputs and 20 outputs.

3.32.96.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.96.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               AND cells:        7
ABC RESULTS:               BUF cells:       23
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       20
Removing temp directory.

3.32.97. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33955$auto$opt_dff.cc:219:make_patterns_logic$9812
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 9 outputs.

3.32.97.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 8 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.97.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.98. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$28373$auto$opt_dff.cc:253:combine_resets$28271
Extracted 44 gates and 96 wires to a netlist network with 52 inputs and 10 outputs.

3.32.98.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.98.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               NOR cells:        3
ABC RESULTS:                OR cells:        4
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:              NAND cells:       17
ABC RESULTS:               AND cells:       14
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       34
ABC RESULTS:           input signals:       52
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.99. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$28406$auto$opt_dff.cc:253:combine_resets$28189
Extracted 487 gates and 893 wires to a netlist network with 406 inputs and 29 outputs.

3.32.99.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.99.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       28
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOR cells:        8
ABC RESULTS:             ORNOT cells:       52
ABC RESULTS:               MUX cells:      238
ABC RESULTS:                OR cells:       22
ABC RESULTS:               AND cells:       91
ABC RESULTS:              NAND cells:      174
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:      458
ABC RESULTS:           input signals:      406
ABC RESULTS:          output signals:       29
Removing temp directory.

3.32.100. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$28804$auto$opt_dff.cc:194:make_patterns_logic$9969, synchronously reset by $abc$28804$auto$opt_dff.cc:253:combine_resets$28173
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 7 outputs.

3.32.100.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.100.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        7
Removing temp directory.

3.32.101. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$28804$auto$opt_dff.cc:194:make_patterns_logic$9969, synchronously reset by !$abc$28823$flatten\u0.$verific$n42$8542
Extracted 48 gates and 73 wires to a netlist network with 25 inputs and 8 outputs.

3.32.101.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.101.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        6
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        7
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       40
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:        8
Removing temp directory.

3.32.102. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$28900$auto$opt_dff.cc:253:combine_resets$28164
Extracted 36 gates and 53 wires to a netlist network with 17 inputs and 7 outputs.

3.32.102.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.102.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:                OR cells:        6
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               AND cells:        3
ABC RESULTS:               NOR cells:        9
ABC RESULTS:        internal signals:       29
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        7
Removing temp directory.

3.32.103. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$28923$auto$rtlil.cc:2371:ReduceOr$10016
Extracted 26 gates and 43 wires to a netlist network with 17 inputs and 10 outputs.

3.32.103.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.103.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        6
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               AND cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:                OR cells:        3
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.104. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$28953$auto$opt_dff.cc:219:make_patterns_logic$9473, synchronously reset by $abc$37758$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.32.104.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.104.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.105. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28961$auto$opt_dff.cc:194:make_patterns_logic$9669, synchronously reset by !\rst_i
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 5 outputs.

3.32.105.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.105.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.106. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28971$flatten\u4.$verific$n286$3819, synchronously reset by !\rst_i
Extracted 14 gates and 28 wires to a netlist network with 14 inputs and 12 outputs.

3.32.106.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.106.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.107. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$lo086, synchronously reset by $abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 2 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.32.107.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.107.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.108. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$29087$auto$opt_dff.cc:219:make_patterns_logic$9555, synchronously reset by $abc$38147$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.32.108.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.108.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.109. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$29095$auto$opt_dff.cc:219:make_patterns_logic$9552, synchronously reset by $abc$38147$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.32.109.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.109.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.110. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$29102$auto$opt_dff.cc:194:make_patterns_logic$9580, synchronously reset by !\rst_i
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.32.110.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.110.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.111. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$29112$auto$opt_dff.cc:219:make_patterns_logic$9616, synchronously reset by $abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 7 gates and 16 wires to a netlist network with 8 inputs and 6 outputs.

3.32.111.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.111.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        6
Removing temp directory.

3.32.112. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$35727$lo214, synchronously reset by $abc$35727$flatten\u0.\u0.$verific$n318$8682
Extracted 33 gates and 35 wires to a netlist network with 2 inputs and 11 outputs.

3.32.112.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.112.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        6
ABC RESULTS:               XOR cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:               NOT cells:        7
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:       11
Removing temp directory.

3.32.113. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37771$abc$29120$auto$opt_dff.cc:219:make_patterns_logic$9613, synchronously reset by $abc$43180$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.32.113.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.113.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.114. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$29127$auto$opt_dff.cc:219:make_patterns_logic$9628, synchronously reset by $abc$43180$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 6 gates and 14 wires to a netlist network with 7 inputs and 5 outputs.

3.32.114.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.114.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.115. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$29134$auto$opt_dff.cc:219:make_patterns_logic$9625, synchronously reset by $abc$43180$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 11 gates and 23 wires to a netlist network with 11 inputs and 5 outputs.

3.32.115.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.115.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.116. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$29141$auto$opt_dff.cc:219:make_patterns_logic$9622, synchronously reset by $abc$43180$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 4 outputs.

3.32.116.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.116.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.117. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$29148$auto$opt_dff.cc:219:make_patterns_logic$9619, synchronously reset by $abc$43180$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 5 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.32.117.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.117.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.118. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$29155$auto$opt_dff.cc:194:make_patterns_logic$9653, synchronously reset by !\rst_i
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.32.118.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.118.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.119. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$lo006, synchronously reset by $abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.32.119.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.119.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.120. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$lo087, synchronously reset by $abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 2 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.32.120.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.120.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.121. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$lo081, synchronously reset by $abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 2 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.32.121.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.121.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.122. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$29178$u0.u0.bit_stuff_on, synchronously reset by $abc$29178$u0.u0.bit_stuff_off
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 3 outputs.

3.32.122.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.122.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.123. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$abc$35110$u4.attach, synchronously reset by $abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.32.123.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.123.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.124. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$abc$35110$u4.deattach, synchronously reset by $abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.32.124.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.124.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.125. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$abc$35110$u4.suspend_start, synchronously reset by $abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 2 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.32.125.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.125.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.126. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$abc$35110$u4.suspend_end, synchronously reset by $abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 2 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.32.126.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.126.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.127. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29003$flatten\u4.$verific$n342$3822, synchronously reset by !\rst_i
Extracted 47 gates and 81 wires to a netlist network with 34 inputs and 34 outputs.

3.32.127.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.127.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               AND cells:       10
ABC RESULTS:            ANDNOT cells:        9
ABC RESULTS:               BUF cells:       26
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       34
Removing temp directory.

3.32.128. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$lo070, synchronously reset by $abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 2 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.32.128.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.128.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.129. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$abc$29649$auto$opt_dff.cc:194:make_patterns_logic$9648, synchronously reset by !\rst_i
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.32.129.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.129.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.32.130. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$abc$29654$auto$opt_dff.cc:194:make_patterns_logic$9600, synchronously reset by !\rst_i
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

3.32.130.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.130.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.32.131. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$29211$auto$opt_dff.cc:194:make_patterns_logic$9693
Extracted 533 gates and 913 wires to a netlist network with 380 inputs and 223 outputs.

3.32.131.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 92 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.131.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       92
ABC RESULTS:               NOT cells:       16
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              XNOR cells:       34
ABC RESULTS:               XOR cells:       22
ABC RESULTS:               MUX cells:      165
ABC RESULTS:             ORNOT cells:       77
ABC RESULTS:              NAND cells:      134
ABC RESULTS:                OR cells:       85
ABC RESULTS:               AND cells:      148
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:      310
ABC RESULTS:           input signals:      380
ABC RESULTS:          output signals:      223
Removing temp directory.

3.32.132. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29659$auto$opt_dff.cc:194:make_patterns_logic$9636, synchronously reset by !\rst_i
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.32.132.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.132.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.133. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$29823$flatten\u4.\u0.$verific$n1271$8150, synchronously reset by !\rst_i
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 9 outputs.

3.32.133.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.133.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.134. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$29665$auto$opt_dff.cc:194:make_patterns_logic$9640, synchronously reset by !$abc$30331$lo13
Extracted 136 gates and 179 wires to a netlist network with 43 inputs and 63 outputs.

3.32.134.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.134.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       24
ABC RESULTS:               NOT cells:       24
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               AND cells:       10
ABC RESULTS:                OR cells:       13
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               XOR cells:       20
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              XNOR cells:       18
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       73
ABC RESULTS:           input signals:       43
ABC RESULTS:          output signals:       63
Removing temp directory.

3.32.135. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$29841$auto$opt_dff.cc:219:make_patterns_logic$9610, synchronously reset by $abc$43180$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 4 outputs.

3.32.135.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.135.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.136. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$29848$u4.u0.we2, synchronously reset by !\rst_i
Extracted 151 gates and 209 wires to a netlist network with 58 inputs and 85 outputs.

3.32.136.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.136.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               AND cells:        2
ABC RESULTS:               NOT cells:       68
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:              NAND cells:        8
ABC RESULTS:              XNOR cells:       21
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       66
ABC RESULTS:           input signals:       58
ABC RESULTS:          output signals:       85
Removing temp directory.

3.32.137. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$30011$auto$opt_dff.cc:194:make_patterns_logic$9659, synchronously reset by !\rst_i
Extracted 101 gates and 139 wires to a netlist network with 38 inputs and 33 outputs.

3.32.137.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.137.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       64
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:        internal signals:       68
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.138. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$30152$auto$opt_dff.cc:194:make_patterns_logic$9663, synchronously reset by !\rst_i
Extracted 130 gates and 197 wires to a netlist network with 67 inputs and 33 outputs.

3.32.138.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.138.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               NOT cells:       64
ABC RESULTS:        internal signals:       97
ABC RESULTS:           input signals:       67
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.139. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$30283$u4.u0.we1, synchronously reset by !\rst_i
Extracted 25 gates and 51 wires to a netlist network with 26 inputs and 25 outputs.

3.32.139.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.139.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       10
ABC RESULTS:               BUF cells:       24
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       25
Removing temp directory.

3.32.140. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$abc$30477$auto$opt_dff.cc:194:make_patterns_logic$9575, synchronously reset by !\rst_i
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.32.140.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.140.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.32.141. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$abc$30482$auto$opt_dff.cc:194:make_patterns_logic$9527, synchronously reset by !\rst_i
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

3.32.141.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.141.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.32.142. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$30331$u4.u0.we0, synchronously reset by !\rst_i
Extracted 102 gates and 179 wires to a netlist network with 77 inputs and 74 outputs.

3.32.142.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.142.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       25
ABC RESULTS:               NOT cells:        9
ABC RESULTS:               MUX cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               AND cells:       15
ABC RESULTS:               NOR cells:        4
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:                OR cells:        4
ABC RESULTS:               XOR cells:       20
ABC RESULTS:               BUF cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       77
ABC RESULTS:          output signals:       74
Removing temp directory.

3.32.143. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30487$auto$opt_dff.cc:194:make_patterns_logic$9563, synchronously reset by !\rst_i
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.32.143.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.143.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.144. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$30687$flatten\u4.\u1.$verific$n1271$8150, synchronously reset by !\rst_i
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 9 outputs.

3.32.144.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.144.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.145. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$30493$auto$opt_dff.cc:194:make_patterns_logic$9567, synchronously reset by !$abc$39084$lo17
Extracted 163 gates and 228 wires to a netlist network with 65 inputs and 91 outputs.

3.32.145.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.145.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       24
ABC RESULTS:               NOT cells:       24
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:       17
ABC RESULTS:               XOR cells:       37
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               AND cells:       12
ABC RESULTS:              XNOR cells:       19
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:       72
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       91
Removing temp directory.

3.32.146. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$30705$auto$opt_dff.cc:219:make_patterns_logic$9537, synchronously reset by $abc$38147$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.32.146.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.146.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.147. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$30712$u4.u1.we2, synchronously reset by !\rst_i
Extracted 140 gates and 188 wires to a netlist network with 48 inputs and 75 outputs.

3.32.147.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.147.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               AND cells:        3
ABC RESULTS:               NOT cells:       69
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:              XNOR cells:       12
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       65
ABC RESULTS:           input signals:       48
ABC RESULTS:          output signals:       75
Removing temp directory.

3.32.148. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$30856$auto$opt_dff.cc:194:make_patterns_logic$9586, synchronously reset by !\rst_i
Extracted 101 gates and 139 wires to a netlist network with 38 inputs and 33 outputs.

3.32.148.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.148.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       64
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:        internal signals:       68
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.149. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i
Extracted 1700 gates and 2616 wires to a netlist network with 916 inputs and 687 outputs.

3.32.149.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 332 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.149.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      332
ABC RESULTS:               NOT cells:      101
ABC RESULTS:               XOR cells:       58
ABC RESULTS:              XNOR cells:       42
ABC RESULTS:              NAND cells:      166
ABC RESULTS:             ORNOT cells:       32
ABC RESULTS:               MUX cells:      270
ABC RESULTS:               NOR cells:      120
ABC RESULTS:            ANDNOT cells:       92
ABC RESULTS:                OR cells:       89
ABC RESULTS:               AND cells:      360
ABC RESULTS:               BUF cells:      336
ABC RESULTS:        internal signals:     1013
ABC RESULTS:           input signals:      916
ABC RESULTS:          output signals:      687
Removing temp directory.

yosys> abc -dff

3.33. Executing ABC pass (technology mapping using ABC).

3.33.1. Summary of detected clock domains:
  6 cells in clk=\phy_clk_pad_i, en=$abc$37732$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9400, arst={ }, srst=$abc$37732$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
  5 cells in clk=\phy_clk_pad_i, en=$abc$37740$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9403, arst={ }, srst=$abc$37732$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
  13 cells in clk=\phy_clk_pad_i, en=$abc$37747$abc$33746$auto$opt_dff.cc:194:make_patterns_logic$9795, arst={ }, srst=!\rst_i
  6 cells in clk=\phy_clk_pad_i, en=$abc$37758$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9470, arst={ }, srst=$abc$37758$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
  4 cells in clk=\phy_clk_pad_i, en=$abc$37766$abc$34495$auto$opt_dff.cc:194:make_patterns_logic$9874, arst={ }, srst=!\rst_i
  8 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$37771$abc$33637$auto$opt_dff.cc:253:combine_resets$9754
  11 cells in clk=\phy_clk_pad_i, en=$abc$37782$abc$33644$auto$opt_dff.cc:194:make_patterns_logic$9734, arst={ }, srst=!\rst_i
  5 cells in clk=\phy_clk_pad_i, en=$abc$37795$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9479, arst={ }, srst=$abc$37758$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
  5 cells in clk=\phy_clk_pad_i, en=$abc$37802$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9397, arst={ }, srst=$abc$37732$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
  3 cells in clk=\phy_clk_pad_i, en=$abc$37869$abc$34500$auto$opt_dff.cc:194:make_patterns_logic$9878, arst={ }, srst=!\rst_i
  15 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$37875$abc$34155$auto$opt_dff.cc:253:combine_resets$9862
  2 cells in clk=\clk_i, en=\resume_req_i, arst={ }, srst=$abc$41201$abc$35104$auto$opt_dff.cc:253:combine_resets$9372
  11 cells in clk=\phy_clk_pad_i, en=$abc$37894$abc$35067$u0.u0.suspend_set, arst={ }, srst=$abc$41201$abc$35067$u0.u0.suspend_clr
  6 cells in clk=\phy_clk_pad_i, en=$abc$37907$abc$35727$u0.u0.attached_set, arst={ }, srst=!$abc$37907$abc$35057$auto$simplemap.cc:257:simplemap_eqne$11788
  9 cells in clk=\phy_clk_pad_i, en=$abc$37918$abc$35033$u0.u0.xcv_set_hs, arst={ }, srst=$abc$37918$abc$35033$u0.u0.xcv_set_fs
  5 cells in clk=\phy_clk_pad_i, en=$abc$37930$abc$35026$u0.u0.idle_long_set, arst={ }, srst=$abc$37930$abc$35026$auto$opt_dff.cc:253:combine_resets$9951
  5 cells in clk=\phy_clk_pad_i, en=$abc$37937$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9482, arst={ }, srst=$abc$37758$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
  4 cells in clk=\phy_clk_pad_i, en=$abc$37944$abc$31611$auto$opt_dff.cc:219:make_patterns_logic$9464, arst={ }, srst=$abc$37758$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
  39 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$37961$abc$33839$auto$rtlil.cc:2547:NotGate$27403
  22 cells in clk=\phy_clk_pad_i, en=!$abc$37999$abc$35086$auto$rtlil.cc:2547:NotGate$27581, arst={ }, srst=$abc$37999$abc$35086$u0.u0.mode_set_fs
  4 cells in clk=\phy_clk_pad_i, en=$abc$38419$abc$34290$u1.u1.crc16_clr, arst={ }, srst=$abc$38025$abc$34372$auto$opt_dff.cc:253:combine_resets$9840
  3 cells in clk=\phy_clk_pad_i, en=$abc$38030$abc$35727$auto$opt_dff.cc:194:make_patterns_logic$9866, arst={ }, srst=!\rst_i
  3 cells in clk=\phy_clk_pad_i, en=$abc$37771$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9394, arst={ }, srst=$abc$37732$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
  32 cells in clk=\phy_clk_pad_i, en=$abc$38041$abc$34947$flatten\u0.\u0.$verific$n165$8660, arst={ }, srst=$abc$38041$abc$34947$flatten\u0.\u0.$verific$n154$8658
  6 cells in clk=\phy_clk_pad_i, en=$abc$38147$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9546, arst={ }, srst=$abc$38147$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
  3 cells in clk=\phy_clk_pad_i, en=$abc$38203$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9543, arst={ }, srst=$abc$38147$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
  5 cells in clk=\phy_clk_pad_i, en=$abc$38270$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9549, arst={ }, srst=$abc$38147$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
  8 cells in clk=\phy_clk_pad_i, en=$abc$38277$abc$35047$u0.u0.fs_term_on, arst={ }, srst=$abc$38277$abc$35047$u0.u0.fs_term_off
  14 cells in clk=\phy_clk_pad_i, en=$abc$38285$abc$34767$u0.u0.chirp_cnt_inc, arst={ }, srst=!$abc$38285$abc$34767$auto$rtlil.cc:2464:Mux$10144[10]
  12 cells in clk=\phy_clk_pad_i, en=$abc$38135$abc$33657$auto$opt_dff.cc:194:make_patterns_logic$9739, arst={ }, srst=!\rst_i
  4 cells in clk=\phy_clk_pad_i, en=$abc$38301$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9406, arst={ }, srst=$abc$37732$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
  8 cells in clk=\phy_clk_pad_i, en=$abc$38308$abc$33305$auto$opt_dff.cc:194:make_patterns_logic$9434, arst={ }, srst=!\rst_i
  3 cells in clk=\phy_clk_pad_i, en=$abc$38318$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9476, arst={ }, srst=$abc$37758$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
  2 cells in clk=\phy_clk_pad_i, en=$abc$37771$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9467, arst={ }, srst=$abc$37758$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
  28 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$38210$lo0
  30 cells in clk=\phy_clk_pad_i, en=$abc$38091$abc$34378$u1.u0.token_le_2, arst={ }, srst={ }
  29 cells in clk=\phy_clk_pad_i, en=$abc$38358$abc$34261$auto$opt_dff.cc:219:make_patterns_logic$9853, arst={ }, srst=!\rst_i
  27 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$45430$lo267
  79 cells in clk=\phy_clk_pad_i, en=$abc$38419$abc$34290$u1.u1.crc16_add, arst={ }, srst=$abc$38419$abc$34290$u1.u1.crc16_clr
  18 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$38504$abc$34476$auto$opt_dff.cc:253:combine_resets$9898
  27 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$38523$abc$35727$flatten\u0.\u0.$verific$n266$8679
  14 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$38583$abc$33607$auto$opt_dff.cc:253:combine_resets$9802
  4 cells in clk=\clk_i, en=$abc$38600$abc$32344$auto$opt_dff.cc:194:make_patterns_logic$9417, arst={ }, srst=!\rst_i
  2 cells in clk=\phy_clk_pad_i, en=$abc$38606$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9409, arst={ }, srst=$abc$37732$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
  3 cells in clk=\clk_i, en=$abc$41201$abc$32339$auto$opt_dff.cc:194:make_patterns_logic$9381, arst={ }, srst=!\rst_i
  2 cells in clk=\phy_clk_pad_i, en=$abc$38615$abc$32544$auto$opt_dff.cc:219:make_patterns_logic$9391, arst={ }, srst=$abc$37732$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
  2 cells in clk=\phy_clk_pad_i, en=$abc$37771$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9540, arst={ }, srst=$abc$38147$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
  1 cells in clk=\clk_i, en=$abc$41201$abc$31419$auto$opt_dff.cc:194:make_patterns_logic$9502, arst={ }, srst=!\rst_i
  3 cells in clk=\clk_i, en=$abc$41201$abc$31424$auto$opt_dff.cc:194:make_patterns_logic$9454, arst={ }, srst=!\rst_i
  12 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$38766$abc$33624$auto$simplemap.cc:257:simplemap_eqne$16017
  15 cells in clk=\phy_clk_pad_i, en=$abc$45430$lo273, arst={ }, srst=$abc$38779$abc$33400$auto$opt_dff.cc:253:combine_resets$9892
  66 cells in clk=\phy_clk_pad_i, en=$abc$38795$abc$33681$auto$opt_dff.cc:219:make_patterns_logic$9781, arst={ }, srst=!\rst_i
  10 cells in clk=\phy_clk_pad_i, en=$abc$38862$abc$33254$auto$opt_dff.cc:219:make_patterns_logic$9833, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$39039$abc$28961$flatten\u4.$verific$n222$3805, arst={ }, srst={ }
  2 cells in clk=\clk_i, en=$abc$41201$abc$32334$auto$opt_dff.cc:194:make_patterns_logic$9429, arst={ }, srst=!\rst_i
  10 cells in clk=\phy_clk_pad_i, en=$abc$39057$abc$33227$auto$opt_dff.cc:219:make_patterns_logic$9826, arst={ }, srst={ }
  157 cells in clk=\phy_clk_pad_i, en=$abc$39084$abc$31242$u4.u1.we0, arst={ }, srst=!\rst_i
  15 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$39378$abc$33463$flatten\u0.\u0.$verific$n120$8654
  36 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$45430$lo179
  11 cells in clk=\phy_clk_pad_i, en=$abc$39438$abc$32526$flatten\u4.\u3.$verific$n1271$8150, arst={ }, srst=!\rst_i
  172 cells in clk=\phy_clk_pad_i, en=$abc$39456$abc$32350$auto$opt_dff.cc:194:make_patterns_logic$9421, arst={ }, srst=!$abc$40131$lo14
  154 cells in clk=\phy_clk_pad_i, en=$abc$39620$abc$32167$u4.u2.we0, arst={ }, srst=!\rst_i
  3 cells in clk=\clk_i, en=$abc$39783$abc$31429$auto$opt_dff.cc:194:make_patterns_logic$9490, arst={ }, srst=!\rst_i
  49 cells in clk=\phy_clk_pad_i, en=$abc$39789$abc$33757$u1.u2.fill_buf0, arst={ }, srst={ }
  11 cells in clk=\phy_clk_pad_i, en=$abc$39871$abc$33200$auto$opt_dff.cc:219:make_patterns_logic$9819, arst={ }, srst={ }
  131 cells in clk=\phy_clk_pad_i, en=$abc$39898$abc$32857$auto$opt_dff.cc:194:make_patterns_logic$9444, arst={ }, srst=!\rst_i
  8 cells in clk=\phy_clk_pad_i, en=$abc$37951$abc$34251$auto$opt_dff.cc:194:make_patterns_logic$9507, arst={ }, srst=!\rst_i
  102 cells in clk=\phy_clk_pad_i, en=$abc$40029$abc$31781$auto$opt_dff.cc:194:make_patterns_logic$9513, arst={ }, srst=!\rst_i
  161 cells in clk=\phy_clk_pad_i, en=$abc$40131$abc$33043$u4.u3.we0, arst={ }, srst=!\rst_i
  25 cells in clk=\phy_clk_pad_i, en=$abc$40388$abc$32988$u4.u3.we1, arst={ }, srst=!\rst_i
  131 cells in clk=\phy_clk_pad_i, en=$abc$39247$abc$31027$auto$opt_dff.cc:194:make_patterns_logic$9590, arst={ }, srst=!\rst_i
  100 cells in clk=\phy_clk_pad_i, en=$abc$45430$lo155, arst={ }, srst=$abc$40431$abc$33607$auto$opt_dff.cc:253:combine_resets$9786
  90 cells in clk=\phy_clk_pad_i, en=$abc$40531$abc$33483$auto$opt_dff.cc:219:make_patterns_logic$9730, arst={ }, srst=$abc$40531$abc$33483$auto$opt_dff.cc:253:combine_resets$9717
  23 cells in clk=\phy_clk_pad_i, en=$abc$45430$lo272, arst={ }, srst=!\rst_i
  145 cells in clk=\phy_clk_pad_i, en=$abc$40667$abc$32552$u4.u3.we2, arst={ }, srst=!\rst_i
  29 cells in clk=\phy_clk_pad_i, en=$abc$40825$abc$32115$u4.u2.we1, arst={ }, srst=!\rst_i
  7 cells in clk=\phy_clk_pad_i, en=$abc$40873$abc$31593$flatten\u4.\u2.$verific$n1271$8150, arst={ }, srst=!\rst_i
  142 cells in clk=\phy_clk_pad_i, en=$abc$40890$abc$31618$u4.u2.we2, arst={ }, srst=!\rst_i
  45 cells in clk=\phy_clk_pad_i, en=$abc$45430$lo271, arst={ }, srst=$abc$45430$lo272
  9 cells in clk=\clk_i, en={ }, arst={ }, srst=!$abc$41191$abc$34637$auto$simplemap.cc:257:simplemap_eqne$16859
  121 cells in clk=\phy_clk_pad_i, en=$abc$41787$abc$34647$auto$opt_dff.cc:219:make_patterns_logic$9938, arst={ }, srst=$abc$41787$abc$34647$auto$opt_dff.cc:253:combine_resets$9909
  61 cells in clk=\phy_clk_pad_i, en=$abc$41907$abc$34410$u1.u0.data_valid_d, arst={ }, srst=$abc$41907$abc$34410$u1.u0.crc16_clr
  102 cells in clk=\phy_clk_pad_i, en=$abc$41042$abc$32718$auto$opt_dff.cc:194:make_patterns_logic$9440, arst={ }, srst=!\rst_i
  82 cells in clk=\phy_clk_pad_i, en=$abc$41975$abc$34072$auto$opt_dff.cc:194:make_patterns_logic$9791, arst={ }, srst=!\rst_i
  26 cells in clk=\phy_clk_pad_i, en=$abc$38551$abc$34605$u1.u0.pid_ld_en, arst={ }, srst=!\rst_i
  24 cells in clk=\phy_clk_pad_i, en=$abc$41907$abc$34410$u1.u0.data_valid_d, arst={ }, srst={ }
  27 cells in clk=\phy_clk_pad_i, en=$abc$42197$abc$31190$u4.u1.we1, arst={ }, srst=!\rst_i
  11 cells in clk=\phy_clk_pad_i, en=$abc$42242$abc$33955$auto$opt_dff.cc:219:make_patterns_logic$9812, arst={ }, srst={ }
  79 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$42269$abc$28373$auto$opt_dff.cc:253:combine_resets$28271
  16 cells in clk=\phy_clk_pad_i, en=$abc$43006$abc$28804$auto$opt_dff.cc:194:make_patterns_logic$9969, arst={ }, srst=$abc$42988$abc$28804$auto$opt_dff.cc:253:combine_resets$28173
  39 cells in clk=\phy_clk_pad_i, en=$abc$43006$abc$28804$auto$opt_dff.cc:194:make_patterns_logic$9969, arst={ }, srst=!$abc$43006$abc$28823$flatten\u0.$verific$n42$8542
  33 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$43051$abc$28900$auto$opt_dff.cc:253:combine_resets$28164
  46 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=!\rst_i
  39 cells in clk=\phy_clk_pad_i, en=$abc$37809$abc$34505$u1.u0.token_le_1, arst={ }, srst={ }
  25 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$43085$abc$28923$auto$rtlil.cc:2371:ReduceOr$10016
  145 cells in clk=\phy_clk_pad_i, en=$abc$38889$abc$31435$auto$opt_dff.cc:194:make_patterns_logic$9494, arst={ }, srst=!$abc$39620$lo08
  2 cells in clk=\phy_clk_pad_i, en=$abc$43112$abc$28953$auto$opt_dff.cc:219:make_patterns_logic$9473, arst={ }, srst=$abc$37758$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
  6 cells in clk=\clk_i, en=$abc$43117$abc$28961$auto$opt_dff.cc:194:make_patterns_logic$9669, arst={ }, srst=!\rst_i
  4 cells in clk=\clk_i, en=$abc$41201$lo086, arst={ }, srst=$abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  2 cells in clk=\phy_clk_pad_i, en=$abc$43160$abc$29087$auto$opt_dff.cc:219:make_patterns_logic$9555, arst={ }, srst=$abc$38147$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
  2 cells in clk=\phy_clk_pad_i, en=$abc$43165$abc$29095$auto$opt_dff.cc:219:make_patterns_logic$9552, arst={ }, srst=$abc$38147$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
  9 cells in clk=\phy_clk_pad_i, en=$abc$43170$abc$29102$auto$opt_dff.cc:194:make_patterns_logic$9580, arst={ }, srst=!\rst_i
  6 cells in clk=\phy_clk_pad_i, en=$abc$43180$abc$29112$auto$opt_dff.cc:219:make_patterns_logic$9616, arst={ }, srst=$abc$43180$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
  33 cells in clk=\phy_clk_pad_i, en=$abc$45430$lo216, arst={ }, srst=$abc$43189$abc$35727$flatten\u0.\u0.$verific$n318$8682
  4 cells in clk=\phy_clk_pad_i, en=$abc$37771$abc$29120$auto$opt_dff.cc:219:make_patterns_logic$9613, arst={ }, srst=$abc$43180$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
  5 cells in clk=\phy_clk_pad_i, en=$abc$43229$abc$29127$auto$opt_dff.cc:219:make_patterns_logic$9628, arst={ }, srst=$abc$43180$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
  3 cells in clk=\phy_clk_pad_i, en=$abc$43237$abc$29134$auto$opt_dff.cc:219:make_patterns_logic$9625, arst={ }, srst=$abc$43180$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
  4 cells in clk=\phy_clk_pad_i, en=$abc$43251$abc$29141$auto$opt_dff.cc:219:make_patterns_logic$9622, arst={ }, srst=$abc$43180$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
  23 cells in clk=\clk_i, en=$abc$43126$abc$28971$flatten\u4.$verific$n286$3819, arst={ }, srst=!\rst_i
  5 cells in clk=\phy_clk_pad_i, en=$abc$43258$abc$29148$auto$opt_dff.cc:219:make_patterns_logic$9619, arst={ }, srst=$abc$43180$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
  9 cells in clk=\phy_clk_pad_i, en=$abc$43265$abc$29155$auto$opt_dff.cc:194:make_patterns_logic$9653, arst={ }, srst=!\rst_i
  4 cells in clk=\clk_i, en=$abc$41201$lo006, arst={ }, srst=$abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  4 cells in clk=\clk_i, en=$abc$41201$lo087, arst={ }, srst=$abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  4 cells in clk=\clk_i, en=$abc$41201$lo081, arst={ }, srst=$abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  5 cells in clk=\phy_clk_pad_i, en=$abc$43291$abc$29178$u0.u0.bit_stuff_on, arst={ }, srst=$abc$43291$abc$29178$u0.u0.bit_stuff_off
  4 cells in clk=\clk_i, en=$abc$41201$abc$35110$u4.attach, arst={ }, srst=$abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  4 cells in clk=\clk_i, en=$abc$41201$abc$35110$u4.deattach, arst={ }, srst=$abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  4 cells in clk=\clk_i, en=$abc$41201$abc$35110$u4.suspend_start, arst={ }, srst=$abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  4 cells in clk=\clk_i, en=$abc$41201$abc$35110$u4.suspend_end, arst={ }, srst=$abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  4 cells in clk=\clk_i, en=$abc$41201$lo070, arst={ }, srst=$abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  1 cells in clk=\clk_i, en=$abc$41201$abc$29649$auto$opt_dff.cc:194:make_patterns_logic$9648, arst={ }, srst=!\rst_i
  33 cells in clk=\clk_i, en=$abc$43320$abc$29003$flatten\u4.$verific$n342$3822, arst={ }, srst=!\rst_i
  2 cells in clk=\clk_i, en=$abc$41201$abc$29654$auto$opt_dff.cc:194:make_patterns_logic$9600, arst={ }, srst=!\rst_i
  3 cells in clk=\clk_i, en=$abc$44204$abc$29659$auto$opt_dff.cc:194:make_patterns_logic$9636, arst={ }, srst=!\rst_i
  9 cells in clk=\phy_clk_pad_i, en=$abc$44210$abc$29823$flatten\u4.\u0.$verific$n1271$8150, arst={ }, srst=!\rst_i
  848 cells in clk=\phy_clk_pad_i, en=$abc$43407$abc$29211$auto$opt_dff.cc:194:make_patterns_logic$9693, arst={ }, srst={ }
  148 cells in clk=\phy_clk_pad_i, en=$abc$44228$abc$29665$auto$opt_dff.cc:194:make_patterns_logic$9640, arst={ }, srst=!$abc$44830$lo09
  4 cells in clk=\phy_clk_pad_i, en=$abc$44378$abc$29841$auto$opt_dff.cc:219:make_patterns_logic$9610, arst={ }, srst=$abc$43180$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
  140 cells in clk=\phy_clk_pad_i, en=$abc$44385$abc$29848$u4.u0.we2, arst={ }, srst=!\rst_i
  102 cells in clk=\phy_clk_pad_i, en=$abc$44539$abc$30011$auto$opt_dff.cc:194:make_patterns_logic$9659, arst={ }, srst=!\rst_i
  131 cells in clk=\phy_clk_pad_i, en=$abc$44641$abc$30152$auto$opt_dff.cc:194:make_patterns_logic$9663, arst={ }, srst=!\rst_i
  2 cells in clk=\clk_i, en=$abc$41201$abc$30477$auto$opt_dff.cc:194:make_patterns_logic$9575, arst={ }, srst=!\rst_i
  488 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  102 cells in clk=\phy_clk_pad_i, en=$abc$45328$abc$30856$auto$opt_dff.cc:194:make_patterns_logic$9586, arst={ }, srst=!\rst_i
  20 cells in clk=\phy_clk_pad_i, en=$abc$44772$abc$30283$u4.u0.we1, arst={ }, srst=!\rst_i
  2 cells in clk=\clk_i, en=$abc$41201$abc$30482$auto$opt_dff.cc:194:make_patterns_logic$9527, arst={ }, srst=!\rst_i
  3 cells in clk=\clk_i, en=$abc$44977$abc$30487$auto$opt_dff.cc:194:make_patterns_logic$9563, arst={ }, srst=!\rst_i
  11 cells in clk=\phy_clk_pad_i, en=$abc$44983$abc$30687$flatten\u4.\u1.$verific$n1271$8150, arst={ }, srst=!\rst_i
  153 cells in clk=\phy_clk_pad_i, en=$abc$44830$abc$30331$u4.u0.we0, arst={ }, srst=!\rst_i
  49 cells in clk=\phy_clk_pad_i, en=$abc$42115$abc$35727$u1.u2.fill_buf1, arst={ }, srst={ }
  181 cells in clk=\phy_clk_pad_i, en=$abc$45001$abc$30493$auto$opt_dff.cc:194:make_patterns_logic$9567, arst={ }, srst=!$abc$39084$lo17
  2 cells in clk=\phy_clk_pad_i, en=$abc$45179$abc$30705$auto$opt_dff.cc:219:make_patterns_logic$9537, arst={ }, srst=$abc$38147$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
  148 cells in clk=\phy_clk_pad_i, en=$abc$45184$abc$30712$u4.u1.we2, arst={ }, srst=!\rst_i
  64 cells in clk=\phy_clk_pad_i, en=$abc$45430$lo242, arst={ }, srst={ }
  46 cells in clk=\phy_clk_pad_i, en=$abc$38155$abc$34788$flatten\u0.\u0.$verific$n391$8688, arst={ }, srst=$abc$38155$abc$34788$u0.u0.me_cnt_clr
  131 cells in clk=\phy_clk_pad_i, en=$abc$38627$abc$31952$auto$opt_dff.cc:194:make_patterns_logic$9517, arst={ }, srst=!\rst_i
  622 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$42349$abc$28406$auto$opt_dff.cc:253:combine_resets$28189
  1789 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst={ }

3.33.2. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37732$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9400, synchronously reset by $abc$37732$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 6 gates and 15 wires to a netlist network with 8 inputs and 5 outputs.

3.33.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.3. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37740$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9403, synchronously reset by $abc$47429$abc$37732$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 5 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.33.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.4. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37747$abc$33746$auto$opt_dff.cc:194:make_patterns_logic$9795, synchronously reset by !\rst_i
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 5 outputs.

3.33.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.5. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37758$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9470, synchronously reset by $abc$37758$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 6 gates and 15 wires to a netlist network with 8 inputs and 5 outputs.

3.33.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.6. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37766$abc$34495$auto$opt_dff.cc:194:make_patterns_logic$9874, synchronously reset by !\rst_i
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.33.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.7. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$37771$abc$33637$auto$opt_dff.cc:253:combine_resets$9754
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 5 outputs.

3.33.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.8. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37782$abc$33644$auto$opt_dff.cc:194:make_patterns_logic$9734, synchronously reset by !\rst_i
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 8 outputs.

3.33.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        6
ABC RESULTS:               NOR cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        8
Removing temp directory.

3.33.9. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37795$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9479, synchronously reset by $abc$47457$abc$37758$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 5 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.33.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.10. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37802$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9397, synchronously reset by $abc$47429$abc$37732$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 5 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.33.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.11. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37869$abc$34500$auto$opt_dff.cc:194:make_patterns_logic$9878, synchronously reset by !\rst_i
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.33.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.12. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$37875$abc$34155$auto$opt_dff.cc:253:combine_resets$9862
Extracted 15 gates and 28 wires to a netlist network with 13 inputs and 9 outputs.

3.33.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.13. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \resume_req_i, synchronously reset by $abc$41201$abc$35104$auto$opt_dff.cc:253:combine_resets$9372
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.33.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.14. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37894$abc$35067$u0.u0.suspend_set, synchronously reset by $abc$41201$abc$35067$u0.u0.suspend_clr
Extracted 11 gates and 27 wires to a netlist network with 15 inputs and 9 outputs.

3.33.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.15. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37907$abc$35727$u0.u0.attached_set, synchronously reset by !$abc$37907$abc$35057$auto$simplemap.cc:257:simplemap_eqne$11788
Extracted 6 gates and 15 wires to a netlist network with 8 inputs and 6 outputs.

3.33.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        6
Removing temp directory.

3.33.16. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37918$abc$35033$u0.u0.xcv_set_hs, synchronously reset by $abc$37918$abc$35033$u0.u0.xcv_set_fs
Extracted 9 gates and 20 wires to a netlist network with 10 inputs and 4 outputs.

3.33.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.17. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37930$abc$35026$u0.u0.idle_long_set, synchronously reset by $abc$37930$abc$35026$auto$opt_dff.cc:253:combine_resets$9951
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

3.33.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.18. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37937$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9482, synchronously reset by $abc$47457$abc$37758$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 5 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.33.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.19. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37944$abc$31611$auto$opt_dff.cc:219:make_patterns_logic$9464, synchronously reset by $abc$47457$abc$37758$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 4 gates and 10 wires to a netlist network with 5 inputs and 4 outputs.

3.33.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.20. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$37961$abc$33839$auto$rtlil.cc:2547:NotGate$27403
Extracted 39 gates and 86 wires to a netlist network with 47 inputs and 37 outputs.

3.33.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        6
ABC RESULTS:               MUX cells:       30
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       47
ABC RESULTS:          output signals:       37
Removing temp directory.

3.33.21. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by !$abc$37999$abc$35086$auto$rtlil.cc:2547:NotGate$27581, synchronously reset by $abc$37999$abc$35086$u0.u0.mode_set_fs
Extracted 22 gates and 41 wires to a netlist network with 18 inputs and 17 outputs.

3.33.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               AND cells:        7
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               MUX cells:        3
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       17
Removing temp directory.

3.33.22. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38419$abc$34290$u1.u1.crc16_clr, synchronously reset by $abc$38025$abc$34372$auto$opt_dff.cc:253:combine_resets$9840
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.33.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.23. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38030$abc$35727$auto$opt_dff.cc:194:make_patterns_logic$9866, synchronously reset by !\rst_i
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.33.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.24. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$47470$abc$37771$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9394, synchronously reset by $abc$47429$abc$37732$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.33.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.25. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38041$abc$34947$flatten\u0.\u0.$verific$n165$8660, synchronously reset by $abc$38041$abc$34947$flatten\u0.\u0.$verific$n154$8658
Extracted 32 gates and 45 wires to a netlist network with 13 inputs and 23 outputs.

3.33.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               AND cells:        6
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:       23
Removing temp directory.

3.33.26. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38147$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9546, synchronously reset by $abc$38147$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 6 gates and 15 wires to a netlist network with 8 inputs and 5 outputs.

3.33.26.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.26.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.27. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38203$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9543, synchronously reset by $abc$47712$abc$38147$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 3 gates and 8 wires to a netlist network with 4 inputs and 3 outputs.

3.33.27.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.27.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.28. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38270$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9549, synchronously reset by $abc$47712$abc$38147$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 5 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.33.28.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.28.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.29. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38277$abc$35047$u0.u0.fs_term_on, synchronously reset by $abc$38277$abc$35047$u0.u0.fs_term_off
Extracted 8 gates and 19 wires to a netlist network with 10 inputs and 5 outputs.

3.33.29.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.29.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.30. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38285$abc$34767$u0.u0.chirp_cnt_inc, synchronously reset by !$abc$38285$abc$34767$auto$rtlil.cc:2464:Mux$10144[10]
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 4 outputs.

3.33.30.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.30.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.31. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38135$abc$33657$auto$opt_dff.cc:194:make_patterns_logic$9739, synchronously reset by !\rst_i
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 7 outputs.

3.33.31.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.31.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:                OR cells:        3
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        7
Removing temp directory.

3.33.32. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38301$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9406, synchronously reset by $abc$47429$abc$37732$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 4 gates and 10 wires to a netlist network with 5 inputs and 4 outputs.

3.33.32.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.32.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.33. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38308$abc$33305$auto$opt_dff.cc:194:make_patterns_logic$9434, synchronously reset by !\rst_i
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 5 outputs.

3.33.33.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.33.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.34. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38318$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9476, synchronously reset by $abc$47457$abc$37758$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.33.34.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.34.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.35. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$47470$abc$37771$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9467, synchronously reset by $abc$47457$abc$37758$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 2 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.33.35.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.35.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.36. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$38210$lo0
Extracted 28 gates and 30 wires to a netlist network with 2 inputs and 6 outputs.

3.33.36.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.36.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               NOT cells:        2
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        6
Removing temp directory.

3.33.37. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38091$abc$34378$u1.u0.token_le_2
Extracted 30 gates and 56 wires to a netlist network with 26 inputs and 24 outputs.

3.33.37.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 8 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.37.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              XNOR cells:        5
ABC RESULTS:               XOR cells:       13
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.38. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38358$abc$34261$auto$opt_dff.cc:219:make_patterns_logic$9853, synchronously reset by !\rst_i
Extracted 29 gates and 35 wires to a netlist network with 6 inputs and 12 outputs.

3.33.38.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.38.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        5
ABC RESULTS:              NAND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        7
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               AND cells:        5
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOT cells:        6
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:       12
Removing temp directory.

3.33.39. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$45430$lo267
Extracted 27 gates and 29 wires to a netlist network with 2 inputs and 6 outputs.

3.33.39.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.39.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        6
Removing temp directory.

3.33.40. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38419$abc$34290$u1.u1.crc16_add, synchronously reset by $abc$38419$abc$34290$u1.u1.crc16_clr
Extracted 79 gates and 114 wires to a netlist network with 35 inputs and 18 outputs.

3.33.40.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.40.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       16
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:       26
ABC RESULTS:               XOR cells:        8
ABC RESULTS:              XNOR cells:       22
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:       61
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       18
Removing temp directory.

3.33.41. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$38504$abc$34476$auto$opt_dff.cc:253:combine_resets$9898
Extracted 18 gates and 20 wires to a netlist network with 2 inputs and 5 outputs.

3.33.41.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.41.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        5
ABC RESULTS:               NOT cells:        4
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.42. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$38523$abc$35727$flatten\u0.\u0.$verific$n266$8679
Extracted 27 gates and 29 wires to a netlist network with 2 inputs and 5 outputs.

3.33.42.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.42.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        5
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.43. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$38583$abc$33607$auto$opt_dff.cc:253:combine_resets$9802
Extracted 14 gates and 28 wires to a netlist network with 14 inputs and 8 outputs.

3.33.43.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.43.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        4
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        8
Removing temp directory.

3.33.44. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38600$abc$32344$auto$opt_dff.cc:194:make_patterns_logic$9417, synchronously reset by !\rst_i
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 2 outputs.

3.33.44.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.44.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.45. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38606$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9409, synchronously reset by $abc$47429$abc$37732$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.33.45.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.45.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.46. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$abc$32339$auto$opt_dff.cc:194:make_patterns_logic$9381, synchronously reset by !\rst_i
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.33.46.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.46.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.47. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38615$abc$32544$auto$opt_dff.cc:219:make_patterns_logic$9391, synchronously reset by $abc$47429$abc$37732$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.33.47.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.47.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.48. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$47470$abc$37771$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9540, synchronously reset by $abc$47712$abc$38147$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.33.48.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.48.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.49. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$abc$31419$auto$opt_dff.cc:194:make_patterns_logic$9502, synchronously reset by !\rst_i
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.33.49.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.49.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.33.50. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$abc$31424$auto$opt_dff.cc:194:make_patterns_logic$9454, synchronously reset by !\rst_i
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.33.50.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.50.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.51. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$38766$abc$33624$auto$simplemap.cc:257:simplemap_eqne$16017
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 10 outputs.

3.33.51.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.51.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:                OR cells:        6
ABC RESULTS:               AND cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:       10
Removing temp directory.

3.33.52. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45430$lo273, synchronously reset by $abc$38779$abc$33400$auto$opt_dff.cc:253:combine_resets$9892
Extracted 15 gates and 18 wires to a netlist network with 3 inputs and 5 outputs.

3.33.52.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.52.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.53. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38795$abc$33681$auto$opt_dff.cc:219:make_patterns_logic$9781, synchronously reset by !\rst_i
Extracted 66 gates and 90 wires to a netlist network with 24 inputs and 12 outputs.

3.33.53.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.53.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        5
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:              NAND cells:        8
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:            ANDNOT cells:       12
ABC RESULTS:               AND cells:       23
ABC RESULTS:        internal signals:       54
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       12
Removing temp directory.

3.33.54. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38862$abc$33254$auto$opt_dff.cc:219:make_patterns_logic$9833
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.54.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 8 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.54.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.55. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39039$abc$28961$flatten\u4.$verific$n222$3805
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 5 outputs.

3.33.55.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 4 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.55.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.56. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$abc$32334$auto$opt_dff.cc:194:make_patterns_logic$9429, synchronously reset by !\rst_i
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

3.33.56.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.56.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.57. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$39057$abc$33227$auto$opt_dff.cc:219:make_patterns_logic$9826
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.57.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 8 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.57.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.58. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$39084$abc$31242$u4.u1.we0, synchronously reset by !\rst_i
Extracted 126 gates and 230 wires to a netlist network with 104 inputs and 100 outputs.

3.33.58.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.58.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       25
ABC RESULTS:               NOT cells:        9
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:              NAND cells:        5
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:        5
ABC RESULTS:               NOR cells:        4
ABC RESULTS:                OR cells:        5
ABC RESULTS:               MUX cells:       32
ABC RESULTS:            ANDNOT cells:        9
ABC RESULTS:               XOR cells:       27
ABC RESULTS:               BUF cells:       36
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:      104
ABC RESULTS:          output signals:      100
Removing temp directory.

3.33.59. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$39378$abc$33463$flatten\u0.\u0.$verific$n120$8654
Extracted 15 gates and 17 wires to a netlist network with 2 inputs and 5 outputs.

3.33.59.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.59.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.60. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$45430$lo179
Extracted 36 gates and 60 wires to a netlist network with 24 inputs and 32 outputs.

3.33.60.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.60.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               NOT cells:       16
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       32
Removing temp directory.

3.33.61. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$39438$abc$32526$flatten\u4.\u3.$verific$n1271$8150, synchronously reset by !\rst_i
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.33.61.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.61.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.62. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$39456$abc$32350$auto$opt_dff.cc:194:make_patterns_logic$9421, synchronously reset by !$abc$40131$lo14
Extracted 147 gates and 199 wires to a netlist network with 52 inputs and 77 outputs.

3.33.62.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.62.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       24
ABC RESULTS:               NOT cells:       24
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               AND cells:       11
ABC RESULTS:                OR cells:       15
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               XOR cells:       27
ABC RESULTS:              XNOR cells:       18
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:       70
ABC RESULTS:           input signals:       52
ABC RESULTS:          output signals:       77
Removing temp directory.

3.33.63. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$39620$abc$32167$u4.u2.we0, synchronously reset by !\rst_i
Extracted 112 gates and 202 wires to a netlist network with 90 inputs and 88 outputs.

3.33.63.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.63.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       25
ABC RESULTS:               NOT cells:        9
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        4
ABC RESULTS:               XOR cells:       25
ABC RESULTS:               MUX cells:       11
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               NOR cells:        5
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               AND cells:       16
ABC RESULTS:               BUF cells:       48
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       90
ABC RESULTS:          output signals:       88
Removing temp directory.

3.33.64. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39783$abc$31429$auto$opt_dff.cc:194:make_patterns_logic$9490, synchronously reset by !\rst_i
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.33.64.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.64.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.65. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$39789$abc$33757$u1.u2.fill_buf0
Extracted 49 gates and 84 wires to a netlist network with 35 inputs and 17 outputs.

3.33.65.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.65.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       17
Removing temp directory.

3.33.66. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$39871$abc$33200$auto$opt_dff.cc:219:make_patterns_logic$9819
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 9 outputs.

3.33.66.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 8 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.66.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.67. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$39898$abc$32857$auto$opt_dff.cc:194:make_patterns_logic$9444, synchronously reset by !\rst_i
Extracted 131 gates and 198 wires to a netlist network with 67 inputs and 33 outputs.

3.33.67.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.67.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               NOT cells:       64
ABC RESULTS:        internal signals:       98
ABC RESULTS:           input signals:       67
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.68. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37951$abc$34251$auto$opt_dff.cc:194:make_patterns_logic$9507, synchronously reset by !\rst_i
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 5 outputs.

3.33.68.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.68.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.69. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$40029$abc$31781$auto$opt_dff.cc:194:make_patterns_logic$9513, synchronously reset by !\rst_i
Extracted 102 gates and 140 wires to a netlist network with 38 inputs and 33 outputs.

3.33.69.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.69.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       64
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:        internal signals:       69
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.70. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$40131$abc$33043$u4.u3.we0, synchronously reset by !\rst_i
Extracted 119 gates and 216 wires to a netlist network with 97 inputs and 90 outputs.

3.33.70.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.70.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       25
ABC RESULTS:               NOT cells:        9
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               AND cells:       14
ABC RESULTS:               MUX cells:       22
ABC RESULTS:            ANDNOT cells:        9
ABC RESULTS:                OR cells:        4
ABC RESULTS:               XOR cells:       23
ABC RESULTS:               BUF cells:       43
ABC RESULTS:        internal signals:       29
ABC RESULTS:           input signals:       97
ABC RESULTS:          output signals:       90
Removing temp directory.

3.33.71. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$40388$abc$32988$u4.u3.we1, synchronously reset by !\rst_i
Extracted 25 gates and 50 wires to a netlist network with 25 inputs and 22 outputs.

3.33.71.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.71.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               AND cells:        8
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       22
Removing temp directory.

3.33.72. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$39247$abc$31027$auto$opt_dff.cc:194:make_patterns_logic$9590, synchronously reset by !\rst_i
Extracted 131 gates and 198 wires to a netlist network with 67 inputs and 33 outputs.

3.33.72.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.72.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               NOT cells:       64
ABC RESULTS:        internal signals:       98
ABC RESULTS:           input signals:       67
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.73. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45430$lo155, synchronously reset by $abc$40431$abc$33607$auto$opt_dff.cc:253:combine_resets$9786
Extracted 88 gates and 136 wires to a netlist network with 48 inputs and 68 outputs.

3.33.73.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.73.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:       33
ABC RESULTS:               AND cells:        9
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:       20
ABC RESULTS:               BUF cells:       11
ABC RESULTS:               NOT cells:       13
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       48
ABC RESULTS:          output signals:       68
Removing temp directory.

3.33.74. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$40531$abc$33483$auto$opt_dff.cc:219:make_patterns_logic$9730, synchronously reset by $abc$40531$abc$33483$auto$opt_dff.cc:253:combine_resets$9717
Extracted 90 gates and 117 wires to a netlist network with 27 inputs and 18 outputs.

3.33.74.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.74.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       10
ABC RESULTS:               NOT cells:        7
ABC RESULTS:                OR cells:        6
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               MUX cells:        1
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:            ANDNOT cells:       12
ABC RESULTS:               AND cells:       29
ABC RESULTS:              NAND cells:       11
ABC RESULTS:        internal signals:       72
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       18
Removing temp directory.

3.33.75. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45430$lo272, synchronously reset by !\rst_i
Extracted 23 gates and 35 wires to a netlist network with 12 inputs and 22 outputs.

3.33.75.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.75.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               XOR cells:        1
ABC RESULTS:            ANDNOT cells:       11
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:       22
Removing temp directory.

3.33.76. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$40667$abc$32552$u4.u3.we2, synchronously reset by !\rst_i
Extracted 145 gates and 203 wires to a netlist network with 58 inputs and 79 outputs.

3.33.76.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.76.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       65
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        8
ABC RESULTS:              NAND cells:        6
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:              XNOR cells:       25
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       66
ABC RESULTS:           input signals:       58
ABC RESULTS:          output signals:       79
Removing temp directory.

3.33.77. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$40825$abc$32115$u4.u2.we1, synchronously reset by !\rst_i
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 26 outputs.

3.33.77.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.77.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:       11
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       26
Removing temp directory.

3.33.78. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$40873$abc$31593$flatten\u4.\u2.$verific$n1271$8150, synchronously reset by !\rst_i
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 7 outputs.

3.33.78.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.78.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        7
Removing temp directory.

3.33.79. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$40890$abc$31618$u4.u2.we2, synchronously reset by !\rst_i
Extracted 142 gates and 200 wires to a netlist network with 58 inputs and 80 outputs.

3.33.79.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.79.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       65
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        6
ABC RESULTS:              NAND cells:        5
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:              XNOR cells:       26
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:       62
ABC RESULTS:           input signals:       58
ABC RESULTS:          output signals:       80
Removing temp directory.

3.33.80. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45430$lo271, synchronously reset by $abc$45430$lo272
Extracted 45 gates and 53 wires to a netlist network with 8 inputs and 12 outputs.

3.33.80.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.80.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               MUX cells:        7
ABC RESULTS:               AND cells:        9
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:       10
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       33
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:       12
Removing temp directory.

3.33.81. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by !$abc$41191$abc$34637$auto$simplemap.cc:257:simplemap_eqne$16859
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 7 outputs.

3.33.81.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.81.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        7
Removing temp directory.

3.33.82. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$41787$abc$34647$auto$opt_dff.cc:219:make_patterns_logic$9938, synchronously reset by $abc$41787$abc$34647$auto$opt_dff.cc:253:combine_resets$9909
Extracted 121 gates and 162 wires to a netlist network with 40 inputs and 29 outputs.

3.33.82.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.82.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       15
ABC RESULTS:               NOT cells:       12
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:                OR cells:       17
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               MUX cells:        2
ABC RESULTS:              NAND cells:        9
ABC RESULTS:            ANDNOT cells:       14
ABC RESULTS:               AND cells:       34
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       93
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       29
Removing temp directory.

3.33.83. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$41907$abc$34410$u1.u0.data_valid_d, synchronously reset by $abc$41907$abc$34410$u1.u0.crc16_clr
Extracted 61 gates and 84 wires to a netlist network with 23 inputs and 13 outputs.

3.33.83.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.83.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       16
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        7
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               XOR cells:        8
ABC RESULTS:              XNOR cells:       17
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:       48
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       13
Removing temp directory.

3.33.84. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$41042$abc$32718$auto$opt_dff.cc:194:make_patterns_logic$9440, synchronously reset by !\rst_i
Extracted 102 gates and 140 wires to a netlist network with 38 inputs and 33 outputs.

3.33.84.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.84.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       64
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:        internal signals:       69
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.85. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$41975$abc$34072$auto$opt_dff.cc:194:make_patterns_logic$9791, synchronously reset by !\rst_i
Extracted 82 gates and 99 wires to a netlist network with 17 inputs and 9 outputs.

3.33.85.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.85.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       14
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:       16
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               XOR cells:        7
ABC RESULTS:               NOT cells:       13
ABC RESULTS:               NOR cells:        9
ABC RESULTS:               MUX cells:       12
ABC RESULTS:        internal signals:       73
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.86. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38551$abc$34605$u1.u0.pid_ld_en, synchronously reset by !\rst_i
Extracted 26 gates and 34 wires to a netlist network with 8 inputs and 14 outputs.

3.33.86.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.86.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        8
ABC RESULTS:               XOR cells:        4
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:       14
Removing temp directory.

3.33.87. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$50323$abc$41907$abc$34410$u1.u0.data_valid_d
Extracted 24 gates and 32 wires to a netlist network with 8 inputs and 8 outputs.

3.33.87.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 24 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.87.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       24
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.33.88. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$42197$abc$31190$u4.u1.we1, synchronously reset by !\rst_i
Extracted 27 gates and 51 wires to a netlist network with 24 inputs and 24 outputs.

3.33.88.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.88.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               AND cells:       12
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.89. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$42242$abc$33955$auto$opt_dff.cc:219:make_patterns_logic$9812
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 9 outputs.

3.33.89.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 8 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.89.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.90. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$42269$abc$28373$auto$opt_dff.cc:253:combine_resets$28271
Extracted 76 gates and 130 wires to a netlist network with 54 inputs and 10 outputs.

3.33.90.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.90.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOR cells:        4
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       30
ABC RESULTS:             ORNOT cells:        7
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       66
ABC RESULTS:           input signals:       54
ABC RESULTS:          output signals:       10
Removing temp directory.

3.33.91. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$43006$abc$28804$auto$opt_dff.cc:194:make_patterns_logic$9969, synchronously reset by $abc$42988$abc$28804$auto$opt_dff.cc:253:combine_resets$28173
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 7 outputs.

3.33.91.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.91.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:        7
Removing temp directory.

3.33.92. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$43006$abc$28804$auto$opt_dff.cc:194:make_patterns_logic$9969, synchronously reset by !$abc$43006$abc$28823$flatten\u0.$verific$n42$8542
Extracted 39 gates and 64 wires to a netlist network with 25 inputs and 8 outputs.

3.33.92.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.92.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        6
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:        4
ABC RESULTS:                OR cells:        5
ABC RESULTS:               AND cells:        8
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       31
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:        8
Removing temp directory.

3.33.93. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$43051$abc$28900$auto$opt_dff.cc:253:combine_resets$28164
Extracted 33 gates and 50 wires to a netlist network with 17 inputs and 8 outputs.

3.33.93.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.93.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:                OR cells:        6
ABC RESULTS:               NOR cells:        6
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               AND cells:        3
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        8
Removing temp directory.

3.33.94. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by !\rst_i
Extracted 46 gates and 69 wires to a netlist network with 23 inputs and 23 outputs.

3.33.94.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.94.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        5
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       23
Removing temp directory.

3.33.95. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$37809$abc$34505$u1.u0.token_le_1
Extracted 39 gates and 69 wires to a netlist network with 30 inputs and 34 outputs.

3.33.95.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 8 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.95.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               AND cells:        4
ABC RESULTS:              XNOR cells:        5
ABC RESULTS:               XOR cells:       17
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       34
Removing temp directory.

3.33.96. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$43085$abc$28923$auto$rtlil.cc:2371:ReduceOr$10016
Extracted 25 gates and 42 wires to a netlist network with 17 inputs and 10 outputs.

3.33.96.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.96.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOR cells:        5
ABC RESULTS:               AND cells:        3
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        6
ABC RESULTS:                OR cells:        4
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       10
Removing temp directory.

3.33.97. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38889$abc$31435$auto$opt_dff.cc:194:make_patterns_logic$9494, synchronously reset by !$abc$48688$lo07
Extracted 131 gates and 169 wires to a netlist network with 38 inputs and 63 outputs.

3.33.97.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.97.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       24
ABC RESULTS:               NOT cells:       24
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               XOR cells:       15
ABC RESULTS:                OR cells:       13
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               AND cells:       10
ABC RESULTS:              XNOR cells:       18
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:       68
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       63
Removing temp directory.

3.33.98. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$43112$abc$28953$auto$opt_dff.cc:219:make_patterns_logic$9473, synchronously reset by $abc$47457$abc$37758$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.33.98.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.98.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.99. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43117$abc$28961$auto$opt_dff.cc:194:make_patterns_logic$9669, synchronously reset by !\rst_i
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 4 outputs.

3.33.99.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.99.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.100. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$lo086, synchronously reset by $abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.33.100.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.100.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.101. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$43160$abc$29087$auto$opt_dff.cc:219:make_patterns_logic$9555, synchronously reset by $abc$47712$abc$38147$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.33.101.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.101.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.102. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$43165$abc$29095$auto$opt_dff.cc:219:make_patterns_logic$9552, synchronously reset by $abc$47712$abc$38147$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.33.102.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.102.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.103. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$43170$abc$29102$auto$opt_dff.cc:194:make_patterns_logic$9580, synchronously reset by !\rst_i
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.33.103.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.103.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.104. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$43180$abc$29112$auto$opt_dff.cc:219:make_patterns_logic$9616, synchronously reset by $abc$43180$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 6 gates and 15 wires to a netlist network with 8 inputs and 5 outputs.

3.33.104.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.104.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.105. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45430$lo216, synchronously reset by $abc$43189$abc$35727$flatten\u0.\u0.$verific$n318$8682
Extracted 33 gates and 35 wires to a netlist network with 2 inputs and 11 outputs.

3.33.105.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.105.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        6
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               XOR cells:        2
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:               NOT cells:        7
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:       11
Removing temp directory.

3.33.106. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$47470$abc$37771$abc$29120$auto$opt_dff.cc:219:make_patterns_logic$9613, synchronously reset by $abc$51227$abc$43180$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.33.106.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.106.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.107. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$43229$abc$29127$auto$opt_dff.cc:219:make_patterns_logic$9628, synchronously reset by $abc$51227$abc$43180$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 5 outputs.

3.33.107.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.107.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.108. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$43237$abc$29134$auto$opt_dff.cc:219:make_patterns_logic$9625, synchronously reset by $abc$51227$abc$43180$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.33.108.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.108.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.109. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$43251$abc$29141$auto$opt_dff.cc:219:make_patterns_logic$9622, synchronously reset by $abc$51227$abc$43180$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 4 outputs.

3.33.109.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.109.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.110. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43126$abc$28971$flatten\u4.$verific$n286$3819, synchronously reset by !\rst_i
Extracted 23 gates and 44 wires to a netlist network with 21 inputs and 18 outputs.

3.33.110.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.110.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       18
Removing temp directory.

3.33.111. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$43258$abc$29148$auto$opt_dff.cc:219:make_patterns_logic$9619, synchronously reset by $abc$51227$abc$43180$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 5 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.33.111.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.111.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.112. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$43265$abc$29155$auto$opt_dff.cc:194:make_patterns_logic$9653, synchronously reset by !\rst_i
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.33.112.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.112.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.113. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$lo006, synchronously reset by $abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.33.113.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.113.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.114. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$lo087, synchronously reset by $abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.33.114.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.114.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.115. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$lo081, synchronously reset by $abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.33.115.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.115.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.116. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$43291$abc$29178$u0.u0.bit_stuff_on, synchronously reset by $abc$43291$abc$29178$u0.u0.bit_stuff_off
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 3 outputs.

3.33.116.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.116.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.117. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$abc$35110$u4.attach, synchronously reset by $abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.33.117.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.117.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.118. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$abc$35110$u4.deattach, synchronously reset by $abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.33.118.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.118.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.119. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$abc$35110$u4.suspend_start, synchronously reset by $abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.33.119.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.119.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.120. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$abc$35110$u4.suspend_end, synchronously reset by $abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.33.120.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.120.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.121. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$lo070, synchronously reset by $abc$41201$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.33.121.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.121.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.122. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$abc$29649$auto$opt_dff.cc:194:make_patterns_logic$9648, synchronously reset by !\rst_i
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.33.122.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.122.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.33.123. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43320$abc$29003$flatten\u4.$verific$n342$3822, synchronously reset by !\rst_i
Extracted 33 gates and 59 wires to a netlist network with 26 inputs and 30 outputs.

3.33.123.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.123.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        9
ABC RESULTS:               BUF cells:       36
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       30
Removing temp directory.

3.33.124. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$abc$29654$auto$opt_dff.cc:194:make_patterns_logic$9600, synchronously reset by !\rst_i
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

3.33.124.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.124.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.33.125. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44204$abc$29659$auto$opt_dff.cc:194:make_patterns_logic$9636, synchronously reset by !\rst_i
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.33.125.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.125.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.126. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44210$abc$29823$flatten\u4.\u0.$verific$n1271$8150, synchronously reset by !\rst_i
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 9 outputs.

3.33.126.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.126.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.127. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$43407$abc$29211$auto$opt_dff.cc:194:make_patterns_logic$9693
Extracted 779 gates and 1163 wires to a netlist network with 384 inputs and 224 outputs.

3.33.127.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 92 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.127.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       92
ABC RESULTS:               NOT cells:       16
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               XOR cells:       22
ABC RESULTS:              XNOR cells:       34
ABC RESULTS:               MUX cells:      164
ABC RESULTS:             ORNOT cells:       78
ABC RESULTS:              NAND cells:      134
ABC RESULTS:                OR cells:       85
ABC RESULTS:               AND cells:      152
ABC RESULTS:               BUF cells:       20
ABC RESULTS:        internal signals:      555
ABC RESULTS:           input signals:      384
ABC RESULTS:          output signals:      224
Removing temp directory.

3.33.128. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44228$abc$29665$auto$opt_dff.cc:194:make_patterns_logic$9640, synchronously reset by !$abc$44830$lo09
Extracted 134 gates and 175 wires to a netlist network with 41 inputs and 63 outputs.

3.33.128.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.128.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       24
ABC RESULTS:               NOT cells:       24
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:       13
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               XOR cells:       18
ABC RESULTS:               AND cells:       10
ABC RESULTS:              XNOR cells:       18
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:       71
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       63
Removing temp directory.

3.33.129. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44378$abc$29841$auto$opt_dff.cc:219:make_patterns_logic$9610, synchronously reset by $abc$51227$abc$43180$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 4 outputs.

3.33.129.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.129.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.130. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44385$abc$29848$u4.u0.we2, synchronously reset by !\rst_i
Extracted 140 gates and 200 wires to a netlist network with 60 inputs and 85 outputs.

3.33.130.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.130.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       65
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:               AND cells:        3
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:              NAND cells:        7
ABC RESULTS:              XNOR cells:       22
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       55
ABC RESULTS:           input signals:       60
ABC RESULTS:          output signals:       85
Removing temp directory.

3.33.131. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44539$abc$30011$auto$opt_dff.cc:194:make_patterns_logic$9659, synchronously reset by !\rst_i
Extracted 102 gates and 140 wires to a netlist network with 38 inputs and 33 outputs.

3.33.131.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.131.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       64
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:        internal signals:       69
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.132. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44641$abc$30152$auto$opt_dff.cc:194:make_patterns_logic$9663, synchronously reset by !\rst_i
Extracted 131 gates and 198 wires to a netlist network with 67 inputs and 33 outputs.

3.33.132.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.132.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               NOT cells:       64
ABC RESULTS:        internal signals:       98
ABC RESULTS:           input signals:       67
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.133. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41201$abc$30477$auto$opt_dff.cc:194:make_patterns_logic$9575, synchronously reset by !\rst_i
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.

3.33.133.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.133.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.134. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 462 gates and 806 wires to a netlist network with 344 inputs and 152 outputs.

3.33.134.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 132 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.134.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      132
ABC RESULTS:               NOT cells:       35
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              XNOR cells:       15
ABC RESULTS:               NOR cells:       57
ABC RESULTS:                OR cells:       22
ABC RESULTS:              NAND cells:       32
ABC RESULTS:            ANDNOT cells:       26
ABC RESULTS:               AND cells:       72
ABC RESULTS:               XOR cells:       30
ABC RESULTS:               MUX cells:       28
ABC RESULTS:               BUF cells:      129
ABC RESULTS:        internal signals:      310
ABC RESULTS:           input signals:      344
ABC RESULTS:          output signals:      152
Removing temp directory.

3.33.135. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45328$abc$30856$auto$opt_dff.cc:194:make_patterns_logic$9586, synchronously reset by !\rst_i
Extracted 102 gates and 140 wires to a netlist network with 38 inputs and 33 outputs.

3.33.135.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.135.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       64
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:        internal signals:       69
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.136. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44772$abc$30283$u4.u0.we1, synchronously reset by !\rst_i
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 19 outputs.

3.33.136.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.136.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               BUF cells:       23
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       19
Removing temp directory.

3.33.137. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52850$abc$41201$abc$30482$auto$opt_dff.cc:194:make_patterns_logic$9527, synchronously reset by !\rst_i
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

3.33.137.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.137.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.33.138. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44977$abc$30487$auto$opt_dff.cc:194:make_patterns_logic$9563, synchronously reset by !\rst_i
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.33.138.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.138.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.139. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44983$abc$30687$flatten\u4.\u1.$verific$n1271$8150, synchronously reset by !\rst_i
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 9 outputs.

3.33.139.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.139.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.140. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$44830$abc$30331$u4.u0.we0, synchronously reset by !\rst_i
Extracted 111 gates and 201 wires to a netlist network with 90 inputs and 83 outputs.

3.33.140.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.140.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       25
ABC RESULTS:               NOT cells:        9
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:       14
ABC RESULTS:                OR cells:        4
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               AND cells:       15
ABC RESULTS:               XOR cells:       23
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:       44
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       90
ABC RESULTS:          output signals:       83
Removing temp directory.

3.33.141. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$42115$abc$35727$u1.u2.fill_buf1
Extracted 49 gates and 84 wires to a netlist network with 35 inputs and 17 outputs.

3.33.141.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.141.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       17
Removing temp directory.

3.33.142. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45001$abc$30493$auto$opt_dff.cc:194:make_patterns_logic$9567, synchronously reset by !$abc$48286$lo17
Extracted 145 gates and 195 wires to a netlist network with 50 inputs and 81 outputs.

3.33.142.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.142.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       24
ABC RESULTS:               NOT cells:       24
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:       15
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               AND cells:       11
ABC RESULTS:               XOR cells:       24
ABC RESULTS:              XNOR cells:       19
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       64
ABC RESULTS:           input signals:       50
ABC RESULTS:          output signals:       81
Removing temp directory.

3.33.143. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45179$abc$30705$auto$opt_dff.cc:219:make_patterns_logic$9537, synchronously reset by $abc$47712$abc$38147$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.33.143.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.143.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.144. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45184$abc$30712$u4.u1.we2, synchronously reset by !\rst_i
Extracted 148 gates and 204 wires to a netlist network with 56 inputs and 77 outputs.

3.33.144.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.144.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       64
ABC RESULTS:               NOR cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               AND cells:        7
ABC RESULTS:                OR cells:        4
ABC RESULTS:               XOR cells:        8
ABC RESULTS:              XNOR cells:       17
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       71
ABC RESULTS:           input signals:       56
ABC RESULTS:          output signals:       77
Removing temp directory.

3.33.145. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$45430$lo242
Extracted 64 gates and 129 wires to a netlist network with 65 inputs and 32 outputs.

3.33.145.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.145.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       32
Removing temp directory.

3.33.146. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38155$abc$34788$flatten\u0.\u0.$verific$n391$8688, synchronously reset by $abc$38155$abc$34788$u0.u0.me_cnt_clr
Extracted 46 gates and 61 wires to a netlist network with 15 inputs and 13 outputs.

3.33.146.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.146.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        9
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               MUX cells:        3
ABC RESULTS:              NAND cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        7
ABC RESULTS:              XNOR cells:        6
ABC RESULTS:               XOR cells:        1
ABC RESULTS:        internal signals:       33
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       13
Removing temp directory.

3.33.147. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$38627$abc$31952$auto$opt_dff.cc:194:make_patterns_logic$9517, synchronously reset by !\rst_i
Extracted 131 gates and 198 wires to a netlist network with 67 inputs and 33 outputs.

3.33.147.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.147.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               NOT cells:       64
ABC RESULTS:        internal signals:       98
ABC RESULTS:           input signals:       67
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.148. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$42349$abc$28406$auto$opt_dff.cc:253:combine_resets$28189
Extracted 622 gates and 1034 wires to a netlist network with 412 inputs and 29 outputs.

3.33.148.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.148.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       28
ABC RESULTS:            ANDNOT cells:       15
ABC RESULTS:               NOR cells:       11
ABC RESULTS:             ORNOT cells:       50
ABC RESULTS:               MUX cells:      226
ABC RESULTS:                OR cells:       38
ABC RESULTS:               AND cells:      106
ABC RESULTS:              NAND cells:      158
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:      593
ABC RESULTS:           input signals:      412
ABC RESULTS:          output signals:       29
Removing temp directory.

3.33.149. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i
Extracted 1679 gates and 2608 wires to a netlist network with 929 inputs and 692 outputs.

3.33.149.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 332 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.149.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      332
ABC RESULTS:             ORNOT cells:       30
ABC RESULTS:              XNOR cells:       45
ABC RESULTS:               XOR cells:       59
ABC RESULTS:               MUX cells:      270
ABC RESULTS:              NAND cells:      173
ABC RESULTS:               NOT cells:       93
ABC RESULTS:               NOR cells:      123
ABC RESULTS:            ANDNOT cells:       93
ABC RESULTS:                OR cells:       94
ABC RESULTS:               AND cells:      370
ABC RESULTS:               BUF cells:      329
ABC RESULTS:        internal signals:      987
ABC RESULTS:           input signals:      929
ABC RESULTS:          output signals:      692
Removing temp directory.

yosys> opt_ffinv

3.34. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 322 inverters.

yosys> opt -sat

3.35. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~140 debug messages>

yosys> opt_merge -nomux

3.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
<suppressed ~471 debug messages>
Removed a total of 157 cells.

yosys> opt_muxtree

3.35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys> opt_reduce

3.35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.35.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.35.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 260 unused cells and 38687 unused wires.
<suppressed ~556 debug messages>

yosys> opt_expr

3.35.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.35.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.35.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys> opt_reduce

3.35.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.35.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..

yosys> opt_expr

3.35.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.35.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.36. Executing ABC pass (technology mapping using ABC).

3.36.1. Summary of detected clock domains:
  2104 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst={ }
  533 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$28406$auto$opt_dff.cc:253:combine_resets$28189
  130 cells in clk=\phy_clk_pad_i, en=$abc$31952$auto$opt_dff.cc:194:make_patterns_logic$9517, arst={ }, srst=!\rst_i
  44 cells in clk=\phy_clk_pad_i, en=$abc$34788$flatten\u0.\u0.$verific$n391$8688, arst={ }, srst=\u0.u0.me_cnt_clr
  66 cells in clk=\phy_clk_pad_i, en=\u1.u2.word_done, arst={ }, srst={ }
  104 cells in clk=\phy_clk_pad_i, en=\u4.u1.we2, arst={ }, srst=!\rst_i
  4 cells in clk=\phy_clk_pad_i, en=$abc$30705$auto$opt_dff.cc:219:make_patterns_logic$9537, arst={ }, srst=$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
  157 cells in clk=\phy_clk_pad_i, en=$abc$30493$auto$opt_dff.cc:194:make_patterns_logic$9567, arst={ }, srst=!\u4.u1.dma_en
  48 cells in clk=\phy_clk_pad_i, en=\u1.u2.fill_buf1, arst={ }, srst={ }
  183 cells in clk=\phy_clk_pad_i, en=\u4.u0.we0, arst={ }, srst=!\rst_i
  12 cells in clk=\phy_clk_pad_i, en=$abc$30687$flatten\u4.\u1.$verific$n1271$8150, arst={ }, srst=!\rst_i
  4 cells in clk=\clk_i, en=$abc$30487$auto$opt_dff.cc:194:make_patterns_logic$9563, arst={ }, srst=!\rst_i
  2 cells in clk=\clk_i, en=$abc$30482$auto$opt_dff.cc:194:make_patterns_logic$9527, arst={ }, srst=!\rst_i
  30 cells in clk=\phy_clk_pad_i, en=\u4.u0.we1, arst={ }, srst=!\rst_i
  99 cells in clk=\phy_clk_pad_i, en=$abc$30856$auto$opt_dff.cc:194:make_patterns_logic$9586, arst={ }, srst=!\rst_i
  488 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  1 cells in clk=\clk_i, en=$abc$30477$auto$opt_dff.cc:194:make_patterns_logic$9575, arst={ }, srst=!\rst_i
  119 cells in clk=\phy_clk_pad_i, en=$abc$30152$auto$opt_dff.cc:194:make_patterns_logic$9663, arst={ }, srst=!\rst_i
  80 cells in clk=\phy_clk_pad_i, en=$abc$30011$auto$opt_dff.cc:194:make_patterns_logic$9659, arst={ }, srst=!\rst_i
  86 cells in clk=\phy_clk_pad_i, en=\u4.u0.we2, arst={ }, srst=!\rst_i
  1 cells in clk=\phy_clk_pad_i, en=$abc$29841$auto$opt_dff.cc:219:make_patterns_logic$9610, arst={ }, srst=$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
  111 cells in clk=\phy_clk_pad_i, en=$abc$29665$auto$opt_dff.cc:194:make_patterns_logic$9640, arst={ }, srst=!\u4.u0.dma_en
  586 cells in clk=\phy_clk_pad_i, en=$abc$29211$auto$opt_dff.cc:194:make_patterns_logic$9693, arst={ }, srst={ }
  6 cells in clk=\phy_clk_pad_i, en=$abc$29823$flatten\u4.\u0.$verific$n1271$8150, arst={ }, srst=!\rst_i
  3 cells in clk=\clk_i, en=$abc$29659$auto$opt_dff.cc:194:make_patterns_logic$9636, arst={ }, srst=!\rst_i
  2 cells in clk=\clk_i, en=$abc$29654$auto$opt_dff.cc:194:make_patterns_logic$9600, arst={ }, srst=!\rst_i
  55 cells in clk=\clk_i, en=$abc$29003$flatten\u4.$verific$n342$3822, arst={ }, srst=!\rst_i
  1 cells in clk=\clk_i, en=$abc$29649$auto$opt_dff.cc:194:make_patterns_logic$9648, arst={ }, srst=!\rst_i
  2 cells in clk=\clk_i, en=\u4.usb_reset_r, arst={ }, srst=$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  1 cells in clk=\clk_i, en=\u4.suspend_end, arst={ }, srst=$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  1 cells in clk=\clk_i, en=\u4.suspend_start, arst={ }, srst=$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  2 cells in clk=\clk_i, en=\u4.deattach, arst={ }, srst=$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  2 cells in clk=\clk_i, en=\u4.attach, arst={ }, srst=$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  6 cells in clk=\phy_clk_pad_i, en=\u0.u0.bit_stuff_on, arst={ }, srst=\u0.u0.bit_stuff_off
  1 cells in clk=\clk_i, en=\u4.pid_cs_err_r, arst={ }, srst=$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  1 cells in clk=\clk_i, en=\u4.nse_err_r, arst={ }, srst=$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  2 cells in clk=\clk_i, en=\u4.rx_err_r, arst={ }, srst=$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  7 cells in clk=\phy_clk_pad_i, en=$abc$29155$auto$opt_dff.cc:194:make_patterns_logic$9653, arst={ }, srst=!\rst_i
  1 cells in clk=\phy_clk_pad_i, en=$abc$29148$auto$opt_dff.cc:219:make_patterns_logic$9619, arst={ }, srst=$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
  24 cells in clk=\clk_i, en=$abc$28971$flatten\u4.$verific$n286$3819, arst={ }, srst=!\rst_i
  1 cells in clk=\phy_clk_pad_i, en=$abc$29141$auto$opt_dff.cc:219:make_patterns_logic$9622, arst={ }, srst=$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
  1 cells in clk=\phy_clk_pad_i, en=$abc$29134$auto$opt_dff.cc:219:make_patterns_logic$9625, arst={ }, srst=$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
  1 cells in clk=\phy_clk_pad_i, en=$abc$29127$auto$opt_dff.cc:219:make_patterns_logic$9628, arst={ }, srst=$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
  1 cells in clk=\phy_clk_pad_i, en=$abc$29120$auto$opt_dff.cc:219:make_patterns_logic$9613, arst={ }, srst=$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
  31 cells in clk=\phy_clk_pad_i, en=\u0.u0.me_ps_2_5_us, arst={ }, srst=$abc$35727$flatten\u0.\u0.$verific$n318$8682
  1 cells in clk=\phy_clk_pad_i, en=$abc$29112$auto$opt_dff.cc:219:make_patterns_logic$9616, arst={ }, srst=$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
  9 cells in clk=\phy_clk_pad_i, en=$abc$29102$auto$opt_dff.cc:194:make_patterns_logic$9580, arst={ }, srst=!\rst_i
  4 cells in clk=\phy_clk_pad_i, en=$abc$29095$auto$opt_dff.cc:219:make_patterns_logic$9552, arst={ }, srst=$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
  4 cells in clk=\phy_clk_pad_i, en=$abc$29087$auto$opt_dff.cc:219:make_patterns_logic$9555, arst={ }, srst=$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
  1 cells in clk=\clk_i, en=\u4.crc5_err_r, arst={ }, srst=$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
  5 cells in clk=\clk_i, en=$abc$28961$auto$opt_dff.cc:194:make_patterns_logic$9669, arst={ }, srst=!\rst_i
  4 cells in clk=\phy_clk_pad_i, en=$abc$28953$auto$opt_dff.cc:219:make_patterns_logic$9473, arst={ }, srst=$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
  120 cells in clk=\phy_clk_pad_i, en=$abc$31435$auto$opt_dff.cc:194:make_patterns_logic$9494, arst={ }, srst=!\u4.u2.dma_en
  26 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$28923$auto$rtlil.cc:2371:ReduceOr$10016
  34 cells in clk=\phy_clk_pad_i, en=\u1.u0.token_le_1, arst={ }, srst={ }
  38 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=!\rst_i
  28 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$28900$auto$opt_dff.cc:253:combine_resets$28164
  40 cells in clk=\phy_clk_pad_i, en=$abc$28804$auto$opt_dff.cc:194:make_patterns_logic$9969, arst={ }, srst=!$abc$28804$flatten\u0.$verific$n42$8542
  9 cells in clk=\phy_clk_pad_i, en=$abc$28804$auto$opt_dff.cc:194:make_patterns_logic$9969, arst={ }, srst=$abc$28804$auto$opt_dff.cc:253:combine_resets$28173
  47 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$28373$auto$opt_dff.cc:253:combine_resets$28271
  10 cells in clk=\phy_clk_pad_i, en=$abc$33955$auto$opt_dff.cc:219:make_patterns_logic$9812, arst={ }, srst={ }
  31 cells in clk=\phy_clk_pad_i, en=\u4.u1.we1, arst={ }, srst=!\rst_i
  35 cells in clk=\phy_clk_pad_i, en=\u1.u0.data_valid_d, arst={ }, srst={ }
  23 cells in clk=\phy_clk_pad_i, en=\u1.u0.pid_ld_en, arst={ }, srst=!\rst_i
  80 cells in clk=\phy_clk_pad_i, en=$abc$34072$auto$opt_dff.cc:194:make_patterns_logic$9791, arst={ }, srst=!\rst_i
  87 cells in clk=\phy_clk_pad_i, en=$abc$32718$auto$opt_dff.cc:194:make_patterns_logic$9440, arst={ }, srst=!\rst_i
  50 cells in clk=\phy_clk_pad_i, en=\u1.u0.data_valid_d, arst={ }, srst=\u1.u0.crc16_clr
  121 cells in clk=\phy_clk_pad_i, en=$abc$34647$auto$opt_dff.cc:219:make_patterns_logic$9938, arst={ }, srst=$abc$34647$auto$opt_dff.cc:253:combine_resets$9909
  8 cells in clk=\clk_i, en={ }, arst={ }, srst=!$abc$28923$auto$simplemap.cc:257:simplemap_eqne$16859
  38 cells in clk=\phy_clk_pad_i, en=\u1.hms_clk, arst={ }, srst=\u1.clr_sof_time
  86 cells in clk=\phy_clk_pad_i, en=\u4.u2.we2, arst={ }, srst=!\rst_i
  12 cells in clk=\phy_clk_pad_i, en=$abc$31593$flatten\u4.\u2.$verific$n1271$8150, arst={ }, srst=!\rst_i
  35 cells in clk=\phy_clk_pad_i, en=\u4.u2.we1, arst={ }, srst=!\rst_i
  87 cells in clk=\phy_clk_pad_i, en=\u4.u3.we2, arst={ }, srst=!\rst_i
  25 cells in clk=\phy_clk_pad_i, en=\u1.clr_sof_time, arst={ }, srst=!\rst_i
  89 cells in clk=\phy_clk_pad_i, en=$abc$33483$auto$opt_dff.cc:219:make_patterns_logic$9730, arst={ }, srst=$abc$33483$auto$opt_dff.cc:253:combine_resets$9717
  76 cells in clk=\phy_clk_pad_i, en=\u1.u2.rx_data_valid_r, arst={ }, srst=$abc$33607$auto$opt_dff.cc:253:combine_resets$9786
  113 cells in clk=\phy_clk_pad_i, en=$abc$31027$auto$opt_dff.cc:194:make_patterns_logic$9590, arst={ }, srst=!\rst_i
  40 cells in clk=\phy_clk_pad_i, en=\u4.u3.we1, arst={ }, srst=!\rst_i
  173 cells in clk=\phy_clk_pad_i, en=\u4.u3.we0, arst={ }, srst=!\rst_i
  46 cells in clk=\phy_clk_pad_i, en=$abc$31781$auto$opt_dff.cc:194:make_patterns_logic$9513, arst={ }, srst=!\rst_i
  9 cells in clk=\phy_clk_pad_i, en=$abc$34251$auto$opt_dff.cc:194:make_patterns_logic$9507, arst={ }, srst=!\rst_i
  71 cells in clk=\phy_clk_pad_i, en=$abc$32857$auto$opt_dff.cc:194:make_patterns_logic$9444, arst={ }, srst=!\rst_i
  10 cells in clk=\phy_clk_pad_i, en=$abc$33200$auto$opt_dff.cc:219:make_patterns_logic$9819, arst={ }, srst={ }
  48 cells in clk=\phy_clk_pad_i, en=\u1.u2.fill_buf0, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$31429$auto$opt_dff.cc:194:make_patterns_logic$9490, arst={ }, srst=!\rst_i
  143 cells in clk=\phy_clk_pad_i, en=\u4.u2.we0, arst={ }, srst=!\rst_i
  135 cells in clk=\phy_clk_pad_i, en=$abc$32350$auto$opt_dff.cc:194:make_patterns_logic$9421, arst={ }, srst=!\u4.u3.dma_en
  6 cells in clk=\phy_clk_pad_i, en=$abc$32526$flatten\u4.\u3.$verific$n1271$8150, arst={ }, srst=!\rst_i
  20 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=\u1.u3.out_to_small_r
  15 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$33463$flatten\u0.\u0.$verific$n120$8654
  144 cells in clk=\phy_clk_pad_i, en=\u4.u1.we0, arst={ }, srst=!\rst_i
  10 cells in clk=\phy_clk_pad_i, en=$abc$33227$auto$opt_dff.cc:219:make_patterns_logic$9826, arst={ }, srst={ }
  1 cells in clk=\clk_i, en=$abc$32334$auto$opt_dff.cc:194:make_patterns_logic$9429, arst={ }, srst=!\rst_i
  4 cells in clk=\clk_i, en=$abc$28961$flatten\u4.$verific$n222$3805, arst={ }, srst={ }
  10 cells in clk=\phy_clk_pad_i, en=$abc$33254$auto$opt_dff.cc:219:make_patterns_logic$9833, arst={ }, srst={ }
  70 cells in clk=\phy_clk_pad_i, en=$abc$33681$auto$opt_dff.cc:219:make_patterns_logic$9781, arst={ }, srst=!\rst_i
  15 cells in clk=\phy_clk_pad_i, en=\u1.frame_no_same, arst={ }, srst=$abc$33400$auto$opt_dff.cc:253:combine_resets$9892
  7 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$33483$auto$simplemap.cc:257:simplemap_eqne$16017
  2 cells in clk=\clk_i, en=$abc$31424$auto$opt_dff.cc:194:make_patterns_logic$9454, arst={ }, srst=!\rst_i
  1 cells in clk=\clk_i, en=$abc$31419$auto$opt_dff.cc:194:make_patterns_logic$9502, arst={ }, srst=!\rst_i
  1 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9540, arst={ }, srst=$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
  1 cells in clk=\phy_clk_pad_i, en=$abc$32544$auto$opt_dff.cc:219:make_patterns_logic$9391, arst={ }, srst=$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
  2 cells in clk=\clk_i, en=$abc$32339$auto$opt_dff.cc:194:make_patterns_logic$9381, arst={ }, srst=!\rst_i
  1 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9409, arst={ }, srst=$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
  3 cells in clk=\clk_i, en=$abc$32344$auto$opt_dff.cc:194:make_patterns_logic$9417, arst={ }, srst=!\rst_i
  12 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$33607$auto$opt_dff.cc:253:combine_resets$9802
  26 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$35727$flatten\u0.\u0.$verific$n266$8679
  18 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$34476$auto$opt_dff.cc:253:combine_resets$9898
  85 cells in clk=\phy_clk_pad_i, en=\u1.u1.crc16_add, arst={ }, srst=\u1.u1.crc16_clr
  27 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=\u1.u3.rx_ack_to_clr
  30 cells in clk=\phy_clk_pad_i, en=$abc$34261$auto$opt_dff.cc:219:make_patterns_logic$9853, arst={ }, srst=!\rst_i
  14 cells in clk=\phy_clk_pad_i, en=\u1.u0.token_le_2, arst={ }, srst={ }
  27 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=\u0.rx_active
  1 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9467, arst={ }, srst=$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
  1 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9476, arst={ }, srst=$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
  7 cells in clk=\phy_clk_pad_i, en=$abc$33305$auto$opt_dff.cc:194:make_patterns_logic$9434, arst={ }, srst=!\rst_i
  1 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9406, arst={ }, srst=$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
  9 cells in clk=\phy_clk_pad_i, en=$abc$33657$auto$opt_dff.cc:194:make_patterns_logic$9739, arst={ }, srst=!\rst_i
  17 cells in clk=\phy_clk_pad_i, en=\u0.u0.chirp_cnt_inc, arst={ }, srst=!$abc$34647$auto$rtlil.cc:2464:Mux$10144[10]
  5 cells in clk=\phy_clk_pad_i, en=\u0.u0.fs_term_on, arst={ }, srst=\u0.u0.fs_term_off
  1 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9549, arst={ }, srst=$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
  1 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9543, arst={ }, srst=$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
  1 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9546, arst={ }, srst=$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
  31 cells in clk=\phy_clk_pad_i, en=$abc$34947$flatten\u0.\u0.$verific$n165$8660, arst={ }, srst=$abc$34947$flatten\u0.\u0.$verific$n154$8658
  1 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9394, arst={ }, srst=$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
  1 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:194:make_patterns_logic$9866, arst={ }, srst=!\rst_i
  3 cells in clk=\phy_clk_pad_i, en=\u1.u1.crc16_clr, arst={ }, srst=$abc$34372$auto$opt_dff.cc:253:combine_resets$9840
  16 cells in clk=\phy_clk_pad_i, en=!$abc$34647$auto$rtlil.cc:2547:NotGate$27581, arst={ }, srst=\u0.u0.mode_set_fs
  9 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$33681$auto$rtlil.cc:2547:NotGate$27403
  1 cells in clk=\phy_clk_pad_i, en=$abc$31611$auto$opt_dff.cc:219:make_patterns_logic$9464, arst={ }, srst=$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
  1 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9482, arst={ }, srst=$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
  5 cells in clk=\phy_clk_pad_i, en=\u0.u0.idle_long_set, arst={ }, srst=$abc$35026$auto$opt_dff.cc:253:combine_resets$9951
  12 cells in clk=\phy_clk_pad_i, en=\u0.u0.xcv_set_hs, arst={ }, srst=\u0.u0.xcv_set_fs
  1 cells in clk=\phy_clk_pad_i, en=\u0.u0.attached_set, arst={ }, srst=!$abc$34788$auto$simplemap.cc:257:simplemap_eqne$11788
  8 cells in clk=\phy_clk_pad_i, en=\u0.u0.suspend_set, arst={ }, srst=\u0.suspend_clr
  1 cells in clk=\clk_i, en=\resume_req_i, arst={ }, srst=$abc$35104$auto$opt_dff.cc:253:combine_resets$9372
  11 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$34155$auto$opt_dff.cc:253:combine_resets$9862
  3 cells in clk=\phy_clk_pad_i, en=$abc$34500$auto$opt_dff.cc:194:make_patterns_logic$9878, arst={ }, srst=!\rst_i
  1 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9397, arst={ }, srst=$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
  1 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9479, arst={ }, srst=$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
  9 cells in clk=\phy_clk_pad_i, en=$abc$33644$auto$opt_dff.cc:194:make_patterns_logic$9734, arst={ }, srst=!\rst_i
  4 cells in clk=\phy_clk_pad_i, en={ }, arst={ }, srst=$abc$33637$auto$opt_dff.cc:253:combine_resets$9754
  3 cells in clk=\phy_clk_pad_i, en=$abc$34495$auto$opt_dff.cc:194:make_patterns_logic$9874, arst={ }, srst=!\rst_i
  1 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9470, arst={ }, srst=$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
  8 cells in clk=\phy_clk_pad_i, en=$abc$33746$auto$opt_dff.cc:194:make_patterns_logic$9795, arst={ }, srst=!\rst_i
  1 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9403, arst={ }, srst=$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
  1 cells in clk=\phy_clk_pad_i, en=$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9400, arst={ }, srst=$abc$32544$auto$opt_dff.cc:253:combine_resets$9388

3.36.2. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i
Extracted 1987 gates and 3165 wires to a netlist network with 1178 inputs and 799 outputs.

3.36.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 332 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      332
ABC RESULTS:               NOT cells:       88
ABC RESULTS:             ORNOT cells:       28
ABC RESULTS:               XOR cells:       67
ABC RESULTS:              XNOR cells:       81
ABC RESULTS:              NAND cells:      179
ABC RESULTS:               BUF cells:      188
ABC RESULTS:               MUX cells:      471
ABC RESULTS:                OR cells:      117
ABC RESULTS:               NOR cells:      118
ABC RESULTS:            ANDNOT cells:      106
ABC RESULTS:               AND cells:      413
ABC RESULTS:        internal signals:     1188
ABC RESULTS:           input signals:     1178
ABC RESULTS:          output signals:      799
Removing temp directory.

3.36.3. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$28406$auto$opt_dff.cc:253:combine_resets$28189
Extracted 533 gates and 860 wires to a netlist network with 327 inputs and 29 outputs.

3.36.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       28
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:               NOR cells:       16
ABC RESULTS:             ORNOT cells:       93
ABC RESULTS:               MUX cells:       86
ABC RESULTS:               AND cells:      166
ABC RESULTS:              NAND cells:      220
ABC RESULTS:        internal signals:      504
ABC RESULTS:           input signals:      327
ABC RESULTS:          output signals:       29
Removing temp directory.

3.36.4. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$31952$auto$opt_dff.cc:194:make_patterns_logic$9517, synchronously reset by !\rst_i
Extracted 130 gates and 262 wires to a netlist network with 132 inputs and 65 outputs.

3.36.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:       94
ABC RESULTS:               NOT cells:       64
ABC RESULTS:        internal signals:       65
ABC RESULTS:           input signals:      132
ABC RESULTS:          output signals:       65
Removing temp directory.

3.36.5. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$34788$flatten\u0.\u0.$verific$n391$8688, synchronously reset by \u0.u0.me_cnt_clr
Extracted 44 gates and 57 wires to a netlist network with 13 inputs and 12 outputs.

3.36.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        8
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               MUX cells:        3
ABC RESULTS:              NAND cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        6
ABC RESULTS:              XNOR cells:        6
ABC RESULTS:               XOR cells:        1
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:       12
Removing temp directory.

3.36.6. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$lo242
Extracted 66 gates and 133 wires to a netlist network with 67 inputs and 33 outputs.

3.36.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       33
ABC RESULTS:           input signals:       67
ABC RESULTS:          output signals:       33
Removing temp directory.

3.36.7. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u4.u1.we2, synchronously reset by !\rst_i
Extracted 104 gates and 165 wires to a netlist network with 61 inputs and 88 outputs.

3.36.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               AND cells:        7
ABC RESULTS:                OR cells:        4
ABC RESULTS:               XOR cells:        9
ABC RESULTS:              XNOR cells:       17
ABC RESULTS:               NOT cells:       77
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       61
ABC RESULTS:          output signals:       88
Removing temp directory.

3.36.8. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$30705$auto$opt_dff.cc:219:make_patterns_logic$9537, synchronously reset by $abc$57102$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.36.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.36.9. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$30493$auto$opt_dff.cc:194:make_patterns_logic$9567, synchronously reset by !\u4.u1.dma_en
Extracted 121 gates and 179 wires to a netlist network with 58 inputs and 96 outputs.

3.36.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       24
ABC RESULTS:               NOT cells:       24
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:       14
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               XOR cells:       30
ABC RESULTS:              XNOR cells:       10
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               AND cells:       11
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       58
ABC RESULTS:          output signals:       96
Removing temp directory.

3.36.10. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$u1.u2.fill_buf1
Extracted 48 gates and 81 wires to a netlist network with 33 inputs and 16 outputs.

3.36.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       16
Removing temp directory.

3.36.11. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u4.u0.we0, synchronously reset by !\rst_i
Extracted 141 gates and 261 wires to a netlist network with 120 inputs and 105 outputs.

3.36.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       25
ABC RESULTS:               NOT cells:        9
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        4
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               AND cells:       14
ABC RESULTS:               XOR cells:       31
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               MUX cells:       37
ABC RESULTS:               BUF cells:       36
ABC RESULTS:        internal signals:       36
ABC RESULTS:           input signals:      120
ABC RESULTS:          output signals:      105
Removing temp directory.

3.36.12. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$30687$flatten\u4.\u1.$verific$n1271$8150, synchronously reset by !\rst_i
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 8 outputs.

3.36.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        8
Removing temp directory.

3.36.13. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30487$auto$opt_dff.cc:194:make_patterns_logic$9563, synchronously reset by !\rst_i
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 2 outputs.

3.36.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        2
Removing temp directory.

3.36.14. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57102$abc$30482$auto$opt_dff.cc:194:make_patterns_logic$9527, synchronously reset by !\rst_i
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

3.36.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.15. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u4.u0.we1, synchronously reset by !\rst_i
Extracted 30 gates and 54 wires to a netlist network with 24 inputs and 28 outputs.

3.36.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               AND cells:       14
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       28
Removing temp directory.

3.36.16. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$30856$auto$opt_dff.cc:194:make_patterns_logic$9586, synchronously reset by !\rst_i
Extracted 99 gates and 170 wires to a netlist network with 71 inputs and 63 outputs.

3.36.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       60
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:       28
ABC RESULTS:               MUX cells:       32
ABC RESULTS:        internal signals:       36
ABC RESULTS:           input signals:       71
ABC RESULTS:          output signals:       63
Removing temp directory.

3.36.17. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 462 gates and 809 wires to a netlist network with 347 inputs and 154 outputs.

3.36.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 132 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      132
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:       52
ABC RESULTS:                OR cells:       27
ABC RESULTS:              NAND cells:       33
ABC RESULTS:            ANDNOT cells:       31
ABC RESULTS:               XOR cells:       30
ABC RESULTS:               AND cells:       77
ABC RESULTS:              XNOR cells:       24
ABC RESULTS:               NOT cells:       33
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               BUF cells:      125
ABC RESULTS:        internal signals:      308
ABC RESULTS:           input signals:      347
ABC RESULTS:          output signals:      154
Removing temp directory.

3.36.18. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61064$abc$30477$auto$opt_dff.cc:194:make_patterns_logic$9575, synchronously reset by !\rst_i
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.36.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.19. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$30152$auto$opt_dff.cc:194:make_patterns_logic$9663, synchronously reset by !\rst_i
Extracted 119 gates and 209 wires to a netlist network with 90 inputs and 65 outputs.

3.36.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:       34
ABC RESULTS:               MUX cells:       52
ABC RESULTS:               NOT cells:       63
ABC RESULTS:        internal signals:       54
ABC RESULTS:           input signals:       90
ABC RESULTS:          output signals:       65
Removing temp directory.

3.36.20. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$30011$auto$opt_dff.cc:194:make_patterns_logic$9659, synchronously reset by !\rst_i
Extracted 80 gates and 131 wires to a netlist network with 51 inputs and 62 outputs.

3.36.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       59
ABC RESULTS:              NAND cells:        2
ABC RESULTS:             ORNOT cells:       29
ABC RESULTS:               MUX cells:       13
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       51
ABC RESULTS:          output signals:       62
Removing temp directory.

3.36.21. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u4.u0.we2, synchronously reset by !\rst_i
Extracted 86 gates and 147 wires to a netlist network with 61 inputs and 83 outputs.

3.36.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       52
ABC RESULTS:               MUX cells:        1
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:               AND cells:        3
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:              NAND cells:        7
ABC RESULTS:              XNOR cells:       21
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       61
ABC RESULTS:          output signals:       83
Removing temp directory.

3.36.22. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$29841$auto$opt_dff.cc:219:make_patterns_logic$9610, synchronously reset by $abc$57102$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.23. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$29665$auto$opt_dff.cc:194:make_patterns_logic$9640, synchronously reset by !$abc$60650$lo05
Extracted 97 gates and 133 wires to a netlist network with 36 inputs and 80 outputs.

3.36.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       24
ABC RESULTS:               NOT cells:       24
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:                OR cells:       11
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               XOR cells:       11
ABC RESULTS:               AND cells:       10
ABC RESULTS:              XNOR cells:        9
ABC RESULTS:               BUF cells:       40
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       80
Removing temp directory.

3.36.24. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$29211$auto$opt_dff.cc:194:make_patterns_logic$9693
Extracted 524 gates and 800 wires to a netlist network with 276 inputs and 201 outputs.

3.36.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 92 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       92
ABC RESULTS:               NOT cells:       17
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:             ORNOT cells:       14
ABC RESULTS:                OR cells:       20
ABC RESULTS:              XNOR cells:       34
ABC RESULTS:               XOR cells:       21
ABC RESULTS:               MUX cells:       43
ABC RESULTS:              NAND cells:      123
ABC RESULTS:               AND cells:      142
ABC RESULTS:               BUF cells:       70
ABC RESULTS:        internal signals:      323
ABC RESULTS:           input signals:      276
ABC RESULTS:          output signals:      201
Removing temp directory.

3.36.25. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$29823$flatten\u4.\u0.$verific$n1271$8150, synchronously reset by !\rst_i
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 6 outputs.

3.36.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.36.26. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29659$auto$opt_dff.cc:194:make_patterns_logic$9636, synchronously reset by !\rst_i
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.36.26.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.26.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.36.27. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57102$abc$29654$auto$opt_dff.cc:194:make_patterns_logic$9600, synchronously reset by !\rst_i
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

3.36.27.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.27.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.28. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29003$flatten\u4.$verific$n342$3822, synchronously reset by !\rst_i
Extracted 55 gates and 89 wires to a netlist network with 34 inputs and 38 outputs.

3.36.28.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.28.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       18
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               MUX cells:        5
ABC RESULTS:            ANDNOT cells:        9
ABC RESULTS:               AND cells:       18
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       38
Removing temp directory.

3.36.29. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61064$abc$29649$auto$opt_dff.cc:194:make_patterns_logic$9648, synchronously reset by !\rst_i
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.36.29.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.29.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.30. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61064$lo015, synchronously reset by $abc$61064$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 2 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.36.30.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.30.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

3.36.31. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61064$u4.suspend_end, synchronously reset by $abc$61064$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.31.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.31.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.32. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61064$u4.suspend_start, synchronously reset by $abc$61064$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.32.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.32.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.33. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61064$u4.deattach, synchronously reset by $abc$61064$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 2 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.36.33.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.33.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

3.36.34. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61064$u4.attach, synchronously reset by $abc$61064$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 2 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.36.34.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.34.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

3.36.35. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u0.u0.bit_stuff_on, synchronously reset by \u0.u0.bit_stuff_off
Extracted 6 gates and 13 wires to a netlist network with 6 inputs and 4 outputs.

3.36.35.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.35.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.36. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61064$lo017, synchronously reset by $abc$61064$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.36.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.36.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.37. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61064$lo014, synchronously reset by $abc$61064$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.37.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.37.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.38. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61064$lo071, synchronously reset by $abc$61064$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 2 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.36.38.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.38.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

3.36.39. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$29155$auto$opt_dff.cc:194:make_patterns_logic$9653, synchronously reset by !\rst_i
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 5 outputs.

3.36.39.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.39.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.40. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$29148$auto$opt_dff.cc:219:make_patterns_logic$9619, synchronously reset by $abc$57102$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.40.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.40.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.41. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28971$flatten\u4.$verific$n286$3819, synchronously reset by !\rst_i
Extracted 24 gates and 48 wires to a netlist network with 24 inputs and 17 outputs.

3.36.41.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.41.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:               XOR cells:        7
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       17
Removing temp directory.

3.36.42. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$29141$auto$opt_dff.cc:219:make_patterns_logic$9622, synchronously reset by $abc$57102$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.42.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.42.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.43. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$29134$auto$opt_dff.cc:219:make_patterns_logic$9625, synchronously reset by $abc$57102$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.43.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.43.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.44. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$29127$auto$opt_dff.cc:219:make_patterns_logic$9628, synchronously reset by $abc$57102$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.44.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.44.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.45. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$29120$auto$opt_dff.cc:219:make_patterns_logic$9613, synchronously reset by $abc$57102$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.45.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.45.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.46. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$lo216, synchronously reset by $abc$57102$abc$35727$flatten\u0.\u0.$verific$n318$8682
Extracted 31 gates and 31 wires to a netlist network with 0 inputs and 10 outputs.

3.36.46.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.46.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        6
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               XOR cells:        2
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:               NOT cells:        7
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:       10
Removing temp directory.

3.36.47. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$29112$auto$opt_dff.cc:219:make_patterns_logic$9616, synchronously reset by $abc$57102$abc$29112$auto$opt_dff.cc:253:combine_resets$9607
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.47.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.47.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.48. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$29102$auto$opt_dff.cc:194:make_patterns_logic$9580, synchronously reset by !\rst_i
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.36.48.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.48.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.49. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$29095$auto$opt_dff.cc:219:make_patterns_logic$9552, synchronously reset by $abc$57102$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.36.49.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.49.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.36.50. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$29087$auto$opt_dff.cc:219:make_patterns_logic$9555, synchronously reset by $abc$57102$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.36.50.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.50.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.36.51. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61064$lo041, synchronously reset by $abc$61064$abc$35110$auto$opt_dff.cc:253:combine_resets$9679
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.51.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.51.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.52. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57102$abc$28961$auto$opt_dff.cc:194:make_patterns_logic$9669, synchronously reset by !\rst_i
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs.

3.36.52.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.52.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        3
Removing temp directory.

3.36.53. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$28953$auto$opt_dff.cc:219:make_patterns_logic$9473, synchronously reset by $abc$57102$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.36.53.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.53.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.36.54. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$31435$auto$opt_dff.cc:194:make_patterns_logic$9494, synchronously reset by !\u4.u2.dma_en
Extracted 106 gates and 151 wires to a netlist network with 45 inputs and 80 outputs.

3.36.54.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.54.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       24
ABC RESULTS:               NOT cells:       24
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               XOR cells:       20
ABC RESULTS:                OR cells:       11
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               AND cells:       10
ABC RESULTS:              XNOR cells:        9
ABC RESULTS:               BUF cells:       31
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       45
ABC RESULTS:          output signals:       80
Removing temp directory.

3.36.55. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$28923$auto$rtlil.cc:2371:ReduceOr$10016
Extracted 26 gates and 41 wires to a netlist network with 15 inputs and 10 outputs.

3.36.55.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.55.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:              NAND cells:        8
ABC RESULTS:                OR cells:        3
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.36.56. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u1.u0.token_le_1
Extracted 34 gates and 60 wires to a netlist network with 26 inputs and 30 outputs.

3.36.56.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 8 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.56.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:              XNOR cells:        5
ABC RESULTS:               XOR cells:       15
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       30
Removing temp directory.

3.36.57. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by !\rst_i
Extracted 38 gates and 55 wires to a netlist network with 17 inputs and 20 outputs.

3.36.57.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.57.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        5
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               MUX cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        6
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       20
Removing temp directory.

3.36.58. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$28900$auto$opt_dff.cc:253:combine_resets$28164
Extracted 28 gates and 46 wires to a netlist network with 18 inputs and 8 outputs.

3.36.58.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.58.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:                OR cells:        6
ABC RESULTS:               NOR cells:        6
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               AND cells:        2
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:        8
Removing temp directory.

3.36.59. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$28804$auto$opt_dff.cc:194:make_patterns_logic$9969, synchronously reset by !$abc$28804$flatten\u0.$verific$n42$8542
Extracted 40 gates and 64 wires to a netlist network with 24 inputs and 7 outputs.

3.36.59.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.59.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        6
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:        4
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        8
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       33
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:        7
Removing temp directory.

3.36.60. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$28804$auto$opt_dff.cc:194:make_patterns_logic$9969, synchronously reset by $abc$28804$auto$opt_dff.cc:253:combine_resets$28173
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 4 outputs.

3.36.60.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.60.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.61. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$28373$auto$opt_dff.cc:253:combine_resets$28271
Extracted 44 gates and 75 wires to a netlist network with 31 inputs and 6 outputs.

3.36.61.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.61.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       21
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       38
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:        6
Removing temp directory.

3.36.62. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33955$auto$opt_dff.cc:219:make_patterns_logic$9812
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.62.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 8 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.62.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.63. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u4.u1.we1, synchronously reset by !\rst_i
Extracted 31 gates and 60 wires to a netlist network with 29 inputs and 27 outputs.

3.36.63.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.63.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               AND cells:        9
ABC RESULTS:               MUX cells:       10
ABC RESULTS:               BUF cells:       20
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       27
Removing temp directory.

3.36.64. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u1.u0.data_valid_d
Extracted 35 gates and 52 wires to a netlist network with 17 inputs and 13 outputs.

3.36.64.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 24 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.64.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       24
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        4
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       13
Removing temp directory.

3.36.65. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u1.u0.pid_ld_en, synchronously reset by !\rst_i
Extracted 23 gates and 33 wires to a netlist network with 10 inputs and 15 outputs.

3.36.65.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.65.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        4
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       15
Removing temp directory.

3.36.66. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34072$auto$opt_dff.cc:194:make_patterns_logic$9791, synchronously reset by !\rst_i
Extracted 80 gates and 97 wires to a netlist network with 17 inputs and 9 outputs.

3.36.66.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.66.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       14
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:       16
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               XOR cells:        7
ABC RESULTS:               NOT cells:       11
ABC RESULTS:               NOR cells:        9
ABC RESULTS:               MUX cells:       12
ABC RESULTS:        internal signals:       71
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.67. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$32718$auto$opt_dff.cc:194:make_patterns_logic$9440, synchronously reset by !\rst_i
Extracted 87 gates and 171 wires to a netlist network with 84 inputs and 62 outputs.

3.36.67.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.67.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       60
ABC RESULTS:              NAND cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               MUX cells:       47
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       84
ABC RESULTS:          output signals:       62
Removing temp directory.

3.36.68. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$63597$u1.u0.data_valid_d, synchronously reset by $abc$63352$u1.u0.crc16_clr
Extracted 50 gates and 60 wires to a netlist network with 10 inputs and 10 outputs.

3.36.68.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.68.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       16
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               XOR cells:        9
ABC RESULTS:              XNOR cells:       17
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       40
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       10
Removing temp directory.

3.36.69. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34647$auto$opt_dff.cc:219:make_patterns_logic$9938, synchronously reset by $abc$34647$auto$opt_dff.cc:253:combine_resets$9909
Extracted 121 gates and 161 wires to a netlist network with 39 inputs and 33 outputs.

3.36.69.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.69.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       15
ABC RESULTS:               NOT cells:       14
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:                OR cells:       18
ABC RESULTS:               NOR cells:        7
ABC RESULTS:              NAND cells:        9
ABC RESULTS:            ANDNOT cells:       13
ABC RESULTS:               AND cells:       36
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       89
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       33
Removing temp directory.

3.36.70. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by !$abc$28923$auto$simplemap.cc:257:simplemap_eqne$16859
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 7 outputs.

3.36.70.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.70.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        7
Removing temp directory.

3.36.71. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$lo271, synchronously reset by $abc$57102$lo272
Extracted 38 gates and 39 wires to a netlist network with 1 inputs and 12 outputs.

3.36.71.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.71.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               AND cells:        9
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:       10
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:       12
Removing temp directory.

3.36.72. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u4.u2.we2, synchronously reset by !\rst_i
Extracted 86 gates and 146 wires to a netlist network with 60 inputs and 82 outputs.

3.36.72.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.72.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       52
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        6
ABC RESULTS:              NAND cells:        4
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:              XNOR cells:       21
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       60
ABC RESULTS:          output signals:       82
Removing temp directory.

3.36.73. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$31593$flatten\u4.\u2.$verific$n1271$8150, synchronously reset by !\rst_i
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 8 outputs.

3.36.73.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.73.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        8
Removing temp directory.

3.36.74. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u4.u2.we1, synchronously reset by !\rst_i
Extracted 35 gates and 66 wires to a netlist network with 31 inputs and 27 outputs.

3.36.74.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.74.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               MUX cells:       10
ABC RESULTS:               AND cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       27
Removing temp directory.

3.36.75. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u4.u3.we2, synchronously reset by !\rst_i
Extracted 87 gates and 148 wires to a netlist network with 61 inputs and 82 outputs.

3.36.75.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.75.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       52
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               AND cells:        6
ABC RESULTS:              XNOR cells:       21
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               BUF cells:       20
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       61
ABC RESULTS:          output signals:       82
Removing temp directory.

3.36.76. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$lo272, synchronously reset by !\rst_i
Extracted 25 gates and 37 wires to a netlist network with 12 inputs and 22 outputs.

3.36.76.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.76.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               XOR cells:        3
ABC RESULTS:            ANDNOT cells:       11
ABC RESULTS:               BUF cells:       19
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:       22
Removing temp directory.

3.36.77. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33483$auto$opt_dff.cc:219:make_patterns_logic$9730, synchronously reset by $abc$33483$auto$opt_dff.cc:253:combine_resets$9717
Extracted 89 gates and 115 wires to a netlist network with 26 inputs and 18 outputs.

3.36.77.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.77.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       10
ABC RESULTS:               NOT cells:        7
ABC RESULTS:                OR cells:        5
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:       14
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:       30
ABC RESULTS:              NAND cells:       10
ABC RESULTS:        internal signals:       71
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       18
Removing temp directory.

3.36.78. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$lo155, synchronously reset by $abc$33607$auto$opt_dff.cc:253:combine_resets$9786
Extracted 64 gates and 89 wires to a netlist network with 25 inputs and 45 outputs.

3.36.78.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.78.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:       11
ABC RESULTS:               AND cells:        9
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:       20
ABC RESULTS:               BUF cells:       11
ABC RESULTS:               NOT cells:       12
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       45
Removing temp directory.

3.36.79. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$31027$auto$opt_dff.cc:194:make_patterns_logic$9590, synchronously reset by !\rst_i
Extracted 113 gates and 198 wires to a netlist network with 85 inputs and 65 outputs.

3.36.79.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.79.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:       33
ABC RESULTS:               MUX cells:       47
ABC RESULTS:               NOT cells:       64
ABC RESULTS:        internal signals:       48
ABC RESULTS:           input signals:       85
ABC RESULTS:          output signals:       65
Removing temp directory.

3.36.80. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u4.u3.we1, synchronously reset by !\rst_i
Extracted 40 gates and 74 wires to a netlist network with 34 inputs and 28 outputs.

3.36.80.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.80.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:       12
ABC RESULTS:               AND cells:       14
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       28
Removing temp directory.

3.36.81. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u4.u3.we0, synchronously reset by !\rst_i
Extracted 131 gates and 240 wires to a netlist network with 109 inputs and 105 outputs.

3.36.81.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.81.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       25
ABC RESULTS:               NOT cells:        9
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               AND cells:       14
ABC RESULTS:            ANDNOT cells:        9
ABC RESULTS:                OR cells:        4
ABC RESULTS:               XOR cells:       30
ABC RESULTS:               MUX cells:       27
ABC RESULTS:               BUF cells:       46
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:      109
ABC RESULTS:          output signals:      105
Removing temp directory.

3.36.82. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$31781$auto$opt_dff.cc:194:make_patterns_logic$9513, synchronously reset by !\rst_i
Extracted 46 gates and 87 wires to a netlist network with 41 inputs and 38 outputs.

3.36.82.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.82.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       61
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               MUX cells:        4
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       38
Removing temp directory.

3.36.83. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34251$auto$opt_dff.cc:194:make_patterns_logic$9507, synchronously reset by !\rst_i
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.36.83.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.83.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.84. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$32857$auto$opt_dff.cc:194:make_patterns_logic$9444, synchronously reset by !\rst_i
Extracted 71 gates and 143 wires to a netlist network with 72 inputs and 38 outputs.

3.36.84.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.84.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       34
ABC RESULTS:               NOT cells:       64
ABC RESULTS:        internal signals:       33
ABC RESULTS:           input signals:       72
ABC RESULTS:          output signals:       38
Removing temp directory.

3.36.85. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33200$auto$opt_dff.cc:219:make_patterns_logic$9819
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.85.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 8 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.85.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.86. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$u1.u2.fill_buf0
Extracted 48 gates and 81 wires to a netlist network with 33 inputs and 16 outputs.

3.36.86.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.86.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       16
Removing temp directory.

3.36.87. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31429$auto$opt_dff.cc:194:make_patterns_logic$9490, synchronously reset by !\rst_i
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.36.87.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.87.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.36.88. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u4.u2.we0, synchronously reset by !\rst_i
Extracted 101 gates and 180 wires to a netlist network with 79 inputs and 79 outputs.

3.36.88.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.88.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       25
ABC RESULTS:               NOT cells:        9
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        4
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               AND cells:       15
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               XOR cells:       21
ABC RESULTS:               BUF cells:       50
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       79
ABC RESULTS:          output signals:       79
Removing temp directory.

3.36.89. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$32350$auto$opt_dff.cc:194:make_patterns_logic$9421, synchronously reset by !$abc$64961$lo14
Extracted 110 gates and 157 wires to a netlist network with 47 inputs and 93 outputs.

3.36.89.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.89.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       24
ABC RESULTS:               NOT cells:       24
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       11
ABC RESULTS:                OR cells:       13
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              XNOR cells:        9
ABC RESULTS:               XOR cells:       20
ABC RESULTS:               BUF cells:       40
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       47
ABC RESULTS:          output signals:       93
Removing temp directory.

3.36.90. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$32526$flatten\u4.\u3.$verific$n1271$8150, synchronously reset by !\rst_i
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 6 outputs.

3.36.90.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.90.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.36.91. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$57102$lo179
Extracted 20 gates and 40 wires to a netlist network with 20 inputs and 17 outputs.

3.36.91.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.91.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               MUX cells:       12
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       17
Removing temp directory.

3.36.92. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$33463$flatten\u0.\u0.$verific$n120$8654
Extracted 15 gates and 18 wires to a netlist network with 3 inputs and 5 outputs.

3.36.92.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.92.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.93. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u4.u1.we0, synchronously reset by !\rst_i
Extracted 113 gates and 200 wires to a netlist network with 87 inputs and 94 outputs.

3.36.93.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.93.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       25
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               NOT cells:       10
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               AND cells:        8
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               NOR cells:        5
ABC RESULTS:                OR cells:        5
ABC RESULTS:            ANDNOT cells:        9
ABC RESULTS:               XOR cells:       18
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:       48
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       87
ABC RESULTS:          output signals:       94
Removing temp directory.

3.36.94. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33227$auto$opt_dff.cc:219:make_patterns_logic$9826
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.94.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 8 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.94.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.95. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61064$abc$32334$auto$opt_dff.cc:194:make_patterns_logic$9429, synchronously reset by !\rst_i
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.36.95.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.95.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.96. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63123$abc$28961$flatten\u4.$verific$n222$3805
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs.

3.36.96.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 4 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.96.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.97. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33254$auto$opt_dff.cc:219:make_patterns_logic$9833
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.97.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 8 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.97.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.98. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33681$auto$opt_dff.cc:219:make_patterns_logic$9781, synchronously reset by !\rst_i
Extracted 70 gates and 92 wires to a netlist network with 22 inputs and 12 outputs.

3.36.98.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.98.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        4
ABC RESULTS:                OR cells:        4
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:            ANDNOT cells:       10
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               AND cells:       19
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       58
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:       12
Removing temp directory.

3.36.99. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$lo273, synchronously reset by $abc$33400$auto$opt_dff.cc:253:combine_resets$9892
Extracted 15 gates and 18 wires to a netlist network with 3 inputs and 5 outputs.

3.36.99.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.99.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.100. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$33483$auto$simplemap.cc:257:simplemap_eqne$16017
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 7 outputs.

3.36.100.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.100.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        7
Removing temp directory.

3.36.101. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57102$abc$31424$auto$opt_dff.cc:194:make_patterns_logic$9454, synchronously reset by !\rst_i
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

3.36.101.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.101.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.102. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61064$abc$31419$auto$opt_dff.cc:194:make_patterns_logic$9502, synchronously reset by !\rst_i
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.36.102.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.102.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.103. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9540, synchronously reset by $abc$57102$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.103.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.103.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.104. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$32544$auto$opt_dff.cc:219:make_patterns_logic$9391, synchronously reset by $abc$57102$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.104.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.104.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.105. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57102$abc$32339$auto$opt_dff.cc:194:make_patterns_logic$9381, synchronously reset by !\rst_i
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 1 outputs.

3.36.105.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.105.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.106. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9409, synchronously reset by $abc$57102$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.106.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.106.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.107. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32344$auto$opt_dff.cc:194:make_patterns_logic$9417, synchronously reset by !\rst_i
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.36.107.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.107.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.36.108. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$33607$auto$opt_dff.cc:253:combine_resets$9802
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 6 outputs.

3.36.108.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.108.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        6
Removing temp directory.

3.36.109. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$57102$abc$35727$flatten\u0.\u0.$verific$n266$8679
Extracted 26 gates and 26 wires to a netlist network with 0 inputs and 4 outputs.

3.36.109.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.109.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        5
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.110. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$34476$auto$opt_dff.cc:253:combine_resets$9898
Extracted 18 gates and 20 wires to a netlist network with 2 inputs and 5 outputs.

3.36.110.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.110.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        5
ABC RESULTS:               NOT cells:        4
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.111. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u1.u1.crc16_add, synchronously reset by \u1.u1.crc16_clr
Extracted 85 gates and 126 wires to a netlist network with 41 inputs and 20 outputs.

3.36.111.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.111.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       16
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:       25
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:       65
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       20
Removing temp directory.

3.36.112. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$57102$lo267
Extracted 27 gates and 29 wires to a netlist network with 2 inputs and 6 outputs.

3.36.112.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.112.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               NOT cells:        2
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        6
Removing temp directory.

3.36.113. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34261$auto$opt_dff.cc:219:make_patterns_logic$9853, synchronously reset by !\rst_i
Extracted 30 gates and 35 wires to a netlist network with 5 inputs and 12 outputs.

3.36.113.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.113.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:              NAND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        6
ABC RESULTS:               AND cells:        5
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:               NOT cells:        5
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:       12
Removing temp directory.

3.36.114. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$u1.u0.token_le_2
Extracted 14 gates and 23 wires to a netlist network with 9 inputs and 9 outputs.

3.36.114.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 8 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.114.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.115. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$63352$lo2
Extracted 27 gates and 29 wires to a netlist network with 2 inputs and 6 outputs.

3.36.115.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.115.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               NOT cells:        2
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        6
Removing temp directory.

3.36.116. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9467, synchronously reset by $abc$57102$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.116.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.116.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.117. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9476, synchronously reset by $abc$57102$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.117.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.117.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.118. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33305$auto$opt_dff.cc:194:make_patterns_logic$9434, synchronously reset by !\rst_i
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 5 outputs.

3.36.118.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.118.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.119. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9406, synchronously reset by $abc$57102$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.119.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.119.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.120. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33657$auto$opt_dff.cc:194:make_patterns_logic$9739, synchronously reset by !\rst_i
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 6 outputs.

3.36.120.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.120.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        6
Removing temp directory.

3.36.121. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u0.u0.chirp_cnt_inc, synchronously reset by !$abc$34647$auto$rtlil.cc:2464:Mux$10144[10]
Extracted 17 gates and 27 wires to a netlist network with 10 inputs and 5 outputs.

3.36.121.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.121.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.122. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u0.u0.fs_term_on, synchronously reset by \u0.u0.fs_term_off
Extracted 5 gates and 13 wires to a netlist network with 7 inputs and 4 outputs.

3.36.122.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.122.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.123. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9549, synchronously reset by $abc$57102$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.123.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.123.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.124. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9543, synchronously reset by $abc$57102$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.124.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.124.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.125. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9546, synchronously reset by $abc$57102$abc$29087$auto$opt_dff.cc:253:combine_resets$9534
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.125.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.125.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.126. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$34947$flatten\u0.\u0.$verific$n165$8660, synchronously reset by $abc$34947$flatten\u0.\u0.$verific$n154$8658
Extracted 31 gates and 41 wires to a netlist network with 10 inputs and 23 outputs.

3.36.126.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.126.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        7
ABC RESULTS:               NOR cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        6
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       23
Removing temp directory.

3.36.127. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9394, synchronously reset by $abc$57102$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.127.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.127.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.128. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$35727$auto$opt_dff.cc:194:make_patterns_logic$9866, synchronously reset by !\rst_i
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

3.36.128.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.128.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.129. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$66278$u1.u1.crc16_clr, synchronously reset by $abc$34372$auto$opt_dff.cc:253:combine_resets$9840
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.36.129.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.129.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.36.130. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by !$abc$34647$auto$rtlil.cc:2547:NotGate$27581, synchronously reset by \u0.u0.mode_set_fs
Extracted 16 gates and 30 wires to a netlist network with 13 inputs and 11 outputs.

3.36.130.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.130.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               AND cells:        4
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:       11
Removing temp directory.

3.36.131. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$33681$auto$rtlil.cc:2547:NotGate$27403
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 7 outputs.

3.36.131.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.131.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        7
Removing temp directory.

3.36.132. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$31611$auto$opt_dff.cc:219:make_patterns_logic$9464, synchronously reset by $abc$57102$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.132.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.132.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.133. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9482, synchronously reset by $abc$57102$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.133.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.133.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.134. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$u0.u0.idle_long_set, synchronously reset by $abc$35026$auto$opt_dff.cc:253:combine_resets$9951
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 3 outputs.

3.36.134.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.134.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.36.135. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u0.u0.xcv_set_hs, synchronously reset by \u0.u0.xcv_set_fs
Extracted 12 gates and 26 wires to a netlist network with 13 inputs and 7 outputs.

3.36.135.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.135.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:                OR cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        7
Removing temp directory.

3.36.136. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$u0.u0.attached_set, synchronously reset by !$abc$63978$lo01
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.136.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.136.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.137. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by \u0.u0.suspend_set, synchronously reset by $abc$61064$u0.suspend_clr
Extracted 8 gates and 18 wires to a netlist network with 9 inputs and 4 outputs.

3.36.137.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.137.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.138. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \resume_req_i, synchronously reset by $abc$61064$abc$35104$auto$opt_dff.cc:253:combine_resets$9372
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.138.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.138.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.139. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$34155$auto$opt_dff.cc:253:combine_resets$9862
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 5 outputs.

3.36.139.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.139.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.140. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34500$auto$opt_dff.cc:194:make_patterns_logic$9878, synchronously reset by !\rst_i
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.36.140.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.140.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.36.141. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9397, synchronously reset by $abc$57102$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.141.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.141.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.142. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9479, synchronously reset by $abc$57102$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.142.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.142.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.143. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33644$auto$opt_dff.cc:194:make_patterns_logic$9734, synchronously reset by !\rst_i
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 8 outputs.

3.36.143.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.143.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.36.144. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, synchronously reset by $abc$33637$auto$opt_dff.cc:253:combine_resets$9754
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 2 outputs.

3.36.144.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.144.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        2
Removing temp directory.

3.36.145. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$34495$auto$opt_dff.cc:194:make_patterns_logic$9874, synchronously reset by !\rst_i
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.36.145.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.145.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.36.146. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9470, synchronously reset by $abc$57102$abc$28953$auto$opt_dff.cc:253:combine_resets$9461
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.146.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.146.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.147. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$33746$auto$opt_dff.cc:194:make_patterns_logic$9795, synchronously reset by !\rst_i
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 3 outputs.

3.36.147.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.147.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        3
Removing temp directory.

3.36.148. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9403, synchronously reset by $abc$57102$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.148.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.148.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

3.36.149. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_clk_pad_i, enabled by $abc$57102$abc$35727$auto$opt_dff.cc:219:make_patterns_logic$9400, synchronously reset by $abc$57102$abc$32544$auto$opt_dff.cc:253:combine_resets$9388
Extracted 1 gates and 2 wires to a netlist network with 0 inputs and 1 outputs.

3.36.149.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.149.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        1
Removing temp directory.

yosys> opt_ffinv

3.37. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 196 inverters.

yosys> abc -script /tmp/yosys_OvboDH/abc_tmp_1.scr

3.38. Executing ABC pass (technology mapping using ABC).

3.38.1. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Extracted 6246 gates and 8043 wires to a netlist network with 1797 inputs and 1681 outputs.

3.38.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_OvboDH/abc_tmp_1.scr 
ABC:   #Luts =  2498  Max Lvl =  11  Avg Lvl =   3.16  [   0.75 sec. at Pass 0]
ABC:   #Luts =  2371  Max Lvl =   9  Avg Lvl =   3.01  [  19.31 sec. at Pass 1]
ABC:   #Luts =  2327  Max Lvl =  10  Avg Lvl =   2.94  [   2.97 sec. at Pass 2]
ABC:   #Luts =  2327  Max Lvl =  10  Avg Lvl =   2.94  [   3.21 sec. at Pass 3]
ABC:   #Luts =  2322  Max Lvl =  12  Avg Lvl =   2.96  [   2.60 sec. at Pass 4]
ABC:   #Luts =  2317  Max Lvl =  10  Avg Lvl =   2.93  [   2.99 sec. at Pass 5]
ABC:   #Luts =  2317  Max Lvl =  10  Avg Lvl =   2.93  [   2.66 sec. at Pass 6]
ABC:   #Luts =  2317  Max Lvl =  10  Avg Lvl =   2.93  [   2.74 sec. at Pass 7]
ABC:   #Luts =  2316  Max Lvl =   9  Avg Lvl =   2.84  [   2.38 sec. at Pass 8]
ABC:   #Luts =  2316  Max Lvl =   9  Avg Lvl =   2.84  [   2.70 sec. at Pass 9]
ABC:   #Luts =  2312  Max Lvl =  10  Avg Lvl =   2.77  [   2.49 sec. at Pass 10]
ABC:   #Luts =  2312  Max Lvl =  10  Avg Lvl =   2.77  [   2.92 sec. at Pass 11]
ABC:   #Luts =  2312  Max Lvl =  10  Avg Lvl =   2.77  [   2.74 sec. at Pass 12]
ABC:   #Luts =  2312  Max Lvl =  10  Avg Lvl =   2.77  [   3.17 sec. at Pass 13]
ABC:   #Luts =  2310  Max Lvl =   9  Avg Lvl =   2.75  [   0.73 sec. at Pass 14]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.38.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     2310
ABC RESULTS:        internal signals:     4565
ABC RESULTS:           input signals:     1797
ABC RESULTS:          output signals:     1681
Removing temp directory.

yosys> opt

3.39. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

yosys> opt_merge -nomux

3.39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.39.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys> opt_reduce

3.39.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.39.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.39.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.39.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 0 unused cells and 21360 unused wires.
<suppressed ~168 debug messages>

yosys> opt_expr

3.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.39.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.39.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys> opt_reduce

3.39.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.39.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.39.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.39.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..

yosys> opt_expr

3.39.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.39.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt_ffinv

3.40. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 15 inverters.

yosys> stat

3.41. Printing statistics.

=== usbf_top ===

   Number of wires:               4212
   Number of wire bits:          13346
   Number of public wires:        1065
   Number of public wire bits:    8747
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4429
     $_DFFE_PP_                    264
     $_DFF_P_                      464
     $_SDFFE_PN0P_                 550
     $_SDFFE_PN1P_                 202
     $_SDFFE_PP0N_                   1
     $_SDFFE_PP0P_                 150
     $_SDFFE_PP1P_                   4
     $_SDFF_PN0_                     9
     $_SDFF_PP0_                    71
     $_SDFF_PP1_                     5
     $lut                         2243
     $mux                            3
     adder_carry                   463


yosys> shregmap -minlen 8 -maxlen 20

3.42. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.43. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.44. Printing statistics.

=== usbf_top ===

   Number of wires:               6115
   Number of wire bits:          15249
   Number of public wires:        1065
   Number of public wire bits:    8747
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6328
     $_DFFE_PP0P_                  264
     $_DFF_P_                     1456
     $_MUX_                       1899
     $lut                         2243
     $mux                            3
     adder_carry                   463


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.45. Executing TECHMAP pass (map to technology primitives).

3.45.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.45.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.45.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~4366 debug messages>

yosys> opt_expr -mux_undef

3.46. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~41444 debug messages>

yosys> simplemap

3.47. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

yosys> opt_merge

3.49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
<suppressed ~16344 debug messages>
Removed a total of 5448 cells.

yosys> opt_dff -nodffe -nosdff

3.50. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 1 unused cells and 10662 unused wires.
<suppressed ~2 debug messages>

yosys> opt -nodffe -nosdff

3.52. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.52.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.
<suppressed ~1309 debug messages>

yosys> opt_merge -nomux

3.52.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.52.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.52.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.52.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.52.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 0 unused cells and 351 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.52.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.52.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.52.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.52.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.52.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.52.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..

yosys> opt_expr

3.52.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.52.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /tmp/yosys_OvboDH/abc_tmp_2.scr

3.53. Executing ABC pass (technology mapping using ABC).

3.53.1. Extracting gate netlist of module `\usbf_top' to `<abc-temp-dir>/input.blif'..
Extracted 8636 gates and 10471 wires to a netlist network with 1833 inputs and 1889 outputs.

3.53.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_OvboDH/abc_tmp_2.scr 
ABC:   #Luts =  2847  Max Lvl =  10  Avg Lvl =   3.41  [   0.31 sec. at Pass 0]
ABC:   #Luts =  2840  Max Lvl =  10  Avg Lvl =   3.40  [  12.18 sec. at Pass 1]
ABC:   #Luts =  2822  Max Lvl =  10  Avg Lvl =   3.35  [   3.21 sec. at Pass 2]
ABC:   #Luts =  2817  Max Lvl =  11  Avg Lvl =   3.46  [   3.86 sec. at Pass 3]
ABC:   #Luts =  2810  Max Lvl =   9  Avg Lvl =   3.33  [   3.40 sec. at Pass 4]
ABC:   #Luts =  2810  Max Lvl =   9  Avg Lvl =   3.33  [   3.87 sec. at Pass 5]
ABC:   #Luts =  2810  Max Lvl =   9  Avg Lvl =   3.33  [   3.87 sec. at Pass 6]
ABC:   #Luts =  2810  Max Lvl =   9  Avg Lvl =   3.33  [   4.39 sec. at Pass 7]
ABC:   #Luts =  2808  Max Lvl =  10  Avg Lvl =   3.23  [   1.20 sec. at Pass 8]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.53.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     2808
ABC RESULTS:        internal signals:     6749
ABC RESULTS:           input signals:     1833
ABC RESULTS:          output signals:     1889
Removing temp directory.

yosys> opt

3.54. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.54.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

yosys> opt_merge -nomux

3.54.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.54.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.54.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.54.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 0 unused cells and 9608 unused wires.
<suppressed ~34 debug messages>

yosys> opt_expr

3.54.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.54.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.54.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbf_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbf_top.
Performed a total of 0 changes.

yosys> opt_merge

3.54.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbf_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.54.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..

yosys> opt_expr

3.54.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbf_top.

3.54.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.55. Executing HIERARCHY pass (managing design hierarchy).

3.55.1. Analyzing design hierarchy..
Top module:  \usbf_top

3.55.2. Analyzing design hierarchy..
Top module:  \usbf_top
Removed 0 unused modules.

yosys> stat

3.56. Printing statistics.

=== usbf_top ===

   Number of wires:               4762
   Number of wire bits:          13896
   Number of public wires:        1032
   Number of public wire bits:    8714
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4989
     $lut                         2806
     adder_carry                   463
     dffsre                       1720


yosys> opt_clean -purge

3.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbf_top..
Removed 0 unused cells and 895 unused wires.
<suppressed ~895 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.58. Executing Verilog backend.

yosys> bmuxmap

3.58.1. Executing BMUXMAP pass.

yosys> demuxmap

3.58.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\usbf_top'.

Warnings: 18 unique messages, 18 total
End of script. Logfile hash: 7159846536, CPU: user 75.61s system 4.16s, MEM: 144.11 MB peak
Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)
Time spent: 93% 6x abc (704 sec), 2% 54x opt_expr (15 sec), ...
real 248.01
user 679.43
sys 71.73
