// Seed: 5851592
module module_0;
  always @(posedge id_1 - 1 or id_1)
    if (1) id_1 = id_1;
    else id_1 = #id_2 1 > 1;
endmodule
module module_1;
  reg id_1;
  module_0();
  always @(posedge 1) begin
    id_1 <= id_1;
    disable id_2;
  end
  logic [7:0] id_3;
  int id_5 (
      .id_0(),
      .id_1(id_3[1'd0]),
      .id_2(id_1)
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4[1] = id_2;
  module_0();
endmodule
