{"url": "https://duttgroup.ics.uci.edu/publications/?limit=5", "content": "<!DOCTYPE html>\n<html lang=\"en-US\">\n<head>\n<meta charset=\"UTF-8\">\n<meta name=\"viewport\" content=\"width=device-width, initial-scale=1\">\n<link rel=\"profile\" href=\"http://gmpg.org/xfn/11\">\n\n<title>Publications &#8211; Dutt Research Group</title>\n<link rel='dns-prefetch' href='//fonts.googleapis.com' />\n<link rel='dns-prefetch' href='//cdn.jsdelivr.net' />\n<link rel='dns-prefetch' href='//s.w.org' />\n<link rel=\"alternate\" type=\"application/rss+xml\" title=\"Dutt Research Group &raquo; Feed\" href=\"https://duttgroup.ics.uci.edu/feed/\" />\n<link rel=\"alternate\" type=\"application/rss+xml\" title=\"Dutt Research Group &raquo; Comments Feed\" href=\"https://duttgroup.ics.uci.edu/comments/feed/\" />\n\t\t<script type=\"text/javascript\">\n\t\t\twindow._wpemojiSettings = {\"baseUrl\":\"https:\\/\\/s.w.org\\/images\\/core\\/emoji\\/12.0.0-1\\/72x72\\/\",\"ext\":\".png\",\"svgUrl\":\"https:\\/\\/s.w.org\\/images\\/core\\/emoji\\/12.0.0-1\\/svg\\/\",\"svgExt\":\".svg\",\"source\":{\"concatemoji\":\"https:\\/\\/duttgroup.ics.uci.edu\\/wp-includes\\/js\\/wp-emoji-release.min.js?ver=5.2.3\"}};\n\t\t\t!function(a,b,c){function d(a,b){var c=String.fromCharCode;l.clearRect(0,0,k.width,k.height),l.fillText(c.apply(this,a),0,0);var d=k.toDataURL();l.clearRect(0,0,k.width,k.height),l.fillText(c.apply(this,b),0,0);var e=k.toDataURL();return d===e}function e(a){var b;if(!l||!l.fillText)return!1;switch(l.textBaseline=\"top\",l.font=\"600 32px Arial\",a){case\"flag\":return!(b=d([55356,56826,55356,56819],[55356,56826,8203,55356,56819]))&&(b=d([55356,57332,56128,56423,56128,56418,56128,56421,56128,56430,56128,56423,56128,56447],[55356,57332,8203,56128,56423,8203,56128,56418,8203,56128,56421,8203,56128,56430,8203,56128,56423,8203,56128,56447]),!b);case\"emoji\":return b=d([55357,56424,55356,57342,8205,55358,56605,8205,55357,56424,55356,57340],[55357,56424,55356,57342,8203,55358,56605,8203,55357,56424,55356,57340]),!b}return!1}function f(a){var c=b.createElement(\"script\");c.src=a,c.defer=c.type=\"text/javascript\",b.getElementsByTagName(\"head\")[0].appendChild(c)}var g,h,i,j,k=b.createElement(\"canvas\"),l=k.getContext&&k.getContext(\"2d\");for(j=Array(\"flag\",\"emoji\"),c.supports={everything:!0,everythingExceptFlag:!0},i=0;i<j.length;i++)c.supports[j[i]]=e(j[i]),c.supports.everything=c.supports.everything&&c.supports[j[i]],\"flag\"!==j[i]&&(c.supports.everythingExceptFlag=c.supports.everythingExceptFlag&&c.supports[j[i]]);c.supports.everythingExceptFlag=c.supports.everythingExceptFlag&&!c.supports.flag,c.DOMReady=!1,c.readyCallback=function(){c.DOMReady=!0},c.supports.everything||(h=function(){c.readyCallback()},b.addEventListener?(b.addEventListener(\"DOMContentLoaded\",h,!1),a.addEventListener(\"load\",h,!1)):(a.attachEvent(\"onload\",h),b.attachEvent(\"onreadystatechange\",function(){\"complete\"===b.readyState&&c.readyCallback()})),g=c.source||{},g.concatemoji?f(g.concatemoji):g.wpemoji&&g.twemoji&&(f(g.twemoji),f(g.wpemoji)))}(window,document,window._wpemojiSettings);\n\t\t</script>\n\t\t<style type=\"text/css\">\nimg.wp-smiley,\nimg.emoji {\n\tdisplay: inline !important;\n\tborder: none !important;\n\tbox-shadow: none !important;\n\theight: 1em !important;\n\twidth: 1em !important;\n\tmargin: 0 .07em !important;\n\tvertical-align: -0.1em !important;\n\tbackground: none !important;\n\tpadding: 0 !important;\n}\n</style>\n\t<link rel='stylesheet' id='wp-block-library-css'  href='https://duttgroup.ics.uci.edu/wp-includes/css/dist/block-library/style.min.css?ver=5.2.3' type='text/css' media='all' />\n<link rel='stylesheet' id='wp-block-library-theme-css'  href='https://duttgroup.ics.uci.edu/wp-includes/css/dist/block-library/theme.min.css?ver=5.2.3' type='text/css' media='all' />\n<link rel='stylesheet' id='contact-form-7-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/plugins/contact-form-7/includes/css/styles.css?ver=5.1.4' type='text/css' media='all' />\n<link rel='stylesheet' id='rbuilder-fa5-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/plugins/resume-builder/assets/css/fontawesome-all.min.css?ver=5.1.0' type='text/css' media='all' />\n<link rel='stylesheet' id='font-awesome-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/plugins/elementor/assets/lib/font-awesome/css/font-awesome.min.css?ver=4.7.0' type='text/css' media='all' />\n<link rel='stylesheet' id='chld_thm_cfg_parent-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/style.css?ver=5.2.3' type='text/css' media='all' />\n<link rel='stylesheet' id='hitmag-fonts-css'  href='https://fonts.googleapis.com/css?family=Ubuntu%3A400%2C500%2C700%7CLato%3A400%2C700%2C400italic%2C700italic%7COpen+Sans%3A400%2C400italic%2C700&#038;subset=latin%2Clatin-ext' type='text/css' media='all' />\n<link rel='stylesheet' id='hitmag-style-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag-child/style.css?ver=1.1.8.1532040112' type='text/css' media='all' />\n<link rel='stylesheet' id='jquery-flexslider-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/css/flexslider.css?ver=5.2.3' type='text/css' media='screen' />\n<link rel='stylesheet' id='jquery-magnific-popup-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/css/magnific-popup.css?ver=5.2.3' type='text/css' media='all' />\n<link rel='stylesheet' id='bfa-font-awesome-css'  href='//cdn.jsdelivr.net/fontawesome/4.7.0/css/font-awesome.min.css?ver=4.7.0' type='text/css' media='all' />\n<link rel='stylesheet' id='chld_thm_cfg_separate-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag-child/ctc-style.css?ver=1.1.8.1532040112' type='text/css' media='all' />\n<link rel='stylesheet' id='rbuilder-styling-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/plugins/resume-builder/assets/css/style.min.css?ver=2.0.6' type='text/css' media='all' />\n<style id='rbuilder-styling-inline-css' type='text/css'>\nhtml { font-size:16px; }/* Heading Color */.rb-resume-section-heading { color:#f35e46; }.rb-resume-skills .rb-resume-skills-block .rb-resume-skill-rating .far,.rb-resume-skills .rb-resume-skills-block .rb-resume-skill-rating .fas,.rb-resume-skills .rb-resume-skills-block .rb-resume-skill-rating .fal { color:#f7b94f; }\n</style>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-includes/js/jquery/jquery.js?ver=1.12.4-wp'></script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-includes/js/jquery/jquery-migrate.min.js?ver=1.4.1'></script>\n<!--[if lt IE 9]>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/js/html5shiv.min.js?ver=5.2.3'></script>\n<![endif]-->\n<link rel='https://api.w.org/' href='https://duttgroup.ics.uci.edu/wp-json/' />\n<link rel=\"EditURI\" type=\"application/rsd+xml\" title=\"RSD\" href=\"https://duttgroup.ics.uci.edu/xmlrpc.php?rsd\" />\n<link rel=\"wlwmanifest\" type=\"application/wlwmanifest+xml\" href=\"https://duttgroup.ics.uci.edu/wp-includes/wlwmanifest.xml\" /> \n<meta name=\"generator\" content=\"WordPress 5.2.3\" />\n<link rel=\"canonical\" href=\"https://duttgroup.ics.uci.edu/publications/\" />\n<link rel='shortlink' href='https://duttgroup.ics.uci.edu/?p=146' />\n<link rel=\"alternate\" type=\"application/json+oembed\" href=\"https://duttgroup.ics.uci.edu/wp-json/oembed/1.0/embed?url=https%3A%2F%2Fduttgroup.ics.uci.edu%2Fpublications%2F\" />\n<link rel=\"alternate\" type=\"text/xml+oembed\" href=\"https://duttgroup.ics.uci.edu/wp-json/oembed/1.0/embed?url=https%3A%2F%2Fduttgroup.ics.uci.edu%2Fpublications%2F&#038;format=xml\" />\n<script>readMoreArgs = []</script><script type=\"text/javascript\">\r\n\t\t\t\tEXPM_VERSION=2.37;EXPM_AJAX_URL='https://duttgroup.ics.uci.edu/wp-admin/admin-ajax.php';\r\n\t\t\tfunction yrmAddEvent(element, eventName, fn) {\r\n\t\t\t\tif (element.addEventListener)\r\n\t\t\t\t\telement.addEventListener(eventName, fn, false);\r\n\t\t\t\telse if (element.attachEvent)\r\n\t\t\t\t\telement.attachEvent('on' + eventName, fn);\r\n\t\t\t}\r\n\t\t\t</script>\r\n<!-- teachPress -->\r\n<script type=\"text/javascript\" src=\"https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/js/frontend.js?ver=6.2.4\"></script>\r\n<link type=\"text/css\" href=\"https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/styles/teachpress_front.css?ver=6.2.4\" rel=\"stylesheet\" />\r\n<!-- END teachPress -->\r\n\t\t<style type=\"text/css\">\r\n\t\t\t\r\n\t\t\tbutton,\r\n\t\t\tinput[type=\"button\"],\r\n\t\t\tinput[type=\"reset\"],\r\n\t\t\tinput[type=\"submit\"] {\r\n\t\t\t\tbackground: #001e7e;\r\n\t\t\t}\r\n\r\n            .th-readmore {\r\n                background: #001e7e;\r\n            }           \r\n\r\n            a:hover {\r\n                color: #001e7e;\r\n            } \r\n\r\n            .main-navigation a:hover {\r\n                background-color: #001e7e;\r\n            }\r\n\r\n            .main-navigation .current_page_item > a,\r\n            .main-navigation .current-menu-item > a,\r\n            .main-navigation .current_page_ancestor > a,\r\n            .main-navigation .current-menu-ancestor > a {\r\n                background-color: #001e7e;\r\n            }\r\n\r\n            #main-nav-button:hover {\r\n                background-color: #001e7e;\r\n            }\r\n\r\n            .post-navigation .post-title:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .top-navigation a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .top-navigation ul ul a:hover {\r\n                background: #001e7e;\r\n            }\r\n\r\n            #top-nav-button:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .responsive-mainnav li a:hover,\r\n            .responsive-topnav li a:hover {\r\n                background: #001e7e;\r\n            }\r\n\r\n            #hm-search-form .search-form .search-submit {\r\n                background-color: #001e7e;\r\n            }\r\n\r\n            .nav-links .current {\r\n                background: #001e7e;\r\n            }\r\n\r\n            .elementor-widget-container h5,\r\n            .widget-title {\r\n                border-bottom: 2px solid #001e7e;\r\n            }\r\n\r\n            .footer-widget-title {\r\n                border-bottom: 2px solid #001e7e;\r\n            }\r\n\r\n            .widget-area a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .footer-widget-area .widget a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .site-info a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .search-form .search-submit {\r\n                background: #001e7e;\r\n            }\r\n\r\n            .hmb-entry-title a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hmb-entry-meta a:hover,\r\n            .hms-meta a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hms-title a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hmw-grid-post .post-title a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .footer-widget-area .hmw-grid-post .post-title a:hover,\r\n            .footer-widget-area .hmb-entry-title a:hover,\r\n            .footer-widget-area .hms-title a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hm-tabs-wdt .ui-state-active {\r\n                border-bottom: 2px solid #001e7e;\r\n            }\r\n\r\n            a.hm-viewall {\r\n                background: #001e7e;\r\n            }\r\n\r\n            #hitmag-tags a,\r\n            .widget_tag_cloud .tagcloud a {\r\n                background: #001e7e;\r\n            }\r\n\r\n            .site-title a {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hitmag-post .entry-title a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hitmag-post .entry-meta a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .cat-links a {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hitmag-single .entry-meta a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hitmag-single .author a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hm-author-content .author-posts-link {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hm-tags-links a:hover {\r\n                background: #001e7e;\r\n            }\r\n\r\n            .hm-tagged {\r\n                background: #001e7e;\r\n            }\r\n\r\n            .hm-edit-link a.post-edit-link {\r\n                background: #001e7e;\r\n            }\r\n\r\n            .arc-page-title {\r\n                border-bottom: 2px solid #001e7e;\r\n            }\r\n\r\n            .srch-page-title {\r\n                border-bottom: 2px solid #001e7e;\r\n            }\r\n\r\n            .hm-slider-details .cat-links {\r\n                background: #001e7e;\r\n            }\r\n\r\n            .hm-rel-post .post-title a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .comment-author a {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .comment-metadata a:hover,\r\n            .comment-metadata a:focus,\r\n            .pingback .comment-edit-link:hover,\r\n            .pingback .comment-edit-link:focus {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .comment-reply-link:hover,\r\n            .comment-reply-link:focus {\r\n                background: #001e7e;\r\n            }\r\n\r\n            .required {\r\n                color: #001e7e;\r\n            }\r\n\r\n            blockquote {\r\n                border-left: 3px solid #001e7e;\r\n            }\r\n\r\n            .comment-reply-title small a:before {\r\n                color: #001e7e;\r\n            }\r\n            \r\n            .woocommerce ul.products li.product h3:hover,\r\n            .woocommerce-widget-area ul li a:hover,\r\n            .woocommerce-loop-product__title:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .woocommerce-product-search input[type=\"submit\"],\r\n            .woocommerce #respond input#submit, \r\n            .woocommerce a.button, \r\n            .woocommerce button.button, \r\n            .woocommerce input.button,\r\n            .woocommerce nav.woocommerce-pagination ul li a:focus,\r\n            .woocommerce nav.woocommerce-pagination ul li a:hover,\r\n            .woocommerce nav.woocommerce-pagination ul li span.current,\r\n            .woocommerce span.onsale,\r\n            .woocommerce-widget-area .widget-title,\r\n            .woocommerce #respond input#submit.alt,\r\n            .woocommerce a.button.alt,\r\n            .woocommerce button.button.alt,\r\n            .woocommerce input.button.alt {\r\n                background: #001e7e;\r\n            }\r\n            \r\n            .wp-block-quote,\r\n            .wp-block-quote:not(.is-large):not(.is-style-large) {\r\n                border-left: 3px solid #001e7e;\r\n            }\t\t</style>\r\n\t\t<style type=\"text/css\">\n\t\t\t.site-title,\n\t\t.site-description {\n\t\t\tposition: absolute;\n\t\t\tclip: rect(1px, 1px, 1px, 1px);\n\t\t}\n\t\t\t\n\t\t\t\n\t\t\t\t.site-branding {\n\t\t\t\t\tdisplay: none;\n\t\t\t\t}\n\n\t\t\t\n\t\t</style>\n\t\t\t<style type=\"text/css\" id=\"wp-custom-css\">\n\t\t\t/*\nYou can add your own CSS here.\n\nClick the help icon above to learn more.\n*/\n\ndiv.hm-slider-details .meta-sep {\n\tdisplay: none;\n}\n\ndiv.hm-slider-details .byline {\n\tdisplay: none;\n}\n\ndiv.hm-slider-details .comments-link {\n\tdisplay: none;\n}\n\n.hm-top-bar {\n\tdisplay: none;\n}\n\n.hm-slider-details .cat-links {\n\tdisplay: none;\n}\n\n.sow-features-list .sow-features-feature h5 {\n\t    margin: .5em 0 .2em 0;\n}\n\n.yrm-btn-wrapper {\n\tpadding: 5px 0;\n}\n\n.members-card .sow-features-list .sow-features-feature .sow-icon-container [class^=\"sow-icon-\"], .members-card .sow-features-list .sow-features-feature .sow-icon-container .sow-icon-image {\n\tborder-radius: 100%;\n}\n\n.members-card .sow-features-list .sow-features-feature.sow-icon-container-position-top {\n\tmin-height: 390px;\n}\n\n.projects-panel .so-panel.widget_sow-editor\n{\nmin-height:185px;\n}\n.projects-panel .widget-title\n{\nborder-bottom: none;\nmin-height: 50px;\n}\n\n.tablenav .tablenav-pages a, .tablenav .tablenav-pages a:visited {\n\tbackground-color: silver;\n}\n\n.page-template-page_ipf-template .main-navigation {\n\t    background-color: #cf6912;\n}\n\n.page-template-page_ipf-template .main-navigation .current_page_item > a, .page-template-page_ipf-template .main-navigation .current-menu-item > a, .page-template-page_ipf-template .main-navigation .current_page_ancestor > a, .page-template-page_ipf-template .main-navigation .current-menu-ancestor > a {\n\t    background-color: #096fc7;\n}\n\n.page-template-page_ipf-template .main-navigation a:hover {\n\tbackground-color: #096fc7;\n}\n\n.page-template-page_ipf-template .main-navigation ul ul {\n\tbackground-color: #cf6912;\n}\n\n.page-template-page_ipf-template .site-footer {\n\tbackground-color: #cf6912;\n}\n\n.page-template-page_ipf-template .footer-logo-area {\n\ttext-align: right;\n\tpadding: 9px 0;\n}\n\n.page-template-page_ipf-template .footer-logo-area img {\n\twidth: 75px;\n}\n\n.project-bottom .gallery img {\n\tborder-radius: 100%;\n}\n\n.project-bottom .gallery figcaption {\n\tfont-size: 0.7rem;\n}\n\n.project-bottom p {\n\tmargin: 0;\n}\n\n.elementor-widget-container h5, .widget-title {\ntext-transform: capitalize;\n}\n\n.widget a {\n    color: #3498DB;\n}\n\n.hms-meta {\n    display: none;\n}\n\n.workshop-members .sow-icon-image {\n\tborder-radius: 100%;\n}\n\n.unite-header .gallery {\n\tmax-width: 330px;\n    margin: auto;\n}\n\n.unite-header .gallery .gallery-item {\n\tpadding: 0 11px;\n}\t\t</style>\n\t\t</head>\n\n<body class=\"page-template-default page page-id-146 group-blog th-no-sidebar elementor-default\">\n\n\n<div id=\"page\" class=\"site hitmag-wrapper\">\n\t<a class=\"skip-link screen-reader-text\" href=\"#content\">Skip to content</a>\n\n\t\n\t<header id=\"masthead\" class=\"site-header\" role=\"banner\">\n\n\t\t\n\t\t\n\t\t<div class=\"header-main-area \">\n\t\t\t<div class=\"hm-container\">\n\t\t\t<div class=\"site-branding\">\n\t\t\t\t<div class=\"site-branding-content\">\n\t\t\t\t\t<div class=\"hm-logo\">\n\t\t\t\t\t\t\t\t\t\t\t</div><!-- .hm-logo -->\n\n\t\t\t\t\t<div class=\"hm-site-title\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t<p class=\"site-title\"><a href=\"https://duttgroup.ics.uci.edu/\" rel=\"home\">Dutt Research Group</a></p>\n\t\t\t\t\t\t\t\t\t\t\t\t\t<p class=\"site-description\">DRG-Lab Webpage</p>\n\t\t\t\t\t\t\t\t\t\t\t</div><!-- .hm-site-title -->\n\t\t\t\t</div><!-- .site-branding-content -->\n\t\t\t</div><!-- .site-branding -->\n\n\t\t\t\n\t\t\t\t\t\t</div><!-- .hm-container -->\n\t\t</div><!-- .header-main-area -->\n\n\t\t\n\t\t<div class=\"hm-nav-container\">\n\t\t\t<nav id=\"site-navigation\" class=\"main-navigation\" role=\"navigation\">\n\t\t\t\t<div class=\"hm-container\">\n\t\t\t\t\t<div class=\"menu-main-menu-container\"><ul id=\"primary-menu\" class=\"menu\"><li id=\"menu-item-12\" class=\"menu-item menu-item-type-custom menu-item-object-custom menu-item-home menu-item-12\"><a href=\"https://duttgroup.ics.uci.edu/\">DRG Home</a></li>\n<li id=\"menu-item-53\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-53\"><a href=\"https://duttgroup.ics.uci.edu/group-members/\">Group Members</a></li>\n<li id=\"menu-item-250\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-has-children menu-item-250\"><a href=\"https://duttgroup.ics.uci.edu/projects/\">Projects</a>\n<ul class=\"sub-menu\">\n\t<li id=\"menu-item-731\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-has-children menu-item-731\"><a href=\"https://duttgroup.ics.uci.edu/projects/self-aware-adaptive-computing/\">Self-Aware &#038; Adaptive Computing</a>\n\t<ul class=\"sub-menu\">\n\t\t<li id=\"menu-item-732\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-732\"><a href=\"https://duttgroup.ics.uci.edu/projects/self-aware-adaptive-computing/ipf/\">Information Processing Factory (IPF)</a></li>\n\t\t<li id=\"menu-item-735\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-735\"><a href=\"https://duttgroup.ics.uci.edu/projects/self-aware-adaptive-computing/mars/\">MARS</a></li>\n\t\t<li id=\"menu-item-742\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-742\"><a href=\"https://duttgroup.ics.uci.edu/projects/self-aware-adaptive-computing/upr/\">Unified Parallel Runtime</a></li>\n\t\t<li id=\"menu-item-743\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-743\"><a href=\"https://duttgroup.ics.uci.edu/projects/self-aware-adaptive-computing/memory-adaptation/\">Memory Adaptation</a></li>\n\t</ul>\n</li>\n\t<li id=\"menu-item-642\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-has-children menu-item-642\"><a href=\"https://duttgroup.ics.uci.edu/projects/health-care-iot/\">Health Care IoT</a>\n\t<ul class=\"sub-menu\">\n\t\t<li id=\"menu-item-767\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-767\"><a href=\"https://duttgroup.ics.uci.edu/projects/health-care-iot/ioct/\">Internet of Cognitive Things in healthcare</a></li>\n\t\t<li id=\"menu-item-883\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-883\"><a href=\"https://duttgroup.ics.uci.edu/projects/health-care-iot/pain-assessment/\">Pain Assessment</a></li>\n\t\t<li id=\"menu-item-884\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-884\"><a href=\"https://duttgroup.ics.uci.edu/projects/health-care-iot/maternity-care/\">Maternity Care</a></li>\n\t\t<li id=\"menu-item-1232\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-1232\"><a href=\"https://duttgroup.ics.uci.edu/projects/health-care-iot/unite-project/\">UNITE Project</a></li>\n\t</ul>\n</li>\n\t<li id=\"menu-item-715\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-715\"><a href=\"https://duttgroup.ics.uci.edu/projects/domain-specific-hardware-accelerators/\">Domain-specific Hardware Accelerators</a></li>\n\t<li id=\"menu-item-746\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-746\"><a href=\"https://duttgroup.ics.uci.edu/projects/neuromorphic-computing/\">Neuromorphic Computing</a></li>\n</ul>\n</li>\n<li id=\"menu-item-260\" class=\"menu-item menu-item-type-post_type menu-item-object-page current-menu-item page_item page-item-146 current_page_item menu-item-260\"><a href=\"https://duttgroup.ics.uci.edu/publications/\" aria-current=\"page\">Publications</a></li>\n<li id=\"menu-item-1307\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-1307\"><a href=\"https://duttgroup.ics.uci.edu/sister-groups/\">Sister Groups</a></li>\n<li id=\"menu-item-13\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-13\"><a href=\"https://duttgroup.ics.uci.edu/blog/\">Blog</a></li>\n</ul></div>\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t</div><!-- .hm-container -->\n\t\t\t</nav><!-- #site-navigation -->\n\t\t\t<div class=\"hm-nwrap\">\n\t\t\t\t<a href=\"#\" class=\"navbutton\" id=\"main-nav-button\">Main Menu</a>\n\t\t\t</div>\n\t\t\t<div class=\"responsive-mainnav\"></div>\n\t\t</div><!-- .hm-nav-container -->\n\n\t\t\n\t</header><!-- #masthead -->\n\n\t\n\t<div id=\"content\" class=\"site-content\">\n\t\t<div class=\"hm-container\">\n\t\n\t<div id=\"primary\" class=\"content-area\">\n\t\t<main id=\"main\" class=\"site-main\" role=\"main\">\n\n\t\t\t\n<article id=\"post-146\" class=\"hitmag-page post-146 page type-page status-publish hentry\">\n\n\t\n\t<header class=\"entry-header\">\n\t\t<h1 class=\"entry-title\">Publications</h1>\t</header><!-- .entry-header -->\n\n\t\n\t\n\t<div class=\"entry-content\">\n\t\t<form method=\"get\"><div class=\"tp_search_input\"><input name=\"tps\" id=\"tp_search_input_field\" type=\"search\" value=\"\" tabindex=\"1\" size=\"40\"/><input name=\"tps_button\" class=\"tp_search_button\" type=\"submit\" value=\"Search\"/></div></form>\n<h2>All publications:</h2>\n<a name=\"tppubs\" id=\"tppubs\"></a><div class=\"tablenav\"><div class=\"tablenav-pages\"><span class=\"displaying-num\">439 entries</span> <a href=\"https://duttgroup.ics.uci.edu/publications/?limit=1&amp;#tppubs\" title=\"first page\" class=\"page-numbers\">&laquo;</a> <a href=\"https://duttgroup.ics.uci.edu/publications/?limit=4&amp;#tppubs\" title=\"previous page\" class=\"page-numbers\">&lsaquo;</a>  5 of 9 <a href=\"https://duttgroup.ics.uci.edu/publications/?limit=6&amp;#tppubs\" title=\"next page\" class=\"page-numbers\">&rsaquo;</a> <a href=\"https://duttgroup.ics.uci.edu/publications/?limit=9&amp;#tppubs\" title=\"last page\" class=\"page-numbers\">&raquo;</a> </div></div><table class=\"teachpress_publication_list\"><tr>\r\n                    <td>\r\n                        <h3 class=\"tp_h3\" id=\"tp_h3_2007\">2007</h3>\r\n                    </td>\r\n                </tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Pasricha, Sudeep;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('833','tp_links')\" style=\"cursor:pointer;\">A Framework for Cosynthesis of Memory and Communication Architectures \r\n for MPSoC</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">IEEE Trans. on CAD of Integrated Circuits and Systems, </span><span class=\"tp_pub_additional_volume\">26 </span><span class=\"tp_pub_additional_number\">(3), </span><span class=\"tp_pub_additional_pages\">pp. 408\u2013420, </span><span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_833\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('833','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_833\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('833','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_833\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/tcad/PasrichaD07,<br />\r\ntitle = {A Framework for Cosynthesis of Memory and Communication Architectures <br />\r\n for MPSoC},<br />\r\nauthor = {Sudeep Pasricha and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/TCAD.2006.884487},<br />\r\ndoi = {10.1109/TCAD.2006.884487},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\njournal = {IEEE Trans. on CAD of Integrated Circuits and Systems},<br />\r\nvolume = {26},<br />\r\nnumber = {3},<br />\r\npages = {408--420},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('833','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_833\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/TCAD.2006.884487\" title=\"https://doi.org/10.1109/TCAD.2006.884487\" target=\"_blank\">https://doi.org/10.1109/TCAD.2006.884487</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/TCAD.2006.884487\" title=\"Follow DOI:10.1109/TCAD.2006.884487\" target=\"_blank\">doi:10.1109/TCAD.2006.884487</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('833','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Biswas, Partha;  Dutt, Nikil D;  Pozzi, Laura;  Ienne, Paolo</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('834','tp_links')\" style=\"cursor:pointer;\">Introduction of Architecturally Visible Storage in Instruction Set \r\n Extensions</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">IEEE Trans. on CAD of Integrated Circuits and Systems, </span><span class=\"tp_pub_additional_volume\">26 </span><span class=\"tp_pub_additional_number\">(3), </span><span class=\"tp_pub_additional_pages\">pp. 435\u2013446, </span><span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_834\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('834','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_834\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('834','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_834\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/tcad/BiswasDPI07,<br />\r\ntitle = {Introduction of Architecturally Visible Storage in Instruction Set <br />\r\n Extensions},<br />\r\nauthor = {Partha Biswas and Nikil D Dutt and Laura Pozzi and Paolo Ienne},<br />\r\nurl = {https://doi.org/10.1109/TCAD.2006.890582},<br />\r\ndoi = {10.1109/TCAD.2006.890582},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\njournal = {IEEE Trans. on CAD of Integrated Circuits and Systems},<br />\r\nvolume = {26},<br />\r\nnumber = {3},<br />\r\npages = {435--446},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('834','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_834\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/TCAD.2006.890582\" title=\"https://doi.org/10.1109/TCAD.2006.890582\" target=\"_blank\">https://doi.org/10.1109/TCAD.2006.890582</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/TCAD.2006.890582\" title=\"Follow DOI:10.1109/TCAD.2006.890582\" target=\"_blank\">doi:10.1109/TCAD.2006.890582</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('834','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Pasricha, Sudeep;  Dutt, Nikil D;  Ben-Romdhane, Mohamed</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('835','tp_links')\" style=\"cursor:pointer;\">BMSYN: Bus Matrix Communication Architecture Synthesis for MPSoC</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">IEEE Trans. on CAD of Integrated Circuits and Systems, </span><span class=\"tp_pub_additional_volume\">26 </span><span class=\"tp_pub_additional_number\">(8), </span><span class=\"tp_pub_additional_pages\">pp. 1454\u20131464, </span><span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_835\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('835','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_835\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('835','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_835\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/tcad/PasrichaDB07,<br />\r\ntitle = {BMSYN: Bus Matrix Communication Architecture Synthesis for MPSoC},<br />\r\nauthor = {Sudeep Pasricha and Nikil D Dutt and Mohamed Ben-Romdhane},<br />\r\nurl = {https://doi.org/10.1109/TCAD.2007.891376},<br />\r\ndoi = {10.1109/TCAD.2007.891376},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\njournal = {IEEE Trans. on CAD of Integrated Circuits and Systems},<br />\r\nvolume = {26},<br />\r\nnumber = {8},<br />\r\npages = {1454--1464},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('835','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_835\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/TCAD.2007.891376\" title=\"https://doi.org/10.1109/TCAD.2007.891376\" target=\"_blank\">https://doi.org/10.1109/TCAD.2007.891376</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/TCAD.2007.891376\" title=\"Follow DOI:10.1109/TCAD.2007.891376\" target=\"_blank\">doi:10.1109/TCAD.2007.891376</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('835','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Shrivastava, Aviral;  Park, Sanghyun;  Earlie, Eugene;  Dutt, Nikil D;  Nicolau, Alexandru;  Paek, Yunheung</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('836','tp_links')\" style=\"cursor:pointer;\">Automatic Design Space Exploration of Register Bypasses in Embedded \r\n Processors</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">IEEE Trans. on CAD of Integrated Circuits and Systems, </span><span class=\"tp_pub_additional_volume\">26 </span><span class=\"tp_pub_additional_number\">(12), </span><span class=\"tp_pub_additional_pages\">pp. 2102\u20132115, </span><span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_836\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('836','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_836\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('836','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_836\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/tcad/ShrivastavaPEDNP07,<br />\r\ntitle = {Automatic Design Space Exploration of Register Bypasses in Embedded <br />\r\n Processors},<br />\r\nauthor = {Aviral Shrivastava and Sanghyun Park and Eugene Earlie and Nikil D Dutt and Alexandru Nicolau and Yunheung Paek},<br />\r\nurl = {https://doi.org/10.1109/TCAD.2007.907066},<br />\r\ndoi = {10.1109/TCAD.2007.907066},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\njournal = {IEEE Trans. on CAD of Integrated Circuits and Systems},<br />\r\nvolume = {26},<br />\r\nnumber = {12},<br />\r\npages = {2102--2115},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('836','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_836\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/TCAD.2007.907066\" title=\"https://doi.org/10.1109/TCAD.2007.907066\" target=\"_blank\">https://doi.org/10.1109/TCAD.2007.907066</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/TCAD.2007.907066\" title=\"Follow DOI:10.1109/TCAD.2007.907066\" target=\"_blank\">doi:10.1109/TCAD.2007.907066</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('836','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Lee, Jong-eun;  Choi, Kiyoung;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('837','tp_links')\" style=\"cursor:pointer;\">Instruction set synthesis with efficient instruction encoding for \r\n configurable processors</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">ACM Trans. Design Autom. Electr. Syst., </span><span class=\"tp_pub_additional_volume\">12 </span><span class=\"tp_pub_additional_number\">(1), </span><span class=\"tp_pub_additional_pages\">pp. 9:1\u20139:37, </span><span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_837\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('837','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_837\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('837','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_837\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/todaes/LeeCD07,<br />\r\ntitle = {Instruction set synthesis with efficient instruction encoding for <br />\r\n configurable processors},<br />\r\nauthor = {Jong-eun Lee and Kiyoung Choi and Nikil D Dutt},<br />\r\nurl = {http://doi.acm.org/10.1145/1217088.1217096},<br />\r\ndoi = {10.1145/1217088.1217096},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\njournal = {ACM Trans. Design Autom. Electr. Syst.},<br />\r\nvolume = {12},<br />\r\nnumber = {1},<br />\r\npages = {9:1--9:37},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('837','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_837\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/1217088.1217096\" title=\"http://doi.acm.org/10.1145/1217088.1217096\" target=\"_blank\">http://doi.acm.org/10.1145/1217088.1217096</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/1217088.1217096\" title=\"Follow DOI:10.1145/1217088.1217096\" target=\"_blank\">doi:10.1145/1217088.1217096</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('837','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('838','tp_links')\" style=\"cursor:pointer;\">Editorial</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">ACM Trans. Design Autom. Electr. Syst., </span><span class=\"tp_pub_additional_volume\">12 </span><span class=\"tp_pub_additional_number\">(2), </span><span class=\"tp_pub_additional_pages\">pp. 9, </span><span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_838\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('838','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_838\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('838','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_838\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/todaes/Dutt07,<br />\r\ntitle = {Editorial},<br />\r\nauthor = {Nikil D Dutt},<br />\r\nurl = {http://doi.acm.org/10.1145/1230800.1230801},<br />\r\ndoi = {10.1145/1230800.1230801},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\njournal = {ACM Trans. Design Autom. Electr. Syst.},<br />\r\nvolume = {12},<br />\r\nnumber = {2},<br />\r\npages = {9},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('838','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_838\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/1230800.1230801\" title=\"http://doi.acm.org/10.1145/1230800.1230801\" target=\"_blank\">http://doi.acm.org/10.1145/1230800.1230801</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/1230800.1230801\" title=\"Follow DOI:10.1145/1230800.1230801\" target=\"_blank\">doi:10.1145/1230800.1230801</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('838','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Issenin, Ilya;  Brockmeyer, Erik;  Miranda, Miguel;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('839','tp_links')\" style=\"cursor:pointer;\">DRDU: A data reuse analysis technique for efficient scratch-pad \r\n memory management</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">ACM Trans. Design Autom. Electr. Syst., </span><span class=\"tp_pub_additional_volume\">12 </span><span class=\"tp_pub_additional_number\">(2), </span><span class=\"tp_pub_additional_pages\">pp. 15, </span><span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_839\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('839','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_839\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('839','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_839\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/todaes/IsseninBMD07,<br />\r\ntitle = {DRDU: A data reuse analysis technique for efficient scratch-pad <br />\r\n memory management},<br />\r\nauthor = {Ilya Issenin and Erik Brockmeyer and Miguel Miranda and Nikil D Dutt},<br />\r\nurl = {http://doi.acm.org/10.1145/1230800.1230807},<br />\r\ndoi = {10.1145/1230800.1230807},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\njournal = {ACM Trans. Design Autom. Electr. Syst.},<br />\r\nvolume = {12},<br />\r\nnumber = {2},<br />\r\npages = {15},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('839','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_839\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/1230800.1230807\" title=\"http://doi.acm.org/10.1145/1230800.1230807\" target=\"_blank\">http://doi.acm.org/10.1145/1230800.1230807</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/1230800.1230807\" title=\"Follow DOI:10.1145/1230800.1230807\" target=\"_blank\">doi:10.1145/1230800.1230807</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('839','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Gupta, Aseem;  Dutt, Nikil D;  Kurdahi, Fadi J;  Khouri, Kamal S;  Abadir, Magdy S</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('840','tp_links')\" style=\"cursor:pointer;\">LEAF: A System Level Leakage-Aware Floorplanner for SoCs</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 12th Conference on Asia South Pacific Design Automation, \r\n ASP-DAC 2007, Yokohama, Japan, January 23-26, 2007, </span><span class=\"tp_pub_additional_pages\">pp. 274\u2013279, </span><span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_840\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('840','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_840\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('840','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_840\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/aspdac/GuptaDKKA07,<br />\r\ntitle = {LEAF: A System Level Leakage-Aware Floorplanner for SoCs},<br />\r\nauthor = {Aseem Gupta and Nikil D Dutt and Fadi J Kurdahi and Kamal S Khouri and Magdy S Abadir},<br />\r\nurl = {https://doi.org/10.1109/ASPDAC.2007.357998},<br />\r\ndoi = {10.1109/ASPDAC.2007.357998},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\nbooktitle = {Proceedings of the 12th Conference on Asia South Pacific Design Automation, <br />\r\n ASP-DAC 2007, Yokohama, Japan, January 23-26, 2007},<br />\r\npages = {274--279},<br />\r\ncrossref = {DBLP:conf/aspdac/2007},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('840','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_840\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/ASPDAC.2007.357998\" title=\"https://doi.org/10.1109/ASPDAC.2007.357998\" target=\"_blank\">https://doi.org/10.1109/ASPDAC.2007.357998</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ASPDAC.2007.357998\" title=\"Follow DOI:10.1109/ASPDAC.2007.357998\" target=\"_blank\">doi:10.1109/ASPDAC.2007.357998</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('840','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Cho, Doosan;  Issenin, Ilya;  Dutt, Nikil D;  Yoon, Jonghee W;  Paek, Yunheung</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('841','tp_links')\" style=\"cursor:pointer;\">Software controlled memory layout reorganization for irregular array \r\n access patterns</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 2007 International Conference on Compilers, Architecture, \r\n and Synthesis for Embedded Systems, CASES 2007, Salzburg, Austria, \r\n September 30 - October 3, 2007, </span><span class=\"tp_pub_additional_pages\">pp. 179\u2013188, </span><span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_841\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('841','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_841\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('841','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_841\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/cases/ChoIDYP07,<br />\r\ntitle = {Software controlled memory layout reorganization for irregular array <br />\r\n access patterns},<br />\r\nauthor = {Doosan Cho and Ilya Issenin and Nikil D Dutt and Jonghee W Yoon and Yunheung Paek},<br />\r\nurl = {http://doi.acm.org/10.1145/1289881.1289915},<br />\r\ndoi = {10.1145/1289881.1289915},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\nbooktitle = {Proceedings of the 2007 International Conference on Compilers, Architecture, <br />\r\n and Synthesis for Embedded Systems, CASES 2007, Salzburg, Austria, <br />\r\n September 30 - October 3, 2007},<br />\r\npages = {179--188},<br />\r\ncrossref = {DBLP:conf/cases/2007},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('841','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_841\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/1289881.1289915\" title=\"http://doi.acm.org/10.1145/1289881.1289915\" target=\"_blank\">http://doi.acm.org/10.1145/1289881.1289915</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/1289881.1289915\" title=\"Follow DOI:10.1145/1289881.1289915\" target=\"_blank\">doi:10.1145/1289881.1289915</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('841','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Banerjee, Sudarshan;  Bozorgzadeh, Elaheh;  Dutt, Nikil D;  Noguera, Juanjo</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('842','tp_links')\" style=\"cursor:pointer;\">Selective Band width and Resource Management in Scheduling for Dynamically \r\n Reconfigurable Architectures</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 44th Design Automation Conference, DAC 2007, \r\n San Diego, CA, USA, June 4-8, 2007, </span><span class=\"tp_pub_additional_pages\">pp. 771\u2013776, </span><span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_842\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('842','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_842\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('842','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_842\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/dac/BanerjeeBDN07,<br />\r\ntitle = {Selective Band width and Resource Management in Scheduling for Dynamically <br />\r\n Reconfigurable Architectures},<br />\r\nauthor = {Sudarshan Banerjee and Elaheh Bozorgzadeh and Nikil D Dutt and Juanjo Noguera},<br />\r\nurl = {http://doi.acm.org/10.1145/1278480.1278673},<br />\r\ndoi = {10.1145/1278480.1278673},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\nbooktitle = {Proceedings of the 44th Design Automation Conference, DAC 2007, <br />\r\n San Diego, CA, USA, June 4-8, 2007},<br />\r\npages = {771--776},<br />\r\ncrossref = {DBLP:conf/dac/2007},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('842','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_842\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/1278480.1278673\" title=\"http://doi.acm.org/10.1145/1278480.1278673\" target=\"_blank\">http://doi.acm.org/10.1145/1278480.1278673</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/1278480.1278673\" title=\"Follow DOI:10.1145/1278480.1278673\" target=\"_blank\">doi:10.1145/1278480.1278673</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('842','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Zhu, Qiang;  Shrivastava, Aviral;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('843','tp_links')\" style=\"cursor:pointer;\">Interactive presentation: Functional and timing validation of partially \r\n bypassed processor pipelines</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">2007 Design, Automation and Test in Europe Conference and Exposition, \r\n DATE 2007, Nice, France, April 16-20, 2007, </span><span class=\"tp_pub_additional_pages\">pp. 1164\u20131169, </span><span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_843\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('843','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_843\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('843','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_843\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/date/ZhuSD07,<br />\r\ntitle = {Interactive presentation: Functional and timing validation of partially <br />\r\n bypassed processor pipelines},<br />\r\nauthor = {Qiang Zhu and Aviral Shrivastava and Nikil D Dutt},<br />\r\nurl = {http://doi.acm.org/10.1145/1266366.1266617},<br />\r\ndoi = {10.1145/1266366.1266617},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\nbooktitle = {2007 Design, Automation and Test in Europe Conference and Exposition, <br />\r\n DATE 2007, Nice, France, April 16-20, 2007},<br />\r\npages = {1164--1169},<br />\r\ncrossref = {DBLP:conf/date/2007},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('843','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_843\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/1266366.1266617\" title=\"http://doi.acm.org/10.1145/1266366.1266617\" target=\"_blank\">http://doi.acm.org/10.1145/1266366.1266617</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/1266366.1266617\" title=\"Follow DOI:10.1145/1266366.1266617\" target=\"_blank\">doi:10.1145/1266366.1266617</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('843','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Madl, Gabor;  Dutt, Nikil D;  Abdelwahed, Sherif</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('844','tp_links')\" style=\"cursor:pointer;\">Performance estimation of distributed real-time embedded systems by \r\n discrete event simulations</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 7th ACM &amp; IEEE International conference \r\n on Embedded software, EMSOFT 2007, September 30 - October 3, 2007, \r\n Salzburg, Austria, </span><span class=\"tp_pub_additional_pages\">pp. 183\u2013192, </span><span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_844\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('844','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_844\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('844','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_844\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/emsoft/MadlDA07,<br />\r\ntitle = {Performance estimation of distributed real-time embedded systems by <br />\r\n discrete event simulations},<br />\r\nauthor = {Gabor Madl and Nikil D Dutt and Sherif Abdelwahed},<br />\r\nurl = {http://doi.acm.org/10.1145/1289927.1289958},<br />\r\ndoi = {10.1145/1289927.1289958},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\nbooktitle = {Proceedings of the 7th ACM &amp; IEEE International conference <br />\r\n on Embedded software, EMSOFT 2007, September 30 - October 3, 2007, <br />\r\n Salzburg, Austria},<br />\r\npages = {183--192},<br />\r\ncrossref = {DBLP:conf/emsoft/2007},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('844','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_844\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/1289927.1289958\" title=\"http://doi.acm.org/10.1145/1289927.1289958\" target=\"_blank\">http://doi.acm.org/10.1145/1289927.1289958</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/1289927.1289958\" title=\"Follow DOI:10.1145/1289927.1289958\" target=\"_blank\">doi:10.1145/1289927.1289958</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('844','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Kim, Minyoung;  Stehr, Mark-Oliver;  Talcott, Carolyn L;  Dutt, Nikil D;  Venkatasubramanian, Nalini</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('845','tp_links')\" style=\"cursor:pointer;\">A Probabilistic Formal Analysis Approach to Cross Layer Optimization \r\n in Distributed Embedded Systems</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Formal Methods for Open Object-Based Distributed Systems, 9th IFIP \r\n WG 6.1 International Conference, FMOODS 2007, Paphos, Cyprus, \r\n June 6-8, 2007, Proceedings, </span><span class=\"tp_pub_additional_pages\">pp. 285\u2013300, </span><span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_845\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('845','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_845\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('845','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_845\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/fmoods/KimSTDV07,<br />\r\ntitle = {A Probabilistic Formal Analysis Approach to Cross Layer Optimization <br />\r\n in Distributed Embedded Systems},<br />\r\nauthor = {Minyoung Kim and Mark-Oliver Stehr and Carolyn L Talcott and Nikil D Dutt and Nalini Venkatasubramanian},<br />\r\nurl = {https://doi.org/10.1007/978-3-540-72952-5_18},<br />\r\ndoi = {10.1007/978-3-540-72952-5_18},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\nbooktitle = {Formal Methods for Open Object-Based Distributed Systems, 9th IFIP <br />\r\n WG 6.1 International Conference, FMOODS 2007, Paphos, Cyprus, <br />\r\n June 6-8, 2007, Proceedings},<br />\r\npages = {285--300},<br />\r\ncrossref = {DBLP:conf/fmoods/2007},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('845','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_845\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1007/978-3-540-72952-5_18\" title=\"https://doi.org/10.1007/978-3-540-72952-5_18\" target=\"_blank\">https://doi.org/10.1007/978-3-540-72952-5_18</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1007/978-3-540-72952-5_18\" title=\"Follow DOI:10.1007/978-3-540-72952-5_18\" target=\"_blank\">doi:10.1007/978-3-540-72952-5_18</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('845','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Kim, Minyoung;  Stehr, Mark-Oliver;  Talcott, Carolyn L;  Dutt, Nikil D;  Venkatasubramanian, Nalini</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('846','tp_links')\" style=\"cursor:pointer;\">Combining Formal Verification with Observed System Execution Behavior \r\n to Tune System Parameters</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Formal Modeling and Analysis of Timed Systems, 5th International Conference, \r\n FORMATS 2007, Salzburg, Austria, October 3-5, 2007, Proceedings, </span><span class=\"tp_pub_additional_pages\">pp. 257\u2013273, </span><span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_846\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('846','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_846\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('846','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_846\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/formats/KimSTDV07,<br />\r\ntitle = {Combining Formal Verification with Observed System Execution Behavior <br />\r\n to Tune System Parameters},<br />\r\nauthor = {Minyoung Kim and Mark-Oliver Stehr and Carolyn L Talcott and Nikil D Dutt and Nalini Venkatasubramanian},<br />\r\nurl = {https://doi.org/10.1007/978-3-540-75454-1_19},<br />\r\ndoi = {10.1007/978-3-540-75454-1_19},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\nbooktitle = {Formal Modeling and Analysis of Timed Systems, 5th International Conference, <br />\r\n FORMATS 2007, Salzburg, Austria, October 3-5, 2007, Proceedings},<br />\r\npages = {257--273},<br />\r\ncrossref = {DBLP:conf/formats/2007},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('846','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_846\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1007/978-3-540-75454-1_19\" title=\"https://doi.org/10.1007/978-3-540-75454-1_19\" target=\"_blank\">https://doi.org/10.1007/978-3-540-75454-1_19</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1007/978-3-540-75454-1_19\" title=\"Follow DOI:10.1007/978-3-540-75454-1_19\" target=\"_blank\">doi:10.1007/978-3-540-75454-1_19</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('846','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Park, Young-Hwan;  Pasricha, Sudeep;  Kurdahi, Fadi J;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('847','tp_links')\" style=\"cursor:pointer;\">System level power estimation methodology with H.264 decoder prediction \r\n IP case study</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">25th International Conference on Computer Design, ICCD 2007, 7-10 \r\n October 2007, Lake Tahoe, CA, USA, Proceedings, </span><span class=\"tp_pub_additional_pages\">pp. 601\u2013608, </span><span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_847\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('847','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_847\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('847','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_847\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/iccd/ParkPKD07,<br />\r\ntitle = {System level power estimation methodology with H.264 decoder prediction <br />\r\n IP case study},<br />\r\nauthor = {Young-Hwan Park and Sudeep Pasricha and Fadi J Kurdahi and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/ICCD.2007.4601959},<br />\r\ndoi = {10.1109/ICCD.2007.4601959},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\nbooktitle = {25th International Conference on Computer Design, ICCD 2007, 7-10 <br />\r\n October 2007, Lake Tahoe, CA, USA, Proceedings},<br />\r\npages = {601--608},<br />\r\ncrossref = {DBLP:conf/iccd/2007},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('847','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_847\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/ICCD.2007.4601959\" title=\"https://doi.org/10.1109/ICCD.2007.4601959\" target=\"_blank\">https://doi.org/10.1109/ICCD.2007.4601959</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ICCD.2007.4601959\" title=\"Follow DOI:10.1109/ICCD.2007.4601959\" target=\"_blank\">doi:10.1109/ICCD.2007.4601959</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('847','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Issenin, Ilya;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('848','tp_links')\" style=\"cursor:pointer;\">Data Reuse Driven Memory and Network-On-Chip Co-Synthesis</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Embedded System Design: Topics, Techniques and Trends, IFIP TC10 \r\n Working Conference: International Embedded Systems Symposium (IESS), \r\n May 30 - June 1, 2007, Irvine, CA, USA, </span><span class=\"tp_pub_additional_pages\">pp. 299\u2013312, </span><span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_848\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('848','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_848\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('848','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_848\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/iess/IsseninD07,<br />\r\ntitle = {Data Reuse Driven Memory and Network-On-Chip Co-Synthesis},<br />\r\nauthor = {Ilya Issenin and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1007/978-0-387-72258-0_26},<br />\r\ndoi = {10.1007/978-0-387-72258-0_26},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\nbooktitle = {Embedded System Design: Topics, Techniques and Trends, IFIP TC10 <br />\r\n Working Conference: International Embedded Systems Symposium (IESS), <br />\r\n May 30 - June 1, 2007, Irvine, CA, USA},<br />\r\npages = {299--312},<br />\r\ncrossref = {DBLP:conf/iess/2007},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('848','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_848\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1007/978-0-387-72258-0_26\" title=\"https://doi.org/10.1007/978-0-387-72258-0_26\" target=\"_blank\">https://doi.org/10.1007/978-0-387-72258-0_26</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1007/978-0-387-72258-0_26\" title=\"Follow DOI:10.1007/978-0-387-72258-0_26\" target=\"_blank\">doi:10.1007/978-0-387-72258-0_26</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('848','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('849','tp_links')\" style=\"cursor:pointer;\">Modeling of Software-Hardware Complexes</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Embedded System Design: Topics, Techniques and Trends, IFIP TC10 \r\n Working Conference: International Embedded Systems Symposium (IESS), \r\n May 30 - June 1, 2007, Irvine, CA, USA, </span><span class=\"tp_pub_additional_pages\">pp. 423\u2013425, </span><span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_849\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('849','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_849\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('849','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_849\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/iess/Dutt07,<br />\r\ntitle = {Modeling of Software-Hardware Complexes},<br />\r\nauthor = {Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1007/978-0-387-72258-0_37},<br />\r\ndoi = {10.1007/978-0-387-72258-0_37},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\nbooktitle = {Embedded System Design: Topics, Techniques and Trends, IFIP TC10 <br />\r\n Working Conference: International Embedded Systems Symposium (IESS), <br />\r\n May 30 - June 1, 2007, Irvine, CA, USA},<br />\r\npages = {423--425},<br />\r\ncrossref = {DBLP:conf/iess/2007},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('849','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_849\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1007/978-0-387-72258-0_37\" title=\"https://doi.org/10.1007/978-0-387-72258-0_37\" target=\"_blank\">https://doi.org/10.1007/978-0-387-72258-0_37</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1007/978-0-387-72258-0_37\" title=\"Follow DOI:10.1007/978-0-387-72258-0_37\" target=\"_blank\">doi:10.1007/978-0-387-72258-0_37</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('849','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Cornea, Radu;  Nicolau, Alex;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('850','tp_links')\" style=\"cursor:pointer;\">Annotation Integration and Trade-off Analysis for Multimedia Applications</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">21th International Parallel and Distributed Processing Symposium (IPDPS \r\n 2007), Proceedings, 26-30 March 2007, Long Beach, California, USA, </span><span class=\"tp_pub_additional_pages\">pp. 1\u20136, </span><span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_850\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('850','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_850\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('850','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_850\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/ipps/CorneaND07,<br />\r\ntitle = {Annotation Integration and Trade-off Analysis for Multimedia Applications},<br />\r\nauthor = {Radu Cornea and Alex Nicolau and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/IPDPS.2007.370531},<br />\r\ndoi = {10.1109/IPDPS.2007.370531},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\nbooktitle = {21th International Parallel and Distributed Processing Symposium (IPDPS <br />\r\n 2007), Proceedings, 26-30 March 2007, Long Beach, California, USA},<br />\r\npages = {1--6},<br />\r\ncrossref = {DBLP:conf/ipps/2007},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('850','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_850\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/IPDPS.2007.370531\" title=\"https://doi.org/10.1109/IPDPS.2007.370531\" target=\"_blank\">https://doi.org/10.1109/IPDPS.2007.370531</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/IPDPS.2007.370531\" title=\"Follow DOI:10.1109/IPDPS.2007.370531\" target=\"_blank\">doi:10.1109/IPDPS.2007.370531</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('850','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Furlong, Jeff;  Felch, Andrew;  Nageswaran, Jayram Moorkanikara;  Dutt, Nikil D;  Nicolau, Alex;  Veidenbaum, Alexander V;  Chandrashekar, Ashok;  Granger, Richard</p><p class=\"tp_pub_title\">Novel Brain-Derived Algorithms Scale Linearly with Number of Processing \r\n Elements <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Parallel Computing: Architectures, Algorithms and Applications, ParCo \r\n 2007, Forschungszentrum J\u00fclich and RWTH Aachen University, \r\n Germany, 4-7 September 2007, </span><span class=\"tp_pub_additional_pages\">pp. 767\u2013776, </span><span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_851\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('851','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_851\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/parco/FurlongFNDNVCG07,<br />\r\ntitle = {Novel Brain-Derived Algorithms Scale Linearly with Number of Processing <br />\r\n Elements},<br />\r\nauthor = {Jeff Furlong and Andrew Felch and Jayram Moorkanikara Nageswaran and Nikil D Dutt and Alex Nicolau and Alexander V Veidenbaum and Ashok Chandrashekar and Richard Granger},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\nbooktitle = {Parallel Computing: Architectures, Algorithms and Applications, ParCo <br />\r\n 2007, Forschungszentrum J\u00fclich and RWTH Aachen University, <br />\r\n Germany, 4-7 September 2007},<br />\r\npages = {767--776},<br />\r\ncrossref = {DBLP:conf/parco/2007},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('851','tp_bibtex')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Dutt, Nikil D;  Banerjee, Kaustav;  Benini, Luca;  Lahiri, Kanishka;  Pasricha, Sudeep</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('852','tp_links')\" style=\"cursor:pointer;\">Tutorial 5: SoC Communication Architectures: Technology, Current Practice, \r\n Research, and Trends</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">20th International Conference on VLSI Design (VLSI Design 2007), \r\n Sixth International Conference on Embedded Systems (ICES 2007), \r\n 6-10 January 2007, Bangalore, India, </span><span class=\"tp_pub_additional_pages\">pp. 8, </span><span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_852\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('852','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_852\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('852','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_852\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/vlsid/DuttBBLP07,<br />\r\ntitle = {Tutorial 5: SoC Communication Architectures: Technology, Current Practice, <br />\r\n Research, and Trends},<br />\r\nauthor = {Nikil D Dutt and Kaustav Banerjee and Luca Benini and Kanishka Lahiri and Sudeep Pasricha},<br />\r\nurl = {https://doi.org/10.1109/VLSID.2007.160},<br />\r\ndoi = {10.1109/VLSID.2007.160},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\nbooktitle = {20th International Conference on VLSI Design (VLSI Design 2007), <br />\r\n Sixth International Conference on Embedded Systems (ICES 2007), <br />\r\n 6-10 January 2007, Bangalore, India},<br />\r\npages = {8},<br />\r\ncrossref = {DBLP:conf/vlsid/2007},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('852','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_852\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/VLSID.2007.160\" title=\"https://doi.org/10.1109/VLSID.2007.160\" target=\"_blank\">https://doi.org/10.1109/VLSID.2007.160</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/VLSID.2007.160\" title=\"Follow DOI:10.1109/VLSID.2007.160\" target=\"_blank\">doi:10.1109/VLSID.2007.160</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('852','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Gupta, Aseem;  Dutt, Nikil D;  Kurdahi, Fadi J;  Khouri, Kamal S;  Abadir, Magdy S</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('853','tp_links')\" style=\"cursor:pointer;\">STEFAL: A System Level Temperature- and Floorplan-Aware Leakage \r\n Power Estimator for SoCs</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">20th International Conference on VLSI Design (VLSI Design 2007), \r\n Sixth International Conference on Embedded Systems (ICES 2007), \r\n 6-10 January 2007, Bangalore, India, </span><span class=\"tp_pub_additional_pages\">pp. 559\u2013564, </span><span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_853\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('853','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_853\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('853','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_853\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/vlsid/GuptaDKKA07,<br />\r\ntitle = {STEFAL: A System Level Temperature- and Floorplan-Aware Leakage <br />\r\n Power Estimator for SoCs},<br />\r\nauthor = {Aseem Gupta and Nikil D Dutt and Fadi J Kurdahi and Kamal S Khouri and Magdy S Abadir},<br />\r\nurl = {https://doi.org/10.1109/VLSID.2007.150},<br />\r\ndoi = {10.1109/VLSID.2007.150},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\nbooktitle = {20th International Conference on VLSI Design (VLSI Design 2007), <br />\r\n Sixth International Conference on Embedded Systems (ICES 2007), <br />\r\n 6-10 January 2007, Bangalore, India},<br />\r\npages = {559--564},<br />\r\ncrossref = {DBLP:conf/vlsid/2007},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('853','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_853\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/VLSID.2007.150\" title=\"https://doi.org/10.1109/VLSID.2007.150\" target=\"_blank\">https://doi.org/10.1109/VLSID.2007.150</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/VLSID.2007.150\" title=\"Follow DOI:10.1109/VLSID.2007.150\" target=\"_blank\">doi:10.1109/VLSID.2007.150</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('853','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Shrivastava, Aviral;  Dutt, Nikil D</p><p class=\"tp_pub_title\">Compiler Aided Design of Embedded Computers <span class=\"tp_pub_type incollection\">Incollection</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">The Compiler Design Handbook, 2nd ed., </span><span class=\"tp_pub_additional_pages\">pp. 3, </span><span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_854\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('854','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_854\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@incollection{DBLP:books/crc/CRCcompiler2007/ShrivastavaD07,<br />\r\ntitle = {Compiler Aided Design of Embedded Computers},<br />\r\nauthor = {Aviral Shrivastava and Nikil D Dutt},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\nbooktitle = {The Compiler Design Handbook, 2nd ed.},<br />\r\npages = {3},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {incollection}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('854','tp_bibtex')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Issenin, Ilya;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('856','tp_links')\" style=\"cursor:pointer;\">FORAY-GEN: Automatic Generation of Affine Functions for Memory Optimizations</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">CoRR, </span><span class=\"tp_pub_additional_volume\">abs/0710.4640 </span>, <span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_856\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('856','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_856\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('856','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_856\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/corr/abs-0710-4640,<br />\r\ntitle = {FORAY-GEN: Automatic Generation of Affine Functions for Memory Optimizations},<br />\r\nauthor = {Ilya Issenin and Nikil D Dutt},<br />\r\nurl = {http://arxiv.org/abs/0710.4640},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\njournal = {CoRR},<br />\r\nvolume = {abs/0710.4640},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('856','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_856\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://arxiv.org/abs/0710.4640\" title=\"http://arxiv.org/abs/0710.4640\" target=\"_blank\">http://arxiv.org/abs/0710.4640</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('856','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Reshadi, Mehrdad;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('857','tp_links')\" style=\"cursor:pointer;\">Generic Pipelined Processor Modeling and High Performance Cycle-Accurate \r\n Simulator Generation</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">CoRR, </span><span class=\"tp_pub_additional_volume\">abs/0710.4643 </span>, <span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_857\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('857','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_857\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('857','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_857\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/corr/abs-0710-4643,<br />\r\ntitle = {Generic Pipelined Processor Modeling and High Performance Cycle-Accurate <br />\r\n Simulator Generation},<br />\r\nauthor = {Mehrdad Reshadi and Nikil D Dutt},<br />\r\nurl = {http://arxiv.org/abs/0710.4643},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\njournal = {CoRR},<br />\r\nvolume = {abs/0710.4643},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('857','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_857\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://arxiv.org/abs/0710.4643\" title=\"http://arxiv.org/abs/0710.4643\" target=\"_blank\">http://arxiv.org/abs/0710.4643</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('857','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Biswas, Partha;  Banerjee, Sudarshan;  Dutt, Nikil D;  Pozzi, Laura;  Ienne, Paolo</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('858','tp_links')\" style=\"cursor:pointer;\">ISEGEN: Generation of High-Quality Instruction Set Extensions by \r\n Iterative Improvement</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">CoRR, </span><span class=\"tp_pub_additional_volume\">abs/0710.4820 </span>, <span class=\"tp_pub_additional_year\">2007</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_858\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('858','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_858\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('858','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_858\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/corr/abs-0710-4820,<br />\r\ntitle = {ISEGEN: Generation of High-Quality Instruction Set Extensions by <br />\r\n Iterative Improvement},<br />\r\nauthor = {Partha Biswas and Sudarshan Banerjee and Nikil D Dutt and Laura Pozzi and Paolo Ienne},<br />\r\nurl = {http://arxiv.org/abs/0710.4820},<br />\r\nyear  = {2007},<br />\r\ndate = {2007-01-01},<br />\r\njournal = {CoRR},<br />\r\nvolume = {abs/0710.4820},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('858','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_858\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://arxiv.org/abs/0710.4820\" title=\"http://arxiv.org/abs/0710.4820\" target=\"_blank\">http://arxiv.org/abs/0710.4820</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('858','tp_links')\">Close</a></p></div></td></tr><tr>\r\n                    <td>\r\n                        <h3 class=\"tp_h3\" id=\"tp_h3_2006\">2006</h3>\r\n                    </td>\r\n                </tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Kim, Minyoung;  Oh, Hyunok;  Dutt, Nikil D;  Nicolau, Alex;  Venkatasubramanian, Nalini</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('859','tp_links')\" style=\"cursor:pointer;\">PBPAIR: an energy-efficient error-resilient encoding using probability \r\n based power aware intra refresh</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">Mobile Computing and Communications Review, </span><span class=\"tp_pub_additional_volume\">10 </span><span class=\"tp_pub_additional_number\">(3), </span><span class=\"tp_pub_additional_pages\">pp. 58\u201369, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_859\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('859','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_859\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('859','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_859\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/sigmobile/KimODNV06,<br />\r\ntitle = {PBPAIR: an energy-efficient error-resilient encoding using probability <br />\r\n based power aware intra refresh},<br />\r\nauthor = {Minyoung Kim and Hyunok Oh and Nikil D Dutt and Alex Nicolau and Nalini Venkatasubramanian},<br />\r\nurl = {http://doi.acm.org/10.1145/1148094.1148100},<br />\r\ndoi = {10.1145/1148094.1148100},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\njournal = {Mobile Computing and Communications Review},<br />\r\nvolume = {10},<br />\r\nnumber = {3},<br />\r\npages = {58--69},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('859','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_859\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/1148094.1148100\" title=\"http://doi.acm.org/10.1145/1148094.1148100\" target=\"_blank\">http://doi.acm.org/10.1145/1148094.1148100</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/1148094.1148100\" title=\"Follow DOI:10.1145/1148094.1148100\" target=\"_blank\">doi:10.1145/1148094.1148100</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('859','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Reshadi, Mehrdad;  Gorjiara, Bita;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('860','tp_links')\" style=\"cursor:pointer;\">Generic Processor Modeling for Automatically Generating Very Fast \r\n Cycle-Accurate Simulators</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">IEEE Trans. on CAD of Integrated Circuits and Systems, </span><span class=\"tp_pub_additional_volume\">25 </span><span class=\"tp_pub_additional_number\">(12), </span><span class=\"tp_pub_additional_pages\">pp. 2904\u20132918, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_860\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('860','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_860\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('860','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_860\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/tcad/ReshadiGD06,<br />\r\ntitle = {Generic Processor Modeling for Automatically Generating Very Fast <br />\r\n Cycle-Accurate Simulators},<br />\r\nauthor = {Mehrdad Reshadi and Bita Gorjiara and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/TCAD.2006.882597},<br />\r\ndoi = {10.1109/TCAD.2006.882597},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\njournal = {IEEE Trans. on CAD of Integrated Circuits and Systems},<br />\r\nvolume = {25},<br />\r\nnumber = {12},<br />\r\npages = {2904--2918},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('860','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_860\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/TCAD.2006.882597\" title=\"https://doi.org/10.1109/TCAD.2006.882597\" target=\"_blank\">https://doi.org/10.1109/TCAD.2006.882597</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/TCAD.2006.882597\" title=\"Follow DOI:10.1109/TCAD.2006.882597\" target=\"_blank\">doi:10.1109/TCAD.2006.882597</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('860','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Reshadi, Mehrdad;  Dutt, Nikil D;  Mishra, Prabhat</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('861','tp_links')\" style=\"cursor:pointer;\">A retargetable framework for instruction-set architecture simulation</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">ACM Trans. Embedded Comput. Syst., </span><span class=\"tp_pub_additional_volume\">5 </span><span class=\"tp_pub_additional_number\">(2), </span><span class=\"tp_pub_additional_pages\">pp. 431\u2013452, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_861\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('861','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_861\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('861','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_861\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/tecs/ReshadiDM06,<br />\r\ntitle = {A retargetable framework for instruction-set architecture simulation},<br />\r\nauthor = {Mehrdad Reshadi and Nikil D Dutt and Prabhat Mishra},<br />\r\nurl = {http://doi.acm.org/10.1145/1151074.1151083},<br />\r\ndoi = {10.1145/1151074.1151083},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\njournal = {ACM Trans. Embedded Comput. Syst.},<br />\r\nvolume = {5},<br />\r\nnumber = {2},<br />\r\npages = {431--452},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('861','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_861\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/1151074.1151083\" title=\"http://doi.acm.org/10.1145/1151074.1151083\" target=\"_blank\">http://doi.acm.org/10.1145/1151074.1151083</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/1151074.1151083\" title=\"Follow DOI:10.1145/1151074.1151083\" target=\"_blank\">doi:10.1145/1151074.1151083</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('861','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('862','tp_links')\" style=\"cursor:pointer;\">Editorial</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">ACM Trans. Design Autom. Electr. Syst., </span><span class=\"tp_pub_additional_volume\">11 </span><span class=\"tp_pub_additional_number\">(1), </span><span class=\"tp_pub_additional_pages\">pp. 1\u20132, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_862\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('862','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_862\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('862','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_862\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/todaes/Dutt06,<br />\r\ntitle = {Editorial},<br />\r\nauthor = {Nikil D Dutt},<br />\r\nurl = {http://doi.acm.org/10.1145/1124713.1124714},<br />\r\ndoi = {10.1145/1124713.1124714},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\njournal = {ACM Trans. Design Autom. Electr. Syst.},<br />\r\nvolume = {11},<br />\r\nnumber = {1},<br />\r\npages = {1--2},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('862','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_862\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/1124713.1124714\" title=\"http://doi.acm.org/10.1145/1124713.1124714\" target=\"_blank\">http://doi.acm.org/10.1145/1124713.1124714</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/1124713.1124714\" title=\"Follow DOI:10.1145/1124713.1124714\" target=\"_blank\">doi:10.1145/1124713.1124714</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('862','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Shrivastava, Aviral;  Biswas, Partha;  Halambi, Ashok;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('863','tp_links')\" style=\"cursor:pointer;\">Compilation framework for code size reduction using reduced bit-width \r\n ISAs (rISAs)</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">ACM Trans. Design Autom. Electr. Syst., </span><span class=\"tp_pub_additional_volume\">11 </span><span class=\"tp_pub_additional_number\">(1), </span><span class=\"tp_pub_additional_pages\">pp. 123\u2013146, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_863\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('863','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_863\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('863','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_863\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/todaes/ShrivastavaBHDN06,<br />\r\ntitle = {Compilation framework for code size reduction using reduced bit-width <br />\r\n ISAs (rISAs)},<br />\r\nauthor = {Aviral Shrivastava and Partha Biswas and Ashok Halambi and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {http://doi.acm.org/10.1145/1124713.1124722},<br />\r\ndoi = {10.1145/1124713.1124722},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\njournal = {ACM Trans. Design Autom. Electr. Syst.},<br />\r\nvolume = {11},<br />\r\nnumber = {1},<br />\r\npages = {123--146},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('863','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_863\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/1124713.1124722\" title=\"http://doi.acm.org/10.1145/1124713.1124722\" target=\"_blank\">http://doi.acm.org/10.1145/1124713.1124722</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/1124713.1124722\" title=\"Follow DOI:10.1145/1124713.1124722\" target=\"_blank\">doi:10.1145/1124713.1124722</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('863','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Mishra, Prabhat;  Shrivastava, Aviral;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('864','tp_links')\" style=\"cursor:pointer;\">Architecture description language (ADL)-driven software toolkit generation \r\n for architectural exploration of programmable SOCs</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">ACM Trans. Design Autom. Electr. Syst., </span><span class=\"tp_pub_additional_volume\">11 </span><span class=\"tp_pub_additional_number\">(3), </span><span class=\"tp_pub_additional_pages\">pp. 626\u2013658, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_864\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('864','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_864\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('864','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_864\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/todaes/MishraSD06,<br />\r\ntitle = {Architecture description language (ADL)-driven software toolkit generation <br />\r\n for architectural exploration of programmable SOCs},<br />\r\nauthor = {Prabhat Mishra and Aviral Shrivastava and Nikil D Dutt},<br />\r\nurl = {http://doi.acm.org/10.1145/1142980.1142985},<br />\r\ndoi = {10.1145/1142980.1142985},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\njournal = {ACM Trans. Design Autom. Electr. Syst.},<br />\r\nvolume = {11},<br />\r\nnumber = {3},<br />\r\npages = {626--658},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('864','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_864\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/1142980.1142985\" title=\"http://doi.acm.org/10.1145/1142980.1142985\" target=\"_blank\">http://doi.acm.org/10.1145/1142980.1142985</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/1142980.1142985\" title=\"Follow DOI:10.1145/1142980.1142985\" target=\"_blank\">doi:10.1145/1142980.1142985</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('864','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Pasricha, Sudeep;  Dutt, Nikil D;  Bozorgzadeh, Elaheh;  Ben-Romdhane, Mohamed</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('865','tp_links')\" style=\"cursor:pointer;\">FABSYN: floorplan-aware bus architecture synthesis</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">IEEE Trans. VLSI Syst., </span><span class=\"tp_pub_additional_volume\">14 </span><span class=\"tp_pub_additional_number\">(3), </span><span class=\"tp_pub_additional_pages\">pp. 241\u2013253, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_865\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('865','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_865\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('865','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_865\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/tvlsi/PasrichaDBB06,<br />\r\ntitle = {FABSYN: floorplan-aware bus architecture synthesis},<br />\r\nauthor = {Sudeep Pasricha and Nikil D Dutt and Elaheh Bozorgzadeh and Mohamed Ben-Romdhane},<br />\r\nurl = {https://doi.org/10.1109/TVLSI.2006.871763},<br />\r\ndoi = {10.1109/TVLSI.2006.871763},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\njournal = {IEEE Trans. VLSI Syst.},<br />\r\nvolume = {14},<br />\r\nnumber = {3},<br />\r\npages = {241--253},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('865','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_865\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/TVLSI.2006.871763\" title=\"https://doi.org/10.1109/TVLSI.2006.871763\" target=\"_blank\">https://doi.org/10.1109/TVLSI.2006.871763</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/TVLSI.2006.871763\" title=\"Follow DOI:10.1109/TVLSI.2006.871763\" target=\"_blank\">doi:10.1109/TVLSI.2006.871763</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('865','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Kejariwal, Arun;  Gupta, Sumit;  Nicolau, Alexandru;  Dutt, Nikil D;  Gupta, Rajesh K</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('866','tp_links')\" style=\"cursor:pointer;\">Energy efficient watermarking on mobile devices using proxy-based \r\n partitioning</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">IEEE Trans. VLSI Syst., </span><span class=\"tp_pub_additional_volume\">14 </span><span class=\"tp_pub_additional_number\">(6), </span><span class=\"tp_pub_additional_pages\">pp. 625\u2013636, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_866\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('866','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_866\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('866','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_866\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/tvlsi/KejariwalGNDG06,<br />\r\ntitle = {Energy efficient watermarking on mobile devices using proxy-based <br />\r\n partitioning},<br />\r\nauthor = {Arun Kejariwal and Sumit Gupta and Alexandru Nicolau and Nikil D Dutt and Rajesh K Gupta},<br />\r\nurl = {https://doi.org/10.1109/TVLSI.2006.878218},<br />\r\ndoi = {10.1109/TVLSI.2006.878218},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\njournal = {IEEE Trans. VLSI Syst.},<br />\r\nvolume = {14},<br />\r\nnumber = {6},<br />\r\npages = {625--636},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('866','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_866\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/TVLSI.2006.878218\" title=\"https://doi.org/10.1109/TVLSI.2006.878218\" target=\"_blank\">https://doi.org/10.1109/TVLSI.2006.878218</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/TVLSI.2006.878218\" title=\"Follow DOI:10.1109/TVLSI.2006.878218\" target=\"_blank\">doi:10.1109/TVLSI.2006.878218</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('866','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Biswas, Partha;  Banerjee, Sudarshan;  Dutt, Nikil D;  Pozzi, Laura;  Ienne, Paolo</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('867','tp_links')\" style=\"cursor:pointer;\">ISEGEN: an iterative improvement-based ISE generation technique \r\n for fast customization of processors</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">IEEE Trans. VLSI Syst., </span><span class=\"tp_pub_additional_volume\">14 </span><span class=\"tp_pub_additional_number\">(7), </span><span class=\"tp_pub_additional_pages\">pp. 754\u2013762, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_867\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('867','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_867\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('867','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_867\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/tvlsi/BiswasBDPI06,<br />\r\ntitle = {ISEGEN: an iterative improvement-based ISE generation technique <br />\r\n for fast customization of processors},<br />\r\nauthor = {Partha Biswas and Sudarshan Banerjee and Nikil D Dutt and Laura Pozzi and Paolo Ienne},<br />\r\nurl = {https://doi.org/10.1109/TVLSI.2006.878345},<br />\r\ndoi = {10.1109/TVLSI.2006.878345},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\njournal = {IEEE Trans. VLSI Syst.},<br />\r\nvolume = {14},<br />\r\nnumber = {7},<br />\r\npages = {754--762},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('867','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_867\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/TVLSI.2006.878345\" title=\"https://doi.org/10.1109/TVLSI.2006.878345\" target=\"_blank\">https://doi.org/10.1109/TVLSI.2006.878345</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/TVLSI.2006.878345\" title=\"Follow DOI:10.1109/TVLSI.2006.878345\" target=\"_blank\">doi:10.1109/TVLSI.2006.878345</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('867','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Shrivastava, Aviral;  Earlie, Eugene;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('868','tp_links')\" style=\"cursor:pointer;\">Retargetable pipeline hazard detection for partially bypassed processors</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">IEEE Trans. VLSI Syst., </span><span class=\"tp_pub_additional_volume\">14 </span><span class=\"tp_pub_additional_number\">(8), </span><span class=\"tp_pub_additional_pages\">pp. 791\u2013801, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_868\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('868','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_868\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('868','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_868\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/tvlsi/ShrivastavaEDN06,<br />\r\ntitle = {Retargetable pipeline hazard detection for partially bypassed processors},<br />\r\nauthor = {Aviral Shrivastava and Eugene Earlie and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1109/TVLSI.2006.878468},<br />\r\ndoi = {10.1109/TVLSI.2006.878468},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\njournal = {IEEE Trans. VLSI Syst.},<br />\r\nvolume = {14},<br />\r\nnumber = {8},<br />\r\npages = {791--801},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('868','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_868\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/TVLSI.2006.878468\" title=\"https://doi.org/10.1109/TVLSI.2006.878468\" target=\"_blank\">https://doi.org/10.1109/TVLSI.2006.878468</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/TVLSI.2006.878468\" title=\"Follow DOI:10.1109/TVLSI.2006.878468\" target=\"_blank\">doi:10.1109/TVLSI.2006.878468</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('868','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Banerjee, Sudarshan;  Bozorgzadeh, Elaheh;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('869','tp_links')\" style=\"cursor:pointer;\">Integrating Physical Constraints in HW-SW Partitioning for Architectures \r\n With Partial Dynamic Reconfiguration</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">IEEE Trans. VLSI Syst., </span><span class=\"tp_pub_additional_volume\">14 </span><span class=\"tp_pub_additional_number\">(11), </span><span class=\"tp_pub_additional_pages\">pp. 1189\u20131202, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_869\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('869','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_869\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('869','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_869\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/tvlsi/BanerjeeBD06,<br />\r\ntitle = {Integrating Physical Constraints in HW-SW Partitioning for Architectures <br />\r\n With Partial Dynamic Reconfiguration},<br />\r\nauthor = {Sudarshan Banerjee and Elaheh Bozorgzadeh and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/TVLSI.2006.886411},<br />\r\ndoi = {10.1109/TVLSI.2006.886411},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\njournal = {IEEE Trans. VLSI Syst.},<br />\r\nvolume = {14},<br />\r\nnumber = {11},<br />\r\npages = {1189--1202},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('869','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_869\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/TVLSI.2006.886411\" title=\"https://doi.org/10.1109/TVLSI.2006.886411\" target=\"_blank\">https://doi.org/10.1109/TVLSI.2006.886411</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/TVLSI.2006.886411\" title=\"Follow DOI:10.1109/TVLSI.2006.886411\" target=\"_blank\">doi:10.1109/TVLSI.2006.886411</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('869','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Pasricha, Sudeep;  Dutt, Nikil D;  Ben-Romdhane, Mohamed</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('870','tp_links')\" style=\"cursor:pointer;\">Constraint-driven bus matrix synthesis for MPSoC</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 2006 Conference on Asia South Pacific Design Automation: \r\n ASP-DAC 2006, Yokohama, Japan, January 24-27, 2006, </span><span class=\"tp_pub_additional_pages\">pp. 30\u201335, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_870\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('870','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_870\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('870','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_870\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/aspdac/PasrichaDB06,<br />\r\ntitle = {Constraint-driven bus matrix synthesis for MPSoC},<br />\r\nauthor = {Sudeep Pasricha and Nikil D Dutt and Mohamed Ben-Romdhane},<br />\r\nurl = {https://doi.org/10.1109/ASPDAC.2006.1594641},<br />\r\ndoi = {10.1109/ASPDAC.2006.1594641},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\nbooktitle = {Proceedings of the 2006 Conference on Asia South Pacific Design Automation: <br />\r\n ASP-DAC 2006, Yokohama, Japan, January 24-27, 2006},<br />\r\npages = {30--35},<br />\r\ncrossref = {DBLP:conf/aspdac/2006},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('870','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_870\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/ASPDAC.2006.1594641\" title=\"https://doi.org/10.1109/ASPDAC.2006.1594641\" target=\"_blank\">https://doi.org/10.1109/ASPDAC.2006.1594641</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ASPDAC.2006.1594641\" title=\"Follow DOI:10.1109/ASPDAC.2006.1594641\" target=\"_blank\">doi:10.1109/ASPDAC.2006.1594641</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('870','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Banerjee, Sudarshan;  Bozorgzadeh, Elaheh;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('871','tp_links')\" style=\"cursor:pointer;\">PARLGRAN: parallelism granularity selection for scheduling task \r\n chains on dynamically reconfigurable architectures</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 2006 Conference on Asia South Pacific Design Automation: \r\n ASP-DAC 2006, Yokohama, Japan, January 24-27, 2006, </span><span class=\"tp_pub_additional_pages\">pp. 491\u2013496, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_871\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('871','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_871\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('871','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_871\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/aspdac/BanerjeeBD06,<br />\r\ntitle = {PARLGRAN: parallelism granularity selection for scheduling task <br />\r\n chains on dynamically reconfigurable architectures},<br />\r\nauthor = {Sudarshan Banerjee and Elaheh Bozorgzadeh and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/ASPDAC.2006.1594733},<br />\r\ndoi = {10.1109/ASPDAC.2006.1594733},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\nbooktitle = {Proceedings of the 2006 Conference on Asia South Pacific Design Automation: <br />\r\n ASP-DAC 2006, Yokohama, Japan, January 24-27, 2006},<br />\r\npages = {491--496},<br />\r\ncrossref = {DBLP:conf/aspdac/2006},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('871','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_871\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/ASPDAC.2006.1594733\" title=\"https://doi.org/10.1109/ASPDAC.2006.1594733\" target=\"_blank\">https://doi.org/10.1109/ASPDAC.2006.1594733</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ASPDAC.2006.1594733\" title=\"Follow DOI:10.1109/ASPDAC.2006.1594733\" target=\"_blank\">doi:10.1109/ASPDAC.2006.1594733</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('871','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Oh, Hyunok;  Dutt, Nikil D;  Ha, Soonhoi</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('872','tp_links')\" style=\"cursor:pointer;\">Memory optimal single appearance schedule with dynamic loop count \r\n for synchronous dataflow graphs</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 2006 Conference on Asia South Pacific Design Automation: \r\n ASP-DAC 2006, Yokohama, Japan, January 24-27, 2006, </span><span class=\"tp_pub_additional_pages\">pp. 497\u2013502, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_872\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('872','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_872\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('872','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_872\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/aspdac/OhDH06,<br />\r\ntitle = {Memory optimal single appearance schedule with dynamic loop count <br />\r\n for synchronous dataflow graphs},<br />\r\nauthor = {Hyunok Oh and Nikil D Dutt and Soonhoi Ha},<br />\r\nurl = {https://doi.org/10.1109/ASPDAC.2006.1594734},<br />\r\ndoi = {10.1109/ASPDAC.2006.1594734},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\nbooktitle = {Proceedings of the 2006 Conference on Asia South Pacific Design Automation: <br />\r\n ASP-DAC 2006, Yokohama, Japan, January 24-27, 2006},<br />\r\npages = {497--502},<br />\r\ncrossref = {DBLP:conf/aspdac/2006},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('872','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_872\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/ASPDAC.2006.1594734\" title=\"https://doi.org/10.1109/ASPDAC.2006.1594734\" target=\"_blank\">https://doi.org/10.1109/ASPDAC.2006.1594734</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ASPDAC.2006.1594734\" title=\"Follow DOI:10.1109/ASPDAC.2006.1594734\" target=\"_blank\">doi:10.1109/ASPDAC.2006.1594734</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('872','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Lee, Kyoungwoo;  Shrivastava, Aviral;  Issenin, Ilya;  Dutt, Nikil D;  Venkatasubramanian, Nalini</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('873','tp_links')\" style=\"cursor:pointer;\">Mitigating soft error failures for multimedia applications by selective \r\n data protection</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 2006 International Conference on Compilers, Architecture, \r\n and Synthesis for Embedded Systems, CASES 2006, Seoul, Korea, October \r\n 22-25, 2006, </span><span class=\"tp_pub_additional_pages\">pp. 411\u2013420, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_873\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('873','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_873\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('873','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_873\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/cases/LeeSIDV06,<br />\r\ntitle = {Mitigating soft error failures for multimedia applications by selective <br />\r\n data protection},<br />\r\nauthor = {Kyoungwoo Lee and Aviral Shrivastava and Ilya Issenin and Nikil D Dutt and Nalini Venkatasubramanian},<br />\r\nurl = {http://doi.acm.org/10.1145/1176760.1176810},<br />\r\ndoi = {10.1145/1176760.1176810},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\nbooktitle = {Proceedings of the 2006 International Conference on Compilers, Architecture, <br />\r\n and Synthesis for Embedded Systems, CASES 2006, Seoul, Korea, October <br />\r\n 22-25, 2006},<br />\r\npages = {411--420},<br />\r\ncrossref = {DBLP:conf/cases/2006},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('873','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_873\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/1176760.1176810\" title=\"http://doi.acm.org/10.1145/1176760.1176810\" target=\"_blank\">http://doi.acm.org/10.1145/1176760.1176810</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/1176760.1176810\" title=\"Follow DOI:10.1145/1176760.1176810\" target=\"_blank\">doi:10.1145/1176760.1176810</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('873','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Kim, Minyoung;  Banerjee, Sudarshan;  Dutt, Nikil D;  Venkatasubramanian, Nalini</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('874','tp_links')\" style=\"cursor:pointer;\">Design space exploration of real-time multi-media MPSoCs with heterogeneous \r\n scheduling policies</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 4th International Conference on Hardware/Software \r\n Codesign and System Synthesis, CODES+ISSS 2006, Seoul, Korea, October \r\n 22-25, 2006, </span><span class=\"tp_pub_additional_pages\">pp. 16\u201321, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_874\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('874','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_874\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('874','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_874\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/codes/KimBDV06,<br />\r\ntitle = {Design space exploration of real-time multi-media MPSoCs with heterogeneous <br />\r\n scheduling policies},<br />\r\nauthor = {Minyoung Kim and Sudarshan Banerjee and Nikil D Dutt and Nalini Venkatasubramanian},<br />\r\nurl = {http://doi.acm.org/10.1145/1176254.1176261},<br />\r\ndoi = {10.1145/1176254.1176261},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\nbooktitle = {Proceedings of the 4th International Conference on Hardware/Software <br />\r\n Codesign and System Synthesis, CODES+ISSS 2006, Seoul, Korea, October <br />\r\n 22-25, 2006},<br />\r\npages = {16--21},<br />\r\ncrossref = {DBLP:conf/codes/2006},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('874','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_874\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/1176254.1176261\" title=\"http://doi.acm.org/10.1145/1176254.1176261\" target=\"_blank\">http://doi.acm.org/10.1145/1176254.1176261</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/1176254.1176261\" title=\"Follow DOI:10.1145/1176254.1176261\" target=\"_blank\">doi:10.1145/1176254.1176261</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('874','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Gupta, Aseem;  Dutt, Nikil D;  Kurdahi, Fadi J;  Khouri, Kamal S;  Abadir, Magdy S</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('875','tp_links')\" style=\"cursor:pointer;\">Floorplan driven leakage power aware IP-based SoC design space exploration</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 4th International Conference on Hardware/Software \r\n Codesign and System Synthesis, CODES+ISSS 2006, Seoul, Korea, October \r\n 22-25, 2006, </span><span class=\"tp_pub_additional_pages\">pp. 118\u2013123, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_875\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('875','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_875\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('875','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_875\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/codes/GuptaDKKA06,<br />\r\ntitle = {Floorplan driven leakage power aware IP-based SoC design space exploration},<br />\r\nauthor = {Aseem Gupta and Nikil D Dutt and Fadi J Kurdahi and Kamal S Khouri and Magdy S Abadir},<br />\r\nurl = {http://doi.acm.org/10.1145/1176254.1176284},<br />\r\ndoi = {10.1145/1176254.1176284},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\nbooktitle = {Proceedings of the 4th International Conference on Hardware/Software <br />\r\n Codesign and System Synthesis, CODES+ISSS 2006, Seoul, Korea, October <br />\r\n 22-25, 2006},<br />\r\npages = {118--123},<br />\r\ncrossref = {DBLP:conf/codes/2006},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('875','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_875\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/1176254.1176284\" title=\"http://doi.acm.org/10.1145/1176254.1176284\" target=\"_blank\">http://doi.acm.org/10.1145/1176254.1176284</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/1176254.1176284\" title=\"Follow DOI:10.1145/1176254.1176284\" target=\"_blank\">doi:10.1145/1176254.1176284</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('875','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Issenin, Ilya;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('876','tp_links')\" style=\"cursor:pointer;\">Data reuse driven energy-aware MPSoC co-synthesis of memory and communication \r\n architecture for streaming applications</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 4th International Conference on Hardware/Software \r\n Codesign and System Synthesis, CODES+ISSS 2006, Seoul, Korea, October \r\n 22-25, 2006, </span><span class=\"tp_pub_additional_pages\">pp. 294\u2013299, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_876\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('876','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_876\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('876','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_876\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/codes/IsseninD06,<br />\r\ntitle = {Data reuse driven energy-aware MPSoC co-synthesis of memory and communication <br />\r\n architecture for streaming applications},<br />\r\nauthor = {Ilya Issenin and Nikil D Dutt},<br />\r\nurl = {http://doi.acm.org/10.1145/1176254.1176326},<br />\r\ndoi = {10.1145/1176254.1176326},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\nbooktitle = {Proceedings of the 4th International Conference on Hardware/Software <br />\r\n Codesign and System Synthesis, CODES+ISSS 2006, Seoul, Korea, October <br />\r\n 22-25, 2006},<br />\r\npages = {294--299},<br />\r\ncrossref = {DBLP:conf/codes/2006},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('876','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_876\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/1176254.1176326\" title=\"http://doi.acm.org/10.1145/1176254.1176326\" target=\"_blank\">http://doi.acm.org/10.1145/1176254.1176326</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/1176254.1176326\" title=\"Follow DOI:10.1145/1176254.1176326\" target=\"_blank\">doi:10.1145/1176254.1176326</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('876','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Pasricha, Sudeep;  Park, Young-Hwan;  Kurdahi, Fadi J;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('877','tp_links')\" style=\"cursor:pointer;\">System-level power-performance trade-offs in bus matrix communication \r\n architecture synthesis</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 4th International Conference on Hardware/Software \r\n Codesign and System Synthesis, CODES+ISSS 2006, Seoul, Korea, October \r\n 22-25, 2006, </span><span class=\"tp_pub_additional_pages\">pp. 300\u2013305, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_877\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('877','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_877\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('877','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_877\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/codes/PasrichaPKD06,<br />\r\ntitle = {System-level power-performance trade-offs in bus matrix communication <br />\r\n architecture synthesis},<br />\r\nauthor = {Sudeep Pasricha and Young-Hwan Park and Fadi J Kurdahi and Nikil D Dutt},<br />\r\nurl = {http://doi.acm.org/10.1145/1176254.1176327},<br />\r\ndoi = {10.1145/1176254.1176327},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\nbooktitle = {Proceedings of the 4th International Conference on Hardware/Software <br />\r\n Codesign and System Synthesis, CODES+ISSS 2006, Seoul, Korea, October <br />\r\n 22-25, 2006},<br />\r\npages = {300--305},<br />\r\ncrossref = {DBLP:conf/codes/2006},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('877','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_877\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/1176254.1176327\" title=\"http://doi.acm.org/10.1145/1176254.1176327\" target=\"_blank\">http://doi.acm.org/10.1145/1176254.1176327</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/1176254.1176327\" title=\"Follow DOI:10.1145/1176254.1176327\" target=\"_blank\">doi:10.1145/1176254.1176327</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('877','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Issenin, Ilya;  Brockmeyer, Erik;  Durinck, Bart;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('878','tp_links')\" style=\"cursor:pointer;\">Multiprocessor system-on-chip data reuse analysis for exploring customized \r\n memory hierarchies</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 43rd Design Automation Conference, DAC 2006, \r\n San Francisco, CA, USA, July 24-28, 2006, </span><span class=\"tp_pub_additional_pages\">pp. 49\u201352, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_878\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('878','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_878\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('878','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_878\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/dac/IsseninBDD06,<br />\r\ntitle = {Multiprocessor system-on-chip data reuse analysis for exploring customized <br />\r\n memory hierarchies},<br />\r\nauthor = {Ilya Issenin and Erik Brockmeyer and Bart Durinck and Nikil D Dutt},<br />\r\nurl = {http://doi.acm.org/10.1145/1146909.1146925},<br />\r\ndoi = {10.1145/1146909.1146925},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\nbooktitle = {Proceedings of the 43rd Design Automation Conference, DAC 2006, <br />\r\n San Francisco, CA, USA, July 24-28, 2006},<br />\r\npages = {49--52},<br />\r\ncrossref = {DBLP:conf/dac/2006},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('878','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_878\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/1146909.1146925\" title=\"http://doi.acm.org/10.1145/1146909.1146925\" target=\"_blank\">http://doi.acm.org/10.1145/1146909.1146925</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/1146909.1146925\" title=\"Follow DOI:10.1145/1146909.1146925\" target=\"_blank\">doi:10.1145/1146909.1146925</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('878','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Biswas, Partha;  Dutt, Nikil D;  Ienne, Paolo;  Pozzi, Laura</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('879','tp_links')\" style=\"cursor:pointer;\">Automatic identification of application-specific functional units \r\n with architecturally visible storage</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the Conference on Design, Automation and Test in Europe, \r\n DATE 2006, Munich, Germany, March 6-10, 2006, </span><span class=\"tp_pub_additional_pages\">pp. 212\u2013217, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_879\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('879','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_879\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('879','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_879\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/date/BiswasDIP06,<br />\r\ntitle = {Automatic identification of application-specific functional units <br />\r\n with architecturally visible storage},<br />\r\nauthor = {Partha Biswas and Nikil D Dutt and Paolo Ienne and Laura Pozzi},<br />\r\nurl = {https://doi.org/10.1109/DATE.2006.244088},<br />\r\ndoi = {10.1109/DATE.2006.244088},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\nbooktitle = {Proceedings of the Conference on Design, Automation and Test in Europe, <br />\r\n DATE 2006, Munich, Germany, March 6-10, 2006},<br />\r\npages = {212--217},<br />\r\ncrossref = {DBLP:conf/date/2006p},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('879','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_879\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/DATE.2006.244088\" title=\"https://doi.org/10.1109/DATE.2006.244088\" target=\"_blank\">https://doi.org/10.1109/DATE.2006.244088</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/DATE.2006.244088\" title=\"Follow DOI:10.1109/DATE.2006.244088\" target=\"_blank\">doi:10.1109/DATE.2006.244088</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('879','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Cornea, Radu;  Nicolau, Alexandru;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('880','tp_links')\" style=\"cursor:pointer;\">Software annotations for power optimization on mobile devices</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the Conference on Design, Automation and Test in Europe, \r\n DATE 2006, Munich, Germany, March 6-10, 2006, </span><span class=\"tp_pub_additional_pages\">pp. 684\u2013689, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_880\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('880','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_880\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('880','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_880\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/date/CorneaND06,<br />\r\ntitle = {Software annotations for power optimization on mobile devices},<br />\r\nauthor = {Radu Cornea and Alexandru Nicolau and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/DATE.2006.244043},<br />\r\ndoi = {10.1109/DATE.2006.244043},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\nbooktitle = {Proceedings of the Conference on Design, Automation and Test in Europe, <br />\r\n DATE 2006, Munich, Germany, March 6-10, 2006},<br />\r\npages = {684--689},<br />\r\ncrossref = {DBLP:conf/date/2006p},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('880','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_880\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/DATE.2006.244043\" title=\"https://doi.org/10.1109/DATE.2006.244043\" target=\"_blank\">https://doi.org/10.1109/DATE.2006.244043</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/DATE.2006.244043\" title=\"Follow DOI:10.1109/DATE.2006.244043\" target=\"_blank\">doi:10.1109/DATE.2006.244043</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('880','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Pasricha, Sudeep;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('881','tp_links')\" style=\"cursor:pointer;\">COSMECA: application specific co-synthesis of memory and communication \r\n architectures for MPSoC</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the Conference on Design, Automation and Test in Europe, \r\n DATE 2006, Munich, Germany, March 6-10, 2006, </span><span class=\"tp_pub_additional_pages\">pp. 700\u2013705, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_881\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('881','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_881\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('881','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_881\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/date/PasrichaD06,<br />\r\ntitle = {COSMECA: application specific co-synthesis of memory and communication <br />\r\n architectures for MPSoC},<br />\r\nauthor = {Sudeep Pasricha and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/DATE.2006.244066},<br />\r\ndoi = {10.1109/DATE.2006.244066},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\nbooktitle = {Proceedings of the Conference on Design, Automation and Test in Europe, <br />\r\n DATE 2006, Munich, Germany, March 6-10, 2006},<br />\r\npages = {700--705},<br />\r\ncrossref = {DBLP:conf/date/2006p},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('881','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_881\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/DATE.2006.244066\" title=\"https://doi.org/10.1109/DATE.2006.244066\" target=\"_blank\">https://doi.org/10.1109/DATE.2006.244066</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/DATE.2006.244066\" title=\"Follow DOI:10.1109/DATE.2006.244066\" target=\"_blank\">doi:10.1109/DATE.2006.244066</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('881','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Park, Sanghyun;  Earlie, Eugene;  Shrivastava, Aviral;  Nicolau, Alex;  Dutt, Nikil D;  Paek, Yunheung</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('882','tp_links')\" style=\"cursor:pointer;\">Automatic generation of operation tables for fast exploration of bypasses \r\n in embedded processors</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the Conference on Design, Automation and Test in Europe, \r\n DATE 2006, Munich, Germany, March 6-10, 2006, </span><span class=\"tp_pub_additional_pages\">pp. 1197\u20131202, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_882\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('882','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_882\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('882','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_882\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/date/ParkESNDP06,<br />\r\ntitle = {Automatic generation of operation tables for fast exploration of bypasses <br />\r\n in embedded processors},<br />\r\nauthor = {Sanghyun Park and Eugene Earlie and Aviral Shrivastava and Alex Nicolau and Nikil D Dutt and Yunheung Paek},<br />\r\nurl = {https://doi.org/10.1109/DATE.2006.244047},<br />\r\ndoi = {10.1109/DATE.2006.244047},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\nbooktitle = {Proceedings of the Conference on Design, Automation and Test in Europe, <br />\r\n DATE 2006, Munich, Germany, March 6-10, 2006},<br />\r\npages = {1197--1202},<br />\r\ncrossref = {DBLP:conf/date/2006p},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('882','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_882\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/DATE.2006.244047\" title=\"https://doi.org/10.1109/DATE.2006.244047\" target=\"_blank\">https://doi.org/10.1109/DATE.2006.244047</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/DATE.2006.244047\" title=\"Follow DOI:10.1109/DATE.2006.244047\" target=\"_blank\">doi:10.1109/DATE.2006.244047</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('882','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Madl, Gabor;  Pasricha, Sudeep;  Bathen, Luis Angel D;  Dutt, Nikil D;  Zhu, Qiang</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('883','tp_links')\" style=\"cursor:pointer;\">Formal performance evaluation of AMBA-based system-on-chip designs</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 6th ACM &amp; IEEE International conference \r\n on Embedded software, EMSOFT 2006, October 22-25, 2006, Seoul, Korea, </span><span class=\"tp_pub_additional_pages\">pp. 311\u2013320, </span><span class=\"tp_pub_additional_year\">2006</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_883\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('883','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_883\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('883','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_883\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/emsoft/MadlPBDZ06,<br />\r\ntitle = {Formal performance evaluation of AMBA-based system-on-chip designs},<br />\r\nauthor = {Gabor Madl and Sudeep Pasricha and Luis Angel D Bathen and Nikil D Dutt and Qiang Zhu},<br />\r\nurl = {http://doi.acm.org/10.1145/1176887.1176932},<br />\r\ndoi = {10.1145/1176887.1176932},<br />\r\nyear  = {2006},<br />\r\ndate = {2006-01-01},<br />\r\nbooktitle = {Proceedings of the 6th ACM &amp; IEEE International conference <br />\r\n on Embedded software, EMSOFT 2006, October 22-25, 2006, Seoul, Korea},<br />\r\npages = {311--320},<br />\r\ncrossref = {DBLP:conf/emsoft/2006},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('883','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_883\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/1176887.1176932\" title=\"http://doi.acm.org/10.1145/1176887.1176932\" target=\"_blank\">http://doi.acm.org/10.1145/1176887.1176932</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/1176887.1176932\" title=\"Follow DOI:10.1145/1176887.1176932\" target=\"_blank\">doi:10.1145/1176887.1176932</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('883','tp_links')\">Close</a></p></div></td></tr></table><div class=\"tablenav\"><div class=\"tablenav-pages\"><span class=\"displaying-num\">439 entries</span> <a href=\"https://duttgroup.ics.uci.edu/publications/?limit=1&amp;#tppubs\" title=\"first page\" class=\"page-numbers\">&laquo;</a> <a href=\"https://duttgroup.ics.uci.edu/publications/?limit=4&amp;#tppubs\" title=\"previous page\" class=\"page-numbers\">&lsaquo;</a>  5 of 9 <a href=\"https://duttgroup.ics.uci.edu/publications/?limit=6&amp;#tppubs\" title=\"next page\" class=\"page-numbers\">&rsaquo;</a> <a href=\"https://duttgroup.ics.uci.edu/publications/?limit=9&amp;#tppubs\" title=\"last page\" class=\"page-numbers\">&raquo;</a> </div></div>\n\t</div><!-- .entry-content -->\n\n\t\n\t\n\t\n</article><!-- #post-## -->\n\t\t</main><!-- #main -->\n\t</div><!-- #primary -->\n\n\t</div><!-- .hm-container -->\n\t</div><!-- #content -->\n\n\t\n\t<footer id=\"colophon\" class=\"site-footer\" role=\"contentinfo\">\n\t\t<div class=\"hm-container\">\n\n\t\t\t\n\t\t\t<div class=\"footer-widget-area\">\n\t\t\t\t<div class=\"footer-sidebar\" role=\"complementary\">\n\t\t\t\t\t<aside id=\"text-3\" class=\"widget widget_text\"><h4 class=\"footer-widget-title\">Find Us</h4>\t\t\t<div class=\"textwidget\"><p><strong>Address</strong><br />\n3069 Donald Bren Hall<br />\nUniversity\u00a0of\u00a0California,\u00a0Irvine<br />\nIrvine,\u00a0CA\u00a092697-3435,\u00a0USA</p>\n<p><strong>Email</strong><br />\n<a href=\"mailto:drg@ics.uci.edu\">drg@ics.uci.edu</a></p>\n</div>\n\t\t</aside>\t\t\t\t</div><!-- .footer-sidebar -->\n\t\t\n\t\t\t\t<div class=\"footer-sidebar\" role=\"complementary\">\n\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t</div><!-- .footer-sidebar -->\t\t\n\n\t\t\t\t<div class=\"footer-sidebar\" role=\"complementary\">\n\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t</div><!-- .footer-sidebar -->\t\t\t\n\t\t\t</div><!-- .footer-widget-area -->\n\n\t\t\t\n\t\t</div><!-- .hm-container -->\n\n\t\t<div class=\"site-info\">\n\t\t\t<div class=\"hm-container\">\n\t\t\t\t<div class=\"site-info-owner\">\n\t\t\t\t\tCopyright &#169; 2019 <a href=\"https://duttgroup.ics.uci.edu/\" title=\"Dutt Research Group\" >Dutt Research Group</a>.\t\t\t\t</div>\t\t\t\n\t\t\t\t<div class=\"site-info-designer\">\n\t\t\t\t\tPowered by <a href=\"https://wordpress.org\" target=\"_blank\" title=\"WordPress\">WordPress</a> and <a href=\"https://themezhut.com/themes/hitmag/\" target=\"_blank\" title=\"HitMag WordPress Theme\">HitMag</a>.\t\t\t\t</div>\n\t\t\t</div><!-- .hm-container -->\n\t\t</div><!-- .site-info -->\n\t</footer><!-- #colophon -->\n\n\t\n</div><!-- #page -->\n\n\n<style>.pagemenu-hide{display:none !important;}</style><link rel='stylesheet' id='tp_template_2016-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/templates/tp_template_2016.css?ver=5.2.3' type='text/css' media='all' />\n<script type='text/javascript'>\n/* <![CDATA[ */\nvar wpcf7 = {\"apiSettings\":{\"root\":\"https:\\/\\/duttgroup.ics.uci.edu\\/wp-json\\/contact-form-7\\/v1\",\"namespace\":\"contact-form-7\\/v1\"}};\n/* ]]> */\n</script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-content/drg/plugins/contact-form-7/includes/js/scripts.js?ver=5.1.4'></script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/js/navigation.js?ver=20151215'></script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/js/skip-link-focus-fix.js?ver=20151215'></script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/js/jquery.flexslider-min.js?ver=5.2.3'></script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/js/scripts.js?ver=5.2.3'></script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/js/jquery.magnific-popup.min.js?ver=5.2.3'></script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-content/drg/plugins/wp-gallery-custom-links/wp-gallery-custom-links.js?ver=1.1'></script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-includes/js/wp-embed.min.js?ver=5.2.3'></script>\n</body>\n</html>", "encoding": "utf-8"}