<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Aug  9 15:40:30 2019" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z010" NAME="DataROM" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="125000000" DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_ACLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SineROM" PORT="ACLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SineROM" PORT="ARESETN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TREADY" SIGIS="undef" SIGNAME="External_Ports_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SineROM" PORT="M_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TLAST" SIGIS="undef" SIGNAME="SineROM_M_TLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SineROM" PORT="M_TLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="TID" RIGHT="0" SIGIS="undef" SIGNAME="SineROM_M_TID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SineROM" PORT="M_TID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="TDATA" RIGHT="0" SIGIS="undef" SIGNAME="SineROM_M_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SineROM" PORT="M_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TVALID" SIGIS="undef" SIGNAME="SineROM_M_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SineROM" PORT="M_TVALID"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/SineROM" HWVERSION="2.0" INSTANCE="SineROM" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4S_ROM" VLNV="www.kampis-elektroecke.de:Kampis-Elektroecke:AXI4S_ROM:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DUAL_CHANNEL_DATA" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="DataROM_AXI4S_ROM_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="SineROM_M_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_TID" RIGHT="0" SIGIS="undef" SIGNAME="SineROM_M_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_TREADY" SIGIS="undef" SIGNAME="External_Ports_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_TVALID" SIGIS="undef" SIGNAME="SineROM_M_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_TLAST" SIGIS="undef" SIGNAME="SineROM_M_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TLAST"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="DataROM_ACLK_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="M_TDATA"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="M_TLAST"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="M_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="M_TREADY"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="M_TID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
