<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en-us">
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta http-equiv="content-type" content="text/html; charset=utf-8" />
        <meta name="viewport" content="width=device-width, initial-scale=1.0" />

        <title>FPGA Simulation &middot; lowRISC</title>
        <link rel="stylesheet" href="https://www.lowrisc.org/css/styles.combined.min.css" />
        <link rel="shortcut icon" href="https://www.lowrisc.org/favicon.ico" />
        <link rel="alternate" href="https://www.lowrisc.org/index.xml" type="application/rss+xml" title="lowRISC" />
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Source+Sans+Pro' type='text/css'>
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Exo+2' type='text/css'>
        <script>
        (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
        (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
        m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
        })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

        ga('create', 'UA-53520714-1', 'auto');
        ga('send', 'pageview');
      </script>
  </head>

  <body data-page="article">
<div class="header">
  <header data-component="menu">

    <section class="outer-container">
      <div class="image">
        <a href="https://www.lowrisc.org"><img src="https://www.lowrisc.org/img/logo.svg"></a>
      </div>

      <div class="menu">
        <ul>
          
          <li><a href="/jobs/"> Jobs </a></li>
          
          <li><a href="/our-work/"> Our work </a></li>
          
          <li><a href="/community/"> Community </a></li>
          
          <li><a href="/blog/"> Blog </a></li>
          
          <li><a href="/about/"> About us </a></li>
          
          <li><a href="/docs/"> Docs </a></li>
          
        </ul>
      </div>
    </section>

  </header>
</div>









    <div class="article">
      <section class="outer-container">
        <div class="row">
            <div class="sixteen columns">
                <article class="li-article">
                
                  <p>
                    <a href="https://www.lowrisc.org/docs/untether-v0.2/simulation/">â‡¡ Simulations and FPGA Demo</a>
                  </p>
                
                    <header class="li-article-header">
                        <h1 class="li-article-title">FPGA Simulation</h1>
                        <span class="li-article-taxonomies">
                            

                            
                        </span>
                        
                        
                    </header>
                    <section>
                        

<p>An FPGA simulation is provided using the Xilinx ISim simulator. However, due to the lack of behavioural models for all peripherals, this FPGA simulation covers only part of the whole SoC.</p>

<ul>
<li>All parts of the Rocket cores, L1/L2 caches and on-chip interconnects are simulated.</li>
<li>A full DDR RAM simulation model is available from Xilinx (disabled by default) but extremely slow.</li>
<li>A behavioural RAM simulation model is provided using SystemVerilog DPI interfaces (enabled by default).</li>
<li>In simulation, both UART and SD (SPI) I/Os are constantly driven or open.</li>
</ul>

<p>Normally FPGA simulation is used only for debugging the initialization of
peripherals.</p>

<h3 id="run-fpga-simulation:c057090508fd11d2cb578566d1670105">Run FPGA simulation</h3>

<p>Use the hello world test as an example:</p>

<pre><code>cd $TOP/fpga/board/$FPGA_BOARD
# compile and load the test
make hello
# run the simulation
make simulation
</code></pre>

<p>The result of simulation is recorded in <code>$TOP/fpga/board/$FPGA_BOARD/simulate.log</code>.</p>

<p>Also, the waveform of the simulation is automatically recorded to <br/>
<code>$TOP/fpga/board/$FPGA_BOARD/lowrisc-chip-imp/lowrisc-chip-imp.sim/sim_1/behav/lowrisc-chip.vcd</code>.
If no VCD is needed, remove related lines in
<code>$TOP/fpga/board/$FPGA_BOARD/script/simulate.tcl</code>. When VCD is enabled, be
careful with disk space as the VCD file can grow very large.</p>

<h3 id="simulate-other-programs:c057090508fd11d2cb578566d1670105">Simulate other programs</h3>

<p>The program to be executed in simulation is stored in the on-chip boot BRAM (<code>src/boot.mem</code>). To load simulation with an arbitrary program, it is needed to compile the program and replace the BRAM image. <code>elf2hex</code> should be used to translate an executable into a memory image. See <a href="../vsim#elf2hex">[RTL simulation]</a> for more information.</p>

<h3 id="enable-the-full-ddr-simulation-model:c057090508fd11d2cb578566d1670105">Enable the full DDR simulation model</h3>

<p>It is possible to simulate the actual behaviour of the DDR interface but it is extremely slow.</p>

<p>To enable the full DDR simulation model, revise <code>script/make_project.tcl</code>,
changing</p>

<pre><code>#set_property verilog_define [list FPGA FPGA_FULL KC705] $obj
set_property verilog_define [list FPGA] $obj
</code></pre>

<p>into</p>

<pre><code>set_property verilog_define [list FPGA FPGA_FULL KC705] $obj
#set_property verilog_define [list FPGA] $obj
</code></pre>

<p>which effectively defines the <code>FPGA_FULL</code> and <code>KC705</code> macros for FPGA simulation. For NEXYS4-DDR, replace macro <code>KC705</code> with <code>NEXYS4</code>.</p>

<p>Please rebuild the whole FPGA project to update the change:</p>

<pre><code>make cleanall
make project
</code></pre>

<p>Unless the DDR interface is the debugging target, it is strongly suggested NOT
to enable this option.</p>

                    </section>
                </article>

        </div>
      </section>
    </div>
    
    <div class="row li-pagination article">
      <div class="eight columns">
        <div class="li-pagination-previous">
          &nbsp;
          
          Previous<br />
          &nbsp;
          <a href="https://www.lowrisc.org/docs/untether-v0.2/fpga-demo/"> FPGA Demo</a>
          
        </div>
      </div>
      <div class="eight columns">
        <div class="li-pagination-next">
          &nbsp;
          
        </div>
      </div>
    </div>
    


                

            <div id="disqus_thread"></div>
            <script type="text/javascript">
                 
                var disqus_shortname = 'lowrisc'; 
                var disqus_identifier = "/" + "docs/untether-v0.2/fpga-sim";
                var disqus_title = "FPGA Simulation";
                var disqus_url = "https://www.lowrisc.org" + "docs/untether-v0.2/fpga-sim";

                 
                (function() {
                    var dsq = document.createElement('script'); dsq.type = 'text/javascript'; dsq.async = true;
                    dsq.src = '//' + disqus_shortname + '.disqus.com/embed.js';
                    (document.getElementsByTagName('head')[0] || document.getElementsByTagName('body')[0]).appendChild(dsq);
                })();
            </script>
            <noscript>Please enable JavaScript to view the <a href="http://disqus.com/?ref_noscript" rel="nofollow">comments powered by Disqus.</a></noscript>
            </div>
            

        <footer>

          <section class="outer-container">

            <div>
              <div class="link-container">
              </div>
            </div>

            <p>
              Unless otherwise noted, content on this site is licensed under a <a href="https://creativecommons.org/licenses/by-sa/4.0/">Creative Commons Attribution ShareAlike 4.0 International License</a>
            </p>

          </section>

        </footer>
    </body>
</html>

    </body>
</html>

