{
	"author": [
		"Tohru Adachi",
		"Hitoshi Kitazawa",
		"Mitsuyoshi Nagatani",
		"Tsuneta Sudo"
	],
	"booktitle": "Proceedings of the 19th Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/1982",
	"dblpkey": "conf/dac/AdachiKNS82",
	"doi": "10.1145/800263.809291",
	"ee": "http://doi.acm.org/10.1145/800263.809291",
	"pages": "785-791",
	"publisher": "ACM/IEEE",
	"stemmed": [
		"hierarch",
		"top",
		"down",
		"layout",
		"design",
		"method",
		"for",
		"vlsi",
		"chip"
	],
	"tag": [
		"design",
		"layout",
		"top-down"
	],
	"title": "Hierarchical top-down layout design method for VLSI chip",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 1982
}