
*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1154.633 ; gain = 55.996 ; free physical = 10943 ; free virtual = 29680
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/eric/Documents/Vivado/final/final.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (11#1) [/home/eric/Documents/Vivado/final/final.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 1392.031 ; gain = 293.395 ; free physical = 10913 ; free virtual = 29640
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 1392.031 ; gain = 293.395 ; free physical = 10931 ; free virtual = 29659
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1620.867 ; gain = 0.000 ; free physical = 10637 ; free virtual = 29364
Finished Constraint Validation : Time (s): cpu = 00:01:06 ; elapsed = 00:01:06 . Memory (MB): peak = 1620.867 ; gain = 522.230 ; free physical = 10780 ; free virtual = 29502
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:06 ; elapsed = 00:01:06 . Memory (MB): peak = 1620.867 ; gain = 522.230 ; free physical = 10780 ; free virtual = 29502
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:06 . Memory (MB): peak = 1620.867 ; gain = 522.230 ; free physical = 10782 ; free virtual = 29504
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1620.867 ; gain = 522.230 ; free physical = 10767 ; free virtual = 29488
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1620.867 ; gain = 522.230 ; free physical = 10755 ; free virtual = 29476
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:14 . Memory (MB): peak = 1620.867 ; gain = 522.230 ; free physical = 10630 ; free virtual = 29353
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1620.867 ; gain = 522.230 ; free physical = 10628 ; free virtual = 29351
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1620.867 ; gain = 522.230 ; free physical = 10626 ; free virtual = 29349
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1620.867 ; gain = 522.230 ; free physical = 10625 ; free virtual = 29349
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1620.867 ; gain = 522.230 ; free physical = 10625 ; free virtual = 29349
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1620.867 ; gain = 522.230 ; free physical = 10625 ; free virtual = 29349
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1620.867 ; gain = 522.230 ; free physical = 10625 ; free virtual = 29349
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1620.867 ; gain = 522.230 ; free physical = 10625 ; free virtual = 29350
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1620.867 ; gain = 522.230 ; free physical = 10625 ; free virtual = 29349

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT2       |     4|
|2     |LUT3       |     2|
|3     |LUT4       |    10|
|4     |LUT5       |    33|
|5     |LUT6       |    96|
|6     |MUXF7      |    36|
|7     |MUXF8      |    18|
|8     |RAMB18E1   |     1|
|9     |RAMB18E1_1 |     1|
|10    |RAMB36E1   |     6|
|11    |RAMB36E1_1 |     6|
|12    |RAMB36E1_2 |    35|
|13    |RAMB36E1_3 |     1|
|14    |FDRE       |    14|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1620.867 ; gain = 522.230 ; free physical = 10625 ; free virtual = 29349
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 1620.867 ; gain = 534.816 ; free physical = 10650 ; free virtual = 29377
