

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config5_s'
================================================================
* Date:           Wed Aug 14 12:14:39 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.906 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      107|      107|  0.535 us|  0.535 us|  107|  107|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      105|      105|         3|          1|          1|   104|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1177|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|      512|      256|     -|
|Multiplexer          |        -|      -|        -|      108|     -|
|Register             |        -|      -|      421|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      933|     1541|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                                Memory                               |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_7_U  |pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config5_s_void_pdEe  |        0|  64|  32|    0|    13|   10|     1|          130|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_6_U  |pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config5_s_void_pdEe  |        0|  64|  32|    0|    13|   10|     1|          130|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_5_U  |pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config5_s_void_pdEe  |        0|  64|  32|    0|    13|   10|     1|          130|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_4_U  |pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config5_s_void_pdEe  |        0|  64|  32|    0|    13|   10|     1|          130|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_3_U  |pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config5_s_void_pdEe  |        0|  64|  32|    0|    13|   10|     1|          130|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_2_U  |pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config5_s_void_pdEe  |        0|  64|  32|    0|    13|   10|     1|          130|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_1_U  |pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config5_s_void_pdEe  |        0|  64|  32|    0|    13|   10|     1|          130|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_8u_0_line_buffer_U    |pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config5_s_void_pdEe  |        0|  64|  32|    0|    13|   10|     1|          130|
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                                                |                                                                                  |        0| 512| 256|    0|   104|   80|     8|         1040|
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln109_fu_194_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln76_fu_230_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln80_fu_284_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln86_fu_1145_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln91_fu_256_p2                |         +|   0|  0|  39|          32|          32|
    |and_ln55_1_fu_641_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln55_fu_637_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_262                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_264                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_288                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_353                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op181_write_state3   |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_188_p2              |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln55_1_fu_631_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_2_fu_218_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_3_fu_224_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_fu_204_p2               |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln65_10_fu_847_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_11_fu_867_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_12_fu_887_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_13_fu_907_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_14_fu_927_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_15_fu_947_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_16_fu_967_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_17_fu_987_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_18_fu_1007_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_19_fu_1027_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_1_fu_667_p2             |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_20_fu_1047_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_21_fu_1067_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_22_fu_1087_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_23_fu_1107_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_2_fu_687_p2             |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_3_fu_707_p2             |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_4_fu_727_p2             |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_5_fu_747_p2             |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_6_fu_767_p2             |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_7_fu_787_p2             |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_8_fu_807_p2             |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_9_fu_827_p2             |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_fu_647_p2               |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln76_fu_236_p2               |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln80_fu_290_p2               |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln86_fu_1131_p2              |      icmp|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |select_ln65_10_fu_859_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_11_fu_879_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_12_fu_899_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_13_fu_919_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_14_fu_939_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_15_fu_959_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_16_fu_979_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_17_fu_999_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_18_fu_1019_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_19_fu_1039_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_1_fu_679_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln65_20_fu_1059_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_21_fu_1079_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_22_fu_1099_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_23_fu_1119_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_2_fu_699_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln65_3_fu_719_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln65_4_fu_739_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln65_5_fu_759_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln65_6_fu_779_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln65_7_fu_799_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln65_8_fu_819_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln65_9_fu_839_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln65_fu_659_p3             |    select|   0|  0|  10|           1|          10|
    |select_ln86_fu_1137_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln91_fu_248_p3             |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_10_fu_853_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_11_fu_873_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_12_fu_893_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_13_fu_913_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_14_fu_933_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_15_fu_953_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_16_fu_973_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_17_fu_993_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_18_fu_1013_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_19_fu_1033_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_1_fu_673_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_20_fu_1053_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_21_fu_1073_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_22_fu_1093_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_23_fu_1113_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_2_fu_693_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_3_fu_713_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_4_fu_733_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_5_fu_753_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_6_fu_773_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_7_fu_793_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_8_fu_813_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_9_fu_833_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_fu_653_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1177|         666|         629|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_173_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_storemerge_reg_169  |   9|          2|   32|         64|
    |ap_sig_allocacmp_indvar_flatten_load     |   9|          2|    7|         14|
    |indvar_flatten_fu_152                    |   9|          2|    7|         14|
    |layer4_out_blk_n                         |   9|          2|    1|          2|
    |layer5_out_blk_n                         |   9|          2|    1|          2|
    |pX                                       |   9|          2|   32|         64|
    |pY                                       |   9|          2|   32|         64|
    |real_start                               |   9|          2|    1|          2|
    |sX                                       |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 108|         24|  179|        358|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln55_1_reg_1222                                                                   |   1|   0|    1|          0|
    |ap_CS_fsm                                                                             |   1|   0|    1|          0|
    |ap_done_reg                                                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_169                                               |  32|   0|   32|          0|
    |icmp_ln109_reg_1196                                                                   |   1|   0|    1|          0|
    |icmp_ln55_2_reg_1204                                                                  |   1|   0|    1|          0|
    |icmp_ln55_3_reg_1209                                                                  |   1|   0|    1|          0|
    |icmp_ln55_reg_1200                                                                    |   1|   0|    1|          0|
    |icmp_ln55_reg_1200_pp0_iter1_reg                                                      |   1|   0|    1|          0|
    |icmp_ln76_reg_1214                                                                    |   1|   0|    1|          0|
    |icmp_ln80_reg_1218                                                                    |   1|   0|    1|          0|
    |indvar_flatten_fu_152                                                                 |   7|   0|    7|          0|
    |pX                                                                                    |  32|   0|   32|          0|
    |pY                                                                                    |  32|   0|   32|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a     |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_1   |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_10  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_11  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_12  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_13  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_2   |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_3   |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_4   |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_5   |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_6   |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_7   |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_8   |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_9   |  10|   0|   10|          0|
    |sX                                                                                    |  32|   0|   32|          0|
    |sY                                                                                    |  32|   0|   32|          0|
    |select_ln65_11_reg_1241                                                               |  10|   0|   10|          0|
    |select_ln65_14_reg_1246                                                               |  10|   0|   10|          0|
    |select_ln65_17_reg_1251                                                               |  10|   0|   10|          0|
    |select_ln65_20_reg_1256                                                               |  10|   0|   10|          0|
    |select_ln65_23_reg_1261                                                               |  10|   0|   10|          0|
    |select_ln65_2_reg_1226                                                                |  10|   0|   10|          0|
    |select_ln65_5_reg_1231                                                                |  10|   0|   10|          0|
    |select_ln65_8_reg_1236                                                                |  10|   0|   10|          0|
    |start_once_reg                                                                        |   1|   0|    1|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel             |  10|   0|   10|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1           |  10|   0|   10|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 | 421|   0|  421|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>|  return value|
|layer4_out_dout            |   in|   80|     ap_fifo|                                                                layer4_out|       pointer|
|layer4_out_num_data_valid  |   in|    8|     ap_fifo|                                                                layer4_out|       pointer|
|layer4_out_fifo_cap        |   in|    8|     ap_fifo|                                                                layer4_out|       pointer|
|layer4_out_empty_n         |   in|    1|     ap_fifo|                                                                layer4_out|       pointer|
|layer4_out_read            |  out|    1|     ap_fifo|                                                                layer4_out|       pointer|
|layer5_out_din             |  out|  128|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_num_data_valid  |   in|    6|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_fifo_cap        |   in|    6|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_full_n          |   in|    1|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_write           |  out|    1|     ap_fifo|                                                                layer5_out|       pointer|
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

