

================================================================
== Vitis HLS Report for 'Conv_Pipeline_Input_Channel'
================================================================
* Date:           Thu Apr 20 21:07:57 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        conv_core
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        2|   327691|  20.000 ns|  3.277 ms|    2|  327691|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- Input_Channel  |        0|   327689|        20|          5|          1|  0 ~ 65535|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    322|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     143|    321|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    162|    -|
|Register         |        -|    -|     542|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     685|    837|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U2  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  321|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|   3|  143|  321|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1540_fu_240_p2       |         +|   0|  0|  39|          32|          32|
    |add_ln587_1_fu_263_p2      |         +|   0|  0|  55|          48|          48|
    |add_ln587_fu_245_p2        |         +|   0|  0|  39|          32|          32|
    |add_ln64_1_fu_280_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln64_fu_225_p2         |         +|   0|  0|  70|          63|          63|
    |cin_fu_212_p2              |         +|   0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_00001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln1073_fu_207_p2      |      icmp|   0|  0|  13|          16|          16|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 322|         277|         263|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  31|          6|    1|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_sum_load_1       |   9|          2|   32|         64|
    |gmem_blk_n_AR                     |   9|          2|    1|          2|
    |gmem_blk_n_R                      |   9|          2|    1|          2|
    |lhs_V_fu_92                       |   9|          2|   16|         32|
    |m_axi_gmem_ARADDR                 |  14|          3|   64|        192|
    |ret_V_fu_84                       |   9|          2|   32|         64|
    |sum_fu_88                         |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 162|         35|  186|        440|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |CHout_cast6_cast_reg_367          |  16|   0|   32|         16|
    |add_ln587_reg_387                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_403          |  32|   0|   32|          0|
    |gmem_addr_1_reg_392               |  64|   0|   64|          0|
    |gmem_addr_read_reg_398            |  32|   0|   32|          0|
    |gmem_addr_reg_381                 |  64|   0|   64|          0|
    |icmp_ln1073_reg_377               |   1|   0|    1|          0|
    |lhs_V_fu_92                       |  16|   0|   16|          0|
    |ret_V_fu_84                       |  32|   0|   32|          0|
    |sum_2_reg_428                     |  32|   0|   32|          0|
    |sum_fu_88                         |  32|   0|   32|          0|
    |tp_reg_418                        |  32|   0|   32|          0|
    |trunc_ln57_cast_cast_reg_372      |  63|   0|   63|          0|
    |zext_ln1073_1_cast_reg_362        |  16|   0|   32|         16|
    |icmp_ln1073_reg_377               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 542|  32|  511|         32|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+---------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Conv_Pipeline_Input_Channel|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Conv_Pipeline_Input_Channel|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Conv_Pipeline_Input_Channel|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Conv_Pipeline_Input_Channel|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Conv_Pipeline_Input_Channel|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Conv_Pipeline_Input_Channel|  return value|
|grp_fu_402_p_din0    |  out|   32|  ap_ctrl_hs|  Conv_Pipeline_Input_Channel|  return value|
|grp_fu_402_p_din1    |  out|   32|  ap_ctrl_hs|  Conv_Pipeline_Input_Channel|  return value|
|grp_fu_402_p_opcode  |  out|    2|  ap_ctrl_hs|  Conv_Pipeline_Input_Channel|  return value|
|grp_fu_402_p_dout0   |   in|   32|  ap_ctrl_hs|  Conv_Pipeline_Input_Channel|  return value|
|grp_fu_402_p_ce      |  out|    1|  ap_ctrl_hs|  Conv_Pipeline_Input_Channel|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                         gmem|       pointer|
|sum_1                |   in|   32|     ap_none|                        sum_1|        scalar|
|CHin                 |   in|   16|     ap_none|                         CHin|        scalar|
|trunc_ln57_cast      |   in|   62|     ap_none|              trunc_ln57_cast|        scalar|
|CHout_cast6          |   in|   16|     ap_none|                  CHout_cast6|        scalar|
|zext_ln1073_1        |   in|   16|     ap_none|                zext_ln1073_1|        scalar|
|tmp13                |   in|   48|     ap_none|                        tmp13|        scalar|
|W                    |   in|   64|     ap_none|                            W|        scalar|
|sum_2_out            |  out|   32|      ap_vld|                    sum_2_out|       pointer|
|sum_2_out_ap_vld     |  out|    1|      ap_vld|                    sum_2_out|       pointer|
+---------------------+-----+-----+------------+-----------------------------+--------------+

