#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000475fcc0 .scope module, "dut" "dut" 2 23;
 .timescale 0 0;
v00000000047b4ba0_0 .var "clock", 0 0;
v00000000047b4240_0 .net "out", 0 0, v00000000047627d0_0;  1 drivers
v00000000047b4b00_0 .var "reset", 0 0;
v00000000047b4920_0 .var "x", 0 0;
v00000000047b4560_0 .net "x_reg", 0 0, v0000000004762bd0_0;  1 drivers
v00000000047b4c40_0 .var "y", 0 0;
v00000000047b4420_0 .net "y_reg", 0 0, v00000000047b41a0_0;  1 drivers
v00000000047b50a0_0 .net "z", 0 0, L_0000000004762e90;  1 drivers
S_0000000004760170 .scope module, "gate" "and_assign" 2 43, 2 1 0, S_000000000475fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x"
    .port_info 1 /INPUT 1 "y"
    .port_info 2 /OUTPUT 1 "z"
L_0000000004762e90 .functor AND 1, v0000000004762bd0_0, v00000000047b41a0_0, C4<1>, C4<1>;
v0000000004722770_0 .net "x", 0 0, v0000000004762bd0_0;  alias, 1 drivers
v0000000004722810_0 .net "y", 0 0, v00000000047b41a0_0;  alias, 1 drivers
v00000000047228b0_0 .net "z", 0 0, L_0000000004762e90;  alias, 1 drivers
S_0000000004722950 .scope module, "reg_gate" "reg_and" 2 44, 2 7 0, S_000000000475fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "in"
    .port_info 3 /OUTPUT 1 "out"
v0000000004722ad0_0 .net "clock", 0 0, v00000000047b4ba0_0;  1 drivers
v0000000004762730_0 .net "in", 0 0, L_0000000004762e90;  alias, 1 drivers
v00000000047627d0_0 .var "out", 0 0;
v0000000004762870_0 .net "reset", 0 0, v00000000047b4b00_0;  1 drivers
E_0000000004723260 .event posedge, v0000000004722ad0_0;
S_0000000004762910 .scope module, "reg_gate_in_x" "reg_and" 2 45, 2 7 0, S_000000000475fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "in"
    .port_info 3 /OUTPUT 1 "out"
v0000000004762a90_0 .net "clock", 0 0, v00000000047b4ba0_0;  alias, 1 drivers
v0000000004762b30_0 .net "in", 0 0, v00000000047b4920_0;  1 drivers
v0000000004762bd0_0 .var "out", 0 0;
v0000000004762c70_0 .net "reset", 0 0, v00000000047b4b00_0;  alias, 1 drivers
S_0000000004762d10 .scope module, "reg_gate_in_y" "reg_and" 2 46, 2 7 0, S_000000000475fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "in"
    .port_info 3 /OUTPUT 1 "out"
v00000000047b4010_0 .net "clock", 0 0, v00000000047b4ba0_0;  alias, 1 drivers
v00000000047b40b0_0 .net "in", 0 0, v00000000047b4c40_0;  1 drivers
v00000000047b41a0_0 .var "out", 0 0;
v00000000047b4880_0 .net "reset", 0 0, v00000000047b4b00_0;  alias, 1 drivers
    .scope S_0000000004722950;
T_0 ;
    %wait E_0000000004723260;
    %load/vec4 v0000000004762870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000047627d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000004762730_0;
    %assign/vec4 v00000000047627d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000004762910;
T_1 ;
    %wait E_0000000004723260;
    %load/vec4 v0000000004762c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004762bd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000004762b30_0;
    %assign/vec4 v0000000004762bd0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000004762d10;
T_2 ;
    %wait E_0000000004723260;
    %load/vec4 v00000000047b4880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000047b41a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000047b40b0_0;
    %assign/vec4 v00000000047b41a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000475fcc0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000047b4ba0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000000000475fcc0;
T_4 ;
    %vpi_call 2 29 "$dumpfile", "reg-and.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000004760170 {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000004722950 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000047b4b00_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000047b4920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000047b4c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000047b4b00_0, 0;
    %vpi_call 2 35 "$display", "Reset complete" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000047b4920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000047b4c40_0, 0, 1;
    %vpi_call 2 36 "$display", "set 1 1" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000047b4920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000047b4c40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000047b4920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000047b4c40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000047b4920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000047b4c40_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000000000475fcc0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v00000000047b4ba0_0;
    %inv;
    %store/vec4 v00000000047b4ba0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000475fcc0;
T_6 ;
    %wait E_0000000004723260;
    %vpi_call 2 53 "$display", "time=%t, reset=%b, x=%b, x_reg=%b, y=%b, y_reg=%b, z=%b, out=%b", $time, v00000000047b4b00_0, v00000000047b4920_0, v00000000047b4560_0, v00000000047b4c40_0, v00000000047b4420_0, v00000000047b50a0_0, v00000000047b4240_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "and.v";
