/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [13:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [18:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_27z;
  wire [8:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [13:0] celloutsig_0_30z;
  wire [11:0] celloutsig_0_31z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [34:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = ~(celloutsig_0_37z[1] & celloutsig_0_23z);
  assign celloutsig_1_16z = !(celloutsig_1_11z ? celloutsig_1_2z[1] : celloutsig_1_10z);
  assign celloutsig_0_16z = !(celloutsig_0_7z ? celloutsig_0_14z[6] : celloutsig_0_12z);
  assign celloutsig_1_10z = ~celloutsig_1_0z[2];
  assign celloutsig_0_7z = ~celloutsig_0_1z[5];
  assign celloutsig_0_17z = ~celloutsig_0_13z;
  assign celloutsig_0_38z = ~((celloutsig_0_36z | celloutsig_0_3z[0]) & (celloutsig_0_31z[5] | celloutsig_0_3z[0]));
  assign celloutsig_1_7z = ~((celloutsig_1_2z[2] | celloutsig_1_4z) & (1'h0 | in_data[98]));
  assign celloutsig_1_11z = ~((celloutsig_1_7z | celloutsig_1_3z[1]) & (celloutsig_1_10z | celloutsig_1_9z));
  assign celloutsig_0_9z = ~((in_data[4] | celloutsig_0_3z[2]) & (celloutsig_0_8z | celloutsig_0_3z[0]));
  assign celloutsig_0_15z = ~((celloutsig_0_12z | celloutsig_0_11z[3]) & (celloutsig_0_6z | celloutsig_0_13z));
  assign celloutsig_1_1z = in_data[145] | ~(in_data[103]);
  assign celloutsig_0_11z = in_data[63:55] / { 1'h1, in_data[56], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_25z = { celloutsig_0_11z[5:3], celloutsig_0_1z } / { 1'h1, in_data[27:18] };
  assign celloutsig_0_0z = in_data[22:19] >= in_data[78:75];
  assign celloutsig_0_12z = { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_10z } > { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_8z = { in_data[12:9], celloutsig_0_4z, celloutsig_0_3z } <= celloutsig_0_1z;
  assign celloutsig_0_2z = in_data[57:45] <= in_data[44:32];
  assign celloutsig_1_4z = in_data[190:177] && in_data[137:124];
  assign celloutsig_1_8z = { celloutsig_1_2z[3], celloutsig_1_7z, celloutsig_1_7z } && celloutsig_1_3z[12:10];
  assign celloutsig_1_18z = celloutsig_1_0z[4:2] && { in_data[172:171], celloutsig_1_16z };
  assign celloutsig_0_36z = ! { celloutsig_0_24z[2:1], celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_4z = ! { in_data[33:30], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_5z = { celloutsig_0_1z[4], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z } < { celloutsig_0_3z[2:1], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_9z = celloutsig_1_7z & ~(celloutsig_1_8z);
  assign celloutsig_0_20z = celloutsig_0_12z & ~(celloutsig_0_12z);
  assign celloutsig_0_3z = celloutsig_0_1z[5:3] % { 1'h1, in_data[84:83] };
  assign celloutsig_0_37z = { celloutsig_0_30z[2:0], celloutsig_0_19z } % { 1'h1, celloutsig_0_27z[3:1] };
  assign celloutsig_0_21z = { in_data[82:78], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_3z } % { 1'h1, celloutsig_0_14z[12:0], celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_19z };
  assign celloutsig_0_23z = { celloutsig_0_14z[5:2], celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_18z } != { celloutsig_0_11z[7:0], celloutsig_0_6z };
  assign celloutsig_0_6z = in_data[93:88] !== celloutsig_0_1z[6:1];
  assign celloutsig_0_30z = { celloutsig_0_1z[4:0], celloutsig_0_29z } | celloutsig_0_21z[18:5];
  assign celloutsig_0_10z = & { celloutsig_0_6z, in_data[59:53] };
  assign celloutsig_0_18z = | { celloutsig_0_14z[12:7], celloutsig_0_4z };
  assign celloutsig_0_19z = ~^ { celloutsig_0_14z[2:0], celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_5z };
  assign celloutsig_0_24z = celloutsig_0_14z[7:3] >> { celloutsig_0_1z[4], celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_22z = celloutsig_0_3z - { celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[151:147] ~^ in_data[132:128];
  assign celloutsig_0_1z = { in_data[63:57], celloutsig_0_0z } ~^ in_data[39:32];
  assign celloutsig_0_27z = { celloutsig_0_25z[2:0], celloutsig_0_2z, celloutsig_0_12z } ~^ celloutsig_0_24z;
  assign celloutsig_0_29z = { in_data[57:56], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_27z } ~^ { celloutsig_0_14z[2], celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_31z = { celloutsig_0_30z[10:5], celloutsig_0_24z, celloutsig_0_2z } ^ { celloutsig_0_3z[1:0], celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_23z };
  assign celloutsig_0_13z = ~((celloutsig_0_10z & celloutsig_0_7z) | celloutsig_0_7z);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_14z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_14z = in_data[52:39];
  assign celloutsig_1_2z[3:1] = celloutsig_1_0z[3:1] ^ { celloutsig_1_0z[4:3], celloutsig_1_1z };
  assign { celloutsig_1_3z[18], celloutsig_1_3z[32], celloutsig_1_3z[17], celloutsig_1_3z[31], celloutsig_1_3z[16], celloutsig_1_3z[30], celloutsig_1_3z[14], celloutsig_1_3z[34], celloutsig_1_3z[28], celloutsig_1_3z[23], celloutsig_1_3z[3], celloutsig_1_3z[8], celloutsig_1_3z[13], celloutsig_1_3z[33], celloutsig_1_3z[27], celloutsig_1_3z[22], celloutsig_1_3z[7], celloutsig_1_3z[2], celloutsig_1_3z[12], celloutsig_1_3z[26], celloutsig_1_3z[21], celloutsig_1_3z[6], celloutsig_1_3z[1], celloutsig_1_3z[11], celloutsig_1_3z[25], celloutsig_1_3z[20], celloutsig_1_3z[5], celloutsig_1_3z[10], celloutsig_1_3z[24], celloutsig_1_3z[19] } = { celloutsig_1_2z[3], celloutsig_1_2z[3:2], celloutsig_1_2z[2:1], celloutsig_1_2z[1], celloutsig_1_0z[4], celloutsig_1_0z[4], celloutsig_1_0z[4], celloutsig_1_0z[4:3], celloutsig_1_0z[3], celloutsig_1_0z[3], celloutsig_1_0z[3], celloutsig_1_0z[3], celloutsig_1_0z[3:2], celloutsig_1_0z[2], celloutsig_1_0z[2], celloutsig_1_0z[2], celloutsig_1_0z[2:1], celloutsig_1_0z[1], celloutsig_1_0z[1], celloutsig_1_0z[1], celloutsig_1_0z[1:0], celloutsig_1_0z[0], celloutsig_1_0z[0], celloutsig_1_0z[0] } ^ { celloutsig_1_0z[4], in_data[160], celloutsig_1_0z[3], in_data[159], celloutsig_1_0z[2], in_data[158], celloutsig_1_0z[0], in_data[162], in_data[156], in_data[151], celloutsig_1_2z[3], celloutsig_1_1z, celloutsig_1_0z[4], in_data[161], in_data[155], in_data[150], celloutsig_1_2z[3:2], celloutsig_1_0z[3], in_data[154], in_data[149], celloutsig_1_2z[2:1], celloutsig_1_0z[2], in_data[153], in_data[148], celloutsig_1_2z[1], celloutsig_1_0z[1], in_data[152], in_data[147] };
  assign celloutsig_1_2z[0] = 1'h0;
  assign { celloutsig_1_3z[29], celloutsig_1_3z[15], celloutsig_1_3z[9], celloutsig_1_3z[4], celloutsig_1_3z[0] } = { in_data[157], celloutsig_1_0z[1], celloutsig_1_3z[14], celloutsig_1_0z[4], celloutsig_1_0z[0] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, 1'h0, celloutsig_0_38z, celloutsig_0_39z };
endmodule
