<profile>

<section name = "Vivado HLS Report for 'compute_engine_32'" level="0">
<item name = "Date">Thu Sep  3 21:49:21 2020
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">FracNetHLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.844 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 10.000 ns, 10.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 163, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 24, 1, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, 2, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="lut16_V_U">compute_engine_32bkb, 0, 24, 1, 0, 16, 3, 1, 48</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add0_V_fu_293_p2">+, 0, 0, 12, 4, 4</column>
<column name="add1_V_fu_307_p2">+, 0, 0, 12, 4, 4</column>
<column name="add2_V_fu_321_p2">+, 0, 0, 12, 4, 4</column>
<column name="add3_V_fu_335_p2">+, 0, 0, 12, 4, 4</column>
<column name="ap_return">+, 0, 0, 15, 6, 6</column>
<column name="ret_V_5_fu_349_p2">+, 0, 0, 15, 5, 5</column>
<column name="ret_V_6_fu_363_p2">+, 0, 0, 15, 5, 5</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_subdone">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="r_V_fu_165_p2">xor, 0, 0, 32, 32, 32</column>
<column name="xor_ln769_fu_159_p2">xor, 0, 0, 32, 32, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_engine_32, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_engine_32, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_engine_32, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_engine_32, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_engine_32, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_engine_32, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, compute_engine_32, return value</column>
<column name="ap_return">out, 6, ap_ctrl_hs, compute_engine_32, return value</column>
<column name="b_V">in, 32, ap_none, b_V, scalar</column>
<column name="w_V">in, 32, ap_none, w_V, scalar</column>
</table>
</item>
</section>
</profile>
