// Seed: 3280404173
module module_0 (
    output wand id_0,
    input  tri1 id_1,
    input  tri1 id_2
);
  logic id_4;
  ;
  logic id_5;
  wire  id_6;
  assign id_0 = id_6;
  assign module_1.id_0 = 0;
  assign id_6 = id_4;
endmodule
module module_1 #(
    parameter id_6 = 32'd88,
    parameter id_7 = 32'd3
) (
    output tri0 id_0,
    input tri0 id_1,
    input uwire id_2,
    output wire id_3,
    input wire id_4,
    input uwire id_5,
    input supply0 _id_6,
    input tri _id_7
);
  wire id_9;
  wire [-1 : 1] id_10, id_11;
  parameter id_12 = -1 - 1 <-> -1;
  logic id_13;
  ;
  time [id_7 : 1] id_14 = -1'b0;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_5
  );
  integer id_15[-1 : id_6];
  assign id_0  = 1;
  assign id_14 = id_1;
  always $signed(17);
  ;
  logic [7:0][1][1] id_16;
  ;
endmodule
