FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * altera-lpt.c
 *
 * altera FPGA driver
 *
 * Copyright (C) Altera Corporation 1998-2001
 * Copyright (C) 2010 NetUP Inc.
 * Copyright (C) 2010 Abylay Ospan <aospan@netup.ru>
 */

/* bench 1047.1.0 9301d636f277 */
/* bench 1047.1.1 09166640fccf */

static int lpt_hardware_initialized;

static void byteblaster_write(int port, int data)
{
	outb((u8)data, (u16)(port + 0x378));
};

static int byteblaster_read(int port)
{
	int data = 0;
	data = inb((u16)(port + 0x378));
	return data & 0xff;
};

int netup_jtag_io_lpt(void *device, int tms, int tdi, int read_tdo)
{
	int data = 0;
	int tdo = 0;
	int initial_lpt_ctrl = 0;

	if (!lpt_hardware_initialized) {
		initial_lpt_ctrl = byteblaster_read(2);
/* bench 3337.4.0 0e27d4623c2c */
/* bench 3337.4.1 92f1530ffa3d */
/* bench 3337.4.2 702c7c2fe6d3 */
/* bench 3337.4.3 e87ebe8f0e96 */
/* bench 3337.4.4 7e1d363cdd7e */
/* bench 3337.4.5 46919ce9dc6e */
/* bench 3337.4.6 565aa49f3fb1 */
/* bench 3337.4.7 65dc7899b13e */
/* bench 3337.4.8 1ddb76ed1f5e */
/* bench 3337.4.9 e0e16eaaa169 */
		byteblaster_write(2, (initial_lpt_ctrl | 0x02) & 0xdf);
		lpt_hardware_initialized = 1;
	}

	data = ((tdi ? 0x40 : 0) | (tms ? 0x02 : 0));

	byteblaster_write(0, data);

	if (read_tdo) {
		tdo = byteblaster_read(1);
		tdo = ((tdo & 0x80) ? 0 : 1);
	}

	byteblaster_write(0, data | 0x01);

	byteblaster_write(0, data);

	return tdo;
}
