# Synopsys Constraint Checker, version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sun Jun 17 14:41:38 2018


##### DESIGN INFO #######################################################

Top View:                "upduino_top"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                 Ending                                   |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                   upduino_top|clk_gen_derived_clock[1]     |     20.830           |     No paths         |     No paths         |     No paths                         
upduino_top|int_osc_inferred_clock       upduino_top|int_osc_inferred_clock       |     20.830           |     20.830           |     No paths         |     No paths                         
upduino_top|int_osc_inferred_clock       upduino_top|clk_o0_derived_clock         |     20.830           |     No paths         |     No paths         |     No paths                         
upduino_top|int_osc_inferred_clock       upduino_top|clk_gen_derived_clock[1]     |     20.830           |     No paths         |     No paths         |     No paths                         
upduino_top|clk_o0_derived_clock         upduino_top|clk_o0_derived_clock         |     20.830           |     No paths         |     No paths         |     No paths                         
upduino_top|clk_gen_derived_clock[1]     System                                   |     20.830           |     No paths         |     No paths         |     No paths                         
upduino_top|clk_gen_derived_clock[1]     upduino_top|int_osc_inferred_clock       |     20.830           |     No paths         |     No paths         |     No paths                         
upduino_top|clk_gen_derived_clock[1]     upduino_top|clk_o0_derived_clock         |     20.830           |     No paths         |     No paths         |     No paths                         
upduino_top|clk_gen_derived_clock[1]     upduino_top|clk_gen_derived_clock[1]     |     20.830           |     No paths         |     No paths         |     No paths                         
=============================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:D0_N
p:D0_P
p:DCK_N
p:DCK_P
p:LP0[0]
p:LP0[1]
p:LPCLK[0]
p:LPCLK[1]
p:b_sync
p:b_sync_o
p:osc_clk
p:uart_rx
p:uart_tx


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
