# myvlsiprojects

Design of MIPS32 pipelined Microprocessor using Verilog.It have 5 pipline stages, which increases the speed of processor nearly 5 times.

# Addition of 3 numbers program:
This program is implemented by using ADDI instruction
![a2](https://user-images.githubusercontent.com/114133847/201174738-1ad54600-2e34-4c7f-aacd-a5d486f5100b.png)

# Factorial of a number:
Number=6 ;
output=720 ;
hexadecimal form of 720 is 32'h 2d0
![a1](https://user-images.githubusercontent.com/114133847/201174705-2f20a773-dec9-4a11-8e68-b8eda1017c34.png)

