load ../lang_verilog.so 
     ^ ? "../lang_verilog.so": already loaded, replacing
#           v(a)       v(b)       iter(0)   
 0.         0.         1.         3.        
#Time       v(a)       v(b)       iter(0)   
 0.         0.         1.         2.        
 0.01       0.062791   1.0314     3.        
 0.2575     0.99889    1.7236     3.        
 0.505     -0.031411   1.9999     3.        
 0.7525    -0.99988    1.7015     3.        
 1.         14.f       1.         3.        
#Time       v(a)       v(b)       iter(0)   
 1.         14.f       1.         2.        
 1.1        0.58779    0.69098    6.        
 1.2        0.95106    0.41221    3.        
 1.3        0.95106    0.19098    3.        
 1.4        0.58779    0.048943   3.        
 1.5       -13.f       0.         3.        
 1.6       -0.58779    0.048943   3.        
 1.7       -0.95106    0.19098    3.        
 1.8       -0.95106    0.41221    3.        
 1.9       -0.58779    0.69098    3.        
 2.         27.f       1.         3.        
Gnucap   System status
iterations: op=0, dc=3, tran=35, fourier=0, total=73
transient timesteps: accepted=18, rejected=0, total=18
nodes: user=2, subckt=0, model=0, total=2
dctran density=50.0%, ac density=50.0%
