{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 10 19:23:40 2022 " "Info: Processing started: Thu Mar 10 19:23:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off register-16 -c register-16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register-16 -c register-16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "register-16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/MyTest/register-16/register-16.bdf" { { 24 88 256 40 "CP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CP " "Info: No valid register-to-register data paths exist for clock \"CP\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-4:inst3\|inst D3 CP 5.385 ns register " "Info: tsu for register \"register-4:inst3\|inst\" (data pin = \"D3\", clock pin = \"CP\") is 5.385 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.300 ns + Longest pin register " "Info: + Longest pin to register delay is 8.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns D3 1 PIN PIN_82 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 1; PIN Node = 'D3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } } { "register-16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/MyTest/register-16/register-16.bdf" { { 584 96 264 600 "D3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.866 ns) + CELL(0.460 ns) 8.300 ns register-4:inst3\|inst 2 REG LCFF_X3_Y3_N25 1 " "Info: 2: + IC(6.866 ns) + CELL(0.460 ns) = 8.300 ns; Loc. = LCFF_X3_Y3_N25; Fanout = 1; REG Node = 'register-4:inst3\|inst'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.326 ns" { D3 register-4:inst3|inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/MyTest/register-16/register-4.bdf" { { 136 496 560 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.434 ns ( 17.28 % ) " "Info: Total cell delay = 1.434 ns ( 17.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.866 ns ( 82.72 % ) " "Info: Total interconnect delay = 6.866 ns ( 82.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.300 ns" { D3 register-4:inst3|inst } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.300 ns" { D3 {} D3~combout {} register-4:inst3|inst {} } { 0.000ns 0.000ns 6.866ns } { 0.000ns 0.974ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/MyTest/register-16/register-4.bdf" { { 136 496 560 216 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.875 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 2.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "register-16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/MyTest/register-16/register-16.bdf" { { 24 88 256 40 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CP~clkctrl 2 COMB CLKCTRL_G6 16 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'CP~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "register-16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/MyTest/register-16/register-16.bdf" { { 24 88 256 40 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 2.875 ns register-4:inst3\|inst 3 REG LCFF_X3_Y3_N25 1 " "Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.875 ns; Loc. = LCFF_X3_Y3_N25; Fanout = 1; REG Node = 'register-4:inst3\|inst'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { CP~clkctrl register-4:inst3|inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/MyTest/register-16/register-4.bdf" { { 136 496 560 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.17 % ) " "Info: Total cell delay = 1.816 ns ( 63.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.059 ns ( 36.83 % ) " "Info: Total interconnect delay = 1.059 ns ( 36.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { CP CP~clkctrl register-4:inst3|inst } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.875 ns" { CP {} CP~combout {} CP~clkctrl {} register-4:inst3|inst {} } { 0.000ns 0.000ns 0.139ns 0.920ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.300 ns" { D3 register-4:inst3|inst } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.300 ns" { D3 {} D3~combout {} register-4:inst3|inst {} } { 0.000ns 0.000ns 6.866ns } { 0.000ns 0.974ns 0.460ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { CP CP~clkctrl register-4:inst3|inst } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.875 ns" { CP {} CP~combout {} CP~clkctrl {} register-4:inst3|inst {} } { 0.000ns 0.000ns 0.139ns 0.920ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP Q10 register-4:inst1\|inst1 10.009 ns register " "Info: tco from clock \"CP\" to destination pin \"Q10\" through register \"register-4:inst1\|inst1\" is 10.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.894 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 2.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "register-16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/MyTest/register-16/register-16.bdf" { { 24 88 256 40 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CP~clkctrl 2 COMB CLKCTRL_G6 16 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'CP~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "register-16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/MyTest/register-16/register-16.bdf" { { 24 88 256 40 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.666 ns) 2.894 ns register-4:inst1\|inst1 3 REG LCFF_X16_Y1_N17 1 " "Info: 3: + IC(0.939 ns) + CELL(0.666 ns) = 2.894 ns; Loc. = LCFF_X16_Y1_N17; Fanout = 1; REG Node = 'register-4:inst1\|inst1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { CP~clkctrl register-4:inst1|inst1 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/MyTest/register-16/register-4.bdf" { { 272 496 560 352 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 62.75 % ) " "Info: Total cell delay = 1.816 ns ( 62.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.078 ns ( 37.25 % ) " "Info: Total interconnect delay = 1.078 ns ( 37.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CP CP~clkctrl register-4:inst1|inst1 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.894 ns" { CP {} CP~combout {} CP~clkctrl {} register-4:inst1|inst1 {} } { 0.000ns 0.000ns 0.139ns 0.939ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/MyTest/register-16/register-4.bdf" { { 272 496 560 352 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.811 ns + Longest register pin " "Info: + Longest register to pin delay is 6.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-4:inst1\|inst1 1 REG LCFF_X16_Y1_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y1_N17; Fanout = 1; REG Node = 'register-4:inst1\|inst1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-4:inst1|inst1 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/MyTest/register-16/register-4.bdf" { { 272 496 560 352 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.715 ns) + CELL(3.096 ns) 6.811 ns Q10 2 PIN PIN_134 0 " "Info: 2: + IC(3.715 ns) + CELL(3.096 ns) = 6.811 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'Q10'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.811 ns" { register-4:inst1|inst1 Q10 } "NODE_NAME" } } { "register-16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/MyTest/register-16/register-16.bdf" { { 240 592 768 256 "Q10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 45.46 % ) " "Info: Total cell delay = 3.096 ns ( 45.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.715 ns ( 54.54 % ) " "Info: Total interconnect delay = 3.715 ns ( 54.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.811 ns" { register-4:inst1|inst1 Q10 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.811 ns" { register-4:inst1|inst1 {} Q10 {} } { 0.000ns 3.715ns } { 0.000ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CP CP~clkctrl register-4:inst1|inst1 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.894 ns" { CP {} CP~combout {} CP~clkctrl {} register-4:inst1|inst1 {} } { 0.000ns 0.000ns 0.139ns 0.939ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.811 ns" { register-4:inst1|inst1 Q10 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.811 ns" { register-4:inst1|inst1 {} Q10 {} } { 0.000ns 3.715ns } { 0.000ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register-4:inst\|inst2 D13 CP -3.783 ns register " "Info: th for register \"register-4:inst\|inst2\" (data pin = \"D13\", clock pin = \"CP\") is -3.783 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.895 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 2.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "register-16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/MyTest/register-16/register-16.bdf" { { 24 88 256 40 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CP~clkctrl 2 COMB CLKCTRL_G6 16 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'CP~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "register-16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/MyTest/register-16/register-16.bdf" { { 24 88 256 40 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.666 ns) 2.895 ns register-4:inst\|inst2 3 REG LCFF_X17_Y1_N1 1 " "Info: 3: + IC(0.940 ns) + CELL(0.666 ns) = 2.895 ns; Loc. = LCFF_X17_Y1_N1; Fanout = 1; REG Node = 'register-4:inst\|inst2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { CP~clkctrl register-4:inst|inst2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/MyTest/register-16/register-4.bdf" { { 400 496 560 480 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 62.73 % ) " "Info: Total cell delay = 1.816 ns ( 62.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.079 ns ( 37.27 % ) " "Info: Total interconnect delay = 1.079 ns ( 37.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { CP CP~clkctrl register-4:inst|inst2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { CP {} CP~combout {} CP~clkctrl {} register-4:inst|inst2 {} } { 0.000ns 0.000ns 0.139ns 0.940ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/MyTest/register-16/register-4.bdf" { { 400 496 560 480 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.984 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns D13 1 PIN PIN_74 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_74; Fanout = 1; PIN Node = 'D13'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D13 } "NODE_NAME" } } { "register-16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/MyTest/register-16/register-16.bdf" { { 104 88 256 120 "D13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.706 ns) + CELL(0.206 ns) 6.876 ns register-4:inst\|inst2~feeder 2 COMB LCCOMB_X17_Y1_N0 1 " "Info: 2: + IC(5.706 ns) + CELL(0.206 ns) = 6.876 ns; Loc. = LCCOMB_X17_Y1_N0; Fanout = 1; COMB Node = 'register-4:inst\|inst2~feeder'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.912 ns" { D13 register-4:inst|inst2~feeder } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/MyTest/register-16/register-4.bdf" { { 400 496 560 480 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.984 ns register-4:inst\|inst2 3 REG LCFF_X17_Y1_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.984 ns; Loc. = LCFF_X17_Y1_N1; Fanout = 1; REG Node = 'register-4:inst\|inst2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-4:inst|inst2~feeder register-4:inst|inst2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/MyTest/register-16/register-4.bdf" { { 400 496 560 480 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.278 ns ( 18.30 % ) " "Info: Total cell delay = 1.278 ns ( 18.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.706 ns ( 81.70 % ) " "Info: Total interconnect delay = 5.706 ns ( 81.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.984 ns" { D13 register-4:inst|inst2~feeder register-4:inst|inst2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.984 ns" { D13 {} D13~combout {} register-4:inst|inst2~feeder {} register-4:inst|inst2 {} } { 0.000ns 0.000ns 5.706ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { CP CP~clkctrl register-4:inst|inst2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { CP {} CP~combout {} CP~clkctrl {} register-4:inst|inst2 {} } { 0.000ns 0.000ns 0.139ns 0.940ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.984 ns" { D13 register-4:inst|inst2~feeder register-4:inst|inst2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.984 ns" { D13 {} D13~combout {} register-4:inst|inst2~feeder {} register-4:inst|inst2 {} } { 0.000ns 0.000ns 5.706ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 10 19:23:40 2022 " "Info: Processing ended: Thu Mar 10 19:23:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
