
mic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c08  080002d0  080002d0  000102d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e8  08009ed8  08009ed8  00019ed8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a1c0  0800a1c0  0001a1c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a1c8  0800a1c8  0001a1c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800a1cc  0800a1cc  0001a1cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000474  24000000  0800a1d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000002b8  24000474  0800a644  00020474  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400072c  0800a644  0002072c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020474  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001f0e8  00000000  00000000  000204a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000033af  00000000  00000000  0003f58a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000d90  00000000  00000000  00042940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000cb0  00000000  00000000  000436d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000332ba  00000000  00000000  00044380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00015671  00000000  00000000  0007763a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00147a51  00000000  00000000  0008ccab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      000000d1  00000000  00000000  001d46fc  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003890  00000000  00000000  001d47d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000474 	.word	0x24000474
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08009ec0 	.word	0x08009ec0

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000478 	.word	0x24000478
 800030c:	08009ec0 	.word	0x08009ec0

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000320:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000324:	f000 b96e 	b.w	8000604 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	4604      	mov	r4, r0
 8000348:	468c      	mov	ip, r1
 800034a:	2b00      	cmp	r3, #0
 800034c:	f040 8083 	bne.w	8000456 <__udivmoddi4+0x116>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d947      	bls.n	80003e6 <__udivmoddi4+0xa6>
 8000356:	fab2 f282 	clz	r2, r2
 800035a:	b142      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035c:	f1c2 0020 	rsb	r0, r2, #32
 8000360:	fa24 f000 	lsr.w	r0, r4, r0
 8000364:	4091      	lsls	r1, r2
 8000366:	4097      	lsls	r7, r2
 8000368:	ea40 0c01 	orr.w	ip, r0, r1
 800036c:	4094      	lsls	r4, r2
 800036e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000372:	0c23      	lsrs	r3, r4, #16
 8000374:	fbbc f6f8 	udiv	r6, ip, r8
 8000378:	fa1f fe87 	uxth.w	lr, r7
 800037c:	fb08 c116 	mls	r1, r8, r6, ip
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f10e 	mul.w	r1, r6, lr
 8000388:	4299      	cmp	r1, r3
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x60>
 800038c:	18fb      	adds	r3, r7, r3
 800038e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000392:	f080 8119 	bcs.w	80005c8 <__udivmoddi4+0x288>
 8000396:	4299      	cmp	r1, r3
 8000398:	f240 8116 	bls.w	80005c8 <__udivmoddi4+0x288>
 800039c:	3e02      	subs	r6, #2
 800039e:	443b      	add	r3, r7
 80003a0:	1a5b      	subs	r3, r3, r1
 80003a2:	b2a4      	uxth	r4, r4
 80003a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003a8:	fb08 3310 	mls	r3, r8, r0, r3
 80003ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003b4:	45a6      	cmp	lr, r4
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x8c>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003be:	f080 8105 	bcs.w	80005cc <__udivmoddi4+0x28c>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8102 	bls.w	80005cc <__udivmoddi4+0x28c>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003d0:	eba4 040e 	sub.w	r4, r4, lr
 80003d4:	2600      	movs	r6, #0
 80003d6:	b11d      	cbz	r5, 80003e0 <__udivmoddi4+0xa0>
 80003d8:	40d4      	lsrs	r4, r2
 80003da:	2300      	movs	r3, #0
 80003dc:	e9c5 4300 	strd	r4, r3, [r5]
 80003e0:	4631      	mov	r1, r6
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	b902      	cbnz	r2, 80003ea <__udivmoddi4+0xaa>
 80003e8:	deff      	udf	#255	; 0xff
 80003ea:	fab2 f282 	clz	r2, r2
 80003ee:	2a00      	cmp	r2, #0
 80003f0:	d150      	bne.n	8000494 <__udivmoddi4+0x154>
 80003f2:	1bcb      	subs	r3, r1, r7
 80003f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f8:	fa1f f887 	uxth.w	r8, r7
 80003fc:	2601      	movs	r6, #1
 80003fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000402:	0c21      	lsrs	r1, r4, #16
 8000404:	fb0e 331c 	mls	r3, lr, ip, r3
 8000408:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800040c:	fb08 f30c 	mul.w	r3, r8, ip
 8000410:	428b      	cmp	r3, r1
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0xe4>
 8000414:	1879      	adds	r1, r7, r1
 8000416:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0xe2>
 800041c:	428b      	cmp	r3, r1
 800041e:	f200 80e9 	bhi.w	80005f4 <__udivmoddi4+0x2b4>
 8000422:	4684      	mov	ip, r0
 8000424:	1ac9      	subs	r1, r1, r3
 8000426:	b2a3      	uxth	r3, r4
 8000428:	fbb1 f0fe 	udiv	r0, r1, lr
 800042c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000430:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000434:	fb08 f800 	mul.w	r8, r8, r0
 8000438:	45a0      	cmp	r8, r4
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x10c>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x10a>
 8000444:	45a0      	cmp	r8, r4
 8000446:	f200 80d9 	bhi.w	80005fc <__udivmoddi4+0x2bc>
 800044a:	4618      	mov	r0, r3
 800044c:	eba4 0408 	sub.w	r4, r4, r8
 8000450:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000454:	e7bf      	b.n	80003d6 <__udivmoddi4+0x96>
 8000456:	428b      	cmp	r3, r1
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x12e>
 800045a:	2d00      	cmp	r5, #0
 800045c:	f000 80b1 	beq.w	80005c2 <__udivmoddi4+0x282>
 8000460:	2600      	movs	r6, #0
 8000462:	e9c5 0100 	strd	r0, r1, [r5]
 8000466:	4630      	mov	r0, r6
 8000468:	4631      	mov	r1, r6
 800046a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046e:	fab3 f683 	clz	r6, r3
 8000472:	2e00      	cmp	r6, #0
 8000474:	d14a      	bne.n	800050c <__udivmoddi4+0x1cc>
 8000476:	428b      	cmp	r3, r1
 8000478:	d302      	bcc.n	8000480 <__udivmoddi4+0x140>
 800047a:	4282      	cmp	r2, r0
 800047c:	f200 80b8 	bhi.w	80005f0 <__udivmoddi4+0x2b0>
 8000480:	1a84      	subs	r4, r0, r2
 8000482:	eb61 0103 	sbc.w	r1, r1, r3
 8000486:	2001      	movs	r0, #1
 8000488:	468c      	mov	ip, r1
 800048a:	2d00      	cmp	r5, #0
 800048c:	d0a8      	beq.n	80003e0 <__udivmoddi4+0xa0>
 800048e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000492:	e7a5      	b.n	80003e0 <__udivmoddi4+0xa0>
 8000494:	f1c2 0320 	rsb	r3, r2, #32
 8000498:	fa20 f603 	lsr.w	r6, r0, r3
 800049c:	4097      	lsls	r7, r2
 800049e:	fa01 f002 	lsl.w	r0, r1, r2
 80004a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a6:	40d9      	lsrs	r1, r3
 80004a8:	4330      	orrs	r0, r6
 80004aa:	0c03      	lsrs	r3, r0, #16
 80004ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80004b0:	fa1f f887 	uxth.w	r8, r7
 80004b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80004b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004bc:	fb06 f108 	mul.w	r1, r6, r8
 80004c0:	4299      	cmp	r1, r3
 80004c2:	fa04 f402 	lsl.w	r4, r4, r2
 80004c6:	d909      	bls.n	80004dc <__udivmoddi4+0x19c>
 80004c8:	18fb      	adds	r3, r7, r3
 80004ca:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 80004ce:	f080 808d 	bcs.w	80005ec <__udivmoddi4+0x2ac>
 80004d2:	4299      	cmp	r1, r3
 80004d4:	f240 808a 	bls.w	80005ec <__udivmoddi4+0x2ac>
 80004d8:	3e02      	subs	r6, #2
 80004da:	443b      	add	r3, r7
 80004dc:	1a5b      	subs	r3, r3, r1
 80004de:	b281      	uxth	r1, r0
 80004e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ec:	fb00 f308 	mul.w	r3, r0, r8
 80004f0:	428b      	cmp	r3, r1
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x1c4>
 80004f4:	1879      	adds	r1, r7, r1
 80004f6:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80004fa:	d273      	bcs.n	80005e4 <__udivmoddi4+0x2a4>
 80004fc:	428b      	cmp	r3, r1
 80004fe:	d971      	bls.n	80005e4 <__udivmoddi4+0x2a4>
 8000500:	3802      	subs	r0, #2
 8000502:	4439      	add	r1, r7
 8000504:	1acb      	subs	r3, r1, r3
 8000506:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800050a:	e778      	b.n	80003fe <__udivmoddi4+0xbe>
 800050c:	f1c6 0c20 	rsb	ip, r6, #32
 8000510:	fa03 f406 	lsl.w	r4, r3, r6
 8000514:	fa22 f30c 	lsr.w	r3, r2, ip
 8000518:	431c      	orrs	r4, r3
 800051a:	fa20 f70c 	lsr.w	r7, r0, ip
 800051e:	fa01 f306 	lsl.w	r3, r1, r6
 8000522:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000526:	fa21 f10c 	lsr.w	r1, r1, ip
 800052a:	431f      	orrs	r7, r3
 800052c:	0c3b      	lsrs	r3, r7, #16
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fa1f f884 	uxth.w	r8, r4
 8000536:	fb0e 1119 	mls	r1, lr, r9, r1
 800053a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800053e:	fb09 fa08 	mul.w	sl, r9, r8
 8000542:	458a      	cmp	sl, r1
 8000544:	fa02 f206 	lsl.w	r2, r2, r6
 8000548:	fa00 f306 	lsl.w	r3, r0, r6
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x220>
 800054e:	1861      	adds	r1, r4, r1
 8000550:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000554:	d248      	bcs.n	80005e8 <__udivmoddi4+0x2a8>
 8000556:	458a      	cmp	sl, r1
 8000558:	d946      	bls.n	80005e8 <__udivmoddi4+0x2a8>
 800055a:	f1a9 0902 	sub.w	r9, r9, #2
 800055e:	4421      	add	r1, r4
 8000560:	eba1 010a 	sub.w	r1, r1, sl
 8000564:	b2bf      	uxth	r7, r7
 8000566:	fbb1 f0fe 	udiv	r0, r1, lr
 800056a:	fb0e 1110 	mls	r1, lr, r0, r1
 800056e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000572:	fb00 f808 	mul.w	r8, r0, r8
 8000576:	45b8      	cmp	r8, r7
 8000578:	d907      	bls.n	800058a <__udivmoddi4+0x24a>
 800057a:	19e7      	adds	r7, r4, r7
 800057c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000580:	d22e      	bcs.n	80005e0 <__udivmoddi4+0x2a0>
 8000582:	45b8      	cmp	r8, r7
 8000584:	d92c      	bls.n	80005e0 <__udivmoddi4+0x2a0>
 8000586:	3802      	subs	r0, #2
 8000588:	4427      	add	r7, r4
 800058a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800058e:	eba7 0708 	sub.w	r7, r7, r8
 8000592:	fba0 8902 	umull	r8, r9, r0, r2
 8000596:	454f      	cmp	r7, r9
 8000598:	46c6      	mov	lr, r8
 800059a:	4649      	mov	r1, r9
 800059c:	d31a      	bcc.n	80005d4 <__udivmoddi4+0x294>
 800059e:	d017      	beq.n	80005d0 <__udivmoddi4+0x290>
 80005a0:	b15d      	cbz	r5, 80005ba <__udivmoddi4+0x27a>
 80005a2:	ebb3 020e 	subs.w	r2, r3, lr
 80005a6:	eb67 0701 	sbc.w	r7, r7, r1
 80005aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80005ae:	40f2      	lsrs	r2, r6
 80005b0:	ea4c 0202 	orr.w	r2, ip, r2
 80005b4:	40f7      	lsrs	r7, r6
 80005b6:	e9c5 2700 	strd	r2, r7, [r5]
 80005ba:	2600      	movs	r6, #0
 80005bc:	4631      	mov	r1, r6
 80005be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005c2:	462e      	mov	r6, r5
 80005c4:	4628      	mov	r0, r5
 80005c6:	e70b      	b.n	80003e0 <__udivmoddi4+0xa0>
 80005c8:	4606      	mov	r6, r0
 80005ca:	e6e9      	b.n	80003a0 <__udivmoddi4+0x60>
 80005cc:	4618      	mov	r0, r3
 80005ce:	e6fd      	b.n	80003cc <__udivmoddi4+0x8c>
 80005d0:	4543      	cmp	r3, r8
 80005d2:	d2e5      	bcs.n	80005a0 <__udivmoddi4+0x260>
 80005d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005d8:	eb69 0104 	sbc.w	r1, r9, r4
 80005dc:	3801      	subs	r0, #1
 80005de:	e7df      	b.n	80005a0 <__udivmoddi4+0x260>
 80005e0:	4608      	mov	r0, r1
 80005e2:	e7d2      	b.n	800058a <__udivmoddi4+0x24a>
 80005e4:	4660      	mov	r0, ip
 80005e6:	e78d      	b.n	8000504 <__udivmoddi4+0x1c4>
 80005e8:	4681      	mov	r9, r0
 80005ea:	e7b9      	b.n	8000560 <__udivmoddi4+0x220>
 80005ec:	4666      	mov	r6, ip
 80005ee:	e775      	b.n	80004dc <__udivmoddi4+0x19c>
 80005f0:	4630      	mov	r0, r6
 80005f2:	e74a      	b.n	800048a <__udivmoddi4+0x14a>
 80005f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f8:	4439      	add	r1, r7
 80005fa:	e713      	b.n	8000424 <__udivmoddi4+0xe4>
 80005fc:	3802      	subs	r0, #2
 80005fe:	443c      	add	r4, r7
 8000600:	e724      	b.n	800044c <__udivmoddi4+0x10c>
 8000602:	bf00      	nop

08000604 <__aeabi_idiv0>:
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop

08000608 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800060e:	2003      	movs	r0, #3
 8000610:	f000 f95c 	bl	80008cc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000614:	f002 ffc0 	bl	8003598 <HAL_RCC_GetSysClockFreq>
 8000618:	4602      	mov	r2, r0
 800061a:	4b15      	ldr	r3, [pc, #84]	; (8000670 <HAL_Init+0x68>)
 800061c:	699b      	ldr	r3, [r3, #24]
 800061e:	0a1b      	lsrs	r3, r3, #8
 8000620:	f003 030f 	and.w	r3, r3, #15
 8000624:	4913      	ldr	r1, [pc, #76]	; (8000674 <HAL_Init+0x6c>)
 8000626:	5ccb      	ldrb	r3, [r1, r3]
 8000628:	f003 031f 	and.w	r3, r3, #31
 800062c:	fa22 f303 	lsr.w	r3, r2, r3
 8000630:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000632:	4b0f      	ldr	r3, [pc, #60]	; (8000670 <HAL_Init+0x68>)
 8000634:	699b      	ldr	r3, [r3, #24]
 8000636:	f003 030f 	and.w	r3, r3, #15
 800063a:	4a0e      	ldr	r2, [pc, #56]	; (8000674 <HAL_Init+0x6c>)
 800063c:	5cd3      	ldrb	r3, [r2, r3]
 800063e:	f003 031f 	and.w	r3, r3, #31
 8000642:	687a      	ldr	r2, [r7, #4]
 8000644:	fa22 f303 	lsr.w	r3, r2, r3
 8000648:	4a0b      	ldr	r2, [pc, #44]	; (8000678 <HAL_Init+0x70>)
 800064a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800064c:	4a0b      	ldr	r2, [pc, #44]	; (800067c <HAL_Init+0x74>)
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000652:	2000      	movs	r0, #0
 8000654:	f000 f814 	bl	8000680 <HAL_InitTick>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d001      	beq.n	8000662 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800065e:	2301      	movs	r3, #1
 8000660:	e002      	b.n	8000668 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000662:	f007 f927 	bl	80078b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000666:	2300      	movs	r3, #0
}
 8000668:	4618      	mov	r0, r3
 800066a:	3708      	adds	r7, #8
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	58024400 	.word	0x58024400
 8000674:	08009f40 	.word	0x08009f40
 8000678:	2400040c 	.word	0x2400040c
 800067c:	24000408 	.word	0x24000408

08000680 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000688:	4b15      	ldr	r3, [pc, #84]	; (80006e0 <HAL_InitTick+0x60>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d101      	bne.n	8000694 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000690:	2301      	movs	r3, #1
 8000692:	e021      	b.n	80006d8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000694:	4b13      	ldr	r3, [pc, #76]	; (80006e4 <HAL_InitTick+0x64>)
 8000696:	681a      	ldr	r2, [r3, #0]
 8000698:	4b11      	ldr	r3, [pc, #68]	; (80006e0 <HAL_InitTick+0x60>)
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	4619      	mov	r1, r3
 800069e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80006a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80006aa:	4618      	mov	r0, r3
 80006ac:	f000 f941 	bl	8000932 <HAL_SYSTICK_Config>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80006b6:	2301      	movs	r3, #1
 80006b8:	e00e      	b.n	80006d8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	2b0f      	cmp	r3, #15
 80006be:	d80a      	bhi.n	80006d6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006c0:	2200      	movs	r2, #0
 80006c2:	6879      	ldr	r1, [r7, #4]
 80006c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80006c8:	f000 f90b 	bl	80008e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006cc:	4a06      	ldr	r2, [pc, #24]	; (80006e8 <HAL_InitTick+0x68>)
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80006d2:	2300      	movs	r3, #0
 80006d4:	e000      	b.n	80006d8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80006d6:	2301      	movs	r3, #1
}
 80006d8:	4618      	mov	r0, r3
 80006da:	3708      	adds	r7, #8
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	24000404 	.word	0x24000404
 80006e4:	24000408 	.word	0x24000408
 80006e8:	24000400 	.word	0x24000400

080006ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80006f0:	4b06      	ldr	r3, [pc, #24]	; (800070c <HAL_IncTick+0x20>)
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	461a      	mov	r2, r3
 80006f6:	4b06      	ldr	r3, [pc, #24]	; (8000710 <HAL_IncTick+0x24>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	4413      	add	r3, r2
 80006fc:	4a04      	ldr	r2, [pc, #16]	; (8000710 <HAL_IncTick+0x24>)
 80006fe:	6013      	str	r3, [r2, #0]
}
 8000700:	bf00      	nop
 8000702:	46bd      	mov	sp, r7
 8000704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000708:	4770      	bx	lr
 800070a:	bf00      	nop
 800070c:	24000404 	.word	0x24000404
 8000710:	24000498 	.word	0x24000498

08000714 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  return uwTick;
 8000718:	4b03      	ldr	r3, [pc, #12]	; (8000728 <HAL_GetTick+0x14>)
 800071a:	681b      	ldr	r3, [r3, #0]
}
 800071c:	4618      	mov	r0, r3
 800071e:	46bd      	mov	sp, r7
 8000720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000724:	4770      	bx	lr
 8000726:	bf00      	nop
 8000728:	24000498 	.word	0x24000498

0800072c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800072c:	b480      	push	{r7}
 800072e:	b085      	sub	sp, #20
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	f003 0307 	and.w	r3, r3, #7
 800073a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800073c:	4b0b      	ldr	r3, [pc, #44]	; (800076c <__NVIC_SetPriorityGrouping+0x40>)
 800073e:	68db      	ldr	r3, [r3, #12]
 8000740:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000742:	68ba      	ldr	r2, [r7, #8]
 8000744:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000748:	4013      	ands	r3, r2
 800074a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000750:	68bb      	ldr	r3, [r7, #8]
 8000752:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000754:	4b06      	ldr	r3, [pc, #24]	; (8000770 <__NVIC_SetPriorityGrouping+0x44>)
 8000756:	4313      	orrs	r3, r2
 8000758:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800075a:	4a04      	ldr	r2, [pc, #16]	; (800076c <__NVIC_SetPriorityGrouping+0x40>)
 800075c:	68bb      	ldr	r3, [r7, #8]
 800075e:	60d3      	str	r3, [r2, #12]
}
 8000760:	bf00      	nop
 8000762:	3714      	adds	r7, #20
 8000764:	46bd      	mov	sp, r7
 8000766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076a:	4770      	bx	lr
 800076c:	e000ed00 	.word	0xe000ed00
 8000770:	05fa0000 	.word	0x05fa0000

08000774 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000778:	4b04      	ldr	r3, [pc, #16]	; (800078c <__NVIC_GetPriorityGrouping+0x18>)
 800077a:	68db      	ldr	r3, [r3, #12]
 800077c:	0a1b      	lsrs	r3, r3, #8
 800077e:	f003 0307 	and.w	r3, r3, #7
}
 8000782:	4618      	mov	r0, r3
 8000784:	46bd      	mov	sp, r7
 8000786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078a:	4770      	bx	lr
 800078c:	e000ed00 	.word	0xe000ed00

08000790 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000790:	b480      	push	{r7}
 8000792:	b083      	sub	sp, #12
 8000794:	af00      	add	r7, sp, #0
 8000796:	4603      	mov	r3, r0
 8000798:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800079a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	db0b      	blt.n	80007ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007a2:	88fb      	ldrh	r3, [r7, #6]
 80007a4:	f003 021f 	and.w	r2, r3, #31
 80007a8:	4907      	ldr	r1, [pc, #28]	; (80007c8 <__NVIC_EnableIRQ+0x38>)
 80007aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007ae:	095b      	lsrs	r3, r3, #5
 80007b0:	2001      	movs	r0, #1
 80007b2:	fa00 f202 	lsl.w	r2, r0, r2
 80007b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80007ba:	bf00      	nop
 80007bc:	370c      	adds	r7, #12
 80007be:	46bd      	mov	sp, r7
 80007c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c4:	4770      	bx	lr
 80007c6:	bf00      	nop
 80007c8:	e000e100 	.word	0xe000e100

080007cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b083      	sub	sp, #12
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	4603      	mov	r3, r0
 80007d4:	6039      	str	r1, [r7, #0]
 80007d6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80007d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	db0a      	blt.n	80007f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	b2da      	uxtb	r2, r3
 80007e4:	490c      	ldr	r1, [pc, #48]	; (8000818 <__NVIC_SetPriority+0x4c>)
 80007e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007ea:	0112      	lsls	r2, r2, #4
 80007ec:	b2d2      	uxtb	r2, r2
 80007ee:	440b      	add	r3, r1
 80007f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007f4:	e00a      	b.n	800080c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	b2da      	uxtb	r2, r3
 80007fa:	4908      	ldr	r1, [pc, #32]	; (800081c <__NVIC_SetPriority+0x50>)
 80007fc:	88fb      	ldrh	r3, [r7, #6]
 80007fe:	f003 030f 	and.w	r3, r3, #15
 8000802:	3b04      	subs	r3, #4
 8000804:	0112      	lsls	r2, r2, #4
 8000806:	b2d2      	uxtb	r2, r2
 8000808:	440b      	add	r3, r1
 800080a:	761a      	strb	r2, [r3, #24]
}
 800080c:	bf00      	nop
 800080e:	370c      	adds	r7, #12
 8000810:	46bd      	mov	sp, r7
 8000812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000816:	4770      	bx	lr
 8000818:	e000e100 	.word	0xe000e100
 800081c:	e000ed00 	.word	0xe000ed00

08000820 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000820:	b480      	push	{r7}
 8000822:	b089      	sub	sp, #36	; 0x24
 8000824:	af00      	add	r7, sp, #0
 8000826:	60f8      	str	r0, [r7, #12]
 8000828:	60b9      	str	r1, [r7, #8]
 800082a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	f003 0307 	and.w	r3, r3, #7
 8000832:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000834:	69fb      	ldr	r3, [r7, #28]
 8000836:	f1c3 0307 	rsb	r3, r3, #7
 800083a:	2b04      	cmp	r3, #4
 800083c:	bf28      	it	cs
 800083e:	2304      	movcs	r3, #4
 8000840:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000842:	69fb      	ldr	r3, [r7, #28]
 8000844:	3304      	adds	r3, #4
 8000846:	2b06      	cmp	r3, #6
 8000848:	d902      	bls.n	8000850 <NVIC_EncodePriority+0x30>
 800084a:	69fb      	ldr	r3, [r7, #28]
 800084c:	3b03      	subs	r3, #3
 800084e:	e000      	b.n	8000852 <NVIC_EncodePriority+0x32>
 8000850:	2300      	movs	r3, #0
 8000852:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000854:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000858:	69bb      	ldr	r3, [r7, #24]
 800085a:	fa02 f303 	lsl.w	r3, r2, r3
 800085e:	43da      	mvns	r2, r3
 8000860:	68bb      	ldr	r3, [r7, #8]
 8000862:	401a      	ands	r2, r3
 8000864:	697b      	ldr	r3, [r7, #20]
 8000866:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000868:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800086c:	697b      	ldr	r3, [r7, #20]
 800086e:	fa01 f303 	lsl.w	r3, r1, r3
 8000872:	43d9      	mvns	r1, r3
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000878:	4313      	orrs	r3, r2
         );
}
 800087a:	4618      	mov	r0, r3
 800087c:	3724      	adds	r7, #36	; 0x24
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr
	...

08000888 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	3b01      	subs	r3, #1
 8000894:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000898:	d301      	bcc.n	800089e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800089a:	2301      	movs	r3, #1
 800089c:	e00f      	b.n	80008be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800089e:	4a0a      	ldr	r2, [pc, #40]	; (80008c8 <SysTick_Config+0x40>)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	3b01      	subs	r3, #1
 80008a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008a6:	210f      	movs	r1, #15
 80008a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80008ac:	f7ff ff8e 	bl	80007cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008b0:	4b05      	ldr	r3, [pc, #20]	; (80008c8 <SysTick_Config+0x40>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008b6:	4b04      	ldr	r3, [pc, #16]	; (80008c8 <SysTick_Config+0x40>)
 80008b8:	2207      	movs	r2, #7
 80008ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008bc:	2300      	movs	r3, #0
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3708      	adds	r7, #8
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	e000e010 	.word	0xe000e010

080008cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008d4:	6878      	ldr	r0, [r7, #4]
 80008d6:	f7ff ff29 	bl	800072c <__NVIC_SetPriorityGrouping>
}
 80008da:	bf00      	nop
 80008dc:	3708      	adds	r7, #8
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}

080008e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008e2:	b580      	push	{r7, lr}
 80008e4:	b086      	sub	sp, #24
 80008e6:	af00      	add	r7, sp, #0
 80008e8:	4603      	mov	r3, r0
 80008ea:	60b9      	str	r1, [r7, #8]
 80008ec:	607a      	str	r2, [r7, #4]
 80008ee:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80008f0:	f7ff ff40 	bl	8000774 <__NVIC_GetPriorityGrouping>
 80008f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008f6:	687a      	ldr	r2, [r7, #4]
 80008f8:	68b9      	ldr	r1, [r7, #8]
 80008fa:	6978      	ldr	r0, [r7, #20]
 80008fc:	f7ff ff90 	bl	8000820 <NVIC_EncodePriority>
 8000900:	4602      	mov	r2, r0
 8000902:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000906:	4611      	mov	r1, r2
 8000908:	4618      	mov	r0, r3
 800090a:	f7ff ff5f 	bl	80007cc <__NVIC_SetPriority>
}
 800090e:	bf00      	nop
 8000910:	3718      	adds	r7, #24
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}

08000916 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000916:	b580      	push	{r7, lr}
 8000918:	b082      	sub	sp, #8
 800091a:	af00      	add	r7, sp, #0
 800091c:	4603      	mov	r3, r0
 800091e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000920:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000924:	4618      	mov	r0, r3
 8000926:	f7ff ff33 	bl	8000790 <__NVIC_EnableIRQ>
}
 800092a:	bf00      	nop
 800092c:	3708      	adds	r7, #8
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}

08000932 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000932:	b580      	push	{r7, lr}
 8000934:	b082      	sub	sp, #8
 8000936:	af00      	add	r7, sp, #0
 8000938:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800093a:	6878      	ldr	r0, [r7, #4]
 800093c:	f7ff ffa4 	bl	8000888 <SysTick_Config>
 8000940:	4603      	mov	r3, r0
}
 8000942:	4618      	mov	r0, r3
 8000944:	3708      	adds	r7, #8
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
	...

0800094c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	2b00      	cmp	r3, #0
 8000958:	d101      	bne.n	800095e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800095a:	2301      	movs	r3, #1
 800095c:	e054      	b.n	8000a08 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	7f5b      	ldrb	r3, [r3, #29]
 8000962:	b2db      	uxtb	r3, r3
 8000964:	2b00      	cmp	r3, #0
 8000966:	d105      	bne.n	8000974 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	2200      	movs	r2, #0
 800096c:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800096e:	6878      	ldr	r0, [r7, #4]
 8000970:	f006 ffba 	bl	80078e8 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	2202      	movs	r2, #2
 8000978:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	791b      	ldrb	r3, [r3, #4]
 800097e:	2b00      	cmp	r3, #0
 8000980:	d10c      	bne.n	800099c <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4a22      	ldr	r2, [pc, #136]	; (8000a10 <HAL_CRC_Init+0xc4>)
 8000988:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	689a      	ldr	r2, [r3, #8]
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	f022 0218 	bic.w	r2, r2, #24
 8000998:	609a      	str	r2, [r3, #8]
 800099a:	e00c      	b.n	80009b6 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	6899      	ldr	r1, [r3, #8]
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	68db      	ldr	r3, [r3, #12]
 80009a4:	461a      	mov	r2, r3
 80009a6:	6878      	ldr	r0, [r7, #4]
 80009a8:	f000 f834 	bl	8000a14 <HAL_CRCEx_Polynomial_Set>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80009b2:	2301      	movs	r3, #1
 80009b4:	e028      	b.n	8000a08 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	795b      	ldrb	r3, [r3, #5]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d105      	bne.n	80009ca <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80009c6:	611a      	str	r2, [r3, #16]
 80009c8:	e004      	b.n	80009d4 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	687a      	ldr	r2, [r7, #4]
 80009d0:	6912      	ldr	r2, [r2, #16]
 80009d2:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	689b      	ldr	r3, [r3, #8]
 80009da:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	695a      	ldr	r2, [r3, #20]
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	430a      	orrs	r2, r1
 80009e8:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	689b      	ldr	r3, [r3, #8]
 80009f0:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	699a      	ldr	r2, [r3, #24]
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	430a      	orrs	r2, r1
 80009fe:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	2201      	movs	r2, #1
 8000a04:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8000a06:	2300      	movs	r3, #0
}
 8000a08:	4618      	mov	r0, r3
 8000a0a:	3708      	adds	r7, #8
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	04c11db7 	.word	0x04c11db7

08000a14 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b087      	sub	sp, #28
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	60f8      	str	r0, [r7, #12]
 8000a1c:	60b9      	str	r1, [r7, #8]
 8000a1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000a20:	2300      	movs	r3, #0
 8000a22:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8000a24:	231f      	movs	r3, #31
 8000a26:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8000a28:	bf00      	nop
 8000a2a:	693b      	ldr	r3, [r7, #16]
 8000a2c:	1e5a      	subs	r2, r3, #1
 8000a2e:	613a      	str	r2, [r7, #16]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d009      	beq.n	8000a48 <HAL_CRCEx_Polynomial_Set+0x34>
 8000a34:	693b      	ldr	r3, [r7, #16]
 8000a36:	f003 031f 	and.w	r3, r3, #31
 8000a3a:	68ba      	ldr	r2, [r7, #8]
 8000a3c:	fa22 f303 	lsr.w	r3, r2, r3
 8000a40:	f003 0301 	and.w	r3, r3, #1
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d0f0      	beq.n	8000a2a <HAL_CRCEx_Polynomial_Set+0x16>
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	2b18      	cmp	r3, #24
 8000a4c:	d846      	bhi.n	8000adc <HAL_CRCEx_Polynomial_Set+0xc8>
 8000a4e:	a201      	add	r2, pc, #4	; (adr r2, 8000a54 <HAL_CRCEx_Polynomial_Set+0x40>)
 8000a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a54:	08000ae3 	.word	0x08000ae3
 8000a58:	08000add 	.word	0x08000add
 8000a5c:	08000add 	.word	0x08000add
 8000a60:	08000add 	.word	0x08000add
 8000a64:	08000add 	.word	0x08000add
 8000a68:	08000add 	.word	0x08000add
 8000a6c:	08000add 	.word	0x08000add
 8000a70:	08000add 	.word	0x08000add
 8000a74:	08000ad1 	.word	0x08000ad1
 8000a78:	08000add 	.word	0x08000add
 8000a7c:	08000add 	.word	0x08000add
 8000a80:	08000add 	.word	0x08000add
 8000a84:	08000add 	.word	0x08000add
 8000a88:	08000add 	.word	0x08000add
 8000a8c:	08000add 	.word	0x08000add
 8000a90:	08000add 	.word	0x08000add
 8000a94:	08000ac5 	.word	0x08000ac5
 8000a98:	08000add 	.word	0x08000add
 8000a9c:	08000add 	.word	0x08000add
 8000aa0:	08000add 	.word	0x08000add
 8000aa4:	08000add 	.word	0x08000add
 8000aa8:	08000add 	.word	0x08000add
 8000aac:	08000add 	.word	0x08000add
 8000ab0:	08000add 	.word	0x08000add
 8000ab4:	08000ab9 	.word	0x08000ab9
  }

  switch (PolyLength)
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8000ab8:	693b      	ldr	r3, [r7, #16]
 8000aba:	2b06      	cmp	r3, #6
 8000abc:	d913      	bls.n	8000ae6 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8000ac2:	e010      	b.n	8000ae6 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8000ac4:	693b      	ldr	r3, [r7, #16]
 8000ac6:	2b07      	cmp	r3, #7
 8000ac8:	d90f      	bls.n	8000aea <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8000aca:	2301      	movs	r3, #1
 8000acc:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8000ace:	e00c      	b.n	8000aea <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8000ad0:	693b      	ldr	r3, [r7, #16]
 8000ad2:	2b0f      	cmp	r3, #15
 8000ad4:	d90b      	bls.n	8000aee <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8000ada:	e008      	b.n	8000aee <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8000adc:	2301      	movs	r3, #1
 8000ade:	75fb      	strb	r3, [r7, #23]
      break;
 8000ae0:	e006      	b.n	8000af0 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8000ae2:	bf00      	nop
 8000ae4:	e004      	b.n	8000af0 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8000ae6:	bf00      	nop
 8000ae8:	e002      	b.n	8000af0 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8000aea:	bf00      	nop
 8000aec:	e000      	b.n	8000af0 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8000aee:	bf00      	nop
  }
  if (status == HAL_OK)
 8000af0:	7dfb      	ldrb	r3, [r7, #23]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d10d      	bne.n	8000b12 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	68ba      	ldr	r2, [r7, #8]
 8000afc:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	689b      	ldr	r3, [r3, #8]
 8000b04:	f023 0118 	bic.w	r1, r3, #24
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	687a      	ldr	r2, [r7, #4]
 8000b0e:	430a      	orrs	r2, r1
 8000b10:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8000b12:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b14:	4618      	mov	r0, r3
 8000b16:	371c      	adds	r7, #28
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1e:	4770      	bx	lr

08000b20 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b086      	sub	sp, #24
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8000b28:	f7ff fdf4 	bl	8000714 <HAL_GetTick>
 8000b2c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d101      	bne.n	8000b38 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8000b34:	2301      	movs	r3, #1
 8000b36:	e314      	b.n	8001162 <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	4a66      	ldr	r2, [pc, #408]	; (8000cd8 <HAL_DMA_Init+0x1b8>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d04a      	beq.n	8000bd8 <HAL_DMA_Init+0xb8>
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	4a65      	ldr	r2, [pc, #404]	; (8000cdc <HAL_DMA_Init+0x1bc>)
 8000b48:	4293      	cmp	r3, r2
 8000b4a:	d045      	beq.n	8000bd8 <HAL_DMA_Init+0xb8>
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a63      	ldr	r2, [pc, #396]	; (8000ce0 <HAL_DMA_Init+0x1c0>)
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d040      	beq.n	8000bd8 <HAL_DMA_Init+0xb8>
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	4a62      	ldr	r2, [pc, #392]	; (8000ce4 <HAL_DMA_Init+0x1c4>)
 8000b5c:	4293      	cmp	r3, r2
 8000b5e:	d03b      	beq.n	8000bd8 <HAL_DMA_Init+0xb8>
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a60      	ldr	r2, [pc, #384]	; (8000ce8 <HAL_DMA_Init+0x1c8>)
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d036      	beq.n	8000bd8 <HAL_DMA_Init+0xb8>
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	4a5f      	ldr	r2, [pc, #380]	; (8000cec <HAL_DMA_Init+0x1cc>)
 8000b70:	4293      	cmp	r3, r2
 8000b72:	d031      	beq.n	8000bd8 <HAL_DMA_Init+0xb8>
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4a5d      	ldr	r2, [pc, #372]	; (8000cf0 <HAL_DMA_Init+0x1d0>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d02c      	beq.n	8000bd8 <HAL_DMA_Init+0xb8>
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	4a5c      	ldr	r2, [pc, #368]	; (8000cf4 <HAL_DMA_Init+0x1d4>)
 8000b84:	4293      	cmp	r3, r2
 8000b86:	d027      	beq.n	8000bd8 <HAL_DMA_Init+0xb8>
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a5a      	ldr	r2, [pc, #360]	; (8000cf8 <HAL_DMA_Init+0x1d8>)
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	d022      	beq.n	8000bd8 <HAL_DMA_Init+0xb8>
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	4a59      	ldr	r2, [pc, #356]	; (8000cfc <HAL_DMA_Init+0x1dc>)
 8000b98:	4293      	cmp	r3, r2
 8000b9a:	d01d      	beq.n	8000bd8 <HAL_DMA_Init+0xb8>
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	4a57      	ldr	r2, [pc, #348]	; (8000d00 <HAL_DMA_Init+0x1e0>)
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d018      	beq.n	8000bd8 <HAL_DMA_Init+0xb8>
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	4a56      	ldr	r2, [pc, #344]	; (8000d04 <HAL_DMA_Init+0x1e4>)
 8000bac:	4293      	cmp	r3, r2
 8000bae:	d013      	beq.n	8000bd8 <HAL_DMA_Init+0xb8>
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a54      	ldr	r2, [pc, #336]	; (8000d08 <HAL_DMA_Init+0x1e8>)
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	d00e      	beq.n	8000bd8 <HAL_DMA_Init+0xb8>
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4a53      	ldr	r2, [pc, #332]	; (8000d0c <HAL_DMA_Init+0x1ec>)
 8000bc0:	4293      	cmp	r3, r2
 8000bc2:	d009      	beq.n	8000bd8 <HAL_DMA_Init+0xb8>
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a51      	ldr	r2, [pc, #324]	; (8000d10 <HAL_DMA_Init+0x1f0>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d004      	beq.n	8000bd8 <HAL_DMA_Init+0xb8>
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	4a50      	ldr	r2, [pc, #320]	; (8000d14 <HAL_DMA_Init+0x1f4>)
 8000bd4:	4293      	cmp	r3, r2
 8000bd6:	d101      	bne.n	8000bdc <HAL_DMA_Init+0xbc>
 8000bd8:	2301      	movs	r3, #1
 8000bda:	e000      	b.n	8000bde <HAL_DMA_Init+0xbe>
 8000bdc:	2300      	movs	r3, #0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	f000 813c 	beq.w	8000e5c <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	2202      	movs	r2, #2
 8000be8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	2200      	movs	r2, #0
 8000bf0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a37      	ldr	r2, [pc, #220]	; (8000cd8 <HAL_DMA_Init+0x1b8>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d04a      	beq.n	8000c94 <HAL_DMA_Init+0x174>
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	4a36      	ldr	r2, [pc, #216]	; (8000cdc <HAL_DMA_Init+0x1bc>)
 8000c04:	4293      	cmp	r3, r2
 8000c06:	d045      	beq.n	8000c94 <HAL_DMA_Init+0x174>
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a34      	ldr	r2, [pc, #208]	; (8000ce0 <HAL_DMA_Init+0x1c0>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d040      	beq.n	8000c94 <HAL_DMA_Init+0x174>
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	4a33      	ldr	r2, [pc, #204]	; (8000ce4 <HAL_DMA_Init+0x1c4>)
 8000c18:	4293      	cmp	r3, r2
 8000c1a:	d03b      	beq.n	8000c94 <HAL_DMA_Init+0x174>
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4a31      	ldr	r2, [pc, #196]	; (8000ce8 <HAL_DMA_Init+0x1c8>)
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d036      	beq.n	8000c94 <HAL_DMA_Init+0x174>
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4a30      	ldr	r2, [pc, #192]	; (8000cec <HAL_DMA_Init+0x1cc>)
 8000c2c:	4293      	cmp	r3, r2
 8000c2e:	d031      	beq.n	8000c94 <HAL_DMA_Init+0x174>
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a2e      	ldr	r2, [pc, #184]	; (8000cf0 <HAL_DMA_Init+0x1d0>)
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d02c      	beq.n	8000c94 <HAL_DMA_Init+0x174>
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	4a2d      	ldr	r2, [pc, #180]	; (8000cf4 <HAL_DMA_Init+0x1d4>)
 8000c40:	4293      	cmp	r3, r2
 8000c42:	d027      	beq.n	8000c94 <HAL_DMA_Init+0x174>
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	4a2b      	ldr	r2, [pc, #172]	; (8000cf8 <HAL_DMA_Init+0x1d8>)
 8000c4a:	4293      	cmp	r3, r2
 8000c4c:	d022      	beq.n	8000c94 <HAL_DMA_Init+0x174>
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	4a2a      	ldr	r2, [pc, #168]	; (8000cfc <HAL_DMA_Init+0x1dc>)
 8000c54:	4293      	cmp	r3, r2
 8000c56:	d01d      	beq.n	8000c94 <HAL_DMA_Init+0x174>
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a28      	ldr	r2, [pc, #160]	; (8000d00 <HAL_DMA_Init+0x1e0>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d018      	beq.n	8000c94 <HAL_DMA_Init+0x174>
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	4a27      	ldr	r2, [pc, #156]	; (8000d04 <HAL_DMA_Init+0x1e4>)
 8000c68:	4293      	cmp	r3, r2
 8000c6a:	d013      	beq.n	8000c94 <HAL_DMA_Init+0x174>
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a25      	ldr	r2, [pc, #148]	; (8000d08 <HAL_DMA_Init+0x1e8>)
 8000c72:	4293      	cmp	r3, r2
 8000c74:	d00e      	beq.n	8000c94 <HAL_DMA_Init+0x174>
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	4a24      	ldr	r2, [pc, #144]	; (8000d0c <HAL_DMA_Init+0x1ec>)
 8000c7c:	4293      	cmp	r3, r2
 8000c7e:	d009      	beq.n	8000c94 <HAL_DMA_Init+0x174>
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a22      	ldr	r2, [pc, #136]	; (8000d10 <HAL_DMA_Init+0x1f0>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d004      	beq.n	8000c94 <HAL_DMA_Init+0x174>
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	4a21      	ldr	r2, [pc, #132]	; (8000d14 <HAL_DMA_Init+0x1f4>)
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d108      	bne.n	8000ca6 <HAL_DMA_Init+0x186>
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	681a      	ldr	r2, [r3, #0]
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	f022 0201 	bic.w	r2, r2, #1
 8000ca2:	601a      	str	r2, [r3, #0]
 8000ca4:	e007      	b.n	8000cb6 <HAL_DMA_Init+0x196>
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	681a      	ldr	r2, [r3, #0]
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	f022 0201 	bic.w	r2, r2, #1
 8000cb4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8000cb6:	e02f      	b.n	8000d18 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000cb8:	f7ff fd2c 	bl	8000714 <HAL_GetTick>
 8000cbc:	4602      	mov	r2, r0
 8000cbe:	693b      	ldr	r3, [r7, #16]
 8000cc0:	1ad3      	subs	r3, r2, r3
 8000cc2:	2b05      	cmp	r3, #5
 8000cc4:	d928      	bls.n	8000d18 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	2220      	movs	r2, #32
 8000cca:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2203      	movs	r2, #3
 8000cd0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	e244      	b.n	8001162 <HAL_DMA_Init+0x642>
 8000cd8:	40020010 	.word	0x40020010
 8000cdc:	40020028 	.word	0x40020028
 8000ce0:	40020040 	.word	0x40020040
 8000ce4:	40020058 	.word	0x40020058
 8000ce8:	40020070 	.word	0x40020070
 8000cec:	40020088 	.word	0x40020088
 8000cf0:	400200a0 	.word	0x400200a0
 8000cf4:	400200b8 	.word	0x400200b8
 8000cf8:	40020410 	.word	0x40020410
 8000cfc:	40020428 	.word	0x40020428
 8000d00:	40020440 	.word	0x40020440
 8000d04:	40020458 	.word	0x40020458
 8000d08:	40020470 	.word	0x40020470
 8000d0c:	40020488 	.word	0x40020488
 8000d10:	400204a0 	.word	0x400204a0
 8000d14:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f003 0301 	and.w	r3, r3, #1
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d1c8      	bne.n	8000cb8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000d2e:	697a      	ldr	r2, [r7, #20]
 8000d30:	4b84      	ldr	r3, [pc, #528]	; (8000f44 <HAL_DMA_Init+0x424>)
 8000d32:	4013      	ands	r3, r2
 8000d34:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8000d3e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	691b      	ldr	r3, [r3, #16]
 8000d44:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d4a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	699b      	ldr	r3, [r3, #24]
 8000d50:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d56:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	6a1b      	ldr	r3, [r3, #32]
 8000d5c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8000d5e:	697a      	ldr	r2, [r7, #20]
 8000d60:	4313      	orrs	r3, r2
 8000d62:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d68:	2b04      	cmp	r3, #4
 8000d6a:	d107      	bne.n	8000d7c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d74:	4313      	orrs	r3, r2
 8000d76:	697a      	ldr	r2, [r7, #20]
 8000d78:	4313      	orrs	r3, r2
 8000d7a:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	685b      	ldr	r3, [r3, #4]
 8000d80:	2b28      	cmp	r3, #40	; 0x28
 8000d82:	d903      	bls.n	8000d8c <HAL_DMA_Init+0x26c>
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	2b2e      	cmp	r3, #46	; 0x2e
 8000d8a:	d91f      	bls.n	8000dcc <HAL_DMA_Init+0x2ac>
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	2b3e      	cmp	r3, #62	; 0x3e
 8000d92:	d903      	bls.n	8000d9c <HAL_DMA_Init+0x27c>
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	2b42      	cmp	r3, #66	; 0x42
 8000d9a:	d917      	bls.n	8000dcc <HAL_DMA_Init+0x2ac>
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	2b46      	cmp	r3, #70	; 0x46
 8000da2:	d903      	bls.n	8000dac <HAL_DMA_Init+0x28c>
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	2b48      	cmp	r3, #72	; 0x48
 8000daa:	d90f      	bls.n	8000dcc <HAL_DMA_Init+0x2ac>
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	2b4e      	cmp	r3, #78	; 0x4e
 8000db2:	d903      	bls.n	8000dbc <HAL_DMA_Init+0x29c>
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	2b52      	cmp	r3, #82	; 0x52
 8000dba:	d907      	bls.n	8000dcc <HAL_DMA_Init+0x2ac>
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	2b73      	cmp	r3, #115	; 0x73
 8000dc2:	d905      	bls.n	8000dd0 <HAL_DMA_Init+0x2b0>
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	2b77      	cmp	r3, #119	; 0x77
 8000dca:	d801      	bhi.n	8000dd0 <HAL_DMA_Init+0x2b0>
 8000dcc:	2301      	movs	r3, #1
 8000dce:	e000      	b.n	8000dd2 <HAL_DMA_Init+0x2b2>
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d003      	beq.n	8000dde <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000ddc:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	697a      	ldr	r2, [r7, #20]
 8000de4:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	695b      	ldr	r3, [r3, #20]
 8000dec:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000dee:	697b      	ldr	r3, [r7, #20]
 8000df0:	f023 0307 	bic.w	r3, r3, #7
 8000df4:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dfa:	697a      	ldr	r2, [r7, #20]
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e04:	2b04      	cmp	r3, #4
 8000e06:	d117      	bne.n	8000e38 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e0c:	697a      	ldr	r2, [r7, #20]
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d00e      	beq.n	8000e38 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000e1a:	6878      	ldr	r0, [r7, #4]
 8000e1c:	f001 f9b6 	bl	800218c <DMA_CheckFifoParam>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d008      	beq.n	8000e38 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	2240      	movs	r2, #64	; 0x40
 8000e2a:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	2201      	movs	r2, #1
 8000e30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8000e34:	2301      	movs	r3, #1
 8000e36:	e194      	b.n	8001162 <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	697a      	ldr	r2, [r7, #20]
 8000e3e:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000e40:	6878      	ldr	r0, [r7, #4]
 8000e42:	f001 f8f1 	bl	8002028 <DMA_CalcBaseAndBitshift>
 8000e46:	4603      	mov	r3, r0
 8000e48:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e4e:	f003 031f 	and.w	r3, r3, #31
 8000e52:	223f      	movs	r2, #63	; 0x3f
 8000e54:	409a      	lsls	r2, r3
 8000e56:	68bb      	ldr	r3, [r7, #8]
 8000e58:	609a      	str	r2, [r3, #8]
 8000e5a:	e0ca      	b.n	8000ff2 <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a39      	ldr	r2, [pc, #228]	; (8000f48 <HAL_DMA_Init+0x428>)
 8000e62:	4293      	cmp	r3, r2
 8000e64:	d022      	beq.n	8000eac <HAL_DMA_Init+0x38c>
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	4a38      	ldr	r2, [pc, #224]	; (8000f4c <HAL_DMA_Init+0x42c>)
 8000e6c:	4293      	cmp	r3, r2
 8000e6e:	d01d      	beq.n	8000eac <HAL_DMA_Init+0x38c>
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a36      	ldr	r2, [pc, #216]	; (8000f50 <HAL_DMA_Init+0x430>)
 8000e76:	4293      	cmp	r3, r2
 8000e78:	d018      	beq.n	8000eac <HAL_DMA_Init+0x38c>
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4a35      	ldr	r2, [pc, #212]	; (8000f54 <HAL_DMA_Init+0x434>)
 8000e80:	4293      	cmp	r3, r2
 8000e82:	d013      	beq.n	8000eac <HAL_DMA_Init+0x38c>
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a33      	ldr	r2, [pc, #204]	; (8000f58 <HAL_DMA_Init+0x438>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d00e      	beq.n	8000eac <HAL_DMA_Init+0x38c>
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4a32      	ldr	r2, [pc, #200]	; (8000f5c <HAL_DMA_Init+0x43c>)
 8000e94:	4293      	cmp	r3, r2
 8000e96:	d009      	beq.n	8000eac <HAL_DMA_Init+0x38c>
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a30      	ldr	r2, [pc, #192]	; (8000f60 <HAL_DMA_Init+0x440>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d004      	beq.n	8000eac <HAL_DMA_Init+0x38c>
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4a2f      	ldr	r2, [pc, #188]	; (8000f64 <HAL_DMA_Init+0x444>)
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	d101      	bne.n	8000eb0 <HAL_DMA_Init+0x390>
 8000eac:	2301      	movs	r3, #1
 8000eae:	e000      	b.n	8000eb2 <HAL_DMA_Init+0x392>
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	f000 8094 	beq.w	8000fe0 <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a22      	ldr	r2, [pc, #136]	; (8000f48 <HAL_DMA_Init+0x428>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d021      	beq.n	8000f06 <HAL_DMA_Init+0x3e6>
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4a21      	ldr	r2, [pc, #132]	; (8000f4c <HAL_DMA_Init+0x42c>)
 8000ec8:	4293      	cmp	r3, r2
 8000eca:	d01c      	beq.n	8000f06 <HAL_DMA_Init+0x3e6>
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a1f      	ldr	r2, [pc, #124]	; (8000f50 <HAL_DMA_Init+0x430>)
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	d017      	beq.n	8000f06 <HAL_DMA_Init+0x3e6>
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4a1e      	ldr	r2, [pc, #120]	; (8000f54 <HAL_DMA_Init+0x434>)
 8000edc:	4293      	cmp	r3, r2
 8000ede:	d012      	beq.n	8000f06 <HAL_DMA_Init+0x3e6>
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a1c      	ldr	r2, [pc, #112]	; (8000f58 <HAL_DMA_Init+0x438>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d00d      	beq.n	8000f06 <HAL_DMA_Init+0x3e6>
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a1b      	ldr	r2, [pc, #108]	; (8000f5c <HAL_DMA_Init+0x43c>)
 8000ef0:	4293      	cmp	r3, r2
 8000ef2:	d008      	beq.n	8000f06 <HAL_DMA_Init+0x3e6>
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4a19      	ldr	r2, [pc, #100]	; (8000f60 <HAL_DMA_Init+0x440>)
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d003      	beq.n	8000f06 <HAL_DMA_Init+0x3e6>
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	4a18      	ldr	r2, [pc, #96]	; (8000f64 <HAL_DMA_Init+0x444>)
 8000f04:	4293      	cmp	r3, r2
 8000f06:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	2202      	movs	r2, #2
 8000f0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	2200      	movs	r2, #0
 8000f14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8000f20:	697a      	ldr	r2, [r7, #20]
 8000f22:	4b11      	ldr	r3, [pc, #68]	; (8000f68 <HAL_DMA_Init+0x448>)
 8000f24:	4013      	ands	r3, r2
 8000f26:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	689b      	ldr	r3, [r3, #8]
 8000f2c:	2b40      	cmp	r3, #64	; 0x40
 8000f2e:	d01d      	beq.n	8000f6c <HAL_DMA_Init+0x44c>
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	689b      	ldr	r3, [r3, #8]
 8000f34:	2b80      	cmp	r3, #128	; 0x80
 8000f36:	d102      	bne.n	8000f3e <HAL_DMA_Init+0x41e>
 8000f38:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000f3c:	e017      	b.n	8000f6e <HAL_DMA_Init+0x44e>
 8000f3e:	2300      	movs	r3, #0
 8000f40:	e015      	b.n	8000f6e <HAL_DMA_Init+0x44e>
 8000f42:	bf00      	nop
 8000f44:	fe10803f 	.word	0xfe10803f
 8000f48:	58025408 	.word	0x58025408
 8000f4c:	5802541c 	.word	0x5802541c
 8000f50:	58025430 	.word	0x58025430
 8000f54:	58025444 	.word	0x58025444
 8000f58:	58025458 	.word	0x58025458
 8000f5c:	5802546c 	.word	0x5802546c
 8000f60:	58025480 	.word	0x58025480
 8000f64:	58025494 	.word	0x58025494
 8000f68:	fffe000f 	.word	0xfffe000f
 8000f6c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8000f6e:	687a      	ldr	r2, [r7, #4]
 8000f70:	68d2      	ldr	r2, [r2, #12]
 8000f72:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000f74:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	691b      	ldr	r3, [r3, #16]
 8000f7a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8000f7c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	695b      	ldr	r3, [r3, #20]
 8000f82:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8000f84:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	699b      	ldr	r3, [r3, #24]
 8000f8a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8000f8c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	69db      	ldr	r3, [r3, #28]
 8000f92:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8000f94:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	6a1b      	ldr	r3, [r3, #32]
 8000f9a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8000f9c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000f9e:	697a      	ldr	r2, [r7, #20]
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	697a      	ldr	r2, [r7, #20]
 8000faa:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	461a      	mov	r2, r3
 8000fb2:	4b6e      	ldr	r3, [pc, #440]	; (800116c <HAL_DMA_Init+0x64c>)
 8000fb4:	4413      	add	r3, r2
 8000fb6:	4a6e      	ldr	r2, [pc, #440]	; (8001170 <HAL_DMA_Init+0x650>)
 8000fb8:	fba2 2303 	umull	r2, r3, r2, r3
 8000fbc:	091b      	lsrs	r3, r3, #4
 8000fbe:	009a      	lsls	r2, r3, #2
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000fc4:	6878      	ldr	r0, [r7, #4]
 8000fc6:	f001 f82f 	bl	8002028 <DMA_CalcBaseAndBitshift>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000fd2:	f003 031f 	and.w	r3, r3, #31
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	409a      	lsls	r2, r3
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	605a      	str	r2, [r3, #4]
 8000fde:	e008      	b.n	8000ff2 <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2240      	movs	r2, #64	; 0x40
 8000fe4:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	2203      	movs	r2, #3
 8000fea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	e0b7      	b.n	8001162 <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4a5f      	ldr	r2, [pc, #380]	; (8001174 <HAL_DMA_Init+0x654>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d072      	beq.n	80010e2 <HAL_DMA_Init+0x5c2>
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a5d      	ldr	r2, [pc, #372]	; (8001178 <HAL_DMA_Init+0x658>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d06d      	beq.n	80010e2 <HAL_DMA_Init+0x5c2>
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	4a5c      	ldr	r2, [pc, #368]	; (800117c <HAL_DMA_Init+0x65c>)
 800100c:	4293      	cmp	r3, r2
 800100e:	d068      	beq.n	80010e2 <HAL_DMA_Init+0x5c2>
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a5a      	ldr	r2, [pc, #360]	; (8001180 <HAL_DMA_Init+0x660>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d063      	beq.n	80010e2 <HAL_DMA_Init+0x5c2>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4a59      	ldr	r2, [pc, #356]	; (8001184 <HAL_DMA_Init+0x664>)
 8001020:	4293      	cmp	r3, r2
 8001022:	d05e      	beq.n	80010e2 <HAL_DMA_Init+0x5c2>
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4a57      	ldr	r2, [pc, #348]	; (8001188 <HAL_DMA_Init+0x668>)
 800102a:	4293      	cmp	r3, r2
 800102c:	d059      	beq.n	80010e2 <HAL_DMA_Init+0x5c2>
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4a56      	ldr	r2, [pc, #344]	; (800118c <HAL_DMA_Init+0x66c>)
 8001034:	4293      	cmp	r3, r2
 8001036:	d054      	beq.n	80010e2 <HAL_DMA_Init+0x5c2>
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a54      	ldr	r2, [pc, #336]	; (8001190 <HAL_DMA_Init+0x670>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d04f      	beq.n	80010e2 <HAL_DMA_Init+0x5c2>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a53      	ldr	r2, [pc, #332]	; (8001194 <HAL_DMA_Init+0x674>)
 8001048:	4293      	cmp	r3, r2
 800104a:	d04a      	beq.n	80010e2 <HAL_DMA_Init+0x5c2>
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a51      	ldr	r2, [pc, #324]	; (8001198 <HAL_DMA_Init+0x678>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d045      	beq.n	80010e2 <HAL_DMA_Init+0x5c2>
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	4a50      	ldr	r2, [pc, #320]	; (800119c <HAL_DMA_Init+0x67c>)
 800105c:	4293      	cmp	r3, r2
 800105e:	d040      	beq.n	80010e2 <HAL_DMA_Init+0x5c2>
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a4e      	ldr	r2, [pc, #312]	; (80011a0 <HAL_DMA_Init+0x680>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d03b      	beq.n	80010e2 <HAL_DMA_Init+0x5c2>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4a4d      	ldr	r2, [pc, #308]	; (80011a4 <HAL_DMA_Init+0x684>)
 8001070:	4293      	cmp	r3, r2
 8001072:	d036      	beq.n	80010e2 <HAL_DMA_Init+0x5c2>
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a4b      	ldr	r2, [pc, #300]	; (80011a8 <HAL_DMA_Init+0x688>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d031      	beq.n	80010e2 <HAL_DMA_Init+0x5c2>
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a4a      	ldr	r2, [pc, #296]	; (80011ac <HAL_DMA_Init+0x68c>)
 8001084:	4293      	cmp	r3, r2
 8001086:	d02c      	beq.n	80010e2 <HAL_DMA_Init+0x5c2>
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4a48      	ldr	r2, [pc, #288]	; (80011b0 <HAL_DMA_Init+0x690>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d027      	beq.n	80010e2 <HAL_DMA_Init+0x5c2>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4a47      	ldr	r2, [pc, #284]	; (80011b4 <HAL_DMA_Init+0x694>)
 8001098:	4293      	cmp	r3, r2
 800109a:	d022      	beq.n	80010e2 <HAL_DMA_Init+0x5c2>
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a45      	ldr	r2, [pc, #276]	; (80011b8 <HAL_DMA_Init+0x698>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	d01d      	beq.n	80010e2 <HAL_DMA_Init+0x5c2>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4a44      	ldr	r2, [pc, #272]	; (80011bc <HAL_DMA_Init+0x69c>)
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d018      	beq.n	80010e2 <HAL_DMA_Init+0x5c2>
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a42      	ldr	r2, [pc, #264]	; (80011c0 <HAL_DMA_Init+0x6a0>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d013      	beq.n	80010e2 <HAL_DMA_Init+0x5c2>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	4a41      	ldr	r2, [pc, #260]	; (80011c4 <HAL_DMA_Init+0x6a4>)
 80010c0:	4293      	cmp	r3, r2
 80010c2:	d00e      	beq.n	80010e2 <HAL_DMA_Init+0x5c2>
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4a3f      	ldr	r2, [pc, #252]	; (80011c8 <HAL_DMA_Init+0x6a8>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d009      	beq.n	80010e2 <HAL_DMA_Init+0x5c2>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4a3e      	ldr	r2, [pc, #248]	; (80011cc <HAL_DMA_Init+0x6ac>)
 80010d4:	4293      	cmp	r3, r2
 80010d6:	d004      	beq.n	80010e2 <HAL_DMA_Init+0x5c2>
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a3c      	ldr	r2, [pc, #240]	; (80011d0 <HAL_DMA_Init+0x6b0>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d101      	bne.n	80010e6 <HAL_DMA_Init+0x5c6>
 80010e2:	2301      	movs	r3, #1
 80010e4:	e000      	b.n	80010e8 <HAL_DMA_Init+0x5c8>
 80010e6:	2300      	movs	r3, #0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d032      	beq.n	8001152 <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80010ec:	6878      	ldr	r0, [r7, #4]
 80010ee:	f001 f8c9 	bl	8002284 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	689b      	ldr	r3, [r3, #8]
 80010f6:	2b80      	cmp	r3, #128	; 0x80
 80010f8:	d102      	bne.n	8001100 <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2200      	movs	r2, #0
 80010fe:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	685a      	ldr	r2, [r3, #4]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001108:	b2d2      	uxtb	r2, r2
 800110a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001110:	687a      	ldr	r2, [r7, #4]
 8001112:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8001114:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d010      	beq.n	8001140 <HAL_DMA_Init+0x620>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	2b08      	cmp	r3, #8
 8001124:	d80c      	bhi.n	8001140 <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f001 f946 	bl	80023b8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001130:	2200      	movs	r2, #0
 8001132:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001138:	687a      	ldr	r2, [r7, #4]
 800113a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800113c:	605a      	str	r2, [r3, #4]
 800113e:	e008      	b.n	8001152 <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2200      	movs	r2, #0
 8001144:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2200      	movs	r2, #0
 800114a:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2200      	movs	r2, #0
 8001150:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2200      	movs	r2, #0
 8001156:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2201      	movs	r2, #1
 800115c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001160:	2300      	movs	r3, #0
}
 8001162:	4618      	mov	r0, r3
 8001164:	3718      	adds	r7, #24
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	a7fdabf8 	.word	0xa7fdabf8
 8001170:	cccccccd 	.word	0xcccccccd
 8001174:	40020010 	.word	0x40020010
 8001178:	40020028 	.word	0x40020028
 800117c:	40020040 	.word	0x40020040
 8001180:	40020058 	.word	0x40020058
 8001184:	40020070 	.word	0x40020070
 8001188:	40020088 	.word	0x40020088
 800118c:	400200a0 	.word	0x400200a0
 8001190:	400200b8 	.word	0x400200b8
 8001194:	40020410 	.word	0x40020410
 8001198:	40020428 	.word	0x40020428
 800119c:	40020440 	.word	0x40020440
 80011a0:	40020458 	.word	0x40020458
 80011a4:	40020470 	.word	0x40020470
 80011a8:	40020488 	.word	0x40020488
 80011ac:	400204a0 	.word	0x400204a0
 80011b0:	400204b8 	.word	0x400204b8
 80011b4:	58025408 	.word	0x58025408
 80011b8:	5802541c 	.word	0x5802541c
 80011bc:	58025430 	.word	0x58025430
 80011c0:	58025444 	.word	0x58025444
 80011c4:	58025458 	.word	0x58025458
 80011c8:	5802546c 	.word	0x5802546c
 80011cc:	58025480 	.word	0x58025480
 80011d0:	58025494 	.word	0x58025494

080011d4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b08a      	sub	sp, #40	; 0x28
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80011dc:	2300      	movs	r3, #0
 80011de:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80011e0:	4b67      	ldr	r3, [pc, #412]	; (8001380 <HAL_DMA_IRQHandler+0x1ac>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a67      	ldr	r2, [pc, #412]	; (8001384 <HAL_DMA_IRQHandler+0x1b0>)
 80011e6:	fba2 2303 	umull	r2, r3, r2, r3
 80011ea:	0a9b      	lsrs	r3, r3, #10
 80011ec:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011f2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011f8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80011fa:	6a3b      	ldr	r3, [r7, #32]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8001200:	69fb      	ldr	r3, [r7, #28]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4a5f      	ldr	r2, [pc, #380]	; (8001388 <HAL_DMA_IRQHandler+0x1b4>)
 800120c:	4293      	cmp	r3, r2
 800120e:	d04a      	beq.n	80012a6 <HAL_DMA_IRQHandler+0xd2>
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a5d      	ldr	r2, [pc, #372]	; (800138c <HAL_DMA_IRQHandler+0x1b8>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d045      	beq.n	80012a6 <HAL_DMA_IRQHandler+0xd2>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4a5c      	ldr	r2, [pc, #368]	; (8001390 <HAL_DMA_IRQHandler+0x1bc>)
 8001220:	4293      	cmp	r3, r2
 8001222:	d040      	beq.n	80012a6 <HAL_DMA_IRQHandler+0xd2>
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a5a      	ldr	r2, [pc, #360]	; (8001394 <HAL_DMA_IRQHandler+0x1c0>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d03b      	beq.n	80012a6 <HAL_DMA_IRQHandler+0xd2>
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4a59      	ldr	r2, [pc, #356]	; (8001398 <HAL_DMA_IRQHandler+0x1c4>)
 8001234:	4293      	cmp	r3, r2
 8001236:	d036      	beq.n	80012a6 <HAL_DMA_IRQHandler+0xd2>
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a57      	ldr	r2, [pc, #348]	; (800139c <HAL_DMA_IRQHandler+0x1c8>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d031      	beq.n	80012a6 <HAL_DMA_IRQHandler+0xd2>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4a56      	ldr	r2, [pc, #344]	; (80013a0 <HAL_DMA_IRQHandler+0x1cc>)
 8001248:	4293      	cmp	r3, r2
 800124a:	d02c      	beq.n	80012a6 <HAL_DMA_IRQHandler+0xd2>
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a54      	ldr	r2, [pc, #336]	; (80013a4 <HAL_DMA_IRQHandler+0x1d0>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d027      	beq.n	80012a6 <HAL_DMA_IRQHandler+0xd2>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4a53      	ldr	r2, [pc, #332]	; (80013a8 <HAL_DMA_IRQHandler+0x1d4>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d022      	beq.n	80012a6 <HAL_DMA_IRQHandler+0xd2>
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a51      	ldr	r2, [pc, #324]	; (80013ac <HAL_DMA_IRQHandler+0x1d8>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d01d      	beq.n	80012a6 <HAL_DMA_IRQHandler+0xd2>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4a50      	ldr	r2, [pc, #320]	; (80013b0 <HAL_DMA_IRQHandler+0x1dc>)
 8001270:	4293      	cmp	r3, r2
 8001272:	d018      	beq.n	80012a6 <HAL_DMA_IRQHandler+0xd2>
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a4e      	ldr	r2, [pc, #312]	; (80013b4 <HAL_DMA_IRQHandler+0x1e0>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d013      	beq.n	80012a6 <HAL_DMA_IRQHandler+0xd2>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4a4d      	ldr	r2, [pc, #308]	; (80013b8 <HAL_DMA_IRQHandler+0x1e4>)
 8001284:	4293      	cmp	r3, r2
 8001286:	d00e      	beq.n	80012a6 <HAL_DMA_IRQHandler+0xd2>
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a4b      	ldr	r2, [pc, #300]	; (80013bc <HAL_DMA_IRQHandler+0x1e8>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d009      	beq.n	80012a6 <HAL_DMA_IRQHandler+0xd2>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a4a      	ldr	r2, [pc, #296]	; (80013c0 <HAL_DMA_IRQHandler+0x1ec>)
 8001298:	4293      	cmp	r3, r2
 800129a:	d004      	beq.n	80012a6 <HAL_DMA_IRQHandler+0xd2>
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a48      	ldr	r2, [pc, #288]	; (80013c4 <HAL_DMA_IRQHandler+0x1f0>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d101      	bne.n	80012aa <HAL_DMA_IRQHandler+0xd6>
 80012a6:	2301      	movs	r3, #1
 80012a8:	e000      	b.n	80012ac <HAL_DMA_IRQHandler+0xd8>
 80012aa:	2300      	movs	r3, #0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	f000 842b 	beq.w	8001b08 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012b6:	f003 031f 	and.w	r3, r3, #31
 80012ba:	2208      	movs	r2, #8
 80012bc:	409a      	lsls	r2, r3
 80012be:	69bb      	ldr	r3, [r7, #24]
 80012c0:	4013      	ands	r3, r2
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	f000 80a2 	beq.w	800140c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a2e      	ldr	r2, [pc, #184]	; (8001388 <HAL_DMA_IRQHandler+0x1b4>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d04a      	beq.n	8001368 <HAL_DMA_IRQHandler+0x194>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4a2d      	ldr	r2, [pc, #180]	; (800138c <HAL_DMA_IRQHandler+0x1b8>)
 80012d8:	4293      	cmp	r3, r2
 80012da:	d045      	beq.n	8001368 <HAL_DMA_IRQHandler+0x194>
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a2b      	ldr	r2, [pc, #172]	; (8001390 <HAL_DMA_IRQHandler+0x1bc>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d040      	beq.n	8001368 <HAL_DMA_IRQHandler+0x194>
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a2a      	ldr	r2, [pc, #168]	; (8001394 <HAL_DMA_IRQHandler+0x1c0>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d03b      	beq.n	8001368 <HAL_DMA_IRQHandler+0x194>
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4a28      	ldr	r2, [pc, #160]	; (8001398 <HAL_DMA_IRQHandler+0x1c4>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d036      	beq.n	8001368 <HAL_DMA_IRQHandler+0x194>
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4a27      	ldr	r2, [pc, #156]	; (800139c <HAL_DMA_IRQHandler+0x1c8>)
 8001300:	4293      	cmp	r3, r2
 8001302:	d031      	beq.n	8001368 <HAL_DMA_IRQHandler+0x194>
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a25      	ldr	r2, [pc, #148]	; (80013a0 <HAL_DMA_IRQHandler+0x1cc>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d02c      	beq.n	8001368 <HAL_DMA_IRQHandler+0x194>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a24      	ldr	r2, [pc, #144]	; (80013a4 <HAL_DMA_IRQHandler+0x1d0>)
 8001314:	4293      	cmp	r3, r2
 8001316:	d027      	beq.n	8001368 <HAL_DMA_IRQHandler+0x194>
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a22      	ldr	r2, [pc, #136]	; (80013a8 <HAL_DMA_IRQHandler+0x1d4>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d022      	beq.n	8001368 <HAL_DMA_IRQHandler+0x194>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a21      	ldr	r2, [pc, #132]	; (80013ac <HAL_DMA_IRQHandler+0x1d8>)
 8001328:	4293      	cmp	r3, r2
 800132a:	d01d      	beq.n	8001368 <HAL_DMA_IRQHandler+0x194>
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a1f      	ldr	r2, [pc, #124]	; (80013b0 <HAL_DMA_IRQHandler+0x1dc>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d018      	beq.n	8001368 <HAL_DMA_IRQHandler+0x194>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4a1e      	ldr	r2, [pc, #120]	; (80013b4 <HAL_DMA_IRQHandler+0x1e0>)
 800133c:	4293      	cmp	r3, r2
 800133e:	d013      	beq.n	8001368 <HAL_DMA_IRQHandler+0x194>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a1c      	ldr	r2, [pc, #112]	; (80013b8 <HAL_DMA_IRQHandler+0x1e4>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d00e      	beq.n	8001368 <HAL_DMA_IRQHandler+0x194>
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a1b      	ldr	r2, [pc, #108]	; (80013bc <HAL_DMA_IRQHandler+0x1e8>)
 8001350:	4293      	cmp	r3, r2
 8001352:	d009      	beq.n	8001368 <HAL_DMA_IRQHandler+0x194>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a19      	ldr	r2, [pc, #100]	; (80013c0 <HAL_DMA_IRQHandler+0x1ec>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d004      	beq.n	8001368 <HAL_DMA_IRQHandler+0x194>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4a18      	ldr	r2, [pc, #96]	; (80013c4 <HAL_DMA_IRQHandler+0x1f0>)
 8001364:	4293      	cmp	r3, r2
 8001366:	d12f      	bne.n	80013c8 <HAL_DMA_IRQHandler+0x1f4>
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f003 0304 	and.w	r3, r3, #4
 8001372:	2b00      	cmp	r3, #0
 8001374:	bf14      	ite	ne
 8001376:	2301      	movne	r3, #1
 8001378:	2300      	moveq	r3, #0
 800137a:	b2db      	uxtb	r3, r3
 800137c:	e02e      	b.n	80013dc <HAL_DMA_IRQHandler+0x208>
 800137e:	bf00      	nop
 8001380:	24000408 	.word	0x24000408
 8001384:	1b4e81b5 	.word	0x1b4e81b5
 8001388:	40020010 	.word	0x40020010
 800138c:	40020028 	.word	0x40020028
 8001390:	40020040 	.word	0x40020040
 8001394:	40020058 	.word	0x40020058
 8001398:	40020070 	.word	0x40020070
 800139c:	40020088 	.word	0x40020088
 80013a0:	400200a0 	.word	0x400200a0
 80013a4:	400200b8 	.word	0x400200b8
 80013a8:	40020410 	.word	0x40020410
 80013ac:	40020428 	.word	0x40020428
 80013b0:	40020440 	.word	0x40020440
 80013b4:	40020458 	.word	0x40020458
 80013b8:	40020470 	.word	0x40020470
 80013bc:	40020488 	.word	0x40020488
 80013c0:	400204a0 	.word	0x400204a0
 80013c4:	400204b8 	.word	0x400204b8
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f003 0308 	and.w	r3, r3, #8
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	bf14      	ite	ne
 80013d6:	2301      	movne	r3, #1
 80013d8:	2300      	moveq	r3, #0
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d015      	beq.n	800140c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f022 0204 	bic.w	r2, r2, #4
 80013ee:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013f4:	f003 031f 	and.w	r3, r3, #31
 80013f8:	2208      	movs	r2, #8
 80013fa:	409a      	lsls	r2, r3
 80013fc:	6a3b      	ldr	r3, [r7, #32]
 80013fe:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001404:	f043 0201 	orr.w	r2, r3, #1
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001410:	f003 031f 	and.w	r3, r3, #31
 8001414:	69ba      	ldr	r2, [r7, #24]
 8001416:	fa22 f303 	lsr.w	r3, r2, r3
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	2b00      	cmp	r3, #0
 8001420:	d06e      	beq.n	8001500 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4a69      	ldr	r2, [pc, #420]	; (80015cc <HAL_DMA_IRQHandler+0x3f8>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d04a      	beq.n	80014c2 <HAL_DMA_IRQHandler+0x2ee>
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a67      	ldr	r2, [pc, #412]	; (80015d0 <HAL_DMA_IRQHandler+0x3fc>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d045      	beq.n	80014c2 <HAL_DMA_IRQHandler+0x2ee>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a66      	ldr	r2, [pc, #408]	; (80015d4 <HAL_DMA_IRQHandler+0x400>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d040      	beq.n	80014c2 <HAL_DMA_IRQHandler+0x2ee>
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a64      	ldr	r2, [pc, #400]	; (80015d8 <HAL_DMA_IRQHandler+0x404>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d03b      	beq.n	80014c2 <HAL_DMA_IRQHandler+0x2ee>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a63      	ldr	r2, [pc, #396]	; (80015dc <HAL_DMA_IRQHandler+0x408>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d036      	beq.n	80014c2 <HAL_DMA_IRQHandler+0x2ee>
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a61      	ldr	r2, [pc, #388]	; (80015e0 <HAL_DMA_IRQHandler+0x40c>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d031      	beq.n	80014c2 <HAL_DMA_IRQHandler+0x2ee>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4a60      	ldr	r2, [pc, #384]	; (80015e4 <HAL_DMA_IRQHandler+0x410>)
 8001464:	4293      	cmp	r3, r2
 8001466:	d02c      	beq.n	80014c2 <HAL_DMA_IRQHandler+0x2ee>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a5e      	ldr	r2, [pc, #376]	; (80015e8 <HAL_DMA_IRQHandler+0x414>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d027      	beq.n	80014c2 <HAL_DMA_IRQHandler+0x2ee>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a5d      	ldr	r2, [pc, #372]	; (80015ec <HAL_DMA_IRQHandler+0x418>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d022      	beq.n	80014c2 <HAL_DMA_IRQHandler+0x2ee>
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a5b      	ldr	r2, [pc, #364]	; (80015f0 <HAL_DMA_IRQHandler+0x41c>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d01d      	beq.n	80014c2 <HAL_DMA_IRQHandler+0x2ee>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a5a      	ldr	r2, [pc, #360]	; (80015f4 <HAL_DMA_IRQHandler+0x420>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d018      	beq.n	80014c2 <HAL_DMA_IRQHandler+0x2ee>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a58      	ldr	r2, [pc, #352]	; (80015f8 <HAL_DMA_IRQHandler+0x424>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d013      	beq.n	80014c2 <HAL_DMA_IRQHandler+0x2ee>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a57      	ldr	r2, [pc, #348]	; (80015fc <HAL_DMA_IRQHandler+0x428>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d00e      	beq.n	80014c2 <HAL_DMA_IRQHandler+0x2ee>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a55      	ldr	r2, [pc, #340]	; (8001600 <HAL_DMA_IRQHandler+0x42c>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d009      	beq.n	80014c2 <HAL_DMA_IRQHandler+0x2ee>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a54      	ldr	r2, [pc, #336]	; (8001604 <HAL_DMA_IRQHandler+0x430>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d004      	beq.n	80014c2 <HAL_DMA_IRQHandler+0x2ee>
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a52      	ldr	r2, [pc, #328]	; (8001608 <HAL_DMA_IRQHandler+0x434>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d10a      	bne.n	80014d8 <HAL_DMA_IRQHandler+0x304>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	695b      	ldr	r3, [r3, #20]
 80014c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	bf14      	ite	ne
 80014d0:	2301      	movne	r3, #1
 80014d2:	2300      	moveq	r3, #0
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	e003      	b.n	80014e0 <HAL_DMA_IRQHandler+0x30c>
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	2300      	movs	r3, #0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d00d      	beq.n	8001500 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014e8:	f003 031f 	and.w	r3, r3, #31
 80014ec:	2201      	movs	r2, #1
 80014ee:	409a      	lsls	r2, r3
 80014f0:	6a3b      	ldr	r3, [r7, #32]
 80014f2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014f8:	f043 0202 	orr.w	r2, r3, #2
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001504:	f003 031f 	and.w	r3, r3, #31
 8001508:	2204      	movs	r2, #4
 800150a:	409a      	lsls	r2, r3
 800150c:	69bb      	ldr	r3, [r7, #24]
 800150e:	4013      	ands	r3, r2
 8001510:	2b00      	cmp	r3, #0
 8001512:	f000 808f 	beq.w	8001634 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a2c      	ldr	r2, [pc, #176]	; (80015cc <HAL_DMA_IRQHandler+0x3f8>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d04a      	beq.n	80015b6 <HAL_DMA_IRQHandler+0x3e2>
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a2a      	ldr	r2, [pc, #168]	; (80015d0 <HAL_DMA_IRQHandler+0x3fc>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d045      	beq.n	80015b6 <HAL_DMA_IRQHandler+0x3e2>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a29      	ldr	r2, [pc, #164]	; (80015d4 <HAL_DMA_IRQHandler+0x400>)
 8001530:	4293      	cmp	r3, r2
 8001532:	d040      	beq.n	80015b6 <HAL_DMA_IRQHandler+0x3e2>
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a27      	ldr	r2, [pc, #156]	; (80015d8 <HAL_DMA_IRQHandler+0x404>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d03b      	beq.n	80015b6 <HAL_DMA_IRQHandler+0x3e2>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a26      	ldr	r2, [pc, #152]	; (80015dc <HAL_DMA_IRQHandler+0x408>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d036      	beq.n	80015b6 <HAL_DMA_IRQHandler+0x3e2>
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a24      	ldr	r2, [pc, #144]	; (80015e0 <HAL_DMA_IRQHandler+0x40c>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d031      	beq.n	80015b6 <HAL_DMA_IRQHandler+0x3e2>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a23      	ldr	r2, [pc, #140]	; (80015e4 <HAL_DMA_IRQHandler+0x410>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d02c      	beq.n	80015b6 <HAL_DMA_IRQHandler+0x3e2>
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a21      	ldr	r2, [pc, #132]	; (80015e8 <HAL_DMA_IRQHandler+0x414>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d027      	beq.n	80015b6 <HAL_DMA_IRQHandler+0x3e2>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4a20      	ldr	r2, [pc, #128]	; (80015ec <HAL_DMA_IRQHandler+0x418>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d022      	beq.n	80015b6 <HAL_DMA_IRQHandler+0x3e2>
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a1e      	ldr	r2, [pc, #120]	; (80015f0 <HAL_DMA_IRQHandler+0x41c>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d01d      	beq.n	80015b6 <HAL_DMA_IRQHandler+0x3e2>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a1d      	ldr	r2, [pc, #116]	; (80015f4 <HAL_DMA_IRQHandler+0x420>)
 8001580:	4293      	cmp	r3, r2
 8001582:	d018      	beq.n	80015b6 <HAL_DMA_IRQHandler+0x3e2>
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a1b      	ldr	r2, [pc, #108]	; (80015f8 <HAL_DMA_IRQHandler+0x424>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d013      	beq.n	80015b6 <HAL_DMA_IRQHandler+0x3e2>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4a1a      	ldr	r2, [pc, #104]	; (80015fc <HAL_DMA_IRQHandler+0x428>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d00e      	beq.n	80015b6 <HAL_DMA_IRQHandler+0x3e2>
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a18      	ldr	r2, [pc, #96]	; (8001600 <HAL_DMA_IRQHandler+0x42c>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d009      	beq.n	80015b6 <HAL_DMA_IRQHandler+0x3e2>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a17      	ldr	r2, [pc, #92]	; (8001604 <HAL_DMA_IRQHandler+0x430>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d004      	beq.n	80015b6 <HAL_DMA_IRQHandler+0x3e2>
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a15      	ldr	r2, [pc, #84]	; (8001608 <HAL_DMA_IRQHandler+0x434>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d12a      	bne.n	800160c <HAL_DMA_IRQHandler+0x438>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f003 0302 	and.w	r3, r3, #2
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	bf14      	ite	ne
 80015c4:	2301      	movne	r3, #1
 80015c6:	2300      	moveq	r3, #0
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	e023      	b.n	8001614 <HAL_DMA_IRQHandler+0x440>
 80015cc:	40020010 	.word	0x40020010
 80015d0:	40020028 	.word	0x40020028
 80015d4:	40020040 	.word	0x40020040
 80015d8:	40020058 	.word	0x40020058
 80015dc:	40020070 	.word	0x40020070
 80015e0:	40020088 	.word	0x40020088
 80015e4:	400200a0 	.word	0x400200a0
 80015e8:	400200b8 	.word	0x400200b8
 80015ec:	40020410 	.word	0x40020410
 80015f0:	40020428 	.word	0x40020428
 80015f4:	40020440 	.word	0x40020440
 80015f8:	40020458 	.word	0x40020458
 80015fc:	40020470 	.word	0x40020470
 8001600:	40020488 	.word	0x40020488
 8001604:	400204a0 	.word	0x400204a0
 8001608:	400204b8 	.word	0x400204b8
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	2300      	movs	r3, #0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d00d      	beq.n	8001634 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800161c:	f003 031f 	and.w	r3, r3, #31
 8001620:	2204      	movs	r2, #4
 8001622:	409a      	lsls	r2, r3
 8001624:	6a3b      	ldr	r3, [r7, #32]
 8001626:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800162c:	f043 0204 	orr.w	r2, r3, #4
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001638:	f003 031f 	and.w	r3, r3, #31
 800163c:	2210      	movs	r2, #16
 800163e:	409a      	lsls	r2, r3
 8001640:	69bb      	ldr	r3, [r7, #24]
 8001642:	4013      	ands	r3, r2
 8001644:	2b00      	cmp	r3, #0
 8001646:	f000 80a6 	beq.w	8001796 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a85      	ldr	r2, [pc, #532]	; (8001864 <HAL_DMA_IRQHandler+0x690>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d04a      	beq.n	80016ea <HAL_DMA_IRQHandler+0x516>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a83      	ldr	r2, [pc, #524]	; (8001868 <HAL_DMA_IRQHandler+0x694>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d045      	beq.n	80016ea <HAL_DMA_IRQHandler+0x516>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a82      	ldr	r2, [pc, #520]	; (800186c <HAL_DMA_IRQHandler+0x698>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d040      	beq.n	80016ea <HAL_DMA_IRQHandler+0x516>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a80      	ldr	r2, [pc, #512]	; (8001870 <HAL_DMA_IRQHandler+0x69c>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d03b      	beq.n	80016ea <HAL_DMA_IRQHandler+0x516>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a7f      	ldr	r2, [pc, #508]	; (8001874 <HAL_DMA_IRQHandler+0x6a0>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d036      	beq.n	80016ea <HAL_DMA_IRQHandler+0x516>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a7d      	ldr	r2, [pc, #500]	; (8001878 <HAL_DMA_IRQHandler+0x6a4>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d031      	beq.n	80016ea <HAL_DMA_IRQHandler+0x516>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a7c      	ldr	r2, [pc, #496]	; (800187c <HAL_DMA_IRQHandler+0x6a8>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d02c      	beq.n	80016ea <HAL_DMA_IRQHandler+0x516>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a7a      	ldr	r2, [pc, #488]	; (8001880 <HAL_DMA_IRQHandler+0x6ac>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d027      	beq.n	80016ea <HAL_DMA_IRQHandler+0x516>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a79      	ldr	r2, [pc, #484]	; (8001884 <HAL_DMA_IRQHandler+0x6b0>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d022      	beq.n	80016ea <HAL_DMA_IRQHandler+0x516>
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a77      	ldr	r2, [pc, #476]	; (8001888 <HAL_DMA_IRQHandler+0x6b4>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d01d      	beq.n	80016ea <HAL_DMA_IRQHandler+0x516>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a76      	ldr	r2, [pc, #472]	; (800188c <HAL_DMA_IRQHandler+0x6b8>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d018      	beq.n	80016ea <HAL_DMA_IRQHandler+0x516>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a74      	ldr	r2, [pc, #464]	; (8001890 <HAL_DMA_IRQHandler+0x6bc>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d013      	beq.n	80016ea <HAL_DMA_IRQHandler+0x516>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a73      	ldr	r2, [pc, #460]	; (8001894 <HAL_DMA_IRQHandler+0x6c0>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d00e      	beq.n	80016ea <HAL_DMA_IRQHandler+0x516>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a71      	ldr	r2, [pc, #452]	; (8001898 <HAL_DMA_IRQHandler+0x6c4>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d009      	beq.n	80016ea <HAL_DMA_IRQHandler+0x516>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a70      	ldr	r2, [pc, #448]	; (800189c <HAL_DMA_IRQHandler+0x6c8>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d004      	beq.n	80016ea <HAL_DMA_IRQHandler+0x516>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a6e      	ldr	r2, [pc, #440]	; (80018a0 <HAL_DMA_IRQHandler+0x6cc>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d10a      	bne.n	8001700 <HAL_DMA_IRQHandler+0x52c>
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f003 0308 	and.w	r3, r3, #8
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	bf14      	ite	ne
 80016f8:	2301      	movne	r3, #1
 80016fa:	2300      	moveq	r3, #0
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	e009      	b.n	8001714 <HAL_DMA_IRQHandler+0x540>
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f003 0304 	and.w	r3, r3, #4
 800170a:	2b00      	cmp	r3, #0
 800170c:	bf14      	ite	ne
 800170e:	2301      	movne	r3, #1
 8001710:	2300      	moveq	r3, #0
 8001712:	b2db      	uxtb	r3, r3
 8001714:	2b00      	cmp	r3, #0
 8001716:	d03e      	beq.n	8001796 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800171c:	f003 031f 	and.w	r3, r3, #31
 8001720:	2210      	movs	r2, #16
 8001722:	409a      	lsls	r2, r3
 8001724:	6a3b      	ldr	r3, [r7, #32]
 8001726:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001732:	2b00      	cmp	r3, #0
 8001734:	d018      	beq.n	8001768 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001740:	2b00      	cmp	r3, #0
 8001742:	d108      	bne.n	8001756 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001748:	2b00      	cmp	r3, #0
 800174a:	d024      	beq.n	8001796 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	4798      	blx	r3
 8001754:	e01f      	b.n	8001796 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800175a:	2b00      	cmp	r3, #0
 800175c:	d01b      	beq.n	8001796 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	4798      	blx	r3
 8001766:	e016      	b.n	8001796 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001772:	2b00      	cmp	r3, #0
 8001774:	d107      	bne.n	8001786 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	681a      	ldr	r2, [r3, #0]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f022 0208 	bic.w	r2, r2, #8
 8001784:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800178a:	2b00      	cmp	r3, #0
 800178c:	d003      	beq.n	8001796 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800179a:	f003 031f 	and.w	r3, r3, #31
 800179e:	2220      	movs	r2, #32
 80017a0:	409a      	lsls	r2, r3
 80017a2:	69bb      	ldr	r3, [r7, #24]
 80017a4:	4013      	ands	r3, r2
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	f000 8110 	beq.w	80019cc <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a2c      	ldr	r2, [pc, #176]	; (8001864 <HAL_DMA_IRQHandler+0x690>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d04a      	beq.n	800184c <HAL_DMA_IRQHandler+0x678>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a2b      	ldr	r2, [pc, #172]	; (8001868 <HAL_DMA_IRQHandler+0x694>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d045      	beq.n	800184c <HAL_DMA_IRQHandler+0x678>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a29      	ldr	r2, [pc, #164]	; (800186c <HAL_DMA_IRQHandler+0x698>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d040      	beq.n	800184c <HAL_DMA_IRQHandler+0x678>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a28      	ldr	r2, [pc, #160]	; (8001870 <HAL_DMA_IRQHandler+0x69c>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d03b      	beq.n	800184c <HAL_DMA_IRQHandler+0x678>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a26      	ldr	r2, [pc, #152]	; (8001874 <HAL_DMA_IRQHandler+0x6a0>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d036      	beq.n	800184c <HAL_DMA_IRQHandler+0x678>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a25      	ldr	r2, [pc, #148]	; (8001878 <HAL_DMA_IRQHandler+0x6a4>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d031      	beq.n	800184c <HAL_DMA_IRQHandler+0x678>
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a23      	ldr	r2, [pc, #140]	; (800187c <HAL_DMA_IRQHandler+0x6a8>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d02c      	beq.n	800184c <HAL_DMA_IRQHandler+0x678>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a22      	ldr	r2, [pc, #136]	; (8001880 <HAL_DMA_IRQHandler+0x6ac>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d027      	beq.n	800184c <HAL_DMA_IRQHandler+0x678>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a20      	ldr	r2, [pc, #128]	; (8001884 <HAL_DMA_IRQHandler+0x6b0>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d022      	beq.n	800184c <HAL_DMA_IRQHandler+0x678>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a1f      	ldr	r2, [pc, #124]	; (8001888 <HAL_DMA_IRQHandler+0x6b4>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d01d      	beq.n	800184c <HAL_DMA_IRQHandler+0x678>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a1d      	ldr	r2, [pc, #116]	; (800188c <HAL_DMA_IRQHandler+0x6b8>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d018      	beq.n	800184c <HAL_DMA_IRQHandler+0x678>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4a1c      	ldr	r2, [pc, #112]	; (8001890 <HAL_DMA_IRQHandler+0x6bc>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d013      	beq.n	800184c <HAL_DMA_IRQHandler+0x678>
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a1a      	ldr	r2, [pc, #104]	; (8001894 <HAL_DMA_IRQHandler+0x6c0>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d00e      	beq.n	800184c <HAL_DMA_IRQHandler+0x678>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4a19      	ldr	r2, [pc, #100]	; (8001898 <HAL_DMA_IRQHandler+0x6c4>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d009      	beq.n	800184c <HAL_DMA_IRQHandler+0x678>
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a17      	ldr	r2, [pc, #92]	; (800189c <HAL_DMA_IRQHandler+0x6c8>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d004      	beq.n	800184c <HAL_DMA_IRQHandler+0x678>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a16      	ldr	r2, [pc, #88]	; (80018a0 <HAL_DMA_IRQHandler+0x6cc>)
 8001848:	4293      	cmp	r3, r2
 800184a:	d12b      	bne.n	80018a4 <HAL_DMA_IRQHandler+0x6d0>
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 0310 	and.w	r3, r3, #16
 8001856:	2b00      	cmp	r3, #0
 8001858:	bf14      	ite	ne
 800185a:	2301      	movne	r3, #1
 800185c:	2300      	moveq	r3, #0
 800185e:	b2db      	uxtb	r3, r3
 8001860:	e02a      	b.n	80018b8 <HAL_DMA_IRQHandler+0x6e4>
 8001862:	bf00      	nop
 8001864:	40020010 	.word	0x40020010
 8001868:	40020028 	.word	0x40020028
 800186c:	40020040 	.word	0x40020040
 8001870:	40020058 	.word	0x40020058
 8001874:	40020070 	.word	0x40020070
 8001878:	40020088 	.word	0x40020088
 800187c:	400200a0 	.word	0x400200a0
 8001880:	400200b8 	.word	0x400200b8
 8001884:	40020410 	.word	0x40020410
 8001888:	40020428 	.word	0x40020428
 800188c:	40020440 	.word	0x40020440
 8001890:	40020458 	.word	0x40020458
 8001894:	40020470 	.word	0x40020470
 8001898:	40020488 	.word	0x40020488
 800189c:	400204a0 	.word	0x400204a0
 80018a0:	400204b8 	.word	0x400204b8
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f003 0302 	and.w	r3, r3, #2
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	bf14      	ite	ne
 80018b2:	2301      	movne	r3, #1
 80018b4:	2300      	moveq	r3, #0
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	f000 8087 	beq.w	80019cc <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018c2:	f003 031f 	and.w	r3, r3, #31
 80018c6:	2220      	movs	r2, #32
 80018c8:	409a      	lsls	r2, r3
 80018ca:	6a3b      	ldr	r3, [r7, #32]
 80018cc:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80018d4:	b2db      	uxtb	r3, r3
 80018d6:	2b04      	cmp	r3, #4
 80018d8:	d139      	bne.n	800194e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f022 0216 	bic.w	r2, r2, #22
 80018e8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	695a      	ldr	r2, [r3, #20]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80018f8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d103      	bne.n	800190a <HAL_DMA_IRQHandler+0x736>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001906:	2b00      	cmp	r3, #0
 8001908:	d007      	beq.n	800191a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f022 0208 	bic.w	r2, r2, #8
 8001918:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800191e:	f003 031f 	and.w	r3, r3, #31
 8001922:	223f      	movs	r2, #63	; 0x3f
 8001924:	409a      	lsls	r2, r3
 8001926:	6a3b      	ldr	r3, [r7, #32]
 8001928:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2201      	movs	r2, #1
 800192e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2200      	movs	r2, #0
 8001936:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800193e:	2b00      	cmp	r3, #0
 8001940:	f000 834a 	beq.w	8001fd8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001948:	6878      	ldr	r0, [r7, #4]
 800194a:	4798      	blx	r3
          }
          return;
 800194c:	e344      	b.n	8001fd8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001958:	2b00      	cmp	r3, #0
 800195a:	d018      	beq.n	800198e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001966:	2b00      	cmp	r3, #0
 8001968:	d108      	bne.n	800197c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800196e:	2b00      	cmp	r3, #0
 8001970:	d02c      	beq.n	80019cc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	4798      	blx	r3
 800197a:	e027      	b.n	80019cc <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001980:	2b00      	cmp	r3, #0
 8001982:	d023      	beq.n	80019cc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	4798      	blx	r3
 800198c:	e01e      	b.n	80019cc <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001998:	2b00      	cmp	r3, #0
 800199a:	d10f      	bne.n	80019bc <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f022 0210 	bic.w	r2, r2, #16
 80019aa:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2201      	movs	r2, #1
 80019b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2200      	movs	r2, #0
 80019b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d003      	beq.n	80019cc <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019c8:	6878      	ldr	r0, [r7, #4]
 80019ca:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	f000 8306 	beq.w	8001fe2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019da:	f003 0301 	and.w	r3, r3, #1
 80019de:	2b00      	cmp	r3, #0
 80019e0:	f000 8088 	beq.w	8001af4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2204      	movs	r2, #4
 80019e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a7a      	ldr	r2, [pc, #488]	; (8001bdc <HAL_DMA_IRQHandler+0xa08>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d04a      	beq.n	8001a8c <HAL_DMA_IRQHandler+0x8b8>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a79      	ldr	r2, [pc, #484]	; (8001be0 <HAL_DMA_IRQHandler+0xa0c>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d045      	beq.n	8001a8c <HAL_DMA_IRQHandler+0x8b8>
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a77      	ldr	r2, [pc, #476]	; (8001be4 <HAL_DMA_IRQHandler+0xa10>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d040      	beq.n	8001a8c <HAL_DMA_IRQHandler+0x8b8>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4a76      	ldr	r2, [pc, #472]	; (8001be8 <HAL_DMA_IRQHandler+0xa14>)
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d03b      	beq.n	8001a8c <HAL_DMA_IRQHandler+0x8b8>
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a74      	ldr	r2, [pc, #464]	; (8001bec <HAL_DMA_IRQHandler+0xa18>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d036      	beq.n	8001a8c <HAL_DMA_IRQHandler+0x8b8>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4a73      	ldr	r2, [pc, #460]	; (8001bf0 <HAL_DMA_IRQHandler+0xa1c>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d031      	beq.n	8001a8c <HAL_DMA_IRQHandler+0x8b8>
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a71      	ldr	r2, [pc, #452]	; (8001bf4 <HAL_DMA_IRQHandler+0xa20>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d02c      	beq.n	8001a8c <HAL_DMA_IRQHandler+0x8b8>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4a70      	ldr	r2, [pc, #448]	; (8001bf8 <HAL_DMA_IRQHandler+0xa24>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d027      	beq.n	8001a8c <HAL_DMA_IRQHandler+0x8b8>
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a6e      	ldr	r2, [pc, #440]	; (8001bfc <HAL_DMA_IRQHandler+0xa28>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d022      	beq.n	8001a8c <HAL_DMA_IRQHandler+0x8b8>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a6d      	ldr	r2, [pc, #436]	; (8001c00 <HAL_DMA_IRQHandler+0xa2c>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d01d      	beq.n	8001a8c <HAL_DMA_IRQHandler+0x8b8>
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a6b      	ldr	r2, [pc, #428]	; (8001c04 <HAL_DMA_IRQHandler+0xa30>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d018      	beq.n	8001a8c <HAL_DMA_IRQHandler+0x8b8>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a6a      	ldr	r2, [pc, #424]	; (8001c08 <HAL_DMA_IRQHandler+0xa34>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d013      	beq.n	8001a8c <HAL_DMA_IRQHandler+0x8b8>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a68      	ldr	r2, [pc, #416]	; (8001c0c <HAL_DMA_IRQHandler+0xa38>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d00e      	beq.n	8001a8c <HAL_DMA_IRQHandler+0x8b8>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a67      	ldr	r2, [pc, #412]	; (8001c10 <HAL_DMA_IRQHandler+0xa3c>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d009      	beq.n	8001a8c <HAL_DMA_IRQHandler+0x8b8>
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a65      	ldr	r2, [pc, #404]	; (8001c14 <HAL_DMA_IRQHandler+0xa40>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d004      	beq.n	8001a8c <HAL_DMA_IRQHandler+0x8b8>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a64      	ldr	r2, [pc, #400]	; (8001c18 <HAL_DMA_IRQHandler+0xa44>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d108      	bne.n	8001a9e <HAL_DMA_IRQHandler+0x8ca>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f022 0201 	bic.w	r2, r2, #1
 8001a9a:	601a      	str	r2, [r3, #0]
 8001a9c:	e007      	b.n	8001aae <HAL_DMA_IRQHandler+0x8da>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f022 0201 	bic.w	r2, r2, #1
 8001aac:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	60fb      	str	r3, [r7, #12]
 8001ab4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	d307      	bcc.n	8001aca <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f003 0301 	and.w	r3, r3, #1
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d1f2      	bne.n	8001aae <HAL_DMA_IRQHandler+0x8da>
 8001ac8:	e000      	b.n	8001acc <HAL_DMA_IRQHandler+0x8f8>
            break;
 8001aca:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d004      	beq.n	8001ae4 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2203      	movs	r2, #3
 8001ade:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8001ae2:	e003      	b.n	8001aec <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2200      	movs	r2, #0
 8001af0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	f000 8272 	beq.w	8001fe2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	4798      	blx	r3
 8001b06:	e26c      	b.n	8001fe2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a43      	ldr	r2, [pc, #268]	; (8001c1c <HAL_DMA_IRQHandler+0xa48>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d022      	beq.n	8001b58 <HAL_DMA_IRQHandler+0x984>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a42      	ldr	r2, [pc, #264]	; (8001c20 <HAL_DMA_IRQHandler+0xa4c>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d01d      	beq.n	8001b58 <HAL_DMA_IRQHandler+0x984>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a40      	ldr	r2, [pc, #256]	; (8001c24 <HAL_DMA_IRQHandler+0xa50>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d018      	beq.n	8001b58 <HAL_DMA_IRQHandler+0x984>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a3f      	ldr	r2, [pc, #252]	; (8001c28 <HAL_DMA_IRQHandler+0xa54>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d013      	beq.n	8001b58 <HAL_DMA_IRQHandler+0x984>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a3d      	ldr	r2, [pc, #244]	; (8001c2c <HAL_DMA_IRQHandler+0xa58>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d00e      	beq.n	8001b58 <HAL_DMA_IRQHandler+0x984>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a3c      	ldr	r2, [pc, #240]	; (8001c30 <HAL_DMA_IRQHandler+0xa5c>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d009      	beq.n	8001b58 <HAL_DMA_IRQHandler+0x984>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a3a      	ldr	r2, [pc, #232]	; (8001c34 <HAL_DMA_IRQHandler+0xa60>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d004      	beq.n	8001b58 <HAL_DMA_IRQHandler+0x984>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a39      	ldr	r2, [pc, #228]	; (8001c38 <HAL_DMA_IRQHandler+0xa64>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d101      	bne.n	8001b5c <HAL_DMA_IRQHandler+0x988>
 8001b58:	2301      	movs	r3, #1
 8001b5a:	e000      	b.n	8001b5e <HAL_DMA_IRQHandler+0x98a>
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	f000 823f 	beq.w	8001fe2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b70:	f003 031f 	and.w	r3, r3, #31
 8001b74:	2204      	movs	r2, #4
 8001b76:	409a      	lsls	r2, r3
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	f000 80cd 	beq.w	8001d1c <HAL_DMA_IRQHandler+0xb48>
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	f003 0304 	and.w	r3, r3, #4
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	f000 80c7 	beq.w	8001d1c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b92:	f003 031f 	and.w	r3, r3, #31
 8001b96:	2204      	movs	r2, #4
 8001b98:	409a      	lsls	r2, r3
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d049      	beq.n	8001c3c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d109      	bne.n	8001bc6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	f000 8210 	beq.w	8001fdc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bc0:	6878      	ldr	r0, [r7, #4]
 8001bc2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8001bc4:	e20a      	b.n	8001fdc <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	f000 8206 	beq.w	8001fdc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd4:	6878      	ldr	r0, [r7, #4]
 8001bd6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8001bd8:	e200      	b.n	8001fdc <HAL_DMA_IRQHandler+0xe08>
 8001bda:	bf00      	nop
 8001bdc:	40020010 	.word	0x40020010
 8001be0:	40020028 	.word	0x40020028
 8001be4:	40020040 	.word	0x40020040
 8001be8:	40020058 	.word	0x40020058
 8001bec:	40020070 	.word	0x40020070
 8001bf0:	40020088 	.word	0x40020088
 8001bf4:	400200a0 	.word	0x400200a0
 8001bf8:	400200b8 	.word	0x400200b8
 8001bfc:	40020410 	.word	0x40020410
 8001c00:	40020428 	.word	0x40020428
 8001c04:	40020440 	.word	0x40020440
 8001c08:	40020458 	.word	0x40020458
 8001c0c:	40020470 	.word	0x40020470
 8001c10:	40020488 	.word	0x40020488
 8001c14:	400204a0 	.word	0x400204a0
 8001c18:	400204b8 	.word	0x400204b8
 8001c1c:	58025408 	.word	0x58025408
 8001c20:	5802541c 	.word	0x5802541c
 8001c24:	58025430 	.word	0x58025430
 8001c28:	58025444 	.word	0x58025444
 8001c2c:	58025458 	.word	0x58025458
 8001c30:	5802546c 	.word	0x5802546c
 8001c34:	58025480 	.word	0x58025480
 8001c38:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	f003 0320 	and.w	r3, r3, #32
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d160      	bne.n	8001d08 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a8c      	ldr	r2, [pc, #560]	; (8001e7c <HAL_DMA_IRQHandler+0xca8>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d04a      	beq.n	8001ce6 <HAL_DMA_IRQHandler+0xb12>
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a8a      	ldr	r2, [pc, #552]	; (8001e80 <HAL_DMA_IRQHandler+0xcac>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d045      	beq.n	8001ce6 <HAL_DMA_IRQHandler+0xb12>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a89      	ldr	r2, [pc, #548]	; (8001e84 <HAL_DMA_IRQHandler+0xcb0>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d040      	beq.n	8001ce6 <HAL_DMA_IRQHandler+0xb12>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a87      	ldr	r2, [pc, #540]	; (8001e88 <HAL_DMA_IRQHandler+0xcb4>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d03b      	beq.n	8001ce6 <HAL_DMA_IRQHandler+0xb12>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a86      	ldr	r2, [pc, #536]	; (8001e8c <HAL_DMA_IRQHandler+0xcb8>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d036      	beq.n	8001ce6 <HAL_DMA_IRQHandler+0xb12>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a84      	ldr	r2, [pc, #528]	; (8001e90 <HAL_DMA_IRQHandler+0xcbc>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d031      	beq.n	8001ce6 <HAL_DMA_IRQHandler+0xb12>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a83      	ldr	r2, [pc, #524]	; (8001e94 <HAL_DMA_IRQHandler+0xcc0>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d02c      	beq.n	8001ce6 <HAL_DMA_IRQHandler+0xb12>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a81      	ldr	r2, [pc, #516]	; (8001e98 <HAL_DMA_IRQHandler+0xcc4>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d027      	beq.n	8001ce6 <HAL_DMA_IRQHandler+0xb12>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a80      	ldr	r2, [pc, #512]	; (8001e9c <HAL_DMA_IRQHandler+0xcc8>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d022      	beq.n	8001ce6 <HAL_DMA_IRQHandler+0xb12>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a7e      	ldr	r2, [pc, #504]	; (8001ea0 <HAL_DMA_IRQHandler+0xccc>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d01d      	beq.n	8001ce6 <HAL_DMA_IRQHandler+0xb12>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a7d      	ldr	r2, [pc, #500]	; (8001ea4 <HAL_DMA_IRQHandler+0xcd0>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d018      	beq.n	8001ce6 <HAL_DMA_IRQHandler+0xb12>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a7b      	ldr	r2, [pc, #492]	; (8001ea8 <HAL_DMA_IRQHandler+0xcd4>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d013      	beq.n	8001ce6 <HAL_DMA_IRQHandler+0xb12>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a7a      	ldr	r2, [pc, #488]	; (8001eac <HAL_DMA_IRQHandler+0xcd8>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d00e      	beq.n	8001ce6 <HAL_DMA_IRQHandler+0xb12>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a78      	ldr	r2, [pc, #480]	; (8001eb0 <HAL_DMA_IRQHandler+0xcdc>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d009      	beq.n	8001ce6 <HAL_DMA_IRQHandler+0xb12>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a77      	ldr	r2, [pc, #476]	; (8001eb4 <HAL_DMA_IRQHandler+0xce0>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d004      	beq.n	8001ce6 <HAL_DMA_IRQHandler+0xb12>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a75      	ldr	r2, [pc, #468]	; (8001eb8 <HAL_DMA_IRQHandler+0xce4>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d108      	bne.n	8001cf8 <HAL_DMA_IRQHandler+0xb24>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f022 0208 	bic.w	r2, r2, #8
 8001cf4:	601a      	str	r2, [r3, #0]
 8001cf6:	e007      	b.n	8001d08 <HAL_DMA_IRQHandler+0xb34>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f022 0204 	bic.w	r2, r2, #4
 8001d06:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	f000 8165 	beq.w	8001fdc <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8001d1a:	e15f      	b.n	8001fdc <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d20:	f003 031f 	and.w	r3, r3, #31
 8001d24:	2202      	movs	r2, #2
 8001d26:	409a      	lsls	r2, r3
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	f000 80c5 	beq.w	8001ebc <HAL_DMA_IRQHandler+0xce8>
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	f003 0302 	and.w	r3, r3, #2
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	f000 80bf 	beq.w	8001ebc <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d42:	f003 031f 	and.w	r3, r3, #31
 8001d46:	2202      	movs	r2, #2
 8001d48:	409a      	lsls	r2, r3
 8001d4a:	69fb      	ldr	r3, [r7, #28]
 8001d4c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d018      	beq.n	8001d8a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d109      	bne.n	8001d76 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	f000 813a 	beq.w	8001fe0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8001d74:	e134      	b.n	8001fe0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	f000 8130 	beq.w	8001fe0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d84:	6878      	ldr	r0, [r7, #4]
 8001d86:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8001d88:	e12a      	b.n	8001fe0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	f003 0320 	and.w	r3, r3, #32
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d168      	bne.n	8001e66 <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a38      	ldr	r2, [pc, #224]	; (8001e7c <HAL_DMA_IRQHandler+0xca8>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d04a      	beq.n	8001e34 <HAL_DMA_IRQHandler+0xc60>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a37      	ldr	r2, [pc, #220]	; (8001e80 <HAL_DMA_IRQHandler+0xcac>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d045      	beq.n	8001e34 <HAL_DMA_IRQHandler+0xc60>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a35      	ldr	r2, [pc, #212]	; (8001e84 <HAL_DMA_IRQHandler+0xcb0>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d040      	beq.n	8001e34 <HAL_DMA_IRQHandler+0xc60>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a34      	ldr	r2, [pc, #208]	; (8001e88 <HAL_DMA_IRQHandler+0xcb4>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d03b      	beq.n	8001e34 <HAL_DMA_IRQHandler+0xc60>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a32      	ldr	r2, [pc, #200]	; (8001e8c <HAL_DMA_IRQHandler+0xcb8>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d036      	beq.n	8001e34 <HAL_DMA_IRQHandler+0xc60>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a31      	ldr	r2, [pc, #196]	; (8001e90 <HAL_DMA_IRQHandler+0xcbc>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d031      	beq.n	8001e34 <HAL_DMA_IRQHandler+0xc60>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a2f      	ldr	r2, [pc, #188]	; (8001e94 <HAL_DMA_IRQHandler+0xcc0>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d02c      	beq.n	8001e34 <HAL_DMA_IRQHandler+0xc60>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a2e      	ldr	r2, [pc, #184]	; (8001e98 <HAL_DMA_IRQHandler+0xcc4>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d027      	beq.n	8001e34 <HAL_DMA_IRQHandler+0xc60>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a2c      	ldr	r2, [pc, #176]	; (8001e9c <HAL_DMA_IRQHandler+0xcc8>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d022      	beq.n	8001e34 <HAL_DMA_IRQHandler+0xc60>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a2b      	ldr	r2, [pc, #172]	; (8001ea0 <HAL_DMA_IRQHandler+0xccc>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d01d      	beq.n	8001e34 <HAL_DMA_IRQHandler+0xc60>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a29      	ldr	r2, [pc, #164]	; (8001ea4 <HAL_DMA_IRQHandler+0xcd0>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d018      	beq.n	8001e34 <HAL_DMA_IRQHandler+0xc60>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a28      	ldr	r2, [pc, #160]	; (8001ea8 <HAL_DMA_IRQHandler+0xcd4>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d013      	beq.n	8001e34 <HAL_DMA_IRQHandler+0xc60>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a26      	ldr	r2, [pc, #152]	; (8001eac <HAL_DMA_IRQHandler+0xcd8>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d00e      	beq.n	8001e34 <HAL_DMA_IRQHandler+0xc60>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a25      	ldr	r2, [pc, #148]	; (8001eb0 <HAL_DMA_IRQHandler+0xcdc>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d009      	beq.n	8001e34 <HAL_DMA_IRQHandler+0xc60>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a23      	ldr	r2, [pc, #140]	; (8001eb4 <HAL_DMA_IRQHandler+0xce0>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d004      	beq.n	8001e34 <HAL_DMA_IRQHandler+0xc60>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a22      	ldr	r2, [pc, #136]	; (8001eb8 <HAL_DMA_IRQHandler+0xce4>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d108      	bne.n	8001e46 <HAL_DMA_IRQHandler+0xc72>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f022 0214 	bic.w	r2, r2, #20
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	e007      	b.n	8001e56 <HAL_DMA_IRQHandler+0xc82>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f022 020a 	bic.w	r2, r2, #10
 8001e54:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2201      	movs	r2, #1
 8001e5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2200      	movs	r2, #0
 8001e62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	f000 80b8 	beq.w	8001fe0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e74:	6878      	ldr	r0, [r7, #4]
 8001e76:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8001e78:	e0b2      	b.n	8001fe0 <HAL_DMA_IRQHandler+0xe0c>
 8001e7a:	bf00      	nop
 8001e7c:	40020010 	.word	0x40020010
 8001e80:	40020028 	.word	0x40020028
 8001e84:	40020040 	.word	0x40020040
 8001e88:	40020058 	.word	0x40020058
 8001e8c:	40020070 	.word	0x40020070
 8001e90:	40020088 	.word	0x40020088
 8001e94:	400200a0 	.word	0x400200a0
 8001e98:	400200b8 	.word	0x400200b8
 8001e9c:	40020410 	.word	0x40020410
 8001ea0:	40020428 	.word	0x40020428
 8001ea4:	40020440 	.word	0x40020440
 8001ea8:	40020458 	.word	0x40020458
 8001eac:	40020470 	.word	0x40020470
 8001eb0:	40020488 	.word	0x40020488
 8001eb4:	400204a0 	.word	0x400204a0
 8001eb8:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ec0:	f003 031f 	and.w	r3, r3, #31
 8001ec4:	2208      	movs	r2, #8
 8001ec6:	409a      	lsls	r2, r3
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	4013      	ands	r3, r2
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	f000 8088 	beq.w	8001fe2 <HAL_DMA_IRQHandler+0xe0e>
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	f003 0308 	and.w	r3, r3, #8
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	f000 8082 	beq.w	8001fe2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a41      	ldr	r2, [pc, #260]	; (8001fe8 <HAL_DMA_IRQHandler+0xe14>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d04a      	beq.n	8001f7e <HAL_DMA_IRQHandler+0xdaa>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a3f      	ldr	r2, [pc, #252]	; (8001fec <HAL_DMA_IRQHandler+0xe18>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d045      	beq.n	8001f7e <HAL_DMA_IRQHandler+0xdaa>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a3e      	ldr	r2, [pc, #248]	; (8001ff0 <HAL_DMA_IRQHandler+0xe1c>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d040      	beq.n	8001f7e <HAL_DMA_IRQHandler+0xdaa>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a3c      	ldr	r2, [pc, #240]	; (8001ff4 <HAL_DMA_IRQHandler+0xe20>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d03b      	beq.n	8001f7e <HAL_DMA_IRQHandler+0xdaa>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a3b      	ldr	r2, [pc, #236]	; (8001ff8 <HAL_DMA_IRQHandler+0xe24>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d036      	beq.n	8001f7e <HAL_DMA_IRQHandler+0xdaa>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a39      	ldr	r2, [pc, #228]	; (8001ffc <HAL_DMA_IRQHandler+0xe28>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d031      	beq.n	8001f7e <HAL_DMA_IRQHandler+0xdaa>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a38      	ldr	r2, [pc, #224]	; (8002000 <HAL_DMA_IRQHandler+0xe2c>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d02c      	beq.n	8001f7e <HAL_DMA_IRQHandler+0xdaa>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a36      	ldr	r2, [pc, #216]	; (8002004 <HAL_DMA_IRQHandler+0xe30>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d027      	beq.n	8001f7e <HAL_DMA_IRQHandler+0xdaa>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a35      	ldr	r2, [pc, #212]	; (8002008 <HAL_DMA_IRQHandler+0xe34>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d022      	beq.n	8001f7e <HAL_DMA_IRQHandler+0xdaa>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a33      	ldr	r2, [pc, #204]	; (800200c <HAL_DMA_IRQHandler+0xe38>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d01d      	beq.n	8001f7e <HAL_DMA_IRQHandler+0xdaa>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a32      	ldr	r2, [pc, #200]	; (8002010 <HAL_DMA_IRQHandler+0xe3c>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d018      	beq.n	8001f7e <HAL_DMA_IRQHandler+0xdaa>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a30      	ldr	r2, [pc, #192]	; (8002014 <HAL_DMA_IRQHandler+0xe40>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d013      	beq.n	8001f7e <HAL_DMA_IRQHandler+0xdaa>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a2f      	ldr	r2, [pc, #188]	; (8002018 <HAL_DMA_IRQHandler+0xe44>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d00e      	beq.n	8001f7e <HAL_DMA_IRQHandler+0xdaa>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a2d      	ldr	r2, [pc, #180]	; (800201c <HAL_DMA_IRQHandler+0xe48>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d009      	beq.n	8001f7e <HAL_DMA_IRQHandler+0xdaa>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a2c      	ldr	r2, [pc, #176]	; (8002020 <HAL_DMA_IRQHandler+0xe4c>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d004      	beq.n	8001f7e <HAL_DMA_IRQHandler+0xdaa>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a2a      	ldr	r2, [pc, #168]	; (8002024 <HAL_DMA_IRQHandler+0xe50>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d108      	bne.n	8001f90 <HAL_DMA_IRQHandler+0xdbc>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	681a      	ldr	r2, [r3, #0]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f022 021c 	bic.w	r2, r2, #28
 8001f8c:	601a      	str	r2, [r3, #0]
 8001f8e:	e007      	b.n	8001fa0 <HAL_DMA_IRQHandler+0xdcc>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f022 020e 	bic.w	r2, r2, #14
 8001f9e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fa4:	f003 031f 	and.w	r3, r3, #31
 8001fa8:	2201      	movs	r2, #1
 8001faa:	409a      	lsls	r2, r3
 8001fac:	69fb      	ldr	r3, [r7, #28]
 8001fae:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2201      	movs	r2, #1
 8001fba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d009      	beq.n	8001fe2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	4798      	blx	r3
 8001fd6:	e004      	b.n	8001fe2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8001fd8:	bf00      	nop
 8001fda:	e002      	b.n	8001fe2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8001fdc:	bf00      	nop
 8001fde:	e000      	b.n	8001fe2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8001fe0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8001fe2:	3728      	adds	r7, #40	; 0x28
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	40020010 	.word	0x40020010
 8001fec:	40020028 	.word	0x40020028
 8001ff0:	40020040 	.word	0x40020040
 8001ff4:	40020058 	.word	0x40020058
 8001ff8:	40020070 	.word	0x40020070
 8001ffc:	40020088 	.word	0x40020088
 8002000:	400200a0 	.word	0x400200a0
 8002004:	400200b8 	.word	0x400200b8
 8002008:	40020410 	.word	0x40020410
 800200c:	40020428 	.word	0x40020428
 8002010:	40020440 	.word	0x40020440
 8002014:	40020458 	.word	0x40020458
 8002018:	40020470 	.word	0x40020470
 800201c:	40020488 	.word	0x40020488
 8002020:	400204a0 	.word	0x400204a0
 8002024:	400204b8 	.word	0x400204b8

08002028 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002028:	b480      	push	{r7}
 800202a:	b085      	sub	sp, #20
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a42      	ldr	r2, [pc, #264]	; (8002140 <DMA_CalcBaseAndBitshift+0x118>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d04a      	beq.n	80020d0 <DMA_CalcBaseAndBitshift+0xa8>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a41      	ldr	r2, [pc, #260]	; (8002144 <DMA_CalcBaseAndBitshift+0x11c>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d045      	beq.n	80020d0 <DMA_CalcBaseAndBitshift+0xa8>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a3f      	ldr	r2, [pc, #252]	; (8002148 <DMA_CalcBaseAndBitshift+0x120>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d040      	beq.n	80020d0 <DMA_CalcBaseAndBitshift+0xa8>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a3e      	ldr	r2, [pc, #248]	; (800214c <DMA_CalcBaseAndBitshift+0x124>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d03b      	beq.n	80020d0 <DMA_CalcBaseAndBitshift+0xa8>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a3c      	ldr	r2, [pc, #240]	; (8002150 <DMA_CalcBaseAndBitshift+0x128>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d036      	beq.n	80020d0 <DMA_CalcBaseAndBitshift+0xa8>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a3b      	ldr	r2, [pc, #236]	; (8002154 <DMA_CalcBaseAndBitshift+0x12c>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d031      	beq.n	80020d0 <DMA_CalcBaseAndBitshift+0xa8>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a39      	ldr	r2, [pc, #228]	; (8002158 <DMA_CalcBaseAndBitshift+0x130>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d02c      	beq.n	80020d0 <DMA_CalcBaseAndBitshift+0xa8>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a38      	ldr	r2, [pc, #224]	; (800215c <DMA_CalcBaseAndBitshift+0x134>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d027      	beq.n	80020d0 <DMA_CalcBaseAndBitshift+0xa8>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a36      	ldr	r2, [pc, #216]	; (8002160 <DMA_CalcBaseAndBitshift+0x138>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d022      	beq.n	80020d0 <DMA_CalcBaseAndBitshift+0xa8>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a35      	ldr	r2, [pc, #212]	; (8002164 <DMA_CalcBaseAndBitshift+0x13c>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d01d      	beq.n	80020d0 <DMA_CalcBaseAndBitshift+0xa8>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a33      	ldr	r2, [pc, #204]	; (8002168 <DMA_CalcBaseAndBitshift+0x140>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d018      	beq.n	80020d0 <DMA_CalcBaseAndBitshift+0xa8>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a32      	ldr	r2, [pc, #200]	; (800216c <DMA_CalcBaseAndBitshift+0x144>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d013      	beq.n	80020d0 <DMA_CalcBaseAndBitshift+0xa8>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a30      	ldr	r2, [pc, #192]	; (8002170 <DMA_CalcBaseAndBitshift+0x148>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d00e      	beq.n	80020d0 <DMA_CalcBaseAndBitshift+0xa8>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a2f      	ldr	r2, [pc, #188]	; (8002174 <DMA_CalcBaseAndBitshift+0x14c>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d009      	beq.n	80020d0 <DMA_CalcBaseAndBitshift+0xa8>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a2d      	ldr	r2, [pc, #180]	; (8002178 <DMA_CalcBaseAndBitshift+0x150>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d004      	beq.n	80020d0 <DMA_CalcBaseAndBitshift+0xa8>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a2c      	ldr	r2, [pc, #176]	; (800217c <DMA_CalcBaseAndBitshift+0x154>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d101      	bne.n	80020d4 <DMA_CalcBaseAndBitshift+0xac>
 80020d0:	2301      	movs	r3, #1
 80020d2:	e000      	b.n	80020d6 <DMA_CalcBaseAndBitshift+0xae>
 80020d4:	2300      	movs	r3, #0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d024      	beq.n	8002124 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	3b10      	subs	r3, #16
 80020e2:	4a27      	ldr	r2, [pc, #156]	; (8002180 <DMA_CalcBaseAndBitshift+0x158>)
 80020e4:	fba2 2303 	umull	r2, r3, r2, r3
 80020e8:	091b      	lsrs	r3, r3, #4
 80020ea:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	f003 0307 	and.w	r3, r3, #7
 80020f2:	4a24      	ldr	r2, [pc, #144]	; (8002184 <DMA_CalcBaseAndBitshift+0x15c>)
 80020f4:	5cd3      	ldrb	r3, [r2, r3]
 80020f6:	461a      	mov	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	2b03      	cmp	r3, #3
 8002100:	d908      	bls.n	8002114 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	461a      	mov	r2, r3
 8002108:	4b1f      	ldr	r3, [pc, #124]	; (8002188 <DMA_CalcBaseAndBitshift+0x160>)
 800210a:	4013      	ands	r3, r2
 800210c:	1d1a      	adds	r2, r3, #4
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	659a      	str	r2, [r3, #88]	; 0x58
 8002112:	e00d      	b.n	8002130 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	461a      	mov	r2, r3
 800211a:	4b1b      	ldr	r3, [pc, #108]	; (8002188 <DMA_CalcBaseAndBitshift+0x160>)
 800211c:	4013      	ands	r3, r2
 800211e:	687a      	ldr	r2, [r7, #4]
 8002120:	6593      	str	r3, [r2, #88]	; 0x58
 8002122:	e005      	b.n	8002130 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002134:	4618      	mov	r0, r3
 8002136:	3714      	adds	r7, #20
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr
 8002140:	40020010 	.word	0x40020010
 8002144:	40020028 	.word	0x40020028
 8002148:	40020040 	.word	0x40020040
 800214c:	40020058 	.word	0x40020058
 8002150:	40020070 	.word	0x40020070
 8002154:	40020088 	.word	0x40020088
 8002158:	400200a0 	.word	0x400200a0
 800215c:	400200b8 	.word	0x400200b8
 8002160:	40020410 	.word	0x40020410
 8002164:	40020428 	.word	0x40020428
 8002168:	40020440 	.word	0x40020440
 800216c:	40020458 	.word	0x40020458
 8002170:	40020470 	.word	0x40020470
 8002174:	40020488 	.word	0x40020488
 8002178:	400204a0 	.word	0x400204a0
 800217c:	400204b8 	.word	0x400204b8
 8002180:	aaaaaaab 	.word	0xaaaaaaab
 8002184:	08009f10 	.word	0x08009f10
 8002188:	fffffc00 	.word	0xfffffc00

0800218c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002194:	2300      	movs	r3, #0
 8002196:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	699b      	ldr	r3, [r3, #24]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d120      	bne.n	80021e2 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021a4:	2b03      	cmp	r3, #3
 80021a6:	d858      	bhi.n	800225a <DMA_CheckFifoParam+0xce>
 80021a8:	a201      	add	r2, pc, #4	; (adr r2, 80021b0 <DMA_CheckFifoParam+0x24>)
 80021aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ae:	bf00      	nop
 80021b0:	080021c1 	.word	0x080021c1
 80021b4:	080021d3 	.word	0x080021d3
 80021b8:	080021c1 	.word	0x080021c1
 80021bc:	0800225b 	.word	0x0800225b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d048      	beq.n	800225e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80021d0:	e045      	b.n	800225e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021d6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80021da:	d142      	bne.n	8002262 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80021e0:	e03f      	b.n	8002262 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	699b      	ldr	r3, [r3, #24]
 80021e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021ea:	d123      	bne.n	8002234 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021f0:	2b03      	cmp	r3, #3
 80021f2:	d838      	bhi.n	8002266 <DMA_CheckFifoParam+0xda>
 80021f4:	a201      	add	r2, pc, #4	; (adr r2, 80021fc <DMA_CheckFifoParam+0x70>)
 80021f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021fa:	bf00      	nop
 80021fc:	0800220d 	.word	0x0800220d
 8002200:	08002213 	.word	0x08002213
 8002204:	0800220d 	.word	0x0800220d
 8002208:	08002225 	.word	0x08002225
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800220c:	2301      	movs	r3, #1
 800220e:	73fb      	strb	r3, [r7, #15]
        break;
 8002210:	e030      	b.n	8002274 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002216:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d025      	beq.n	800226a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002222:	e022      	b.n	800226a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002228:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800222c:	d11f      	bne.n	800226e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002232:	e01c      	b.n	800226e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002238:	2b02      	cmp	r3, #2
 800223a:	d902      	bls.n	8002242 <DMA_CheckFifoParam+0xb6>
 800223c:	2b03      	cmp	r3, #3
 800223e:	d003      	beq.n	8002248 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8002240:	e018      	b.n	8002274 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8002242:	2301      	movs	r3, #1
 8002244:	73fb      	strb	r3, [r7, #15]
        break;
 8002246:	e015      	b.n	8002274 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800224c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002250:	2b00      	cmp	r3, #0
 8002252:	d00e      	beq.n	8002272 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8002254:	2301      	movs	r3, #1
 8002256:	73fb      	strb	r3, [r7, #15]
    break;
 8002258:	e00b      	b.n	8002272 <DMA_CheckFifoParam+0xe6>
        break;
 800225a:	bf00      	nop
 800225c:	e00a      	b.n	8002274 <DMA_CheckFifoParam+0xe8>
        break;
 800225e:	bf00      	nop
 8002260:	e008      	b.n	8002274 <DMA_CheckFifoParam+0xe8>
        break;
 8002262:	bf00      	nop
 8002264:	e006      	b.n	8002274 <DMA_CheckFifoParam+0xe8>
        break;
 8002266:	bf00      	nop
 8002268:	e004      	b.n	8002274 <DMA_CheckFifoParam+0xe8>
        break;
 800226a:	bf00      	nop
 800226c:	e002      	b.n	8002274 <DMA_CheckFifoParam+0xe8>
        break;
 800226e:	bf00      	nop
 8002270:	e000      	b.n	8002274 <DMA_CheckFifoParam+0xe8>
    break;
 8002272:	bf00      	nop
    }
  }

  return status;
 8002274:	7bfb      	ldrb	r3, [r7, #15]
}
 8002276:	4618      	mov	r0, r3
 8002278:	3714      	adds	r7, #20
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop

08002284 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002284:	b480      	push	{r7}
 8002286:	b085      	sub	sp, #20
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a38      	ldr	r2, [pc, #224]	; (8002378 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d022      	beq.n	80022e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a36      	ldr	r2, [pc, #216]	; (800237c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d01d      	beq.n	80022e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a35      	ldr	r2, [pc, #212]	; (8002380 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d018      	beq.n	80022e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a33      	ldr	r2, [pc, #204]	; (8002384 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d013      	beq.n	80022e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a32      	ldr	r2, [pc, #200]	; (8002388 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d00e      	beq.n	80022e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a30      	ldr	r2, [pc, #192]	; (800238c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d009      	beq.n	80022e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a2f      	ldr	r2, [pc, #188]	; (8002390 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d004      	beq.n	80022e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a2d      	ldr	r2, [pc, #180]	; (8002394 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d101      	bne.n	80022e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80022e2:	2301      	movs	r3, #1
 80022e4:	e000      	b.n	80022e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80022e6:	2300      	movs	r3, #0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d01a      	beq.n	8002322 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	3b08      	subs	r3, #8
 80022f4:	4a28      	ldr	r2, [pc, #160]	; (8002398 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80022f6:	fba2 2303 	umull	r2, r3, r2, r3
 80022fa:	091b      	lsrs	r3, r3, #4
 80022fc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80022fe:	68fa      	ldr	r2, [r7, #12]
 8002300:	4b26      	ldr	r3, [pc, #152]	; (800239c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8002302:	4413      	add	r3, r2
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	461a      	mov	r2, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	4a24      	ldr	r2, [pc, #144]	; (80023a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8002310:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	f003 031f 	and.w	r3, r3, #31
 8002318:	2201      	movs	r2, #1
 800231a:	409a      	lsls	r2, r3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8002320:	e024      	b.n	800236c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	b2db      	uxtb	r3, r3
 8002328:	3b10      	subs	r3, #16
 800232a:	4a1e      	ldr	r2, [pc, #120]	; (80023a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800232c:	fba2 2303 	umull	r2, r3, r2, r3
 8002330:	091b      	lsrs	r3, r3, #4
 8002332:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	4a1c      	ldr	r2, [pc, #112]	; (80023a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d806      	bhi.n	800234a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	4a1b      	ldr	r2, [pc, #108]	; (80023ac <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d902      	bls.n	800234a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	3308      	adds	r3, #8
 8002348:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800234a:	68fa      	ldr	r2, [r7, #12]
 800234c:	4b18      	ldr	r3, [pc, #96]	; (80023b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800234e:	4413      	add	r3, r2
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	461a      	mov	r2, r3
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4a16      	ldr	r2, [pc, #88]	; (80023b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800235c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	f003 031f 	and.w	r3, r3, #31
 8002364:	2201      	movs	r2, #1
 8002366:	409a      	lsls	r2, r3
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	669a      	str	r2, [r3, #104]	; 0x68
}
 800236c:	bf00      	nop
 800236e:	3714      	adds	r7, #20
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr
 8002378:	58025408 	.word	0x58025408
 800237c:	5802541c 	.word	0x5802541c
 8002380:	58025430 	.word	0x58025430
 8002384:	58025444 	.word	0x58025444
 8002388:	58025458 	.word	0x58025458
 800238c:	5802546c 	.word	0x5802546c
 8002390:	58025480 	.word	0x58025480
 8002394:	58025494 	.word	0x58025494
 8002398:	cccccccd 	.word	0xcccccccd
 800239c:	16009600 	.word	0x16009600
 80023a0:	58025880 	.word	0x58025880
 80023a4:	aaaaaaab 	.word	0xaaaaaaab
 80023a8:	400204b8 	.word	0x400204b8
 80023ac:	4002040f 	.word	0x4002040f
 80023b0:	10008200 	.word	0x10008200
 80023b4:	40020880 	.word	0x40020880

080023b8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b085      	sub	sp, #20
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d04a      	beq.n	8002464 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2b08      	cmp	r3, #8
 80023d2:	d847      	bhi.n	8002464 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a25      	ldr	r2, [pc, #148]	; (8002470 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d022      	beq.n	8002424 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a24      	ldr	r2, [pc, #144]	; (8002474 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d01d      	beq.n	8002424 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a22      	ldr	r2, [pc, #136]	; (8002478 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d018      	beq.n	8002424 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a21      	ldr	r2, [pc, #132]	; (800247c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d013      	beq.n	8002424 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a1f      	ldr	r2, [pc, #124]	; (8002480 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d00e      	beq.n	8002424 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a1e      	ldr	r2, [pc, #120]	; (8002484 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d009      	beq.n	8002424 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a1c      	ldr	r2, [pc, #112]	; (8002488 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d004      	beq.n	8002424 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a1b      	ldr	r2, [pc, #108]	; (800248c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d101      	bne.n	8002428 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8002424:	2301      	movs	r3, #1
 8002426:	e000      	b.n	800242a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8002428:	2300      	movs	r3, #0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d00a      	beq.n	8002444 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800242e:	68fa      	ldr	r2, [r7, #12]
 8002430:	4b17      	ldr	r3, [pc, #92]	; (8002490 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8002432:	4413      	add	r3, r2
 8002434:	009b      	lsls	r3, r3, #2
 8002436:	461a      	mov	r2, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	4a15      	ldr	r2, [pc, #84]	; (8002494 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8002440:	671a      	str	r2, [r3, #112]	; 0x70
 8002442:	e009      	b.n	8002458 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002444:	68fa      	ldr	r2, [r7, #12]
 8002446:	4b14      	ldr	r3, [pc, #80]	; (8002498 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8002448:	4413      	add	r3, r2
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	461a      	mov	r2, r3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4a11      	ldr	r2, [pc, #68]	; (800249c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8002456:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	3b01      	subs	r3, #1
 800245c:	2201      	movs	r2, #1
 800245e:	409a      	lsls	r2, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8002464:	bf00      	nop
 8002466:	3714      	adds	r7, #20
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr
 8002470:	58025408 	.word	0x58025408
 8002474:	5802541c 	.word	0x5802541c
 8002478:	58025430 	.word	0x58025430
 800247c:	58025444 	.word	0x58025444
 8002480:	58025458 	.word	0x58025458
 8002484:	5802546c 	.word	0x5802546c
 8002488:	58025480 	.word	0x58025480
 800248c:	58025494 	.word	0x58025494
 8002490:	1600963f 	.word	0x1600963f
 8002494:	58025940 	.word	0x58025940
 8002498:	1000823f 	.word	0x1000823f
 800249c:	40020940 	.word	0x40020940

080024a0 <HAL_DMAEx_ConfigMuxSync>:
  *                     the configuration information for the specified DMA Stream.
  * @param  pSyncConfig : pointer to HAL_DMA_MuxSyncConfigTypeDef : contains the DMAMUX synchronization parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 80024a8:	6039      	str	r1, [r7, #0]
  uint32_t syncSignalID = 0;
 80024aa:	2300      	movs	r3, #0
 80024ac:	60fb      	str	r3, [r7, #12]
  uint32_t syncPolarity = 0;
 80024ae:	2300      	movs	r3, #0
 80024b0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance));
  assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable));
  assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable));
  assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber));

  if(pSyncConfig->SyncEnable == ENABLE)
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	7a1b      	ldrb	r3, [r3, #8]
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d155      	bne.n	8002566 <HAL_DMAEx_ConfigMuxSync+0xc6>
  {
    assert_param(IS_DMAMUX_SYNC_POLARITY(pSyncConfig->SyncPolarity));

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a4b      	ldr	r2, [pc, #300]	; (80025ec <HAL_DMAEx_ConfigMuxSync+0x14c>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d049      	beq.n	8002558 <HAL_DMAEx_ConfigMuxSync+0xb8>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a49      	ldr	r2, [pc, #292]	; (80025f0 <HAL_DMAEx_ConfigMuxSync+0x150>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d044      	beq.n	8002558 <HAL_DMAEx_ConfigMuxSync+0xb8>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a48      	ldr	r2, [pc, #288]	; (80025f4 <HAL_DMAEx_ConfigMuxSync+0x154>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d03f      	beq.n	8002558 <HAL_DMAEx_ConfigMuxSync+0xb8>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a46      	ldr	r2, [pc, #280]	; (80025f8 <HAL_DMAEx_ConfigMuxSync+0x158>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d03a      	beq.n	8002558 <HAL_DMAEx_ConfigMuxSync+0xb8>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a45      	ldr	r2, [pc, #276]	; (80025fc <HAL_DMAEx_ConfigMuxSync+0x15c>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d035      	beq.n	8002558 <HAL_DMAEx_ConfigMuxSync+0xb8>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a43      	ldr	r2, [pc, #268]	; (8002600 <HAL_DMAEx_ConfigMuxSync+0x160>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d030      	beq.n	8002558 <HAL_DMAEx_ConfigMuxSync+0xb8>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a42      	ldr	r2, [pc, #264]	; (8002604 <HAL_DMAEx_ConfigMuxSync+0x164>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d02b      	beq.n	8002558 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a40      	ldr	r2, [pc, #256]	; (8002608 <HAL_DMAEx_ConfigMuxSync+0x168>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d026      	beq.n	8002558 <HAL_DMAEx_ConfigMuxSync+0xb8>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a3f      	ldr	r2, [pc, #252]	; (800260c <HAL_DMAEx_ConfigMuxSync+0x16c>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d021      	beq.n	8002558 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a3d      	ldr	r2, [pc, #244]	; (8002610 <HAL_DMAEx_ConfigMuxSync+0x170>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d01c      	beq.n	8002558 <HAL_DMAEx_ConfigMuxSync+0xb8>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a3c      	ldr	r2, [pc, #240]	; (8002614 <HAL_DMAEx_ConfigMuxSync+0x174>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d017      	beq.n	8002558 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a3a      	ldr	r2, [pc, #232]	; (8002618 <HAL_DMAEx_ConfigMuxSync+0x178>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d012      	beq.n	8002558 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a39      	ldr	r2, [pc, #228]	; (800261c <HAL_DMAEx_ConfigMuxSync+0x17c>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d00d      	beq.n	8002558 <HAL_DMAEx_ConfigMuxSync+0xb8>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a37      	ldr	r2, [pc, #220]	; (8002620 <HAL_DMAEx_ConfigMuxSync+0x180>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d008      	beq.n	8002558 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a36      	ldr	r2, [pc, #216]	; (8002624 <HAL_DMAEx_ConfigMuxSync+0x184>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d003      	beq.n	8002558 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a34      	ldr	r2, [pc, #208]	; (8002628 <HAL_DMAEx_ConfigMuxSync+0x188>)
 8002556:	4293      	cmp	r3, r2
 8002558:	bf00      	nop
    }
    else
    {
      assert_param(IS_BDMA_DMAMUX_SYNC_SIGNAL_ID(pSyncConfig->SyncSignalID));
    }
    syncSignalID = pSyncConfig->SyncSignalID;
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	60fb      	str	r3, [r7, #12]
    syncPolarity = pSyncConfig->SyncPolarity;
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	60bb      	str	r3, [r7, #8]
  }

  /*Check if the DMA state is ready */
  if(hdma->State == HAL_DMA_STATE_READY)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800256c:	b2db      	uxtb	r3, r3
 800256e:	2b01      	cmp	r3, #1
 8002570:	d131      	bne.n	80025d6 <HAL_DMAEx_ConfigMuxSync+0x136>
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002578:	2b01      	cmp	r3, #1
 800257a:	d101      	bne.n	8002580 <HAL_DMAEx_ConfigMuxSync+0xe0>
 800257c:	2302      	movs	r3, #2
 800257e:	e02f      	b.n	80025e0 <HAL_DMAEx_ConfigMuxSync+0x140>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2201      	movs	r2, #1
 8002584:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the synchronization and event generation before applying a new config */
    CLEAR_BIT(hdma->DMAmuxChannel->CCR,(DMAMUX_CxCR_SE | DMAMUX_CxCR_EGE));
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002592:	f422 3281 	bic.w	r2, r2, #66048	; 0x10200
 8002596:	601a      	str	r2, [r3, #0]

    /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/
    MODIFY_REG( hdma->DMAmuxChannel->CCR, \
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	b2d9      	uxtb	r1, r3
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	061a      	lsls	r2, r3, #24
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	3b01      	subs	r3, #1
 80025aa:	04db      	lsls	r3, r3, #19
 80025ac:	431a      	orrs	r2, r3
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	431a      	orrs	r2, r3
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	7a1b      	ldrb	r3, [r3, #8]
 80025b6:	041b      	lsls	r3, r3, #16
 80025b8:	431a      	orrs	r2, r3
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	7a5b      	ldrb	r3, [r3, #9]
 80025be:	025b      	lsls	r3, r3, #9
 80025c0:	431a      	orrs	r2, r3
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025c6:	430a      	orrs	r2, r1
 80025c8:	601a      	str	r2, [r3, #0]
               ((pSyncConfig->RequestNumber - 1U) << DMAMUX_CxCR_NBREQ_Pos) | \
               syncPolarity | ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos)    | \
               ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos));

      /* Process Locked */
    __HAL_UNLOCK(hdma);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80025d2:	2300      	movs	r3, #0
 80025d4:	e004      	b.n	80025e0 <HAL_DMAEx_ConfigMuxSync+0x140>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80025dc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
  }
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3714      	adds	r7, #20
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr
 80025ec:	40020010 	.word	0x40020010
 80025f0:	40020028 	.word	0x40020028
 80025f4:	40020040 	.word	0x40020040
 80025f8:	40020058 	.word	0x40020058
 80025fc:	40020070 	.word	0x40020070
 8002600:	40020088 	.word	0x40020088
 8002604:	400200a0 	.word	0x400200a0
 8002608:	400200b8 	.word	0x400200b8
 800260c:	40020410 	.word	0x40020410
 8002610:	40020428 	.word	0x40020428
 8002614:	40020440 	.word	0x40020440
 8002618:	40020458 	.word	0x40020458
 800261c:	40020470 	.word	0x40020470
 8002620:	40020488 	.word	0x40020488
 8002624:	400204a0 	.word	0x400204a0
 8002628:	400204b8 	.word	0x400204b8

0800262c <HAL_DMAEx_MUX_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  /* Check for DMAMUX Synchronization overrun */
  if((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800263e:	4013      	ands	r3, r2
 8002640:	2b00      	cmp	r3, #0
 8002642:	d01a      	beq.n	800267a <HAL_DMAEx_MUX_IRQHandler+0x4e>
  {
    /* Disable the synchro overrun interrupt */
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800264e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002652:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800265c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002662:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	655a      	str	r2, [r3, #84]	; 0x54

    if(hdma->XferErrorCallback != NULL)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800266e:	2b00      	cmp	r3, #0
 8002670:	d003      	beq.n	800267a <HAL_DMAEx_MUX_IRQHandler+0x4e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	4798      	blx	r3
    }
  }

  if(hdma->DMAmuxRequestGen != 0)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800267e:	2b00      	cmp	r3, #0
 8002680:	d022      	beq.n	80026c8 <HAL_DMAEx_MUX_IRQHandler+0x9c>
  {
   /* if using a DMAMUX request generator block Check for DMAMUX request generator overrun */
    if((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800268c:	4013      	ands	r3, r2
 800268e:	2b00      	cmp	r3, #0
 8002690:	d01a      	beq.n	80026c8 <HAL_DMAEx_MUX_IRQHandler+0x9c>
    {
      /* Disable the request gen overrun interrupt */
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800269c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80026a0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026a6:	687a      	ldr	r2, [r7, #4]
 80026a8:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80026aa:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026b0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	655a      	str	r2, [r3, #84]	; 0x54

      if(hdma->XferErrorCallback != NULL)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d003      	beq.n	80026c8 <HAL_DMAEx_MUX_IRQHandler+0x9c>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026c4:	6878      	ldr	r0, [r7, #4]
 80026c6:	4798      	blx	r3
      }
    }
  }
}
 80026c8:	bf00      	nop
 80026ca:	3708      	adds	r7, #8
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}

080026d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b089      	sub	sp, #36	; 0x24
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80026da:	2300      	movs	r3, #0
 80026dc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80026de:	4b86      	ldr	r3, [pc, #536]	; (80028f8 <HAL_GPIO_Init+0x228>)
 80026e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80026e2:	e18c      	b.n	80029fe <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	2101      	movs	r1, #1
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	fa01 f303 	lsl.w	r3, r1, r3
 80026f0:	4013      	ands	r3, r2
 80026f2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	f000 817e 	beq.w	80029f8 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f003 0303 	and.w	r3, r3, #3
 8002704:	2b01      	cmp	r3, #1
 8002706:	d005      	beq.n	8002714 <HAL_GPIO_Init+0x44>
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	f003 0303 	and.w	r3, r3, #3
 8002710:	2b02      	cmp	r3, #2
 8002712:	d130      	bne.n	8002776 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	005b      	lsls	r3, r3, #1
 800271e:	2203      	movs	r2, #3
 8002720:	fa02 f303 	lsl.w	r3, r2, r3
 8002724:	43db      	mvns	r3, r3
 8002726:	69ba      	ldr	r2, [r7, #24]
 8002728:	4013      	ands	r3, r2
 800272a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	68da      	ldr	r2, [r3, #12]
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	005b      	lsls	r3, r3, #1
 8002734:	fa02 f303 	lsl.w	r3, r2, r3
 8002738:	69ba      	ldr	r2, [r7, #24]
 800273a:	4313      	orrs	r3, r2
 800273c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	69ba      	ldr	r2, [r7, #24]
 8002742:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800274a:	2201      	movs	r2, #1
 800274c:	69fb      	ldr	r3, [r7, #28]
 800274e:	fa02 f303 	lsl.w	r3, r2, r3
 8002752:	43db      	mvns	r3, r3
 8002754:	69ba      	ldr	r2, [r7, #24]
 8002756:	4013      	ands	r3, r2
 8002758:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	091b      	lsrs	r3, r3, #4
 8002760:	f003 0201 	and.w	r2, r3, #1
 8002764:	69fb      	ldr	r3, [r7, #28]
 8002766:	fa02 f303 	lsl.w	r3, r2, r3
 800276a:	69ba      	ldr	r2, [r7, #24]
 800276c:	4313      	orrs	r3, r2
 800276e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	69ba      	ldr	r2, [r7, #24]
 8002774:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	f003 0303 	and.w	r3, r3, #3
 800277e:	2b03      	cmp	r3, #3
 8002780:	d017      	beq.n	80027b2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	68db      	ldr	r3, [r3, #12]
 8002786:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	005b      	lsls	r3, r3, #1
 800278c:	2203      	movs	r2, #3
 800278e:	fa02 f303 	lsl.w	r3, r2, r3
 8002792:	43db      	mvns	r3, r3
 8002794:	69ba      	ldr	r2, [r7, #24]
 8002796:	4013      	ands	r3, r2
 8002798:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	689a      	ldr	r2, [r3, #8]
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	005b      	lsls	r3, r3, #1
 80027a2:	fa02 f303 	lsl.w	r3, r2, r3
 80027a6:	69ba      	ldr	r2, [r7, #24]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	69ba      	ldr	r2, [r7, #24]
 80027b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	f003 0303 	and.w	r3, r3, #3
 80027ba:	2b02      	cmp	r3, #2
 80027bc:	d123      	bne.n	8002806 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027be:	69fb      	ldr	r3, [r7, #28]
 80027c0:	08da      	lsrs	r2, r3, #3
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	3208      	adds	r2, #8
 80027c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	f003 0307 	and.w	r3, r3, #7
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	220f      	movs	r2, #15
 80027d6:	fa02 f303 	lsl.w	r3, r2, r3
 80027da:	43db      	mvns	r3, r3
 80027dc:	69ba      	ldr	r2, [r7, #24]
 80027de:	4013      	ands	r3, r2
 80027e0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	691a      	ldr	r2, [r3, #16]
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	f003 0307 	and.w	r3, r3, #7
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	fa02 f303 	lsl.w	r3, r2, r3
 80027f2:	69ba      	ldr	r2, [r7, #24]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027f8:	69fb      	ldr	r3, [r7, #28]
 80027fa:	08da      	lsrs	r2, r3, #3
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	3208      	adds	r2, #8
 8002800:	69b9      	ldr	r1, [r7, #24]
 8002802:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	005b      	lsls	r3, r3, #1
 8002810:	2203      	movs	r2, #3
 8002812:	fa02 f303 	lsl.w	r3, r2, r3
 8002816:	43db      	mvns	r3, r3
 8002818:	69ba      	ldr	r2, [r7, #24]
 800281a:	4013      	ands	r3, r2
 800281c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	f003 0203 	and.w	r2, r3, #3
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	005b      	lsls	r3, r3, #1
 800282a:	fa02 f303 	lsl.w	r3, r2, r3
 800282e:	69ba      	ldr	r2, [r7, #24]
 8002830:	4313      	orrs	r3, r2
 8002832:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	69ba      	ldr	r2, [r7, #24]
 8002838:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002842:	2b00      	cmp	r3, #0
 8002844:	f000 80d8 	beq.w	80029f8 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002848:	4b2c      	ldr	r3, [pc, #176]	; (80028fc <HAL_GPIO_Init+0x22c>)
 800284a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800284e:	4a2b      	ldr	r2, [pc, #172]	; (80028fc <HAL_GPIO_Init+0x22c>)
 8002850:	f043 0302 	orr.w	r3, r3, #2
 8002854:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002858:	4b28      	ldr	r3, [pc, #160]	; (80028fc <HAL_GPIO_Init+0x22c>)
 800285a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800285e:	f003 0302 	and.w	r3, r3, #2
 8002862:	60fb      	str	r3, [r7, #12]
 8002864:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002866:	4a26      	ldr	r2, [pc, #152]	; (8002900 <HAL_GPIO_Init+0x230>)
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	089b      	lsrs	r3, r3, #2
 800286c:	3302      	adds	r3, #2
 800286e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002872:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	f003 0303 	and.w	r3, r3, #3
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	220f      	movs	r2, #15
 800287e:	fa02 f303 	lsl.w	r3, r2, r3
 8002882:	43db      	mvns	r3, r3
 8002884:	69ba      	ldr	r2, [r7, #24]
 8002886:	4013      	ands	r3, r2
 8002888:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a1d      	ldr	r2, [pc, #116]	; (8002904 <HAL_GPIO_Init+0x234>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d04a      	beq.n	8002928 <HAL_GPIO_Init+0x258>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4a1c      	ldr	r2, [pc, #112]	; (8002908 <HAL_GPIO_Init+0x238>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d02b      	beq.n	80028f2 <HAL_GPIO_Init+0x222>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a1b      	ldr	r2, [pc, #108]	; (800290c <HAL_GPIO_Init+0x23c>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d025      	beq.n	80028ee <HAL_GPIO_Init+0x21e>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a1a      	ldr	r2, [pc, #104]	; (8002910 <HAL_GPIO_Init+0x240>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d01f      	beq.n	80028ea <HAL_GPIO_Init+0x21a>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a19      	ldr	r2, [pc, #100]	; (8002914 <HAL_GPIO_Init+0x244>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d019      	beq.n	80028e6 <HAL_GPIO_Init+0x216>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a18      	ldr	r2, [pc, #96]	; (8002918 <HAL_GPIO_Init+0x248>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d013      	beq.n	80028e2 <HAL_GPIO_Init+0x212>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a17      	ldr	r2, [pc, #92]	; (800291c <HAL_GPIO_Init+0x24c>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d00d      	beq.n	80028de <HAL_GPIO_Init+0x20e>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4a16      	ldr	r2, [pc, #88]	; (8002920 <HAL_GPIO_Init+0x250>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d007      	beq.n	80028da <HAL_GPIO_Init+0x20a>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4a15      	ldr	r2, [pc, #84]	; (8002924 <HAL_GPIO_Init+0x254>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d101      	bne.n	80028d6 <HAL_GPIO_Init+0x206>
 80028d2:	2309      	movs	r3, #9
 80028d4:	e029      	b.n	800292a <HAL_GPIO_Init+0x25a>
 80028d6:	230a      	movs	r3, #10
 80028d8:	e027      	b.n	800292a <HAL_GPIO_Init+0x25a>
 80028da:	2307      	movs	r3, #7
 80028dc:	e025      	b.n	800292a <HAL_GPIO_Init+0x25a>
 80028de:	2306      	movs	r3, #6
 80028e0:	e023      	b.n	800292a <HAL_GPIO_Init+0x25a>
 80028e2:	2305      	movs	r3, #5
 80028e4:	e021      	b.n	800292a <HAL_GPIO_Init+0x25a>
 80028e6:	2304      	movs	r3, #4
 80028e8:	e01f      	b.n	800292a <HAL_GPIO_Init+0x25a>
 80028ea:	2303      	movs	r3, #3
 80028ec:	e01d      	b.n	800292a <HAL_GPIO_Init+0x25a>
 80028ee:	2302      	movs	r3, #2
 80028f0:	e01b      	b.n	800292a <HAL_GPIO_Init+0x25a>
 80028f2:	2301      	movs	r3, #1
 80028f4:	e019      	b.n	800292a <HAL_GPIO_Init+0x25a>
 80028f6:	bf00      	nop
 80028f8:	58000080 	.word	0x58000080
 80028fc:	58024400 	.word	0x58024400
 8002900:	58000400 	.word	0x58000400
 8002904:	58020000 	.word	0x58020000
 8002908:	58020400 	.word	0x58020400
 800290c:	58020800 	.word	0x58020800
 8002910:	58020c00 	.word	0x58020c00
 8002914:	58021000 	.word	0x58021000
 8002918:	58021400 	.word	0x58021400
 800291c:	58021800 	.word	0x58021800
 8002920:	58021c00 	.word	0x58021c00
 8002924:	58022400 	.word	0x58022400
 8002928:	2300      	movs	r3, #0
 800292a:	69fa      	ldr	r2, [r7, #28]
 800292c:	f002 0203 	and.w	r2, r2, #3
 8002930:	0092      	lsls	r2, r2, #2
 8002932:	4093      	lsls	r3, r2
 8002934:	69ba      	ldr	r2, [r7, #24]
 8002936:	4313      	orrs	r3, r2
 8002938:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800293a:	4938      	ldr	r1, [pc, #224]	; (8002a1c <HAL_GPIO_Init+0x34c>)
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	089b      	lsrs	r3, r3, #2
 8002940:	3302      	adds	r3, #2
 8002942:	69ba      	ldr	r2, [r7, #24]
 8002944:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002948:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	43db      	mvns	r3, r3
 8002954:	69ba      	ldr	r2, [r7, #24]
 8002956:	4013      	ands	r3, r2
 8002958:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d003      	beq.n	800296e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8002966:	69ba      	ldr	r2, [r7, #24]
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	4313      	orrs	r3, r2
 800296c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800296e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002972:	69bb      	ldr	r3, [r7, #24]
 8002974:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002976:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	43db      	mvns	r3, r3
 8002982:	69ba      	ldr	r2, [r7, #24]
 8002984:	4013      	ands	r3, r2
 8002986:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002990:	2b00      	cmp	r3, #0
 8002992:	d003      	beq.n	800299c <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8002994:	69ba      	ldr	r2, [r7, #24]
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	4313      	orrs	r3, r2
 800299a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800299c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80029a0:	69bb      	ldr	r3, [r7, #24]
 80029a2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	43db      	mvns	r3, r3
 80029ae:	69ba      	ldr	r2, [r7, #24]
 80029b0:	4013      	ands	r3, r2
 80029b2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d003      	beq.n	80029c8 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80029c0:	69ba      	ldr	r2, [r7, #24]
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	69ba      	ldr	r2, [r7, #24]
 80029cc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	43db      	mvns	r3, r3
 80029d8:	69ba      	ldr	r2, [r7, #24]
 80029da:	4013      	ands	r3, r2
 80029dc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d003      	beq.n	80029f2 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80029ea:	69ba      	ldr	r2, [r7, #24]
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	69ba      	ldr	r2, [r7, #24]
 80029f6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	3301      	adds	r3, #1
 80029fc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	fa22 f303 	lsr.w	r3, r2, r3
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	f47f ae6b 	bne.w	80026e4 <HAL_GPIO_Init+0x14>
  }
}
 8002a0e:	bf00      	nop
 8002a10:	bf00      	nop
 8002a12:	3724      	adds	r7, #36	; 0x24
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr
 8002a1c:	58000400 	.word	0x58000400

08002a20 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002a28:	4b29      	ldr	r3, [pc, #164]	; (8002ad0 <HAL_PWREx_ConfigSupply+0xb0>)
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	f003 0307 	and.w	r3, r3, #7
 8002a30:	2b06      	cmp	r3, #6
 8002a32:	d00a      	beq.n	8002a4a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002a34:	4b26      	ldr	r3, [pc, #152]	; (8002ad0 <HAL_PWREx_ConfigSupply+0xb0>)
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002a3c:	687a      	ldr	r2, [r7, #4]
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d001      	beq.n	8002a46 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e03f      	b.n	8002ac6 <HAL_PWREx_ConfigSupply+0xa6>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002a46:	2300      	movs	r3, #0
 8002a48:	e03d      	b.n	8002ac6 <HAL_PWREx_ConfigSupply+0xa6>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002a4a:	4b21      	ldr	r3, [pc, #132]	; (8002ad0 <HAL_PWREx_ConfigSupply+0xb0>)
 8002a4c:	68db      	ldr	r3, [r3, #12]
 8002a4e:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8002a52:	491f      	ldr	r1, [pc, #124]	; (8002ad0 <HAL_PWREx_ConfigSupply+0xb0>)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002a5a:	f7fd fe5b 	bl	8000714 <HAL_GetTick>
 8002a5e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002a60:	e009      	b.n	8002a76 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002a62:	f7fd fe57 	bl	8000714 <HAL_GetTick>
 8002a66:	4602      	mov	r2, r0
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a70:	d901      	bls.n	8002a76 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	e027      	b.n	8002ac6 <HAL_PWREx_ConfigSupply+0xa6>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002a76:	4b16      	ldr	r3, [pc, #88]	; (8002ad0 <HAL_PWREx_ConfigSupply+0xb0>)
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a82:	d1ee      	bne.n	8002a62 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2b1e      	cmp	r3, #30
 8002a88:	d008      	beq.n	8002a9c <HAL_PWREx_ConfigSupply+0x7c>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2b2e      	cmp	r3, #46	; 0x2e
 8002a8e:	d005      	beq.n	8002a9c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2b1d      	cmp	r3, #29
 8002a94:	d002      	beq.n	8002a9c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2b2d      	cmp	r3, #45	; 0x2d
 8002a9a:	d113      	bne.n	8002ac4 <HAL_PWREx_ConfigSupply+0xa4>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002a9c:	f7fd fe3a 	bl	8000714 <HAL_GetTick>
 8002aa0:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002aa2:	e009      	b.n	8002ab8 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002aa4:	f7fd fe36 	bl	8000714 <HAL_GetTick>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	1ad3      	subs	r3, r2, r3
 8002aae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ab2:	d901      	bls.n	8002ab8 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e006      	b.n	8002ac6 <HAL_PWREx_ConfigSupply+0xa6>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002ab8:	4b05      	ldr	r3, [pc, #20]	; (8002ad0 <HAL_PWREx_ConfigSupply+0xb0>)
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	f003 0311 	and.w	r3, r3, #17
 8002ac0:	2b11      	cmp	r3, #17
 8002ac2:	d1ef      	bne.n	8002aa4 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002ac4:	2300      	movs	r3, #0
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3710      	adds	r7, #16
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	58024800 	.word	0x58024800

08002ad4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b08c      	sub	sp, #48	; 0x30
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d101      	bne.n	8002ae6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e397      	b.n	8003216 <HAL_RCC_OscConfig+0x742>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 0301 	and.w	r3, r3, #1
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	f000 8087 	beq.w	8002c02 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002af4:	4b9e      	ldr	r3, [pc, #632]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002af6:	691b      	ldr	r3, [r3, #16]
 8002af8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002afc:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002afe:	4b9c      	ldr	r3, [pc, #624]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b02:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002b04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b06:	2b10      	cmp	r3, #16
 8002b08:	d007      	beq.n	8002b1a <HAL_RCC_OscConfig+0x46>
 8002b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b0c:	2b18      	cmp	r3, #24
 8002b0e:	d110      	bne.n	8002b32 <HAL_RCC_OscConfig+0x5e>
 8002b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b12:	f003 0303 	and.w	r3, r3, #3
 8002b16:	2b02      	cmp	r3, #2
 8002b18:	d10b      	bne.n	8002b32 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b1a:	4b95      	ldr	r3, [pc, #596]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d06c      	beq.n	8002c00 <HAL_RCC_OscConfig+0x12c>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d168      	bne.n	8002c00 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e371      	b.n	8003216 <HAL_RCC_OscConfig+0x742>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b3a:	d106      	bne.n	8002b4a <HAL_RCC_OscConfig+0x76>
 8002b3c:	4b8c      	ldr	r3, [pc, #560]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a8b      	ldr	r2, [pc, #556]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002b42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b46:	6013      	str	r3, [r2, #0]
 8002b48:	e02e      	b.n	8002ba8 <HAL_RCC_OscConfig+0xd4>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d10c      	bne.n	8002b6c <HAL_RCC_OscConfig+0x98>
 8002b52:	4b87      	ldr	r3, [pc, #540]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a86      	ldr	r2, [pc, #536]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002b58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b5c:	6013      	str	r3, [r2, #0]
 8002b5e:	4b84      	ldr	r3, [pc, #528]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a83      	ldr	r2, [pc, #524]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002b64:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b68:	6013      	str	r3, [r2, #0]
 8002b6a:	e01d      	b.n	8002ba8 <HAL_RCC_OscConfig+0xd4>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b74:	d10c      	bne.n	8002b90 <HAL_RCC_OscConfig+0xbc>
 8002b76:	4b7e      	ldr	r3, [pc, #504]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a7d      	ldr	r2, [pc, #500]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002b7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b80:	6013      	str	r3, [r2, #0]
 8002b82:	4b7b      	ldr	r3, [pc, #492]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a7a      	ldr	r2, [pc, #488]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002b88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b8c:	6013      	str	r3, [r2, #0]
 8002b8e:	e00b      	b.n	8002ba8 <HAL_RCC_OscConfig+0xd4>
 8002b90:	4b77      	ldr	r3, [pc, #476]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a76      	ldr	r2, [pc, #472]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002b96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b9a:	6013      	str	r3, [r2, #0]
 8002b9c:	4b74      	ldr	r3, [pc, #464]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a73      	ldr	r2, [pc, #460]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002ba2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ba6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d013      	beq.n	8002bd8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb0:	f7fd fdb0 	bl	8000714 <HAL_GetTick>
 8002bb4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002bb6:	e008      	b.n	8002bca <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002bb8:	f7fd fdac 	bl	8000714 <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	2b64      	cmp	r3, #100	; 0x64
 8002bc4:	d901      	bls.n	8002bca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e325      	b.n	8003216 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002bca:	4b69      	ldr	r3, [pc, #420]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d0f0      	beq.n	8002bb8 <HAL_RCC_OscConfig+0xe4>
 8002bd6:	e014      	b.n	8002c02 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd8:	f7fd fd9c 	bl	8000714 <HAL_GetTick>
 8002bdc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002bde:	e008      	b.n	8002bf2 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002be0:	f7fd fd98 	bl	8000714 <HAL_GetTick>
 8002be4:	4602      	mov	r2, r0
 8002be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	2b64      	cmp	r3, #100	; 0x64
 8002bec:	d901      	bls.n	8002bf2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e311      	b.n	8003216 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002bf2:	4b5f      	ldr	r3, [pc, #380]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d1f0      	bne.n	8002be0 <HAL_RCC_OscConfig+0x10c>
 8002bfe:	e000      	b.n	8002c02 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0302 	and.w	r3, r3, #2
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	f000 808a 	beq.w	8002d24 <HAL_RCC_OscConfig+0x250>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c10:	4b57      	ldr	r3, [pc, #348]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002c12:	691b      	ldr	r3, [r3, #16]
 8002c14:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002c18:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002c1a:	4b55      	ldr	r3, [pc, #340]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002c1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c1e:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002c20:	6a3b      	ldr	r3, [r7, #32]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d007      	beq.n	8002c36 <HAL_RCC_OscConfig+0x162>
 8002c26:	6a3b      	ldr	r3, [r7, #32]
 8002c28:	2b18      	cmp	r3, #24
 8002c2a:	d137      	bne.n	8002c9c <HAL_RCC_OscConfig+0x1c8>
 8002c2c:	69fb      	ldr	r3, [r7, #28]
 8002c2e:	f003 0303 	and.w	r3, r3, #3
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d132      	bne.n	8002c9c <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c36:	4b4e      	ldr	r3, [pc, #312]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 0304 	and.w	r3, r3, #4
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d005      	beq.n	8002c4e <HAL_RCC_OscConfig+0x17a>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	68db      	ldr	r3, [r3, #12]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d101      	bne.n	8002c4e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e2e3      	b.n	8003216 <HAL_RCC_OscConfig+0x742>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002c4e:	4b48      	ldr	r3, [pc, #288]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f023 0219 	bic.w	r2, r3, #25
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	4945      	ldr	r1, [pc, #276]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002c60:	f7fd fd58 	bl	8000714 <HAL_GetTick>
 8002c64:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c66:	e008      	b.n	8002c7a <HAL_RCC_OscConfig+0x1a6>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c68:	f7fd fd54 	bl	8000714 <HAL_GetTick>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	d901      	bls.n	8002c7a <HAL_RCC_OscConfig+0x1a6>
            {
              return HAL_TIMEOUT;
 8002c76:	2303      	movs	r3, #3
 8002c78:	e2cd      	b.n	8003216 <HAL_RCC_OscConfig+0x742>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c7a:	4b3d      	ldr	r3, [pc, #244]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0304 	and.w	r3, r3, #4
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d0f0      	beq.n	8002c68 <HAL_RCC_OscConfig+0x194>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c86:	4b3a      	ldr	r3, [pc, #232]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	691b      	ldr	r3, [r3, #16]
 8002c92:	061b      	lsls	r3, r3, #24
 8002c94:	4936      	ldr	r1, [pc, #216]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002c96:	4313      	orrs	r3, r2
 8002c98:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c9a:	e043      	b.n	8002d24 <HAL_RCC_OscConfig+0x250>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d026      	beq.n	8002cf2 <HAL_RCC_OscConfig+0x21e>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002ca4:	4b32      	ldr	r3, [pc, #200]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f023 0219 	bic.w	r2, r3, #25
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	492f      	ldr	r1, [pc, #188]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cb6:	f7fd fd2d 	bl	8000714 <HAL_GetTick>
 8002cba:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002cbc:	e008      	b.n	8002cd0 <HAL_RCC_OscConfig+0x1fc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002cbe:	f7fd fd29 	bl	8000714 <HAL_GetTick>
 8002cc2:	4602      	mov	r2, r0
 8002cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc6:	1ad3      	subs	r3, r2, r3
 8002cc8:	2b02      	cmp	r3, #2
 8002cca:	d901      	bls.n	8002cd0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002ccc:	2303      	movs	r3, #3
 8002cce:	e2a2      	b.n	8003216 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002cd0:	4b27      	ldr	r3, [pc, #156]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f003 0304 	and.w	r3, r3, #4
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d0f0      	beq.n	8002cbe <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cdc:	4b24      	ldr	r3, [pc, #144]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	691b      	ldr	r3, [r3, #16]
 8002ce8:	061b      	lsls	r3, r3, #24
 8002cea:	4921      	ldr	r1, [pc, #132]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002cec:	4313      	orrs	r3, r2
 8002cee:	604b      	str	r3, [r1, #4]
 8002cf0:	e018      	b.n	8002d24 <HAL_RCC_OscConfig+0x250>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cf2:	4b1f      	ldr	r3, [pc, #124]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a1e      	ldr	r2, [pc, #120]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002cf8:	f023 0301 	bic.w	r3, r3, #1
 8002cfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cfe:	f7fd fd09 	bl	8000714 <HAL_GetTick>
 8002d02:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002d04:	e008      	b.n	8002d18 <HAL_RCC_OscConfig+0x244>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d06:	f7fd fd05 	bl	8000714 <HAL_GetTick>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	2b02      	cmp	r3, #2
 8002d12:	d901      	bls.n	8002d18 <HAL_RCC_OscConfig+0x244>
          {
            return HAL_TIMEOUT;
 8002d14:	2303      	movs	r3, #3
 8002d16:	e27e      	b.n	8003216 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002d18:	4b15      	ldr	r3, [pc, #84]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0304 	and.w	r3, r3, #4
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d1f0      	bne.n	8002d06 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0310 	and.w	r3, r3, #16
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d06d      	beq.n	8002e0c <HAL_RCC_OscConfig+0x338>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d30:	4b0f      	ldr	r3, [pc, #60]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002d32:	691b      	ldr	r3, [r3, #16]
 8002d34:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002d38:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002d3a:	4b0d      	ldr	r3, [pc, #52]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d3e:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002d40:	69bb      	ldr	r3, [r7, #24]
 8002d42:	2b08      	cmp	r3, #8
 8002d44:	d007      	beq.n	8002d56 <HAL_RCC_OscConfig+0x282>
 8002d46:	69bb      	ldr	r3, [r7, #24]
 8002d48:	2b18      	cmp	r3, #24
 8002d4a:	d11e      	bne.n	8002d8a <HAL_RCC_OscConfig+0x2b6>
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	f003 0303 	and.w	r3, r3, #3
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d119      	bne.n	8002d8a <HAL_RCC_OscConfig+0x2b6>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002d56:	4b06      	ldr	r3, [pc, #24]	; (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d008      	beq.n	8002d74 <HAL_RCC_OscConfig+0x2a0>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	69db      	ldr	r3, [r3, #28]
 8002d66:	2b80      	cmp	r3, #128	; 0x80
 8002d68:	d004      	beq.n	8002d74 <HAL_RCC_OscConfig+0x2a0>
      {
        return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e253      	b.n	8003216 <HAL_RCC_OscConfig+0x742>
 8002d6e:	bf00      	nop
 8002d70:	58024400 	.word	0x58024400
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002d74:	4ba3      	ldr	r3, [pc, #652]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002d76:	68db      	ldr	r3, [r3, #12]
 8002d78:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6a1b      	ldr	r3, [r3, #32]
 8002d80:	061b      	lsls	r3, r3, #24
 8002d82:	49a0      	ldr	r1, [pc, #640]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002d84:	4313      	orrs	r3, r2
 8002d86:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002d88:	e040      	b.n	8002e0c <HAL_RCC_OscConfig+0x338>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	69db      	ldr	r3, [r3, #28]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d023      	beq.n	8002dda <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002d92:	4b9c      	ldr	r3, [pc, #624]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a9b      	ldr	r2, [pc, #620]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002d98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d9e:	f7fd fcb9 	bl	8000714 <HAL_GetTick>
 8002da2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002da4:	e008      	b.n	8002db8 <HAL_RCC_OscConfig+0x2e4>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002da6:	f7fd fcb5 	bl	8000714 <HAL_GetTick>
 8002daa:	4602      	mov	r2, r0
 8002dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dae:	1ad3      	subs	r3, r2, r3
 8002db0:	2b02      	cmp	r3, #2
 8002db2:	d901      	bls.n	8002db8 <HAL_RCC_OscConfig+0x2e4>
          {
            return HAL_TIMEOUT;
 8002db4:	2303      	movs	r3, #3
 8002db6:	e22e      	b.n	8003216 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002db8:	4b92      	ldr	r3, [pc, #584]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d0f0      	beq.n	8002da6 <HAL_RCC_OscConfig+0x2d2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002dc4:	4b8f      	ldr	r3, [pc, #572]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6a1b      	ldr	r3, [r3, #32]
 8002dd0:	061b      	lsls	r3, r3, #24
 8002dd2:	498c      	ldr	r1, [pc, #560]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	60cb      	str	r3, [r1, #12]
 8002dd8:	e018      	b.n	8002e0c <HAL_RCC_OscConfig+0x338>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002dda:	4b8a      	ldr	r3, [pc, #552]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a89      	ldr	r2, [pc, #548]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002de0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002de4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002de6:	f7fd fc95 	bl	8000714 <HAL_GetTick>
 8002dea:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002dec:	e008      	b.n	8002e00 <HAL_RCC_OscConfig+0x32c>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002dee:	f7fd fc91 	bl	8000714 <HAL_GetTick>
 8002df2:	4602      	mov	r2, r0
 8002df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df6:	1ad3      	subs	r3, r2, r3
 8002df8:	2b02      	cmp	r3, #2
 8002dfa:	d901      	bls.n	8002e00 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8002dfc:	2303      	movs	r3, #3
 8002dfe:	e20a      	b.n	8003216 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002e00:	4b80      	ldr	r3, [pc, #512]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d1f0      	bne.n	8002dee <HAL_RCC_OscConfig+0x31a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0308 	and.w	r3, r3, #8
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d036      	beq.n	8002e86 <HAL_RCC_OscConfig+0x3b2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	695b      	ldr	r3, [r3, #20]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d019      	beq.n	8002e54 <HAL_RCC_OscConfig+0x380>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e20:	4b78      	ldr	r3, [pc, #480]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002e22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e24:	4a77      	ldr	r2, [pc, #476]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002e26:	f043 0301 	orr.w	r3, r3, #1
 8002e2a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e2c:	f7fd fc72 	bl	8000714 <HAL_GetTick>
 8002e30:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002e32:	e008      	b.n	8002e46 <HAL_RCC_OscConfig+0x372>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e34:	f7fd fc6e 	bl	8000714 <HAL_GetTick>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d901      	bls.n	8002e46 <HAL_RCC_OscConfig+0x372>
        {
          return HAL_TIMEOUT;
 8002e42:	2303      	movs	r3, #3
 8002e44:	e1e7      	b.n	8003216 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002e46:	4b6f      	ldr	r3, [pc, #444]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002e48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e4a:	f003 0302 	and.w	r3, r3, #2
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d0f0      	beq.n	8002e34 <HAL_RCC_OscConfig+0x360>
 8002e52:	e018      	b.n	8002e86 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e54:	4b6b      	ldr	r3, [pc, #428]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002e56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e58:	4a6a      	ldr	r2, [pc, #424]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002e5a:	f023 0301 	bic.w	r3, r3, #1
 8002e5e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e60:	f7fd fc58 	bl	8000714 <HAL_GetTick>
 8002e64:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002e66:	e008      	b.n	8002e7a <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e68:	f7fd fc54 	bl	8000714 <HAL_GetTick>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	2b02      	cmp	r3, #2
 8002e74:	d901      	bls.n	8002e7a <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8002e76:	2303      	movs	r3, #3
 8002e78:	e1cd      	b.n	8003216 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002e7a:	4b62      	ldr	r3, [pc, #392]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002e7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e7e:	f003 0302 	and.w	r3, r3, #2
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d1f0      	bne.n	8002e68 <HAL_RCC_OscConfig+0x394>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 0320 	and.w	r3, r3, #32
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d036      	beq.n	8002f00 <HAL_RCC_OscConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	699b      	ldr	r3, [r3, #24]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d019      	beq.n	8002ece <HAL_RCC_OscConfig+0x3fa>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002e9a:	4b5a      	ldr	r3, [pc, #360]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a59      	ldr	r2, [pc, #356]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002ea0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002ea4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002ea6:	f7fd fc35 	bl	8000714 <HAL_GetTick>
 8002eaa:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002eac:	e008      	b.n	8002ec0 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002eae:	f7fd fc31 	bl	8000714 <HAL_GetTick>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	2b02      	cmp	r3, #2
 8002eba:	d901      	bls.n	8002ec0 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	e1aa      	b.n	8003216 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002ec0:	4b50      	ldr	r3, [pc, #320]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d0f0      	beq.n	8002eae <HAL_RCC_OscConfig+0x3da>
 8002ecc:	e018      	b.n	8002f00 <HAL_RCC_OscConfig+0x42c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002ece:	4b4d      	ldr	r3, [pc, #308]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a4c      	ldr	r2, [pc, #304]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002ed4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002ed8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002eda:	f7fd fc1b 	bl	8000714 <HAL_GetTick>
 8002ede:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002ee0:	e008      	b.n	8002ef4 <HAL_RCC_OscConfig+0x420>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002ee2:	f7fd fc17 	bl	8000714 <HAL_GetTick>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eea:	1ad3      	subs	r3, r2, r3
 8002eec:	2b02      	cmp	r3, #2
 8002eee:	d901      	bls.n	8002ef4 <HAL_RCC_OscConfig+0x420>
        {
          return HAL_TIMEOUT;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	e190      	b.n	8003216 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002ef4:	4b43      	ldr	r3, [pc, #268]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d1f0      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x40e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 0304 	and.w	r3, r3, #4
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	f000 8085 	beq.w	8003018 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002f0e:	4b3e      	ldr	r3, [pc, #248]	; (8003008 <HAL_RCC_OscConfig+0x534>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a3d      	ldr	r2, [pc, #244]	; (8003008 <HAL_RCC_OscConfig+0x534>)
 8002f14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f18:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f1a:	f7fd fbfb 	bl	8000714 <HAL_GetTick>
 8002f1e:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f20:	e008      	b.n	8002f34 <HAL_RCC_OscConfig+0x460>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002f22:	f7fd fbf7 	bl	8000714 <HAL_GetTick>
 8002f26:	4602      	mov	r2, r0
 8002f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f2a:	1ad3      	subs	r3, r2, r3
 8002f2c:	2b64      	cmp	r3, #100	; 0x64
 8002f2e:	d901      	bls.n	8002f34 <HAL_RCC_OscConfig+0x460>
      {
        return HAL_TIMEOUT;
 8002f30:	2303      	movs	r3, #3
 8002f32:	e170      	b.n	8003216 <HAL_RCC_OscConfig+0x742>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f34:	4b34      	ldr	r3, [pc, #208]	; (8003008 <HAL_RCC_OscConfig+0x534>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d0f0      	beq.n	8002f22 <HAL_RCC_OscConfig+0x44e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d106      	bne.n	8002f56 <HAL_RCC_OscConfig+0x482>
 8002f48:	4b2e      	ldr	r3, [pc, #184]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002f4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f4c:	4a2d      	ldr	r2, [pc, #180]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002f4e:	f043 0301 	orr.w	r3, r3, #1
 8002f52:	6713      	str	r3, [r2, #112]	; 0x70
 8002f54:	e02d      	b.n	8002fb2 <HAL_RCC_OscConfig+0x4de>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d10c      	bne.n	8002f78 <HAL_RCC_OscConfig+0x4a4>
 8002f5e:	4b29      	ldr	r3, [pc, #164]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002f60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f62:	4a28      	ldr	r2, [pc, #160]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002f64:	f023 0301 	bic.w	r3, r3, #1
 8002f68:	6713      	str	r3, [r2, #112]	; 0x70
 8002f6a:	4b26      	ldr	r3, [pc, #152]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f6e:	4a25      	ldr	r2, [pc, #148]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002f70:	f023 0304 	bic.w	r3, r3, #4
 8002f74:	6713      	str	r3, [r2, #112]	; 0x70
 8002f76:	e01c      	b.n	8002fb2 <HAL_RCC_OscConfig+0x4de>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	2b05      	cmp	r3, #5
 8002f7e:	d10c      	bne.n	8002f9a <HAL_RCC_OscConfig+0x4c6>
 8002f80:	4b20      	ldr	r3, [pc, #128]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002f82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f84:	4a1f      	ldr	r2, [pc, #124]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002f86:	f043 0304 	orr.w	r3, r3, #4
 8002f8a:	6713      	str	r3, [r2, #112]	; 0x70
 8002f8c:	4b1d      	ldr	r3, [pc, #116]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002f8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f90:	4a1c      	ldr	r2, [pc, #112]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002f92:	f043 0301 	orr.w	r3, r3, #1
 8002f96:	6713      	str	r3, [r2, #112]	; 0x70
 8002f98:	e00b      	b.n	8002fb2 <HAL_RCC_OscConfig+0x4de>
 8002f9a:	4b1a      	ldr	r3, [pc, #104]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002f9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f9e:	4a19      	ldr	r2, [pc, #100]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002fa0:	f023 0301 	bic.w	r3, r3, #1
 8002fa4:	6713      	str	r3, [r2, #112]	; 0x70
 8002fa6:	4b17      	ldr	r3, [pc, #92]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002fa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002faa:	4a16      	ldr	r2, [pc, #88]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002fac:	f023 0304 	bic.w	r3, r3, #4
 8002fb0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d015      	beq.n	8002fe6 <HAL_RCC_OscConfig+0x512>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fba:	f7fd fbab 	bl	8000714 <HAL_GetTick>
 8002fbe:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002fc0:	e00a      	b.n	8002fd8 <HAL_RCC_OscConfig+0x504>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fc2:	f7fd fba7 	bl	8000714 <HAL_GetTick>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fca:	1ad3      	subs	r3, r2, r3
 8002fcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d901      	bls.n	8002fd8 <HAL_RCC_OscConfig+0x504>
        {
          return HAL_TIMEOUT;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	e11e      	b.n	8003216 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002fd8:	4b0a      	ldr	r3, [pc, #40]	; (8003004 <HAL_RCC_OscConfig+0x530>)
 8002fda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fdc:	f003 0302 	and.w	r3, r3, #2
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d0ee      	beq.n	8002fc2 <HAL_RCC_OscConfig+0x4ee>
 8002fe4:	e018      	b.n	8003018 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fe6:	f7fd fb95 	bl	8000714 <HAL_GetTick>
 8002fea:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002fec:	e00e      	b.n	800300c <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fee:	f7fd fb91 	bl	8000714 <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d905      	bls.n	800300c <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8003000:	2303      	movs	r3, #3
 8003002:	e108      	b.n	8003216 <HAL_RCC_OscConfig+0x742>
 8003004:	58024400 	.word	0x58024400
 8003008:	58024800 	.word	0x58024800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800300c:	4b84      	ldr	r3, [pc, #528]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 800300e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003010:	f003 0302 	and.w	r3, r3, #2
 8003014:	2b00      	cmp	r3, #0
 8003016:	d1ea      	bne.n	8002fee <HAL_RCC_OscConfig+0x51a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800301c:	2b00      	cmp	r3, #0
 800301e:	f000 80f9 	beq.w	8003214 <HAL_RCC_OscConfig+0x740>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003022:	4b7f      	ldr	r3, [pc, #508]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 8003024:	691b      	ldr	r3, [r3, #16]
 8003026:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800302a:	2b18      	cmp	r3, #24
 800302c:	f000 80b4 	beq.w	8003198 <HAL_RCC_OscConfig+0x6c4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003034:	2b02      	cmp	r3, #2
 8003036:	f040 8095 	bne.w	8003164 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800303a:	4b79      	ldr	r3, [pc, #484]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a78      	ldr	r2, [pc, #480]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 8003040:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003044:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003046:	f7fd fb65 	bl	8000714 <HAL_GetTick>
 800304a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800304c:	e008      	b.n	8003060 <HAL_RCC_OscConfig+0x58c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800304e:	f7fd fb61 	bl	8000714 <HAL_GetTick>
 8003052:	4602      	mov	r2, r0
 8003054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003056:	1ad3      	subs	r3, r2, r3
 8003058:	2b02      	cmp	r3, #2
 800305a:	d901      	bls.n	8003060 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800305c:	2303      	movs	r3, #3
 800305e:	e0da      	b.n	8003216 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003060:	4b6f      	ldr	r3, [pc, #444]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003068:	2b00      	cmp	r3, #0
 800306a:	d1f0      	bne.n	800304e <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800306c:	4b6c      	ldr	r3, [pc, #432]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 800306e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003070:	4b6c      	ldr	r3, [pc, #432]	; (8003224 <HAL_RCC_OscConfig+0x750>)
 8003072:	4013      	ands	r3, r2
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8003078:	687a      	ldr	r2, [r7, #4]
 800307a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800307c:	0112      	lsls	r2, r2, #4
 800307e:	430a      	orrs	r2, r1
 8003080:	4967      	ldr	r1, [pc, #412]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 8003082:	4313      	orrs	r3, r2
 8003084:	628b      	str	r3, [r1, #40]	; 0x28
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800308a:	3b01      	subs	r3, #1
 800308c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003094:	3b01      	subs	r3, #1
 8003096:	025b      	lsls	r3, r3, #9
 8003098:	b29b      	uxth	r3, r3
 800309a:	431a      	orrs	r2, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030a0:	3b01      	subs	r3, #1
 80030a2:	041b      	lsls	r3, r3, #16
 80030a4:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80030a8:	431a      	orrs	r2, r3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030ae:	3b01      	subs	r3, #1
 80030b0:	061b      	lsls	r3, r3, #24
 80030b2:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80030b6:	495a      	ldr	r1, [pc, #360]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 80030b8:	4313      	orrs	r3, r2
 80030ba:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80030bc:	4b58      	ldr	r3, [pc, #352]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 80030be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c0:	4a57      	ldr	r2, [pc, #348]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 80030c2:	f023 0301 	bic.w	r3, r3, #1
 80030c6:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80030c8:	4b55      	ldr	r3, [pc, #340]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 80030ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030cc:	4b56      	ldr	r3, [pc, #344]	; (8003228 <HAL_RCC_OscConfig+0x754>)
 80030ce:	4013      	ands	r3, r2
 80030d0:	687a      	ldr	r2, [r7, #4]
 80030d2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80030d4:	00d2      	lsls	r2, r2, #3
 80030d6:	4952      	ldr	r1, [pc, #328]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 80030d8:	4313      	orrs	r3, r2
 80030da:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80030dc:	4b50      	ldr	r3, [pc, #320]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 80030de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030e0:	f023 020c 	bic.w	r2, r3, #12
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e8:	494d      	ldr	r1, [pc, #308]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 80030ea:	4313      	orrs	r3, r2
 80030ec:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80030ee:	4b4c      	ldr	r3, [pc, #304]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 80030f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f2:	f023 0202 	bic.w	r2, r3, #2
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030fa:	4949      	ldr	r1, [pc, #292]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 80030fc:	4313      	orrs	r3, r2
 80030fe:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003100:	4b47      	ldr	r3, [pc, #284]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 8003102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003104:	4a46      	ldr	r2, [pc, #280]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 8003106:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800310a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800310c:	4b44      	ldr	r3, [pc, #272]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 800310e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003110:	4a43      	ldr	r2, [pc, #268]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 8003112:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003116:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003118:	4b41      	ldr	r3, [pc, #260]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 800311a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800311c:	4a40      	ldr	r2, [pc, #256]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 800311e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003122:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8003124:	4b3e      	ldr	r3, [pc, #248]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 8003126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003128:	4a3d      	ldr	r2, [pc, #244]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 800312a:	f043 0301 	orr.w	r3, r3, #1
 800312e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003130:	4b3b      	ldr	r3, [pc, #236]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a3a      	ldr	r2, [pc, #232]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 8003136:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800313a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800313c:	f7fd faea 	bl	8000714 <HAL_GetTick>
 8003140:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003142:	e008      	b.n	8003156 <HAL_RCC_OscConfig+0x682>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003144:	f7fd fae6 	bl	8000714 <HAL_GetTick>
 8003148:	4602      	mov	r2, r0
 800314a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	2b02      	cmp	r3, #2
 8003150:	d901      	bls.n	8003156 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8003152:	2303      	movs	r3, #3
 8003154:	e05f      	b.n	8003216 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003156:	4b32      	ldr	r3, [pc, #200]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d0f0      	beq.n	8003144 <HAL_RCC_OscConfig+0x670>
 8003162:	e057      	b.n	8003214 <HAL_RCC_OscConfig+0x740>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003164:	4b2e      	ldr	r3, [pc, #184]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a2d      	ldr	r2, [pc, #180]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 800316a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800316e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003170:	f7fd fad0 	bl	8000714 <HAL_GetTick>
 8003174:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003176:	e008      	b.n	800318a <HAL_RCC_OscConfig+0x6b6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003178:	f7fd facc 	bl	8000714 <HAL_GetTick>
 800317c:	4602      	mov	r2, r0
 800317e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003180:	1ad3      	subs	r3, r2, r3
 8003182:	2b02      	cmp	r3, #2
 8003184:	d901      	bls.n	800318a <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	e045      	b.n	8003216 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800318a:	4b25      	ldr	r3, [pc, #148]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003192:	2b00      	cmp	r3, #0
 8003194:	d1f0      	bne.n	8003178 <HAL_RCC_OscConfig+0x6a4>
 8003196:	e03d      	b.n	8003214 <HAL_RCC_OscConfig+0x740>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003198:	4b21      	ldr	r3, [pc, #132]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 800319a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800319c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800319e:	4b20      	ldr	r3, [pc, #128]	; (8003220 <HAL_RCC_OscConfig+0x74c>)
 80031a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a2:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d031      	beq.n	8003210 <HAL_RCC_OscConfig+0x73c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	f003 0203 	and.w	r2, r3, #3
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d12a      	bne.n	8003210 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	091b      	lsrs	r3, r3, #4
 80031be:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d122      	bne.n	8003210 <HAL_RCC_OscConfig+0x73c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031d4:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d11a      	bne.n	8003210 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	0a5b      	lsrs	r3, r3, #9
 80031de:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031e6:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80031e8:	429a      	cmp	r2, r3
 80031ea:	d111      	bne.n	8003210 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	0c1b      	lsrs	r3, r3, #16
 80031f0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031f8:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d108      	bne.n	8003210 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	0e1b      	lsrs	r3, r3, #24
 8003202:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800320a:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800320c:	429a      	cmp	r2, r3
 800320e:	d001      	beq.n	8003214 <HAL_RCC_OscConfig+0x740>
      {
        return HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	e000      	b.n	8003216 <HAL_RCC_OscConfig+0x742>
      }
    }
  }
  return HAL_OK;
 8003214:	2300      	movs	r3, #0
}
 8003216:	4618      	mov	r0, r3
 8003218:	3730      	adds	r7, #48	; 0x30
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}
 800321e:	bf00      	nop
 8003220:	58024400 	.word	0x58024400
 8003224:	fffffc0c 	.word	0xfffffc0c
 8003228:	ffff0007 	.word	0xffff0007

0800322c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b086      	sub	sp, #24
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d101      	bne.n	8003240 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	e19c      	b.n	800357a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003240:	4b8a      	ldr	r3, [pc, #552]	; (800346c <HAL_RCC_ClockConfig+0x240>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 030f 	and.w	r3, r3, #15
 8003248:	683a      	ldr	r2, [r7, #0]
 800324a:	429a      	cmp	r2, r3
 800324c:	d910      	bls.n	8003270 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800324e:	4b87      	ldr	r3, [pc, #540]	; (800346c <HAL_RCC_ClockConfig+0x240>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f023 020f 	bic.w	r2, r3, #15
 8003256:	4985      	ldr	r1, [pc, #532]	; (800346c <HAL_RCC_ClockConfig+0x240>)
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	4313      	orrs	r3, r2
 800325c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800325e:	4b83      	ldr	r3, [pc, #524]	; (800346c <HAL_RCC_ClockConfig+0x240>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f003 030f 	and.w	r3, r3, #15
 8003266:	683a      	ldr	r2, [r7, #0]
 8003268:	429a      	cmp	r2, r3
 800326a:	d001      	beq.n	8003270 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	e184      	b.n	800357a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0304 	and.w	r3, r3, #4
 8003278:	2b00      	cmp	r3, #0
 800327a:	d010      	beq.n	800329e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	691a      	ldr	r2, [r3, #16]
 8003280:	4b7b      	ldr	r3, [pc, #492]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 8003282:	699b      	ldr	r3, [r3, #24]
 8003284:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003288:	429a      	cmp	r2, r3
 800328a:	d908      	bls.n	800329e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800328c:	4b78      	ldr	r3, [pc, #480]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 800328e:	699b      	ldr	r3, [r3, #24]
 8003290:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	691b      	ldr	r3, [r3, #16]
 8003298:	4975      	ldr	r1, [pc, #468]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 800329a:	4313      	orrs	r3, r2
 800329c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0308 	and.w	r3, r3, #8
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d010      	beq.n	80032cc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	695a      	ldr	r2, [r3, #20]
 80032ae:	4b70      	ldr	r3, [pc, #448]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 80032b0:	69db      	ldr	r3, [r3, #28]
 80032b2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d908      	bls.n	80032cc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80032ba:	4b6d      	ldr	r3, [pc, #436]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 80032bc:	69db      	ldr	r3, [r3, #28]
 80032be:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	695b      	ldr	r3, [r3, #20]
 80032c6:	496a      	ldr	r1, [pc, #424]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 80032c8:	4313      	orrs	r3, r2
 80032ca:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f003 0310 	and.w	r3, r3, #16
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d010      	beq.n	80032fa <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	699a      	ldr	r2, [r3, #24]
 80032dc:	4b64      	ldr	r3, [pc, #400]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 80032de:	69db      	ldr	r3, [r3, #28]
 80032e0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80032e4:	429a      	cmp	r2, r3
 80032e6:	d908      	bls.n	80032fa <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80032e8:	4b61      	ldr	r3, [pc, #388]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 80032ea:	69db      	ldr	r3, [r3, #28]
 80032ec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	699b      	ldr	r3, [r3, #24]
 80032f4:	495e      	ldr	r1, [pc, #376]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0320 	and.w	r3, r3, #32
 8003302:	2b00      	cmp	r3, #0
 8003304:	d010      	beq.n	8003328 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	69da      	ldr	r2, [r3, #28]
 800330a:	4b59      	ldr	r3, [pc, #356]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 800330c:	6a1b      	ldr	r3, [r3, #32]
 800330e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003312:	429a      	cmp	r2, r3
 8003314:	d908      	bls.n	8003328 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8003316:	4b56      	ldr	r3, [pc, #344]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 8003318:	6a1b      	ldr	r3, [r3, #32]
 800331a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	69db      	ldr	r3, [r3, #28]
 8003322:	4953      	ldr	r1, [pc, #332]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 8003324:	4313      	orrs	r3, r2
 8003326:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 0302 	and.w	r3, r3, #2
 8003330:	2b00      	cmp	r3, #0
 8003332:	d010      	beq.n	8003356 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	68da      	ldr	r2, [r3, #12]
 8003338:	4b4d      	ldr	r3, [pc, #308]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 800333a:	699b      	ldr	r3, [r3, #24]
 800333c:	f003 030f 	and.w	r3, r3, #15
 8003340:	429a      	cmp	r2, r3
 8003342:	d908      	bls.n	8003356 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003344:	4b4a      	ldr	r3, [pc, #296]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 8003346:	699b      	ldr	r3, [r3, #24]
 8003348:	f023 020f 	bic.w	r2, r3, #15
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	4947      	ldr	r1, [pc, #284]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 8003352:	4313      	orrs	r3, r2
 8003354:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0301 	and.w	r3, r3, #1
 800335e:	2b00      	cmp	r3, #0
 8003360:	d055      	beq.n	800340e <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003362:	4b43      	ldr	r3, [pc, #268]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 8003364:	699b      	ldr	r3, [r3, #24]
 8003366:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	4940      	ldr	r1, [pc, #256]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 8003370:	4313      	orrs	r3, r2
 8003372:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	2b02      	cmp	r3, #2
 800337a:	d107      	bne.n	800338c <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800337c:	4b3c      	ldr	r3, [pc, #240]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003384:	2b00      	cmp	r3, #0
 8003386:	d121      	bne.n	80033cc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e0f6      	b.n	800357a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	2b03      	cmp	r3, #3
 8003392:	d107      	bne.n	80033a4 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003394:	4b36      	ldr	r3, [pc, #216]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800339c:	2b00      	cmp	r3, #0
 800339e:	d115      	bne.n	80033cc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e0ea      	b.n	800357a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d107      	bne.n	80033bc <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80033ac:	4b30      	ldr	r3, [pc, #192]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d109      	bne.n	80033cc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	e0de      	b.n	800357a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80033bc:	4b2c      	ldr	r3, [pc, #176]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f003 0304 	and.w	r3, r3, #4
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d101      	bne.n	80033cc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e0d6      	b.n	800357a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80033cc:	4b28      	ldr	r3, [pc, #160]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 80033ce:	691b      	ldr	r3, [r3, #16]
 80033d0:	f023 0207 	bic.w	r2, r3, #7
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	4925      	ldr	r1, [pc, #148]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 80033da:	4313      	orrs	r3, r2
 80033dc:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033de:	f7fd f999 	bl	8000714 <HAL_GetTick>
 80033e2:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033e4:	e00a      	b.n	80033fc <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033e6:	f7fd f995 	bl	8000714 <HAL_GetTick>
 80033ea:	4602      	mov	r2, r0
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	1ad3      	subs	r3, r2, r3
 80033f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d901      	bls.n	80033fc <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80033f8:	2303      	movs	r3, #3
 80033fa:	e0be      	b.n	800357a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033fc:	4b1c      	ldr	r3, [pc, #112]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 80033fe:	691b      	ldr	r3, [r3, #16]
 8003400:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	00db      	lsls	r3, r3, #3
 800340a:	429a      	cmp	r2, r3
 800340c:	d1eb      	bne.n	80033e6 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0302 	and.w	r3, r3, #2
 8003416:	2b00      	cmp	r3, #0
 8003418:	d010      	beq.n	800343c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	68da      	ldr	r2, [r3, #12]
 800341e:	4b14      	ldr	r3, [pc, #80]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 8003420:	699b      	ldr	r3, [r3, #24]
 8003422:	f003 030f 	and.w	r3, r3, #15
 8003426:	429a      	cmp	r2, r3
 8003428:	d208      	bcs.n	800343c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800342a:	4b11      	ldr	r3, [pc, #68]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 800342c:	699b      	ldr	r3, [r3, #24]
 800342e:	f023 020f 	bic.w	r2, r3, #15
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	68db      	ldr	r3, [r3, #12]
 8003436:	490e      	ldr	r1, [pc, #56]	; (8003470 <HAL_RCC_ClockConfig+0x244>)
 8003438:	4313      	orrs	r3, r2
 800343a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800343c:	4b0b      	ldr	r3, [pc, #44]	; (800346c <HAL_RCC_ClockConfig+0x240>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 030f 	and.w	r3, r3, #15
 8003444:	683a      	ldr	r2, [r7, #0]
 8003446:	429a      	cmp	r2, r3
 8003448:	d214      	bcs.n	8003474 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800344a:	4b08      	ldr	r3, [pc, #32]	; (800346c <HAL_RCC_ClockConfig+0x240>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f023 020f 	bic.w	r2, r3, #15
 8003452:	4906      	ldr	r1, [pc, #24]	; (800346c <HAL_RCC_ClockConfig+0x240>)
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	4313      	orrs	r3, r2
 8003458:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800345a:	4b04      	ldr	r3, [pc, #16]	; (800346c <HAL_RCC_ClockConfig+0x240>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 030f 	and.w	r3, r3, #15
 8003462:	683a      	ldr	r2, [r7, #0]
 8003464:	429a      	cmp	r2, r3
 8003466:	d005      	beq.n	8003474 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	e086      	b.n	800357a <HAL_RCC_ClockConfig+0x34e>
 800346c:	52002000 	.word	0x52002000
 8003470:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f003 0304 	and.w	r3, r3, #4
 800347c:	2b00      	cmp	r3, #0
 800347e:	d010      	beq.n	80034a2 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	691a      	ldr	r2, [r3, #16]
 8003484:	4b3f      	ldr	r3, [pc, #252]	; (8003584 <HAL_RCC_ClockConfig+0x358>)
 8003486:	699b      	ldr	r3, [r3, #24]
 8003488:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800348c:	429a      	cmp	r2, r3
 800348e:	d208      	bcs.n	80034a2 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003490:	4b3c      	ldr	r3, [pc, #240]	; (8003584 <HAL_RCC_ClockConfig+0x358>)
 8003492:	699b      	ldr	r3, [r3, #24]
 8003494:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	691b      	ldr	r3, [r3, #16]
 800349c:	4939      	ldr	r1, [pc, #228]	; (8003584 <HAL_RCC_ClockConfig+0x358>)
 800349e:	4313      	orrs	r3, r2
 80034a0:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 0308 	and.w	r3, r3, #8
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d010      	beq.n	80034d0 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	695a      	ldr	r2, [r3, #20]
 80034b2:	4b34      	ldr	r3, [pc, #208]	; (8003584 <HAL_RCC_ClockConfig+0x358>)
 80034b4:	69db      	ldr	r3, [r3, #28]
 80034b6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d208      	bcs.n	80034d0 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80034be:	4b31      	ldr	r3, [pc, #196]	; (8003584 <HAL_RCC_ClockConfig+0x358>)
 80034c0:	69db      	ldr	r3, [r3, #28]
 80034c2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	695b      	ldr	r3, [r3, #20]
 80034ca:	492e      	ldr	r1, [pc, #184]	; (8003584 <HAL_RCC_ClockConfig+0x358>)
 80034cc:	4313      	orrs	r3, r2
 80034ce:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0310 	and.w	r3, r3, #16
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d010      	beq.n	80034fe <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	699a      	ldr	r2, [r3, #24]
 80034e0:	4b28      	ldr	r3, [pc, #160]	; (8003584 <HAL_RCC_ClockConfig+0x358>)
 80034e2:	69db      	ldr	r3, [r3, #28]
 80034e4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d208      	bcs.n	80034fe <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80034ec:	4b25      	ldr	r3, [pc, #148]	; (8003584 <HAL_RCC_ClockConfig+0x358>)
 80034ee:	69db      	ldr	r3, [r3, #28]
 80034f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	4922      	ldr	r1, [pc, #136]	; (8003584 <HAL_RCC_ClockConfig+0x358>)
 80034fa:	4313      	orrs	r3, r2
 80034fc:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 0320 	and.w	r3, r3, #32
 8003506:	2b00      	cmp	r3, #0
 8003508:	d010      	beq.n	800352c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	69da      	ldr	r2, [r3, #28]
 800350e:	4b1d      	ldr	r3, [pc, #116]	; (8003584 <HAL_RCC_ClockConfig+0x358>)
 8003510:	6a1b      	ldr	r3, [r3, #32]
 8003512:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003516:	429a      	cmp	r2, r3
 8003518:	d208      	bcs.n	800352c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800351a:	4b1a      	ldr	r3, [pc, #104]	; (8003584 <HAL_RCC_ClockConfig+0x358>)
 800351c:	6a1b      	ldr	r3, [r3, #32]
 800351e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	69db      	ldr	r3, [r3, #28]
 8003526:	4917      	ldr	r1, [pc, #92]	; (8003584 <HAL_RCC_ClockConfig+0x358>)
 8003528:	4313      	orrs	r3, r2
 800352a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800352c:	f000 f834 	bl	8003598 <HAL_RCC_GetSysClockFreq>
 8003530:	4602      	mov	r2, r0
 8003532:	4b14      	ldr	r3, [pc, #80]	; (8003584 <HAL_RCC_ClockConfig+0x358>)
 8003534:	699b      	ldr	r3, [r3, #24]
 8003536:	0a1b      	lsrs	r3, r3, #8
 8003538:	f003 030f 	and.w	r3, r3, #15
 800353c:	4912      	ldr	r1, [pc, #72]	; (8003588 <HAL_RCC_ClockConfig+0x35c>)
 800353e:	5ccb      	ldrb	r3, [r1, r3]
 8003540:	f003 031f 	and.w	r3, r3, #31
 8003544:	fa22 f303 	lsr.w	r3, r2, r3
 8003548:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800354a:	4b0e      	ldr	r3, [pc, #56]	; (8003584 <HAL_RCC_ClockConfig+0x358>)
 800354c:	699b      	ldr	r3, [r3, #24]
 800354e:	f003 030f 	and.w	r3, r3, #15
 8003552:	4a0d      	ldr	r2, [pc, #52]	; (8003588 <HAL_RCC_ClockConfig+0x35c>)
 8003554:	5cd3      	ldrb	r3, [r2, r3]
 8003556:	f003 031f 	and.w	r3, r3, #31
 800355a:	693a      	ldr	r2, [r7, #16]
 800355c:	fa22 f303 	lsr.w	r3, r2, r3
 8003560:	4a0a      	ldr	r2, [pc, #40]	; (800358c <HAL_RCC_ClockConfig+0x360>)
 8003562:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003564:	4a0a      	ldr	r2, [pc, #40]	; (8003590 <HAL_RCC_ClockConfig+0x364>)
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800356a:	4b0a      	ldr	r3, [pc, #40]	; (8003594 <HAL_RCC_ClockConfig+0x368>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4618      	mov	r0, r3
 8003570:	f7fd f886 	bl	8000680 <HAL_InitTick>
 8003574:	4603      	mov	r3, r0
 8003576:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003578:	7bfb      	ldrb	r3, [r7, #15]
}
 800357a:	4618      	mov	r0, r3
 800357c:	3718      	adds	r7, #24
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	58024400 	.word	0x58024400
 8003588:	08009f40 	.word	0x08009f40
 800358c:	2400040c 	.word	0x2400040c
 8003590:	24000408 	.word	0x24000408
 8003594:	24000400 	.word	0x24000400

08003598 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003598:	b480      	push	{r7}
 800359a:	b089      	sub	sp, #36	; 0x24
 800359c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800359e:	4bb3      	ldr	r3, [pc, #716]	; (800386c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80035a0:	691b      	ldr	r3, [r3, #16]
 80035a2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80035a6:	2b18      	cmp	r3, #24
 80035a8:	f200 8155 	bhi.w	8003856 <HAL_RCC_GetSysClockFreq+0x2be>
 80035ac:	a201      	add	r2, pc, #4	; (adr r2, 80035b4 <HAL_RCC_GetSysClockFreq+0x1c>)
 80035ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035b2:	bf00      	nop
 80035b4:	08003619 	.word	0x08003619
 80035b8:	08003857 	.word	0x08003857
 80035bc:	08003857 	.word	0x08003857
 80035c0:	08003857 	.word	0x08003857
 80035c4:	08003857 	.word	0x08003857
 80035c8:	08003857 	.word	0x08003857
 80035cc:	08003857 	.word	0x08003857
 80035d0:	08003857 	.word	0x08003857
 80035d4:	0800363f 	.word	0x0800363f
 80035d8:	08003857 	.word	0x08003857
 80035dc:	08003857 	.word	0x08003857
 80035e0:	08003857 	.word	0x08003857
 80035e4:	08003857 	.word	0x08003857
 80035e8:	08003857 	.word	0x08003857
 80035ec:	08003857 	.word	0x08003857
 80035f0:	08003857 	.word	0x08003857
 80035f4:	08003645 	.word	0x08003645
 80035f8:	08003857 	.word	0x08003857
 80035fc:	08003857 	.word	0x08003857
 8003600:	08003857 	.word	0x08003857
 8003604:	08003857 	.word	0x08003857
 8003608:	08003857 	.word	0x08003857
 800360c:	08003857 	.word	0x08003857
 8003610:	08003857 	.word	0x08003857
 8003614:	0800364b 	.word	0x0800364b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003618:	4b94      	ldr	r3, [pc, #592]	; (800386c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 0320 	and.w	r3, r3, #32
 8003620:	2b00      	cmp	r3, #0
 8003622:	d009      	beq.n	8003638 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003624:	4b91      	ldr	r3, [pc, #580]	; (800386c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	08db      	lsrs	r3, r3, #3
 800362a:	f003 0303 	and.w	r3, r3, #3
 800362e:	4a90      	ldr	r2, [pc, #576]	; (8003870 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003630:	fa22 f303 	lsr.w	r3, r2, r3
 8003634:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8003636:	e111      	b.n	800385c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003638:	4b8d      	ldr	r3, [pc, #564]	; (8003870 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800363a:	61bb      	str	r3, [r7, #24]
    break;
 800363c:	e10e      	b.n	800385c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800363e:	4b8d      	ldr	r3, [pc, #564]	; (8003874 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003640:	61bb      	str	r3, [r7, #24]
    break;
 8003642:	e10b      	b.n	800385c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8003644:	4b8c      	ldr	r3, [pc, #560]	; (8003878 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003646:	61bb      	str	r3, [r7, #24]
    break;
 8003648:	e108      	b.n	800385c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800364a:	4b88      	ldr	r3, [pc, #544]	; (800386c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800364c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800364e:	f003 0303 	and.w	r3, r3, #3
 8003652:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8003654:	4b85      	ldr	r3, [pc, #532]	; (800386c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003658:	091b      	lsrs	r3, r3, #4
 800365a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800365e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003660:	4b82      	ldr	r3, [pc, #520]	; (800386c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003664:	f003 0301 	and.w	r3, r3, #1
 8003668:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800366a:	4b80      	ldr	r3, [pc, #512]	; (800386c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800366c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800366e:	08db      	lsrs	r3, r3, #3
 8003670:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003674:	68fa      	ldr	r2, [r7, #12]
 8003676:	fb02 f303 	mul.w	r3, r2, r3
 800367a:	ee07 3a90 	vmov	s15, r3
 800367e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003682:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	2b00      	cmp	r3, #0
 800368a:	f000 80e1 	beq.w	8003850 <HAL_RCC_GetSysClockFreq+0x2b8>
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	2b02      	cmp	r3, #2
 8003692:	f000 8083 	beq.w	800379c <HAL_RCC_GetSysClockFreq+0x204>
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	2b02      	cmp	r3, #2
 800369a:	f200 80a1 	bhi.w	80037e0 <HAL_RCC_GetSysClockFreq+0x248>
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d003      	beq.n	80036ac <HAL_RCC_GetSysClockFreq+0x114>
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d056      	beq.n	8003758 <HAL_RCC_GetSysClockFreq+0x1c0>
 80036aa:	e099      	b.n	80037e0 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80036ac:	4b6f      	ldr	r3, [pc, #444]	; (800386c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 0320 	and.w	r3, r3, #32
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d02d      	beq.n	8003714 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80036b8:	4b6c      	ldr	r3, [pc, #432]	; (800386c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	08db      	lsrs	r3, r3, #3
 80036be:	f003 0303 	and.w	r3, r3, #3
 80036c2:	4a6b      	ldr	r2, [pc, #428]	; (8003870 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80036c4:	fa22 f303 	lsr.w	r3, r2, r3
 80036c8:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	ee07 3a90 	vmov	s15, r3
 80036d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	ee07 3a90 	vmov	s15, r3
 80036da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80036e2:	4b62      	ldr	r3, [pc, #392]	; (800386c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036ea:	ee07 3a90 	vmov	s15, r3
 80036ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80036f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80036f6:	eddf 5a61 	vldr	s11, [pc, #388]	; 800387c <HAL_RCC_GetSysClockFreq+0x2e4>
 80036fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80036fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003702:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003706:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800370a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800370e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8003712:	e087      	b.n	8003824 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	ee07 3a90 	vmov	s15, r3
 800371a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800371e:	eddf 6a58 	vldr	s13, [pc, #352]	; 8003880 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003722:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003726:	4b51      	ldr	r3, [pc, #324]	; (800386c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800372a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800372e:	ee07 3a90 	vmov	s15, r3
 8003732:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003736:	ed97 6a02 	vldr	s12, [r7, #8]
 800373a:	eddf 5a50 	vldr	s11, [pc, #320]	; 800387c <HAL_RCC_GetSysClockFreq+0x2e4>
 800373e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003742:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003746:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800374a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800374e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003752:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003756:	e065      	b.n	8003824 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	ee07 3a90 	vmov	s15, r3
 800375e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003762:	eddf 6a48 	vldr	s13, [pc, #288]	; 8003884 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003766:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800376a:	4b40      	ldr	r3, [pc, #256]	; (800386c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800376c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800376e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003772:	ee07 3a90 	vmov	s15, r3
 8003776:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800377a:	ed97 6a02 	vldr	s12, [r7, #8]
 800377e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800387c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003782:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003786:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800378a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800378e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003792:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003796:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800379a:	e043      	b.n	8003824 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	ee07 3a90 	vmov	s15, r3
 80037a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037a6:	eddf 6a38 	vldr	s13, [pc, #224]	; 8003888 <HAL_RCC_GetSysClockFreq+0x2f0>
 80037aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80037ae:	4b2f      	ldr	r3, [pc, #188]	; (800386c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80037b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037b6:	ee07 3a90 	vmov	s15, r3
 80037ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80037be:	ed97 6a02 	vldr	s12, [r7, #8]
 80037c2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800387c <HAL_RCC_GetSysClockFreq+0x2e4>
 80037c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80037ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80037ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80037d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80037d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80037de:	e021      	b.n	8003824 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	ee07 3a90 	vmov	s15, r3
 80037e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037ea:	eddf 6a26 	vldr	s13, [pc, #152]	; 8003884 <HAL_RCC_GetSysClockFreq+0x2ec>
 80037ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80037f2:	4b1e      	ldr	r3, [pc, #120]	; (800386c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80037f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037fa:	ee07 3a90 	vmov	s15, r3
 80037fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003802:	ed97 6a02 	vldr	s12, [r7, #8]
 8003806:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800387c <HAL_RCC_GetSysClockFreq+0x2e4>
 800380a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800380e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003812:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003816:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800381a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800381e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003822:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8003824:	4b11      	ldr	r3, [pc, #68]	; (800386c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003828:	0a5b      	lsrs	r3, r3, #9
 800382a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800382e:	3301      	adds	r3, #1
 8003830:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	ee07 3a90 	vmov	s15, r3
 8003838:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800383c:	edd7 6a07 	vldr	s13, [r7, #28]
 8003840:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003844:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003848:	ee17 3a90 	vmov	r3, s15
 800384c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800384e:	e005      	b.n	800385c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8003850:	2300      	movs	r3, #0
 8003852:	61bb      	str	r3, [r7, #24]
    break;
 8003854:	e002      	b.n	800385c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8003856:	4b07      	ldr	r3, [pc, #28]	; (8003874 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003858:	61bb      	str	r3, [r7, #24]
    break;
 800385a:	bf00      	nop
  }

  return sysclockfreq;
 800385c:	69bb      	ldr	r3, [r7, #24]
}
 800385e:	4618      	mov	r0, r3
 8003860:	3724      	adds	r7, #36	; 0x24
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr
 800386a:	bf00      	nop
 800386c:	58024400 	.word	0x58024400
 8003870:	03d09000 	.word	0x03d09000
 8003874:	003d0900 	.word	0x003d0900
 8003878:	017d7840 	.word	0x017d7840
 800387c:	46000000 	.word	0x46000000
 8003880:	4c742400 	.word	0x4c742400
 8003884:	4a742400 	.word	0x4a742400
 8003888:	4bbebc20 	.word	0x4bbebc20

0800388c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003892:	f7ff fe81 	bl	8003598 <HAL_RCC_GetSysClockFreq>
 8003896:	4602      	mov	r2, r0
 8003898:	4b10      	ldr	r3, [pc, #64]	; (80038dc <HAL_RCC_GetHCLKFreq+0x50>)
 800389a:	699b      	ldr	r3, [r3, #24]
 800389c:	0a1b      	lsrs	r3, r3, #8
 800389e:	f003 030f 	and.w	r3, r3, #15
 80038a2:	490f      	ldr	r1, [pc, #60]	; (80038e0 <HAL_RCC_GetHCLKFreq+0x54>)
 80038a4:	5ccb      	ldrb	r3, [r1, r3]
 80038a6:	f003 031f 	and.w	r3, r3, #31
 80038aa:	fa22 f303 	lsr.w	r3, r2, r3
 80038ae:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80038b0:	4b0a      	ldr	r3, [pc, #40]	; (80038dc <HAL_RCC_GetHCLKFreq+0x50>)
 80038b2:	699b      	ldr	r3, [r3, #24]
 80038b4:	f003 030f 	and.w	r3, r3, #15
 80038b8:	4a09      	ldr	r2, [pc, #36]	; (80038e0 <HAL_RCC_GetHCLKFreq+0x54>)
 80038ba:	5cd3      	ldrb	r3, [r2, r3]
 80038bc:	f003 031f 	and.w	r3, r3, #31
 80038c0:	687a      	ldr	r2, [r7, #4]
 80038c2:	fa22 f303 	lsr.w	r3, r2, r3
 80038c6:	4a07      	ldr	r2, [pc, #28]	; (80038e4 <HAL_RCC_GetHCLKFreq+0x58>)
 80038c8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80038ca:	4a07      	ldr	r2, [pc, #28]	; (80038e8 <HAL_RCC_GetHCLKFreq+0x5c>)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80038d0:	4b04      	ldr	r3, [pc, #16]	; (80038e4 <HAL_RCC_GetHCLKFreq+0x58>)
 80038d2:	681b      	ldr	r3, [r3, #0]
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	3708      	adds	r7, #8
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	58024400 	.word	0x58024400
 80038e0:	08009f40 	.word	0x08009f40
 80038e4:	2400040c 	.word	0x2400040c
 80038e8:	24000408 	.word	0x24000408

080038ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80038f0:	f7ff ffcc 	bl	800388c <HAL_RCC_GetHCLKFreq>
 80038f4:	4602      	mov	r2, r0
 80038f6:	4b06      	ldr	r3, [pc, #24]	; (8003910 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038f8:	69db      	ldr	r3, [r3, #28]
 80038fa:	091b      	lsrs	r3, r3, #4
 80038fc:	f003 0307 	and.w	r3, r3, #7
 8003900:	4904      	ldr	r1, [pc, #16]	; (8003914 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003902:	5ccb      	ldrb	r3, [r1, r3]
 8003904:	f003 031f 	and.w	r3, r3, #31
 8003908:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800390c:	4618      	mov	r0, r3
 800390e:	bd80      	pop	{r7, pc}
 8003910:	58024400 	.word	0x58024400
 8003914:	08009f40 	.word	0x08009f40

08003918 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800391c:	f7ff ffb6 	bl	800388c <HAL_RCC_GetHCLKFreq>
 8003920:	4602      	mov	r2, r0
 8003922:	4b06      	ldr	r3, [pc, #24]	; (800393c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003924:	69db      	ldr	r3, [r3, #28]
 8003926:	0a1b      	lsrs	r3, r3, #8
 8003928:	f003 0307 	and.w	r3, r3, #7
 800392c:	4904      	ldr	r1, [pc, #16]	; (8003940 <HAL_RCC_GetPCLK2Freq+0x28>)
 800392e:	5ccb      	ldrb	r3, [r1, r3]
 8003930:	f003 031f 	and.w	r3, r3, #31
 8003934:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003938:	4618      	mov	r0, r3
 800393a:	bd80      	pop	{r7, pc}
 800393c:	58024400 	.word	0x58024400
 8003940:	08009f40 	.word	0x08009f40

08003944 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b086      	sub	sp, #24
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800394c:	2300      	movs	r3, #0
 800394e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003950:	2300      	movs	r3, #0
 8003952:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d03f      	beq.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003964:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003968:	d02a      	beq.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800396a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800396e:	d824      	bhi.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003970:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003974:	d018      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003976:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800397a:	d81e      	bhi.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x76>
 800397c:	2b00      	cmp	r3, #0
 800397e:	d003      	beq.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003980:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003984:	d007      	beq.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003986:	e018      	b.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003988:	4bab      	ldr	r3, [pc, #684]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800398a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800398c:	4aaa      	ldr	r2, [pc, #680]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800398e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003992:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003994:	e015      	b.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	3304      	adds	r3, #4
 800399a:	2102      	movs	r1, #2
 800399c:	4618      	mov	r0, r3
 800399e:	f001 feff 	bl	80057a0 <RCCEx_PLL2_Config>
 80039a2:	4603      	mov	r3, r0
 80039a4:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80039a6:	e00c      	b.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	3324      	adds	r3, #36	; 0x24
 80039ac:	2102      	movs	r1, #2
 80039ae:	4618      	mov	r0, r3
 80039b0:	f001 ffa8 	bl	8005904 <RCCEx_PLL3_Config>
 80039b4:	4603      	mov	r3, r0
 80039b6:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80039b8:	e003      	b.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	75fb      	strb	r3, [r7, #23]
      break;
 80039be:	e000      	b.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80039c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80039c2:	7dfb      	ldrb	r3, [r7, #23]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d109      	bne.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80039c8:	4b9b      	ldr	r3, [pc, #620]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80039ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039cc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039d4:	4998      	ldr	r1, [pc, #608]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80039d6:	4313      	orrs	r3, r2
 80039d8:	650b      	str	r3, [r1, #80]	; 0x50
 80039da:	e001      	b.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039dc:	7dfb      	ldrb	r3, [r7, #23]
 80039de:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d03d      	beq.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039f0:	2b04      	cmp	r3, #4
 80039f2:	d826      	bhi.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80039f4:	a201      	add	r2, pc, #4	; (adr r2, 80039fc <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80039f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039fa:	bf00      	nop
 80039fc:	08003a11 	.word	0x08003a11
 8003a00:	08003a1f 	.word	0x08003a1f
 8003a04:	08003a31 	.word	0x08003a31
 8003a08:	08003a49 	.word	0x08003a49
 8003a0c:	08003a49 	.word	0x08003a49
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a10:	4b89      	ldr	r3, [pc, #548]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003a12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a14:	4a88      	ldr	r2, [pc, #544]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003a16:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a1a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003a1c:	e015      	b.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	3304      	adds	r3, #4
 8003a22:	2100      	movs	r1, #0
 8003a24:	4618      	mov	r0, r3
 8003a26:	f001 febb 	bl	80057a0 <RCCEx_PLL2_Config>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003a2e:	e00c      	b.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	3324      	adds	r3, #36	; 0x24
 8003a34:	2100      	movs	r1, #0
 8003a36:	4618      	mov	r0, r3
 8003a38:	f001 ff64 	bl	8005904 <RCCEx_PLL3_Config>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003a40:	e003      	b.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	75fb      	strb	r3, [r7, #23]
      break;
 8003a46:	e000      	b.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8003a48:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a4a:	7dfb      	ldrb	r3, [r7, #23]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d109      	bne.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003a50:	4b79      	ldr	r3, [pc, #484]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003a52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a54:	f023 0207 	bic.w	r2, r3, #7
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a5c:	4976      	ldr	r1, [pc, #472]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	650b      	str	r3, [r1, #80]	; 0x50
 8003a62:	e001      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a64:	7dfb      	ldrb	r3, [r7, #23]
 8003a66:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d051      	beq.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003a7a:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8003a7e:	d036      	beq.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003a80:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8003a84:	d830      	bhi.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8003a86:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003a8a:	d032      	beq.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8003a8c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003a90:	d82a      	bhi.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8003a92:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003a96:	d02e      	beq.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8003a98:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003a9c:	d824      	bhi.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8003a9e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003aa2:	d018      	beq.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8003aa4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003aa8:	d81e      	bhi.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d003      	beq.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x172>
 8003aae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003ab2:	d007      	beq.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8003ab4:	e018      	b.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ab6:	4b60      	ldr	r3, [pc, #384]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003ab8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aba:	4a5f      	ldr	r2, [pc, #380]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003abc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ac0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003ac2:	e019      	b.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	3304      	adds	r3, #4
 8003ac8:	2100      	movs	r1, #0
 8003aca:	4618      	mov	r0, r3
 8003acc:	f001 fe68 	bl	80057a0 <RCCEx_PLL2_Config>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8003ad4:	e010      	b.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	3324      	adds	r3, #36	; 0x24
 8003ada:	2100      	movs	r1, #0
 8003adc:	4618      	mov	r0, r3
 8003ade:	f001 ff11 	bl	8005904 <RCCEx_PLL3_Config>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003ae6:	e007      	b.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	75fb      	strb	r3, [r7, #23]
      break;
 8003aec:	e004      	b.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8003aee:	bf00      	nop
 8003af0:	e002      	b.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8003af2:	bf00      	nop
 8003af4:	e000      	b.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8003af6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003af8:	7dfb      	ldrb	r3, [r7, #23]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d10a      	bne.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003afe:	4b4e      	ldr	r3, [pc, #312]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003b00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b02:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003b0c:	494a      	ldr	r1, [pc, #296]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	658b      	str	r3, [r1, #88]	; 0x58
 8003b12:	e001      	b.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b14:	7dfb      	ldrb	r3, [r7, #23]
 8003b16:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d051      	beq.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x284>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003b2a:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8003b2e:	d036      	beq.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x25a>
 8003b30:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8003b34:	d830      	bhi.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8003b36:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003b3a:	d032      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
 8003b3c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003b40:	d82a      	bhi.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8003b42:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003b46:	d02e      	beq.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x262>
 8003b48:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003b4c:	d824      	bhi.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8003b4e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003b52:	d018      	beq.n	8003b86 <HAL_RCCEx_PeriphCLKConfig+0x242>
 8003b54:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003b58:	d81e      	bhi.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d003      	beq.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x222>
 8003b5e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b62:	d007      	beq.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8003b64:	e018      	b.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b66:	4b34      	ldr	r3, [pc, #208]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b6a:	4a33      	ldr	r2, [pc, #204]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003b6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b70:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003b72:	e019      	b.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	3304      	adds	r3, #4
 8003b78:	2100      	movs	r1, #0
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f001 fe10 	bl	80057a0 <RCCEx_PLL2_Config>
 8003b80:	4603      	mov	r3, r0
 8003b82:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8003b84:	e010      	b.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	3324      	adds	r3, #36	; 0x24
 8003b8a:	2100      	movs	r1, #0
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f001 feb9 	bl	8005904 <RCCEx_PLL3_Config>
 8003b92:	4603      	mov	r3, r0
 8003b94:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003b96:	e007      	b.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x264>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	75fb      	strb	r3, [r7, #23]
      break;
 8003b9c:	e004      	b.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8003b9e:	bf00      	nop
 8003ba0:	e002      	b.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8003ba2:	bf00      	nop
 8003ba4:	e000      	b.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8003ba6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ba8:	7dfb      	ldrb	r3, [r7, #23]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d10a      	bne.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003bae:	4b22      	ldr	r3, [pc, #136]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003bb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bb2:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003bbc:	491e      	ldr	r1, [pc, #120]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	658b      	str	r3, [r1, #88]	; 0x58
 8003bc2:	e001      	b.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x284>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bc4:	7dfb      	ldrb	r3, [r7, #23]
 8003bc6:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d035      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->OspiClockSelection)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bd8:	2b30      	cmp	r3, #48	; 0x30
 8003bda:	d01c      	beq.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003bdc:	2b30      	cmp	r3, #48	; 0x30
 8003bde:	d817      	bhi.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8003be0:	2b20      	cmp	r3, #32
 8003be2:	d00c      	beq.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8003be4:	2b20      	cmp	r3, #32
 8003be6:	d813      	bhi.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d016      	beq.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 8003bec:	2b10      	cmp	r3, #16
 8003bee:	d10f      	bne.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bf0:	4b11      	ldr	r3, [pc, #68]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bf4:	4a10      	ldr	r2, [pc, #64]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003bf6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003bfa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8003bfc:	e00e      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x2d8>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	3304      	adds	r3, #4
 8003c02:	2102      	movs	r1, #2
 8003c04:	4618      	mov	r0, r3
 8003c06:	f001 fdcb 	bl	80057a0 <RCCEx_PLL2_Config>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8003c0e:	e005      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	75fb      	strb	r3, [r7, #23]
      break;
 8003c14:	e002      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 8003c16:	bf00      	nop
 8003c18:	e000      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 8003c1a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c1c:	7dfb      	ldrb	r3, [r7, #23]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d10c      	bne.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003c22:	4b05      	ldr	r3, [pc, #20]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003c24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c26:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c2e:	4902      	ldr	r1, [pc, #8]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003c30:	4313      	orrs	r3, r2
 8003c32:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003c34:	e004      	b.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8003c36:	bf00      	nop
 8003c38:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c3c:	7dfb      	ldrb	r3, [r7, #23]
 8003c3e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d047      	beq.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c50:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c54:	d030      	beq.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8003c56:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c5a:	d82a      	bhi.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8003c5c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003c60:	d02c      	beq.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x378>
 8003c62:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003c66:	d824      	bhi.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8003c68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c6c:	d018      	beq.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8003c6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c72:	d81e      	bhi.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d003      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003c78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c7c:	d007      	beq.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003c7e:	e018      	b.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c80:	4bac      	ldr	r3, [pc, #688]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003c82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c84:	4aab      	ldr	r2, [pc, #684]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003c86:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c8a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003c8c:	e017      	b.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	3304      	adds	r3, #4
 8003c92:	2100      	movs	r1, #0
 8003c94:	4618      	mov	r0, r3
 8003c96:	f001 fd83 	bl	80057a0 <RCCEx_PLL2_Config>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003c9e:	e00e      	b.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	3324      	adds	r3, #36	; 0x24
 8003ca4:	2100      	movs	r1, #0
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f001 fe2c 	bl	8005904 <RCCEx_PLL3_Config>
 8003cac:	4603      	mov	r3, r0
 8003cae:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003cb0:	e005      	b.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x37a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	75fb      	strb	r3, [r7, #23]
      break;
 8003cb6:	e002      	b.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8003cb8:	bf00      	nop
 8003cba:	e000      	b.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8003cbc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003cbe:	7dfb      	ldrb	r3, [r7, #23]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d109      	bne.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003cc4:	4b9b      	ldr	r3, [pc, #620]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003cc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cc8:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cd0:	4998      	ldr	r1, [pc, #608]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	650b      	str	r3, [r1, #80]	; 0x50
 8003cd6:	e001      	b.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x398>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cd8:	7dfb      	ldrb	r3, [r7, #23]
 8003cda:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d049      	beq.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003cf0:	d02e      	beq.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8003cf2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003cf6:	d828      	bhi.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x406>
 8003cf8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003cfc:	d02a      	beq.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x410>
 8003cfe:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003d02:	d822      	bhi.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x406>
 8003d04:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003d08:	d026      	beq.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8003d0a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003d0e:	d81c      	bhi.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x406>
 8003d10:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003d14:	d010      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 8003d16:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003d1a:	d816      	bhi.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x406>
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d01d      	beq.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x418>
 8003d20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d24:	d111      	bne.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	3304      	adds	r3, #4
 8003d2a:	2101      	movs	r1, #1
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f001 fd37 	bl	80057a0 <RCCEx_PLL2_Config>
 8003d32:	4603      	mov	r3, r0
 8003d34:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003d36:	e012      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x41a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	3324      	adds	r3, #36	; 0x24
 8003d3c:	2101      	movs	r1, #1
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f001 fde0 	bl	8005904 <RCCEx_PLL3_Config>
 8003d44:	4603      	mov	r3, r0
 8003d46:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003d48:	e009      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	75fb      	strb	r3, [r7, #23]
      break;
 8003d4e:	e006      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8003d50:	bf00      	nop
 8003d52:	e004      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8003d54:	bf00      	nop
 8003d56:	e002      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8003d58:	bf00      	nop
 8003d5a:	e000      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8003d5c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d5e:	7dfb      	ldrb	r3, [r7, #23]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d109      	bne.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003d64:	4b73      	ldr	r3, [pc, #460]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003d66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d68:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d70:	4970      	ldr	r1, [pc, #448]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003d72:	4313      	orrs	r3, r2
 8003d74:	650b      	str	r3, [r1, #80]	; 0x50
 8003d76:	e001      	b.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x438>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d78:	7dfb      	ldrb	r3, [r7, #23]
 8003d7a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d04b      	beq.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003d8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003d92:	d02e      	beq.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8003d94:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003d98:	d828      	bhi.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003d9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d9e:	d02a      	beq.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8003da0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003da4:	d822      	bhi.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003da6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003daa:	d026      	beq.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 8003dac:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003db0:	d81c      	bhi.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003db2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003db6:	d010      	beq.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0x496>
 8003db8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003dbc:	d816      	bhi.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d01d      	beq.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8003dc2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003dc6:	d111      	bne.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	3304      	adds	r3, #4
 8003dcc:	2101      	movs	r1, #1
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f001 fce6 	bl	80057a0 <RCCEx_PLL2_Config>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003dd8:	e012      	b.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	3324      	adds	r3, #36	; 0x24
 8003dde:	2101      	movs	r1, #1
 8003de0:	4618      	mov	r0, r3
 8003de2:	f001 fd8f 	bl	8005904 <RCCEx_PLL3_Config>
 8003de6:	4603      	mov	r3, r0
 8003de8:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003dea:	e009      	b.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	75fb      	strb	r3, [r7, #23]
      break;
 8003df0:	e006      	b.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8003df2:	bf00      	nop
 8003df4:	e004      	b.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8003df6:	bf00      	nop
 8003df8:	e002      	b.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8003dfa:	bf00      	nop
 8003dfc:	e000      	b.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8003dfe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e00:	7dfb      	ldrb	r3, [r7, #23]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d10a      	bne.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003e06:	4b4b      	ldr	r3, [pc, #300]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003e08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e0a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003e14:	4947      	ldr	r1, [pc, #284]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003e16:	4313      	orrs	r3, r2
 8003e18:	658b      	str	r3, [r1, #88]	; 0x58
 8003e1a:	e001      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e1c:	7dfb      	ldrb	r3, [r7, #23]
 8003e1e:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d02f      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e30:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003e34:	d00e      	beq.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x510>
 8003e36:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003e3a:	d814      	bhi.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x522>
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d015      	beq.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x528>
 8003e40:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003e44:	d10f      	bne.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x522>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e46:	4b3b      	ldr	r3, [pc, #236]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e4a:	4a3a      	ldr	r2, [pc, #232]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003e4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e50:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003e52:	e00c      	b.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x52a>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	3304      	adds	r3, #4
 8003e58:	2101      	movs	r1, #1
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f001 fca0 	bl	80057a0 <RCCEx_PLL2_Config>
 8003e60:	4603      	mov	r3, r0
 8003e62:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003e64:	e003      	b.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x52a>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	75fb      	strb	r3, [r7, #23]
      break;
 8003e6a:	e000      	b.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x52a>
      break;
 8003e6c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e6e:	7dfb      	ldrb	r3, [r7, #23]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d109      	bne.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003e74:	4b2f      	ldr	r3, [pc, #188]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003e76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e78:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e80:	492c      	ldr	r1, [pc, #176]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003e82:	4313      	orrs	r3, r2
 8003e84:	650b      	str	r3, [r1, #80]	; 0x50
 8003e86:	e001      	b.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x548>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e88:	7dfb      	ldrb	r3, [r7, #23]
 8003e8a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d032      	beq.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e9c:	2b03      	cmp	r3, #3
 8003e9e:	d81b      	bhi.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8003ea0:	a201      	add	r2, pc, #4	; (adr r2, 8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 8003ea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ea6:	bf00      	nop
 8003ea8:	08003edf 	.word	0x08003edf
 8003eac:	08003eb9 	.word	0x08003eb9
 8003eb0:	08003ec7 	.word	0x08003ec7
 8003eb4:	08003edf 	.word	0x08003edf
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003eb8:	4b1e      	ldr	r3, [pc, #120]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ebc:	4a1d      	ldr	r2, [pc, #116]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003ebe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ec2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003ec4:	e00c      	b.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	3304      	adds	r3, #4
 8003eca:	2102      	movs	r1, #2
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f001 fc67 	bl	80057a0 <RCCEx_PLL2_Config>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003ed6:	e003      	b.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	75fb      	strb	r3, [r7, #23]
      break;
 8003edc:	e000      	b.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 8003ede:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ee0:	7dfb      	ldrb	r3, [r7, #23]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d109      	bne.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003ee6:	4b13      	ldr	r3, [pc, #76]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003ee8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003eea:	f023 0203 	bic.w	r2, r3, #3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ef2:	4910      	ldr	r1, [pc, #64]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003ef8:	e001      	b.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003efa:	7dfb      	ldrb	r3, [r7, #23]
 8003efc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	f000 808a 	beq.w	8004020 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f0c:	4b0a      	ldr	r3, [pc, #40]	; (8003f38 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a09      	ldr	r2, [pc, #36]	; (8003f38 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003f12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f16:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f18:	f7fc fbfc 	bl	8000714 <HAL_GetTick>
 8003f1c:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f1e:	e00d      	b.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x5f8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f20:	f7fc fbf8 	bl	8000714 <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	2b64      	cmp	r3, #100	; 0x64
 8003f2c:	d906      	bls.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      {
        ret = HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	75fb      	strb	r3, [r7, #23]
        break;
 8003f32:	e009      	b.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8003f34:	58024400 	.word	0x58024400
 8003f38:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f3c:	4bb9      	ldr	r3, [pc, #740]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d0eb      	beq.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      }
    }

    if(ret == HAL_OK)
 8003f48:	7dfb      	ldrb	r3, [r7, #23]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d166      	bne.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003f4e:	4bb6      	ldr	r3, [pc, #728]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003f50:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003f58:	4053      	eors	r3, r2
 8003f5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d013      	beq.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x646>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f62:	4bb1      	ldr	r3, [pc, #708]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003f64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f6a:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003f6c:	4bae      	ldr	r3, [pc, #696]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003f6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f70:	4aad      	ldr	r2, [pc, #692]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003f72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f76:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003f78:	4bab      	ldr	r3, [pc, #684]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003f7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f7c:	4aaa      	ldr	r2, [pc, #680]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003f7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f82:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003f84:	4aa8      	ldr	r2, [pc, #672]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003f90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f94:	d115      	bne.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f96:	f7fc fbbd 	bl	8000714 <HAL_GetTick>
 8003f9a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003f9c:	e00b      	b.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f9e:	f7fc fbb9 	bl	8000714 <HAL_GetTick>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	1ad3      	subs	r3, r2, r3
 8003fa8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d902      	bls.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 8003fb0:	2303      	movs	r3, #3
 8003fb2:	75fb      	strb	r3, [r7, #23]
            break;
 8003fb4:	e005      	b.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003fb6:	4b9c      	ldr	r3, [pc, #624]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003fb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fba:	f003 0302 	and.w	r3, r3, #2
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d0ed      	beq.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x65a>
          }
        }
      }

      if(ret == HAL_OK)
 8003fc2:	7dfb      	ldrb	r3, [r7, #23]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d126      	bne.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x6d2>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003fce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fd2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003fd6:	d10d      	bne.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 8003fd8:	4b93      	ldr	r3, [pc, #588]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003fda:	691b      	ldr	r3, [r3, #16]
 8003fdc:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003fe6:	0919      	lsrs	r1, r3, #4
 8003fe8:	4b90      	ldr	r3, [pc, #576]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8003fea:	400b      	ands	r3, r1
 8003fec:	498e      	ldr	r1, [pc, #568]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	610b      	str	r3, [r1, #16]
 8003ff2:	e005      	b.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 8003ff4:	4b8c      	ldr	r3, [pc, #560]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003ff6:	691b      	ldr	r3, [r3, #16]
 8003ff8:	4a8b      	ldr	r2, [pc, #556]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003ffa:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003ffe:	6113      	str	r3, [r2, #16]
 8004000:	4b89      	ldr	r3, [pc, #548]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004002:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800400a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800400e:	4986      	ldr	r1, [pc, #536]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004010:	4313      	orrs	r3, r2
 8004012:	670b      	str	r3, [r1, #112]	; 0x70
 8004014:	e004      	b.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004016:	7dfb      	ldrb	r3, [r7, #23]
 8004018:	75bb      	strb	r3, [r7, #22]
 800401a:	e001      	b.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800401c:	7dfb      	ldrb	r3, [r7, #23]
 800401e:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f003 0301 	and.w	r3, r3, #1
 8004028:	2b00      	cmp	r3, #0
 800402a:	d07e      	beq.n	800412a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004030:	2b28      	cmp	r3, #40	; 0x28
 8004032:	d867      	bhi.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 8004034:	a201      	add	r2, pc, #4	; (adr r2, 800403c <HAL_RCCEx_PeriphCLKConfig+0x6f8>)
 8004036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800403a:	bf00      	nop
 800403c:	0800410b 	.word	0x0800410b
 8004040:	08004105 	.word	0x08004105
 8004044:	08004105 	.word	0x08004105
 8004048:	08004105 	.word	0x08004105
 800404c:	08004105 	.word	0x08004105
 8004050:	08004105 	.word	0x08004105
 8004054:	08004105 	.word	0x08004105
 8004058:	08004105 	.word	0x08004105
 800405c:	080040e1 	.word	0x080040e1
 8004060:	08004105 	.word	0x08004105
 8004064:	08004105 	.word	0x08004105
 8004068:	08004105 	.word	0x08004105
 800406c:	08004105 	.word	0x08004105
 8004070:	08004105 	.word	0x08004105
 8004074:	08004105 	.word	0x08004105
 8004078:	08004105 	.word	0x08004105
 800407c:	080040f3 	.word	0x080040f3
 8004080:	08004105 	.word	0x08004105
 8004084:	08004105 	.word	0x08004105
 8004088:	08004105 	.word	0x08004105
 800408c:	08004105 	.word	0x08004105
 8004090:	08004105 	.word	0x08004105
 8004094:	08004105 	.word	0x08004105
 8004098:	08004105 	.word	0x08004105
 800409c:	0800410b 	.word	0x0800410b
 80040a0:	08004105 	.word	0x08004105
 80040a4:	08004105 	.word	0x08004105
 80040a8:	08004105 	.word	0x08004105
 80040ac:	08004105 	.word	0x08004105
 80040b0:	08004105 	.word	0x08004105
 80040b4:	08004105 	.word	0x08004105
 80040b8:	08004105 	.word	0x08004105
 80040bc:	0800410b 	.word	0x0800410b
 80040c0:	08004105 	.word	0x08004105
 80040c4:	08004105 	.word	0x08004105
 80040c8:	08004105 	.word	0x08004105
 80040cc:	08004105 	.word	0x08004105
 80040d0:	08004105 	.word	0x08004105
 80040d4:	08004105 	.word	0x08004105
 80040d8:	08004105 	.word	0x08004105
 80040dc:	0800410b 	.word	0x0800410b
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	3304      	adds	r3, #4
 80040e4:	2101      	movs	r1, #1
 80040e6:	4618      	mov	r0, r3
 80040e8:	f001 fb5a 	bl	80057a0 <RCCEx_PLL2_Config>
 80040ec:	4603      	mov	r3, r0
 80040ee:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80040f0:	e00c      	b.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x7c8>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	3324      	adds	r3, #36	; 0x24
 80040f6:	2101      	movs	r1, #1
 80040f8:	4618      	mov	r0, r3
 80040fa:	f001 fc03 	bl	8005904 <RCCEx_PLL3_Config>
 80040fe:	4603      	mov	r3, r0
 8004100:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8004102:	e003      	b.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	75fb      	strb	r3, [r7, #23]
      break;
 8004108:	e000      	b.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      break;
 800410a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800410c:	7dfb      	ldrb	r3, [r7, #23]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d109      	bne.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x7e2>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004112:	4b45      	ldr	r3, [pc, #276]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004114:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004116:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800411e:	4942      	ldr	r1, [pc, #264]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004120:	4313      	orrs	r3, r2
 8004122:	654b      	str	r3, [r1, #84]	; 0x54
 8004124:	e001      	b.n	800412a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004126:	7dfb      	ldrb	r3, [r7, #23]
 8004128:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0302 	and.w	r3, r3, #2
 8004132:	2b00      	cmp	r3, #0
 8004134:	d037      	beq.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800413a:	2b05      	cmp	r3, #5
 800413c:	d820      	bhi.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 800413e:	a201      	add	r2, pc, #4	; (adr r2, 8004144 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 8004140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004144:	08004187 	.word	0x08004187
 8004148:	0800415d 	.word	0x0800415d
 800414c:	0800416f 	.word	0x0800416f
 8004150:	08004187 	.word	0x08004187
 8004154:	08004187 	.word	0x08004187
 8004158:	08004187 	.word	0x08004187
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	3304      	adds	r3, #4
 8004160:	2101      	movs	r1, #1
 8004162:	4618      	mov	r0, r3
 8004164:	f001 fb1c 	bl	80057a0 <RCCEx_PLL2_Config>
 8004168:	4603      	mov	r3, r0
 800416a:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800416c:	e00c      	b.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	3324      	adds	r3, #36	; 0x24
 8004172:	2101      	movs	r1, #1
 8004174:	4618      	mov	r0, r3
 8004176:	f001 fbc5 	bl	8005904 <RCCEx_PLL3_Config>
 800417a:	4603      	mov	r3, r0
 800417c:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800417e:	e003      	b.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	75fb      	strb	r3, [r7, #23]
      break;
 8004184:	e000      	b.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 8004186:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004188:	7dfb      	ldrb	r3, [r7, #23]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d109      	bne.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800418e:	4b26      	ldr	r3, [pc, #152]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004190:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004192:	f023 0207 	bic.w	r2, r3, #7
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800419a:	4923      	ldr	r1, [pc, #140]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800419c:	4313      	orrs	r3, r2
 800419e:	654b      	str	r3, [r1, #84]	; 0x54
 80041a0:	e001      	b.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041a2:	7dfb      	ldrb	r3, [r7, #23]
 80041a4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 0304 	and.w	r3, r3, #4
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d040      	beq.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80041b8:	2b05      	cmp	r3, #5
 80041ba:	d821      	bhi.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 80041bc:	a201      	add	r2, pc, #4	; (adr r2, 80041c4 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 80041be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041c2:	bf00      	nop
 80041c4:	08004207 	.word	0x08004207
 80041c8:	080041dd 	.word	0x080041dd
 80041cc:	080041ef 	.word	0x080041ef
 80041d0:	08004207 	.word	0x08004207
 80041d4:	08004207 	.word	0x08004207
 80041d8:	08004207 	.word	0x08004207
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	3304      	adds	r3, #4
 80041e0:	2101      	movs	r1, #1
 80041e2:	4618      	mov	r0, r3
 80041e4:	f001 fadc 	bl	80057a0 <RCCEx_PLL2_Config>
 80041e8:	4603      	mov	r3, r0
 80041ea:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80041ec:	e00c      	b.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	3324      	adds	r3, #36	; 0x24
 80041f2:	2101      	movs	r1, #1
 80041f4:	4618      	mov	r0, r3
 80041f6:	f001 fb85 	bl	8005904 <RCCEx_PLL3_Config>
 80041fa:	4603      	mov	r3, r0
 80041fc:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80041fe:	e003      	b.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	75fb      	strb	r3, [r7, #23]
      break;
 8004204:	e000      	b.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 8004206:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004208:	7dfb      	ldrb	r3, [r7, #23]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d110      	bne.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800420e:	4b06      	ldr	r3, [pc, #24]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8004210:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004212:	f023 0207 	bic.w	r2, r3, #7
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800421c:	4902      	ldr	r1, [pc, #8]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800421e:	4313      	orrs	r3, r2
 8004220:	658b      	str	r3, [r1, #88]	; 0x58
 8004222:	e007      	b.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8004224:	58024800 	.word	0x58024800
 8004228:	58024400 	.word	0x58024400
 800422c:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004230:	7dfb      	ldrb	r3, [r7, #23]
 8004232:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0320 	and.w	r3, r3, #32
 800423c:	2b00      	cmp	r3, #0
 800423e:	d04b      	beq.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004246:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800424a:	d02e      	beq.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x966>
 800424c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004250:	d828      	bhi.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8004252:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004256:	d02a      	beq.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8004258:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800425c:	d822      	bhi.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800425e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004262:	d026      	beq.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004264:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004268:	d81c      	bhi.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800426a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800426e:	d010      	beq.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x94e>
 8004270:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004274:	d816      	bhi.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8004276:	2b00      	cmp	r3, #0
 8004278:	d01d      	beq.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x972>
 800427a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800427e:	d111      	bne.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	3304      	adds	r3, #4
 8004284:	2100      	movs	r1, #0
 8004286:	4618      	mov	r0, r3
 8004288:	f001 fa8a 	bl	80057a0 <RCCEx_PLL2_Config>
 800428c:	4603      	mov	r3, r0
 800428e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8004290:	e012      	b.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	3324      	adds	r3, #36	; 0x24
 8004296:	2102      	movs	r1, #2
 8004298:	4618      	mov	r0, r3
 800429a:	f001 fb33 	bl	8005904 <RCCEx_PLL3_Config>
 800429e:	4603      	mov	r3, r0
 80042a0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80042a2:	e009      	b.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	75fb      	strb	r3, [r7, #23]
      break;
 80042a8:	e006      	b.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80042aa:	bf00      	nop
 80042ac:	e004      	b.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80042ae:	bf00      	nop
 80042b0:	e002      	b.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80042b2:	bf00      	nop
 80042b4:	e000      	b.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80042b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80042b8:	7dfb      	ldrb	r3, [r7, #23]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d10a      	bne.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80042be:	4bb2      	ldr	r3, [pc, #712]	; (8004588 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80042c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042c2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042cc:	49ae      	ldr	r1, [pc, #696]	; (8004588 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80042ce:	4313      	orrs	r3, r2
 80042d0:	654b      	str	r3, [r1, #84]	; 0x54
 80042d2:	e001      	b.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042d4:	7dfb      	ldrb	r3, [r7, #23]
 80042d6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d04b      	beq.n	800437c <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80042ea:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80042ee:	d02e      	beq.n	800434e <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 80042f0:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80042f4:	d828      	bhi.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80042f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042fa:	d02a      	beq.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 80042fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004300:	d822      	bhi.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8004302:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004306:	d026      	beq.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8004308:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800430c:	d81c      	bhi.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800430e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004312:	d010      	beq.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 8004314:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004318:	d816      	bhi.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800431a:	2b00      	cmp	r3, #0
 800431c:	d01d      	beq.n	800435a <HAL_RCCEx_PeriphCLKConfig+0xa16>
 800431e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004322:	d111      	bne.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	3304      	adds	r3, #4
 8004328:	2100      	movs	r1, #0
 800432a:	4618      	mov	r0, r3
 800432c:	f001 fa38 	bl	80057a0 <RCCEx_PLL2_Config>
 8004330:	4603      	mov	r3, r0
 8004332:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8004334:	e012      	b.n	800435c <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	3324      	adds	r3, #36	; 0x24
 800433a:	2102      	movs	r1, #2
 800433c:	4618      	mov	r0, r3
 800433e:	f001 fae1 	bl	8005904 <RCCEx_PLL3_Config>
 8004342:	4603      	mov	r3, r0
 8004344:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8004346:	e009      	b.n	800435c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	75fb      	strb	r3, [r7, #23]
      break;
 800434c:	e006      	b.n	800435c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 800434e:	bf00      	nop
 8004350:	e004      	b.n	800435c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8004352:	bf00      	nop
 8004354:	e002      	b.n	800435c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8004356:	bf00      	nop
 8004358:	e000      	b.n	800435c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 800435a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800435c:	7dfb      	ldrb	r3, [r7, #23]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d10a      	bne.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004362:	4b89      	ldr	r3, [pc, #548]	; (8004588 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8004364:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004366:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004370:	4985      	ldr	r1, [pc, #532]	; (8004588 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8004372:	4313      	orrs	r3, r2
 8004374:	658b      	str	r3, [r1, #88]	; 0x58
 8004376:	e001      	b.n	800437c <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004378:	7dfb      	ldrb	r3, [r7, #23]
 800437a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004384:	2b00      	cmp	r3, #0
 8004386:	d04b      	beq.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800438e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8004392:	d02e      	beq.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8004394:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8004398:	d828      	bhi.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 800439a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800439e:	d02a      	beq.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0xab2>
 80043a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043a4:	d822      	bhi.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80043a6:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80043aa:	d026      	beq.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0xab6>
 80043ac:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80043b0:	d81c      	bhi.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80043b2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80043b6:	d010      	beq.n	80043da <HAL_RCCEx_PeriphCLKConfig+0xa96>
 80043b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80043bc:	d816      	bhi.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d01d      	beq.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0xaba>
 80043c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043c6:	d111      	bne.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	3304      	adds	r3, #4
 80043cc:	2100      	movs	r1, #0
 80043ce:	4618      	mov	r0, r3
 80043d0:	f001 f9e6 	bl	80057a0 <RCCEx_PLL2_Config>
 80043d4:	4603      	mov	r3, r0
 80043d6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80043d8:	e012      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	3324      	adds	r3, #36	; 0x24
 80043de:	2102      	movs	r1, #2
 80043e0:	4618      	mov	r0, r3
 80043e2:	f001 fa8f 	bl	8005904 <RCCEx_PLL3_Config>
 80043e6:	4603      	mov	r3, r0
 80043e8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80043ea:	e009      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	75fb      	strb	r3, [r7, #23]
      break;
 80043f0:	e006      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80043f2:	bf00      	nop
 80043f4:	e004      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80043f6:	bf00      	nop
 80043f8:	e002      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80043fa:	bf00      	nop
 80043fc:	e000      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80043fe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004400:	7dfb      	ldrb	r3, [r7, #23]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d10a      	bne.n	800441c <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004406:	4b60      	ldr	r3, [pc, #384]	; (8004588 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8004408:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800440a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004414:	495c      	ldr	r1, [pc, #368]	; (8004588 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8004416:	4313      	orrs	r3, r2
 8004418:	658b      	str	r3, [r1, #88]	; 0x58
 800441a:	e001      	b.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800441c:	7dfb      	ldrb	r3, [r7, #23]
 800441e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 0308 	and.w	r3, r3, #8
 8004428:	2b00      	cmp	r3, #0
 800442a:	d018      	beq.n	800445e <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004430:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004434:	d10a      	bne.n	800444c <HAL_RCCEx_PeriphCLKConfig+0xb08>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	3324      	adds	r3, #36	; 0x24
 800443a:	2102      	movs	r1, #2
 800443c:	4618      	mov	r0, r3
 800443e:	f001 fa61 	bl	8005904 <RCCEx_PLL3_Config>
 8004442:	4603      	mov	r3, r0
 8004444:	2b00      	cmp	r3, #0
 8004446:	d001      	beq.n	800444c <HAL_RCCEx_PeriphCLKConfig+0xb08>
        {
          status = HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800444c:	4b4e      	ldr	r3, [pc, #312]	; (8004588 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800444e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004450:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004458:	494b      	ldr	r1, [pc, #300]	; (8004588 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800445a:	4313      	orrs	r3, r2
 800445c:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0310 	and.w	r3, r3, #16
 8004466:	2b00      	cmp	r3, #0
 8004468:	d01a      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004470:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004474:	d10a      	bne.n	800448c <HAL_RCCEx_PeriphCLKConfig+0xb48>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	3324      	adds	r3, #36	; 0x24
 800447a:	2102      	movs	r1, #2
 800447c:	4618      	mov	r0, r3
 800447e:	f001 fa41 	bl	8005904 <RCCEx_PLL3_Config>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d001      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0xb48>
      {
        status = HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800448c:	4b3e      	ldr	r3, [pc, #248]	; (8004588 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800448e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004490:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800449a:	493b      	ldr	r1, [pc, #236]	; (8004588 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800449c:	4313      	orrs	r3, r2
 800449e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d034      	beq.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80044b2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80044b6:	d01d      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 80044b8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80044bc:	d817      	bhi.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d003      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0xb86>
 80044c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044c6:	d009      	beq.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80044c8:	e011      	b.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0xbaa>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	3304      	adds	r3, #4
 80044ce:	2100      	movs	r1, #0
 80044d0:	4618      	mov	r0, r3
 80044d2:	f001 f965 	bl	80057a0 <RCCEx_PLL2_Config>
 80044d6:	4603      	mov	r3, r0
 80044d8:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80044da:	e00c      	b.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	3324      	adds	r3, #36	; 0x24
 80044e0:	2102      	movs	r1, #2
 80044e2:	4618      	mov	r0, r3
 80044e4:	f001 fa0e 	bl	8005904 <RCCEx_PLL3_Config>
 80044e8:	4603      	mov	r3, r0
 80044ea:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80044ec:	e003      	b.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	75fb      	strb	r3, [r7, #23]
      break;
 80044f2:	e000      	b.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      break;
 80044f4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80044f6:	7dfb      	ldrb	r3, [r7, #23]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d10a      	bne.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80044fc:	4b22      	ldr	r3, [pc, #136]	; (8004588 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80044fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004500:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800450a:	491f      	ldr	r1, [pc, #124]	; (8004588 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800450c:	4313      	orrs	r3, r2
 800450e:	658b      	str	r3, [r1, #88]	; 0x58
 8004510:	e001      	b.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004512:	7dfb      	ldrb	r3, [r7, #23]
 8004514:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800451e:	2b00      	cmp	r3, #0
 8004520:	d036      	beq.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004528:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800452c:	d01c      	beq.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800452e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004532:	d816      	bhi.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004534:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004538:	d003      	beq.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 800453a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800453e:	d007      	beq.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
 8004540:	e00f      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004542:	4b11      	ldr	r3, [pc, #68]	; (8004588 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8004544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004546:	4a10      	ldr	r2, [pc, #64]	; (8004588 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8004548:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800454c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800454e:	e00c      	b.n	800456a <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	3324      	adds	r3, #36	; 0x24
 8004554:	2101      	movs	r1, #1
 8004556:	4618      	mov	r0, r3
 8004558:	f001 f9d4 	bl	8005904 <RCCEx_PLL3_Config>
 800455c:	4603      	mov	r3, r0
 800455e:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8004560:	e003      	b.n	800456a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004562:	2301      	movs	r3, #1
 8004564:	75fb      	strb	r3, [r7, #23]
      break;
 8004566:	e000      	b.n	800456a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      break;
 8004568:	bf00      	nop
    }

    if(ret == HAL_OK)
 800456a:	7dfb      	ldrb	r3, [r7, #23]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d10d      	bne.n	800458c <HAL_RCCEx_PeriphCLKConfig+0xc48>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004570:	4b05      	ldr	r3, [pc, #20]	; (8004588 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8004572:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004574:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800457e:	4902      	ldr	r1, [pc, #8]	; (8004588 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8004580:	4313      	orrs	r3, r2
 8004582:	654b      	str	r3, [r1, #84]	; 0x54
 8004584:	e004      	b.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
 8004586:	bf00      	nop
 8004588:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800458c:	7dfb      	ldrb	r3, [r7, #23]
 800458e:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004598:	2b00      	cmp	r3, #0
 800459a:	d029      	beq.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d003      	beq.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80045a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045a8:	d007      	beq.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0xc76>
 80045aa:	e00f      	b.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0xc88>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045ac:	4b61      	ldr	r3, [pc, #388]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80045ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045b0:	4a60      	ldr	r2, [pc, #384]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80045b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80045b6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80045b8:	e00b      	b.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	3304      	adds	r3, #4
 80045be:	2102      	movs	r1, #2
 80045c0:	4618      	mov	r0, r3
 80045c2:	f001 f8ed 	bl	80057a0 <RCCEx_PLL2_Config>
 80045c6:	4603      	mov	r3, r0
 80045c8:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80045ca:	e002      	b.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    default:
      ret = HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	75fb      	strb	r3, [r7, #23]
      break;
 80045d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80045d2:	7dfb      	ldrb	r3, [r7, #23]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d109      	bne.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0xca8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80045d8:	4b56      	ldr	r3, [pc, #344]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80045da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045dc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045e4:	4953      	ldr	r1, [pc, #332]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80045e6:	4313      	orrs	r3, r2
 80045e8:	64cb      	str	r3, [r1, #76]	; 0x4c
 80045ea:	e001      	b.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0xcac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045ec:	7dfb      	ldrb	r3, [r7, #23]
 80045ee:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d00a      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0xcce>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	3324      	adds	r3, #36	; 0x24
 8004600:	2102      	movs	r1, #2
 8004602:	4618      	mov	r0, r3
 8004604:	f001 f97e 	bl	8005904 <RCCEx_PLL3_Config>
 8004608:	4603      	mov	r3, r0
 800460a:	2b00      	cmp	r3, #0
 800460c:	d001      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0xcce>
    {
      status=HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800461a:	2b00      	cmp	r3, #0
 800461c:	d030      	beq.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {

    switch(PeriphClkInit->RngClockSelection)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004622:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004626:	d017      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004628:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800462c:	d811      	bhi.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 800462e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004632:	d013      	beq.n	800465c <HAL_RCCEx_PeriphCLKConfig+0xd18>
 8004634:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004638:	d80b      	bhi.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 800463a:	2b00      	cmp	r3, #0
 800463c:	d010      	beq.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0xd1c>
 800463e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004642:	d106      	bne.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004644:	4b3b      	ldr	r3, [pc, #236]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8004646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004648:	4a3a      	ldr	r2, [pc, #232]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800464a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800464e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8004650:	e007      	b.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	75fb      	strb	r3, [r7, #23]
      break;
 8004656:	e004      	b.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8004658:	bf00      	nop
 800465a:	e002      	b.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 800465c:	bf00      	nop
 800465e:	e000      	b.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8004660:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004662:	7dfb      	ldrb	r3, [r7, #23]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d109      	bne.n	800467c <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004668:	4b32      	ldr	r3, [pc, #200]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800466a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800466c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004674:	492f      	ldr	r1, [pc, #188]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8004676:	4313      	orrs	r3, r2
 8004678:	654b      	str	r3, [r1, #84]	; 0x54
 800467a:	e001      	b.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800467c:	7dfb      	ldrb	r3, [r7, #23]
 800467e:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004688:	2b00      	cmp	r3, #0
 800468a:	d008      	beq.n	800469e <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800468c:	4b29      	ldr	r3, [pc, #164]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800468e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004690:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004698:	4926      	ldr	r1, [pc, #152]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800469a:	4313      	orrs	r3, r2
 800469c:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d008      	beq.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80046aa:	4b22      	ldr	r3, [pc, #136]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80046ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046ae:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046b6:	491f      	ldr	r1, [pc, #124]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80046b8:	4313      	orrs	r3, r2
 80046ba:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d00d      	beq.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0xda0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80046c8:	4b1a      	ldr	r3, [pc, #104]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80046ca:	691b      	ldr	r3, [r3, #16]
 80046cc:	4a19      	ldr	r2, [pc, #100]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80046ce:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80046d2:	6113      	str	r3, [r2, #16]
 80046d4:	4b17      	ldr	r3, [pc, #92]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80046d6:	691a      	ldr	r2, [r3, #16]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80046de:	4915      	ldr	r1, [pc, #84]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80046e0:	4313      	orrs	r3, r2
 80046e2:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	da08      	bge.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0xdba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80046ec:	4b11      	ldr	r3, [pc, #68]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80046ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046f0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046f8:	490e      	ldr	r1, [pc, #56]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80046fa:	4313      	orrs	r3, r2
 80046fc:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004706:	2b00      	cmp	r3, #0
 8004708:	d009      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800470a:	4b0a      	ldr	r3, [pc, #40]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800470c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800470e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004718:	4906      	ldr	r1, [pc, #24]	; (8004734 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800471a:	4313      	orrs	r3, r2
 800471c:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800471e:	7dbb      	ldrb	r3, [r7, #22]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d101      	bne.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0xde4>
  {
    return HAL_OK;
 8004724:	2300      	movs	r3, #0
 8004726:	e000      	b.n	800472a <HAL_RCCEx_PeriphCLKConfig+0xde6>
  }
  return HAL_ERROR;
 8004728:	2301      	movs	r3, #1
}
 800472a:	4618      	mov	r0, r3
 800472c:	3718      	adds	r7, #24
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}
 8004732:	bf00      	nop
 8004734:	58024400 	.word	0x58024400

08004738 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b090      	sub	sp, #64	; 0x40
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004746:	f040 8089 	bne.w	800485c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 800474a:	4b95      	ldr	r3, [pc, #596]	; (80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800474c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800474e:	f003 0307 	and.w	r3, r3, #7
 8004752:	633b      	str	r3, [r7, #48]	; 0x30
 8004754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004756:	2b04      	cmp	r3, #4
 8004758:	d87d      	bhi.n	8004856 <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
 800475a:	a201      	add	r2, pc, #4	; (adr r2, 8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x28>)
 800475c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004760:	08004775 	.word	0x08004775
 8004764:	08004799 	.word	0x08004799
 8004768:	080047bd 	.word	0x080047bd
 800476c:	08004851 	.word	0x08004851
 8004770:	080047e1 	.word	0x080047e1

      switch (saiclocksource)
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004774:	4b8a      	ldr	r3, [pc, #552]	; (80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800477c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004780:	d107      	bne.n	8004792 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004782:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004786:	4618      	mov	r0, r3
 8004788:	f000 feb8 	bl	80054fc <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 800478c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800478e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8004790:	e3ed      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8004792:	2300      	movs	r3, #0
 8004794:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004796:	e3ea      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004798:	4b81      	ldr	r3, [pc, #516]	; (80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80047a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80047a4:	d107      	bne.n	80047b6 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80047a6:	f107 0318 	add.w	r3, r7, #24
 80047aa:	4618      	mov	r0, r3
 80047ac:	f000 fbfe 	bl	8004fac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80047b0:	69bb      	ldr	r3, [r7, #24]
 80047b2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80047b4:	e3db      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80047b6:	2300      	movs	r3, #0
 80047b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80047ba:	e3d8      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80047bc:	4b78      	ldr	r3, [pc, #480]	; (80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80047c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80047c8:	d107      	bne.n	80047da <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80047ca:	f107 030c 	add.w	r3, r7, #12
 80047ce:	4618      	mov	r0, r3
 80047d0:	f000 fd40 	bl	8005254 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80047d8:	e3c9      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80047da:	2300      	movs	r3, #0
 80047dc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80047de:	e3c6      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80047e0:	4b6f      	ldr	r3, [pc, #444]	; (80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80047e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047e4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80047e8:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80047ea:	4b6d      	ldr	r3, [pc, #436]	; (80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f003 0304 	and.w	r3, r3, #4
 80047f2:	2b04      	cmp	r3, #4
 80047f4:	d10c      	bne.n	8004810 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 80047f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d109      	bne.n	8004810 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80047fc:	4b68      	ldr	r3, [pc, #416]	; (80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	08db      	lsrs	r3, r3, #3
 8004802:	f003 0303 	and.w	r3, r3, #3
 8004806:	4a67      	ldr	r2, [pc, #412]	; (80049a4 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>)
 8004808:	fa22 f303 	lsr.w	r3, r2, r3
 800480c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800480e:	e01e      	b.n	800484e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004810:	4b63      	ldr	r3, [pc, #396]	; (80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004818:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800481c:	d106      	bne.n	800482c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 800481e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004820:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004824:	d102      	bne.n	800482c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8004826:	4b60      	ldr	r3, [pc, #384]	; (80049a8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8004828:	63fb      	str	r3, [r7, #60]	; 0x3c
 800482a:	e010      	b.n	800484e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800482c:	4b5c      	ldr	r3, [pc, #368]	; (80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004834:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004838:	d106      	bne.n	8004848 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800483a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800483c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004840:	d102      	bne.n	8004848 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8004842:	4b5a      	ldr	r3, [pc, #360]	; (80049ac <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8004844:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004846:	e002      	b.n	800484e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8004848:	2300      	movs	r3, #0
 800484a:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800484c:	e38f      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 800484e:	e38e      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8004850:	4b57      	ldr	r3, [pc, #348]	; (80049b0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8004852:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004854:	e38b      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      default :
        {
          frequency = 0;
 8004856:	2300      	movs	r3, #0
 8004858:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800485a:	e388      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004862:	f040 80a7 	bne.w	80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8004866:	4b4e      	ldr	r3, [pc, #312]	; (80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8004868:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800486a:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800486e:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8004870:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004872:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004876:	d054      	beq.n	8004922 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8004878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800487a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800487e:	f200 808b 	bhi.w	8004998 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 8004882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004884:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004888:	f000 8083 	beq.w	8004992 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800488c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800488e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004892:	f200 8081 	bhi.w	8004998 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 8004896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004898:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800489c:	d02f      	beq.n	80048fe <HAL_RCCEx_GetPeriphCLKFreq+0x1c6>
 800489e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048a0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80048a4:	d878      	bhi.n	8004998 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 80048a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d004      	beq.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
 80048ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048ae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80048b2:	d012      	beq.n	80048da <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
 80048b4:	e070      	b.n	8004998 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80048b6:	4b3a      	ldr	r3, [pc, #232]	; (80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048be:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80048c2:	d107      	bne.n	80048d4 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80048c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80048c8:	4618      	mov	r0, r3
 80048ca:	f000 fe17 	bl	80054fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80048ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048d0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80048d2:	e34c      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80048d4:	2300      	movs	r3, #0
 80048d6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80048d8:	e349      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80048da:	4b31      	ldr	r3, [pc, #196]	; (80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80048e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80048e6:	d107      	bne.n	80048f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80048e8:	f107 0318 	add.w	r3, r7, #24
 80048ec:	4618      	mov	r0, r3
 80048ee:	f000 fb5d 	bl	8004fac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80048f2:	69bb      	ldr	r3, [r7, #24]
 80048f4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80048f6:	e33a      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80048f8:	2300      	movs	r3, #0
 80048fa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80048fc:	e337      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80048fe:	4b28      	ldr	r3, [pc, #160]	; (80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004906:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800490a:	d107      	bne.n	800491c <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800490c:	f107 030c 	add.w	r3, r7, #12
 8004910:	4618      	mov	r0, r3
 8004912:	f000 fc9f 	bl	8005254 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800491a:	e328      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800491c:	2300      	movs	r3, #0
 800491e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004920:	e325      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8004922:	4b1f      	ldr	r3, [pc, #124]	; (80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8004924:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004926:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800492a:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800492c:	4b1c      	ldr	r3, [pc, #112]	; (80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f003 0304 	and.w	r3, r3, #4
 8004934:	2b04      	cmp	r3, #4
 8004936:	d10c      	bne.n	8004952 <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
 8004938:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800493a:	2b00      	cmp	r3, #0
 800493c:	d109      	bne.n	8004952 <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800493e:	4b18      	ldr	r3, [pc, #96]	; (80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	08db      	lsrs	r3, r3, #3
 8004944:	f003 0303 	and.w	r3, r3, #3
 8004948:	4a16      	ldr	r2, [pc, #88]	; (80049a4 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>)
 800494a:	fa22 f303 	lsr.w	r3, r2, r3
 800494e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004950:	e01e      	b.n	8004990 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004952:	4b13      	ldr	r3, [pc, #76]	; (80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800495a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800495e:	d106      	bne.n	800496e <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 8004960:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004962:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004966:	d102      	bne.n	800496e <HAL_RCCEx_GetPeriphCLKFreq+0x236>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8004968:	4b0f      	ldr	r3, [pc, #60]	; (80049a8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800496a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800496c:	e010      	b.n	8004990 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800496e:	4b0c      	ldr	r3, [pc, #48]	; (80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004976:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800497a:	d106      	bne.n	800498a <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 800497c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800497e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004982:	d102      	bne.n	800498a <HAL_RCCEx_GetPeriphCLKFreq+0x252>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8004984:	4b09      	ldr	r3, [pc, #36]	; (80049ac <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8004986:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004988:	e002      	b.n	8004990 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800498a:	2300      	movs	r3, #0
 800498c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800498e:	e2ee      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8004990:	e2ed      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8004992:	4b07      	ldr	r3, [pc, #28]	; (80049b0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8004994:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004996:	e2ea      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 8004998:	2300      	movs	r3, #0
 800499a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800499c:	e2e7      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 800499e:	bf00      	nop
 80049a0:	58024400 	.word	0x58024400
 80049a4:	03d09000 	.word	0x03d09000
 80049a8:	003d0900 	.word	0x003d0900
 80049ac:	017d7840 	.word	0x017d7840
 80049b0:	00bb8000 	.word	0x00bb8000
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80049ba:	f040 809c 	bne.w	8004af6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 80049be:	4b9e      	ldr	r3, [pc, #632]	; (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80049c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049c2:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 80049c6:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80049c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049ca:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80049ce:	d054      	beq.n	8004a7a <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 80049d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049d2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80049d6:	f200 808b 	bhi.w	8004af0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 80049da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049dc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80049e0:	f000 8083 	beq.w	8004aea <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 80049e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049e6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80049ea:	f200 8081 	bhi.w	8004af0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 80049ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049f0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80049f4:	d02f      	beq.n	8004a56 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 80049f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049f8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80049fc:	d878      	bhi.n	8004af0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 80049fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d004      	beq.n	8004a0e <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 8004a04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a06:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a0a:	d012      	beq.n	8004a32 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8004a0c:	e070      	b.n	8004af0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004a0e:	4b8a      	ldr	r3, [pc, #552]	; (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a16:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004a1a:	d107      	bne.n	8004a2c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004a1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a20:	4618      	mov	r0, r3
 8004a22:	f000 fd6b 	bl	80054fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004a26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a28:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8004a2a:	e2a0      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004a30:	e29d      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004a32:	4b81      	ldr	r3, [pc, #516]	; (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a3a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a3e:	d107      	bne.n	8004a50 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004a40:	f107 0318 	add.w	r3, r7, #24
 8004a44:	4618      	mov	r0, r3
 8004a46:	f000 fab1 	bl	8004fac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004a4a:	69bb      	ldr	r3, [r7, #24]
 8004a4c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 8004a4e:	e28e      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8004a50:	2300      	movs	r3, #0
 8004a52:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004a54:	e28b      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004a56:	4b78      	ldr	r3, [pc, #480]	; (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004a5e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a62:	d107      	bne.n	8004a74 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004a64:	f107 030c 	add.w	r3, r7, #12
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f000 fbf3 	bl	8005254 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8004a72:	e27c      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8004a74:	2300      	movs	r3, #0
 8004a76:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004a78:	e279      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8004a7a:	4b6f      	ldr	r3, [pc, #444]	; (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8004a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a7e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004a82:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004a84:	4b6c      	ldr	r3, [pc, #432]	; (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f003 0304 	and.w	r3, r3, #4
 8004a8c:	2b04      	cmp	r3, #4
 8004a8e:	d10c      	bne.n	8004aaa <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8004a90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d109      	bne.n	8004aaa <HAL_RCCEx_GetPeriphCLKFreq+0x372>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004a96:	4b68      	ldr	r3, [pc, #416]	; (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	08db      	lsrs	r3, r3, #3
 8004a9c:	f003 0303 	and.w	r3, r3, #3
 8004aa0:	4a66      	ldr	r2, [pc, #408]	; (8004c3c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8004aa2:	fa22 f303 	lsr.w	r3, r2, r3
 8004aa6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004aa8:	e01e      	b.n	8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004aaa:	4b63      	ldr	r3, [pc, #396]	; (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ab2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ab6:	d106      	bne.n	8004ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
 8004ab8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004aba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004abe:	d102      	bne.n	8004ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8004ac0:	4b5f      	ldr	r3, [pc, #380]	; (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 8004ac2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ac4:	e010      	b.n	8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004ac6:	4b5c      	ldr	r3, [pc, #368]	; (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ace:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004ad2:	d106      	bne.n	8004ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 8004ad4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ad6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004ada:	d102      	bne.n	8004ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8004adc:	4b59      	ldr	r3, [pc, #356]	; (8004c44 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 8004ade:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ae0:	e002      	b.n	8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8004ae6:	e242      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8004ae8:	e241      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8004aea:	4b57      	ldr	r3, [pc, #348]	; (8004c48 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 8004aec:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004aee:	e23e      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 8004af0:	2300      	movs	r3, #0
 8004af2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004af4:	e23b      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004afc:	f040 80a6 	bne.w	8004c4c <HAL_RCCEx_GetPeriphCLKFreq+0x514>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8004b00:	4b4d      	ldr	r3, [pc, #308]	; (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8004b02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b04:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8004b08:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8004b0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b0c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004b10:	d054      	beq.n	8004bbc <HAL_RCCEx_GetPeriphCLKFreq+0x484>
 8004b12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b14:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004b18:	f200 808b 	bhi.w	8004c32 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8004b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b1e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004b22:	f000 8083 	beq.w	8004c2c <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
 8004b26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b28:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004b2c:	f200 8081 	bhi.w	8004c32 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8004b30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b36:	d02f      	beq.n	8004b98 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
 8004b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b3e:	d878      	bhi.n	8004c32 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8004b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d004      	beq.n	8004b50 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8004b46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b4c:	d012      	beq.n	8004b74 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
 8004b4e:	e070      	b.n	8004c32 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004b50:	4b39      	ldr	r3, [pc, #228]	; (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b58:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004b5c:	d107      	bne.n	8004b6e <HAL_RCCEx_GetPeriphCLKFreq+0x436>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004b5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004b62:	4618      	mov	r0, r3
 8004b64:	f000 fcca 	bl	80054fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004b68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b6a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8004b6c:	e1ff      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004b72:	e1fc      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004b74:	4b30      	ldr	r3, [pc, #192]	; (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b7c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b80:	d107      	bne.n	8004b92 <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004b82:	f107 0318 	add.w	r3, r7, #24
 8004b86:	4618      	mov	r0, r3
 8004b88:	f000 fa10 	bl	8004fac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004b8c:	69bb      	ldr	r3, [r7, #24]
 8004b8e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8004b90:	e1ed      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8004b92:	2300      	movs	r3, #0
 8004b94:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004b96:	e1ea      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004b98:	4b27      	ldr	r3, [pc, #156]	; (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004ba0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004ba4:	d107      	bne.n	8004bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004ba6:	f107 030c 	add.w	r3, r7, #12
 8004baa:	4618      	mov	r0, r3
 8004bac:	f000 fb52 	bl	8005254 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8004bb4:	e1db      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004bba:	e1d8      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8004bbc:	4b1e      	ldr	r3, [pc, #120]	; (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8004bbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bc0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004bc4:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004bc6:	4b1c      	ldr	r3, [pc, #112]	; (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 0304 	and.w	r3, r3, #4
 8004bce:	2b04      	cmp	r3, #4
 8004bd0:	d10c      	bne.n	8004bec <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
 8004bd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d109      	bne.n	8004bec <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004bd8:	4b17      	ldr	r3, [pc, #92]	; (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	08db      	lsrs	r3, r3, #3
 8004bde:	f003 0303 	and.w	r3, r3, #3
 8004be2:	4a16      	ldr	r2, [pc, #88]	; (8004c3c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8004be4:	fa22 f303 	lsr.w	r3, r2, r3
 8004be8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004bea:	e01e      	b.n	8004c2a <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004bec:	4b12      	ldr	r3, [pc, #72]	; (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bf4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bf8:	d106      	bne.n	8004c08 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8004bfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bfc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004c00:	d102      	bne.n	8004c08 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8004c02:	4b0f      	ldr	r3, [pc, #60]	; (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 8004c04:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c06:	e010      	b.n	8004c2a <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004c08:	4b0b      	ldr	r3, [pc, #44]	; (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c10:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004c14:	d106      	bne.n	8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 8004c16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c18:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004c1c:	d102      	bne.n	8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8004c1e:	4b09      	ldr	r3, [pc, #36]	; (8004c44 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 8004c20:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c22:	e002      	b.n	8004c2a <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8004c24:	2300      	movs	r3, #0
 8004c26:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8004c28:	e1a1      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8004c2a:	e1a0      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8004c2c:	4b06      	ldr	r3, [pc, #24]	; (8004c48 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 8004c2e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004c30:	e19d      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      default :
        {
          frequency = 0;
 8004c32:	2300      	movs	r3, #0
 8004c34:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004c36:	e19a      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8004c38:	58024400 	.word	0x58024400
 8004c3c:	03d09000 	.word	0x03d09000
 8004c40:	003d0900 	.word	0x003d0900
 8004c44:	017d7840 	.word	0x017d7840
 8004c48:	00bb8000 	.word	0x00bb8000
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004c52:	d173      	bne.n	8004d3c <HAL_RCCEx_GetPeriphCLKFreq+0x604>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8004c54:	4b9a      	ldr	r3, [pc, #616]	; (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8004c56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c58:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004c5c:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8004c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c60:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004c64:	d02f      	beq.n	8004cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8004c66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c68:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004c6c:	d863      	bhi.n	8004d36 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8004c6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d004      	beq.n	8004c7e <HAL_RCCEx_GetPeriphCLKFreq+0x546>
 8004c74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c7a:	d012      	beq.n	8004ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x56a>
 8004c7c:	e05b      	b.n	8004d36 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004c7e:	4b90      	ldr	r3, [pc, #576]	; (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c86:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004c8a:	d107      	bne.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0x564>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004c8c:	f107 0318 	add.w	r3, r7, #24
 8004c90:	4618      	mov	r0, r3
 8004c92:	f000 f98b 	bl	8004fac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004c96:	69bb      	ldr	r3, [r7, #24]
 8004c98:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8004c9a:	e168      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004ca0:	e165      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004ca2:	4b87      	ldr	r3, [pc, #540]	; (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004caa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004cae:	d107      	bne.n	8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004cb0:	f107 030c 	add.w	r3, r7, #12
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	f000 facd 	bl	8005254 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8004cbe:	e156      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004cc4:	e153      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8004cc6:	4b7e      	ldr	r3, [pc, #504]	; (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8004cc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004cce:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004cd0:	4b7b      	ldr	r3, [pc, #492]	; (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f003 0304 	and.w	r3, r3, #4
 8004cd8:	2b04      	cmp	r3, #4
 8004cda:	d10c      	bne.n	8004cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
 8004cdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d109      	bne.n	8004cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004ce2:	4b77      	ldr	r3, [pc, #476]	; (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	08db      	lsrs	r3, r3, #3
 8004ce8:	f003 0303 	and.w	r3, r3, #3
 8004cec:	4a75      	ldr	r2, [pc, #468]	; (8004ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8004cee:	fa22 f303 	lsr.w	r3, r2, r3
 8004cf2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004cf4:	e01e      	b.n	8004d34 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004cf6:	4b72      	ldr	r3, [pc, #456]	; (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d02:	d106      	bne.n	8004d12 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 8004d04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d06:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004d0a:	d102      	bne.n	8004d12 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8004d0c:	4b6e      	ldr	r3, [pc, #440]	; (8004ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 8004d0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d10:	e010      	b.n	8004d34 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004d12:	4b6b      	ldr	r3, [pc, #428]	; (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d1a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004d1e:	d106      	bne.n	8004d2e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8004d20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d22:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004d26:	d102      	bne.n	8004d2e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8004d28:	4b68      	ldr	r3, [pc, #416]	; (8004ecc <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 8004d2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d2c:	e002      	b.n	8004d34 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8004d32:	e11c      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8004d34:	e11b      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 8004d36:	2300      	movs	r3, #0
 8004d38:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004d3a:	e118      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d42:	d133      	bne.n	8004dac <HAL_RCCEx_GetPeriphCLKFreq+0x674>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8004d44:	4b5e      	ldr	r3, [pc, #376]	; (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8004d46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d4c:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8004d4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d004      	beq.n	8004d5e <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 8004d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d5a:	d012      	beq.n	8004d82 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
 8004d5c:	e023      	b.n	8004da6 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004d5e:	4b58      	ldr	r3, [pc, #352]	; (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d66:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004d6a:	d107      	bne.n	8004d7c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004d6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004d70:	4618      	mov	r0, r3
 8004d72:	f000 fbc3 	bl	80054fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004d76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d78:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8004d7a:	e0f8      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004d80:	e0f5      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004d82:	4b4f      	ldr	r3, [pc, #316]	; (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d8a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004d8e:	d107      	bne.n	8004da0 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004d90:	f107 0318 	add.w	r3, r7, #24
 8004d94:	4618      	mov	r0, r3
 8004d96:	f000 f909 	bl	8004fac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004d9a:	6a3b      	ldr	r3, [r7, #32]
 8004d9c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8004d9e:	e0e6      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8004da0:	2300      	movs	r3, #0
 8004da2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004da4:	e0e3      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 8004da6:	2300      	movs	r3, #0
 8004da8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004daa:	e0e0      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004db2:	f040 808d 	bne.w	8004ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8004db6:	4b42      	ldr	r3, [pc, #264]	; (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8004db8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dba:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8004dbe:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8004dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dc2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004dc6:	d06b      	beq.n	8004ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
 8004dc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004dce:	d874      	bhi.n	8004eba <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 8004dd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dd6:	d056      	beq.n	8004e86 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
 8004dd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dde:	d86c      	bhi.n	8004eba <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 8004de0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004de2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004de6:	d03b      	beq.n	8004e60 <HAL_RCCEx_GetPeriphCLKFreq+0x728>
 8004de8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dea:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004dee:	d864      	bhi.n	8004eba <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 8004df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004df2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004df6:	d021      	beq.n	8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8004df8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dfa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004dfe:	d85c      	bhi.n	8004eba <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 8004e00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d004      	beq.n	8004e10 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 8004e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e08:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004e0c:	d004      	beq.n	8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 8004e0e:	e054      	b.n	8004eba <HAL_RCCEx_GetPeriphCLKFreq+0x782>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8004e10:	f000 f8b6 	bl	8004f80 <HAL_RCCEx_GetD3PCLK1Freq>
 8004e14:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 8004e16:	e0aa      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004e18:	4b29      	ldr	r3, [pc, #164]	; (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e20:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004e24:	d107      	bne.n	8004e36 <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004e26:	f107 0318 	add.w	r3, r7, #24
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f000 f8be 	bl	8004fac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8004e34:	e09b      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8004e36:	2300      	movs	r3, #0
 8004e38:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004e3a:	e098      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004e3c:	4b20      	ldr	r3, [pc, #128]	; (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004e44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004e48:	d107      	bne.n	8004e5a <HAL_RCCEx_GetPeriphCLKFreq+0x722>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004e4a:	f107 030c 	add.w	r3, r7, #12
 8004e4e:	4618      	mov	r0, r3
 8004e50:	f000 fa00 	bl	8005254 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8004e58:	e089      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004e5e:	e086      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004e60:	4b17      	ldr	r3, [pc, #92]	; (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 0304 	and.w	r3, r3, #4
 8004e68:	2b04      	cmp	r3, #4
 8004e6a:	d109      	bne.n	8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004e6c:	4b14      	ldr	r3, [pc, #80]	; (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	08db      	lsrs	r3, r3, #3
 8004e72:	f003 0303 	and.w	r3, r3, #3
 8004e76:	4a13      	ldr	r2, [pc, #76]	; (8004ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8004e78:	fa22 f303 	lsr.w	r3, r2, r3
 8004e7c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8004e7e:	e076      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8004e80:	2300      	movs	r3, #0
 8004e82:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004e84:	e073      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8004e86:	4b0e      	ldr	r3, [pc, #56]	; (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e92:	d102      	bne.n	8004e9a <HAL_RCCEx_GetPeriphCLKFreq+0x762>
         {
          frequency = CSI_VALUE;
 8004e94:	4b0c      	ldr	r3, [pc, #48]	; (8004ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 8004e96:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8004e98:	e069      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004e9e:	e066      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004ea0:	4b07      	ldr	r3, [pc, #28]	; (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ea8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004eac:	d102      	bne.n	8004eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
         {
          frequency = HSE_VALUE;
 8004eae:	4b07      	ldr	r3, [pc, #28]	; (8004ecc <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 8004eb0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8004eb2:	e05c      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004eb8:	e059      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004ebe:	e056      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8004ec0:	58024400 	.word	0x58024400
 8004ec4:	03d09000 	.word	0x03d09000
 8004ec8:	003d0900 	.word	0x003d0900
 8004ecc:	017d7840 	.word	0x017d7840
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ed6:	d148      	bne.n	8004f6a <HAL_RCCEx_GetPeriphCLKFreq+0x832>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8004ed8:	4b27      	ldr	r3, [pc, #156]	; (8004f78 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004eda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004edc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004ee0:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8004ee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ee4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004ee8:	d02a      	beq.n	8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
 8004eea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004ef0:	d838      	bhi.n	8004f64 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
 8004ef2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d004      	beq.n	8004f02 <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
 8004ef8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004efa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004efe:	d00d      	beq.n	8004f1c <HAL_RCCEx_GetPeriphCLKFreq+0x7e4>
 8004f00:	e030      	b.n	8004f64 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004f02:	4b1d      	ldr	r3, [pc, #116]	; (8004f78 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f0a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004f0e:	d102      	bne.n	8004f16 <HAL_RCCEx_GetPeriphCLKFreq+0x7de>
         {
          frequency = HSE_VALUE;
 8004f10:	4b1a      	ldr	r3, [pc, #104]	; (8004f7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8004f12:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8004f14:	e02b      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8004f16:	2300      	movs	r3, #0
 8004f18:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004f1a:	e028      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004f1c:	4b16      	ldr	r3, [pc, #88]	; (8004f78 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f24:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004f28:	d107      	bne.n	8004f3a <HAL_RCCEx_GetPeriphCLKFreq+0x802>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004f2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f000 fae4 	bl	80054fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f36:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8004f38:	e019      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004f3e:	e016      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004f40:	4b0d      	ldr	r3, [pc, #52]	; (8004f78 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f48:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f4c:	d107      	bne.n	8004f5e <HAL_RCCEx_GetPeriphCLKFreq+0x826>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004f4e:	f107 0318 	add.w	r3, r7, #24
 8004f52:	4618      	mov	r0, r3
 8004f54:	f000 f82a 	bl	8004fac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004f58:	69fb      	ldr	r3, [r7, #28]
 8004f5a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8004f5c:	e007      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004f62:	e004      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      default :
        {
          frequency = 0;
 8004f64:	2300      	movs	r3, #0
 8004f66:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004f68:	e001      	b.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
  else
    {
      frequency = 0;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 8004f6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	3740      	adds	r7, #64	; 0x40
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd80      	pop	{r7, pc}
 8004f78:	58024400 	.word	0x58024400
 8004f7c:	017d7840 	.word	0x017d7840

08004f80 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004f84:	f7fe fc82 	bl	800388c <HAL_RCC_GetHCLKFreq>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	4b06      	ldr	r3, [pc, #24]	; (8004fa4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004f8c:	6a1b      	ldr	r3, [r3, #32]
 8004f8e:	091b      	lsrs	r3, r3, #4
 8004f90:	f003 0307 	and.w	r3, r3, #7
 8004f94:	4904      	ldr	r1, [pc, #16]	; (8004fa8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004f96:	5ccb      	ldrb	r3, [r1, r3]
 8004f98:	f003 031f 	and.w	r3, r3, #31
 8004f9c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	bd80      	pop	{r7, pc}
 8004fa4:	58024400 	.word	0x58024400
 8004fa8:	08009f40 	.word	0x08009f40

08004fac <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b089      	sub	sp, #36	; 0x24
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004fb4:	4ba1      	ldr	r3, [pc, #644]	; (800523c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fb8:	f003 0303 	and.w	r3, r3, #3
 8004fbc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8004fbe:	4b9f      	ldr	r3, [pc, #636]	; (800523c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fc2:	0b1b      	lsrs	r3, r3, #12
 8004fc4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004fc8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004fca:	4b9c      	ldr	r3, [pc, #624]	; (800523c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fce:	091b      	lsrs	r3, r3, #4
 8004fd0:	f003 0301 	and.w	r3, r3, #1
 8004fd4:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8004fd6:	4b99      	ldr	r3, [pc, #612]	; (800523c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004fd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fda:	08db      	lsrs	r3, r3, #3
 8004fdc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004fe0:	693a      	ldr	r2, [r7, #16]
 8004fe2:	fb02 f303 	mul.w	r3, r2, r3
 8004fe6:	ee07 3a90 	vmov	s15, r3
 8004fea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fee:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	f000 8111 	beq.w	800521c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004ffa:	69bb      	ldr	r3, [r7, #24]
 8004ffc:	2b02      	cmp	r3, #2
 8004ffe:	f000 8083 	beq.w	8005108 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005002:	69bb      	ldr	r3, [r7, #24]
 8005004:	2b02      	cmp	r3, #2
 8005006:	f200 80a1 	bhi.w	800514c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800500a:	69bb      	ldr	r3, [r7, #24]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d003      	beq.n	8005018 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005010:	69bb      	ldr	r3, [r7, #24]
 8005012:	2b01      	cmp	r3, #1
 8005014:	d056      	beq.n	80050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005016:	e099      	b.n	800514c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005018:	4b88      	ldr	r3, [pc, #544]	; (800523c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f003 0320 	and.w	r3, r3, #32
 8005020:	2b00      	cmp	r3, #0
 8005022:	d02d      	beq.n	8005080 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005024:	4b85      	ldr	r3, [pc, #532]	; (800523c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	08db      	lsrs	r3, r3, #3
 800502a:	f003 0303 	and.w	r3, r3, #3
 800502e:	4a84      	ldr	r2, [pc, #528]	; (8005240 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005030:	fa22 f303 	lsr.w	r3, r2, r3
 8005034:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	ee07 3a90 	vmov	s15, r3
 800503c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	ee07 3a90 	vmov	s15, r3
 8005046:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800504a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800504e:	4b7b      	ldr	r3, [pc, #492]	; (800523c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005052:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005056:	ee07 3a90 	vmov	s15, r3
 800505a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800505e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005062:	eddf 5a78 	vldr	s11, [pc, #480]	; 8005244 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005066:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800506a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800506e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005072:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005076:	ee67 7a27 	vmul.f32	s15, s14, s15
 800507a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800507e:	e087      	b.n	8005190 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	ee07 3a90 	vmov	s15, r3
 8005086:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800508a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8005248 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800508e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005092:	4b6a      	ldr	r3, [pc, #424]	; (800523c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005096:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800509a:	ee07 3a90 	vmov	s15, r3
 800509e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80050a6:	eddf 5a67 	vldr	s11, [pc, #412]	; 8005244 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80050aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80050b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050be:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80050c2:	e065      	b.n	8005190 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	ee07 3a90 	vmov	s15, r3
 80050ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050ce:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800524c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80050d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050d6:	4b59      	ldr	r3, [pc, #356]	; (800523c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80050d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050de:	ee07 3a90 	vmov	s15, r3
 80050e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80050ea:	eddf 5a56 	vldr	s11, [pc, #344]	; 8005244 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80050ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80050fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005102:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005106:	e043      	b.n	8005190 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	ee07 3a90 	vmov	s15, r3
 800510e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005112:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8005250 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005116:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800511a:	4b48      	ldr	r3, [pc, #288]	; (800523c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800511c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800511e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005122:	ee07 3a90 	vmov	s15, r3
 8005126:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800512a:	ed97 6a03 	vldr	s12, [r7, #12]
 800512e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8005244 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005132:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005136:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800513a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800513e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005142:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005146:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800514a:	e021      	b.n	8005190 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	ee07 3a90 	vmov	s15, r3
 8005152:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005156:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800524c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800515a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800515e:	4b37      	ldr	r3, [pc, #220]	; (800523c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005162:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005166:	ee07 3a90 	vmov	s15, r3
 800516a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800516e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005172:	eddf 5a34 	vldr	s11, [pc, #208]	; 8005244 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005176:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800517a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800517e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005182:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005186:	ee67 7a27 	vmul.f32	s15, s14, s15
 800518a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800518e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8005190:	4b2a      	ldr	r3, [pc, #168]	; (800523c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005194:	0a5b      	lsrs	r3, r3, #9
 8005196:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800519a:	ee07 3a90 	vmov	s15, r3
 800519e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051a2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80051a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80051aa:	edd7 6a07 	vldr	s13, [r7, #28]
 80051ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80051b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80051b6:	ee17 2a90 	vmov	r2, s15
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80051be:	4b1f      	ldr	r3, [pc, #124]	; (800523c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80051c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051c2:	0c1b      	lsrs	r3, r3, #16
 80051c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051c8:	ee07 3a90 	vmov	s15, r3
 80051cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051d0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80051d4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80051d8:	edd7 6a07 	vldr	s13, [r7, #28]
 80051dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80051e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80051e4:	ee17 2a90 	vmov	r2, s15
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 80051ec:	4b13      	ldr	r3, [pc, #76]	; (800523c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80051ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051f0:	0e1b      	lsrs	r3, r3, #24
 80051f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051f6:	ee07 3a90 	vmov	s15, r3
 80051fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051fe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005202:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005206:	edd7 6a07 	vldr	s13, [r7, #28]
 800520a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800520e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005212:	ee17 2a90 	vmov	r2, s15
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800521a:	e008      	b.n	800522e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2200      	movs	r2, #0
 8005220:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2200      	movs	r2, #0
 8005226:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	609a      	str	r2, [r3, #8]
}
 800522e:	bf00      	nop
 8005230:	3724      	adds	r7, #36	; 0x24
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop
 800523c:	58024400 	.word	0x58024400
 8005240:	03d09000 	.word	0x03d09000
 8005244:	46000000 	.word	0x46000000
 8005248:	4c742400 	.word	0x4c742400
 800524c:	4a742400 	.word	0x4a742400
 8005250:	4bbebc20 	.word	0x4bbebc20

08005254 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8005254:	b480      	push	{r7}
 8005256:	b089      	sub	sp, #36	; 0x24
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800525c:	4ba1      	ldr	r3, [pc, #644]	; (80054e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800525e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005260:	f003 0303 	and.w	r3, r3, #3
 8005264:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8005266:	4b9f      	ldr	r3, [pc, #636]	; (80054e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800526a:	0d1b      	lsrs	r3, r3, #20
 800526c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005270:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005272:	4b9c      	ldr	r3, [pc, #624]	; (80054e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005276:	0a1b      	lsrs	r3, r3, #8
 8005278:	f003 0301 	and.w	r3, r3, #1
 800527c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800527e:	4b99      	ldr	r3, [pc, #612]	; (80054e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005282:	08db      	lsrs	r3, r3, #3
 8005284:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005288:	693a      	ldr	r2, [r7, #16]
 800528a:	fb02 f303 	mul.w	r3, r2, r3
 800528e:	ee07 3a90 	vmov	s15, r3
 8005292:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005296:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	2b00      	cmp	r3, #0
 800529e:	f000 8111 	beq.w	80054c4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80052a2:	69bb      	ldr	r3, [r7, #24]
 80052a4:	2b02      	cmp	r3, #2
 80052a6:	f000 8083 	beq.w	80053b0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80052aa:	69bb      	ldr	r3, [r7, #24]
 80052ac:	2b02      	cmp	r3, #2
 80052ae:	f200 80a1 	bhi.w	80053f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80052b2:	69bb      	ldr	r3, [r7, #24]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d003      	beq.n	80052c0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80052b8:	69bb      	ldr	r3, [r7, #24]
 80052ba:	2b01      	cmp	r3, #1
 80052bc:	d056      	beq.n	800536c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80052be:	e099      	b.n	80053f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80052c0:	4b88      	ldr	r3, [pc, #544]	; (80054e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f003 0320 	and.w	r3, r3, #32
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d02d      	beq.n	8005328 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80052cc:	4b85      	ldr	r3, [pc, #532]	; (80054e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	08db      	lsrs	r3, r3, #3
 80052d2:	f003 0303 	and.w	r3, r3, #3
 80052d6:	4a84      	ldr	r2, [pc, #528]	; (80054e8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80052d8:	fa22 f303 	lsr.w	r3, r2, r3
 80052dc:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	ee07 3a90 	vmov	s15, r3
 80052e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	ee07 3a90 	vmov	s15, r3
 80052ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80052f6:	4b7b      	ldr	r3, [pc, #492]	; (80054e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052fe:	ee07 3a90 	vmov	s15, r3
 8005302:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005306:	ed97 6a03 	vldr	s12, [r7, #12]
 800530a:	eddf 5a78 	vldr	s11, [pc, #480]	; 80054ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800530e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005312:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005316:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800531a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800531e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005322:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8005326:	e087      	b.n	8005438 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	ee07 3a90 	vmov	s15, r3
 800532e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005332:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80054f0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005336:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800533a:	4b6a      	ldr	r3, [pc, #424]	; (80054e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800533c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800533e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005342:	ee07 3a90 	vmov	s15, r3
 8005346:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800534a:	ed97 6a03 	vldr	s12, [r7, #12]
 800534e:	eddf 5a67 	vldr	s11, [pc, #412]	; 80054ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005352:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005356:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800535a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800535e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005362:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005366:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800536a:	e065      	b.n	8005438 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	ee07 3a90 	vmov	s15, r3
 8005372:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005376:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80054f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800537a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800537e:	4b59      	ldr	r3, [pc, #356]	; (80054e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005382:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005386:	ee07 3a90 	vmov	s15, r3
 800538a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800538e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005392:	eddf 5a56 	vldr	s11, [pc, #344]	; 80054ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005396:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800539a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800539e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80053a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053aa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80053ae:	e043      	b.n	8005438 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	ee07 3a90 	vmov	s15, r3
 80053b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053ba:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80054f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80053be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053c2:	4b48      	ldr	r3, [pc, #288]	; (80054e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80053c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053ca:	ee07 3a90 	vmov	s15, r3
 80053ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80053d6:	eddf 5a45 	vldr	s11, [pc, #276]	; 80054ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80053da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80053de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80053e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053ee:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80053f2:	e021      	b.n	8005438 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	ee07 3a90 	vmov	s15, r3
 80053fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053fe:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80054f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005402:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005406:	4b37      	ldr	r3, [pc, #220]	; (80054e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800540a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800540e:	ee07 3a90 	vmov	s15, r3
 8005412:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005416:	ed97 6a03 	vldr	s12, [r7, #12]
 800541a:	eddf 5a34 	vldr	s11, [pc, #208]	; 80054ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800541e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005422:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005426:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800542a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800542e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005432:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005436:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8005438:	4b2a      	ldr	r3, [pc, #168]	; (80054e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800543a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800543c:	0a5b      	lsrs	r3, r3, #9
 800543e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005442:	ee07 3a90 	vmov	s15, r3
 8005446:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800544a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800544e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005452:	edd7 6a07 	vldr	s13, [r7, #28]
 8005456:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800545a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800545e:	ee17 2a90 	vmov	r2, s15
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8005466:	4b1f      	ldr	r3, [pc, #124]	; (80054e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800546a:	0c1b      	lsrs	r3, r3, #16
 800546c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005470:	ee07 3a90 	vmov	s15, r3
 8005474:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005478:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800547c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005480:	edd7 6a07 	vldr	s13, [r7, #28]
 8005484:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005488:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800548c:	ee17 2a90 	vmov	r2, s15
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8005494:	4b13      	ldr	r3, [pc, #76]	; (80054e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005498:	0e1b      	lsrs	r3, r3, #24
 800549a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800549e:	ee07 3a90 	vmov	s15, r3
 80054a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80054aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80054ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80054b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80054b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80054ba:	ee17 2a90 	vmov	r2, s15
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80054c2:	e008      	b.n	80054d6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2200      	movs	r2, #0
 80054c8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2200      	movs	r2, #0
 80054ce:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2200      	movs	r2, #0
 80054d4:	609a      	str	r2, [r3, #8]
}
 80054d6:	bf00      	nop
 80054d8:	3724      	adds	r7, #36	; 0x24
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr
 80054e2:	bf00      	nop
 80054e4:	58024400 	.word	0x58024400
 80054e8:	03d09000 	.word	0x03d09000
 80054ec:	46000000 	.word	0x46000000
 80054f0:	4c742400 	.word	0x4c742400
 80054f4:	4a742400 	.word	0x4a742400
 80054f8:	4bbebc20 	.word	0x4bbebc20

080054fc <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b089      	sub	sp, #36	; 0x24
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005504:	4ba0      	ldr	r3, [pc, #640]	; (8005788 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005508:	f003 0303 	and.w	r3, r3, #3
 800550c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 800550e:	4b9e      	ldr	r3, [pc, #632]	; (8005788 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005512:	091b      	lsrs	r3, r3, #4
 8005514:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005518:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800551a:	4b9b      	ldr	r3, [pc, #620]	; (8005788 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800551c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800551e:	f003 0301 	and.w	r3, r3, #1
 8005522:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8005524:	4b98      	ldr	r3, [pc, #608]	; (8005788 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005526:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005528:	08db      	lsrs	r3, r3, #3
 800552a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800552e:	693a      	ldr	r2, [r7, #16]
 8005530:	fb02 f303 	mul.w	r3, r2, r3
 8005534:	ee07 3a90 	vmov	s15, r3
 8005538:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800553c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	2b00      	cmp	r3, #0
 8005544:	f000 8111 	beq.w	800576a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8005548:	69bb      	ldr	r3, [r7, #24]
 800554a:	2b02      	cmp	r3, #2
 800554c:	f000 8083 	beq.w	8005656 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8005550:	69bb      	ldr	r3, [r7, #24]
 8005552:	2b02      	cmp	r3, #2
 8005554:	f200 80a1 	bhi.w	800569a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8005558:	69bb      	ldr	r3, [r7, #24]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d003      	beq.n	8005566 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800555e:	69bb      	ldr	r3, [r7, #24]
 8005560:	2b01      	cmp	r3, #1
 8005562:	d056      	beq.n	8005612 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8005564:	e099      	b.n	800569a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005566:	4b88      	ldr	r3, [pc, #544]	; (8005788 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f003 0320 	and.w	r3, r3, #32
 800556e:	2b00      	cmp	r3, #0
 8005570:	d02d      	beq.n	80055ce <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005572:	4b85      	ldr	r3, [pc, #532]	; (8005788 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	08db      	lsrs	r3, r3, #3
 8005578:	f003 0303 	and.w	r3, r3, #3
 800557c:	4a83      	ldr	r2, [pc, #524]	; (800578c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800557e:	fa22 f303 	lsr.w	r3, r2, r3
 8005582:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	ee07 3a90 	vmov	s15, r3
 800558a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	ee07 3a90 	vmov	s15, r3
 8005594:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005598:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800559c:	4b7a      	ldr	r3, [pc, #488]	; (8005788 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800559e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055a4:	ee07 3a90 	vmov	s15, r3
 80055a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055ac:	ed97 6a03 	vldr	s12, [r7, #12]
 80055b0:	eddf 5a77 	vldr	s11, [pc, #476]	; 8005790 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80055b4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80055b8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80055bc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80055c0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80055c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055c8:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80055cc:	e087      	b.n	80056de <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	ee07 3a90 	vmov	s15, r3
 80055d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055d8:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8005794 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80055dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055e0:	4b69      	ldr	r3, [pc, #420]	; (8005788 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80055e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055e8:	ee07 3a90 	vmov	s15, r3
 80055ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055f0:	ed97 6a03 	vldr	s12, [r7, #12]
 80055f4:	eddf 5a66 	vldr	s11, [pc, #408]	; 8005790 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80055f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80055fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005600:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005604:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005608:	ee67 7a27 	vmul.f32	s15, s14, s15
 800560c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005610:	e065      	b.n	80056de <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	ee07 3a90 	vmov	s15, r3
 8005618:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800561c:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8005798 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8005620:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005624:	4b58      	ldr	r3, [pc, #352]	; (8005788 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005628:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800562c:	ee07 3a90 	vmov	s15, r3
 8005630:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005634:	ed97 6a03 	vldr	s12, [r7, #12]
 8005638:	eddf 5a55 	vldr	s11, [pc, #340]	; 8005790 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800563c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005640:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005644:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005648:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800564c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005650:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005654:	e043      	b.n	80056de <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	ee07 3a90 	vmov	s15, r3
 800565c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005660:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800579c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8005664:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005668:	4b47      	ldr	r3, [pc, #284]	; (8005788 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800566a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800566c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005670:	ee07 3a90 	vmov	s15, r3
 8005674:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005678:	ed97 6a03 	vldr	s12, [r7, #12]
 800567c:	eddf 5a44 	vldr	s11, [pc, #272]	; 8005790 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8005680:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005684:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005688:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800568c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005690:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005694:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005698:	e021      	b.n	80056de <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	ee07 3a90 	vmov	s15, r3
 80056a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056a4:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8005794 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80056a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056ac:	4b36      	ldr	r3, [pc, #216]	; (8005788 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80056ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056b4:	ee07 3a90 	vmov	s15, r3
 80056b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056bc:	ed97 6a03 	vldr	s12, [r7, #12]
 80056c0:	eddf 5a33 	vldr	s11, [pc, #204]	; 8005790 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80056c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056cc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80056d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056d8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80056dc:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 80056de:	4b2a      	ldr	r3, [pc, #168]	; (8005788 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80056e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056e2:	0a5b      	lsrs	r3, r3, #9
 80056e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80056e8:	ee07 3a90 	vmov	s15, r3
 80056ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056f0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80056f4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80056f8:	edd7 6a07 	vldr	s13, [r7, #28]
 80056fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005700:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005704:	ee17 2a90 	vmov	r2, s15
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 800570c:	4b1e      	ldr	r3, [pc, #120]	; (8005788 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800570e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005710:	0c1b      	lsrs	r3, r3, #16
 8005712:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005716:	ee07 3a90 	vmov	s15, r3
 800571a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800571e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005722:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005726:	edd7 6a07 	vldr	s13, [r7, #28]
 800572a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800572e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005732:	ee17 2a90 	vmov	r2, s15
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 800573a:	4b13      	ldr	r3, [pc, #76]	; (8005788 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800573c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800573e:	0e1b      	lsrs	r3, r3, #24
 8005740:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005744:	ee07 3a90 	vmov	s15, r3
 8005748:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800574c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005750:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005754:	edd7 6a07 	vldr	s13, [r7, #28]
 8005758:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800575c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005760:	ee17 2a90 	vmov	r2, s15
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8005768:	e008      	b.n	800577c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2200      	movs	r2, #0
 8005774:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2200      	movs	r2, #0
 800577a:	609a      	str	r2, [r3, #8]
}
 800577c:	bf00      	nop
 800577e:	3724      	adds	r7, #36	; 0x24
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr
 8005788:	58024400 	.word	0x58024400
 800578c:	03d09000 	.word	0x03d09000
 8005790:	46000000 	.word	0x46000000
 8005794:	4c742400 	.word	0x4c742400
 8005798:	4a742400 	.word	0x4a742400
 800579c:	4bbebc20 	.word	0x4bbebc20

080057a0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b084      	sub	sp, #16
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80057aa:	2300      	movs	r3, #0
 80057ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80057ae:	4b53      	ldr	r3, [pc, #332]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 80057b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057b2:	f003 0303 	and.w	r3, r3, #3
 80057b6:	2b03      	cmp	r3, #3
 80057b8:	d101      	bne.n	80057be <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	e099      	b.n	80058f2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80057be:	4b4f      	ldr	r3, [pc, #316]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a4e      	ldr	r2, [pc, #312]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 80057c4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80057c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057ca:	f7fa ffa3 	bl	8000714 <HAL_GetTick>
 80057ce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80057d0:	e008      	b.n	80057e4 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80057d2:	f7fa ff9f 	bl	8000714 <HAL_GetTick>
 80057d6:	4602      	mov	r2, r0
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	1ad3      	subs	r3, r2, r3
 80057dc:	2b02      	cmp	r3, #2
 80057de:	d901      	bls.n	80057e4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80057e0:	2303      	movs	r3, #3
 80057e2:	e086      	b.n	80058f2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80057e4:	4b45      	ldr	r3, [pc, #276]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d1f0      	bne.n	80057d2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80057f0:	4b42      	ldr	r3, [pc, #264]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 80057f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057f4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	031b      	lsls	r3, r3, #12
 80057fe:	493f      	ldr	r1, [pc, #252]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 8005800:	4313      	orrs	r3, r2
 8005802:	628b      	str	r3, [r1, #40]	; 0x28
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	3b01      	subs	r3, #1
 800580a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	3b01      	subs	r3, #1
 8005814:	025b      	lsls	r3, r3, #9
 8005816:	b29b      	uxth	r3, r3
 8005818:	431a      	orrs	r2, r3
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	68db      	ldr	r3, [r3, #12]
 800581e:	3b01      	subs	r3, #1
 8005820:	041b      	lsls	r3, r3, #16
 8005822:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005826:	431a      	orrs	r2, r3
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	691b      	ldr	r3, [r3, #16]
 800582c:	3b01      	subs	r3, #1
 800582e:	061b      	lsls	r3, r3, #24
 8005830:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005834:	4931      	ldr	r1, [pc, #196]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 8005836:	4313      	orrs	r3, r2
 8005838:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800583a:	4b30      	ldr	r3, [pc, #192]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 800583c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800583e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	695b      	ldr	r3, [r3, #20]
 8005846:	492d      	ldr	r1, [pc, #180]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 8005848:	4313      	orrs	r3, r2
 800584a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800584c:	4b2b      	ldr	r3, [pc, #172]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 800584e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005850:	f023 0220 	bic.w	r2, r3, #32
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	699b      	ldr	r3, [r3, #24]
 8005858:	4928      	ldr	r1, [pc, #160]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 800585a:	4313      	orrs	r3, r2
 800585c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800585e:	4b27      	ldr	r3, [pc, #156]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 8005860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005862:	4a26      	ldr	r2, [pc, #152]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 8005864:	f023 0310 	bic.w	r3, r3, #16
 8005868:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800586a:	4b24      	ldr	r3, [pc, #144]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 800586c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800586e:	4b24      	ldr	r3, [pc, #144]	; (8005900 <RCCEx_PLL2_Config+0x160>)
 8005870:	4013      	ands	r3, r2
 8005872:	687a      	ldr	r2, [r7, #4]
 8005874:	69d2      	ldr	r2, [r2, #28]
 8005876:	00d2      	lsls	r2, r2, #3
 8005878:	4920      	ldr	r1, [pc, #128]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 800587a:	4313      	orrs	r3, r2
 800587c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800587e:	4b1f      	ldr	r3, [pc, #124]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 8005880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005882:	4a1e      	ldr	r2, [pc, #120]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 8005884:	f043 0310 	orr.w	r3, r3, #16
 8005888:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d106      	bne.n	800589e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005890:	4b1a      	ldr	r3, [pc, #104]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 8005892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005894:	4a19      	ldr	r2, [pc, #100]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 8005896:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800589a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800589c:	e00f      	b.n	80058be <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d106      	bne.n	80058b2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80058a4:	4b15      	ldr	r3, [pc, #84]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 80058a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058a8:	4a14      	ldr	r2, [pc, #80]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 80058aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80058ae:	62d3      	str	r3, [r2, #44]	; 0x2c
 80058b0:	e005      	b.n	80058be <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80058b2:	4b12      	ldr	r3, [pc, #72]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 80058b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058b6:	4a11      	ldr	r2, [pc, #68]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 80058b8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80058bc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80058be:	4b0f      	ldr	r3, [pc, #60]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a0e      	ldr	r2, [pc, #56]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 80058c4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80058c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058ca:	f7fa ff23 	bl	8000714 <HAL_GetTick>
 80058ce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80058d0:	e008      	b.n	80058e4 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80058d2:	f7fa ff1f 	bl	8000714 <HAL_GetTick>
 80058d6:	4602      	mov	r2, r0
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	1ad3      	subs	r3, r2, r3
 80058dc:	2b02      	cmp	r3, #2
 80058de:	d901      	bls.n	80058e4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80058e0:	2303      	movs	r3, #3
 80058e2:	e006      	b.n	80058f2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80058e4:	4b05      	ldr	r3, [pc, #20]	; (80058fc <RCCEx_PLL2_Config+0x15c>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d0f0      	beq.n	80058d2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80058f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3710      	adds	r7, #16
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}
 80058fa:	bf00      	nop
 80058fc:	58024400 	.word	0x58024400
 8005900:	ffff0007 	.word	0xffff0007

08005904 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b084      	sub	sp, #16
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
 800590c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800590e:	2300      	movs	r3, #0
 8005910:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005912:	4b53      	ldr	r3, [pc, #332]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 8005914:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005916:	f003 0303 	and.w	r3, r3, #3
 800591a:	2b03      	cmp	r3, #3
 800591c:	d101      	bne.n	8005922 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e099      	b.n	8005a56 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005922:	4b4f      	ldr	r3, [pc, #316]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4a4e      	ldr	r2, [pc, #312]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 8005928:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800592c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800592e:	f7fa fef1 	bl	8000714 <HAL_GetTick>
 8005932:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005934:	e008      	b.n	8005948 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8005936:	f7fa feed 	bl	8000714 <HAL_GetTick>
 800593a:	4602      	mov	r2, r0
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	1ad3      	subs	r3, r2, r3
 8005940:	2b02      	cmp	r3, #2
 8005942:	d901      	bls.n	8005948 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005944:	2303      	movs	r3, #3
 8005946:	e086      	b.n	8005a56 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005948:	4b45      	ldr	r3, [pc, #276]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005950:	2b00      	cmp	r3, #0
 8005952:	d1f0      	bne.n	8005936 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005954:	4b42      	ldr	r3, [pc, #264]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 8005956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005958:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	051b      	lsls	r3, r3, #20
 8005962:	493f      	ldr	r1, [pc, #252]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 8005964:	4313      	orrs	r3, r2
 8005966:	628b      	str	r3, [r1, #40]	; 0x28
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	3b01      	subs	r3, #1
 800596e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	3b01      	subs	r3, #1
 8005978:	025b      	lsls	r3, r3, #9
 800597a:	b29b      	uxth	r3, r3
 800597c:	431a      	orrs	r2, r3
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	68db      	ldr	r3, [r3, #12]
 8005982:	3b01      	subs	r3, #1
 8005984:	041b      	lsls	r3, r3, #16
 8005986:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800598a:	431a      	orrs	r2, r3
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	691b      	ldr	r3, [r3, #16]
 8005990:	3b01      	subs	r3, #1
 8005992:	061b      	lsls	r3, r3, #24
 8005994:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005998:	4931      	ldr	r1, [pc, #196]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 800599a:	4313      	orrs	r3, r2
 800599c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800599e:	4b30      	ldr	r3, [pc, #192]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 80059a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059a2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	695b      	ldr	r3, [r3, #20]
 80059aa:	492d      	ldr	r1, [pc, #180]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 80059ac:	4313      	orrs	r3, r2
 80059ae:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80059b0:	4b2b      	ldr	r3, [pc, #172]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 80059b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059b4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	699b      	ldr	r3, [r3, #24]
 80059bc:	4928      	ldr	r1, [pc, #160]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 80059be:	4313      	orrs	r3, r2
 80059c0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80059c2:	4b27      	ldr	r3, [pc, #156]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 80059c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059c6:	4a26      	ldr	r2, [pc, #152]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 80059c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80059cc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80059ce:	4b24      	ldr	r3, [pc, #144]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 80059d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80059d2:	4b24      	ldr	r3, [pc, #144]	; (8005a64 <RCCEx_PLL3_Config+0x160>)
 80059d4:	4013      	ands	r3, r2
 80059d6:	687a      	ldr	r2, [r7, #4]
 80059d8:	69d2      	ldr	r2, [r2, #28]
 80059da:	00d2      	lsls	r2, r2, #3
 80059dc:	4920      	ldr	r1, [pc, #128]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 80059de:	4313      	orrs	r3, r2
 80059e0:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80059e2:	4b1f      	ldr	r3, [pc, #124]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 80059e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059e6:	4a1e      	ldr	r2, [pc, #120]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 80059e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059ec:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d106      	bne.n	8005a02 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80059f4:	4b1a      	ldr	r3, [pc, #104]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 80059f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059f8:	4a19      	ldr	r2, [pc, #100]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 80059fa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80059fe:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005a00:	e00f      	b.n	8005a22 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d106      	bne.n	8005a16 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005a08:	4b15      	ldr	r3, [pc, #84]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 8005a0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a0c:	4a14      	ldr	r2, [pc, #80]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 8005a0e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005a12:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005a14:	e005      	b.n	8005a22 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005a16:	4b12      	ldr	r3, [pc, #72]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 8005a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a1a:	4a11      	ldr	r2, [pc, #68]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 8005a1c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005a20:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005a22:	4b0f      	ldr	r3, [pc, #60]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a0e      	ldr	r2, [pc, #56]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 8005a28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a2e:	f7fa fe71 	bl	8000714 <HAL_GetTick>
 8005a32:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005a34:	e008      	b.n	8005a48 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8005a36:	f7fa fe6d 	bl	8000714 <HAL_GetTick>
 8005a3a:	4602      	mov	r2, r0
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	1ad3      	subs	r3, r2, r3
 8005a40:	2b02      	cmp	r3, #2
 8005a42:	d901      	bls.n	8005a48 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005a44:	2303      	movs	r3, #3
 8005a46:	e006      	b.n	8005a56 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005a48:	4b05      	ldr	r3, [pc, #20]	; (8005a60 <RCCEx_PLL3_Config+0x15c>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d0f0      	beq.n	8005a36 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005a54:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3710      	adds	r7, #16
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}
 8005a5e:	bf00      	nop
 8005a60:	58024400 	.word	0x58024400
 8005a64:	ffff0007 	.word	0xffff0007

08005a68 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b08a      	sub	sp, #40	; 0x28
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d101      	bne.n	8005a7a <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	e1fb      	b.n	8005e72 <HAL_SAI_Init+0x40a>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d113      	bne.n	8005aac <HAL_SAI_Init+0x44>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a96      	ldr	r2, [pc, #600]	; (8005ce4 <HAL_SAI_Init+0x27c>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d004      	beq.n	8005a98 <HAL_SAI_Init+0x30>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a95      	ldr	r2, [pc, #596]	; (8005ce8 <HAL_SAI_Init+0x280>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d107      	bne.n	8005aa8 <HAL_SAI_Init+0x40>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d103      	bne.n	8005aa8 <HAL_SAI_Init+0x40>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d001      	beq.n	8005aac <HAL_SAI_Init+0x44>
    {
      return HAL_ERROR;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	e1e2      	b.n	8005e72 <HAL_SAI_Init+0x40a>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a8c      	ldr	r2, [pc, #560]	; (8005ce4 <HAL_SAI_Init+0x27c>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d004      	beq.n	8005ac0 <HAL_SAI_Init+0x58>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a8c      	ldr	r2, [pc, #560]	; (8005cec <HAL_SAI_Init+0x284>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d102      	bne.n	8005ac6 <HAL_SAI_Init+0x5e>
  {
    SaiBaseAddress = SAI1;
 8005ac0:	4b8b      	ldr	r3, [pc, #556]	; (8005cf0 <HAL_SAI_Init+0x288>)
 8005ac2:	61bb      	str	r3, [r7, #24]
 8005ac4:	e00e      	b.n	8005ae4 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI3;
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a87      	ldr	r2, [pc, #540]	; (8005ce8 <HAL_SAI_Init+0x280>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d004      	beq.n	8005ada <HAL_SAI_Init+0x72>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a87      	ldr	r2, [pc, #540]	; (8005cf4 <HAL_SAI_Init+0x28c>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d102      	bne.n	8005ae0 <HAL_SAI_Init+0x78>
  {
    SaiBaseAddress = SAI4;
 8005ada:	4b87      	ldr	r3, [pc, #540]	; (8005cf8 <HAL_SAI_Init+0x290>)
 8005adc:	61bb      	str	r3, [r7, #24]
 8005ade:	e001      	b.n	8005ae4 <HAL_SAI_Init+0x7c>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	e1c6      	b.n	8005e72 <HAL_SAI_Init+0x40a>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d106      	bne.n	8005afe <HAL_SAI_Init+0x96>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2200      	movs	r2, #0
 8005af4:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f001 ff7d 	bl	80079f8 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f000 fac8 	bl	8006094 <SAI_Disable>
 8005b04:	4603      	mov	r3, r0
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d001      	beq.n	8005b0e <HAL_SAI_Init+0xa6>
  {
    return HAL_ERROR;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e1b1      	b.n	8005e72 <HAL_SAI_Init+0x40a>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2202      	movs	r2, #2
 8005b12:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	68db      	ldr	r3, [r3, #12]
 8005b1a:	2b02      	cmp	r3, #2
 8005b1c:	d00c      	beq.n	8005b38 <HAL_SAI_Init+0xd0>
 8005b1e:	2b02      	cmp	r3, #2
 8005b20:	d80d      	bhi.n	8005b3e <HAL_SAI_Init+0xd6>
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d002      	beq.n	8005b2c <HAL_SAI_Init+0xc4>
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	d003      	beq.n	8005b32 <HAL_SAI_Init+0xca>
 8005b2a:	e008      	b.n	8005b3e <HAL_SAI_Init+0xd6>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8005b30:	e008      	b.n	8005b44 <HAL_SAI_Init+0xdc>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8005b32:	2310      	movs	r3, #16
 8005b34:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8005b36:	e005      	b.n	8005b44 <HAL_SAI_Init+0xdc>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8005b38:	2320      	movs	r3, #32
 8005b3a:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8005b3c:	e002      	b.n	8005b44 <HAL_SAI_Init+0xdc>
    default:
      tmpregisterGCR = 0;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8005b42:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	2b05      	cmp	r3, #5
 8005b4a:	d822      	bhi.n	8005b92 <HAL_SAI_Init+0x12a>
 8005b4c:	a201      	add	r2, pc, #4	; (adr r2, 8005b54 <HAL_SAI_Init+0xec>)
 8005b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b52:	bf00      	nop
 8005b54:	08005b6d 	.word	0x08005b6d
 8005b58:	08005b73 	.word	0x08005b73
 8005b5c:	08005b7b 	.word	0x08005b7b
 8005b60:	08005b93 	.word	0x08005b93
 8005b64:	08005b93 	.word	0x08005b93
 8005b68:	08005b83 	.word	0x08005b83
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	61fb      	str	r3, [r7, #28]
      break;
 8005b70:	e012      	b.n	8005b98 <HAL_SAI_Init+0x130>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8005b72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b76:	61fb      	str	r3, [r7, #28]
      break;
 8005b78:	e00e      	b.n	8005b98 <HAL_SAI_Init+0x130>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005b7a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005b7e:	61fb      	str	r3, [r7, #28]
      break;
 8005b80:	e00a      	b.n	8005b98 <HAL_SAI_Init+0x130>
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
      break;
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005b82:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005b86:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 8005b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b8a:	f043 0303 	orr.w	r3, r3, #3
 8005b8e:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8005b90:	e002      	b.n	8005b98 <HAL_SAI_Init+0x130>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 8005b92:	2300      	movs	r3, #0
 8005b94:	61fb      	str	r3, [r7, #28]
      break;
 8005b96:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 8005b98:	69bb      	ldr	r3, [r7, #24]
 8005b9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b9c:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6a1b      	ldr	r3, [r3, #32]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	f000 8084 	beq.w	8005cb0 <HAL_SAI_Init+0x248>
  {
    uint32_t freq = 0;
 8005ba8:	2300      	movs	r3, #0
 8005baa:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a4c      	ldr	r2, [pc, #304]	; (8005ce4 <HAL_SAI_Init+0x27c>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d004      	beq.n	8005bc0 <HAL_SAI_Init+0x158>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4a4c      	ldr	r2, [pc, #304]	; (8005cec <HAL_SAI_Init+0x284>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d104      	bne.n	8005bca <HAL_SAI_Init+0x162>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8005bc0:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005bc4:	f7fe fdb8 	bl	8004738 <HAL_RCCEx_GetPeriphCLKFreq>
 8005bc8:	6178      	str	r0, [r7, #20]
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a46      	ldr	r2, [pc, #280]	; (8005ce8 <HAL_SAI_Init+0x280>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d104      	bne.n	8005bde <HAL_SAI_Init+0x176>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 8005bd4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8005bd8:	f7fe fdae 	bl	8004738 <HAL_RCCEx_GetPeriphCLKFreq>
 8005bdc:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a44      	ldr	r2, [pc, #272]	; (8005cf4 <HAL_SAI_Init+0x28c>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d104      	bne.n	8005bf2 <HAL_SAI_Init+0x18a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 8005be8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005bec:	f7fe fda4 	bl	8004738 <HAL_RCCEx_GetPeriphCLKFreq>
 8005bf0:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	699b      	ldr	r3, [r3, #24]
 8005bf6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005bfa:	d120      	bne.n	8005c3e <HAL_SAI_Init+0x1d6>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c00:	2b04      	cmp	r3, #4
 8005c02:	d102      	bne.n	8005c0a <HAL_SAI_Init+0x1a2>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = 64U;
 8005c04:	2340      	movs	r3, #64	; 0x40
 8005c06:	60fb      	str	r3, [r7, #12]
 8005c08:	e00a      	b.n	8005c20 <HAL_SAI_Init+0x1b8>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c0e:	2b08      	cmp	r3, #8
 8005c10:	d103      	bne.n	8005c1a <HAL_SAI_Init+0x1b2>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = 256U;
 8005c12:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005c16:	60fb      	str	r3, [r7, #12]
 8005c18:	e002      	b.n	8005c20 <HAL_SAI_Init+0x1b8>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c1e:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8005c20:	697a      	ldr	r2, [r7, #20]
 8005c22:	4613      	mov	r3, r2
 8005c24:	009b      	lsls	r3, r3, #2
 8005c26:	4413      	add	r3, r2
 8005c28:	005b      	lsls	r3, r3, #1
 8005c2a:	4619      	mov	r1, r3
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6a1b      	ldr	r3, [r3, #32]
 8005c30:	68fa      	ldr	r2, [r7, #12]
 8005c32:	fb02 f303 	mul.w	r3, r2, r3
 8005c36:	fbb1 f3f3 	udiv	r3, r1, r3
 8005c3a:	613b      	str	r3, [r7, #16]
 8005c3c:	e017      	b.n	8005c6e <HAL_SAI_Init+0x206>
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c42:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005c46:	d101      	bne.n	8005c4c <HAL_SAI_Init+0x1e4>
 8005c48:	2302      	movs	r3, #2
 8005c4a:	e000      	b.n	8005c4e <HAL_SAI_Init+0x1e6>
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8005c50:	697a      	ldr	r2, [r7, #20]
 8005c52:	4613      	mov	r3, r2
 8005c54:	009b      	lsls	r3, r3, #2
 8005c56:	4413      	add	r3, r2
 8005c58:	005b      	lsls	r3, r3, #1
 8005c5a:	4619      	mov	r1, r3
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6a1b      	ldr	r3, [r3, #32]
 8005c60:	68ba      	ldr	r2, [r7, #8]
 8005c62:	fb02 f303 	mul.w	r3, r2, r3
 8005c66:	021b      	lsls	r3, r3, #8
 8005c68:	fbb1 f3f3 	udiv	r3, r1, r3
 8005c6c:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	4a22      	ldr	r2, [pc, #136]	; (8005cfc <HAL_SAI_Init+0x294>)
 8005c72:	fba2 2303 	umull	r2, r3, r2, r3
 8005c76:	08da      	lsrs	r2, r3, #3
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8005c7c:	6939      	ldr	r1, [r7, #16]
 8005c7e:	4b1f      	ldr	r3, [pc, #124]	; (8005cfc <HAL_SAI_Init+0x294>)
 8005c80:	fba3 2301 	umull	r2, r3, r3, r1
 8005c84:	08da      	lsrs	r2, r3, #3
 8005c86:	4613      	mov	r3, r2
 8005c88:	009b      	lsls	r3, r3, #2
 8005c8a:	4413      	add	r3, r2
 8005c8c:	005b      	lsls	r3, r3, #1
 8005c8e:	1aca      	subs	r2, r1, r3
 8005c90:	2a08      	cmp	r2, #8
 8005c92:	d904      	bls.n	8005c9e <HAL_SAI_Init+0x236>
    {
      hsai->Init.Mckdiv += 1U;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c98:	1c5a      	adds	r2, r3, #1
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ca2:	2b04      	cmp	r3, #4
 8005ca4:	d104      	bne.n	8005cb0 <HAL_SAI_Init+0x248>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005caa:	085a      	lsrs	r2, r3, #1
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d003      	beq.n	8005cc0 <HAL_SAI_Init+0x258>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	2b02      	cmp	r3, #2
 8005cbe:	d109      	bne.n	8005cd4 <HAL_SAI_Init+0x26c>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	d101      	bne.n	8005ccc <HAL_SAI_Init+0x264>
 8005cc8:	2300      	movs	r3, #0
 8005cca:	e001      	b.n	8005cd0 <HAL_SAI_Init+0x268>
 8005ccc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005cd0:	623b      	str	r3, [r7, #32]
 8005cd2:	e017      	b.n	8005d04 <HAL_SAI_Init+0x29c>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	d111      	bne.n	8005d00 <HAL_SAI_Init+0x298>
 8005cdc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005ce0:	e00f      	b.n	8005d02 <HAL_SAI_Init+0x29a>
 8005ce2:	bf00      	nop
 8005ce4:	40015804 	.word	0x40015804
 8005ce8:	58005404 	.word	0x58005404
 8005cec:	40015824 	.word	0x40015824
 8005cf0:	40015800 	.word	0x40015800
 8005cf4:	58005424 	.word	0x58005424
 8005cf8:	58005400 	.word	0x58005400
 8005cfc:	cccccccd 	.word	0xcccccccd
 8005d00:	2300      	movs	r3, #0
 8005d02:	623b      	str	r3, [r7, #32]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                            hsai->Init.MckOverSampling);
  }
#else /* SAI_VER_V2_1*/
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	6819      	ldr	r1, [r3, #0]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681a      	ldr	r2, [r3, #0]
 8005d0e:	4b5b      	ldr	r3, [pc, #364]	; (8005e7c <HAL_SAI_Init+0x414>)
 8005d10:	400b      	ands	r3, r1
 8005d12:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                           SAI_xCR1_MCKEN);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	6819      	ldr	r1, [r3, #0]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	685a      	ldr	r2, [r3, #4]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d22:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005d28:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d2e:	431a      	orrs	r2, r3
 8005d30:	6a3b      	ldr	r3, [r7, #32]
 8005d32:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8005d34:	69fb      	ldr	r3, [r7, #28]
 8005d36:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                          ckstr_bits | syncen_bits |                             \
 8005d3c:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	695b      	ldr	r3, [r3, #20]
 8005d42:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	699b      	ldr	r3, [r3, #24]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005d48:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d4e:	051b      	lsls	r3, r3, #20
 8005d50:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8005d56:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	691b      	ldr	r3, [r3, #16]
 8005d5c:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	430a      	orrs	r2, r1
 8005d64:	601a      	str	r2, [r3, #0]
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	6859      	ldr	r1, [r3, #4]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681a      	ldr	r2, [r3, #0]
 8005d70:	4b43      	ldr	r3, [pc, #268]	; (8005e80 <HAL_SAI_Init+0x418>)
 8005d72:	400b      	ands	r3, r1
 8005d74:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	6859      	ldr	r1, [r3, #4]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	69da      	ldr	r2, [r3, #28]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d84:	431a      	orrs	r2, r3
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d8a:	431a      	orrs	r2, r3
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	430a      	orrs	r2, r1
 8005d92:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	6899      	ldr	r1, [r3, #8]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	4b39      	ldr	r3, [pc, #228]	; (8005e84 <HAL_SAI_Init+0x41c>)
 8005da0:	400b      	ands	r3, r1
 8005da2:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	6899      	ldr	r1, [r3, #8]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dae:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005db4:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                           hsai->FrameInit.FSOffset |
 8005dba:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                           hsai->FrameInit.FSDefinition |
 8005dc0:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dc6:	3b01      	subs	r3, #1
 8005dc8:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8005dca:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	430a      	orrs	r2, r1
 8005dd2:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	68d9      	ldr	r1, [r3, #12]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	f24f 0320 	movw	r3, #61472	; 0xf020
 8005de2:	400b      	ands	r3, r1
 8005de4:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	68d9      	ldr	r1, [r3, #12]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005df4:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005dfa:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005dfc:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e02:	3b01      	subs	r3, #1
 8005e04:	021b      	lsls	r3, r3, #8
 8005e06:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	430a      	orrs	r2, r1
 8005e0e:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a1c      	ldr	r2, [pc, #112]	; (8005e88 <HAL_SAI_Init+0x420>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d004      	beq.n	8005e24 <HAL_SAI_Init+0x3bc>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a1b      	ldr	r2, [pc, #108]	; (8005e8c <HAL_SAI_Init+0x424>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d119      	bne.n	8005e58 <HAL_SAI_Init+0x3f0>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8005e24:	69bb      	ldr	r3, [r7, #24]
 8005e26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e28:	f023 0201 	bic.w	r2, r3, #1
 8005e2c:	69bb      	ldr	r3, [r7, #24]
 8005e2e:	645a      	str	r2, [r3, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005e36:	2b01      	cmp	r3, #1
 8005e38:	d10e      	bne.n	8005e58 <HAL_SAI_Init+0x3f0>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e42:	3b01      	subs	r3, #1
 8005e44:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8005e46:	431a      	orrs	r2, r3
 8005e48:	69bb      	ldr	r3, [r7, #24]
 8005e4a:	645a      	str	r2, [r3, #68]	; 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 8005e4c:	69bb      	ldr	r3, [r7, #24]
 8005e4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e50:	f043 0201 	orr.w	r2, r3, #1
 8005e54:	69bb      	ldr	r3, [r7, #24]
 8005e56:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2201      	movs	r2, #1
 8005e64:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

  return HAL_OK;
 8005e70:	2300      	movs	r3, #0
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3728      	adds	r7, #40	; 0x28
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}
 8005e7a:	bf00      	nop
 8005e7c:	f005c010 	.word	0xf005c010
 8005e80:	ffff1ff0 	.word	0xffff1ff0
 8005e84:	fff88000 	.word	0xfff88000
 8005e88:	40015804 	.word	0x40015804
 8005e8c:	58005404 	.word	0x58005404

08005e90 <HAL_SAI_Receive>:
  * @param  Size Amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b086      	sub	sp, #24
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	60f8      	str	r0, [r7, #12]
 8005e98:	60b9      	str	r1, [r7, #8]
 8005e9a:	603b      	str	r3, [r7, #0]
 8005e9c:	4613      	mov	r3, r2
 8005e9e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8005ea0:	f7fa fc38 	bl	8000714 <HAL_GetTick>
 8005ea4:	6178      	str	r0, [r7, #20]
  uint32_t temp;

  if ((pData == NULL) || (Size == 0U))
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d002      	beq.n	8005eb2 <HAL_SAI_Receive+0x22>
 8005eac:	88fb      	ldrh	r3, [r7, #6]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d101      	bne.n	8005eb6 <HAL_SAI_Receive+0x26>
  {
    return  HAL_ERROR;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	e0e9      	b.n	800608a <HAL_SAI_Receive+0x1fa>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 8005ebc:	b2db      	uxtb	r3, r3
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	f040 80e2 	bne.w	8006088 <HAL_SAI_Receive+0x1f8>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	d101      	bne.n	8005ed2 <HAL_SAI_Receive+0x42>
 8005ece:	2302      	movs	r3, #2
 8005ed0:	e0db      	b.n	800608a <HAL_SAI_Receive+0x1fa>
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    hsai->pBuffPtr = pData;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	68ba      	ldr	r2, [r7, #8]
 8005ede:	679a      	str	r2, [r3, #120]	; 0x78
    hsai->XferSize = Size;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	88fa      	ldrh	r2, [r7, #6]
 8005ee4:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
    hsai->XferCount = Size;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	88fa      	ldrh	r2, [r7, #6]
 8005eec:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2222      	movs	r2, #34	; 0x22
 8005ef4:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2200      	movs	r2, #0
 8005efc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	f040 80ac 	bne.w	8006068 <HAL_SAI_Receive+0x1d8>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	681a      	ldr	r2, [r3, #0]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005f1e:	601a      	str	r2, [r3, #0]
    }

    /* Receive data */
    while (hsai->XferCount > 0U)
 8005f20:	e0a2      	b.n	8006068 <HAL_SAI_Receive+0x1d8>
    {
      if ((hsai->Instance->SR & SAI_xSR_FLVL) != SAI_FIFOSTATUS_EMPTY)
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	695b      	ldr	r3, [r3, #20]
 8005f28:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d06a      	beq.n	8006006 <HAL_SAI_Receive+0x176>
      {
        if ((hsai->Init.DataSize == SAI_DATASIZE_8) && (hsai->Init.CompandingMode == SAI_NOCOMPANDING))
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f34:	2b40      	cmp	r3, #64	; 0x40
 8005f36:	d110      	bne.n	8005f5a <HAL_SAI_Receive+0xca>
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d10c      	bne.n	8005f5a <HAL_SAI_Receive+0xca>
        {
          *hsai->pBuffPtr = (uint8_t)hsai->Instance->DR;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	69da      	ldr	r2, [r3, #28]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f4a:	b2d2      	uxtb	r2, r2
 8005f4c:	701a      	strb	r2, [r3, #0]
          hsai->pBuffPtr++;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f52:	1c5a      	adds	r2, r3, #1
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	679a      	str	r2, [r3, #120]	; 0x78
 8005f58:	e04c      	b.n	8005ff4 <HAL_SAI_Receive+0x164>
        }
        else if (hsai->Init.DataSize <= SAI_DATASIZE_16)
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f5e:	2b80      	cmp	r3, #128	; 0x80
 8005f60:	d819      	bhi.n	8005f96 <HAL_SAI_Receive+0x106>
        {
          temp = hsai->Instance->DR;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	69db      	ldr	r3, [r3, #28]
 8005f68:	613b      	str	r3, [r7, #16]
          *hsai->pBuffPtr = (uint8_t)temp;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f6e:	693a      	ldr	r2, [r7, #16]
 8005f70:	b2d2      	uxtb	r2, r2
 8005f72:	701a      	strb	r2, [r3, #0]
          hsai->pBuffPtr++;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f78:	1c5a      	adds	r2, r3, #1
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	679a      	str	r2, [r3, #120]	; 0x78
          *hsai->pBuffPtr = (uint8_t)(temp >> 8);
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	0a1a      	lsrs	r2, r3, #8
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f86:	b2d2      	uxtb	r2, r2
 8005f88:	701a      	strb	r2, [r3, #0]
          hsai->pBuffPtr++;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f8e:	1c5a      	adds	r2, r3, #1
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	679a      	str	r2, [r3, #120]	; 0x78
 8005f94:	e02e      	b.n	8005ff4 <HAL_SAI_Receive+0x164>
        }
        else
        {
          temp = hsai->Instance->DR;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	69db      	ldr	r3, [r3, #28]
 8005f9c:	613b      	str	r3, [r7, #16]
          *hsai->pBuffPtr = (uint8_t)temp;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005fa2:	693a      	ldr	r2, [r7, #16]
 8005fa4:	b2d2      	uxtb	r2, r2
 8005fa6:	701a      	strb	r2, [r3, #0]
          hsai->pBuffPtr++;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005fac:	1c5a      	adds	r2, r3, #1
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	679a      	str	r2, [r3, #120]	; 0x78
          *hsai->pBuffPtr = (uint8_t)(temp >> 8);
 8005fb2:	693b      	ldr	r3, [r7, #16]
 8005fb4:	0a1a      	lsrs	r2, r3, #8
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005fba:	b2d2      	uxtb	r2, r2
 8005fbc:	701a      	strb	r2, [r3, #0]
          hsai->pBuffPtr++;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005fc2:	1c5a      	adds	r2, r3, #1
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	679a      	str	r2, [r3, #120]	; 0x78
          *hsai->pBuffPtr = (uint8_t)(temp >> 16);
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	0c1a      	lsrs	r2, r3, #16
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005fd0:	b2d2      	uxtb	r2, r2
 8005fd2:	701a      	strb	r2, [r3, #0]
          hsai->pBuffPtr++;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005fd8:	1c5a      	adds	r2, r3, #1
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	679a      	str	r2, [r3, #120]	; 0x78
          *hsai->pBuffPtr = (uint8_t)(temp >> 24);
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	0e1a      	lsrs	r2, r3, #24
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005fe6:	b2d2      	uxtb	r2, r2
 8005fe8:	701a      	strb	r2, [r3, #0]
          hsai->pBuffPtr++;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005fee:	1c5a      	adds	r2, r3, #1
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	679a      	str	r2, [r3, #120]	; 0x78
        }
        hsai->XferCount--;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	f8b3 307e 	ldrh.w	r3, [r3, #126]	; 0x7e
 8005ffa:	3b01      	subs	r3, #1
 8005ffc:	b29a      	uxth	r2, r3
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
 8006004:	e030      	b.n	8006068 <HAL_SAI_Receive+0x1d8>
      }
      else
      {
        /* Check for the Timeout */
        if ((((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) && (Timeout != HAL_MAX_DELAY))
 8006006:	f7fa fb85 	bl	8000714 <HAL_GetTick>
 800600a:	4602      	mov	r2, r0
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	1ad3      	subs	r3, r2, r3
 8006010:	683a      	ldr	r2, [r7, #0]
 8006012:	429a      	cmp	r2, r3
 8006014:	d302      	bcc.n	800601c <HAL_SAI_Receive+0x18c>
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d125      	bne.n	8006068 <HAL_SAI_Receive+0x1d8>
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006022:	d021      	beq.n	8006068 <HAL_SAI_Receive+0x1d8>
        {
          /* Update error code */
          hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800602a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

          /* Clear all the flags */
          hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800603c:	619a      	str	r2, [r3, #24]

          /* Disable SAI peripheral */
          /* No need to check return value because state update, unlock and error return will be performed later */
          (void) SAI_Disable(hsai);
 800603e:	68f8      	ldr	r0, [r7, #12]
 8006040:	f000 f828 	bl	8006094 <SAI_Disable>

          /* Flush the fifo */
          SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	685a      	ldr	r2, [r3, #4]
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f042 0208 	orr.w	r2, r2, #8
 8006052:	605a      	str	r2, [r3, #4]

          /* Change the SAI state */
          hsai->State = HAL_SAI_STATE_READY;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2201      	movs	r2, #1
 8006058:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

          /* Process Unlocked */
          __HAL_UNLOCK(hsai);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2200      	movs	r2, #0
 8006060:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

          return HAL_ERROR;
 8006064:	2301      	movs	r3, #1
 8006066:	e010      	b.n	800608a <HAL_SAI_Receive+0x1fa>
    while (hsai->XferCount > 0U)
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	f8b3 307e 	ldrh.w	r3, [r3, #126]	; 0x7e
 800606e:	2b00      	cmp	r3, #0
 8006070:	f47f af57 	bne.w	8005f22 <HAL_SAI_Receive+0x92>
        }
      }
    }

    hsai->State = HAL_SAI_STATE_READY;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	2201      	movs	r2, #1
 8006078:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	2200      	movs	r2, #0
 8006080:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    return HAL_OK;
 8006084:	2300      	movs	r3, #0
 8006086:	e000      	b.n	800608a <HAL_SAI_Receive+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 8006088:	2302      	movs	r3, #2
  }
}
 800608a:	4618      	mov	r0, r3
 800608c:	3718      	adds	r7, #24
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}
	...

08006094 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8006094:	b480      	push	{r7}
 8006096:	b085      	sub	sp, #20
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800609c:	4b18      	ldr	r3, [pc, #96]	; (8006100 <SAI_Disable+0x6c>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a18      	ldr	r2, [pc, #96]	; (8006104 <SAI_Disable+0x70>)
 80060a2:	fba2 2303 	umull	r2, r3, r2, r3
 80060a6:	0b1b      	lsrs	r3, r3, #12
 80060a8:	009b      	lsls	r3, r3, #2
 80060aa:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80060ac:	2300      	movs	r3, #0
 80060ae:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	681a      	ldr	r2, [r3, #0]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80060be:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d10a      	bne.n	80060dc <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80060cc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      status = HAL_TIMEOUT;
 80060d6:	2303      	movs	r3, #3
 80060d8:	72fb      	strb	r3, [r7, #11]
      break;
 80060da:	e009      	b.n	80060f0 <SAI_Disable+0x5c>
    }
    count--;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	3b01      	subs	r3, #1
 80060e0:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d1e7      	bne.n	80060c0 <SAI_Disable+0x2c>

  return status;
 80060f0:	7afb      	ldrb	r3, [r7, #11]
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	3714      	adds	r7, #20
 80060f6:	46bd      	mov	sp, r7
 80060f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fc:	4770      	bx	lr
 80060fe:	bf00      	nop
 8006100:	24000408 	.word	0x24000408
 8006104:	95cbec1b 	.word	0x95cbec1b

08006108 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b082      	sub	sp, #8
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d101      	bne.n	800611a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006116:	2301      	movs	r3, #1
 8006118:	e042      	b.n	80061a0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006120:	2b00      	cmp	r3, #0
 8006122:	d106      	bne.n	8006132 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2200      	movs	r2, #0
 8006128:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	f001 fbfd 	bl	800792c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2224      	movs	r2, #36	; 0x24
 8006136:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f022 0201 	bic.w	r2, r2, #1
 8006148:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f000 f82c 	bl	80061a8 <UART_SetConfig>
 8006150:	4603      	mov	r3, r0
 8006152:	2b01      	cmp	r3, #1
 8006154:	d101      	bne.n	800615a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006156:	2301      	movs	r3, #1
 8006158:	e022      	b.n	80061a0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800615e:	2b00      	cmp	r3, #0
 8006160:	d002      	beq.n	8006168 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f000 fe7e 	bl	8006e64 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	685a      	ldr	r2, [r3, #4]
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006176:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	689a      	ldr	r2, [r3, #8]
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006186:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f042 0201 	orr.w	r2, r2, #1
 8006196:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006198:	6878      	ldr	r0, [r7, #4]
 800619a:	f000 ff05 	bl	8006fa8 <UART_CheckIdleState>
 800619e:	4603      	mov	r3, r0
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3708      	adds	r7, #8
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}

080061a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061a8:	b5b0      	push	{r4, r5, r7, lr}
 80061aa:	b08e      	sub	sp, #56	; 0x38
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80061b0:	2300      	movs	r3, #0
 80061b2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	689a      	ldr	r2, [r3, #8]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	691b      	ldr	r3, [r3, #16]
 80061be:	431a      	orrs	r2, r3
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	695b      	ldr	r3, [r3, #20]
 80061c4:	431a      	orrs	r2, r3
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	69db      	ldr	r3, [r3, #28]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	681a      	ldr	r2, [r3, #0]
 80061d4:	4bbf      	ldr	r3, [pc, #764]	; (80064d4 <UART_SetConfig+0x32c>)
 80061d6:	4013      	ands	r3, r2
 80061d8:	687a      	ldr	r2, [r7, #4]
 80061da:	6812      	ldr	r2, [r2, #0]
 80061dc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80061de:	430b      	orrs	r3, r1
 80061e0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	68da      	ldr	r2, [r3, #12]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	430a      	orrs	r2, r1
 80061f6:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	699b      	ldr	r3, [r3, #24]
 80061fc:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4ab5      	ldr	r2, [pc, #724]	; (80064d8 <UART_SetConfig+0x330>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d004      	beq.n	8006212 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6a1b      	ldr	r3, [r3, #32]
 800620c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800620e:	4313      	orrs	r3, r2
 8006210:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	689a      	ldr	r2, [r3, #8]
 8006218:	4bb0      	ldr	r3, [pc, #704]	; (80064dc <UART_SetConfig+0x334>)
 800621a:	4013      	ands	r3, r2
 800621c:	687a      	ldr	r2, [r7, #4]
 800621e:	6812      	ldr	r2, [r2, #0]
 8006220:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006222:	430b      	orrs	r3, r1
 8006224:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800622c:	f023 010f 	bic.w	r1, r3, #15
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	430a      	orrs	r2, r1
 800623a:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4aa7      	ldr	r2, [pc, #668]	; (80064e0 <UART_SetConfig+0x338>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d176      	bne.n	8006334 <UART_SetConfig+0x18c>
 8006246:	4ba7      	ldr	r3, [pc, #668]	; (80064e4 <UART_SetConfig+0x33c>)
 8006248:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800624a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800624e:	2b28      	cmp	r3, #40	; 0x28
 8006250:	d86c      	bhi.n	800632c <UART_SetConfig+0x184>
 8006252:	a201      	add	r2, pc, #4	; (adr r2, 8006258 <UART_SetConfig+0xb0>)
 8006254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006258:	080062fd 	.word	0x080062fd
 800625c:	0800632d 	.word	0x0800632d
 8006260:	0800632d 	.word	0x0800632d
 8006264:	0800632d 	.word	0x0800632d
 8006268:	0800632d 	.word	0x0800632d
 800626c:	0800632d 	.word	0x0800632d
 8006270:	0800632d 	.word	0x0800632d
 8006274:	0800632d 	.word	0x0800632d
 8006278:	08006305 	.word	0x08006305
 800627c:	0800632d 	.word	0x0800632d
 8006280:	0800632d 	.word	0x0800632d
 8006284:	0800632d 	.word	0x0800632d
 8006288:	0800632d 	.word	0x0800632d
 800628c:	0800632d 	.word	0x0800632d
 8006290:	0800632d 	.word	0x0800632d
 8006294:	0800632d 	.word	0x0800632d
 8006298:	0800630d 	.word	0x0800630d
 800629c:	0800632d 	.word	0x0800632d
 80062a0:	0800632d 	.word	0x0800632d
 80062a4:	0800632d 	.word	0x0800632d
 80062a8:	0800632d 	.word	0x0800632d
 80062ac:	0800632d 	.word	0x0800632d
 80062b0:	0800632d 	.word	0x0800632d
 80062b4:	0800632d 	.word	0x0800632d
 80062b8:	08006315 	.word	0x08006315
 80062bc:	0800632d 	.word	0x0800632d
 80062c0:	0800632d 	.word	0x0800632d
 80062c4:	0800632d 	.word	0x0800632d
 80062c8:	0800632d 	.word	0x0800632d
 80062cc:	0800632d 	.word	0x0800632d
 80062d0:	0800632d 	.word	0x0800632d
 80062d4:	0800632d 	.word	0x0800632d
 80062d8:	0800631d 	.word	0x0800631d
 80062dc:	0800632d 	.word	0x0800632d
 80062e0:	0800632d 	.word	0x0800632d
 80062e4:	0800632d 	.word	0x0800632d
 80062e8:	0800632d 	.word	0x0800632d
 80062ec:	0800632d 	.word	0x0800632d
 80062f0:	0800632d 	.word	0x0800632d
 80062f4:	0800632d 	.word	0x0800632d
 80062f8:	08006325 	.word	0x08006325
 80062fc:	2301      	movs	r3, #1
 80062fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006302:	e326      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006304:	2304      	movs	r3, #4
 8006306:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800630a:	e322      	b.n	8006952 <UART_SetConfig+0x7aa>
 800630c:	2308      	movs	r3, #8
 800630e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006312:	e31e      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006314:	2310      	movs	r3, #16
 8006316:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800631a:	e31a      	b.n	8006952 <UART_SetConfig+0x7aa>
 800631c:	2320      	movs	r3, #32
 800631e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006322:	e316      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006324:	2340      	movs	r3, #64	; 0x40
 8006326:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800632a:	e312      	b.n	8006952 <UART_SetConfig+0x7aa>
 800632c:	2380      	movs	r3, #128	; 0x80
 800632e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006332:	e30e      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a6b      	ldr	r2, [pc, #428]	; (80064e8 <UART_SetConfig+0x340>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d130      	bne.n	80063a0 <UART_SetConfig+0x1f8>
 800633e:	4b69      	ldr	r3, [pc, #420]	; (80064e4 <UART_SetConfig+0x33c>)
 8006340:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006342:	f003 0307 	and.w	r3, r3, #7
 8006346:	2b05      	cmp	r3, #5
 8006348:	d826      	bhi.n	8006398 <UART_SetConfig+0x1f0>
 800634a:	a201      	add	r2, pc, #4	; (adr r2, 8006350 <UART_SetConfig+0x1a8>)
 800634c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006350:	08006369 	.word	0x08006369
 8006354:	08006371 	.word	0x08006371
 8006358:	08006379 	.word	0x08006379
 800635c:	08006381 	.word	0x08006381
 8006360:	08006389 	.word	0x08006389
 8006364:	08006391 	.word	0x08006391
 8006368:	2300      	movs	r3, #0
 800636a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800636e:	e2f0      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006370:	2304      	movs	r3, #4
 8006372:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006376:	e2ec      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006378:	2308      	movs	r3, #8
 800637a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800637e:	e2e8      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006380:	2310      	movs	r3, #16
 8006382:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006386:	e2e4      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006388:	2320      	movs	r3, #32
 800638a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800638e:	e2e0      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006390:	2340      	movs	r3, #64	; 0x40
 8006392:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006396:	e2dc      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006398:	2380      	movs	r3, #128	; 0x80
 800639a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800639e:	e2d8      	b.n	8006952 <UART_SetConfig+0x7aa>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a51      	ldr	r2, [pc, #324]	; (80064ec <UART_SetConfig+0x344>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d130      	bne.n	800640c <UART_SetConfig+0x264>
 80063aa:	4b4e      	ldr	r3, [pc, #312]	; (80064e4 <UART_SetConfig+0x33c>)
 80063ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063ae:	f003 0307 	and.w	r3, r3, #7
 80063b2:	2b05      	cmp	r3, #5
 80063b4:	d826      	bhi.n	8006404 <UART_SetConfig+0x25c>
 80063b6:	a201      	add	r2, pc, #4	; (adr r2, 80063bc <UART_SetConfig+0x214>)
 80063b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063bc:	080063d5 	.word	0x080063d5
 80063c0:	080063dd 	.word	0x080063dd
 80063c4:	080063e5 	.word	0x080063e5
 80063c8:	080063ed 	.word	0x080063ed
 80063cc:	080063f5 	.word	0x080063f5
 80063d0:	080063fd 	.word	0x080063fd
 80063d4:	2300      	movs	r3, #0
 80063d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80063da:	e2ba      	b.n	8006952 <UART_SetConfig+0x7aa>
 80063dc:	2304      	movs	r3, #4
 80063de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80063e2:	e2b6      	b.n	8006952 <UART_SetConfig+0x7aa>
 80063e4:	2308      	movs	r3, #8
 80063e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80063ea:	e2b2      	b.n	8006952 <UART_SetConfig+0x7aa>
 80063ec:	2310      	movs	r3, #16
 80063ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80063f2:	e2ae      	b.n	8006952 <UART_SetConfig+0x7aa>
 80063f4:	2320      	movs	r3, #32
 80063f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80063fa:	e2aa      	b.n	8006952 <UART_SetConfig+0x7aa>
 80063fc:	2340      	movs	r3, #64	; 0x40
 80063fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006402:	e2a6      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006404:	2380      	movs	r3, #128	; 0x80
 8006406:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800640a:	e2a2      	b.n	8006952 <UART_SetConfig+0x7aa>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4a37      	ldr	r2, [pc, #220]	; (80064f0 <UART_SetConfig+0x348>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d130      	bne.n	8006478 <UART_SetConfig+0x2d0>
 8006416:	4b33      	ldr	r3, [pc, #204]	; (80064e4 <UART_SetConfig+0x33c>)
 8006418:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800641a:	f003 0307 	and.w	r3, r3, #7
 800641e:	2b05      	cmp	r3, #5
 8006420:	d826      	bhi.n	8006470 <UART_SetConfig+0x2c8>
 8006422:	a201      	add	r2, pc, #4	; (adr r2, 8006428 <UART_SetConfig+0x280>)
 8006424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006428:	08006441 	.word	0x08006441
 800642c:	08006449 	.word	0x08006449
 8006430:	08006451 	.word	0x08006451
 8006434:	08006459 	.word	0x08006459
 8006438:	08006461 	.word	0x08006461
 800643c:	08006469 	.word	0x08006469
 8006440:	2300      	movs	r3, #0
 8006442:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006446:	e284      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006448:	2304      	movs	r3, #4
 800644a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800644e:	e280      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006450:	2308      	movs	r3, #8
 8006452:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006456:	e27c      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006458:	2310      	movs	r3, #16
 800645a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800645e:	e278      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006460:	2320      	movs	r3, #32
 8006462:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006466:	e274      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006468:	2340      	movs	r3, #64	; 0x40
 800646a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800646e:	e270      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006470:	2380      	movs	r3, #128	; 0x80
 8006472:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006476:	e26c      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a1d      	ldr	r2, [pc, #116]	; (80064f4 <UART_SetConfig+0x34c>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d142      	bne.n	8006508 <UART_SetConfig+0x360>
 8006482:	4b18      	ldr	r3, [pc, #96]	; (80064e4 <UART_SetConfig+0x33c>)
 8006484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006486:	f003 0307 	and.w	r3, r3, #7
 800648a:	2b05      	cmp	r3, #5
 800648c:	d838      	bhi.n	8006500 <UART_SetConfig+0x358>
 800648e:	a201      	add	r2, pc, #4	; (adr r2, 8006494 <UART_SetConfig+0x2ec>)
 8006490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006494:	080064ad 	.word	0x080064ad
 8006498:	080064b5 	.word	0x080064b5
 800649c:	080064bd 	.word	0x080064bd
 80064a0:	080064c5 	.word	0x080064c5
 80064a4:	080064cd 	.word	0x080064cd
 80064a8:	080064f9 	.word	0x080064f9
 80064ac:	2300      	movs	r3, #0
 80064ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80064b2:	e24e      	b.n	8006952 <UART_SetConfig+0x7aa>
 80064b4:	2304      	movs	r3, #4
 80064b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80064ba:	e24a      	b.n	8006952 <UART_SetConfig+0x7aa>
 80064bc:	2308      	movs	r3, #8
 80064be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80064c2:	e246      	b.n	8006952 <UART_SetConfig+0x7aa>
 80064c4:	2310      	movs	r3, #16
 80064c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80064ca:	e242      	b.n	8006952 <UART_SetConfig+0x7aa>
 80064cc:	2320      	movs	r3, #32
 80064ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80064d2:	e23e      	b.n	8006952 <UART_SetConfig+0x7aa>
 80064d4:	cfff69f3 	.word	0xcfff69f3
 80064d8:	58000c00 	.word	0x58000c00
 80064dc:	11fff4ff 	.word	0x11fff4ff
 80064e0:	40011000 	.word	0x40011000
 80064e4:	58024400 	.word	0x58024400
 80064e8:	40004400 	.word	0x40004400
 80064ec:	40004800 	.word	0x40004800
 80064f0:	40004c00 	.word	0x40004c00
 80064f4:	40005000 	.word	0x40005000
 80064f8:	2340      	movs	r3, #64	; 0x40
 80064fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80064fe:	e228      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006500:	2380      	movs	r3, #128	; 0x80
 8006502:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006506:	e224      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4ab1      	ldr	r2, [pc, #708]	; (80067d4 <UART_SetConfig+0x62c>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d176      	bne.n	8006600 <UART_SetConfig+0x458>
 8006512:	4bb1      	ldr	r3, [pc, #708]	; (80067d8 <UART_SetConfig+0x630>)
 8006514:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006516:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800651a:	2b28      	cmp	r3, #40	; 0x28
 800651c:	d86c      	bhi.n	80065f8 <UART_SetConfig+0x450>
 800651e:	a201      	add	r2, pc, #4	; (adr r2, 8006524 <UART_SetConfig+0x37c>)
 8006520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006524:	080065c9 	.word	0x080065c9
 8006528:	080065f9 	.word	0x080065f9
 800652c:	080065f9 	.word	0x080065f9
 8006530:	080065f9 	.word	0x080065f9
 8006534:	080065f9 	.word	0x080065f9
 8006538:	080065f9 	.word	0x080065f9
 800653c:	080065f9 	.word	0x080065f9
 8006540:	080065f9 	.word	0x080065f9
 8006544:	080065d1 	.word	0x080065d1
 8006548:	080065f9 	.word	0x080065f9
 800654c:	080065f9 	.word	0x080065f9
 8006550:	080065f9 	.word	0x080065f9
 8006554:	080065f9 	.word	0x080065f9
 8006558:	080065f9 	.word	0x080065f9
 800655c:	080065f9 	.word	0x080065f9
 8006560:	080065f9 	.word	0x080065f9
 8006564:	080065d9 	.word	0x080065d9
 8006568:	080065f9 	.word	0x080065f9
 800656c:	080065f9 	.word	0x080065f9
 8006570:	080065f9 	.word	0x080065f9
 8006574:	080065f9 	.word	0x080065f9
 8006578:	080065f9 	.word	0x080065f9
 800657c:	080065f9 	.word	0x080065f9
 8006580:	080065f9 	.word	0x080065f9
 8006584:	080065e1 	.word	0x080065e1
 8006588:	080065f9 	.word	0x080065f9
 800658c:	080065f9 	.word	0x080065f9
 8006590:	080065f9 	.word	0x080065f9
 8006594:	080065f9 	.word	0x080065f9
 8006598:	080065f9 	.word	0x080065f9
 800659c:	080065f9 	.word	0x080065f9
 80065a0:	080065f9 	.word	0x080065f9
 80065a4:	080065e9 	.word	0x080065e9
 80065a8:	080065f9 	.word	0x080065f9
 80065ac:	080065f9 	.word	0x080065f9
 80065b0:	080065f9 	.word	0x080065f9
 80065b4:	080065f9 	.word	0x080065f9
 80065b8:	080065f9 	.word	0x080065f9
 80065bc:	080065f9 	.word	0x080065f9
 80065c0:	080065f9 	.word	0x080065f9
 80065c4:	080065f1 	.word	0x080065f1
 80065c8:	2301      	movs	r3, #1
 80065ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80065ce:	e1c0      	b.n	8006952 <UART_SetConfig+0x7aa>
 80065d0:	2304      	movs	r3, #4
 80065d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80065d6:	e1bc      	b.n	8006952 <UART_SetConfig+0x7aa>
 80065d8:	2308      	movs	r3, #8
 80065da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80065de:	e1b8      	b.n	8006952 <UART_SetConfig+0x7aa>
 80065e0:	2310      	movs	r3, #16
 80065e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80065e6:	e1b4      	b.n	8006952 <UART_SetConfig+0x7aa>
 80065e8:	2320      	movs	r3, #32
 80065ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80065ee:	e1b0      	b.n	8006952 <UART_SetConfig+0x7aa>
 80065f0:	2340      	movs	r3, #64	; 0x40
 80065f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80065f6:	e1ac      	b.n	8006952 <UART_SetConfig+0x7aa>
 80065f8:	2380      	movs	r3, #128	; 0x80
 80065fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80065fe:	e1a8      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4a75      	ldr	r2, [pc, #468]	; (80067dc <UART_SetConfig+0x634>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d130      	bne.n	800666c <UART_SetConfig+0x4c4>
 800660a:	4b73      	ldr	r3, [pc, #460]	; (80067d8 <UART_SetConfig+0x630>)
 800660c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800660e:	f003 0307 	and.w	r3, r3, #7
 8006612:	2b05      	cmp	r3, #5
 8006614:	d826      	bhi.n	8006664 <UART_SetConfig+0x4bc>
 8006616:	a201      	add	r2, pc, #4	; (adr r2, 800661c <UART_SetConfig+0x474>)
 8006618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800661c:	08006635 	.word	0x08006635
 8006620:	0800663d 	.word	0x0800663d
 8006624:	08006645 	.word	0x08006645
 8006628:	0800664d 	.word	0x0800664d
 800662c:	08006655 	.word	0x08006655
 8006630:	0800665d 	.word	0x0800665d
 8006634:	2300      	movs	r3, #0
 8006636:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800663a:	e18a      	b.n	8006952 <UART_SetConfig+0x7aa>
 800663c:	2304      	movs	r3, #4
 800663e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006642:	e186      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006644:	2308      	movs	r3, #8
 8006646:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800664a:	e182      	b.n	8006952 <UART_SetConfig+0x7aa>
 800664c:	2310      	movs	r3, #16
 800664e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006652:	e17e      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006654:	2320      	movs	r3, #32
 8006656:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800665a:	e17a      	b.n	8006952 <UART_SetConfig+0x7aa>
 800665c:	2340      	movs	r3, #64	; 0x40
 800665e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006662:	e176      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006664:	2380      	movs	r3, #128	; 0x80
 8006666:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800666a:	e172      	b.n	8006952 <UART_SetConfig+0x7aa>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4a5b      	ldr	r2, [pc, #364]	; (80067e0 <UART_SetConfig+0x638>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d130      	bne.n	80066d8 <UART_SetConfig+0x530>
 8006676:	4b58      	ldr	r3, [pc, #352]	; (80067d8 <UART_SetConfig+0x630>)
 8006678:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800667a:	f003 0307 	and.w	r3, r3, #7
 800667e:	2b05      	cmp	r3, #5
 8006680:	d826      	bhi.n	80066d0 <UART_SetConfig+0x528>
 8006682:	a201      	add	r2, pc, #4	; (adr r2, 8006688 <UART_SetConfig+0x4e0>)
 8006684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006688:	080066a1 	.word	0x080066a1
 800668c:	080066a9 	.word	0x080066a9
 8006690:	080066b1 	.word	0x080066b1
 8006694:	080066b9 	.word	0x080066b9
 8006698:	080066c1 	.word	0x080066c1
 800669c:	080066c9 	.word	0x080066c9
 80066a0:	2300      	movs	r3, #0
 80066a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80066a6:	e154      	b.n	8006952 <UART_SetConfig+0x7aa>
 80066a8:	2304      	movs	r3, #4
 80066aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80066ae:	e150      	b.n	8006952 <UART_SetConfig+0x7aa>
 80066b0:	2308      	movs	r3, #8
 80066b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80066b6:	e14c      	b.n	8006952 <UART_SetConfig+0x7aa>
 80066b8:	2310      	movs	r3, #16
 80066ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80066be:	e148      	b.n	8006952 <UART_SetConfig+0x7aa>
 80066c0:	2320      	movs	r3, #32
 80066c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80066c6:	e144      	b.n	8006952 <UART_SetConfig+0x7aa>
 80066c8:	2340      	movs	r3, #64	; 0x40
 80066ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80066ce:	e140      	b.n	8006952 <UART_SetConfig+0x7aa>
 80066d0:	2380      	movs	r3, #128	; 0x80
 80066d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80066d6:	e13c      	b.n	8006952 <UART_SetConfig+0x7aa>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a41      	ldr	r2, [pc, #260]	; (80067e4 <UART_SetConfig+0x63c>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	f040 8082 	bne.w	80067e8 <UART_SetConfig+0x640>
 80066e4:	4b3c      	ldr	r3, [pc, #240]	; (80067d8 <UART_SetConfig+0x630>)
 80066e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066e8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80066ec:	2b28      	cmp	r3, #40	; 0x28
 80066ee:	d86d      	bhi.n	80067cc <UART_SetConfig+0x624>
 80066f0:	a201      	add	r2, pc, #4	; (adr r2, 80066f8 <UART_SetConfig+0x550>)
 80066f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066f6:	bf00      	nop
 80066f8:	0800679d 	.word	0x0800679d
 80066fc:	080067cd 	.word	0x080067cd
 8006700:	080067cd 	.word	0x080067cd
 8006704:	080067cd 	.word	0x080067cd
 8006708:	080067cd 	.word	0x080067cd
 800670c:	080067cd 	.word	0x080067cd
 8006710:	080067cd 	.word	0x080067cd
 8006714:	080067cd 	.word	0x080067cd
 8006718:	080067a5 	.word	0x080067a5
 800671c:	080067cd 	.word	0x080067cd
 8006720:	080067cd 	.word	0x080067cd
 8006724:	080067cd 	.word	0x080067cd
 8006728:	080067cd 	.word	0x080067cd
 800672c:	080067cd 	.word	0x080067cd
 8006730:	080067cd 	.word	0x080067cd
 8006734:	080067cd 	.word	0x080067cd
 8006738:	080067ad 	.word	0x080067ad
 800673c:	080067cd 	.word	0x080067cd
 8006740:	080067cd 	.word	0x080067cd
 8006744:	080067cd 	.word	0x080067cd
 8006748:	080067cd 	.word	0x080067cd
 800674c:	080067cd 	.word	0x080067cd
 8006750:	080067cd 	.word	0x080067cd
 8006754:	080067cd 	.word	0x080067cd
 8006758:	080067b5 	.word	0x080067b5
 800675c:	080067cd 	.word	0x080067cd
 8006760:	080067cd 	.word	0x080067cd
 8006764:	080067cd 	.word	0x080067cd
 8006768:	080067cd 	.word	0x080067cd
 800676c:	080067cd 	.word	0x080067cd
 8006770:	080067cd 	.word	0x080067cd
 8006774:	080067cd 	.word	0x080067cd
 8006778:	080067bd 	.word	0x080067bd
 800677c:	080067cd 	.word	0x080067cd
 8006780:	080067cd 	.word	0x080067cd
 8006784:	080067cd 	.word	0x080067cd
 8006788:	080067cd 	.word	0x080067cd
 800678c:	080067cd 	.word	0x080067cd
 8006790:	080067cd 	.word	0x080067cd
 8006794:	080067cd 	.word	0x080067cd
 8006798:	080067c5 	.word	0x080067c5
 800679c:	2301      	movs	r3, #1
 800679e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80067a2:	e0d6      	b.n	8006952 <UART_SetConfig+0x7aa>
 80067a4:	2304      	movs	r3, #4
 80067a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80067aa:	e0d2      	b.n	8006952 <UART_SetConfig+0x7aa>
 80067ac:	2308      	movs	r3, #8
 80067ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80067b2:	e0ce      	b.n	8006952 <UART_SetConfig+0x7aa>
 80067b4:	2310      	movs	r3, #16
 80067b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80067ba:	e0ca      	b.n	8006952 <UART_SetConfig+0x7aa>
 80067bc:	2320      	movs	r3, #32
 80067be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80067c2:	e0c6      	b.n	8006952 <UART_SetConfig+0x7aa>
 80067c4:	2340      	movs	r3, #64	; 0x40
 80067c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80067ca:	e0c2      	b.n	8006952 <UART_SetConfig+0x7aa>
 80067cc:	2380      	movs	r3, #128	; 0x80
 80067ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80067d2:	e0be      	b.n	8006952 <UART_SetConfig+0x7aa>
 80067d4:	40011400 	.word	0x40011400
 80067d8:	58024400 	.word	0x58024400
 80067dc:	40007800 	.word	0x40007800
 80067e0:	40007c00 	.word	0x40007c00
 80067e4:	40011800 	.word	0x40011800
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4aad      	ldr	r2, [pc, #692]	; (8006aa4 <UART_SetConfig+0x8fc>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d176      	bne.n	80068e0 <UART_SetConfig+0x738>
 80067f2:	4bad      	ldr	r3, [pc, #692]	; (8006aa8 <UART_SetConfig+0x900>)
 80067f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067f6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80067fa:	2b28      	cmp	r3, #40	; 0x28
 80067fc:	d86c      	bhi.n	80068d8 <UART_SetConfig+0x730>
 80067fe:	a201      	add	r2, pc, #4	; (adr r2, 8006804 <UART_SetConfig+0x65c>)
 8006800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006804:	080068a9 	.word	0x080068a9
 8006808:	080068d9 	.word	0x080068d9
 800680c:	080068d9 	.word	0x080068d9
 8006810:	080068d9 	.word	0x080068d9
 8006814:	080068d9 	.word	0x080068d9
 8006818:	080068d9 	.word	0x080068d9
 800681c:	080068d9 	.word	0x080068d9
 8006820:	080068d9 	.word	0x080068d9
 8006824:	080068b1 	.word	0x080068b1
 8006828:	080068d9 	.word	0x080068d9
 800682c:	080068d9 	.word	0x080068d9
 8006830:	080068d9 	.word	0x080068d9
 8006834:	080068d9 	.word	0x080068d9
 8006838:	080068d9 	.word	0x080068d9
 800683c:	080068d9 	.word	0x080068d9
 8006840:	080068d9 	.word	0x080068d9
 8006844:	080068b9 	.word	0x080068b9
 8006848:	080068d9 	.word	0x080068d9
 800684c:	080068d9 	.word	0x080068d9
 8006850:	080068d9 	.word	0x080068d9
 8006854:	080068d9 	.word	0x080068d9
 8006858:	080068d9 	.word	0x080068d9
 800685c:	080068d9 	.word	0x080068d9
 8006860:	080068d9 	.word	0x080068d9
 8006864:	080068c1 	.word	0x080068c1
 8006868:	080068d9 	.word	0x080068d9
 800686c:	080068d9 	.word	0x080068d9
 8006870:	080068d9 	.word	0x080068d9
 8006874:	080068d9 	.word	0x080068d9
 8006878:	080068d9 	.word	0x080068d9
 800687c:	080068d9 	.word	0x080068d9
 8006880:	080068d9 	.word	0x080068d9
 8006884:	080068c9 	.word	0x080068c9
 8006888:	080068d9 	.word	0x080068d9
 800688c:	080068d9 	.word	0x080068d9
 8006890:	080068d9 	.word	0x080068d9
 8006894:	080068d9 	.word	0x080068d9
 8006898:	080068d9 	.word	0x080068d9
 800689c:	080068d9 	.word	0x080068d9
 80068a0:	080068d9 	.word	0x080068d9
 80068a4:	080068d1 	.word	0x080068d1
 80068a8:	2301      	movs	r3, #1
 80068aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80068ae:	e050      	b.n	8006952 <UART_SetConfig+0x7aa>
 80068b0:	2304      	movs	r3, #4
 80068b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80068b6:	e04c      	b.n	8006952 <UART_SetConfig+0x7aa>
 80068b8:	2308      	movs	r3, #8
 80068ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80068be:	e048      	b.n	8006952 <UART_SetConfig+0x7aa>
 80068c0:	2310      	movs	r3, #16
 80068c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80068c6:	e044      	b.n	8006952 <UART_SetConfig+0x7aa>
 80068c8:	2320      	movs	r3, #32
 80068ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80068ce:	e040      	b.n	8006952 <UART_SetConfig+0x7aa>
 80068d0:	2340      	movs	r3, #64	; 0x40
 80068d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80068d6:	e03c      	b.n	8006952 <UART_SetConfig+0x7aa>
 80068d8:	2380      	movs	r3, #128	; 0x80
 80068da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80068de:	e038      	b.n	8006952 <UART_SetConfig+0x7aa>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a71      	ldr	r2, [pc, #452]	; (8006aac <UART_SetConfig+0x904>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d130      	bne.n	800694c <UART_SetConfig+0x7a4>
 80068ea:	4b6f      	ldr	r3, [pc, #444]	; (8006aa8 <UART_SetConfig+0x900>)
 80068ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068ee:	f003 0307 	and.w	r3, r3, #7
 80068f2:	2b05      	cmp	r3, #5
 80068f4:	d826      	bhi.n	8006944 <UART_SetConfig+0x79c>
 80068f6:	a201      	add	r2, pc, #4	; (adr r2, 80068fc <UART_SetConfig+0x754>)
 80068f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068fc:	08006915 	.word	0x08006915
 8006900:	0800691d 	.word	0x0800691d
 8006904:	08006925 	.word	0x08006925
 8006908:	0800692d 	.word	0x0800692d
 800690c:	08006935 	.word	0x08006935
 8006910:	0800693d 	.word	0x0800693d
 8006914:	2302      	movs	r3, #2
 8006916:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800691a:	e01a      	b.n	8006952 <UART_SetConfig+0x7aa>
 800691c:	2304      	movs	r3, #4
 800691e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006922:	e016      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006924:	2308      	movs	r3, #8
 8006926:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800692a:	e012      	b.n	8006952 <UART_SetConfig+0x7aa>
 800692c:	2310      	movs	r3, #16
 800692e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006932:	e00e      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006934:	2320      	movs	r3, #32
 8006936:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800693a:	e00a      	b.n	8006952 <UART_SetConfig+0x7aa>
 800693c:	2340      	movs	r3, #64	; 0x40
 800693e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006942:	e006      	b.n	8006952 <UART_SetConfig+0x7aa>
 8006944:	2380      	movs	r3, #128	; 0x80
 8006946:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800694a:	e002      	b.n	8006952 <UART_SetConfig+0x7aa>
 800694c:	2380      	movs	r3, #128	; 0x80
 800694e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4a55      	ldr	r2, [pc, #340]	; (8006aac <UART_SetConfig+0x904>)
 8006958:	4293      	cmp	r3, r2
 800695a:	f040 80f0 	bne.w	8006b3e <UART_SetConfig+0x996>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800695e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006962:	2b20      	cmp	r3, #32
 8006964:	dc46      	bgt.n	80069f4 <UART_SetConfig+0x84c>
 8006966:	2b02      	cmp	r3, #2
 8006968:	db75      	blt.n	8006a56 <UART_SetConfig+0x8ae>
 800696a:	3b02      	subs	r3, #2
 800696c:	2b1e      	cmp	r3, #30
 800696e:	d872      	bhi.n	8006a56 <UART_SetConfig+0x8ae>
 8006970:	a201      	add	r2, pc, #4	; (adr r2, 8006978 <UART_SetConfig+0x7d0>)
 8006972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006976:	bf00      	nop
 8006978:	080069fb 	.word	0x080069fb
 800697c:	08006a57 	.word	0x08006a57
 8006980:	08006a03 	.word	0x08006a03
 8006984:	08006a57 	.word	0x08006a57
 8006988:	08006a57 	.word	0x08006a57
 800698c:	08006a57 	.word	0x08006a57
 8006990:	08006a13 	.word	0x08006a13
 8006994:	08006a57 	.word	0x08006a57
 8006998:	08006a57 	.word	0x08006a57
 800699c:	08006a57 	.word	0x08006a57
 80069a0:	08006a57 	.word	0x08006a57
 80069a4:	08006a57 	.word	0x08006a57
 80069a8:	08006a57 	.word	0x08006a57
 80069ac:	08006a57 	.word	0x08006a57
 80069b0:	08006a23 	.word	0x08006a23
 80069b4:	08006a57 	.word	0x08006a57
 80069b8:	08006a57 	.word	0x08006a57
 80069bc:	08006a57 	.word	0x08006a57
 80069c0:	08006a57 	.word	0x08006a57
 80069c4:	08006a57 	.word	0x08006a57
 80069c8:	08006a57 	.word	0x08006a57
 80069cc:	08006a57 	.word	0x08006a57
 80069d0:	08006a57 	.word	0x08006a57
 80069d4:	08006a57 	.word	0x08006a57
 80069d8:	08006a57 	.word	0x08006a57
 80069dc:	08006a57 	.word	0x08006a57
 80069e0:	08006a57 	.word	0x08006a57
 80069e4:	08006a57 	.word	0x08006a57
 80069e8:	08006a57 	.word	0x08006a57
 80069ec:	08006a57 	.word	0x08006a57
 80069f0:	08006a49 	.word	0x08006a49
 80069f4:	2b40      	cmp	r3, #64	; 0x40
 80069f6:	d02a      	beq.n	8006a4e <UART_SetConfig+0x8a6>
 80069f8:	e02d      	b.n	8006a56 <UART_SetConfig+0x8ae>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80069fa:	f7fe fac1 	bl	8004f80 <HAL_RCCEx_GetD3PCLK1Freq>
 80069fe:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8006a00:	e02f      	b.n	8006a62 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a02:	f107 0314 	add.w	r3, r7, #20
 8006a06:	4618      	mov	r0, r3
 8006a08:	f7fe fad0 	bl	8004fac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006a0c:	69bb      	ldr	r3, [r7, #24]
 8006a0e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006a10:	e027      	b.n	8006a62 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a12:	f107 0308 	add.w	r3, r7, #8
 8006a16:	4618      	mov	r0, r3
 8006a18:	f7fe fc1c 	bl	8005254 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006a20:	e01f      	b.n	8006a62 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a22:	4b21      	ldr	r3, [pc, #132]	; (8006aa8 <UART_SetConfig+0x900>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f003 0320 	and.w	r3, r3, #32
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d009      	beq.n	8006a42 <UART_SetConfig+0x89a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006a2e:	4b1e      	ldr	r3, [pc, #120]	; (8006aa8 <UART_SetConfig+0x900>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	08db      	lsrs	r3, r3, #3
 8006a34:	f003 0303 	and.w	r3, r3, #3
 8006a38:	4a1d      	ldr	r2, [pc, #116]	; (8006ab0 <UART_SetConfig+0x908>)
 8006a3a:	fa22 f303 	lsr.w	r3, r2, r3
 8006a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006a40:	e00f      	b.n	8006a62 <UART_SetConfig+0x8ba>
          pclk = (uint32_t) HSI_VALUE;
 8006a42:	4b1b      	ldr	r3, [pc, #108]	; (8006ab0 <UART_SetConfig+0x908>)
 8006a44:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006a46:	e00c      	b.n	8006a62 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006a48:	4b1a      	ldr	r3, [pc, #104]	; (8006ab4 <UART_SetConfig+0x90c>)
 8006a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006a4c:	e009      	b.n	8006a62 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a52:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006a54:	e005      	b.n	8006a62 <UART_SetConfig+0x8ba>
      default:
        pclk = 0U;
 8006a56:	2300      	movs	r3, #0
 8006a58:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8006a60:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	f000 81e6 	beq.w	8006e36 <UART_SetConfig+0xc8e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a6e:	4a12      	ldr	r2, [pc, #72]	; (8006ab8 <UART_SetConfig+0x910>)
 8006a70:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006a74:	461a      	mov	r2, r3
 8006a76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a78:	fbb3 f3f2 	udiv	r3, r3, r2
 8006a7c:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	685a      	ldr	r2, [r3, #4]
 8006a82:	4613      	mov	r3, r2
 8006a84:	005b      	lsls	r3, r3, #1
 8006a86:	4413      	add	r3, r2
 8006a88:	6a3a      	ldr	r2, [r7, #32]
 8006a8a:	429a      	cmp	r2, r3
 8006a8c:	d305      	bcc.n	8006a9a <UART_SetConfig+0x8f2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	685b      	ldr	r3, [r3, #4]
 8006a92:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006a94:	6a3a      	ldr	r2, [r7, #32]
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d910      	bls.n	8006abc <UART_SetConfig+0x914>
      {
        ret = HAL_ERROR;
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8006aa0:	e1c9      	b.n	8006e36 <UART_SetConfig+0xc8e>
 8006aa2:	bf00      	nop
 8006aa4:	40011c00 	.word	0x40011c00
 8006aa8:	58024400 	.word	0x58024400
 8006aac:	58000c00 	.word	0x58000c00
 8006ab0:	03d09000 	.word	0x03d09000
 8006ab4:	003d0900 	.word	0x003d0900
 8006ab8:	08009f18 	.word	0x08009f18
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006abc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f04f 0100 	mov.w	r1, #0
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ac8:	4ac1      	ldr	r2, [pc, #772]	; (8006dd0 <UART_SetConfig+0xc28>)
 8006aca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ace:	b29a      	uxth	r2, r3
 8006ad0:	f04f 0300 	mov.w	r3, #0
 8006ad4:	f7f9 fc1c 	bl	8000310 <__aeabi_uldivmod>
 8006ad8:	4602      	mov	r2, r0
 8006ada:	460b      	mov	r3, r1
 8006adc:	4610      	mov	r0, r2
 8006ade:	4619      	mov	r1, r3
 8006ae0:	f04f 0200 	mov.w	r2, #0
 8006ae4:	f04f 0300 	mov.w	r3, #0
 8006ae8:	020b      	lsls	r3, r1, #8
 8006aea:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006aee:	0202      	lsls	r2, r0, #8
 8006af0:	6879      	ldr	r1, [r7, #4]
 8006af2:	6849      	ldr	r1, [r1, #4]
 8006af4:	0849      	lsrs	r1, r1, #1
 8006af6:	4608      	mov	r0, r1
 8006af8:	f04f 0100 	mov.w	r1, #0
 8006afc:	1814      	adds	r4, r2, r0
 8006afe:	eb43 0501 	adc.w	r5, r3, r1
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	461a      	mov	r2, r3
 8006b08:	f04f 0300 	mov.w	r3, #0
 8006b0c:	4620      	mov	r0, r4
 8006b0e:	4629      	mov	r1, r5
 8006b10:	f7f9 fbfe 	bl	8000310 <__aeabi_uldivmod>
 8006b14:	4602      	mov	r2, r0
 8006b16:	460b      	mov	r3, r1
 8006b18:	4613      	mov	r3, r2
 8006b1a:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006b1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b1e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006b22:	d308      	bcc.n	8006b36 <UART_SetConfig+0x98e>
 8006b24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b26:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b2a:	d204      	bcs.n	8006b36 <UART_SetConfig+0x98e>
        {
          huart->Instance->BRR = usartdiv;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b32:	60da      	str	r2, [r3, #12]
 8006b34:	e17f      	b.n	8006e36 <UART_SetConfig+0xc8e>
        }
        else
        {
          ret = HAL_ERROR;
 8006b36:	2301      	movs	r3, #1
 8006b38:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8006b3c:	e17b      	b.n	8006e36 <UART_SetConfig+0xc8e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	69db      	ldr	r3, [r3, #28]
 8006b42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b46:	f040 80bd 	bne.w	8006cc4 <UART_SetConfig+0xb1c>
  {
    switch (clocksource)
 8006b4a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006b4e:	2b20      	cmp	r3, #32
 8006b50:	dc48      	bgt.n	8006be4 <UART_SetConfig+0xa3c>
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	db7b      	blt.n	8006c4e <UART_SetConfig+0xaa6>
 8006b56:	2b20      	cmp	r3, #32
 8006b58:	d879      	bhi.n	8006c4e <UART_SetConfig+0xaa6>
 8006b5a:	a201      	add	r2, pc, #4	; (adr r2, 8006b60 <UART_SetConfig+0x9b8>)
 8006b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b60:	08006beb 	.word	0x08006beb
 8006b64:	08006bf3 	.word	0x08006bf3
 8006b68:	08006c4f 	.word	0x08006c4f
 8006b6c:	08006c4f 	.word	0x08006c4f
 8006b70:	08006bfb 	.word	0x08006bfb
 8006b74:	08006c4f 	.word	0x08006c4f
 8006b78:	08006c4f 	.word	0x08006c4f
 8006b7c:	08006c4f 	.word	0x08006c4f
 8006b80:	08006c0b 	.word	0x08006c0b
 8006b84:	08006c4f 	.word	0x08006c4f
 8006b88:	08006c4f 	.word	0x08006c4f
 8006b8c:	08006c4f 	.word	0x08006c4f
 8006b90:	08006c4f 	.word	0x08006c4f
 8006b94:	08006c4f 	.word	0x08006c4f
 8006b98:	08006c4f 	.word	0x08006c4f
 8006b9c:	08006c4f 	.word	0x08006c4f
 8006ba0:	08006c1b 	.word	0x08006c1b
 8006ba4:	08006c4f 	.word	0x08006c4f
 8006ba8:	08006c4f 	.word	0x08006c4f
 8006bac:	08006c4f 	.word	0x08006c4f
 8006bb0:	08006c4f 	.word	0x08006c4f
 8006bb4:	08006c4f 	.word	0x08006c4f
 8006bb8:	08006c4f 	.word	0x08006c4f
 8006bbc:	08006c4f 	.word	0x08006c4f
 8006bc0:	08006c4f 	.word	0x08006c4f
 8006bc4:	08006c4f 	.word	0x08006c4f
 8006bc8:	08006c4f 	.word	0x08006c4f
 8006bcc:	08006c4f 	.word	0x08006c4f
 8006bd0:	08006c4f 	.word	0x08006c4f
 8006bd4:	08006c4f 	.word	0x08006c4f
 8006bd8:	08006c4f 	.word	0x08006c4f
 8006bdc:	08006c4f 	.word	0x08006c4f
 8006be0:	08006c41 	.word	0x08006c41
 8006be4:	2b40      	cmp	r3, #64	; 0x40
 8006be6:	d02e      	beq.n	8006c46 <UART_SetConfig+0xa9e>
 8006be8:	e031      	b.n	8006c4e <UART_SetConfig+0xaa6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006bea:	f7fc fe7f 	bl	80038ec <HAL_RCC_GetPCLK1Freq>
 8006bee:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8006bf0:	e033      	b.n	8006c5a <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006bf2:	f7fc fe91 	bl	8003918 <HAL_RCC_GetPCLK2Freq>
 8006bf6:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8006bf8:	e02f      	b.n	8006c5a <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006bfa:	f107 0314 	add.w	r3, r7, #20
 8006bfe:	4618      	mov	r0, r3
 8006c00:	f7fe f9d4 	bl	8004fac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006c04:	69bb      	ldr	r3, [r7, #24]
 8006c06:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006c08:	e027      	b.n	8006c5a <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006c0a:	f107 0308 	add.w	r3, r7, #8
 8006c0e:	4618      	mov	r0, r3
 8006c10:	f7fe fb20 	bl	8005254 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006c18:	e01f      	b.n	8006c5a <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c1a:	4b6e      	ldr	r3, [pc, #440]	; (8006dd4 <UART_SetConfig+0xc2c>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f003 0320 	and.w	r3, r3, #32
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d009      	beq.n	8006c3a <UART_SetConfig+0xa92>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006c26:	4b6b      	ldr	r3, [pc, #428]	; (8006dd4 <UART_SetConfig+0xc2c>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	08db      	lsrs	r3, r3, #3
 8006c2c:	f003 0303 	and.w	r3, r3, #3
 8006c30:	4a69      	ldr	r2, [pc, #420]	; (8006dd8 <UART_SetConfig+0xc30>)
 8006c32:	fa22 f303 	lsr.w	r3, r2, r3
 8006c36:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006c38:	e00f      	b.n	8006c5a <UART_SetConfig+0xab2>
          pclk = (uint32_t) HSI_VALUE;
 8006c3a:	4b67      	ldr	r3, [pc, #412]	; (8006dd8 <UART_SetConfig+0xc30>)
 8006c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006c3e:	e00c      	b.n	8006c5a <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006c40:	4b66      	ldr	r3, [pc, #408]	; (8006ddc <UART_SetConfig+0xc34>)
 8006c42:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006c44:	e009      	b.n	8006c5a <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006c4c:	e005      	b.n	8006c5a <UART_SetConfig+0xab2>
      default:
        pclk = 0U;
 8006c4e:	2300      	movs	r3, #0
 8006c50:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006c52:	2301      	movs	r3, #1
 8006c54:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8006c58:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006c5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	f000 80ea 	beq.w	8006e36 <UART_SetConfig+0xc8e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c66:	4a5a      	ldr	r2, [pc, #360]	; (8006dd0 <UART_SetConfig+0xc28>)
 8006c68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c6c:	461a      	mov	r2, r3
 8006c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c70:	fbb3 f3f2 	udiv	r3, r3, r2
 8006c74:	005a      	lsls	r2, r3, #1
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	085b      	lsrs	r3, r3, #1
 8006c7c:	441a      	add	r2, r3
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	685b      	ldr	r3, [r3, #4]
 8006c82:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c86:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c8a:	2b0f      	cmp	r3, #15
 8006c8c:	d916      	bls.n	8006cbc <UART_SetConfig+0xb14>
 8006c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c94:	d212      	bcs.n	8006cbc <UART_SetConfig+0xb14>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c98:	b29b      	uxth	r3, r3
 8006c9a:	f023 030f 	bic.w	r3, r3, #15
 8006c9e:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ca2:	085b      	lsrs	r3, r3, #1
 8006ca4:	b29b      	uxth	r3, r3
 8006ca6:	f003 0307 	and.w	r3, r3, #7
 8006caa:	b29a      	uxth	r2, r3
 8006cac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8006cb8:	60da      	str	r2, [r3, #12]
 8006cba:	e0bc      	b.n	8006e36 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8006cc2:	e0b8      	b.n	8006e36 <UART_SetConfig+0xc8e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006cc4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006cc8:	2b20      	cmp	r3, #32
 8006cca:	dc4b      	bgt.n	8006d64 <UART_SetConfig+0xbbc>
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	f2c0 8087 	blt.w	8006de0 <UART_SetConfig+0xc38>
 8006cd2:	2b20      	cmp	r3, #32
 8006cd4:	f200 8084 	bhi.w	8006de0 <UART_SetConfig+0xc38>
 8006cd8:	a201      	add	r2, pc, #4	; (adr r2, 8006ce0 <UART_SetConfig+0xb38>)
 8006cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cde:	bf00      	nop
 8006ce0:	08006d6b 	.word	0x08006d6b
 8006ce4:	08006d73 	.word	0x08006d73
 8006ce8:	08006de1 	.word	0x08006de1
 8006cec:	08006de1 	.word	0x08006de1
 8006cf0:	08006d7b 	.word	0x08006d7b
 8006cf4:	08006de1 	.word	0x08006de1
 8006cf8:	08006de1 	.word	0x08006de1
 8006cfc:	08006de1 	.word	0x08006de1
 8006d00:	08006d8b 	.word	0x08006d8b
 8006d04:	08006de1 	.word	0x08006de1
 8006d08:	08006de1 	.word	0x08006de1
 8006d0c:	08006de1 	.word	0x08006de1
 8006d10:	08006de1 	.word	0x08006de1
 8006d14:	08006de1 	.word	0x08006de1
 8006d18:	08006de1 	.word	0x08006de1
 8006d1c:	08006de1 	.word	0x08006de1
 8006d20:	08006d9b 	.word	0x08006d9b
 8006d24:	08006de1 	.word	0x08006de1
 8006d28:	08006de1 	.word	0x08006de1
 8006d2c:	08006de1 	.word	0x08006de1
 8006d30:	08006de1 	.word	0x08006de1
 8006d34:	08006de1 	.word	0x08006de1
 8006d38:	08006de1 	.word	0x08006de1
 8006d3c:	08006de1 	.word	0x08006de1
 8006d40:	08006de1 	.word	0x08006de1
 8006d44:	08006de1 	.word	0x08006de1
 8006d48:	08006de1 	.word	0x08006de1
 8006d4c:	08006de1 	.word	0x08006de1
 8006d50:	08006de1 	.word	0x08006de1
 8006d54:	08006de1 	.word	0x08006de1
 8006d58:	08006de1 	.word	0x08006de1
 8006d5c:	08006de1 	.word	0x08006de1
 8006d60:	08006dc1 	.word	0x08006dc1
 8006d64:	2b40      	cmp	r3, #64	; 0x40
 8006d66:	d02e      	beq.n	8006dc6 <UART_SetConfig+0xc1e>
 8006d68:	e03a      	b.n	8006de0 <UART_SetConfig+0xc38>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d6a:	f7fc fdbf 	bl	80038ec <HAL_RCC_GetPCLK1Freq>
 8006d6e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8006d70:	e03c      	b.n	8006dec <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006d72:	f7fc fdd1 	bl	8003918 <HAL_RCC_GetPCLK2Freq>
 8006d76:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8006d78:	e038      	b.n	8006dec <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d7a:	f107 0314 	add.w	r3, r7, #20
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f7fe f914 	bl	8004fac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006d84:	69bb      	ldr	r3, [r7, #24]
 8006d86:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006d88:	e030      	b.n	8006dec <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006d8a:	f107 0308 	add.w	r3, r7, #8
 8006d8e:	4618      	mov	r0, r3
 8006d90:	f7fe fa60 	bl	8005254 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006d98:	e028      	b.n	8006dec <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006d9a:	4b0e      	ldr	r3, [pc, #56]	; (8006dd4 <UART_SetConfig+0xc2c>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f003 0320 	and.w	r3, r3, #32
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d009      	beq.n	8006dba <UART_SetConfig+0xc12>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006da6:	4b0b      	ldr	r3, [pc, #44]	; (8006dd4 <UART_SetConfig+0xc2c>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	08db      	lsrs	r3, r3, #3
 8006dac:	f003 0303 	and.w	r3, r3, #3
 8006db0:	4a09      	ldr	r2, [pc, #36]	; (8006dd8 <UART_SetConfig+0xc30>)
 8006db2:	fa22 f303 	lsr.w	r3, r2, r3
 8006db6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006db8:	e018      	b.n	8006dec <UART_SetConfig+0xc44>
          pclk = (uint32_t) HSI_VALUE;
 8006dba:	4b07      	ldr	r3, [pc, #28]	; (8006dd8 <UART_SetConfig+0xc30>)
 8006dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006dbe:	e015      	b.n	8006dec <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006dc0:	4b06      	ldr	r3, [pc, #24]	; (8006ddc <UART_SetConfig+0xc34>)
 8006dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006dc4:	e012      	b.n	8006dec <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006dc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006dca:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006dcc:	e00e      	b.n	8006dec <UART_SetConfig+0xc44>
 8006dce:	bf00      	nop
 8006dd0:	08009f18 	.word	0x08009f18
 8006dd4:	58024400 	.word	0x58024400
 8006dd8:	03d09000 	.word	0x03d09000
 8006ddc:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 8006de0:	2300      	movs	r3, #0
 8006de2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006de4:	2301      	movs	r3, #1
 8006de6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8006dea:	bf00      	nop
    }

    if (pclk != 0U)
 8006dec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d021      	beq.n	8006e36 <UART_SetConfig+0xc8e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006df6:	4a1a      	ldr	r2, [pc, #104]	; (8006e60 <UART_SetConfig+0xcb8>)
 8006df8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006dfc:	461a      	mov	r2, r3
 8006dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e00:	fbb3 f2f2 	udiv	r2, r3, r2
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	685b      	ldr	r3, [r3, #4]
 8006e08:	085b      	lsrs	r3, r3, #1
 8006e0a:	441a      	add	r2, r3
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e14:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e18:	2b0f      	cmp	r3, #15
 8006e1a:	d909      	bls.n	8006e30 <UART_SetConfig+0xc88>
 8006e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e22:	d205      	bcs.n	8006e30 <UART_SetConfig+0xc88>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e26:	b29a      	uxth	r2, r3
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	60da      	str	r2, [r3, #12]
 8006e2e:	e002      	b.n	8006e36 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 8006e30:	2301      	movs	r3, #1
 8006e32:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2201      	movs	r2, #1
 8006e3a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2201      	movs	r2, #1
 8006e42:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8006e52:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	3738      	adds	r7, #56	; 0x38
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bdb0      	pop	{r4, r5, r7, pc}
 8006e5e:	bf00      	nop
 8006e60:	08009f18 	.word	0x08009f18

08006e64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b083      	sub	sp, #12
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e70:	f003 0301 	and.w	r3, r3, #1
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d00a      	beq.n	8006e8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	430a      	orrs	r2, r1
 8006e8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e92:	f003 0302 	and.w	r3, r3, #2
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d00a      	beq.n	8006eb0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	685b      	ldr	r3, [r3, #4]
 8006ea0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	430a      	orrs	r2, r1
 8006eae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006eb4:	f003 0304 	and.w	r3, r3, #4
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d00a      	beq.n	8006ed2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	685b      	ldr	r3, [r3, #4]
 8006ec2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	430a      	orrs	r2, r1
 8006ed0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ed6:	f003 0308 	and.w	r3, r3, #8
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d00a      	beq.n	8006ef4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	430a      	orrs	r2, r1
 8006ef2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ef8:	f003 0310 	and.w	r3, r3, #16
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d00a      	beq.n	8006f16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	689b      	ldr	r3, [r3, #8]
 8006f06:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	430a      	orrs	r2, r1
 8006f14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f1a:	f003 0320 	and.w	r3, r3, #32
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d00a      	beq.n	8006f38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	689b      	ldr	r3, [r3, #8]
 8006f28:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	430a      	orrs	r2, r1
 8006f36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d01a      	beq.n	8006f7a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	430a      	orrs	r2, r1
 8006f58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f5e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f62:	d10a      	bne.n	8006f7a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	685b      	ldr	r3, [r3, #4]
 8006f6a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	430a      	orrs	r2, r1
 8006f78:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d00a      	beq.n	8006f9c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	685b      	ldr	r3, [r3, #4]
 8006f8c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	430a      	orrs	r2, r1
 8006f9a:	605a      	str	r2, [r3, #4]
  }
}
 8006f9c:	bf00      	nop
 8006f9e:	370c      	adds	r7, #12
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa6:	4770      	bx	lr

08006fa8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b086      	sub	sp, #24
 8006fac:	af02      	add	r7, sp, #8
 8006fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006fb8:	f7f9 fbac 	bl	8000714 <HAL_GetTick>
 8006fbc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f003 0308 	and.w	r3, r3, #8
 8006fc8:	2b08      	cmp	r3, #8
 8006fca:	d10e      	bne.n	8006fea <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006fcc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006fd0:	9300      	str	r3, [sp, #0]
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f000 f82f 	bl	800703e <UART_WaitOnFlagUntilTimeout>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d001      	beq.n	8006fea <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006fe6:	2303      	movs	r3, #3
 8006fe8:	e025      	b.n	8007036 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f003 0304 	and.w	r3, r3, #4
 8006ff4:	2b04      	cmp	r3, #4
 8006ff6:	d10e      	bne.n	8007016 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ff8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006ffc:	9300      	str	r3, [sp, #0]
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	2200      	movs	r2, #0
 8007002:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f000 f819 	bl	800703e <UART_WaitOnFlagUntilTimeout>
 800700c:	4603      	mov	r3, r0
 800700e:	2b00      	cmp	r3, #0
 8007010:	d001      	beq.n	8007016 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007012:	2303      	movs	r3, #3
 8007014:	e00f      	b.n	8007036 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2220      	movs	r2, #32
 800701a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2220      	movs	r2, #32
 8007022:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2200      	movs	r2, #0
 800702a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2200      	movs	r2, #0
 8007030:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007034:	2300      	movs	r3, #0
}
 8007036:	4618      	mov	r0, r3
 8007038:	3710      	adds	r7, #16
 800703a:	46bd      	mov	sp, r7
 800703c:	bd80      	pop	{r7, pc}

0800703e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800703e:	b580      	push	{r7, lr}
 8007040:	b09c      	sub	sp, #112	; 0x70
 8007042:	af00      	add	r7, sp, #0
 8007044:	60f8      	str	r0, [r7, #12]
 8007046:	60b9      	str	r1, [r7, #8]
 8007048:	603b      	str	r3, [r7, #0]
 800704a:	4613      	mov	r3, r2
 800704c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800704e:	e0a9      	b.n	80071a4 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007050:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007052:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007056:	f000 80a5 	beq.w	80071a4 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800705a:	f7f9 fb5b 	bl	8000714 <HAL_GetTick>
 800705e:	4602      	mov	r2, r0
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	1ad3      	subs	r3, r2, r3
 8007064:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007066:	429a      	cmp	r2, r3
 8007068:	d302      	bcc.n	8007070 <UART_WaitOnFlagUntilTimeout+0x32>
 800706a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800706c:	2b00      	cmp	r3, #0
 800706e:	d140      	bne.n	80070f2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007076:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007078:	e853 3f00 	ldrex	r3, [r3]
 800707c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800707e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007080:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007084:	667b      	str	r3, [r7, #100]	; 0x64
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	461a      	mov	r2, r3
 800708c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800708e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007090:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007092:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007094:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007096:	e841 2300 	strex	r3, r2, [r1]
 800709a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800709c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d1e6      	bne.n	8007070 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	3308      	adds	r3, #8
 80070a8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070ac:	e853 3f00 	ldrex	r3, [r3]
 80070b0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80070b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070b4:	f023 0301 	bic.w	r3, r3, #1
 80070b8:	663b      	str	r3, [r7, #96]	; 0x60
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	3308      	adds	r3, #8
 80070c0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80070c2:	64ba      	str	r2, [r7, #72]	; 0x48
 80070c4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070c6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80070c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80070ca:	e841 2300 	strex	r3, r2, [r1]
 80070ce:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80070d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d1e5      	bne.n	80070a2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	2220      	movs	r2, #32
 80070da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	2220      	movs	r2, #32
 80070e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2200      	movs	r2, #0
 80070ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80070ee:	2303      	movs	r3, #3
 80070f0:	e069      	b.n	80071c6 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f003 0304 	and.w	r3, r3, #4
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d051      	beq.n	80071a4 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	69db      	ldr	r3, [r3, #28]
 8007106:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800710a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800710e:	d149      	bne.n	80071a4 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007118:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007122:	e853 3f00 	ldrex	r3, [r3]
 8007126:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800712a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800712e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	461a      	mov	r2, r3
 8007136:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007138:	637b      	str	r3, [r7, #52]	; 0x34
 800713a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800713c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800713e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007140:	e841 2300 	strex	r3, r2, [r1]
 8007144:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007146:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007148:	2b00      	cmp	r3, #0
 800714a:	d1e6      	bne.n	800711a <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	3308      	adds	r3, #8
 8007152:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	e853 3f00 	ldrex	r3, [r3]
 800715a:	613b      	str	r3, [r7, #16]
   return(result);
 800715c:	693b      	ldr	r3, [r7, #16]
 800715e:	f023 0301 	bic.w	r3, r3, #1
 8007162:	66bb      	str	r3, [r7, #104]	; 0x68
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	3308      	adds	r3, #8
 800716a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800716c:	623a      	str	r2, [r7, #32]
 800716e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007170:	69f9      	ldr	r1, [r7, #28]
 8007172:	6a3a      	ldr	r2, [r7, #32]
 8007174:	e841 2300 	strex	r3, r2, [r1]
 8007178:	61bb      	str	r3, [r7, #24]
   return(result);
 800717a:	69bb      	ldr	r3, [r7, #24]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d1e5      	bne.n	800714c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	2220      	movs	r2, #32
 8007184:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	2220      	movs	r2, #32
 800718c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	2220      	movs	r2, #32
 8007194:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2200      	movs	r2, #0
 800719c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80071a0:	2303      	movs	r3, #3
 80071a2:	e010      	b.n	80071c6 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	69da      	ldr	r2, [r3, #28]
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	4013      	ands	r3, r2
 80071ae:	68ba      	ldr	r2, [r7, #8]
 80071b0:	429a      	cmp	r2, r3
 80071b2:	bf0c      	ite	eq
 80071b4:	2301      	moveq	r3, #1
 80071b6:	2300      	movne	r3, #0
 80071b8:	b2db      	uxtb	r3, r3
 80071ba:	461a      	mov	r2, r3
 80071bc:	79fb      	ldrb	r3, [r7, #7]
 80071be:	429a      	cmp	r2, r3
 80071c0:	f43f af46 	beq.w	8007050 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80071c4:	2300      	movs	r3, #0
}
 80071c6:	4618      	mov	r0, r3
 80071c8:	3770      	adds	r7, #112	; 0x70
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd80      	pop	{r7, pc}

080071ce <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80071ce:	b480      	push	{r7}
 80071d0:	b085      	sub	sp, #20
 80071d2:	af00      	add	r7, sp, #0
 80071d4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80071dc:	2b01      	cmp	r3, #1
 80071de:	d101      	bne.n	80071e4 <HAL_UARTEx_DisableFifoMode+0x16>
 80071e0:	2302      	movs	r3, #2
 80071e2:	e027      	b.n	8007234 <HAL_UARTEx_DisableFifoMode+0x66>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2201      	movs	r2, #1
 80071e8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2224      	movs	r2, #36	; 0x24
 80071f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	681a      	ldr	r2, [r3, #0]
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f022 0201 	bic.w	r2, r2, #1
 800720a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007212:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2200      	movs	r2, #0
 8007218:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	68fa      	ldr	r2, [r7, #12]
 8007220:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2220      	movs	r2, #32
 8007226:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2200      	movs	r2, #0
 800722e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007232:	2300      	movs	r3, #0
}
 8007234:	4618      	mov	r0, r3
 8007236:	3714      	adds	r7, #20
 8007238:	46bd      	mov	sp, r7
 800723a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723e:	4770      	bx	lr

08007240 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b084      	sub	sp, #16
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
 8007248:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007250:	2b01      	cmp	r3, #1
 8007252:	d101      	bne.n	8007258 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007254:	2302      	movs	r3, #2
 8007256:	e02d      	b.n	80072b4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2201      	movs	r2, #1
 800725c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2224      	movs	r2, #36	; 0x24
 8007264:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	681a      	ldr	r2, [r3, #0]
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f022 0201 	bic.w	r2, r2, #1
 800727e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	689b      	ldr	r3, [r3, #8]
 8007286:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	683a      	ldr	r2, [r7, #0]
 8007290:	430a      	orrs	r2, r1
 8007292:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007294:	6878      	ldr	r0, [r7, #4]
 8007296:	f000 f84f 	bl	8007338 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	68fa      	ldr	r2, [r7, #12]
 80072a0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2220      	movs	r2, #32
 80072a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2200      	movs	r2, #0
 80072ae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80072b2:	2300      	movs	r3, #0
}
 80072b4:	4618      	mov	r0, r3
 80072b6:	3710      	adds	r7, #16
 80072b8:	46bd      	mov	sp, r7
 80072ba:	bd80      	pop	{r7, pc}

080072bc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b084      	sub	sp, #16
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
 80072c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80072cc:	2b01      	cmp	r3, #1
 80072ce:	d101      	bne.n	80072d4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80072d0:	2302      	movs	r3, #2
 80072d2:	e02d      	b.n	8007330 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2201      	movs	r2, #1
 80072d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2224      	movs	r2, #36	; 0x24
 80072e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	681a      	ldr	r2, [r3, #0]
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f022 0201 	bic.w	r2, r2, #1
 80072fa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	689b      	ldr	r3, [r3, #8]
 8007302:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	683a      	ldr	r2, [r7, #0]
 800730c:	430a      	orrs	r2, r1
 800730e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	f000 f811 	bl	8007338 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	68fa      	ldr	r2, [r7, #12]
 800731c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2220      	movs	r2, #32
 8007322:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2200      	movs	r2, #0
 800732a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800732e:	2300      	movs	r3, #0
}
 8007330:	4618      	mov	r0, r3
 8007332:	3710      	adds	r7, #16
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}

08007338 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007338:	b480      	push	{r7}
 800733a:	b085      	sub	sp, #20
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007344:	2b00      	cmp	r3, #0
 8007346:	d108      	bne.n	800735a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2201      	movs	r2, #1
 800734c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2201      	movs	r2, #1
 8007354:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007358:	e031      	b.n	80073be <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800735a:	2310      	movs	r3, #16
 800735c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800735e:	2310      	movs	r3, #16
 8007360:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	689b      	ldr	r3, [r3, #8]
 8007368:	0e5b      	lsrs	r3, r3, #25
 800736a:	b2db      	uxtb	r3, r3
 800736c:	f003 0307 	and.w	r3, r3, #7
 8007370:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	689b      	ldr	r3, [r3, #8]
 8007378:	0f5b      	lsrs	r3, r3, #29
 800737a:	b2db      	uxtb	r3, r3
 800737c:	f003 0307 	and.w	r3, r3, #7
 8007380:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007382:	7bbb      	ldrb	r3, [r7, #14]
 8007384:	7b3a      	ldrb	r2, [r7, #12]
 8007386:	4911      	ldr	r1, [pc, #68]	; (80073cc <UARTEx_SetNbDataToProcess+0x94>)
 8007388:	5c8a      	ldrb	r2, [r1, r2]
 800738a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800738e:	7b3a      	ldrb	r2, [r7, #12]
 8007390:	490f      	ldr	r1, [pc, #60]	; (80073d0 <UARTEx_SetNbDataToProcess+0x98>)
 8007392:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007394:	fb93 f3f2 	sdiv	r3, r3, r2
 8007398:	b29a      	uxth	r2, r3
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80073a0:	7bfb      	ldrb	r3, [r7, #15]
 80073a2:	7b7a      	ldrb	r2, [r7, #13]
 80073a4:	4909      	ldr	r1, [pc, #36]	; (80073cc <UARTEx_SetNbDataToProcess+0x94>)
 80073a6:	5c8a      	ldrb	r2, [r1, r2]
 80073a8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80073ac:	7b7a      	ldrb	r2, [r7, #13]
 80073ae:	4908      	ldr	r1, [pc, #32]	; (80073d0 <UARTEx_SetNbDataToProcess+0x98>)
 80073b0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80073b2:	fb93 f3f2 	sdiv	r3, r3, r2
 80073b6:	b29a      	uxth	r2, r3
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80073be:	bf00      	nop
 80073c0:	3714      	adds	r7, #20
 80073c2:	46bd      	mov	sp, r7
 80073c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c8:	4770      	bx	lr
 80073ca:	bf00      	nop
 80073cc:	08009f30 	.word	0x08009f30
 80073d0:	08009f38 	.word	0x08009f38

080073d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b088      	sub	sp, #32
 80073d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80073da:	f7f9 f915 	bl	8000608 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80073de:	f000 f835 	bl	800744c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80073e2:	f000 f9ef 	bl	80077c4 <MX_GPIO_Init>
  MX_BDMA_Init();
 80073e6:	f000 f975 	bl	80076d4 <MX_BDMA_Init>
  MX_SAI4_Init();
 80073ea:	f000 f8c7 	bl	800757c <MX_SAI4_Init>
  MX_CRC_Init();
 80073ee:	f000 f89b 	bl	8007528 <MX_CRC_Init>
  MX_USART3_UART_Init();
 80073f2:	f000 f923 	bl	800763c <MX_USART3_UART_Init>
  MX_DMA_Init();
 80073f6:	f000 f995 	bl	8007724 <MX_DMA_Init>
  MX_PDM2PCM_Init();
 80073fa:	f000 fa31 	bl	8007860 <MX_PDM2PCM_Init>
  /* USER CODE BEGIN 2 */

  /* Infinite loop */
  uint16_t pdm_buffer[8] = {0};
 80073fe:	f107 0310 	add.w	r3, r7, #16
 8007402:	2200      	movs	r2, #0
 8007404:	601a      	str	r2, [r3, #0]
 8007406:	605a      	str	r2, [r3, #4]
 8007408:	609a      	str	r2, [r3, #8]
 800740a:	60da      	str	r2, [r3, #12]
  uint16_t pcm_buffer[8] = {0};
 800740c:	463b      	mov	r3, r7
 800740e:	2200      	movs	r2, #0
 8007410:	601a      	str	r2, [r3, #0]
 8007412:	605a      	str	r2, [r3, #4]
 8007414:	609a      	str	r2, [r3, #8]
 8007416:	60da      	str	r2, [r3, #12]

  /* INITIALIZE */
  HAL_SAI_MspInit(&hsai_BlockA4);
 8007418:	480a      	ldr	r0, [pc, #40]	; (8007444 <main+0x70>)
 800741a:	f000 faed 	bl	80079f8 <HAL_SAI_MspInit>
  HAL_SAI_Init(&hsai_BlockA4);
 800741e:	4809      	ldr	r0, [pc, #36]	; (8007444 <main+0x70>)
 8007420:	f7fe fb22 	bl	8005a68 <HAL_SAI_Init>

  // polling mode - SIZE = # BYTES
  HAL_SAI_Receive(&hsai_BlockA4, pdm_buffer, 8, 1000);
 8007424:	f107 0110 	add.w	r1, r7, #16
 8007428:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800742c:	2208      	movs	r2, #8
 800742e:	4805      	ldr	r0, [pc, #20]	; (8007444 <main+0x70>)
 8007430:	f7fe fd2e 	bl	8005e90 <HAL_SAI_Receive>

  // dma mode
  //HAL_SAI_Receive_DMA(&hsai_BlockA4, pdm_buffer, 8);
  PDM_Filter(pdm_buffer, pcm_buffer, &PDM1_filter_handler);
 8007434:	4639      	mov	r1, r7
 8007436:	f107 0310 	add.w	r3, r7, #16
 800743a:	4a03      	ldr	r2, [pc, #12]	; (8007448 <main+0x74>)
 800743c:	4618      	mov	r0, r3
 800743e:	f002 fb2d 	bl	8009a9c <PDM_Filter>
  /* USER CODE BEGIN WHILE */

  while (1)
 8007442:	e7fe      	b.n	8007442 <main+0x6e>
 8007444:	240005c8 	.word	0x240005c8
 8007448:	240006e0 	.word	0x240006e0

0800744c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800744c:	b580      	push	{r7, lr}
 800744e:	b09c      	sub	sp, #112	; 0x70
 8007450:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007452:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007456:	224c      	movs	r2, #76	; 0x4c
 8007458:	2100      	movs	r1, #0
 800745a:	4618      	mov	r0, r3
 800745c:	f002 fb62 	bl	8009b24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007460:	1d3b      	adds	r3, r7, #4
 8007462:	2220      	movs	r2, #32
 8007464:	2100      	movs	r1, #0
 8007466:	4618      	mov	r0, r3
 8007468:	f002 fb5c 	bl	8009b24 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800746c:	2004      	movs	r0, #4
 800746e:	f7fb fad7 	bl	8002a20 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007472:	2300      	movs	r3, #0
 8007474:	603b      	str	r3, [r7, #0]
 8007476:	4b2b      	ldr	r3, [pc, #172]	; (8007524 <SystemClock_Config+0xd8>)
 8007478:	699b      	ldr	r3, [r3, #24]
 800747a:	4a2a      	ldr	r2, [pc, #168]	; (8007524 <SystemClock_Config+0xd8>)
 800747c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007480:	6193      	str	r3, [r2, #24]
 8007482:	4b28      	ldr	r3, [pc, #160]	; (8007524 <SystemClock_Config+0xd8>)
 8007484:	699b      	ldr	r3, [r3, #24]
 8007486:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800748a:	603b      	str	r3, [r7, #0]
 800748c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800748e:	bf00      	nop
 8007490:	4b24      	ldr	r3, [pc, #144]	; (8007524 <SystemClock_Config+0xd8>)
 8007492:	699b      	ldr	r3, [r3, #24]
 8007494:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007498:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800749c:	d1f8      	bne.n	8007490 <SystemClock_Config+0x44>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800749e:	2302      	movs	r3, #2
 80074a0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80074a2:	2301      	movs	r3, #1
 80074a4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80074a6:	2340      	movs	r3, #64	; 0x40
 80074a8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80074aa:	2302      	movs	r3, #2
 80074ac:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80074ae:	2300      	movs	r3, #0
 80074b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80074b2:	2304      	movs	r3, #4
 80074b4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 80074b6:	2318      	movs	r3, #24
 80074b8:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80074ba:	2301      	movs	r3, #1
 80074bc:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 125;
 80074be:	237d      	movs	r3, #125	; 0x7d
 80074c0:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80074c2:	2302      	movs	r3, #2
 80074c4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80074c6:	230c      	movs	r3, #12
 80074c8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80074ca:	2300      	movs	r3, #0
 80074cc:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80074ce:	2300      	movs	r3, #0
 80074d0:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80074d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80074d6:	4618      	mov	r0, r3
 80074d8:	f7fb fafc 	bl	8002ad4 <HAL_RCC_OscConfig>
 80074dc:	4603      	mov	r3, r0
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d001      	beq.n	80074e6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80074e2:	f000 f9b7 	bl	8007854 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80074e6:	233f      	movs	r3, #63	; 0x3f
 80074e8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80074ea:	2303      	movs	r3, #3
 80074ec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80074ee:	2300      	movs	r3, #0
 80074f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80074f2:	2308      	movs	r3, #8
 80074f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80074f6:	2340      	movs	r3, #64	; 0x40
 80074f8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80074fa:	2340      	movs	r3, #64	; 0x40
 80074fc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80074fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007502:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8007504:	2340      	movs	r3, #64	; 0x40
 8007506:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8007508:	1d3b      	adds	r3, r7, #4
 800750a:	2102      	movs	r1, #2
 800750c:	4618      	mov	r0, r3
 800750e:	f7fb fe8d 	bl	800322c <HAL_RCC_ClockConfig>
 8007512:	4603      	mov	r3, r0
 8007514:	2b00      	cmp	r3, #0
 8007516:	d001      	beq.n	800751c <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8007518:	f000 f99c 	bl	8007854 <Error_Handler>
  }
}
 800751c:	bf00      	nop
 800751e:	3770      	adds	r7, #112	; 0x70
 8007520:	46bd      	mov	sp, r7
 8007522:	bd80      	pop	{r7, pc}
 8007524:	58024800 	.word	0x58024800

08007528 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800752c:	4b11      	ldr	r3, [pc, #68]	; (8007574 <MX_CRC_Init+0x4c>)
 800752e:	4a12      	ldr	r2, [pc, #72]	; (8007578 <MX_CRC_Init+0x50>)
 8007530:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8007532:	4b10      	ldr	r3, [pc, #64]	; (8007574 <MX_CRC_Init+0x4c>)
 8007534:	2200      	movs	r2, #0
 8007536:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8007538:	4b0e      	ldr	r3, [pc, #56]	; (8007574 <MX_CRC_Init+0x4c>)
 800753a:	2200      	movs	r2, #0
 800753c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800753e:	4b0d      	ldr	r3, [pc, #52]	; (8007574 <MX_CRC_Init+0x4c>)
 8007540:	2200      	movs	r2, #0
 8007542:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8007544:	4b0b      	ldr	r3, [pc, #44]	; (8007574 <MX_CRC_Init+0x4c>)
 8007546:	2200      	movs	r2, #0
 8007548:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800754a:	4b0a      	ldr	r3, [pc, #40]	; (8007574 <MX_CRC_Init+0x4c>)
 800754c:	2201      	movs	r2, #1
 800754e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8007550:	4808      	ldr	r0, [pc, #32]	; (8007574 <MX_CRC_Init+0x4c>)
 8007552:	f7f9 f9fb 	bl	800094c <HAL_CRC_Init>
 8007556:	4603      	mov	r3, r0
 8007558:	2b00      	cmp	r3, #0
 800755a:	d001      	beq.n	8007560 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 800755c:	f000 f97a 	bl	8007854 <Error_Handler>
  }
  __HAL_CRC_DR_RESET(&hcrc);
 8007560:	4b04      	ldr	r3, [pc, #16]	; (8007574 <MX_CRC_Init+0x4c>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	689a      	ldr	r2, [r3, #8]
 8007566:	4b03      	ldr	r3, [pc, #12]	; (8007574 <MX_CRC_Init+0x4c>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f042 0201 	orr.w	r2, r2, #1
 800756e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8007570:	bf00      	nop
 8007572:	bd80      	pop	{r7, pc}
 8007574:	240005a4 	.word	0x240005a4
 8007578:	58024c00 	.word	0x58024c00

0800757c <MX_SAI4_Init>:
  * @brief SAI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI4_Init(void)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	af00      	add	r7, sp, #0
  /* USER CODE END SAI4_Init 0 */

  /* USER CODE BEGIN SAI4_Init 1 */

  /* USER CODE END SAI4_Init 1 */
  hsai_BlockA4.Instance = SAI4_Block_A;
 8007580:	4b2c      	ldr	r3, [pc, #176]	; (8007634 <MX_SAI4_Init+0xb8>)
 8007582:	4a2d      	ldr	r2, [pc, #180]	; (8007638 <MX_SAI4_Init+0xbc>)
 8007584:	601a      	str	r2, [r3, #0]
  hsai_BlockA4.Init.Protocol = SAI_FREE_PROTOCOL;
 8007586:	4b2b      	ldr	r3, [pc, #172]	; (8007634 <MX_SAI4_Init+0xb8>)
 8007588:	2200      	movs	r2, #0
 800758a:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA4.Init.AudioMode = SAI_MODEMASTER_RX;
 800758c:	4b29      	ldr	r3, [pc, #164]	; (8007634 <MX_SAI4_Init+0xb8>)
 800758e:	2201      	movs	r2, #1
 8007590:	605a      	str	r2, [r3, #4]
  hsai_BlockA4.Init.DataSize = SAI_DATASIZE_16;
 8007592:	4b28      	ldr	r3, [pc, #160]	; (8007634 <MX_SAI4_Init+0xb8>)
 8007594:	2280      	movs	r2, #128	; 0x80
 8007596:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA4.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8007598:	4b26      	ldr	r3, [pc, #152]	; (8007634 <MX_SAI4_Init+0xb8>)
 800759a:	2200      	movs	r2, #0
 800759c:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA4.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800759e:	4b25      	ldr	r3, [pc, #148]	; (8007634 <MX_SAI4_Init+0xb8>)
 80075a0:	2200      	movs	r2, #0
 80075a2:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA4.Init.Synchro = SAI_ASYNCHRONOUS;
 80075a4:	4b23      	ldr	r3, [pc, #140]	; (8007634 <MX_SAI4_Init+0xb8>)
 80075a6:	2200      	movs	r2, #0
 80075a8:	609a      	str	r2, [r3, #8]
  hsai_BlockA4.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80075aa:	4b22      	ldr	r3, [pc, #136]	; (8007634 <MX_SAI4_Init+0xb8>)
 80075ac:	2200      	movs	r2, #0
 80075ae:	615a      	str	r2, [r3, #20]
  hsai_BlockA4.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80075b0:	4b20      	ldr	r3, [pc, #128]	; (8007634 <MX_SAI4_Init+0xb8>)
 80075b2:	2200      	movs	r2, #0
 80075b4:	619a      	str	r2, [r3, #24]
  hsai_BlockA4.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80075b6:	4b1f      	ldr	r3, [pc, #124]	; (8007634 <MX_SAI4_Init+0xb8>)
 80075b8:	2200      	movs	r2, #0
 80075ba:	61da      	str	r2, [r3, #28]
  hsai_BlockA4.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 80075bc:	4b1d      	ldr	r3, [pc, #116]	; (8007634 <MX_SAI4_Init+0xb8>)
 80075be:	f64b 3280 	movw	r2, #48000	; 0xbb80
 80075c2:	621a      	str	r2, [r3, #32]
  hsai_BlockA4.Init.MonoStereoMode = SAI_STEREOMODE;
 80075c4:	4b1b      	ldr	r3, [pc, #108]	; (8007634 <MX_SAI4_Init+0xb8>)
 80075c6:	2200      	movs	r2, #0
 80075c8:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA4.Init.CompandingMode = SAI_NOCOMPANDING;
 80075ca:	4b1a      	ldr	r3, [pc, #104]	; (8007634 <MX_SAI4_Init+0xb8>)
 80075cc:	2200      	movs	r2, #0
 80075ce:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA4.Init.PdmInit.Activation = ENABLE;
 80075d0:	4b18      	ldr	r3, [pc, #96]	; (8007634 <MX_SAI4_Init+0xb8>)
 80075d2:	2201      	movs	r2, #1
 80075d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hsai_BlockA4.Init.PdmInit.MicPairsNbr = 2;
 80075d8:	4b16      	ldr	r3, [pc, #88]	; (8007634 <MX_SAI4_Init+0xb8>)
 80075da:	2202      	movs	r2, #2
 80075dc:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA4.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK2_ENABLE;
 80075de:	4b15      	ldr	r3, [pc, #84]	; (8007634 <MX_SAI4_Init+0xb8>)
 80075e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80075e4:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA4.FrameInit.FrameLength = 16;
 80075e6:	4b13      	ldr	r3, [pc, #76]	; (8007634 <MX_SAI4_Init+0xb8>)
 80075e8:	2210      	movs	r2, #16
 80075ea:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA4.FrameInit.ActiveFrameLength = 1;
 80075ec:	4b11      	ldr	r3, [pc, #68]	; (8007634 <MX_SAI4_Init+0xb8>)
 80075ee:	2201      	movs	r2, #1
 80075f0:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA4.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80075f2:	4b10      	ldr	r3, [pc, #64]	; (8007634 <MX_SAI4_Init+0xb8>)
 80075f4:	2200      	movs	r2, #0
 80075f6:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA4.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80075f8:	4b0e      	ldr	r3, [pc, #56]	; (8007634 <MX_SAI4_Init+0xb8>)
 80075fa:	2200      	movs	r2, #0
 80075fc:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockA4.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80075fe:	4b0d      	ldr	r3, [pc, #52]	; (8007634 <MX_SAI4_Init+0xb8>)
 8007600:	2200      	movs	r2, #0
 8007602:	665a      	str	r2, [r3, #100]	; 0x64
  hsai_BlockA4.SlotInit.FirstBitOffset = 0;
 8007604:	4b0b      	ldr	r3, [pc, #44]	; (8007634 <MX_SAI4_Init+0xb8>)
 8007606:	2200      	movs	r2, #0
 8007608:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockA4.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800760a:	4b0a      	ldr	r3, [pc, #40]	; (8007634 <MX_SAI4_Init+0xb8>)
 800760c:	2200      	movs	r2, #0
 800760e:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockA4.SlotInit.SlotNumber = 1;
 8007610:	4b08      	ldr	r3, [pc, #32]	; (8007634 <MX_SAI4_Init+0xb8>)
 8007612:	2201      	movs	r2, #1
 8007614:	671a      	str	r2, [r3, #112]	; 0x70
  hsai_BlockA4.SlotInit.SlotActive = 0x0000FFFF;
 8007616:	4b07      	ldr	r3, [pc, #28]	; (8007634 <MX_SAI4_Init+0xb8>)
 8007618:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800761c:	675a      	str	r2, [r3, #116]	; 0x74
  if (HAL_SAI_Init(&hsai_BlockA4) != HAL_OK)
 800761e:	4805      	ldr	r0, [pc, #20]	; (8007634 <MX_SAI4_Init+0xb8>)
 8007620:	f7fe fa22 	bl	8005a68 <HAL_SAI_Init>
 8007624:	4603      	mov	r3, r0
 8007626:	2b00      	cmp	r3, #0
 8007628:	d001      	beq.n	800762e <MX_SAI4_Init+0xb2>
  {
    Error_Handler();
 800762a:	f000 f913 	bl	8007854 <Error_Handler>
  }
  /* USER CODE BEGIN SAI4_Init 2 */

  /* USER CODE END SAI4_Init 2 */

}
 800762e:	bf00      	nop
 8007630:	bd80      	pop	{r7, pc}
 8007632:	bf00      	nop
 8007634:	240005c8 	.word	0x240005c8
 8007638:	58005404 	.word	0x58005404

0800763c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8007640:	4b22      	ldr	r3, [pc, #136]	; (80076cc <MX_USART3_UART_Init+0x90>)
 8007642:	4a23      	ldr	r2, [pc, #140]	; (80076d0 <MX_USART3_UART_Init+0x94>)
 8007644:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8007646:	4b21      	ldr	r3, [pc, #132]	; (80076cc <MX_USART3_UART_Init+0x90>)
 8007648:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800764c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800764e:	4b1f      	ldr	r3, [pc, #124]	; (80076cc <MX_USART3_UART_Init+0x90>)
 8007650:	2200      	movs	r2, #0
 8007652:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8007654:	4b1d      	ldr	r3, [pc, #116]	; (80076cc <MX_USART3_UART_Init+0x90>)
 8007656:	2200      	movs	r2, #0
 8007658:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800765a:	4b1c      	ldr	r3, [pc, #112]	; (80076cc <MX_USART3_UART_Init+0x90>)
 800765c:	2200      	movs	r2, #0
 800765e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8007660:	4b1a      	ldr	r3, [pc, #104]	; (80076cc <MX_USART3_UART_Init+0x90>)
 8007662:	220c      	movs	r2, #12
 8007664:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007666:	4b19      	ldr	r3, [pc, #100]	; (80076cc <MX_USART3_UART_Init+0x90>)
 8007668:	2200      	movs	r2, #0
 800766a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800766c:	4b17      	ldr	r3, [pc, #92]	; (80076cc <MX_USART3_UART_Init+0x90>)
 800766e:	2200      	movs	r2, #0
 8007670:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007672:	4b16      	ldr	r3, [pc, #88]	; (80076cc <MX_USART3_UART_Init+0x90>)
 8007674:	2200      	movs	r2, #0
 8007676:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8007678:	4b14      	ldr	r3, [pc, #80]	; (80076cc <MX_USART3_UART_Init+0x90>)
 800767a:	2200      	movs	r2, #0
 800767c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800767e:	4b13      	ldr	r3, [pc, #76]	; (80076cc <MX_USART3_UART_Init+0x90>)
 8007680:	2200      	movs	r2, #0
 8007682:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8007684:	4811      	ldr	r0, [pc, #68]	; (80076cc <MX_USART3_UART_Init+0x90>)
 8007686:	f7fe fd3f 	bl	8006108 <HAL_UART_Init>
 800768a:	4603      	mov	r3, r0
 800768c:	2b00      	cmp	r3, #0
 800768e:	d001      	beq.n	8007694 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8007690:	f000 f8e0 	bl	8007854 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007694:	2100      	movs	r1, #0
 8007696:	480d      	ldr	r0, [pc, #52]	; (80076cc <MX_USART3_UART_Init+0x90>)
 8007698:	f7ff fdd2 	bl	8007240 <HAL_UARTEx_SetTxFifoThreshold>
 800769c:	4603      	mov	r3, r0
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d001      	beq.n	80076a6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80076a2:	f000 f8d7 	bl	8007854 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80076a6:	2100      	movs	r1, #0
 80076a8:	4808      	ldr	r0, [pc, #32]	; (80076cc <MX_USART3_UART_Init+0x90>)
 80076aa:	f7ff fe07 	bl	80072bc <HAL_UARTEx_SetRxFifoThreshold>
 80076ae:	4603      	mov	r3, r0
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d001      	beq.n	80076b8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80076b4:	f000 f8ce 	bl	8007854 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80076b8:	4804      	ldr	r0, [pc, #16]	; (80076cc <MX_USART3_UART_Init+0x90>)
 80076ba:	f7ff fd88 	bl	80071ce <HAL_UARTEx_DisableFifoMode>
 80076be:	4603      	mov	r3, r0
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d001      	beq.n	80076c8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80076c4:	f000 f8c6 	bl	8007854 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80076c8:	bf00      	nop
 80076ca:	bd80      	pop	{r7, pc}
 80076cc:	24000514 	.word	0x24000514
 80076d0:	40004800 	.word	0x40004800

080076d4 <MX_BDMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_BDMA_Init(void)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b082      	sub	sp, #8
 80076d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_BDMA_CLK_ENABLE();
 80076da:	4b11      	ldr	r3, [pc, #68]	; (8007720 <MX_BDMA_Init+0x4c>)
 80076dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80076e0:	4a0f      	ldr	r2, [pc, #60]	; (8007720 <MX_BDMA_Init+0x4c>)
 80076e2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80076e6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80076ea:	4b0d      	ldr	r3, [pc, #52]	; (8007720 <MX_BDMA_Init+0x4c>)
 80076ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80076f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80076f4:	607b      	str	r3, [r7, #4]
 80076f6:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMAMUX2_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMAMUX2_OVR_IRQn, 0, 0);
 80076f8:	2200      	movs	r2, #0
 80076fa:	2100      	movs	r1, #0
 80076fc:	2080      	movs	r0, #128	; 0x80
 80076fe:	f7f9 f8f0 	bl	80008e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMAMUX2_OVR_IRQn);
 8007702:	2080      	movs	r0, #128	; 0x80
 8007704:	f7f9 f907 	bl	8000916 <HAL_NVIC_EnableIRQ>
  /* BDMA_Channel0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BDMA_Channel0_IRQn, 0, 0);
 8007708:	2200      	movs	r2, #0
 800770a:	2100      	movs	r1, #0
 800770c:	2081      	movs	r0, #129	; 0x81
 800770e:	f7f9 f8e8 	bl	80008e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(BDMA_Channel0_IRQn);
 8007712:	2081      	movs	r0, #129	; 0x81
 8007714:	f7f9 f8ff 	bl	8000916 <HAL_NVIC_EnableIRQ>

}
 8007718:	bf00      	nop
 800771a:	3708      	adds	r7, #8
 800771c:	46bd      	mov	sp, r7
 800771e:	bd80      	pop	{r7, pc}
 8007720:	58024400 	.word	0x58024400

08007724 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_dma_generator0
  */
static void MX_DMA_Init(void)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b082      	sub	sp, #8
 8007728:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800772a:	4b23      	ldr	r3, [pc, #140]	; (80077b8 <MX_DMA_Init+0x94>)
 800772c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8007730:	4a21      	ldr	r2, [pc, #132]	; (80077b8 <MX_DMA_Init+0x94>)
 8007732:	f043 0301 	orr.w	r3, r3, #1
 8007736:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800773a:	4b1f      	ldr	r3, [pc, #124]	; (80077b8 <MX_DMA_Init+0x94>)
 800773c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8007740:	f003 0301 	and.w	r3, r3, #1
 8007744:	607b      	str	r3, [r7, #4]
 8007746:	687b      	ldr	r3, [r7, #4]

  /* Configure DMA request hdma_dma_generator0 on DMA1_Stream0 */
  hdma_dma_generator0.Instance = DMA1_Stream0;
 8007748:	4b1c      	ldr	r3, [pc, #112]	; (80077bc <MX_DMA_Init+0x98>)
 800774a:	4a1d      	ldr	r2, [pc, #116]	; (80077c0 <MX_DMA_Init+0x9c>)
 800774c:	601a      	str	r2, [r3, #0]
  hdma_dma_generator0.Init.Request = DMA_REQUEST_GENERATOR0;
 800774e:	4b1b      	ldr	r3, [pc, #108]	; (80077bc <MX_DMA_Init+0x98>)
 8007750:	2201      	movs	r2, #1
 8007752:	605a      	str	r2, [r3, #4]
  hdma_dma_generator0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007754:	4b19      	ldr	r3, [pc, #100]	; (80077bc <MX_DMA_Init+0x98>)
 8007756:	2200      	movs	r2, #0
 8007758:	609a      	str	r2, [r3, #8]
  hdma_dma_generator0.Init.PeriphInc = DMA_PINC_DISABLE;
 800775a:	4b18      	ldr	r3, [pc, #96]	; (80077bc <MX_DMA_Init+0x98>)
 800775c:	2200      	movs	r2, #0
 800775e:	60da      	str	r2, [r3, #12]
  hdma_dma_generator0.Init.MemInc = DMA_MINC_ENABLE;
 8007760:	4b16      	ldr	r3, [pc, #88]	; (80077bc <MX_DMA_Init+0x98>)
 8007762:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007766:	611a      	str	r2, [r3, #16]
  hdma_dma_generator0.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007768:	4b14      	ldr	r3, [pc, #80]	; (80077bc <MX_DMA_Init+0x98>)
 800776a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800776e:	615a      	str	r2, [r3, #20]
  hdma_dma_generator0.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007770:	4b12      	ldr	r3, [pc, #72]	; (80077bc <MX_DMA_Init+0x98>)
 8007772:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007776:	619a      	str	r2, [r3, #24]
  hdma_dma_generator0.Init.Mode = DMA_CIRCULAR;
 8007778:	4b10      	ldr	r3, [pc, #64]	; (80077bc <MX_DMA_Init+0x98>)
 800777a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800777e:	61da      	str	r2, [r3, #28]
  hdma_dma_generator0.Init.Priority = DMA_PRIORITY_LOW;
 8007780:	4b0e      	ldr	r3, [pc, #56]	; (80077bc <MX_DMA_Init+0x98>)
 8007782:	2200      	movs	r2, #0
 8007784:	621a      	str	r2, [r3, #32]
  hdma_dma_generator0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8007786:	4b0d      	ldr	r3, [pc, #52]	; (80077bc <MX_DMA_Init+0x98>)
 8007788:	2204      	movs	r2, #4
 800778a:	625a      	str	r2, [r3, #36]	; 0x24
  hdma_dma_generator0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800778c:	4b0b      	ldr	r3, [pc, #44]	; (80077bc <MX_DMA_Init+0x98>)
 800778e:	2203      	movs	r2, #3
 8007790:	629a      	str	r2, [r3, #40]	; 0x28
  hdma_dma_generator0.Init.MemBurst = DMA_MBURST_SINGLE;
 8007792:	4b0a      	ldr	r3, [pc, #40]	; (80077bc <MX_DMA_Init+0x98>)
 8007794:	2200      	movs	r2, #0
 8007796:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma_dma_generator0.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8007798:	4b08      	ldr	r3, [pc, #32]	; (80077bc <MX_DMA_Init+0x98>)
 800779a:	2200      	movs	r2, #0
 800779c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DMA_Init(&hdma_dma_generator0) != HAL_OK)
 800779e:	4807      	ldr	r0, [pc, #28]	; (80077bc <MX_DMA_Init+0x98>)
 80077a0:	f7f9 f9be 	bl	8000b20 <HAL_DMA_Init>
 80077a4:	4603      	mov	r3, r0
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d001      	beq.n	80077ae <MX_DMA_Init+0x8a>
  {
    Error_Handler( );
 80077aa:	f000 f853 	bl	8007854 <Error_Handler>
  }

}
 80077ae:	bf00      	nop
 80077b0:	3708      	adds	r7, #8
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}
 80077b6:	bf00      	nop
 80077b8:	58024400 	.word	0x58024400
 80077bc:	2400049c 	.word	0x2400049c
 80077c0:	40020010 	.word	0x40020010

080077c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b085      	sub	sp, #20
 80077c8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80077ca:	4b21      	ldr	r3, [pc, #132]	; (8007850 <MX_GPIO_Init+0x8c>)
 80077cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80077d0:	4a1f      	ldr	r2, [pc, #124]	; (8007850 <MX_GPIO_Init+0x8c>)
 80077d2:	f043 0301 	orr.w	r3, r3, #1
 80077d6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80077da:	4b1d      	ldr	r3, [pc, #116]	; (8007850 <MX_GPIO_Init+0x8c>)
 80077dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80077e0:	f003 0301 	and.w	r3, r3, #1
 80077e4:	60fb      	str	r3, [r7, #12]
 80077e6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80077e8:	4b19      	ldr	r3, [pc, #100]	; (8007850 <MX_GPIO_Init+0x8c>)
 80077ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80077ee:	4a18      	ldr	r2, [pc, #96]	; (8007850 <MX_GPIO_Init+0x8c>)
 80077f0:	f043 0310 	orr.w	r3, r3, #16
 80077f4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80077f8:	4b15      	ldr	r3, [pc, #84]	; (8007850 <MX_GPIO_Init+0x8c>)
 80077fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80077fe:	f003 0310 	and.w	r3, r3, #16
 8007802:	60bb      	str	r3, [r7, #8]
 8007804:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007806:	4b12      	ldr	r3, [pc, #72]	; (8007850 <MX_GPIO_Init+0x8c>)
 8007808:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800780c:	4a10      	ldr	r2, [pc, #64]	; (8007850 <MX_GPIO_Init+0x8c>)
 800780e:	f043 0304 	orr.w	r3, r3, #4
 8007812:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8007816:	4b0e      	ldr	r3, [pc, #56]	; (8007850 <MX_GPIO_Init+0x8c>)
 8007818:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800781c:	f003 0304 	and.w	r3, r3, #4
 8007820:	607b      	str	r3, [r7, #4]
 8007822:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8007824:	4b0a      	ldr	r3, [pc, #40]	; (8007850 <MX_GPIO_Init+0x8c>)
 8007826:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800782a:	4a09      	ldr	r2, [pc, #36]	; (8007850 <MX_GPIO_Init+0x8c>)
 800782c:	f043 0308 	orr.w	r3, r3, #8
 8007830:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8007834:	4b06      	ldr	r3, [pc, #24]	; (8007850 <MX_GPIO_Init+0x8c>)
 8007836:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800783a:	f003 0308 	and.w	r3, r3, #8
 800783e:	603b      	str	r3, [r7, #0]
 8007840:	683b      	ldr	r3, [r7, #0]

}
 8007842:	bf00      	nop
 8007844:	3714      	adds	r7, #20
 8007846:	46bd      	mov	sp, r7
 8007848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784c:	4770      	bx	lr
 800784e:	bf00      	nop
 8007850:	58024400 	.word	0x58024400

08007854 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007854:	b480      	push	{r7}
 8007856:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8007858:	b672      	cpsid	i
}
 800785a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800785c:	e7fe      	b.n	800785c <Error_Handler+0x8>
	...

08007860 <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_LSB;
 8007864:	4b10      	ldr	r3, [pc, #64]	; (80078a8 <MX_PDM2PCM_Init+0x48>)
 8007866:	2200      	movs	r2, #0
 8007868:	801a      	strh	r2, [r3, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_BE;
 800786a:	4b0f      	ldr	r3, [pc, #60]	; (80078a8 <MX_PDM2PCM_Init+0x48>)
 800786c:	2201      	movs	r2, #1
 800786e:	805a      	strh	r2, [r3, #2]
  PDM1_filter_handler.high_pass_tap = 2104533974;
 8007870:	4b0d      	ldr	r3, [pc, #52]	; (80078a8 <MX_PDM2PCM_Init+0x48>)
 8007872:	4a0e      	ldr	r2, [pc, #56]	; (80078ac <MX_PDM2PCM_Init+0x4c>)
 8007874:	605a      	str	r2, [r3, #4]
  PDM1_filter_handler.in_ptr_channels = 2;
 8007876:	4b0c      	ldr	r3, [pc, #48]	; (80078a8 <MX_PDM2PCM_Init+0x48>)
 8007878:	2202      	movs	r2, #2
 800787a:	811a      	strh	r2, [r3, #8]
  PDM1_filter_handler.out_ptr_channels = 2;
 800787c:	4b0a      	ldr	r3, [pc, #40]	; (80078a8 <MX_PDM2PCM_Init+0x48>)
 800787e:	2202      	movs	r2, #2
 8007880:	815a      	strh	r2, [r3, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 8007882:	4809      	ldr	r0, [pc, #36]	; (80078a8 <MX_PDM2PCM_Init+0x48>)
 8007884:	f001 ff40 	bl	8009708 <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 8007888:	4b09      	ldr	r3, [pc, #36]	; (80078b0 <MX_PDM2PCM_Init+0x50>)
 800788a:	2202      	movs	r2, #2
 800788c:	801a      	strh	r2, [r3, #0]
  PDM1_filter_config.output_samples_number = 16;
 800788e:	4b08      	ldr	r3, [pc, #32]	; (80078b0 <MX_PDM2PCM_Init+0x50>)
 8007890:	2210      	movs	r2, #16
 8007892:	805a      	strh	r2, [r3, #2]
  PDM1_filter_config.mic_gain = 0;
 8007894:	4b06      	ldr	r3, [pc, #24]	; (80078b0 <MX_PDM2PCM_Init+0x50>)
 8007896:	2200      	movs	r2, #0
 8007898:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 800789a:	4905      	ldr	r1, [pc, #20]	; (80078b0 <MX_PDM2PCM_Init+0x50>)
 800789c:	4802      	ldr	r0, [pc, #8]	; (80078a8 <MX_PDM2PCM_Init+0x48>)
 800789e:	f002 f803 	bl	80098a8 <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 80078a2:	bf00      	nop
 80078a4:	bd80      	pop	{r7, pc}
 80078a6:	bf00      	nop
 80078a8:	240006e0 	.word	0x240006e0
 80078ac:	7d70a3d6 	.word	0x7d70a3d6
 80078b0:	240006d8 	.word	0x240006d8

080078b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80078b4:	b480      	push	{r7}
 80078b6:	b083      	sub	sp, #12
 80078b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80078ba:	4b0a      	ldr	r3, [pc, #40]	; (80078e4 <HAL_MspInit+0x30>)
 80078bc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80078c0:	4a08      	ldr	r2, [pc, #32]	; (80078e4 <HAL_MspInit+0x30>)
 80078c2:	f043 0302 	orr.w	r3, r3, #2
 80078c6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80078ca:	4b06      	ldr	r3, [pc, #24]	; (80078e4 <HAL_MspInit+0x30>)
 80078cc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80078d0:	f003 0302 	and.w	r3, r3, #2
 80078d4:	607b      	str	r3, [r7, #4]
 80078d6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80078d8:	bf00      	nop
 80078da:	370c      	adds	r7, #12
 80078dc:	46bd      	mov	sp, r7
 80078de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e2:	4770      	bx	lr
 80078e4:	58024400 	.word	0x58024400

080078e8 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80078e8:	b480      	push	{r7}
 80078ea:	b085      	sub	sp, #20
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4a0b      	ldr	r2, [pc, #44]	; (8007924 <HAL_CRC_MspInit+0x3c>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d10e      	bne.n	8007918 <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80078fa:	4b0b      	ldr	r3, [pc, #44]	; (8007928 <HAL_CRC_MspInit+0x40>)
 80078fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007900:	4a09      	ldr	r2, [pc, #36]	; (8007928 <HAL_CRC_MspInit+0x40>)
 8007902:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007906:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800790a:	4b07      	ldr	r3, [pc, #28]	; (8007928 <HAL_CRC_MspInit+0x40>)
 800790c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007910:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007914:	60fb      	str	r3, [r7, #12]
 8007916:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8007918:	bf00      	nop
 800791a:	3714      	adds	r7, #20
 800791c:	46bd      	mov	sp, r7
 800791e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007922:	4770      	bx	lr
 8007924:	58024c00 	.word	0x58024c00
 8007928:	58024400 	.word	0x58024400

0800792c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b0b6      	sub	sp, #216	; 0xd8
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007934:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8007938:	2200      	movs	r2, #0
 800793a:	601a      	str	r2, [r3, #0]
 800793c:	605a      	str	r2, [r3, #4]
 800793e:	609a      	str	r2, [r3, #8]
 8007940:	60da      	str	r2, [r3, #12]
 8007942:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8007944:	f107 0310 	add.w	r3, r7, #16
 8007948:	22b4      	movs	r2, #180	; 0xb4
 800794a:	2100      	movs	r1, #0
 800794c:	4618      	mov	r0, r3
 800794e:	f002 f8e9 	bl	8009b24 <memset>
  if(huart->Instance==USART3)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	4a25      	ldr	r2, [pc, #148]	; (80079ec <HAL_UART_MspInit+0xc0>)
 8007958:	4293      	cmp	r3, r2
 800795a:	d142      	bne.n	80079e2 <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800795c:	2302      	movs	r3, #2
 800795e:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8007960:	2300      	movs	r3, #0
 8007962:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007966:	f107 0310 	add.w	r3, r7, #16
 800796a:	4618      	mov	r0, r3
 800796c:	f7fb ffea 	bl	8003944 <HAL_RCCEx_PeriphCLKConfig>
 8007970:	4603      	mov	r3, r0
 8007972:	2b00      	cmp	r3, #0
 8007974:	d001      	beq.n	800797a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8007976:	f7ff ff6d 	bl	8007854 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800797a:	4b1d      	ldr	r3, [pc, #116]	; (80079f0 <HAL_UART_MspInit+0xc4>)
 800797c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8007980:	4a1b      	ldr	r2, [pc, #108]	; (80079f0 <HAL_UART_MspInit+0xc4>)
 8007982:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007986:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800798a:	4b19      	ldr	r3, [pc, #100]	; (80079f0 <HAL_UART_MspInit+0xc4>)
 800798c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8007990:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007994:	60fb      	str	r3, [r7, #12]
 8007996:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007998:	4b15      	ldr	r3, [pc, #84]	; (80079f0 <HAL_UART_MspInit+0xc4>)
 800799a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800799e:	4a14      	ldr	r2, [pc, #80]	; (80079f0 <HAL_UART_MspInit+0xc4>)
 80079a0:	f043 0304 	orr.w	r3, r3, #4
 80079a4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80079a8:	4b11      	ldr	r3, [pc, #68]	; (80079f0 <HAL_UART_MspInit+0xc4>)
 80079aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80079ae:	f003 0304 	and.w	r3, r3, #4
 80079b2:	60bb      	str	r3, [r7, #8]
 80079b4:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC11     ------> USART3_RX
    PC10     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 80079b6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80079ba:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80079be:	2302      	movs	r3, #2
 80079c0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80079c4:	2300      	movs	r3, #0
 80079c6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80079ca:	2300      	movs	r3, #0
 80079cc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80079d0:	2307      	movs	r3, #7
 80079d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80079d6:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80079da:	4619      	mov	r1, r3
 80079dc:	4805      	ldr	r0, [pc, #20]	; (80079f4 <HAL_UART_MspInit+0xc8>)
 80079de:	f7fa fe77 	bl	80026d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80079e2:	bf00      	nop
 80079e4:	37d8      	adds	r7, #216	; 0xd8
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}
 80079ea:	bf00      	nop
 80079ec:	40004800 	.word	0x40004800
 80079f0:	58024400 	.word	0x58024400
 80079f4:	58020800 	.word	0x58020800

080079f8 <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai4_a;

static uint32_t SAI4_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b0ba      	sub	sp, #232	; 0xe8
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8007a00:	f107 0310 	add.w	r3, r7, #16
 8007a04:	22b4      	movs	r2, #180	; 0xb4
 8007a06:	2100      	movs	r1, #0
 8007a08:	4618      	mov	r0, r3
 8007a0a:	f002 f88b 	bl	8009b24 <memset>
/* SAI4 */
    if(hsai->Instance==SAI4_Block_A)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4a55      	ldr	r2, [pc, #340]	; (8007b68 <HAL_SAI_MspInit+0x170>)
 8007a14:	4293      	cmp	r3, r2
 8007a16:	f040 80a2 	bne.w	8007b5e <HAL_SAI_MspInit+0x166>
    {
    /* Peripheral clock enable */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI4A;
 8007a1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a1e:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Sai4AClockSelection = RCC_SAI4ACLKSOURCE_PLL;
 8007a20:	2300      	movs	r3, #0
 8007a22:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007a26:	f107 0310 	add.w	r3, r7, #16
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	f7fb ff8a 	bl	8003944 <HAL_RCCEx_PeriphCLKConfig>
 8007a30:	4603      	mov	r3, r0
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d001      	beq.n	8007a3a <HAL_SAI_MspInit+0x42>
    {
      Error_Handler();
 8007a36:	f7ff ff0d 	bl	8007854 <Error_Handler>
    }

    if (SAI4_client == 0)
 8007a3a:	4b4c      	ldr	r3, [pc, #304]	; (8007b6c <HAL_SAI_MspInit+0x174>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d10e      	bne.n	8007a60 <HAL_SAI_MspInit+0x68>
    {
       __HAL_RCC_SAI4_CLK_ENABLE();
 8007a42:	4b4b      	ldr	r3, [pc, #300]	; (8007b70 <HAL_SAI_MspInit+0x178>)
 8007a44:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007a48:	4a49      	ldr	r2, [pc, #292]	; (8007b70 <HAL_SAI_MspInit+0x178>)
 8007a4a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007a4e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8007a52:	4b47      	ldr	r3, [pc, #284]	; (8007b70 <HAL_SAI_MspInit+0x178>)
 8007a54:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007a58:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007a5c:	60fb      	str	r3, [r7, #12]
 8007a5e:	68fb      	ldr	r3, [r7, #12]
    }
    SAI4_client ++;
 8007a60:	4b42      	ldr	r3, [pc, #264]	; (8007b6c <HAL_SAI_MspInit+0x174>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	3301      	adds	r3, #1
 8007a66:	4a41      	ldr	r2, [pc, #260]	; (8007b6c <HAL_SAI_MspInit+0x174>)
 8007a68:	6013      	str	r3, [r2, #0]
    /**SAI4_A_Block_A GPIO Configuration
    PE4     ------> SAI4_D2
    PE5     ------> SAI4_CK2
    PD6     ------> SAI4_D1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8007a6a:	2330      	movs	r3, #48	; 0x30
 8007a6c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007a70:	2302      	movs	r3, #2
 8007a72:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a76:	2300      	movs	r3, #0
 8007a78:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI4;
 8007a82:	230a      	movs	r3, #10
 8007a84:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007a88:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8007a8c:	4619      	mov	r1, r3
 8007a8e:	4839      	ldr	r0, [pc, #228]	; (8007b74 <HAL_SAI_MspInit+0x17c>)
 8007a90:	f7fa fe1e 	bl	80026d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8007a94:	2340      	movs	r3, #64	; 0x40
 8007a96:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007a9a:	2302      	movs	r3, #2
 8007a9c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF1_SAI4;
 8007aac:	2301      	movs	r3, #1
 8007aae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007ab2:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8007ab6:	4619      	mov	r1, r3
 8007ab8:	482f      	ldr	r0, [pc, #188]	; (8007b78 <HAL_SAI_MspInit+0x180>)
 8007aba:	f7fa fe09 	bl	80026d0 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai4_a.Instance = BDMA_Channel0;
 8007abe:	4b2f      	ldr	r3, [pc, #188]	; (8007b7c <HAL_SAI_MspInit+0x184>)
 8007ac0:	4a2f      	ldr	r2, [pc, #188]	; (8007b80 <HAL_SAI_MspInit+0x188>)
 8007ac2:	601a      	str	r2, [r3, #0]
    hdma_sai4_a.Init.Request = BDMA_REQUEST_SAI4_A;
 8007ac4:	4b2d      	ldr	r3, [pc, #180]	; (8007b7c <HAL_SAI_MspInit+0x184>)
 8007ac6:	220f      	movs	r2, #15
 8007ac8:	605a      	str	r2, [r3, #4]
    hdma_sai4_a.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007aca:	4b2c      	ldr	r3, [pc, #176]	; (8007b7c <HAL_SAI_MspInit+0x184>)
 8007acc:	2200      	movs	r2, #0
 8007ace:	609a      	str	r2, [r3, #8]
    hdma_sai4_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8007ad0:	4b2a      	ldr	r3, [pc, #168]	; (8007b7c <HAL_SAI_MspInit+0x184>)
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	60da      	str	r2, [r3, #12]
    hdma_sai4_a.Init.MemInc = DMA_MINC_ENABLE;
 8007ad6:	4b29      	ldr	r3, [pc, #164]	; (8007b7c <HAL_SAI_MspInit+0x184>)
 8007ad8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007adc:	611a      	str	r2, [r3, #16]
    hdma_sai4_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8007ade:	4b27      	ldr	r3, [pc, #156]	; (8007b7c <HAL_SAI_MspInit+0x184>)
 8007ae0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007ae4:	615a      	str	r2, [r3, #20]
    hdma_sai4_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8007ae6:	4b25      	ldr	r3, [pc, #148]	; (8007b7c <HAL_SAI_MspInit+0x184>)
 8007ae8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007aec:	619a      	str	r2, [r3, #24]
    hdma_sai4_a.Init.Mode = DMA_CIRCULAR;
 8007aee:	4b23      	ldr	r3, [pc, #140]	; (8007b7c <HAL_SAI_MspInit+0x184>)
 8007af0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007af4:	61da      	str	r2, [r3, #28]
    hdma_sai4_a.Init.Priority = DMA_PRIORITY_HIGH;
 8007af6:	4b21      	ldr	r3, [pc, #132]	; (8007b7c <HAL_SAI_MspInit+0x184>)
 8007af8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007afc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai4_a) != HAL_OK)
 8007afe:	481f      	ldr	r0, [pc, #124]	; (8007b7c <HAL_SAI_MspInit+0x184>)
 8007b00:	f7f9 f80e 	bl	8000b20 <HAL_DMA_Init>
 8007b04:	4603      	mov	r3, r0
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d001      	beq.n	8007b0e <HAL_SAI_MspInit+0x116>
    {
      Error_Handler();
 8007b0a:	f7ff fea3 	bl	8007854 <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX2_SYNC_EXTI0;
 8007b0e:	230e      	movs	r3, #14
 8007b10:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 8007b14:	2300      	movs	r3, #0
 8007b16:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    pSyncConfig.SyncEnable = DISABLE;
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	f887 30cc 	strb.w	r3, [r7, #204]	; 0xcc
    pSyncConfig.EventEnable = ENABLE;
 8007b20:	2301      	movs	r3, #1
 8007b22:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd
    pSyncConfig.RequestNumber = 1;
 8007b26:	2301      	movs	r3, #1
 8007b28:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    if (HAL_DMAEx_ConfigMuxSync(&hdma_sai4_a, &pSyncConfig) != HAL_OK)
 8007b2c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8007b30:	4619      	mov	r1, r3
 8007b32:	4812      	ldr	r0, [pc, #72]	; (8007b7c <HAL_SAI_MspInit+0x184>)
 8007b34:	f7fa fcb4 	bl	80024a0 <HAL_DMAEx_ConfigMuxSync>
 8007b38:	4603      	mov	r3, r0
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d001      	beq.n	8007b42 <HAL_SAI_MspInit+0x14a>
    {
      Error_Handler();
 8007b3e:	f7ff fe89 	bl	8007854 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai4_a);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	4a0d      	ldr	r2, [pc, #52]	; (8007b7c <HAL_SAI_MspInit+0x184>)
 8007b46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8007b4a:	4a0c      	ldr	r2, [pc, #48]	; (8007b7c <HAL_SAI_MspInit+0x184>)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	6393      	str	r3, [r2, #56]	; 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai4_a);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	4a0a      	ldr	r2, [pc, #40]	; (8007b7c <HAL_SAI_MspInit+0x184>)
 8007b54:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8007b58:	4a08      	ldr	r2, [pc, #32]	; (8007b7c <HAL_SAI_MspInit+0x184>)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6393      	str	r3, [r2, #56]	; 0x38

    }
}
 8007b5e:	bf00      	nop
 8007b60:	37e8      	adds	r7, #232	; 0xe8
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bd80      	pop	{r7, pc}
 8007b66:	bf00      	nop
 8007b68:	58005404 	.word	0x58005404
 8007b6c:	24000494 	.word	0x24000494
 8007b70:	58024400 	.word	0x58024400
 8007b74:	58021000 	.word	0x58021000
 8007b78:	58020c00 	.word	0x58020c00
 8007b7c:	24000660 	.word	0x24000660
 8007b80:	58025408 	.word	0x58025408

08007b84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007b84:	b480      	push	{r7}
 8007b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8007b88:	e7fe      	b.n	8007b88 <NMI_Handler+0x4>

08007b8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007b8a:	b480      	push	{r7}
 8007b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007b8e:	e7fe      	b.n	8007b8e <HardFault_Handler+0x4>

08007b90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007b90:	b480      	push	{r7}
 8007b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007b94:	e7fe      	b.n	8007b94 <MemManage_Handler+0x4>

08007b96 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007b96:	b480      	push	{r7}
 8007b98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007b9a:	e7fe      	b.n	8007b9a <BusFault_Handler+0x4>

08007b9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007ba0:	e7fe      	b.n	8007ba0 <UsageFault_Handler+0x4>

08007ba2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007ba2:	b480      	push	{r7}
 8007ba4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007ba6:	bf00      	nop
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bae:	4770      	bx	lr

08007bb0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007bb0:	b480      	push	{r7}
 8007bb2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007bb4:	bf00      	nop
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbc:	4770      	bx	lr

08007bbe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007bbe:	b480      	push	{r7}
 8007bc0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007bc2:	bf00      	nop
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bca:	4770      	bx	lr

08007bcc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007bd0:	f7f8 fd8c 	bl	80006ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007bd4:	bf00      	nop
 8007bd6:	bd80      	pop	{r7, pc}

08007bd8 <DMAMUX2_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX2 overrun interrupt.
  */
void DMAMUX2_OVR_IRQHandler(void)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMAMUX2_OVR_IRQn 0 */

  /* USER CODE END DMAMUX2_OVR_IRQn 0 */
  // Handle BDMA_Channel0
  HAL_DMAEx_MUX_IRQHandler(&hdma_sai4_a);
 8007bdc:	4802      	ldr	r0, [pc, #8]	; (8007be8 <DMAMUX2_OVR_IRQHandler+0x10>)
 8007bde:	f7fa fd25 	bl	800262c <HAL_DMAEx_MUX_IRQHandler>
  /* USER CODE BEGIN DMAMUX2_OVR_IRQn 1 */

  /* USER CODE END DMAMUX2_OVR_IRQn 1 */
}
 8007be2:	bf00      	nop
 8007be4:	bd80      	pop	{r7, pc}
 8007be6:	bf00      	nop
 8007be8:	24000660 	.word	0x24000660

08007bec <BDMA_Channel0_IRQHandler>:

/**
  * @brief This function handles BDMA channel0 global interrupt.
  */
void BDMA_Channel0_IRQHandler(void)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BDMA_Channel0_IRQn 0 */

  /* USER CODE END BDMA_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai4_a);
 8007bf0:	4802      	ldr	r0, [pc, #8]	; (8007bfc <BDMA_Channel0_IRQHandler+0x10>)
 8007bf2:	f7f9 faef 	bl	80011d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN BDMA_Channel0_IRQn 1 */

  /* USER CODE END BDMA_Channel0_IRQn 1 */
}
 8007bf6:	bf00      	nop
 8007bf8:	bd80      	pop	{r7, pc}
 8007bfa:	bf00      	nop
 8007bfc:	24000660 	.word	0x24000660

08007c00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8007c00:	b480      	push	{r7}
 8007c02:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8007c04:	4b32      	ldr	r3, [pc, #200]	; (8007cd0 <SystemInit+0xd0>)
 8007c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c0a:	4a31      	ldr	r2, [pc, #196]	; (8007cd0 <SystemInit+0xd0>)
 8007c0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007c10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8007c14:	4b2f      	ldr	r3, [pc, #188]	; (8007cd4 <SystemInit+0xd4>)
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f003 030f 	and.w	r3, r3, #15
 8007c1c:	2b06      	cmp	r3, #6
 8007c1e:	d807      	bhi.n	8007c30 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8007c20:	4b2c      	ldr	r3, [pc, #176]	; (8007cd4 <SystemInit+0xd4>)
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f023 030f 	bic.w	r3, r3, #15
 8007c28:	4a2a      	ldr	r2, [pc, #168]	; (8007cd4 <SystemInit+0xd4>)
 8007c2a:	f043 0307 	orr.w	r3, r3, #7
 8007c2e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8007c30:	4b29      	ldr	r3, [pc, #164]	; (8007cd8 <SystemInit+0xd8>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	4a28      	ldr	r2, [pc, #160]	; (8007cd8 <SystemInit+0xd8>)
 8007c36:	f043 0301 	orr.w	r3, r3, #1
 8007c3a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007c3c:	4b26      	ldr	r3, [pc, #152]	; (8007cd8 <SystemInit+0xd8>)
 8007c3e:	2200      	movs	r2, #0
 8007c40:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8007c42:	4b25      	ldr	r3, [pc, #148]	; (8007cd8 <SystemInit+0xd8>)
 8007c44:	681a      	ldr	r2, [r3, #0]
 8007c46:	4924      	ldr	r1, [pc, #144]	; (8007cd8 <SystemInit+0xd8>)
 8007c48:	4b24      	ldr	r3, [pc, #144]	; (8007cdc <SystemInit+0xdc>)
 8007c4a:	4013      	ands	r3, r2
 8007c4c:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8007c4e:	4b21      	ldr	r3, [pc, #132]	; (8007cd4 <SystemInit+0xd4>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f003 0308 	and.w	r3, r3, #8
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d007      	beq.n	8007c6a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8007c5a:	4b1e      	ldr	r3, [pc, #120]	; (8007cd4 <SystemInit+0xd4>)
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f023 030f 	bic.w	r3, r3, #15
 8007c62:	4a1c      	ldr	r2, [pc, #112]	; (8007cd4 <SystemInit+0xd4>)
 8007c64:	f043 0307 	orr.w	r3, r3, #7
 8007c68:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8007c6a:	4b1b      	ldr	r3, [pc, #108]	; (8007cd8 <SystemInit+0xd8>)
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8007c70:	4b19      	ldr	r3, [pc, #100]	; (8007cd8 <SystemInit+0xd8>)
 8007c72:	2200      	movs	r2, #0
 8007c74:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8007c76:	4b18      	ldr	r3, [pc, #96]	; (8007cd8 <SystemInit+0xd8>)
 8007c78:	2200      	movs	r2, #0
 8007c7a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8007c7c:	4b16      	ldr	r3, [pc, #88]	; (8007cd8 <SystemInit+0xd8>)
 8007c7e:	4a18      	ldr	r2, [pc, #96]	; (8007ce0 <SystemInit+0xe0>)
 8007c80:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8007c82:	4b15      	ldr	r3, [pc, #84]	; (8007cd8 <SystemInit+0xd8>)
 8007c84:	4a17      	ldr	r2, [pc, #92]	; (8007ce4 <SystemInit+0xe4>)
 8007c86:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8007c88:	4b13      	ldr	r3, [pc, #76]	; (8007cd8 <SystemInit+0xd8>)
 8007c8a:	4a17      	ldr	r2, [pc, #92]	; (8007ce8 <SystemInit+0xe8>)
 8007c8c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8007c8e:	4b12      	ldr	r3, [pc, #72]	; (8007cd8 <SystemInit+0xd8>)
 8007c90:	2200      	movs	r2, #0
 8007c92:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8007c94:	4b10      	ldr	r3, [pc, #64]	; (8007cd8 <SystemInit+0xd8>)
 8007c96:	4a14      	ldr	r2, [pc, #80]	; (8007ce8 <SystemInit+0xe8>)
 8007c98:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8007c9a:	4b0f      	ldr	r3, [pc, #60]	; (8007cd8 <SystemInit+0xd8>)
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8007ca0:	4b0d      	ldr	r3, [pc, #52]	; (8007cd8 <SystemInit+0xd8>)
 8007ca2:	4a11      	ldr	r2, [pc, #68]	; (8007ce8 <SystemInit+0xe8>)
 8007ca4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8007ca6:	4b0c      	ldr	r3, [pc, #48]	; (8007cd8 <SystemInit+0xd8>)
 8007ca8:	2200      	movs	r2, #0
 8007caa:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8007cac:	4b0a      	ldr	r3, [pc, #40]	; (8007cd8 <SystemInit+0xd8>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	4a09      	ldr	r2, [pc, #36]	; (8007cd8 <SystemInit+0xd8>)
 8007cb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007cb6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8007cb8:	4b07      	ldr	r3, [pc, #28]	; (8007cd8 <SystemInit+0xd8>)
 8007cba:	2200      	movs	r2, #0
 8007cbc:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8007cbe:	4b0b      	ldr	r3, [pc, #44]	; (8007cec <SystemInit+0xec>)
 8007cc0:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8007cc4:	601a      	str	r2, [r3, #0]
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/

}
 8007cc6:	bf00      	nop
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cce:	4770      	bx	lr
 8007cd0:	e000ed00 	.word	0xe000ed00
 8007cd4:	52002000 	.word	0x52002000
 8007cd8:	58024400 	.word	0x58024400
 8007cdc:	eaf6ed7f 	.word	0xeaf6ed7f
 8007ce0:	02020200 	.word	0x02020200
 8007ce4:	01ff0000 	.word	0x01ff0000
 8007ce8:	01010280 	.word	0x01010280
 8007cec:	52004000 	.word	0x52004000

08007cf0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8007cf0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007d28 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8007cf4:	f7ff ff84 	bl	8007c00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007cf8:	480c      	ldr	r0, [pc, #48]	; (8007d2c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8007cfa:	490d      	ldr	r1, [pc, #52]	; (8007d30 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8007cfc:	4a0d      	ldr	r2, [pc, #52]	; (8007d34 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8007cfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007d00:	e002      	b.n	8007d08 <LoopCopyDataInit>

08007d02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007d02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007d04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007d06:	3304      	adds	r3, #4

08007d08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007d08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007d0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007d0c:	d3f9      	bcc.n	8007d02 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007d0e:	4a0a      	ldr	r2, [pc, #40]	; (8007d38 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8007d10:	4c0a      	ldr	r4, [pc, #40]	; (8007d3c <LoopFillZerobss+0x22>)
  movs r3, #0
 8007d12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007d14:	e001      	b.n	8007d1a <LoopFillZerobss>

08007d16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007d16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007d18:	3204      	adds	r2, #4

08007d1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007d1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007d1c:	d3fb      	bcc.n	8007d16 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8007d1e:	f001 fedd 	bl	8009adc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007d22:	f7ff fb57 	bl	80073d4 <main>
  bx  lr
 8007d26:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8007d28:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8007d2c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8007d30:	24000474 	.word	0x24000474
  ldr r2, =_sidata
 8007d34:	0800a1d0 	.word	0x0800a1d0
  ldr r2, =_sbss
 8007d38:	24000474 	.word	0x24000474
  ldr r4, =_ebss
 8007d3c:	2400072c 	.word	0x2400072c

08007d40 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007d40:	e7fe      	b.n	8007d40 <ADC3_IRQHandler>
	...

08007d44 <D16_GENERIC>:
 8007d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d48:	b089      	sub	sp, #36	; 0x24
 8007d4a:	6993      	ldr	r3, [r2, #24]
 8007d4c:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8007d4e:	9103      	str	r1, [sp, #12]
 8007d50:	9307      	str	r3, [sp, #28]
 8007d52:	69d3      	ldr	r3, [r2, #28]
 8007d54:	e9d2 c102 	ldrd	ip, r1, [r2, #8]
 8007d58:	e9d2 4a04 	ldrd	r4, sl, [r2, #16]
 8007d5c:	9106      	str	r1, [sp, #24]
 8007d5e:	e9d2 810c 	ldrd	r8, r1, [r2, #48]	; 0x30
 8007d62:	2d00      	cmp	r5, #0
 8007d64:	d063      	beq.n	8007e2e <D16_GENERIC+0xea>
 8007d66:	f001 0520 	and.w	r5, r1, #32
 8007d6a:	f001 0110 	and.w	r1, r1, #16
 8007d6e:	f8df e0e0 	ldr.w	lr, [pc, #224]	; 8007e50 <D16_GENERIC+0x10c>
 8007d72:	46c1      	mov	r9, r8
 8007d74:	9104      	str	r1, [sp, #16]
 8007d76:	2100      	movs	r1, #0
 8007d78:	9505      	str	r5, [sp, #20]
 8007d7a:	e04d      	b.n	8007e18 <D16_GENERIC+0xd4>
 8007d7c:	5d87      	ldrb	r7, [r0, r6]
 8007d7e:	7805      	ldrb	r5, [r0, #0]
 8007d80:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8007d84:	eb05 2707 	add.w	r7, r5, r7, lsl #8
 8007d88:	b2fe      	uxtb	r6, r7
 8007d8a:	f3c7 2707 	ubfx	r7, r7, #8, #8
 8007d8e:	f85e 5026 	ldr.w	r5, [lr, r6, lsl #2]
 8007d92:	f85e 6027 	ldr.w	r6, [lr, r7, lsl #2]
 8007d96:	441d      	add	r5, r3
 8007d98:	eb06 2395 	add.w	r3, r6, r5, lsr #10
 8007d9c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8007da0:	f3c3 0609 	ubfx	r6, r3, #0, #10
 8007da4:	0a9b      	lsrs	r3, r3, #10
 8007da6:	ea46 4605 	orr.w	r6, r6, r5, lsl #16
 8007daa:	4d27      	ldr	r5, [pc, #156]	; (8007e48 <D16_GENERIC+0x104>)
 8007dac:	fb26 c505 	smlad	r5, r6, r5, ip
 8007db0:	4f26      	ldr	r7, [pc, #152]	; (8007e4c <D16_GENERIC+0x108>)
 8007db2:	fb26 fc07 	smuad	ip, r6, r7
 8007db6:	9e04      	ldr	r6, [sp, #16]
 8007db8:	f101 0801 	add.w	r8, r1, #1
 8007dbc:	f5a5 6500 	sub.w	r5, r5, #2048	; 0x800
 8007dc0:	b1ae      	cbz	r6, 8007dee <D16_GENERIC+0xaa>
 8007dc2:	442c      	add	r4, r5
 8007dc4:	f8d2 b020 	ldr.w	fp, [r2, #32]
 8007dc8:	eba4 040a 	sub.w	r4, r4, sl
 8007dcc:	46aa      	mov	sl, r5
 8007dce:	17e7      	asrs	r7, r4, #31
 8007dd0:	fba4 450b 	umull	r4, r5, r4, fp
 8007dd4:	e9cd 4500 	strd	r4, r5, [sp]
 8007dd8:	fb0b 5407 	mla	r4, fp, r7, r5
 8007ddc:	9401      	str	r4, [sp, #4]
 8007dde:	e9dd 4500 	ldrd	r4, r5, [sp]
 8007de2:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 8007de6:	f145 0500 	adc.w	r5, r5, #0
 8007dea:	006c      	lsls	r4, r5, #1
 8007dec:	4625      	mov	r5, r4
 8007dee:	f8b2 b028 	ldrh.w	fp, [r2, #40]	; 0x28
 8007df2:	042d      	lsls	r5, r5, #16
 8007df4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8007df8:	2700      	movs	r7, #0
 8007dfa:	fb01 fb0b 	mul.w	fp, r1, fp
 8007dfe:	fa1f f188 	uxth.w	r1, r8
 8007e02:	fbc9 6705 	smlal	r6, r7, r9, r5
 8007e06:	9e03      	ldr	r6, [sp, #12]
 8007e08:	10bd      	asrs	r5, r7, #2
 8007e0a:	f305 050f 	ssat	r5, #16, r5
 8007e0e:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 8007e12:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8007e14:	428d      	cmp	r5, r1
 8007e16:	d90a      	bls.n	8007e2e <D16_GENERIC+0xea>
 8007e18:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 8007e1a:	2d01      	cmp	r5, #1
 8007e1c:	b2ee      	uxtb	r6, r5
 8007e1e:	d1ad      	bne.n	8007d7c <D16_GENERIC+0x38>
 8007e20:	9d05      	ldr	r5, [sp, #20]
 8007e22:	f850 7b02 	ldr.w	r7, [r0], #2
 8007e26:	2d00      	cmp	r5, #0
 8007e28:	d0ae      	beq.n	8007d88 <D16_GENERIC+0x44>
 8007e2a:	ba7f      	rev16	r7, r7
 8007e2c:	e7ac      	b.n	8007d88 <D16_GENERIC+0x44>
 8007e2e:	2000      	movs	r0, #0
 8007e30:	9906      	ldr	r1, [sp, #24]
 8007e32:	61d3      	str	r3, [r2, #28]
 8007e34:	9b07      	ldr	r3, [sp, #28]
 8007e36:	f8c2 c008 	str.w	ip, [r2, #8]
 8007e3a:	60d1      	str	r1, [r2, #12]
 8007e3c:	6193      	str	r3, [r2, #24]
 8007e3e:	e9c2 4a04 	strd	r4, sl, [r2, #16]
 8007e42:	b009      	add	sp, #36	; 0x24
 8007e44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e48:	00030001 	.word	0x00030001
 8007e4c:	00010003 	.word	0x00010003
 8007e50:	24000000 	.word	0x24000000

08007e54 <D24_GENERIC>:
 8007e54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e58:	e9d2 4304 	ldrd	r4, r3, [r2, #16]
 8007e5c:	b089      	sub	sp, #36	; 0x24
 8007e5e:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 8007e60:	9303      	str	r3, [sp, #12]
 8007e62:	6993      	ldr	r3, [r2, #24]
 8007e64:	9104      	str	r1, [sp, #16]
 8007e66:	9307      	str	r3, [sp, #28]
 8007e68:	69d1      	ldr	r1, [r2, #28]
 8007e6a:	e9d2 3802 	ldrd	r3, r8, [r2, #8]
 8007e6e:	e9d2 a50c 	ldrd	sl, r5, [r2, #48]	; 0x30
 8007e72:	2e00      	cmp	r6, #0
 8007e74:	f000 8088 	beq.w	8007f88 <D24_GENERIC+0x134>
 8007e78:	f005 0620 	and.w	r6, r5, #32
 8007e7c:	f005 0510 	and.w	r5, r5, #16
 8007e80:	f04f 0c00 	mov.w	ip, #0
 8007e84:	f8df e140 	ldr.w	lr, [pc, #320]	; 8007fc8 <D24_GENERIC+0x174>
 8007e88:	9606      	str	r6, [sp, #24]
 8007e8a:	9505      	str	r5, [sp, #20]
 8007e8c:	e064      	b.n	8007f58 <D24_GENERIC+0x104>
 8007e8e:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 8007e92:	eb00 0646 	add.w	r6, r0, r6, lsl #1
 8007e96:	f810 b007 	ldrb.w	fp, [r0, r7]
 8007e9a:	042d      	lsls	r5, r5, #16
 8007e9c:	19f0      	adds	r0, r6, r7
 8007e9e:	eb05 250b 	add.w	r5, r5, fp, lsl #8
 8007ea2:	44a9      	add	r9, r5
 8007ea4:	fa5f f689 	uxtb.w	r6, r9
 8007ea8:	f3c9 2707 	ubfx	r7, r9, #8, #8
 8007eac:	ea4f 4919 	mov.w	r9, r9, lsr #16
 8007eb0:	f85e 6026 	ldr.w	r6, [lr, r6, lsl #2]
 8007eb4:	f85e 7027 	ldr.w	r7, [lr, r7, lsl #2]
 8007eb8:	eb06 2691 	add.w	r6, r6, r1, lsr #10
 8007ebc:	f85e 1029 	ldr.w	r1, [lr, r9, lsl #2]
 8007ec0:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 8007ec4:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8007ec8:	f3c7 0509 	ubfx	r5, r7, #0, #10
 8007ecc:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 8007ed0:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 8007ed4:	4d3a      	ldr	r5, [pc, #232]	; (8007fc0 <D24_GENERIC+0x16c>)
 8007ed6:	fb26 8705 	smlad	r7, r6, r5, r8
 8007eda:	4d3a      	ldr	r5, [pc, #232]	; (8007fc4 <D24_GENERIC+0x170>)
 8007edc:	fb26 3805 	smlad	r8, r6, r5, r3
 8007ee0:	f3c1 0309 	ubfx	r3, r1, #0, #10
 8007ee4:	eb03 0b43 	add.w	fp, r3, r3, lsl #1
 8007ee8:	2301      	movs	r3, #1
 8007eea:	eb08 084b 	add.w	r8, r8, fp, lsl #1
 8007eee:	fb26 f603 	smuad	r6, r6, r3
 8007ef2:	eb0c 0903 	add.w	r9, ip, r3
 8007ef6:	eb0b 0306 	add.w	r3, fp, r6
 8007efa:	9e05      	ldr	r6, [sp, #20]
 8007efc:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 8007f00:	b1ae      	cbz	r6, 8007f2e <D24_GENERIC+0xda>
 8007f02:	442c      	add	r4, r5
 8007f04:	9e03      	ldr	r6, [sp, #12]
 8007f06:	f8d2 b020 	ldr.w	fp, [r2, #32]
 8007f0a:	1ba4      	subs	r4, r4, r6
 8007f0c:	9503      	str	r5, [sp, #12]
 8007f0e:	17e7      	asrs	r7, r4, #31
 8007f10:	fba4 450b 	umull	r4, r5, r4, fp
 8007f14:	e9cd 4500 	strd	r4, r5, [sp]
 8007f18:	fb0b 5407 	mla	r4, fp, r7, r5
 8007f1c:	9401      	str	r4, [sp, #4]
 8007f1e:	e9dd 4500 	ldrd	r4, r5, [sp]
 8007f22:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 8007f26:	f145 0500 	adc.w	r5, r5, #0
 8007f2a:	006c      	lsls	r4, r5, #1
 8007f2c:	4625      	mov	r5, r4
 8007f2e:	f8b2 b028 	ldrh.w	fp, [r2, #40]	; 0x28
 8007f32:	03ad      	lsls	r5, r5, #14
 8007f34:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8007f38:	2700      	movs	r7, #0
 8007f3a:	fb0c fb0b 	mul.w	fp, ip, fp
 8007f3e:	fa1f fc89 	uxth.w	ip, r9
 8007f42:	fbca 6705 	smlal	r6, r7, sl, r5
 8007f46:	9e04      	ldr	r6, [sp, #16]
 8007f48:	10bd      	asrs	r5, r7, #2
 8007f4a:	f305 050f 	ssat	r5, #16, r5
 8007f4e:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 8007f52:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8007f54:	4565      	cmp	r5, ip
 8007f56:	d917      	bls.n	8007f88 <D24_GENERIC+0x134>
 8007f58:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 8007f5a:	f890 9000 	ldrb.w	r9, [r0]
 8007f5e:	b2ef      	uxtb	r7, r5
 8007f60:	2d01      	cmp	r5, #1
 8007f62:	b23e      	sxth	r6, r7
 8007f64:	d193      	bne.n	8007e8e <D24_GENERIC+0x3a>
 8007f66:	9d06      	ldr	r5, [sp, #24]
 8007f68:	b1dd      	cbz	r5, 8007fa2 <D24_GENERIC+0x14e>
 8007f6a:	78c7      	ldrb	r7, [r0, #3]
 8007f6c:	ea4f 2609 	mov.w	r6, r9, lsl #8
 8007f70:	f01c 0f01 	tst.w	ip, #1
 8007f74:	ea4f 2507 	mov.w	r5, r7, lsl #8
 8007f78:	eb06 4607 	add.w	r6, r6, r7, lsl #16
 8007f7c:	d11a      	bne.n	8007fb4 <D24_GENERIC+0x160>
 8007f7e:	f890 9001 	ldrb.w	r9, [r0, #1]
 8007f82:	3002      	adds	r0, #2
 8007f84:	44b1      	add	r9, r6
 8007f86:	e78d      	b.n	8007ea4 <D24_GENERIC+0x50>
 8007f88:	6093      	str	r3, [r2, #8]
 8007f8a:	2000      	movs	r0, #0
 8007f8c:	9b03      	ldr	r3, [sp, #12]
 8007f8e:	f8c2 800c 	str.w	r8, [r2, #12]
 8007f92:	6153      	str	r3, [r2, #20]
 8007f94:	9b07      	ldr	r3, [sp, #28]
 8007f96:	61d1      	str	r1, [r2, #28]
 8007f98:	6114      	str	r4, [r2, #16]
 8007f9a:	6193      	str	r3, [r2, #24]
 8007f9c:	b009      	add	sp, #36	; 0x24
 8007f9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fa2:	7845      	ldrb	r5, [r0, #1]
 8007fa4:	3003      	adds	r0, #3
 8007fa6:	f810 6c01 	ldrb.w	r6, [r0, #-1]
 8007faa:	022d      	lsls	r5, r5, #8
 8007fac:	eb05 4506 	add.w	r5, r5, r6, lsl #16
 8007fb0:	44a9      	add	r9, r5
 8007fb2:	e777      	b.n	8007ea4 <D24_GENERIC+0x50>
 8007fb4:	7886      	ldrb	r6, [r0, #2]
 8007fb6:	3004      	adds	r0, #4
 8007fb8:	eb05 4506 	add.w	r5, r5, r6, lsl #16
 8007fbc:	44a9      	add	r9, r5
 8007fbe:	e771      	b.n	8007ea4 <D24_GENERIC+0x50>
 8007fc0:	00030001 	.word	0x00030001
 8007fc4:	00060007 	.word	0x00060007
 8007fc8:	24000000 	.word	0x24000000

08007fcc <D32_GENERIC>:
 8007fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fd0:	e9d2 4304 	ldrd	r4, r3, [r2, #16]
 8007fd4:	b089      	sub	sp, #36	; 0x24
 8007fd6:	6b15      	ldr	r5, [r2, #48]	; 0x30
 8007fd8:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 8007fda:	9302      	str	r3, [sp, #8]
 8007fdc:	6993      	ldr	r3, [r2, #24]
 8007fde:	9104      	str	r1, [sp, #16]
 8007fe0:	9307      	str	r3, [sp, #28]
 8007fe2:	9503      	str	r5, [sp, #12]
 8007fe4:	69d1      	ldr	r1, [r2, #28]
 8007fe6:	6b55      	ldr	r5, [r2, #52]	; 0x34
 8007fe8:	e9d2 3802 	ldrd	r3, r8, [r2, #8]
 8007fec:	2e00      	cmp	r6, #0
 8007fee:	f000 8097 	beq.w	8008120 <D32_GENERIC+0x154>
 8007ff2:	f005 0620 	and.w	r6, r5, #32
 8007ff6:	f005 0510 	and.w	r5, r5, #16
 8007ffa:	f04f 0e00 	mov.w	lr, #0
 8007ffe:	f8df c150 	ldr.w	ip, [pc, #336]	; 8008150 <D32_GENERIC+0x184>
 8008002:	9606      	str	r6, [sp, #24]
 8008004:	9505      	str	r5, [sp, #20]
 8008006:	e079      	b.n	80080fc <D32_GENERIC+0x130>
 8008008:	783d      	ldrb	r5, [r7, #0]
 800800a:	f810 b009 	ldrb.w	fp, [r0, r9]
 800800e:	042d      	lsls	r5, r5, #16
 8008010:	f810 a006 	ldrb.w	sl, [r0, r6]
 8008014:	f890 9000 	ldrb.w	r9, [r0]
 8008018:	eb07 0046 	add.w	r0, r7, r6, lsl #1
 800801c:	eb05 650b 	add.w	r5, r5, fp, lsl #24
 8008020:	eb05 250a 	add.w	r5, r5, sl, lsl #8
 8008024:	44a9      	add	r9, r5
 8008026:	fa5f f789 	uxtb.w	r7, r9
 800802a:	f3c9 2507 	ubfx	r5, r9, #8, #8
 800802e:	f3c9 4607 	ubfx	r6, r9, #16, #8
 8008032:	ea4f 6919 	mov.w	r9, r9, lsr #24
 8008036:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 800803a:	f85c 5025 	ldr.w	r5, [ip, r5, lsl #2]
 800803e:	eb07 2191 	add.w	r1, r7, r1, lsr #10
 8008042:	f85c 6026 	ldr.w	r6, [ip, r6, lsl #2]
 8008046:	f85c 7029 	ldr.w	r7, [ip, r9, lsl #2]
 800804a:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800804e:	f3c1 0909 	ubfx	r9, r1, #0, #10
 8008052:	eb06 2695 	add.w	r6, r6, r5, lsr #10
 8008056:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800805a:	eb07 2196 	add.w	r1, r7, r6, lsr #10
 800805e:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8008062:	ea45 4909 	orr.w	r9, r5, r9, lsl #16
 8008066:	f3c1 0509 	ubfx	r5, r1, #0, #10
 800806a:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800806e:	4d34      	ldr	r5, [pc, #208]	; (8008140 <D32_GENERIC+0x174>)
 8008070:	fb29 8805 	smlad	r8, r9, r5, r8
 8008074:	f44f 3580 	mov.w	r5, #65536	; 0x10000
 8008078:	fb26 8705 	smlad	r7, r6, r5, r8
 800807c:	4d31      	ldr	r5, [pc, #196]	; (8008144 <D32_GENERIC+0x178>)
 800807e:	fb29 3305 	smlad	r3, r9, r5, r3
 8008082:	4d31      	ldr	r5, [pc, #196]	; (8008148 <D32_GENERIC+0x17c>)
 8008084:	fb26 3805 	smlad	r8, r6, r5, r3
 8008088:	2301      	movs	r3, #1
 800808a:	fb29 f903 	smuad	r9, r9, r3
 800808e:	4b2f      	ldr	r3, [pc, #188]	; (800814c <D32_GENERIC+0x180>)
 8008090:	fb26 9303 	smlad	r3, r6, r3, r9
 8008094:	9e05      	ldr	r6, [sp, #20]
 8008096:	f10e 0901 	add.w	r9, lr, #1
 800809a:	f5a7 4580 	sub.w	r5, r7, #16384	; 0x4000
 800809e:	b1ae      	cbz	r6, 80080cc <D32_GENERIC+0x100>
 80080a0:	442c      	add	r4, r5
 80080a2:	9e02      	ldr	r6, [sp, #8]
 80080a4:	f8d2 a020 	ldr.w	sl, [r2, #32]
 80080a8:	1ba4      	subs	r4, r4, r6
 80080aa:	9502      	str	r5, [sp, #8]
 80080ac:	17e7      	asrs	r7, r4, #31
 80080ae:	fba4 450a 	umull	r4, r5, r4, sl
 80080b2:	e9cd 4500 	strd	r4, r5, [sp]
 80080b6:	fb0a 5407 	mla	r4, sl, r7, r5
 80080ba:	9401      	str	r4, [sp, #4]
 80080bc:	e9dd 4500 	ldrd	r4, r5, [sp]
 80080c0:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 80080c4:	f145 0500 	adc.w	r5, r5, #0
 80080c8:	006c      	lsls	r4, r5, #1
 80080ca:	4625      	mov	r5, r4
 80080cc:	f8b2 a028 	ldrh.w	sl, [r2, #40]	; 0x28
 80080d0:	036d      	lsls	r5, r5, #13
 80080d2:	9f03      	ldr	r7, [sp, #12]
 80080d4:	fb0e fb0a 	mul.w	fp, lr, sl
 80080d8:	fa1f fe89 	uxth.w	lr, r9
 80080dc:	f04f 0a00 	mov.w	sl, #0
 80080e0:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 80080e4:	9e04      	ldr	r6, [sp, #16]
 80080e6:	fbc7 9a05 	smlal	r9, sl, r7, r5
 80080ea:	4657      	mov	r7, sl
 80080ec:	10bd      	asrs	r5, r7, #2
 80080ee:	f305 050f 	ssat	r5, #16, r5
 80080f2:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 80080f6:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 80080f8:	4575      	cmp	r5, lr
 80080fa:	d911      	bls.n	8008120 <D32_GENERIC+0x154>
 80080fc:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 80080fe:	b2ee      	uxtb	r6, r5
 8008100:	2d01      	cmp	r5, #1
 8008102:	eb00 0746 	add.w	r7, r0, r6, lsl #1
 8008106:	eb06 0946 	add.w	r9, r6, r6, lsl #1
 800810a:	f47f af7d 	bne.w	8008008 <D32_GENERIC+0x3c>
 800810e:	1d05      	adds	r5, r0, #4
 8008110:	f8d0 9000 	ldr.w	r9, [r0]
 8008114:	9806      	ldr	r0, [sp, #24]
 8008116:	b180      	cbz	r0, 800813a <D32_GENERIC+0x16e>
 8008118:	fa99 f999 	rev16.w	r9, r9
 800811c:	4628      	mov	r0, r5
 800811e:	e782      	b.n	8008026 <D32_GENERIC+0x5a>
 8008120:	6093      	str	r3, [r2, #8]
 8008122:	2000      	movs	r0, #0
 8008124:	9b02      	ldr	r3, [sp, #8]
 8008126:	f8c2 800c 	str.w	r8, [r2, #12]
 800812a:	6153      	str	r3, [r2, #20]
 800812c:	9b07      	ldr	r3, [sp, #28]
 800812e:	61d1      	str	r1, [r2, #28]
 8008130:	6114      	str	r4, [r2, #16]
 8008132:	6193      	str	r3, [r2, #24]
 8008134:	b009      	add	sp, #36	; 0x24
 8008136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800813a:	4628      	mov	r0, r5
 800813c:	e773      	b.n	8008026 <D32_GENERIC+0x5a>
 800813e:	bf00      	nop
 8008140:	00060003 	.word	0x00060003
 8008144:	000a000c 	.word	0x000a000c
 8008148:	000c000a 	.word	0x000c000a
 800814c:	00030006 	.word	0x00030006
 8008150:	24000000 	.word	0x24000000

08008154 <D48_GENERIC>:
 8008154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008158:	6913      	ldr	r3, [r2, #16]
 800815a:	b089      	sub	sp, #36	; 0x24
 800815c:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800815e:	9301      	str	r3, [sp, #4]
 8008160:	6953      	ldr	r3, [r2, #20]
 8008162:	9104      	str	r1, [sp, #16]
 8008164:	9302      	str	r3, [sp, #8]
 8008166:	6993      	ldr	r3, [r2, #24]
 8008168:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 800816c:	9307      	str	r3, [sp, #28]
 800816e:	e9d2 3102 	ldrd	r3, r1, [r2, #8]
 8008172:	9100      	str	r1, [sp, #0]
 8008174:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8008176:	9103      	str	r1, [sp, #12]
 8008178:	6b51      	ldr	r1, [r2, #52]	; 0x34
 800817a:	2c00      	cmp	r4, #0
 800817c:	f000 80be 	beq.w	80082fc <D48_GENERIC+0x1a8>
 8008180:	f001 0420 	and.w	r4, r1, #32
 8008184:	f001 0110 	and.w	r1, r1, #16
 8008188:	f04f 0e00 	mov.w	lr, #0
 800818c:	9105      	str	r1, [sp, #20]
 800818e:	9406      	str	r4, [sp, #24]
 8008190:	4962      	ldr	r1, [pc, #392]	; (800831c <D48_GENERIC+0x1c8>)
 8008192:	e0a0      	b.n	80082d6 <D48_GENERIC+0x182>
 8008194:	eb00 0608 	add.w	r6, r0, r8
 8008198:	f810 a008 	ldrb.w	sl, [r0, r8]
 800819c:	f810 9005 	ldrb.w	r9, [r0, r5]
 80081a0:	5df4      	ldrb	r4, [r6, r7]
 80081a2:	443e      	add	r6, r7
 80081a4:	f890 b000 	ldrb.w	fp, [r0]
 80081a8:	0420      	lsls	r0, r4, #16
 80081aa:	eb06 0408 	add.w	r4, r6, r8
 80081ae:	f816 6008 	ldrb.w	r6, [r6, r8]
 80081b2:	eb00 6a0a 	add.w	sl, r0, sl, lsl #24
 80081b6:	f814 8007 	ldrb.w	r8, [r4, r7]
 80081ba:	4427      	add	r7, r4
 80081bc:	eb0a 2a09 	add.w	sl, sl, r9, lsl #8
 80081c0:	eb08 2606 	add.w	r6, r8, r6, lsl #8
 80081c4:	eb0a 040b 	add.w	r4, sl, fp
 80081c8:	eb07 0045 	add.w	r0, r7, r5, lsl #1
 80081cc:	f3c6 2807 	ubfx	r8, r6, #8, #8
 80081d0:	b2f7      	uxtb	r7, r6
 80081d2:	b2e6      	uxtb	r6, r4
 80081d4:	f3c4 2507 	ubfx	r5, r4, #8, #8
 80081d8:	f3c4 4907 	ubfx	r9, r4, #16, #8
 80081dc:	ea4f 6b14 	mov.w	fp, r4, lsr #24
 80081e0:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 80081e4:	f851 5025 	ldr.w	r5, [r1, r5, lsl #2]
 80081e8:	eb06 269c 	add.w	r6, r6, ip, lsr #10
 80081ec:	f851 9029 	ldr.w	r9, [r1, r9, lsl #2]
 80081f0:	f851 402b 	ldr.w	r4, [r1, fp, lsl #2]
 80081f4:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 80081f8:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 80081fc:	f851 c028 	ldr.w	ip, [r1, r8, lsl #2]
 8008200:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8008204:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 8008208:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800820c:	eb04 2499 	add.w	r4, r4, r9, lsr #10
 8008210:	f3c9 0909 	ubfx	r9, r9, #0, #10
 8008214:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 8008218:	9d00      	ldr	r5, [sp, #0]
 800821a:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 800821e:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8008222:	eb0c 2c97 	add.w	ip, ip, r7, lsr #10
 8008226:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800822a:	ea44 4909 	orr.w	r9, r4, r9, lsl #16
 800822e:	f3cc 0409 	ubfx	r4, ip, #0, #10
 8008232:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8008236:	4c3a      	ldr	r4, [pc, #232]	; (8008320 <D48_GENERIC+0x1cc>)
 8008238:	fb26 5a04 	smlad	sl, r6, r4, r5
 800823c:	4c39      	ldr	r4, [pc, #228]	; (8008324 <D48_GENERIC+0x1d0>)
 800823e:	fb29 aa04 	smlad	sl, r9, r4, sl
 8008242:	f44f 3480 	mov.w	r4, #65536	; 0x10000
 8008246:	fb27 aa04 	smlad	sl, r7, r4, sl
 800824a:	4c37      	ldr	r4, [pc, #220]	; (8008328 <D48_GENERIC+0x1d4>)
 800824c:	fb26 3304 	smlad	r3, r6, r4, r3
 8008250:	f04f 141b 	mov.w	r4, #1769499	; 0x1b001b
 8008254:	fb29 3304 	smlad	r3, r9, r4, r3
 8008258:	4c34      	ldr	r4, [pc, #208]	; (800832c <D48_GENERIC+0x1d8>)
 800825a:	fb27 3304 	smlad	r3, r7, r4, r3
 800825e:	2501      	movs	r5, #1
 8008260:	9300      	str	r3, [sp, #0]
 8008262:	fb26 f605 	smuad	r6, r6, r5
 8008266:	4b32      	ldr	r3, [pc, #200]	; (8008330 <D48_GENERIC+0x1dc>)
 8008268:	fb29 6903 	smlad	r9, r9, r3, r6
 800826c:	4b31      	ldr	r3, [pc, #196]	; (8008334 <D48_GENERIC+0x1e0>)
 800826e:	fb27 9303 	smlad	r3, r7, r3, r9
 8008272:	9c05      	ldr	r4, [sp, #20]
 8008274:	eb0e 0805 	add.w	r8, lr, r5
 8008278:	f5aa 4a58 	sub.w	sl, sl, #55296	; 0xd800
 800827c:	b19c      	cbz	r4, 80082a6 <D48_GENERIC+0x152>
 800827e:	9c01      	ldr	r4, [sp, #4]
 8008280:	9d02      	ldr	r5, [sp, #8]
 8008282:	4454      	add	r4, sl
 8008284:	f8d2 9020 	ldr.w	r9, [r2, #32]
 8008288:	f8cd a008 	str.w	sl, [sp, #8]
 800828c:	1b64      	subs	r4, r4, r5
 800828e:	fba4 ab09 	umull	sl, fp, r4, r9
 8008292:	17e7      	asrs	r7, r4, #31
 8008294:	f11a 4400 	adds.w	r4, sl, #2147483648	; 0x80000000
 8008298:	fb09 bb07 	mla	fp, r9, r7, fp
 800829c:	f14b 0500 	adc.w	r5, fp, #0
 80082a0:	006c      	lsls	r4, r5, #1
 80082a2:	46a2      	mov	sl, r4
 80082a4:	9401      	str	r4, [sp, #4]
 80082a6:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 80082a8:	ea4f 2aca 	mov.w	sl, sl, lsl #11
 80082ac:	9d03      	ldr	r5, [sp, #12]
 80082ae:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 80082b2:	fb0e f606 	mul.w	r6, lr, r6
 80082b6:	fa1f fe88 	uxth.w	lr, r8
 80082ba:	f04f 0800 	mov.w	r8, #0
 80082be:	fbc5 780a 	smlal	r7, r8, r5, sl
 80082c2:	4645      	mov	r5, r8
 80082c4:	10ac      	asrs	r4, r5, #2
 80082c6:	9d04      	ldr	r5, [sp, #16]
 80082c8:	f304 040f 	ssat	r4, #16, r4
 80082cc:	f825 4016 	strh.w	r4, [r5, r6, lsl #1]
 80082d0:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 80082d2:	4574      	cmp	r4, lr
 80082d4:	d912      	bls.n	80082fc <D48_GENERIC+0x1a8>
 80082d6:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 80082d8:	b2e5      	uxtb	r5, r4
 80082da:	2c01      	cmp	r4, #1
 80082dc:	eb05 0845 	add.w	r8, r5, r5, lsl #1
 80082e0:	f1c5 0700 	rsb	r7, r5, #0
 80082e4:	f47f af56 	bne.w	8008194 <D48_GENERIC+0x40>
 80082e8:	9d06      	ldr	r5, [sp, #24]
 80082ea:	e9d0 4600 	ldrd	r4, r6, [r0]
 80082ee:	3006      	adds	r0, #6
 80082f0:	2d00      	cmp	r5, #0
 80082f2:	f43f af6b 	beq.w	80081cc <D48_GENERIC+0x78>
 80082f6:	ba64      	rev16	r4, r4
 80082f8:	ba76      	rev16	r6, r6
 80082fa:	e767      	b.n	80081cc <D48_GENERIC+0x78>
 80082fc:	6093      	str	r3, [r2, #8]
 80082fe:	2000      	movs	r0, #0
 8008300:	9b00      	ldr	r3, [sp, #0]
 8008302:	f8c2 c01c 	str.w	ip, [r2, #28]
 8008306:	60d3      	str	r3, [r2, #12]
 8008308:	9b01      	ldr	r3, [sp, #4]
 800830a:	6113      	str	r3, [r2, #16]
 800830c:	9b02      	ldr	r3, [sp, #8]
 800830e:	6153      	str	r3, [r2, #20]
 8008310:	9b07      	ldr	r3, [sp, #28]
 8008312:	6193      	str	r3, [r2, #24]
 8008314:	b009      	add	sp, #36	; 0x24
 8008316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800831a:	bf00      	nop
 800831c:	24000000 	.word	0x24000000
 8008320:	000f000a 	.word	0x000f000a
 8008324:	00060003 	.word	0x00060003
 8008328:	00150019 	.word	0x00150019
 800832c:	00190015 	.word	0x00190015
 8008330:	00030006 	.word	0x00030006
 8008334:	000a000f 	.word	0x000a000f

08008338 <D64_GENERIC>:
 8008338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800833c:	6913      	ldr	r3, [r2, #16]
 800833e:	b089      	sub	sp, #36	; 0x24
 8008340:	6b15      	ldr	r5, [r2, #48]	; 0x30
 8008342:	9300      	str	r3, [sp, #0]
 8008344:	6953      	ldr	r3, [r2, #20]
 8008346:	9105      	str	r1, [sp, #20]
 8008348:	9303      	str	r3, [sp, #12]
 800834a:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 800834c:	6993      	ldr	r3, [r2, #24]
 800834e:	69d4      	ldr	r4, [r2, #28]
 8008350:	9307      	str	r3, [sp, #28]
 8008352:	9504      	str	r5, [sp, #16]
 8008354:	e9d2 3602 	ldrd	r3, r6, [r2, #8]
 8008358:	2900      	cmp	r1, #0
 800835a:	f000 80e8 	beq.w	800852e <D64_GENERIC+0x1f6>
 800835e:	6a11      	ldr	r1, [r2, #32]
 8008360:	2500      	movs	r5, #0
 8008362:	46b3      	mov	fp, r6
 8008364:	9302      	str	r3, [sp, #8]
 8008366:	9106      	str	r1, [sp, #24]
 8008368:	4978      	ldr	r1, [pc, #480]	; (800854c <D64_GENERIC+0x214>)
 800836a:	e0cc      	b.n	8008506 <D64_GENERIC+0x1ce>
 800836c:	eb0e 084e 	add.w	r8, lr, lr, lsl #1
 8008370:	f1ce 0c00 	rsb	ip, lr, #0
 8008374:	f890 9000 	ldrb.w	r9, [r0]
 8008378:	eb00 0708 	add.w	r7, r0, r8
 800837c:	f810 6008 	ldrb.w	r6, [r0, r8]
 8008380:	eb07 0a4c 	add.w	sl, r7, ip, lsl #1
 8008384:	f817 000c 	ldrb.w	r0, [r7, ip]
 8008388:	f817 301c 	ldrb.w	r3, [r7, ip, lsl #1]
 800838c:	eb0a 0748 	add.w	r7, sl, r8, lsl #1
 8008390:	f81a a018 	ldrb.w	sl, [sl, r8, lsl #1]
 8008394:	ea4f 4800 	mov.w	r8, r0, lsl #16
 8008398:	f817 000c 	ldrb.w	r0, [r7, ip]
 800839c:	eb08 6606 	add.w	r6, r8, r6, lsl #24
 80083a0:	f817 801c 	ldrb.w	r8, [r7, ip, lsl #1]
 80083a4:	0400      	lsls	r0, r0, #16
 80083a6:	4467      	add	r7, ip
 80083a8:	eb06 2603 	add.w	r6, r6, r3, lsl #8
 80083ac:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 80083b0:	f817 a01c 	ldrb.w	sl, [r7, ip, lsl #1]
 80083b4:	eb07 074c 	add.w	r7, r7, ip, lsl #1
 80083b8:	444e      	add	r6, r9
 80083ba:	eb00 2808 	add.w	r8, r0, r8, lsl #8
 80083be:	eb07 008e 	add.w	r0, r7, lr, lsl #2
 80083c2:	44c2      	add	sl, r8
 80083c4:	b2f7      	uxtb	r7, r6
 80083c6:	f3c6 2807 	ubfx	r8, r6, #8, #8
 80083ca:	f3c6 4e07 	ubfx	lr, r6, #16, #8
 80083ce:	0e36      	lsrs	r6, r6, #24
 80083d0:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 80083d4:	fa5f fc8a 	uxtb.w	ip, sl
 80083d8:	f851 8028 	ldr.w	r8, [r1, r8, lsl #2]
 80083dc:	f3ca 2907 	ubfx	r9, sl, #8, #8
 80083e0:	443c      	add	r4, r7
 80083e2:	f851 702e 	ldr.w	r7, [r1, lr, lsl #2]
 80083e6:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 80083ea:	eb08 2894 	add.w	r8, r8, r4, lsr #10
 80083ee:	f851 c02c 	ldr.w	ip, [r1, ip, lsl #2]
 80083f2:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80083f6:	4b56      	ldr	r3, [pc, #344]	; (8008550 <D64_GENERIC+0x218>)
 80083f8:	eb07 2e98 	add.w	lr, r7, r8, lsr #10
 80083fc:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8008400:	f851 7029 	ldr.w	r7, [r1, r9, lsl #2]
 8008404:	eb06 269e 	add.w	r6, r6, lr, lsr #10
 8008408:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800840c:	ea48 4804 	orr.w	r8, r8, r4, lsl #16
 8008410:	f3ca 4407 	ubfx	r4, sl, #16, #8
 8008414:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 8008418:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800841c:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8008420:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8008424:	eb07 279c 	add.w	r7, r7, ip, lsr #10
 8008428:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800842c:	f851 902a 	ldr.w	r9, [r1, sl, lsl #2]
 8008430:	ea46 460e 	orr.w	r6, r6, lr, lsl #16
 8008434:	eb04 2a97 	add.w	sl, r4, r7, lsr #10
 8008438:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800843c:	eb09 299a 	add.w	r9, r9, sl, lsr #10
 8008440:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8008444:	ea47 4c0c 	orr.w	ip, r7, ip, lsl #16
 8008448:	f3c9 0709 	ubfx	r7, r9, #0, #10
 800844c:	ea4f 2499 	mov.w	r4, r9, lsr #10
 8008450:	ea47 4a0a 	orr.w	sl, r7, sl, lsl #16
 8008454:	fb28 b903 	smlad	r9, r8, r3, fp
 8008458:	4b3e      	ldr	r3, [pc, #248]	; (8008554 <D64_GENERIC+0x21c>)
 800845a:	fb26 9903 	smlad	r9, r6, r3, r9
 800845e:	4b3e      	ldr	r3, [pc, #248]	; (8008558 <D64_GENERIC+0x220>)
 8008460:	fb2c 9703 	smlad	r7, ip, r3, r9
 8008464:	f44f 3980 	mov.w	r9, #65536	; 0x10000
 8008468:	fb2a 7909 	smlad	r9, sl, r9, r7
 800846c:	4f3b      	ldr	r7, [pc, #236]	; (800855c <D64_GENERIC+0x224>)
 800846e:	9b02      	ldr	r3, [sp, #8]
 8008470:	fb28 3307 	smlad	r3, r8, r7, r3
 8008474:	fb2a 3317 	smladx	r3, sl, r7, r3
 8008478:	4f39      	ldr	r7, [pc, #228]	; (8008560 <D64_GENERIC+0x228>)
 800847a:	fb26 3307 	smlad	r3, r6, r7, r3
 800847e:	fb2c 3b17 	smladx	fp, ip, r7, r3
 8008482:	f04f 0e01 	mov.w	lr, #1
 8008486:	fb28 f80e 	smuad	r8, r8, lr
 800848a:	4b36      	ldr	r3, [pc, #216]	; (8008564 <D64_GENERIC+0x22c>)
 800848c:	fb26 8603 	smlad	r6, r6, r3, r8
 8008490:	4b35      	ldr	r3, [pc, #212]	; (8008568 <D64_GENERIC+0x230>)
 8008492:	fb2c 6c03 	smlad	ip, ip, r3, r6
 8008496:	4b35      	ldr	r3, [pc, #212]	; (800856c <D64_GENERIC+0x234>)
 8008498:	fb2a c303 	smlad	r3, sl, r3, ip
 800849c:	9f06      	ldr	r7, [sp, #24]
 800849e:	f5a9 3900 	sub.w	r9, r9, #131072	; 0x20000
 80084a2:	9302      	str	r3, [sp, #8]
 80084a4:	b1cf      	cbz	r7, 80084da <D64_GENERIC+0x1a2>
 80084a6:	9b00      	ldr	r3, [sp, #0]
 80084a8:	444b      	add	r3, r9
 80084aa:	461e      	mov	r6, r3
 80084ac:	9b03      	ldr	r3, [sp, #12]
 80084ae:	f8cd 900c 	str.w	r9, [sp, #12]
 80084b2:	1af6      	subs	r6, r6, r3
 80084b4:	46b0      	mov	r8, r6
 80084b6:	ea4f 79e6 	mov.w	r9, r6, asr #31
 80084ba:	e9cd 8900 	strd	r8, r9, [sp]
 80084be:	fba6 8907 	umull	r8, r9, r6, r7
 80084c2:	9e01      	ldr	r6, [sp, #4]
 80084c4:	fb07 9306 	mla	r3, r7, r6, r9
 80084c8:	4646      	mov	r6, r8
 80084ca:	f116 4600 	adds.w	r6, r6, #2147483648	; 0x80000000
 80084ce:	f143 0700 	adc.w	r7, r3, #0
 80084d2:	fa07 f30e 	lsl.w	r3, r7, lr
 80084d6:	4699      	mov	r9, r3
 80084d8:	9300      	str	r3, [sp, #0]
 80084da:	f8b2 c028 	ldrh.w	ip, [r2, #40]	; 0x28
 80084de:	ea4f 2989 	mov.w	r9, r9, lsl #10
 80084e2:	9b04      	ldr	r3, [sp, #16]
 80084e4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80084e8:	2700      	movs	r7, #0
 80084ea:	fb05 fc0c 	mul.w	ip, r5, ip
 80084ee:	3501      	adds	r5, #1
 80084f0:	fbc3 6709 	smlal	r6, r7, r3, r9
 80084f4:	9b05      	ldr	r3, [sp, #20]
 80084f6:	10be      	asrs	r6, r7, #2
 80084f8:	f306 060f 	ssat	r6, #16, r6
 80084fc:	f823 601c 	strh.w	r6, [r3, ip, lsl #1]
 8008500:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 8008502:	42ae      	cmp	r6, r5
 8008504:	dd11      	ble.n	800852a <D64_GENERIC+0x1f2>
 8008506:	f8b2 e02a 	ldrh.w	lr, [r2, #42]	; 0x2a
 800850a:	f1be 0f01 	cmp.w	lr, #1
 800850e:	f47f af2d 	bne.w	800836c <D64_GENERIC+0x34>
 8008512:	6b57      	ldr	r7, [r2, #52]	; 0x34
 8008514:	f100 0c08 	add.w	ip, r0, #8
 8008518:	06bb      	lsls	r3, r7, #26
 800851a:	e9d0 6a00 	ldrd	r6, sl, [r0]
 800851e:	d513      	bpl.n	8008548 <D64_GENERIC+0x210>
 8008520:	ba76      	rev16	r6, r6
 8008522:	fa9a fa9a 	rev16.w	sl, sl
 8008526:	4660      	mov	r0, ip
 8008528:	e74c      	b.n	80083c4 <D64_GENERIC+0x8c>
 800852a:	465e      	mov	r6, fp
 800852c:	9b02      	ldr	r3, [sp, #8]
 800852e:	6093      	str	r3, [r2, #8]
 8008530:	2000      	movs	r0, #0
 8008532:	9b00      	ldr	r3, [sp, #0]
 8008534:	60d6      	str	r6, [r2, #12]
 8008536:	6113      	str	r3, [r2, #16]
 8008538:	9b03      	ldr	r3, [sp, #12]
 800853a:	61d4      	str	r4, [r2, #28]
 800853c:	6153      	str	r3, [r2, #20]
 800853e:	9b07      	ldr	r3, [sp, #28]
 8008540:	6193      	str	r3, [r2, #24]
 8008542:	b009      	add	sp, #36	; 0x24
 8008544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008548:	4660      	mov	r0, ip
 800854a:	e73b      	b.n	80083c4 <D64_GENERIC+0x8c>
 800854c:	24000000 	.word	0x24000000
 8008550:	001c0015 	.word	0x001c0015
 8008554:	000f000a 	.word	0x000f000a
 8008558:	00060003 	.word	0x00060003
 800855c:	0024002a 	.word	0x0024002a
 8008560:	002e0030 	.word	0x002e0030
 8008564:	00030006 	.word	0x00030006
 8008568:	000a000f 	.word	0x000a000f
 800856c:	0015001c 	.word	0x0015001c

08008570 <D80_GENERIC>:
 8008570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008574:	b08b      	sub	sp, #44	; 0x2c
 8008576:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8008578:	9107      	str	r1, [sp, #28]
 800857a:	6911      	ldr	r1, [r2, #16]
 800857c:	9104      	str	r1, [sp, #16]
 800857e:	6951      	ldr	r1, [r2, #20]
 8008580:	9105      	str	r1, [sp, #20]
 8008582:	6991      	ldr	r1, [r2, #24]
 8008584:	9109      	str	r1, [sp, #36]	; 0x24
 8008586:	69d1      	ldr	r1, [r2, #28]
 8008588:	9102      	str	r1, [sp, #8]
 800858a:	6891      	ldr	r1, [r2, #8]
 800858c:	9103      	str	r1, [sp, #12]
 800858e:	68d1      	ldr	r1, [r2, #12]
 8008590:	9101      	str	r1, [sp, #4]
 8008592:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8008594:	9106      	str	r1, [sp, #24]
 8008596:	2b00      	cmp	r3, #0
 8008598:	f000 810b 	beq.w	80087b2 <D80_GENERIC+0x242>
 800859c:	6a13      	ldr	r3, [r2, #32]
 800859e:	f04f 0800 	mov.w	r8, #0
 80085a2:	f8df c260 	ldr.w	ip, [pc, #608]	; 8008804 <D80_GENERIC+0x294>
 80085a6:	9308      	str	r3, [sp, #32]
 80085a8:	9200      	str	r2, [sp, #0]
 80085aa:	e0ee      	b.n	800878a <D80_GENERIC+0x21a>
 80085ac:	b2db      	uxtb	r3, r3
 80085ae:	f890 e000 	ldrb.w	lr, [r0]
 80085b2:	b219      	sxth	r1, r3
 80085b4:	425c      	negs	r4, r3
 80085b6:	f810 9003 	ldrb.w	r9, [r0, r3]
 80085ba:	004e      	lsls	r6, r1, #1
 80085bc:	eb01 0581 	add.w	r5, r1, r1, lsl #2
 80085c0:	4431      	add	r1, r6
 80085c2:	1843      	adds	r3, r0, r1
 80085c4:	f810 b001 	ldrb.w	fp, [r0, r1]
 80085c8:	1919      	adds	r1, r3, r4
 80085ca:	5d1b      	ldrb	r3, [r3, r4]
 80085cc:	1948      	adds	r0, r1, r5
 80085ce:	f811 a005 	ldrb.w	sl, [r1, r5]
 80085d2:	041b      	lsls	r3, r3, #16
 80085d4:	1907      	adds	r7, r0, r4
 80085d6:	5d01      	ldrb	r1, [r0, r4]
 80085d8:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 80085dc:	f810 0014 	ldrb.w	r0, [r0, r4, lsl #1]
 80085e0:	eb07 0b44 	add.w	fp, r7, r4, lsl #1
 80085e4:	f817 7014 	ldrb.w	r7, [r7, r4, lsl #1]
 80085e8:	0409      	lsls	r1, r1, #16
 80085ea:	eb03 2309 	add.w	r3, r3, r9, lsl #8
 80085ee:	eb0b 0905 	add.w	r9, fp, r5
 80085f2:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 80085f6:	f81b 5005 	ldrb.w	r5, [fp, r5]
 80085fa:	eb09 0b04 	add.w	fp, r9, r4
 80085fe:	f819 4004 	ldrb.w	r4, [r9, r4]
 8008602:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 8008606:	4473      	add	r3, lr
 8008608:	eb0b 0006 	add.w	r0, fp, r6
 800860c:	eb04 2505 	add.w	r5, r4, r5, lsl #8
 8008610:	4439      	add	r1, r7
 8008612:	f3c3 2407 	ubfx	r4, r3, #8, #8
 8008616:	b2df      	uxtb	r7, r3
 8008618:	f3c3 4607 	ubfx	r6, r3, #16, #8
 800861c:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 8008620:	f85c 3027 	ldr.w	r3, [ip, r7, lsl #2]
 8008624:	fa5f fa81 	uxtb.w	sl, r1
 8008628:	f85c 7024 	ldr.w	r7, [ip, r4, lsl #2]
 800862c:	9c02      	ldr	r4, [sp, #8]
 800862e:	f85c 9026 	ldr.w	r9, [ip, r6, lsl #2]
 8008632:	441c      	add	r4, r3
 8008634:	f85c 602e 	ldr.w	r6, [ip, lr, lsl #2]
 8008638:	f85c e02a 	ldr.w	lr, [ip, sl, lsl #2]
 800863c:	f3c5 2a07 	ubfx	sl, r5, #8, #8
 8008640:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 8008644:	f3c4 0309 	ubfx	r3, r4, #0, #10
 8008648:	f3c1 2407 	ubfx	r4, r1, #8, #8
 800864c:	b2ed      	uxtb	r5, r5
 800864e:	eb09 2997 	add.w	r9, r9, r7, lsr #10
 8008652:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8008656:	f85c 4024 	ldr.w	r4, [ip, r4, lsl #2]
 800865a:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 800865e:	f85c 5025 	ldr.w	r5, [ip, r5, lsl #2]
 8008662:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 8008666:	f3c1 4707 	ubfx	r7, r1, #16, #8
 800866a:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 800866e:	f85c a02a 	ldr.w	sl, [ip, sl, lsl #2]
 8008672:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 8008676:	0e09      	lsrs	r1, r1, #24
 8008678:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 800867c:	f3c9 0909 	ubfx	r9, r9, #0, #10
 8008680:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 8008684:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8008688:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 800868c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8008690:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8008694:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 8008698:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800869c:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 80086a0:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 80086a4:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80086a8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80086ac:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 80086b0:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80086b4:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 80086b8:	ea4f 229a 	mov.w	r2, sl, lsr #10
 80086bc:	f3ca 0709 	ubfx	r7, sl, #0, #10
 80086c0:	9202      	str	r2, [sp, #8]
 80086c2:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 80086c6:	4a43      	ldr	r2, [pc, #268]	; (80087d4 <D80_GENERIC+0x264>)
 80086c8:	9f01      	ldr	r7, [sp, #4]
 80086ca:	fb23 7a02 	smlad	sl, r3, r2, r7
 80086ce:	4a42      	ldr	r2, [pc, #264]	; (80087d8 <D80_GENERIC+0x268>)
 80086d0:	fb26 aa02 	smlad	sl, r6, r2, sl
 80086d4:	4a41      	ldr	r2, [pc, #260]	; (80087dc <D80_GENERIC+0x26c>)
 80086d6:	fb24 aa02 	smlad	sl, r4, r2, sl
 80086da:	4a41      	ldr	r2, [pc, #260]	; (80087e0 <D80_GENERIC+0x270>)
 80086dc:	fb21 a702 	smlad	r7, r1, r2, sl
 80086e0:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 80086e4:	fb25 7a0a 	smlad	sl, r5, sl, r7
 80086e8:	4a3e      	ldr	r2, [pc, #248]	; (80087e4 <D80_GENERIC+0x274>)
 80086ea:	9f03      	ldr	r7, [sp, #12]
 80086ec:	fb23 7e02 	smlad	lr, r3, r2, r7
 80086f0:	4a3d      	ldr	r2, [pc, #244]	; (80087e8 <D80_GENERIC+0x278>)
 80086f2:	fb26 ee02 	smlad	lr, r6, r2, lr
 80086f6:	f04f 174b 	mov.w	r7, #4915275	; 0x4b004b
 80086fa:	fb24 e707 	smlad	r7, r4, r7, lr
 80086fe:	4a3b      	ldr	r2, [pc, #236]	; (80087ec <D80_GENERIC+0x27c>)
 8008700:	fb21 7702 	smlad	r7, r1, r2, r7
 8008704:	4a3a      	ldr	r2, [pc, #232]	; (80087f0 <D80_GENERIC+0x280>)
 8008706:	fb25 7202 	smlad	r2, r5, r2, r7
 800870a:	f04f 0901 	mov.w	r9, #1
 800870e:	9201      	str	r2, [sp, #4]
 8008710:	fb23 f909 	smuad	r9, r3, r9
 8008714:	4b37      	ldr	r3, [pc, #220]	; (80087f4 <D80_GENERIC+0x284>)
 8008716:	fb26 9603 	smlad	r6, r6, r3, r9
 800871a:	4f37      	ldr	r7, [pc, #220]	; (80087f8 <D80_GENERIC+0x288>)
 800871c:	fb24 6407 	smlad	r4, r4, r7, r6
 8008720:	4f36      	ldr	r7, [pc, #216]	; (80087fc <D80_GENERIC+0x28c>)
 8008722:	fb21 4707 	smlad	r7, r1, r7, r4
 8008726:	4936      	ldr	r1, [pc, #216]	; (8008800 <D80_GENERIC+0x290>)
 8008728:	fb25 7301 	smlad	r3, r5, r1, r7
 800872c:	9303      	str	r3, [sp, #12]
 800872e:	f5aa 3a7a 	sub.w	sl, sl, #256000	; 0x3e800
 8008732:	9b08      	ldr	r3, [sp, #32]
 8008734:	b193      	cbz	r3, 800875c <D80_GENERIC+0x1ec>
 8008736:	9a04      	ldr	r2, [sp, #16]
 8008738:	4452      	add	r2, sl
 800873a:	4614      	mov	r4, r2
 800873c:	9a05      	ldr	r2, [sp, #20]
 800873e:	f8cd a014 	str.w	sl, [sp, #20]
 8008742:	1aa4      	subs	r4, r4, r2
 8008744:	fba4 1203 	umull	r1, r2, r4, r3
 8008748:	17e7      	asrs	r7, r4, #31
 800874a:	f111 4400 	adds.w	r4, r1, #2147483648	; 0x80000000
 800874e:	fb03 2207 	mla	r2, r3, r7, r2
 8008752:	f142 0500 	adc.w	r5, r2, #0
 8008756:	006b      	lsls	r3, r5, #1
 8008758:	469a      	mov	sl, r3
 800875a:	9304      	str	r3, [sp, #16]
 800875c:	9e00      	ldr	r6, [sp, #0]
 800875e:	ea4f 2a4a 	mov.w	sl, sl, lsl #9
 8008762:	9a06      	ldr	r2, [sp, #24]
 8008764:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8008768:	8d33      	ldrh	r3, [r6, #40]	; 0x28
 800876a:	2500      	movs	r5, #0
 800876c:	fb08 f303 	mul.w	r3, r8, r3
 8008770:	fbc2 450a 	smlal	r4, r5, r2, sl
 8008774:	9a07      	ldr	r2, [sp, #28]
 8008776:	f108 0801 	add.w	r8, r8, #1
 800877a:	10a9      	asrs	r1, r5, #2
 800877c:	f301 010f 	ssat	r1, #16, r1
 8008780:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8008784:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 8008786:	4543      	cmp	r3, r8
 8008788:	dd12      	ble.n	80087b0 <D80_GENERIC+0x240>
 800878a:	9b00      	ldr	r3, [sp, #0]
 800878c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800878e:	2b01      	cmp	r3, #1
 8008790:	f47f af0c 	bne.w	80085ac <D80_GENERIC+0x3c>
 8008794:	9b00      	ldr	r3, [sp, #0]
 8008796:	6885      	ldr	r5, [r0, #8]
 8008798:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 800879a:	06b2      	lsls	r2, r6, #26
 800879c:	e9d0 3100 	ldrd	r3, r1, [r0]
 80087a0:	f100 000a 	add.w	r0, r0, #10
 80087a4:	f57f af35 	bpl.w	8008612 <D80_GENERIC+0xa2>
 80087a8:	ba5b      	rev16	r3, r3
 80087aa:	ba49      	rev16	r1, r1
 80087ac:	ba6d      	rev16	r5, r5
 80087ae:	e730      	b.n	8008612 <D80_GENERIC+0xa2>
 80087b0:	4632      	mov	r2, r6
 80087b2:	9b03      	ldr	r3, [sp, #12]
 80087b4:	2000      	movs	r0, #0
 80087b6:	6093      	str	r3, [r2, #8]
 80087b8:	9b01      	ldr	r3, [sp, #4]
 80087ba:	60d3      	str	r3, [r2, #12]
 80087bc:	9b02      	ldr	r3, [sp, #8]
 80087be:	61d3      	str	r3, [r2, #28]
 80087c0:	9b04      	ldr	r3, [sp, #16]
 80087c2:	6113      	str	r3, [r2, #16]
 80087c4:	9b05      	ldr	r3, [sp, #20]
 80087c6:	6153      	str	r3, [r2, #20]
 80087c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087ca:	6193      	str	r3, [r2, #24]
 80087cc:	b00b      	add	sp, #44	; 0x2c
 80087ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087d2:	bf00      	nop
 80087d4:	002d0024 	.word	0x002d0024
 80087d8:	001c0015 	.word	0x001c0015
 80087dc:	000f000a 	.word	0x000f000a
 80087e0:	00060003 	.word	0x00060003
 80087e4:	0037003f 	.word	0x0037003f
 80087e8:	00450049 	.word	0x00450049
 80087ec:	00490045 	.word	0x00490045
 80087f0:	003f0037 	.word	0x003f0037
 80087f4:	00030006 	.word	0x00030006
 80087f8:	000a000f 	.word	0x000a000f
 80087fc:	0015001c 	.word	0x0015001c
 8008800:	0024002d 	.word	0x0024002d
 8008804:	24000000 	.word	0x24000000

08008808 <D128_GENERIC>:
 8008808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800880c:	b08d      	sub	sp, #52	; 0x34
 800880e:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8008810:	f8d2 a01c 	ldr.w	sl, [r2, #28]
 8008814:	9109      	str	r1, [sp, #36]	; 0x24
 8008816:	6911      	ldr	r1, [r2, #16]
 8008818:	9201      	str	r2, [sp, #4]
 800881a:	9106      	str	r1, [sp, #24]
 800881c:	6951      	ldr	r1, [r2, #20]
 800881e:	9107      	str	r1, [sp, #28]
 8008820:	6991      	ldr	r1, [r2, #24]
 8008822:	910b      	str	r1, [sp, #44]	; 0x2c
 8008824:	6891      	ldr	r1, [r2, #8]
 8008826:	9103      	str	r1, [sp, #12]
 8008828:	68d1      	ldr	r1, [r2, #12]
 800882a:	9102      	str	r1, [sp, #8]
 800882c:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800882e:	9108      	str	r1, [sp, #32]
 8008830:	2b00      	cmp	r3, #0
 8008832:	f000 8183 	beq.w	8008b3c <D128_GENERIC+0x334>
 8008836:	2300      	movs	r3, #0
 8008838:	6a12      	ldr	r2, [r2, #32]
 800883a:	4681      	mov	r9, r0
 800883c:	920a      	str	r2, [sp, #40]	; 0x28
 800883e:	e9cd a304 	strd	sl, r3, [sp, #16]
 8008842:	e165      	b.n	8008b10 <D128_GENERIC+0x308>
 8008844:	b2d2      	uxtb	r2, r2
 8008846:	f899 b000 	ldrb.w	fp, [r9]
 800884a:	b213      	sxth	r3, r2
 800884c:	4255      	negs	r5, r2
 800884e:	f819 0002 	ldrb.w	r0, [r9, r2]
 8008852:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8008856:	009f      	lsls	r7, r3, #2
 8008858:	eb09 0402 	add.w	r4, r9, r2
 800885c:	ebc3 06c3 	rsb	r6, r3, r3, lsl #3
 8008860:	f819 8002 	ldrb.w	r8, [r9, r2]
 8008864:	443b      	add	r3, r7
 8008866:	1962      	adds	r2, r4, r5
 8008868:	5d64      	ldrb	r4, [r4, r5]
 800886a:	eb02 0c03 	add.w	ip, r2, r3
 800886e:	0424      	lsls	r4, r4, #16
 8008870:	5cd3      	ldrb	r3, [r2, r3]
 8008872:	eb0c 0e05 	add.w	lr, ip, r5
 8008876:	f81c 9015 	ldrb.w	r9, [ip, r5, lsl #1]
 800887a:	f81c 2005 	ldrb.w	r2, [ip, r5]
 800887e:	eb04 6408 	add.w	r4, r4, r8, lsl #24
 8008882:	eb0e 0c45 	add.w	ip, lr, r5, lsl #1
 8008886:	f81e 8015 	ldrb.w	r8, [lr, r5, lsl #1]
 800888a:	eb04 2400 	add.w	r4, r4, r0, lsl #8
 800888e:	eb0c 0e06 	add.w	lr, ip, r6
 8008892:	f81c a006 	ldrb.w	sl, [ip, r6]
 8008896:	0412      	lsls	r2, r2, #16
 8008898:	445c      	add	r4, fp
 800889a:	eb0e 0c05 	add.w	ip, lr, r5
 800889e:	eb02 6203 	add.w	r2, r2, r3, lsl #24
 80088a2:	f81e 3005 	ldrb.w	r3, [lr, r5]
 80088a6:	eb0c 0045 	add.w	r0, ip, r5, lsl #1
 80088aa:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 80088ae:	041b      	lsls	r3, r3, #16
 80088b0:	f81c c015 	ldrb.w	ip, [ip, r5, lsl #1]
 80088b4:	eb00 0b06 	add.w	fp, r0, r6
 80088b8:	5d80      	ldrb	r0, [r0, r6]
 80088ba:	eb03 630a 	add.w	r3, r3, sl, lsl #24
 80088be:	f81b 6005 	ldrb.w	r6, [fp, r5]
 80088c2:	eb0b 0a05 	add.w	sl, fp, r5
 80088c6:	eb02 2209 	add.w	r2, r2, r9, lsl #8
 80088ca:	f81b b015 	ldrb.w	fp, [fp, r5, lsl #1]
 80088ce:	0436      	lsls	r6, r6, #16
 80088d0:	eb0a 0945 	add.w	r9, sl, r5, lsl #1
 80088d4:	4442      	add	r2, r8
 80088d6:	eb06 6600 	add.w	r6, r6, r0, lsl #24
 80088da:	f81a 8015 	ldrb.w	r8, [sl, r5, lsl #1]
 80088de:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 80088e2:	44b9      	add	r9, r7
 80088e4:	eb06 260b 	add.w	r6, r6, fp, lsl #8
 80088e8:	4463      	add	r3, ip
 80088ea:	eb06 0508 	add.w	r5, r6, r8
 80088ee:	b2e7      	uxtb	r7, r4
 80088f0:	f3c4 2607 	ubfx	r6, r4, #8, #8
 80088f4:	499b      	ldr	r1, [pc, #620]	; (8008b64 <D128_GENERIC+0x35c>)
 80088f6:	f3c4 4007 	ubfx	r0, r4, #16, #8
 80088fa:	0e24      	lsrs	r4, r4, #24
 80088fc:	f851 c027 	ldr.w	ip, [r1, r7, lsl #2]
 8008900:	b2d7      	uxtb	r7, r2
 8008902:	f851 b026 	ldr.w	fp, [r1, r6, lsl #2]
 8008906:	f3c2 2607 	ubfx	r6, r2, #8, #8
 800890a:	9904      	ldr	r1, [sp, #16]
 800890c:	4461      	add	r1, ip
 800890e:	468c      	mov	ip, r1
 8008910:	4994      	ldr	r1, [pc, #592]	; (8008b64 <D128_GENERIC+0x35c>)
 8008912:	eb0b 2b9c 	add.w	fp, fp, ip, lsr #10
 8008916:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 800891a:	f851 8024 	ldr.w	r8, [r1, r4, lsl #2]
 800891e:	f3c2 4407 	ubfx	r4, r2, #16, #8
 8008922:	eb00 209b 	add.w	r0, r0, fp, lsr #10
 8008926:	f851 e027 	ldr.w	lr, [r1, r7, lsl #2]
 800892a:	f851 7026 	ldr.w	r7, [r1, r6, lsl #2]
 800892e:	0e12      	lsrs	r2, r2, #24
 8008930:	eb08 2890 	add.w	r8, r8, r0, lsr #10
 8008934:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8008938:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 800893c:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8008940:	eb0e 2e98 	add.w	lr, lr, r8, lsr #10
 8008944:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8008948:	b2da      	uxtb	r2, r3
 800894a:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800894e:	eb07 279e 	add.w	r7, r7, lr, lsr #10
 8008952:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8008956:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800895a:	ea48 4800 	orr.w	r8, r8, r0, lsl #16
 800895e:	eb04 2a97 	add.w	sl, r4, r7, lsr #10
 8008962:	f3c3 2007 	ubfx	r0, r3, #8, #8
 8008966:	ea4b 4b0c 	orr.w	fp, fp, ip, lsl #16
 800896a:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800896e:	eb06 269a 	add.w	r6, r6, sl, lsr #10
 8008972:	f851 c020 	ldr.w	ip, [r1, r0, lsl #2]
 8008976:	f3c3 4007 	ubfx	r0, r3, #16, #8
 800897a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800897e:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 8008982:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8008986:	f851 4020 	ldr.w	r4, [r1, r0, lsl #2]
 800898a:	0e1b      	lsrs	r3, r3, #24
 800898c:	eb0c 2c92 	add.w	ip, ip, r2, lsr #10
 8008990:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8008994:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 8008998:	ea47 470e 	orr.w	r7, r7, lr, lsl #16
 800899c:	b2eb      	uxtb	r3, r5
 800899e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80089a2:	eb04 2e9c 	add.w	lr, r4, ip, lsr #10
 80089a6:	f3cc 0409 	ubfx	r4, ip, #0, #10
 80089aa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80089ae:	ea46 460a 	orr.w	r6, r6, sl, lsl #16
 80089b2:	eb00 209e 	add.w	r0, r0, lr, lsr #10
 80089b6:	f3c5 2a07 	ubfx	sl, r5, #8, #8
 80089ba:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80089be:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 80089c2:	eb03 2c90 	add.w	ip, r3, r0, lsr #10
 80089c6:	f851 202a 	ldr.w	r2, [r1, sl, lsl #2]
 80089ca:	f3c5 4307 	ubfx	r3, r5, #16, #8
 80089ce:	ea4f 6a15 	mov.w	sl, r5, lsr #24
 80089d2:	eb02 229c 	add.w	r2, r2, ip, lsr #10
 80089d6:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80089da:	f851 5023 	ldr.w	r5, [r1, r3, lsl #2]
 80089de:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 80089e2:	f851 302a 	ldr.w	r3, [r1, sl, lsl #2]
 80089e6:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 80089ea:	eb05 2592 	add.w	r5, r5, r2, lsr #10
 80089ee:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80089f2:	eb03 2e95 	add.w	lr, r3, r5, lsr #10
 80089f6:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80089fa:	ea42 430c 	orr.w	r3, r2, ip, lsl #16
 80089fe:	ea4f 219e 	mov.w	r1, lr, lsr #10
 8008a02:	f3ce 0209 	ubfx	r2, lr, #0, #10
 8008a06:	9104      	str	r1, [sp, #16]
 8008a08:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8008a0c:	9902      	ldr	r1, [sp, #8]
 8008a0e:	4a56      	ldr	r2, [pc, #344]	; (8008b68 <D128_GENERIC+0x360>)
 8008a10:	fb2b 1202 	smlad	r2, fp, r2, r1
 8008a14:	4955      	ldr	r1, [pc, #340]	; (8008b6c <D128_GENERIC+0x364>)
 8008a16:	fb28 2201 	smlad	r2, r8, r1, r2
 8008a1a:	4955      	ldr	r1, [pc, #340]	; (8008b70 <D128_GENERIC+0x368>)
 8008a1c:	fb27 2201 	smlad	r2, r7, r1, r2
 8008a20:	4954      	ldr	r1, [pc, #336]	; (8008b74 <D128_GENERIC+0x36c>)
 8008a22:	fb26 2201 	smlad	r2, r6, r1, r2
 8008a26:	4954      	ldr	r1, [pc, #336]	; (8008b78 <D128_GENERIC+0x370>)
 8008a28:	fb24 2201 	smlad	r2, r4, r1, r2
 8008a2c:	4953      	ldr	r1, [pc, #332]	; (8008b7c <D128_GENERIC+0x374>)
 8008a2e:	fb20 2201 	smlad	r2, r0, r1, r2
 8008a32:	4953      	ldr	r1, [pc, #332]	; (8008b80 <D128_GENERIC+0x378>)
 8008a34:	fb23 2201 	smlad	r2, r3, r1, r2
 8008a38:	f44f 3c80 	mov.w	ip, #65536	; 0x10000
 8008a3c:	fb25 2a0c 	smlad	sl, r5, ip, r2
 8008a40:	4950      	ldr	r1, [pc, #320]	; (8008b84 <D128_GENERIC+0x37c>)
 8008a42:	9a03      	ldr	r2, [sp, #12]
 8008a44:	fb2b 2c01 	smlad	ip, fp, r1, r2
 8008a48:	4a4f      	ldr	r2, [pc, #316]	; (8008b88 <D128_GENERIC+0x380>)
 8008a4a:	fb28 ce02 	smlad	lr, r8, r2, ip
 8008a4e:	f8df c150 	ldr.w	ip, [pc, #336]	; 8008ba0 <D128_GENERIC+0x398>
 8008a52:	fb27 ec0c 	smlad	ip, r7, ip, lr
 8008a56:	f8df e14c 	ldr.w	lr, [pc, #332]	; 8008ba4 <D128_GENERIC+0x39c>
 8008a5a:	fb26 cc0e 	smlad	ip, r6, lr, ip
 8008a5e:	f8df e148 	ldr.w	lr, [pc, #328]	; 8008ba8 <D128_GENERIC+0x3a0>
 8008a62:	fb24 ce0e 	smlad	lr, r4, lr, ip
 8008a66:	f8df c144 	ldr.w	ip, [pc, #324]	; 8008bac <D128_GENERIC+0x3a4>
 8008a6a:	fb20 ee0c 	smlad	lr, r0, ip, lr
 8008a6e:	f8df c140 	ldr.w	ip, [pc, #320]	; 8008bb0 <D128_GENERIC+0x3a8>
 8008a72:	fb23 ec0c 	smlad	ip, r3, ip, lr
 8008a76:	f8df e13c 	ldr.w	lr, [pc, #316]	; 8008bb4 <D128_GENERIC+0x3ac>
 8008a7a:	fb25 c20e 	smlad	r2, r5, lr, ip
 8008a7e:	f04f 0c01 	mov.w	ip, #1
 8008a82:	9202      	str	r2, [sp, #8]
 8008a84:	fb2b fb0c 	smuad	fp, fp, ip
 8008a88:	f8df c12c 	ldr.w	ip, [pc, #300]	; 8008bb8 <D128_GENERIC+0x3b0>
 8008a8c:	fb28 bb0c 	smlad	fp, r8, ip, fp
 8008a90:	f8df c128 	ldr.w	ip, [pc, #296]	; 8008bbc <D128_GENERIC+0x3b4>
 8008a94:	fb27 bb0c 	smlad	fp, r7, ip, fp
 8008a98:	4f3c      	ldr	r7, [pc, #240]	; (8008b8c <D128_GENERIC+0x384>)
 8008a9a:	fb26 bb07 	smlad	fp, r6, r7, fp
 8008a9e:	4f3c      	ldr	r7, [pc, #240]	; (8008b90 <D128_GENERIC+0x388>)
 8008aa0:	fb24 bb07 	smlad	fp, r4, r7, fp
 8008aa4:	4f3b      	ldr	r7, [pc, #236]	; (8008b94 <D128_GENERIC+0x38c>)
 8008aa6:	fb20 bb07 	smlad	fp, r0, r7, fp
 8008aaa:	4f3b      	ldr	r7, [pc, #236]	; (8008b98 <D128_GENERIC+0x390>)
 8008aac:	fb23 bb07 	smlad	fp, r3, r7, fp
 8008ab0:	4b3a      	ldr	r3, [pc, #232]	; (8008b9c <D128_GENERIC+0x394>)
 8008ab2:	fb25 b303 	smlad	r3, r5, r3, fp
 8008ab6:	9303      	str	r3, [sp, #12]
 8008ab8:	f5aa 1480 	sub.w	r4, sl, #1048576	; 0x100000
 8008abc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008abe:	b183      	cbz	r3, 8008ae2 <D128_GENERIC+0x2da>
 8008ac0:	9a06      	ldr	r2, [sp, #24]
 8008ac2:	9907      	ldr	r1, [sp, #28]
 8008ac4:	4422      	add	r2, r4
 8008ac6:	9407      	str	r4, [sp, #28]
 8008ac8:	1a52      	subs	r2, r2, r1
 8008aca:	fba2 0103 	umull	r0, r1, r2, r3
 8008ace:	17d5      	asrs	r5, r2, #31
 8008ad0:	f110 4200 	adds.w	r2, r0, #2147483648	; 0x80000000
 8008ad4:	fb03 1105 	mla	r1, r3, r5, r1
 8008ad8:	f141 0300 	adc.w	r3, r1, #0
 8008adc:	005b      	lsls	r3, r3, #1
 8008ade:	461c      	mov	r4, r3
 8008ae0:	9306      	str	r3, [sp, #24]
 8008ae2:	9d01      	ldr	r5, [sp, #4]
 8008ae4:	01e4      	lsls	r4, r4, #7
 8008ae6:	9e05      	ldr	r6, [sp, #20]
 8008ae8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008aec:	8d28      	ldrh	r0, [r5, #40]	; 0x28
 8008aee:	2300      	movs	r3, #0
 8008af0:	9908      	ldr	r1, [sp, #32]
 8008af2:	fb06 f000 	mul.w	r0, r6, r0
 8008af6:	3601      	adds	r6, #1
 8008af8:	fbc1 2304 	smlal	r2, r3, r1, r4
 8008afc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008afe:	109b      	asrs	r3, r3, #2
 8008b00:	9605      	str	r6, [sp, #20]
 8008b02:	f303 030f 	ssat	r3, #16, r3
 8008b06:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
 8008b0a:	8ceb      	ldrh	r3, [r5, #38]	; 0x26
 8008b0c:	42b3      	cmp	r3, r6
 8008b0e:	dd13      	ble.n	8008b38 <D128_GENERIC+0x330>
 8008b10:	9b01      	ldr	r3, [sp, #4]
 8008b12:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8008b14:	2a01      	cmp	r2, #1
 8008b16:	f47f ae95 	bne.w	8008844 <D128_GENERIC+0x3c>
 8008b1a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8008b1c:	f109 0610 	add.w	r6, r9, #16
 8008b20:	0681      	lsls	r1, r0, #26
 8008b22:	e9d9 4200 	ldrd	r4, r2, [r9]
 8008b26:	e9d9 3502 	ldrd	r3, r5, [r9, #8]
 8008b2a:	d518      	bpl.n	8008b5e <D128_GENERIC+0x356>
 8008b2c:	ba64      	rev16	r4, r4
 8008b2e:	ba52      	rev16	r2, r2
 8008b30:	ba5b      	rev16	r3, r3
 8008b32:	ba6d      	rev16	r5, r5
 8008b34:	46b1      	mov	r9, r6
 8008b36:	e6da      	b.n	80088ee <D128_GENERIC+0xe6>
 8008b38:	f8dd a010 	ldr.w	sl, [sp, #16]
 8008b3c:	9b01      	ldr	r3, [sp, #4]
 8008b3e:	2000      	movs	r0, #0
 8008b40:	9903      	ldr	r1, [sp, #12]
 8008b42:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008b44:	6099      	str	r1, [r3, #8]
 8008b46:	9902      	ldr	r1, [sp, #8]
 8008b48:	f8c3 a01c 	str.w	sl, [r3, #28]
 8008b4c:	60d9      	str	r1, [r3, #12]
 8008b4e:	9906      	ldr	r1, [sp, #24]
 8008b50:	619a      	str	r2, [r3, #24]
 8008b52:	6119      	str	r1, [r3, #16]
 8008b54:	9907      	ldr	r1, [sp, #28]
 8008b56:	6159      	str	r1, [r3, #20]
 8008b58:	b00d      	add	sp, #52	; 0x34
 8008b5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b5e:	46b1      	mov	r9, r6
 8008b60:	e6c5      	b.n	80088ee <D128_GENERIC+0xe6>
 8008b62:	bf00      	nop
 8008b64:	24000000 	.word	0x24000000
 8008b68:	00780069 	.word	0x00780069
 8008b6c:	005b004e 	.word	0x005b004e
 8008b70:	00420037 	.word	0x00420037
 8008b74:	002d0024 	.word	0x002d0024
 8008b78:	001c0015 	.word	0x001c0015
 8008b7c:	000f000a 	.word	0x000f000a
 8008b80:	00060003 	.word	0x00060003
 8008b84:	00880096 	.word	0x00880096
 8008b88:	00a200ac 	.word	0x00a200ac
 8008b8c:	0015001c 	.word	0x0015001c
 8008b90:	0024002d 	.word	0x0024002d
 8008b94:	00370042 	.word	0x00370042
 8008b98:	004e005b 	.word	0x004e005b
 8008b9c:	00690078 	.word	0x00690078
 8008ba0:	00b400ba 	.word	0x00b400ba
 8008ba4:	00be00c0 	.word	0x00be00c0
 8008ba8:	00c000be 	.word	0x00c000be
 8008bac:	00ba00b4 	.word	0x00ba00b4
 8008bb0:	00ac00a2 	.word	0x00ac00a2
 8008bb4:	00960088 	.word	0x00960088
 8008bb8:	00030006 	.word	0x00030006
 8008bbc:	000a000f 	.word	0x000a000f

08008bc0 <D16_1CH_HTONS_VOL_HP>:
 8008bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bc4:	6993      	ldr	r3, [r2, #24]
 8008bc6:	b087      	sub	sp, #28
 8008bc8:	4682      	mov	sl, r0
 8008bca:	8cd0      	ldrh	r0, [r2, #38]	; 0x26
 8008bcc:	9304      	str	r3, [sp, #16]
 8008bce:	f8d2 b030 	ldr.w	fp, [r2, #48]	; 0x30
 8008bd2:	69d3      	ldr	r3, [r2, #28]
 8008bd4:	f8d2 e020 	ldr.w	lr, [r2, #32]
 8008bd8:	e9d2 5402 	ldrd	r5, r4, [r2, #8]
 8008bdc:	e9d2 6c04 	ldrd	r6, ip, [r2, #16]
 8008be0:	9403      	str	r4, [sp, #12]
 8008be2:	2800      	cmp	r0, #0
 8008be4:	d054      	beq.n	8008c90 <D16_1CH_HTONS_VOL_HP+0xd0>
 8008be6:	f1a1 0902 	sub.w	r9, r1, #2
 8008bea:	eb0a 0140 	add.w	r1, sl, r0, lsl #1
 8008bee:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 8008c9c <D16_1CH_HTONS_VOL_HP+0xdc>
 8008bf2:	4650      	mov	r0, sl
 8008bf4:	9101      	str	r1, [sp, #4]
 8008bf6:	4619      	mov	r1, r3
 8008bf8:	f8cd b008 	str.w	fp, [sp, #8]
 8008bfc:	9205      	str	r2, [sp, #20]
 8008bfe:	f850 3b02 	ldr.w	r3, [r0], #2
 8008c02:	ba5b      	rev16	r3, r3
 8008c04:	b2dc      	uxtb	r4, r3
 8008c06:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8008c0a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008c0e:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 8008c12:	4419      	add	r1, r3
 8008c14:	eb04 2491 	add.w	r4, r4, r1, lsr #10
 8008c18:	f3c1 0309 	ubfx	r3, r1, #0, #10
 8008c1c:	f3c4 0209 	ubfx	r2, r4, #0, #10
 8008c20:	0aa1      	lsrs	r1, r4, #10
 8008c22:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8008c26:	4a1b      	ldr	r2, [pc, #108]	; (8008c94 <D16_1CH_HTONS_VOL_HP+0xd4>)
 8008c28:	fb23 5402 	smlad	r4, r3, r2, r5
 8008c2c:	4a1a      	ldr	r2, [pc, #104]	; (8008c98 <D16_1CH_HTONS_VOL_HP+0xd8>)
 8008c2e:	fb23 f502 	smuad	r5, r3, r2
 8008c32:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 8008c36:	f04f 4a00 	mov.w	sl, #2147483648	; 0x80000000
 8008c3a:	f04f 0b00 	mov.w	fp, #0
 8008c3e:	19a2      	adds	r2, r4, r6
 8008c40:	eba2 020c 	sub.w	r2, r2, ip
 8008c44:	46a4      	mov	ip, r4
 8008c46:	17d7      	asrs	r7, r2, #31
 8008c48:	fba2 230e 	umull	r2, r3, r2, lr
 8008c4c:	f112 4600 	adds.w	r6, r2, #2147483648	; 0x80000000
 8008c50:	fb0e 3307 	mla	r3, lr, r7, r3
 8008c54:	f143 0700 	adc.w	r7, r3, #0
 8008c58:	9b02      	ldr	r3, [sp, #8]
 8008c5a:	047a      	lsls	r2, r7, #17
 8008c5c:	007e      	lsls	r6, r7, #1
 8008c5e:	fbc3 ab02 	smlal	sl, fp, r3, r2
 8008c62:	ea4f 03ab 	mov.w	r3, fp, asr #2
 8008c66:	f303 030f 	ssat	r3, #16, r3
 8008c6a:	f829 3f02 	strh.w	r3, [r9, #2]!
 8008c6e:	9b01      	ldr	r3, [sp, #4]
 8008c70:	4298      	cmp	r0, r3
 8008c72:	d1c4      	bne.n	8008bfe <D16_1CH_HTONS_VOL_HP+0x3e>
 8008c74:	460b      	mov	r3, r1
 8008c76:	9a05      	ldr	r2, [sp, #20]
 8008c78:	2000      	movs	r0, #0
 8008c7a:	9903      	ldr	r1, [sp, #12]
 8008c7c:	61d3      	str	r3, [r2, #28]
 8008c7e:	9b04      	ldr	r3, [sp, #16]
 8008c80:	6095      	str	r5, [r2, #8]
 8008c82:	60d1      	str	r1, [r2, #12]
 8008c84:	6193      	str	r3, [r2, #24]
 8008c86:	e9c2 6404 	strd	r6, r4, [r2, #16]
 8008c8a:	b007      	add	sp, #28
 8008c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c90:	4664      	mov	r4, ip
 8008c92:	e7f1      	b.n	8008c78 <D16_1CH_HTONS_VOL_HP+0xb8>
 8008c94:	00030001 	.word	0x00030001
 8008c98:	00010003 	.word	0x00010003
 8008c9c:	24000000 	.word	0x24000000

08008ca0 <D24_1CH_HTONS_VOL_HP>:
 8008ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ca4:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8008ca6:	b089      	sub	sp, #36	; 0x24
 8008ca8:	6993      	ldr	r3, [r2, #24]
 8008caa:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8008cac:	9604      	str	r6, [sp, #16]
 8008cae:	6a16      	ldr	r6, [r2, #32]
 8008cb0:	9306      	str	r3, [sp, #24]
 8008cb2:	9505      	str	r5, [sp, #20]
 8008cb4:	69d3      	ldr	r3, [r2, #28]
 8008cb6:	9600      	str	r6, [sp, #0]
 8008cb8:	e9d2 4a04 	ldrd	r4, sl, [r2, #16]
 8008cbc:	e9d2 ce02 	ldrd	ip, lr, [r2, #8]
 8008cc0:	2d00      	cmp	r5, #0
 8008cc2:	f000 8083 	beq.w	8008dcc <D24_1CH_HTONS_VOL_HP+0x12c>
 8008cc6:	9207      	str	r2, [sp, #28]
 8008cc8:	2600      	movs	r6, #0
 8008cca:	4622      	mov	r2, r4
 8008ccc:	f1a1 0b02 	sub.w	fp, r1, #2
 8008cd0:	4f3f      	ldr	r7, [pc, #252]	; (8008dd0 <D24_1CH_HTONS_VOL_HP+0x130>)
 8008cd2:	461d      	mov	r5, r3
 8008cd4:	f8cd a00c 	str.w	sl, [sp, #12]
 8008cd8:	9c00      	ldr	r4, [sp, #0]
 8008cda:	e056      	b.n	8008d8a <D24_1CH_HTONS_VOL_HP+0xea>
 8008cdc:	7841      	ldrb	r1, [r0, #1]
 8008cde:	eb08 4809 	add.w	r8, r8, r9, lsl #16
 8008ce2:	3002      	adds	r0, #2
 8008ce4:	4488      	add	r8, r1
 8008ce6:	fa5f f388 	uxtb.w	r3, r8
 8008cea:	f3c8 2907 	ubfx	r9, r8, #8, #8
 8008cee:	ea4f 4818 	mov.w	r8, r8, lsr #16
 8008cf2:	f857 1023 	ldr.w	r1, [r7, r3, lsl #2]
 8008cf6:	f857 3029 	ldr.w	r3, [r7, r9, lsl #2]
 8008cfa:	eb01 2195 	add.w	r1, r1, r5, lsr #10
 8008cfe:	f857 5028 	ldr.w	r5, [r7, r8, lsl #2]
 8008d02:	eb03 2891 	add.w	r8, r3, r1, lsr #10
 8008d06:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8008d0a:	f3c8 0309 	ubfx	r3, r8, #0, #10
 8008d0e:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 8008d12:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008d16:	492f      	ldr	r1, [pc, #188]	; (8008dd4 <D24_1CH_HTONS_VOL_HP+0x134>)
 8008d18:	fb23 e901 	smlad	r9, r3, r1, lr
 8008d1c:	492e      	ldr	r1, [pc, #184]	; (8008dd8 <D24_1CH_HTONS_VOL_HP+0x138>)
 8008d1e:	fb23 ce01 	smlad	lr, r3, r1, ip
 8008d22:	f3c5 0c09 	ubfx	ip, r5, #0, #10
 8008d26:	2101      	movs	r1, #1
 8008d28:	eb0c 084c 	add.w	r8, ip, ip, lsl #1
 8008d2c:	eb0e 0e48 	add.w	lr, lr, r8, lsl #1
 8008d30:	fb23 f301 	smuad	r3, r3, r1
 8008d34:	f5a9 51d8 	sub.w	r1, r9, #6912	; 0x1b00
 8008d38:	eb08 0c03 	add.w	ip, r8, r3
 8008d3c:	9b03      	ldr	r3, [sp, #12]
 8008d3e:	f04f 0a00 	mov.w	sl, #0
 8008d42:	440a      	add	r2, r1
 8008d44:	3601      	adds	r6, #1
 8008d46:	9103      	str	r1, [sp, #12]
 8008d48:	1ad2      	subs	r2, r2, r3
 8008d4a:	ea4f 79e2 	mov.w	r9, r2, asr #31
 8008d4e:	fba2 2304 	umull	r2, r3, r2, r4
 8008d52:	e9cd 2300 	strd	r2, r3, [sp]
 8008d56:	fb04 3309 	mla	r3, r4, r9, r3
 8008d5a:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 8008d5e:	9301      	str	r3, [sp, #4]
 8008d60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d64:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8008d68:	f143 0300 	adc.w	r3, r3, #0
 8008d6c:	ea4f 38c3 	mov.w	r8, r3, lsl #15
 8008d70:	005a      	lsls	r2, r3, #1
 8008d72:	9b04      	ldr	r3, [sp, #16]
 8008d74:	fbc3 9a08 	smlal	r9, sl, r3, r8
 8008d78:	ea4f 03aa 	mov.w	r3, sl, asr #2
 8008d7c:	f303 030f 	ssat	r3, #16, r3
 8008d80:	f82b 3f02 	strh.w	r3, [fp, #2]!
 8008d84:	9b05      	ldr	r3, [sp, #20]
 8008d86:	429e      	cmp	r6, r3
 8008d88:	d010      	beq.n	8008dac <D24_1CH_HTONS_VOL_HP+0x10c>
 8008d8a:	f890 9003 	ldrb.w	r9, [r0, #3]
 8008d8e:	f016 0f01 	tst.w	r6, #1
 8008d92:	7801      	ldrb	r1, [r0, #0]
 8008d94:	ea4f 2309 	mov.w	r3, r9, lsl #8
 8008d98:	ea4f 2801 	mov.w	r8, r1, lsl #8
 8008d9c:	d09e      	beq.n	8008cdc <D24_1CH_HTONS_VOL_HP+0x3c>
 8008d9e:	f890 8002 	ldrb.w	r8, [r0, #2]
 8008da2:	3004      	adds	r0, #4
 8008da4:	eb03 4808 	add.w	r8, r3, r8, lsl #16
 8008da8:	4488      	add	r8, r1
 8008daa:	e79c      	b.n	8008ce6 <D24_1CH_HTONS_VOL_HP+0x46>
 8008dac:	4614      	mov	r4, r2
 8008dae:	462b      	mov	r3, r5
 8008db0:	9a07      	ldr	r2, [sp, #28]
 8008db2:	2000      	movs	r0, #0
 8008db4:	61d3      	str	r3, [r2, #28]
 8008db6:	9b06      	ldr	r3, [sp, #24]
 8008db8:	f8c2 c008 	str.w	ip, [r2, #8]
 8008dbc:	f8c2 e00c 	str.w	lr, [r2, #12]
 8008dc0:	6193      	str	r3, [r2, #24]
 8008dc2:	e9c2 4104 	strd	r4, r1, [r2, #16]
 8008dc6:	b009      	add	sp, #36	; 0x24
 8008dc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dcc:	4651      	mov	r1, sl
 8008dce:	e7f0      	b.n	8008db2 <D24_1CH_HTONS_VOL_HP+0x112>
 8008dd0:	24000000 	.word	0x24000000
 8008dd4:	00030001 	.word	0x00030001
 8008dd8:	00060007 	.word	0x00060007

08008ddc <D32_1CH_HTONS_VOL_HP>:
 8008ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008de0:	6993      	ldr	r3, [r2, #24]
 8008de2:	b087      	sub	sp, #28
 8008de4:	4683      	mov	fp, r0
 8008de6:	8cd0      	ldrh	r0, [r2, #38]	; 0x26
 8008de8:	9304      	str	r3, [sp, #16]
 8008dea:	69d5      	ldr	r5, [r2, #28]
 8008dec:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8008dee:	f8d2 a020 	ldr.w	sl, [r2, #32]
 8008df2:	e9d2 8e04 	ldrd	r8, lr, [r2, #16]
 8008df6:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 8008dfa:	2800      	cmp	r0, #0
 8008dfc:	d077      	beq.n	8008eee <D32_1CH_HTONS_VOL_HP+0x112>
 8008dfe:	460f      	mov	r7, r1
 8008e00:	46f1      	mov	r9, lr
 8008e02:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 8008e06:	f8cd 8000 	str.w	r8, [sp]
 8008e0a:	4e3a      	ldr	r6, [pc, #232]	; (8008ef4 <D32_1CH_HTONS_VOL_HP+0x118>)
 8008e0c:	469e      	mov	lr, r3
 8008e0e:	46a0      	mov	r8, r4
 8008e10:	9103      	str	r1, [sp, #12]
 8008e12:	9205      	str	r2, [sp, #20]
 8008e14:	f85b 4b04 	ldr.w	r4, [fp], #4
 8008e18:	ba64      	rev16	r4, r4
 8008e1a:	b2e0      	uxtb	r0, r4
 8008e1c:	f3c4 2307 	ubfx	r3, r4, #8, #8
 8008e20:	f3c4 4107 	ubfx	r1, r4, #16, #8
 8008e24:	0e24      	lsrs	r4, r4, #24
 8008e26:	f856 0020 	ldr.w	r0, [r6, r0, lsl #2]
 8008e2a:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 8008e2e:	eb00 2095 	add.w	r0, r0, r5, lsr #10
 8008e32:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 8008e36:	f856 5024 	ldr.w	r5, [r6, r4, lsl #2]
 8008e3a:	eb03 2390 	add.w	r3, r3, r0, lsr #10
 8008e3e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8008e42:	eb01 2193 	add.w	r1, r1, r3, lsr #10
 8008e46:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e4a:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 8008e4e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8008e52:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008e56:	f3c5 0009 	ubfx	r0, r5, #0, #10
 8008e5a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8008e5e:	4826      	ldr	r0, [pc, #152]	; (8008ef8 <D32_1CH_HTONS_VOL_HP+0x11c>)
 8008e60:	fb23 c400 	smlad	r4, r3, r0, ip
 8008e64:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8008e68:	fb21 4402 	smlad	r4, r1, r2, r4
 8008e6c:	4823      	ldr	r0, [pc, #140]	; (8008efc <D32_1CH_HTONS_VOL_HP+0x120>)
 8008e6e:	fb23 ec00 	smlad	ip, r3, r0, lr
 8008e72:	4823      	ldr	r0, [pc, #140]	; (8008f00 <D32_1CH_HTONS_VOL_HP+0x124>)
 8008e74:	fb21 cc00 	smlad	ip, r1, r0, ip
 8008e78:	2201      	movs	r2, #1
 8008e7a:	fb23 f302 	smuad	r3, r3, r2
 8008e7e:	4821      	ldr	r0, [pc, #132]	; (8008f04 <D32_1CH_HTONS_VOL_HP+0x128>)
 8008e80:	fb21 3e00 	smlad	lr, r1, r0, r3
 8008e84:	9b00      	ldr	r3, [sp, #0]
 8008e86:	f5a4 4480 	sub.w	r4, r4, #16384	; 0x4000
 8008e8a:	4423      	add	r3, r4
 8008e8c:	eba3 0209 	sub.w	r2, r3, r9
 8008e90:	46a1      	mov	r9, r4
 8008e92:	17d1      	asrs	r1, r2, #31
 8008e94:	fba2 230a 	umull	r2, r3, r2, sl
 8008e98:	e9cd 2300 	strd	r2, r3, [sp]
 8008e9c:	fb0a 3301 	mla	r3, sl, r1, r3
 8008ea0:	9301      	str	r3, [sp, #4]
 8008ea2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008ea6:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8008eaa:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008eae:	f143 0300 	adc.w	r3, r3, #0
 8008eb2:	0399      	lsls	r1, r3, #14
 8008eb4:	005b      	lsls	r3, r3, #1
 8008eb6:	9300      	str	r3, [sp, #0]
 8008eb8:	2300      	movs	r3, #0
 8008eba:	fbc8 2301 	smlal	r2, r3, r8, r1
 8008ebe:	109b      	asrs	r3, r3, #2
 8008ec0:	f303 030f 	ssat	r3, #16, r3
 8008ec4:	f827 3b02 	strh.w	r3, [r7], #2
 8008ec8:	9b03      	ldr	r3, [sp, #12]
 8008eca:	429f      	cmp	r7, r3
 8008ecc:	d1a2      	bne.n	8008e14 <D32_1CH_HTONS_VOL_HP+0x38>
 8008ece:	4673      	mov	r3, lr
 8008ed0:	f8dd 8000 	ldr.w	r8, [sp]
 8008ed4:	9a05      	ldr	r2, [sp, #20]
 8008ed6:	6093      	str	r3, [r2, #8]
 8008ed8:	2000      	movs	r0, #0
 8008eda:	9b04      	ldr	r3, [sp, #16]
 8008edc:	f8c2 c00c 	str.w	ip, [r2, #12]
 8008ee0:	61d5      	str	r5, [r2, #28]
 8008ee2:	6193      	str	r3, [r2, #24]
 8008ee4:	e9c2 8404 	strd	r8, r4, [r2, #16]
 8008ee8:	b007      	add	sp, #28
 8008eea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eee:	4674      	mov	r4, lr
 8008ef0:	e7f1      	b.n	8008ed6 <D32_1CH_HTONS_VOL_HP+0xfa>
 8008ef2:	bf00      	nop
 8008ef4:	24000000 	.word	0x24000000
 8008ef8:	00060003 	.word	0x00060003
 8008efc:	000a000c 	.word	0x000a000c
 8008f00:	000c000a 	.word	0x000c000a
 8008f04:	00030006 	.word	0x00030006

08008f08 <D48_1CH_HTONS_VOL_HP>:
 8008f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f0c:	6b17      	ldr	r7, [r2, #48]	; 0x30
 8008f0e:	b087      	sub	sp, #28
 8008f10:	6993      	ldr	r3, [r2, #24]
 8008f12:	9701      	str	r7, [sp, #4]
 8008f14:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8008f16:	6a17      	ldr	r7, [r2, #32]
 8008f18:	9304      	str	r3, [sp, #16]
 8008f1a:	69d6      	ldr	r6, [r2, #28]
 8008f1c:	9702      	str	r7, [sp, #8]
 8008f1e:	e9d2 4e04 	ldrd	r4, lr, [r2, #16]
 8008f22:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 8008f26:	2d00      	cmp	r5, #0
 8008f28:	f000 8093 	beq.w	8009052 <D48_1CH_HTONS_VOL_HP+0x14a>
 8008f2c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f30:	f1a1 0b02 	sub.w	fp, r1, #2
 8008f34:	46f2      	mov	sl, lr
 8008f36:	4f48      	ldr	r7, [pc, #288]	; (8009058 <D48_1CH_HTONS_VOL_HP+0x150>)
 8008f38:	eb00 0145 	add.w	r1, r0, r5, lsl #1
 8008f3c:	469e      	mov	lr, r3
 8008f3e:	9205      	str	r2, [sp, #20]
 8008f40:	9103      	str	r1, [sp, #12]
 8008f42:	e9d0 3200 	ldrd	r3, r2, [r0]
 8008f46:	3006      	adds	r0, #6
 8008f48:	ba5b      	rev16	r3, r3
 8008f4a:	fa92 f992 	rev16.w	r9, r2
 8008f4e:	b2dd      	uxtb	r5, r3
 8008f50:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8008f54:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8008f58:	0e1b      	lsrs	r3, r3, #24
 8008f5a:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 8008f5e:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 8008f62:	eb05 2696 	add.w	r6, r5, r6, lsr #10
 8008f66:	f857 5022 	ldr.w	r5, [r7, r2, lsl #2]
 8008f6a:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8008f6e:	fa5f f289 	uxtb.w	r2, r9
 8008f72:	eb01 2196 	add.w	r1, r1, r6, lsr #10
 8008f76:	f3c9 2907 	ubfx	r9, r9, #8, #8
 8008f7a:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 8008f7e:	f3c6 0809 	ubfx	r8, r6, #0, #10
 8008f82:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 8008f86:	f857 6029 	ldr.w	r6, [r7, r9, lsl #2]
 8008f8a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8008f8e:	eb03 2395 	add.w	r3, r3, r5, lsr #10
 8008f92:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8008f96:	ea41 4808 	orr.w	r8, r1, r8, lsl #16
 8008f9a:	eb02 2293 	add.w	r2, r2, r3, lsr #10
 8008f9e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008fa2:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 8008fa6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8008faa:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 8008fae:	f3c6 0309 	ubfx	r3, r6, #0, #10
 8008fb2:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8008fb6:	4b29      	ldr	r3, [pc, #164]	; (800905c <D48_1CH_HTONS_VOL_HP+0x154>)
 8008fb8:	fb28 c103 	smlad	r1, r8, r3, ip
 8008fbc:	4b28      	ldr	r3, [pc, #160]	; (8009060 <D48_1CH_HTONS_VOL_HP+0x158>)
 8008fbe:	fb25 1103 	smlad	r1, r5, r3, r1
 8008fc2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008fc6:	fb22 1903 	smlad	r9, r2, r3, r1
 8008fca:	4b26      	ldr	r3, [pc, #152]	; (8009064 <D48_1CH_HTONS_VOL_HP+0x15c>)
 8008fcc:	fb28 ec03 	smlad	ip, r8, r3, lr
 8008fd0:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 8008fd4:	fb25 cc03 	smlad	ip, r5, r3, ip
 8008fd8:	4b23      	ldr	r3, [pc, #140]	; (8009068 <D48_1CH_HTONS_VOL_HP+0x160>)
 8008fda:	fb22 cc03 	smlad	ip, r2, r3, ip
 8008fde:	2101      	movs	r1, #1
 8008fe0:	fb28 f801 	smuad	r8, r8, r1
 8008fe4:	4b21      	ldr	r3, [pc, #132]	; (800906c <D48_1CH_HTONS_VOL_HP+0x164>)
 8008fe6:	fb25 8503 	smlad	r5, r5, r3, r8
 8008fea:	4b21      	ldr	r3, [pc, #132]	; (8009070 <D48_1CH_HTONS_VOL_HP+0x168>)
 8008fec:	fb22 5e03 	smlad	lr, r2, r3, r5
 8008ff0:	f5a9 4158 	sub.w	r1, r9, #55296	; 0xd800
 8008ff4:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8008ff8:	190a      	adds	r2, r1, r4
 8008ffa:	9c02      	ldr	r4, [sp, #8]
 8008ffc:	eba2 020a 	sub.w	r2, r2, sl
 8009000:	468a      	mov	sl, r1
 8009002:	ea4f 79e2 	mov.w	r9, r2, asr #31
 8009006:	fba2 2304 	umull	r2, r3, r2, r4
 800900a:	fb04 3309 	mla	r3, r4, r9, r3
 800900e:	f112 4400 	adds.w	r4, r2, #2147483648	; 0x80000000
 8009012:	f04f 0900 	mov.w	r9, #0
 8009016:	f143 0500 	adc.w	r5, r3, #0
 800901a:	9b01      	ldr	r3, [sp, #4]
 800901c:	032a      	lsls	r2, r5, #12
 800901e:	006c      	lsls	r4, r5, #1
 8009020:	fbc3 8902 	smlal	r8, r9, r3, r2
 8009024:	ea4f 03a9 	mov.w	r3, r9, asr #2
 8009028:	f303 030f 	ssat	r3, #16, r3
 800902c:	f82b 3f02 	strh.w	r3, [fp, #2]!
 8009030:	9b03      	ldr	r3, [sp, #12]
 8009032:	4283      	cmp	r3, r0
 8009034:	d185      	bne.n	8008f42 <D48_1CH_HTONS_VOL_HP+0x3a>
 8009036:	4673      	mov	r3, lr
 8009038:	9a05      	ldr	r2, [sp, #20]
 800903a:	6093      	str	r3, [r2, #8]
 800903c:	2000      	movs	r0, #0
 800903e:	9b04      	ldr	r3, [sp, #16]
 8009040:	f8c2 c00c 	str.w	ip, [r2, #12]
 8009044:	61d6      	str	r6, [r2, #28]
 8009046:	6193      	str	r3, [r2, #24]
 8009048:	e9c2 4104 	strd	r4, r1, [r2, #16]
 800904c:	b007      	add	sp, #28
 800904e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009052:	4671      	mov	r1, lr
 8009054:	e7f1      	b.n	800903a <D48_1CH_HTONS_VOL_HP+0x132>
 8009056:	bf00      	nop
 8009058:	24000000 	.word	0x24000000
 800905c:	000f000a 	.word	0x000f000a
 8009060:	00060003 	.word	0x00060003
 8009064:	00150019 	.word	0x00150019
 8009068:	00190015 	.word	0x00190015
 800906c:	00030006 	.word	0x00030006
 8009070:	000a000f 	.word	0x000a000f

08009074 <D64_1CH_HTONS_VOL_HP>:
 8009074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009078:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800907a:	b089      	sub	sp, #36	; 0x24
 800907c:	6993      	ldr	r3, [r2, #24]
 800907e:	4686      	mov	lr, r0
 8009080:	9503      	str	r5, [sp, #12]
 8009082:	8cd0      	ldrh	r0, [r2, #38]	; 0x26
 8009084:	6a15      	ldr	r5, [r2, #32]
 8009086:	9306      	str	r3, [sp, #24]
 8009088:	69d6      	ldr	r6, [r2, #28]
 800908a:	9504      	str	r5, [sp, #16]
 800908c:	e9d2 8404 	ldrd	r8, r4, [r2, #16]
 8009090:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 8009094:	2800      	cmp	r0, #0
 8009096:	f000 80a4 	beq.w	80091e2 <D64_1CH_HTONS_VOL_HP+0x16e>
 800909a:	460f      	mov	r7, r1
 800909c:	46f1      	mov	r9, lr
 800909e:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 80090a2:	4d56      	ldr	r5, [pc, #344]	; (80091fc <D64_1CH_HTONS_VOL_HP+0x188>)
 80090a4:	46a2      	mov	sl, r4
 80090a6:	469e      	mov	lr, r3
 80090a8:	9105      	str	r1, [sp, #20]
 80090aa:	9207      	str	r2, [sp, #28]
 80090ac:	f859 1b08 	ldr.w	r1, [r9], #8
 80090b0:	f859 3c04 	ldr.w	r3, [r9, #-4]
 80090b4:	ba49      	rev16	r1, r1
 80090b6:	fa93 fb93 	rev16.w	fp, r3
 80090ba:	b2cb      	uxtb	r3, r1
 80090bc:	f3c1 2207 	ubfx	r2, r1, #8, #8
 80090c0:	f3c1 4007 	ubfx	r0, r1, #16, #8
 80090c4:	0e09      	lsrs	r1, r1, #24
 80090c6:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 80090ca:	fa5f f38b 	uxtb.w	r3, fp
 80090ce:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 80090d2:	4426      	add	r6, r4
 80090d4:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 80090d8:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 80090dc:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 80090e0:	f855 0023 	ldr.w	r0, [r5, r3, lsl #2]
 80090e4:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80090e8:	f3cb 2307 	ubfx	r3, fp, #8, #8
 80090ec:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 80090f0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80090f4:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 80090f8:	eb01 2194 	add.w	r1, r1, r4, lsr #10
 80090fc:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009100:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 8009104:	f3cb 4607 	ubfx	r6, fp, #16, #8
 8009108:	eb00 2091 	add.w	r0, r0, r1, lsr #10
 800910c:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8009110:	f855 6026 	ldr.w	r6, [r5, r6, lsl #2]
 8009114:	ea4f 6b1b 	mov.w	fp, fp, lsr #24
 8009118:	eb03 2390 	add.w	r3, r3, r0, lsr #10
 800911c:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8009120:	f855 b02b 	ldr.w	fp, [r5, fp, lsl #2]
 8009124:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009128:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 800912c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009130:	eb0b 2b96 	add.w	fp, fp, r6, lsr #10
 8009134:	f3c6 0409 	ubfx	r4, r6, #0, #10
 8009138:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800913c:	f3cb 0009 	ubfx	r0, fp, #0, #10
 8009140:	ea4f 269b 	mov.w	r6, fp, lsr #10
 8009144:	ea40 4b04 	orr.w	fp, r0, r4, lsl #16
 8009148:	482d      	ldr	r0, [pc, #180]	; (8009200 <D64_1CH_HTONS_VOL_HP+0x18c>)
 800914a:	fb22 cc00 	smlad	ip, r2, r0, ip
 800914e:	482d      	ldr	r0, [pc, #180]	; (8009204 <D64_1CH_HTONS_VOL_HP+0x190>)
 8009150:	fb21 cc00 	smlad	ip, r1, r0, ip
 8009154:	482c      	ldr	r0, [pc, #176]	; (8009208 <D64_1CH_HTONS_VOL_HP+0x194>)
 8009156:	fb23 cc00 	smlad	ip, r3, r0, ip
 800915a:	f44f 3480 	mov.w	r4, #65536	; 0x10000
 800915e:	fb2b c404 	smlad	r4, fp, r4, ip
 8009162:	482a      	ldr	r0, [pc, #168]	; (800920c <D64_1CH_HTONS_VOL_HP+0x198>)
 8009164:	fb22 ec00 	smlad	ip, r2, r0, lr
 8009168:	fb2b cc10 	smladx	ip, fp, r0, ip
 800916c:	4828      	ldr	r0, [pc, #160]	; (8009210 <D64_1CH_HTONS_VOL_HP+0x19c>)
 800916e:	fb21 cc00 	smlad	ip, r1, r0, ip
 8009172:	fb23 cc10 	smladx	ip, r3, r0, ip
 8009176:	f04f 0e01 	mov.w	lr, #1
 800917a:	fb22 f20e 	smuad	r2, r2, lr
 800917e:	4825      	ldr	r0, [pc, #148]	; (8009214 <D64_1CH_HTONS_VOL_HP+0x1a0>)
 8009180:	fb21 2100 	smlad	r1, r1, r0, r2
 8009184:	4a24      	ldr	r2, [pc, #144]	; (8009218 <D64_1CH_HTONS_VOL_HP+0x1a4>)
 8009186:	fb23 1302 	smlad	r3, r3, r2, r1
 800918a:	4a24      	ldr	r2, [pc, #144]	; (800921c <D64_1CH_HTONS_VOL_HP+0x1a8>)
 800918c:	fb2b 3e02 	smlad	lr, fp, r2, r3
 8009190:	f5a4 3400 	sub.w	r4, r4, #131072	; 0x20000
 8009194:	eb04 0208 	add.w	r2, r4, r8
 8009198:	eba2 020a 	sub.w	r2, r2, sl
 800919c:	46a2      	mov	sl, r4
 800919e:	4610      	mov	r0, r2
 80091a0:	17d1      	asrs	r1, r2, #31
 80091a2:	e9cd 0100 	strd	r0, r1, [sp]
 80091a6:	9904      	ldr	r1, [sp, #16]
 80091a8:	9801      	ldr	r0, [sp, #4]
 80091aa:	fba2 2301 	umull	r2, r3, r2, r1
 80091ae:	fb01 3300 	mla	r3, r1, r0, r3
 80091b2:	f112 4000 	adds.w	r0, r2, #2147483648	; 0x80000000
 80091b6:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80091ba:	f143 0100 	adc.w	r1, r3, #0
 80091be:	9b03      	ldr	r3, [sp, #12]
 80091c0:	02ca      	lsls	r2, r1, #11
 80091c2:	ea4f 0841 	mov.w	r8, r1, lsl #1
 80091c6:	2100      	movs	r1, #0
 80091c8:	fbc3 0102 	smlal	r0, r1, r3, r2
 80091cc:	108b      	asrs	r3, r1, #2
 80091ce:	f303 030f 	ssat	r3, #16, r3
 80091d2:	f827 3b02 	strh.w	r3, [r7], #2
 80091d6:	9b05      	ldr	r3, [sp, #20]
 80091d8:	429f      	cmp	r7, r3
 80091da:	f47f af67 	bne.w	80090ac <D64_1CH_HTONS_VOL_HP+0x38>
 80091de:	4673      	mov	r3, lr
 80091e0:	9a07      	ldr	r2, [sp, #28]
 80091e2:	6093      	str	r3, [r2, #8]
 80091e4:	2000      	movs	r0, #0
 80091e6:	9b06      	ldr	r3, [sp, #24]
 80091e8:	f8c2 c00c 	str.w	ip, [r2, #12]
 80091ec:	61d6      	str	r6, [r2, #28]
 80091ee:	6193      	str	r3, [r2, #24]
 80091f0:	e9c2 8404 	strd	r8, r4, [r2, #16]
 80091f4:	b009      	add	sp, #36	; 0x24
 80091f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091fa:	bf00      	nop
 80091fc:	24000000 	.word	0x24000000
 8009200:	001c0015 	.word	0x001c0015
 8009204:	000f000a 	.word	0x000f000a
 8009208:	00060003 	.word	0x00060003
 800920c:	0024002a 	.word	0x0024002a
 8009210:	002e0030 	.word	0x002e0030
 8009214:	00030006 	.word	0x00030006
 8009218:	000a000f 	.word	0x000a000f
 800921c:	0015001c 	.word	0x0015001c

08009220 <D80_1CH_HTONS_VOL_HP>:
 8009220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009224:	6913      	ldr	r3, [r2, #16]
 8009226:	b089      	sub	sp, #36	; 0x24
 8009228:	6b16      	ldr	r6, [r2, #48]	; 0x30
 800922a:	9301      	str	r3, [sp, #4]
 800922c:	9603      	str	r6, [sp, #12]
 800922e:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 8009230:	6a16      	ldr	r6, [r2, #32]
 8009232:	e9d2 5305 	ldrd	r5, r3, [r2, #20]
 8009236:	e9d2 7c02 	ldrd	r7, ip, [r2, #8]
 800923a:	9306      	str	r3, [sp, #24]
 800923c:	9604      	str	r6, [sp, #16]
 800923e:	69d3      	ldr	r3, [r2, #28]
 8009240:	2c00      	cmp	r4, #0
 8009242:	f000 80ce 	beq.w	80093e2 <D80_1CH_HTONS_VOL_HP+0x1c2>
 8009246:	3902      	subs	r1, #2
 8009248:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800924c:	4e66      	ldr	r6, [pc, #408]	; (80093e8 <D80_1CH_HTONS_VOL_HP+0x1c8>)
 800924e:	469e      	mov	lr, r3
 8009250:	9102      	str	r1, [sp, #8]
 8009252:	46aa      	mov	sl, r5
 8009254:	eb00 0144 	add.w	r1, r0, r4, lsl #1
 8009258:	9207      	str	r2, [sp, #28]
 800925a:	9105      	str	r1, [sp, #20]
 800925c:	6883      	ldr	r3, [r0, #8]
 800925e:	e9d0 4200 	ldrd	r4, r2, [r0]
 8009262:	300a      	adds	r0, #10
 8009264:	ba64      	rev16	r4, r4
 8009266:	ba52      	rev16	r2, r2
 8009268:	fa93 fb93 	rev16.w	fp, r3
 800926c:	b2e5      	uxtb	r5, r4
 800926e:	f3c4 2307 	ubfx	r3, r4, #8, #8
 8009272:	f3c4 4107 	ubfx	r1, r4, #16, #8
 8009276:	0e24      	lsrs	r4, r4, #24
 8009278:	f856 8025 	ldr.w	r8, [r6, r5, lsl #2]
 800927c:	b2d5      	uxtb	r5, r2
 800927e:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 8009282:	44c6      	add	lr, r8
 8009284:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 8009288:	f856 4024 	ldr.w	r4, [r6, r4, lsl #2]
 800928c:	eb03 239e 	add.w	r3, r3, lr, lsr #10
 8009290:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
 8009294:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8009298:	eb01 2993 	add.w	r9, r1, r3, lsr #10
 800929c:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80092a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80092a4:	eb04 2499 	add.w	r4, r4, r9, lsr #10
 80092a8:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 80092ac:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80092b0:	f3cb 2e07 	ubfx	lr, fp, #8, #8
 80092b4:	eb05 2894 	add.w	r8, r5, r4, lsr #10
 80092b8:	f3c2 4507 	ubfx	r5, r2, #16, #8
 80092bc:	0e12      	lsrs	r2, r2, #24
 80092be:	f856 e02e 	ldr.w	lr, [r6, lr, lsl #2]
 80092c2:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 80092c6:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
 80092ca:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 80092ce:	fa5f fb8b 	uxtb.w	fp, fp
 80092d2:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 80092d6:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80092da:	f856 b02b 	ldr.w	fp, [r6, fp, lsl #2]
 80092de:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80092e2:	eb02 2295 	add.w	r2, r2, r5, lsr #10
 80092e6:	f3c9 0909 	ubfx	r9, r9, #0, #10
 80092ea:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80092ee:	ea41 4808 	orr.w	r8, r1, r8, lsl #16
 80092f2:	eb0b 2b92 	add.w	fp, fp, r2, lsr #10
 80092f6:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80092fa:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80092fe:	eb0e 2e9b 	add.w	lr, lr, fp, lsr #10
 8009302:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8009306:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
 800930a:	f3ce 0109 	ubfx	r1, lr, #0, #10
 800930e:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 8009312:	ea4f 2e9e 	mov.w	lr, lr, lsr #10
 8009316:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 800931a:	4934      	ldr	r1, [pc, #208]	; (80093ec <D80_1CH_HTONS_VOL_HP+0x1cc>)
 800931c:	fb23 cc01 	smlad	ip, r3, r1, ip
 8009320:	4933      	ldr	r1, [pc, #204]	; (80093f0 <D80_1CH_HTONS_VOL_HP+0x1d0>)
 8009322:	fb24 cc01 	smlad	ip, r4, r1, ip
 8009326:	4933      	ldr	r1, [pc, #204]	; (80093f4 <D80_1CH_HTONS_VOL_HP+0x1d4>)
 8009328:	fb28 cc01 	smlad	ip, r8, r1, ip
 800932c:	4932      	ldr	r1, [pc, #200]	; (80093f8 <D80_1CH_HTONS_VOL_HP+0x1d8>)
 800932e:	fb22 cc01 	smlad	ip, r2, r1, ip
 8009332:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8009336:	fb2b c901 	smlad	r9, fp, r1, ip
 800933a:	4930      	ldr	r1, [pc, #192]	; (80093fc <D80_1CH_HTONS_VOL_HP+0x1dc>)
 800933c:	fb23 7701 	smlad	r7, r3, r1, r7
 8009340:	492f      	ldr	r1, [pc, #188]	; (8009400 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 8009342:	fb24 7701 	smlad	r7, r4, r1, r7
 8009346:	f04f 1c4b 	mov.w	ip, #4915275	; 0x4b004b
 800934a:	fb28 7c0c 	smlad	ip, r8, ip, r7
 800934e:	492d      	ldr	r1, [pc, #180]	; (8009404 <D80_1CH_HTONS_VOL_HP+0x1e4>)
 8009350:	fb22 cc01 	smlad	ip, r2, r1, ip
 8009354:	492c      	ldr	r1, [pc, #176]	; (8009408 <D80_1CH_HTONS_VOL_HP+0x1e8>)
 8009356:	fb2b cc01 	smlad	ip, fp, r1, ip
 800935a:	2101      	movs	r1, #1
 800935c:	fb23 f301 	smuad	r3, r3, r1
 8009360:	492a      	ldr	r1, [pc, #168]	; (800940c <D80_1CH_HTONS_VOL_HP+0x1ec>)
 8009362:	fb24 3401 	smlad	r4, r4, r1, r3
 8009366:	492a      	ldr	r1, [pc, #168]	; (8009410 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 8009368:	fb28 4101 	smlad	r1, r8, r1, r4
 800936c:	4f29      	ldr	r7, [pc, #164]	; (8009414 <D80_1CH_HTONS_VOL_HP+0x1f4>)
 800936e:	fb22 1207 	smlad	r2, r2, r7, r1
 8009372:	4f29      	ldr	r7, [pc, #164]	; (8009418 <D80_1CH_HTONS_VOL_HP+0x1f8>)
 8009374:	fb2b 2707 	smlad	r7, fp, r7, r2
 8009378:	f5a9 317a 	sub.w	r1, r9, #256000	; 0x3e800
 800937c:	9b01      	ldr	r3, [sp, #4]
 800937e:	9c04      	ldr	r4, [sp, #16]
 8009380:	440b      	add	r3, r1
 8009382:	eba3 020a 	sub.w	r2, r3, sl
 8009386:	468a      	mov	sl, r1
 8009388:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800938c:	fba2 2304 	umull	r2, r3, r2, r4
 8009390:	fb04 3309 	mla	r3, r4, r9, r3
 8009394:	f112 4400 	adds.w	r4, r2, #2147483648	; 0x80000000
 8009398:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800939c:	f143 0500 	adc.w	r5, r3, #0
 80093a0:	006b      	lsls	r3, r5, #1
 80093a2:	02aa      	lsls	r2, r5, #10
 80093a4:	2500      	movs	r5, #0
 80093a6:	9301      	str	r3, [sp, #4]
 80093a8:	9b03      	ldr	r3, [sp, #12]
 80093aa:	fbc3 4502 	smlal	r4, r5, r3, r2
 80093ae:	9a02      	ldr	r2, [sp, #8]
 80093b0:	10ab      	asrs	r3, r5, #2
 80093b2:	f303 030f 	ssat	r3, #16, r3
 80093b6:	f822 3f02 	strh.w	r3, [r2, #2]!
 80093ba:	9b05      	ldr	r3, [sp, #20]
 80093bc:	9202      	str	r2, [sp, #8]
 80093be:	4298      	cmp	r0, r3
 80093c0:	f47f af4c 	bne.w	800925c <D80_1CH_HTONS_VOL_HP+0x3c>
 80093c4:	4673      	mov	r3, lr
 80093c6:	9a07      	ldr	r2, [sp, #28]
 80093c8:	61d3      	str	r3, [r2, #28]
 80093ca:	2000      	movs	r0, #0
 80093cc:	9b01      	ldr	r3, [sp, #4]
 80093ce:	6097      	str	r7, [r2, #8]
 80093d0:	f8c2 c00c 	str.w	ip, [r2, #12]
 80093d4:	e9c2 3104 	strd	r3, r1, [r2, #16]
 80093d8:	9b06      	ldr	r3, [sp, #24]
 80093da:	6193      	str	r3, [r2, #24]
 80093dc:	b009      	add	sp, #36	; 0x24
 80093de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093e2:	4629      	mov	r1, r5
 80093e4:	e7f0      	b.n	80093c8 <D80_1CH_HTONS_VOL_HP+0x1a8>
 80093e6:	bf00      	nop
 80093e8:	24000000 	.word	0x24000000
 80093ec:	002d0024 	.word	0x002d0024
 80093f0:	001c0015 	.word	0x001c0015
 80093f4:	000f000a 	.word	0x000f000a
 80093f8:	00060003 	.word	0x00060003
 80093fc:	0037003f 	.word	0x0037003f
 8009400:	00450049 	.word	0x00450049
 8009404:	00490045 	.word	0x00490045
 8009408:	003f0037 	.word	0x003f0037
 800940c:	00030006 	.word	0x00030006
 8009410:	000a000f 	.word	0x000a000f
 8009414:	0015001c 	.word	0x0015001c
 8009418:	0024002d 	.word	0x0024002d

0800941c <D128_1CH_HTONS_VOL_HP>:
 800941c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009420:	6914      	ldr	r4, [r2, #16]
 8009422:	b08d      	sub	sp, #52	; 0x34
 8009424:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8009426:	9404      	str	r4, [sp, #16]
 8009428:	6954      	ldr	r4, [r2, #20]
 800942a:	920b      	str	r2, [sp, #44]	; 0x2c
 800942c:	9405      	str	r4, [sp, #20]
 800942e:	6994      	ldr	r4, [r2, #24]
 8009430:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 8009434:	940a      	str	r4, [sp, #40]	; 0x28
 8009436:	6894      	ldr	r4, [r2, #8]
 8009438:	9403      	str	r4, [sp, #12]
 800943a:	68d4      	ldr	r4, [r2, #12]
 800943c:	9402      	str	r4, [sp, #8]
 800943e:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8009440:	6a12      	ldr	r2, [r2, #32]
 8009442:	9407      	str	r4, [sp, #28]
 8009444:	9208      	str	r2, [sp, #32]
 8009446:	2b00      	cmp	r3, #0
 8009448:	f000 812e 	beq.w	80096a8 <D128_1CH_HTONS_VOL_HP+0x28c>
 800944c:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8009450:	f100 0b10 	add.w	fp, r0, #16
 8009454:	f8df 9290 	ldr.w	r9, [pc, #656]	; 80096e8 <D128_1CH_HTONS_VOL_HP+0x2cc>
 8009458:	9106      	str	r1, [sp, #24]
 800945a:	9309      	str	r3, [sp, #36]	; 0x24
 800945c:	e95b 0204 	ldrd	r0, r2, [fp, #-16]
 8009460:	e95b 3602 	ldrd	r3, r6, [fp, #-8]
 8009464:	ba40      	rev16	r0, r0
 8009466:	ba52      	rev16	r2, r2
 8009468:	ba5b      	rev16	r3, r3
 800946a:	ba76      	rev16	r6, r6
 800946c:	b2c5      	uxtb	r5, r0
 800946e:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8009472:	f3c0 4107 	ubfx	r1, r0, #16, #8
 8009476:	0e00      	lsrs	r0, r0, #24
 8009478:	f859 7025 	ldr.w	r7, [r9, r5, lsl #2]
 800947c:	b2d5      	uxtb	r5, r2
 800947e:	f859 e024 	ldr.w	lr, [r9, r4, lsl #2]
 8009482:	f3c2 2407 	ubfx	r4, r2, #8, #8
 8009486:	44bc      	add	ip, r7
 8009488:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800948c:	f859 7020 	ldr.w	r7, [r9, r0, lsl #2]
 8009490:	f3c2 4007 	ubfx	r0, r2, #16, #8
 8009494:	eb0e 2e9c 	add.w	lr, lr, ip, lsr #10
 8009498:	f859 a025 	ldr.w	sl, [r9, r5, lsl #2]
 800949c:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 80094a0:	0e12      	lsrs	r2, r2, #24
 80094a2:	eb01 219e 	add.w	r1, r1, lr, lsr #10
 80094a6:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 80094aa:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 80094ae:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 80094b2:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 80094b6:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 80094ba:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80094be:	b2da      	uxtb	r2, r3
 80094c0:	eb0a 2a97 	add.w	sl, sl, r7, lsr #10
 80094c4:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80094c8:	ea4e 4e0c 	orr.w	lr, lr, ip, lsl #16
 80094cc:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 80094d0:	eb05 259a 	add.w	r5, r5, sl, lsr #10
 80094d4:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 80094d8:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80094dc:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80094e0:	eb00 2c95 	add.w	ip, r0, r5, lsr #10
 80094e4:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80094e8:	f859 8021 	ldr.w	r8, [r9, r1, lsl #2]
 80094ec:	f3c3 4107 	ubfx	r1, r3, #16, #8
 80094f0:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 80094f4:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 80094f8:	f859 0021 	ldr.w	r0, [r9, r1, lsl #2]
 80094fc:	0e1b      	lsrs	r3, r3, #24
 80094fe:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 8009502:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009506:	f859 1023 	ldr.w	r1, [r9, r3, lsl #2]
 800950a:	ea45 450a 	orr.w	r5, r5, sl, lsl #16
 800950e:	eb08 2892 	add.w	r8, r8, r2, lsr #10
 8009512:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8009516:	b2f3      	uxtb	r3, r6
 8009518:	eb00 2a98 	add.w	sl, r0, r8, lsr #10
 800951c:	f3c8 0009 	ubfx	r0, r8, #0, #10
 8009520:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009524:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 8009528:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800952c:	f3c6 2c07 	ubfx	ip, r6, #8, #8
 8009530:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8009534:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8009538:	eb03 2891 	add.w	r8, r3, r1, lsr #10
 800953c:	f859 202c 	ldr.w	r2, [r9, ip, lsl #2]
 8009540:	f3c6 4c07 	ubfx	ip, r6, #16, #8
 8009544:	0e36      	lsrs	r6, r6, #24
 8009546:	eb02 2298 	add.w	r2, r2, r8, lsr #10
 800954a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800954e:	f859 302c 	ldr.w	r3, [r9, ip, lsl #2]
 8009552:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8009556:	f859 c026 	ldr.w	ip, [r9, r6, lsl #2]
 800955a:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800955e:	eb03 2692 	add.w	r6, r3, r2, lsr #10
 8009562:	f3c2 0309 	ubfx	r3, r2, #0, #10
 8009566:	9101      	str	r1, [sp, #4]
 8009568:	ea43 4208 	orr.w	r2, r3, r8, lsl #16
 800956c:	9b02      	ldr	r3, [sp, #8]
 800956e:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 8009572:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009576:	4611      	mov	r1, r2
 8009578:	f3cc 0209 	ubfx	r2, ip, #0, #10
 800957c:	ea4f 2c9c 	mov.w	ip, ip, lsr #10
 8009580:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8009584:	4a49      	ldr	r2, [pc, #292]	; (80096ac <D128_1CH_HTONS_VOL_HP+0x290>)
 8009586:	fb2e 3202 	smlad	r2, lr, r2, r3
 800958a:	4b49      	ldr	r3, [pc, #292]	; (80096b0 <D128_1CH_HTONS_VOL_HP+0x294>)
 800958c:	fb27 2203 	smlad	r2, r7, r3, r2
 8009590:	4b48      	ldr	r3, [pc, #288]	; (80096b4 <D128_1CH_HTONS_VOL_HP+0x298>)
 8009592:	fb25 2203 	smlad	r2, r5, r3, r2
 8009596:	4b48      	ldr	r3, [pc, #288]	; (80096b8 <D128_1CH_HTONS_VOL_HP+0x29c>)
 8009598:	fb24 2203 	smlad	r2, r4, r3, r2
 800959c:	4b47      	ldr	r3, [pc, #284]	; (80096bc <D128_1CH_HTONS_VOL_HP+0x2a0>)
 800959e:	fb20 2803 	smlad	r8, r0, r3, r2
 80095a2:	4b47      	ldr	r3, [pc, #284]	; (80096c0 <D128_1CH_HTONS_VOL_HP+0x2a4>)
 80095a4:	9a01      	ldr	r2, [sp, #4]
 80095a6:	fb22 8203 	smlad	r2, r2, r3, r8
 80095aa:	4b46      	ldr	r3, [pc, #280]	; (80096c4 <D128_1CH_HTONS_VOL_HP+0x2a8>)
 80095ac:	9102      	str	r1, [sp, #8]
 80095ae:	fb21 2203 	smlad	r2, r1, r3, r2
 80095b2:	f44f 3880 	mov.w	r8, #65536	; 0x10000
 80095b6:	fb26 2308 	smlad	r3, r6, r8, r2
 80095ba:	4619      	mov	r1, r3
 80095bc:	9a03      	ldr	r2, [sp, #12]
 80095be:	4b42      	ldr	r3, [pc, #264]	; (80096c8 <D128_1CH_HTONS_VOL_HP+0x2ac>)
 80095c0:	fb2e 2803 	smlad	r8, lr, r3, r2
 80095c4:	4b41      	ldr	r3, [pc, #260]	; (80096cc <D128_1CH_HTONS_VOL_HP+0x2b0>)
 80095c6:	fb27 8a03 	smlad	sl, r7, r3, r8
 80095ca:	f8df 8120 	ldr.w	r8, [pc, #288]	; 80096ec <D128_1CH_HTONS_VOL_HP+0x2d0>
 80095ce:	fb25 a808 	smlad	r8, r5, r8, sl
 80095d2:	f8df a11c 	ldr.w	sl, [pc, #284]	; 80096f0 <D128_1CH_HTONS_VOL_HP+0x2d4>
 80095d6:	fb24 880a 	smlad	r8, r4, sl, r8
 80095da:	f8df a118 	ldr.w	sl, [pc, #280]	; 80096f4 <D128_1CH_HTONS_VOL_HP+0x2d8>
 80095de:	fb20 8a0a 	smlad	sl, r0, sl, r8
 80095e2:	f8df 8114 	ldr.w	r8, [pc, #276]	; 80096f8 <D128_1CH_HTONS_VOL_HP+0x2dc>
 80095e6:	9b01      	ldr	r3, [sp, #4]
 80095e8:	fb23 aa08 	smlad	sl, r3, r8, sl
 80095ec:	f8df 810c 	ldr.w	r8, [pc, #268]	; 80096fc <D128_1CH_HTONS_VOL_HP+0x2e0>
 80095f0:	9a02      	ldr	r2, [sp, #8]
 80095f2:	fb22 a808 	smlad	r8, r2, r8, sl
 80095f6:	f8df a108 	ldr.w	sl, [pc, #264]	; 8009700 <D128_1CH_HTONS_VOL_HP+0x2e4>
 80095fa:	fb26 830a 	smlad	r3, r6, sl, r8
 80095fe:	f04f 0801 	mov.w	r8, #1
 8009602:	9302      	str	r3, [sp, #8]
 8009604:	fb2e fe08 	smuad	lr, lr, r8
 8009608:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 8009704 <D128_1CH_HTONS_VOL_HP+0x2e8>
 800960c:	fb27 ee08 	smlad	lr, r7, r8, lr
 8009610:	4f2f      	ldr	r7, [pc, #188]	; (80096d0 <D128_1CH_HTONS_VOL_HP+0x2b4>)
 8009612:	fb25 ee07 	smlad	lr, r5, r7, lr
 8009616:	4f2f      	ldr	r7, [pc, #188]	; (80096d4 <D128_1CH_HTONS_VOL_HP+0x2b8>)
 8009618:	fb24 ee07 	smlad	lr, r4, r7, lr
 800961c:	4f2e      	ldr	r7, [pc, #184]	; (80096d8 <D128_1CH_HTONS_VOL_HP+0x2bc>)
 800961e:	fb20 ee07 	smlad	lr, r0, r7, lr
 8009622:	4f2e      	ldr	r7, [pc, #184]	; (80096dc <D128_1CH_HTONS_VOL_HP+0x2c0>)
 8009624:	9b01      	ldr	r3, [sp, #4]
 8009626:	fb23 ee07 	smlad	lr, r3, r7, lr
 800962a:	4f2d      	ldr	r7, [pc, #180]	; (80096e0 <D128_1CH_HTONS_VOL_HP+0x2c4>)
 800962c:	fb22 e707 	smlad	r7, r2, r7, lr
 8009630:	4b2c      	ldr	r3, [pc, #176]	; (80096e4 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 8009632:	fb26 7303 	smlad	r3, r6, r3, r7
 8009636:	f5a1 1680 	sub.w	r6, r1, #1048576	; 0x100000
 800963a:	9303      	str	r3, [sp, #12]
 800963c:	9b04      	ldr	r3, [sp, #16]
 800963e:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8009642:	9f08      	ldr	r7, [sp, #32]
 8009644:	2100      	movs	r1, #0
 8009646:	4433      	add	r3, r6
 8009648:	f10b 0b10 	add.w	fp, fp, #16
 800964c:	461a      	mov	r2, r3
 800964e:	9b05      	ldr	r3, [sp, #20]
 8009650:	9605      	str	r6, [sp, #20]
 8009652:	1ad2      	subs	r2, r2, r3
 8009654:	17d5      	asrs	r5, r2, #31
 8009656:	fba2 2307 	umull	r2, r3, r2, r7
 800965a:	1814      	adds	r4, r2, r0
 800965c:	fb07 3305 	mla	r3, r7, r5, r3
 8009660:	eb43 0501 	adc.w	r5, r3, r1
 8009664:	006b      	lsls	r3, r5, #1
 8009666:	022a      	lsls	r2, r5, #8
 8009668:	9304      	str	r3, [sp, #16]
 800966a:	9b07      	ldr	r3, [sp, #28]
 800966c:	fbc3 0102 	smlal	r0, r1, r3, r2
 8009670:	9a06      	ldr	r2, [sp, #24]
 8009672:	108b      	asrs	r3, r1, #2
 8009674:	f303 030f 	ssat	r3, #16, r3
 8009678:	f822 3b02 	strh.w	r3, [r2], #2
 800967c:	4613      	mov	r3, r2
 800967e:	9206      	str	r2, [sp, #24]
 8009680:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009682:	4293      	cmp	r3, r2
 8009684:	f47f aeea 	bne.w	800945c <D128_1CH_HTONS_VOL_HP+0x40>
 8009688:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800968a:	2000      	movs	r0, #0
 800968c:	9903      	ldr	r1, [sp, #12]
 800968e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009690:	6099      	str	r1, [r3, #8]
 8009692:	9902      	ldr	r1, [sp, #8]
 8009694:	f8c3 c01c 	str.w	ip, [r3, #28]
 8009698:	60d9      	str	r1, [r3, #12]
 800969a:	9904      	ldr	r1, [sp, #16]
 800969c:	619a      	str	r2, [r3, #24]
 800969e:	e9c3 1604 	strd	r1, r6, [r3, #16]
 80096a2:	b00d      	add	sp, #52	; 0x34
 80096a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096a8:	9e05      	ldr	r6, [sp, #20]
 80096aa:	e7ed      	b.n	8009688 <D128_1CH_HTONS_VOL_HP+0x26c>
 80096ac:	00780069 	.word	0x00780069
 80096b0:	005b004e 	.word	0x005b004e
 80096b4:	00420037 	.word	0x00420037
 80096b8:	002d0024 	.word	0x002d0024
 80096bc:	001c0015 	.word	0x001c0015
 80096c0:	000f000a 	.word	0x000f000a
 80096c4:	00060003 	.word	0x00060003
 80096c8:	00880096 	.word	0x00880096
 80096cc:	00a200ac 	.word	0x00a200ac
 80096d0:	000a000f 	.word	0x000a000f
 80096d4:	0015001c 	.word	0x0015001c
 80096d8:	0024002d 	.word	0x0024002d
 80096dc:	00370042 	.word	0x00370042
 80096e0:	004e005b 	.word	0x004e005b
 80096e4:	00690078 	.word	0x00690078
 80096e8:	24000000 	.word	0x24000000
 80096ec:	00b400ba 	.word	0x00b400ba
 80096f0:	00be00c0 	.word	0x00be00c0
 80096f4:	00c000be 	.word	0x00c000be
 80096f8:	00ba00b4 	.word	0x00ba00b4
 80096fc:	00ac00a2 	.word	0x00ac00a2
 8009700:	00960088 	.word	0x00960088
 8009704:	00030006 	.word	0x00030006

08009708 <PDM_Filter_Init>:
 8009708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800970a:	2240      	movs	r2, #64	; 0x40
 800970c:	2100      	movs	r1, #0
 800970e:	4604      	mov	r4, r0
 8009710:	300c      	adds	r0, #12
 8009712:	f000 fa07 	bl	8009b24 <memset>
 8009716:	4a56      	ldr	r2, [pc, #344]	; (8009870 <PDM_Filter_Init+0x168>)
 8009718:	4856      	ldr	r0, [pc, #344]	; (8009874 <PDM_Filter_Init+0x16c>)
 800971a:	f64f 71f0 	movw	r1, #65520	; 0xfff0
 800971e:	6813      	ldr	r3, [r2, #0]
 8009720:	f24c 2540 	movw	r5, #49728	; 0xc240
 8009724:	f023 0301 	bic.w	r3, r3, #1
 8009728:	6013      	str	r3, [r2, #0]
 800972a:	6803      	ldr	r3, [r0, #0]
 800972c:	400b      	ands	r3, r1
 800972e:	42ab      	cmp	r3, r5
 8009730:	d040      	beq.n	80097b4 <PDM_Filter_Init+0xac>
 8009732:	6803      	ldr	r3, [r0, #0]
 8009734:	f24c 2270 	movw	r2, #49776	; 0xc270
 8009738:	4019      	ands	r1, r3
 800973a:	4291      	cmp	r1, r2
 800973c:	d03a      	beq.n	80097b4 <PDM_Filter_Init+0xac>
 800973e:	4b4e      	ldr	r3, [pc, #312]	; (8009878 <PDM_Filter_Init+0x170>)
 8009740:	2101      	movs	r1, #1
 8009742:	461a      	mov	r2, r3
 8009744:	6019      	str	r1, [r3, #0]
 8009746:	6813      	ldr	r3, [r2, #0]
 8009748:	2b00      	cmp	r3, #0
 800974a:	d1fc      	bne.n	8009746 <PDM_Filter_Init+0x3e>
 800974c:	4b4b      	ldr	r3, [pc, #300]	; (800987c <PDM_Filter_Init+0x174>)
 800974e:	494c      	ldr	r1, [pc, #304]	; (8009880 <PDM_Filter_Init+0x178>)
 8009750:	4a4c      	ldr	r2, [pc, #304]	; (8009884 <PDM_Filter_Init+0x17c>)
 8009752:	6019      	str	r1, [r3, #0]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	8820      	ldrh	r0, [r4, #0]
 8009758:	4293      	cmp	r3, r2
 800975a:	8961      	ldrh	r1, [r4, #10]
 800975c:	f04f 0300 	mov.w	r3, #0
 8009760:	8922      	ldrh	r2, [r4, #8]
 8009762:	bf14      	ite	ne
 8009764:	2500      	movne	r5, #0
 8009766:	4d47      	ldreq	r5, [pc, #284]	; (8009884 <PDM_Filter_Init+0x17c>)
 8009768:	2801      	cmp	r0, #1
 800976a:	61a3      	str	r3, [r4, #24]
 800976c:	6465      	str	r5, [r4, #68]	; 0x44
 800976e:	60e3      	str	r3, [r4, #12]
 8009770:	6263      	str	r3, [r4, #36]	; 0x24
 8009772:	6423      	str	r3, [r4, #64]	; 0x40
 8009774:	86a1      	strh	r1, [r4, #52]	; 0x34
 8009776:	86e2      	strh	r2, [r4, #54]	; 0x36
 8009778:	e9c4 3304 	strd	r3, r3, [r4, #16]
 800977c:	e9c4 3307 	strd	r3, r3, [r4, #28]
 8009780:	d936      	bls.n	80097f0 <PDM_Filter_Init+0xe8>
 8009782:	2003      	movs	r0, #3
 8009784:	2302      	movs	r3, #2
 8009786:	8862      	ldrh	r2, [r4, #2]
 8009788:	2a01      	cmp	r2, #1
 800978a:	d92e      	bls.n	80097ea <PDM_Filter_Init+0xe2>
 800978c:	2140      	movs	r1, #64	; 0x40
 800978e:	2300      	movs	r3, #0
 8009790:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8009792:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 8009796:	d101      	bne.n	800979c <PDM_Filter_Init+0x94>
 8009798:	460b      	mov	r3, r1
 800979a:	6421      	str	r1, [r4, #64]	; 0x40
 800979c:	6862      	ldr	r2, [r4, #4]
 800979e:	b11a      	cbz	r2, 80097a8 <PDM_Filter_Init+0xa0>
 80097a0:	f043 0310 	orr.w	r3, r3, #16
 80097a4:	62e2      	str	r2, [r4, #44]	; 0x2c
 80097a6:	6423      	str	r3, [r4, #64]	; 0x40
 80097a8:	2200      	movs	r2, #0
 80097aa:	8722      	strh	r2, [r4, #56]	; 0x38
 80097ac:	b908      	cbnz	r0, 80097b2 <PDM_Filter_Init+0xaa>
 80097ae:	3380      	adds	r3, #128	; 0x80
 80097b0:	6423      	str	r3, [r4, #64]	; 0x40
 80097b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097b4:	4b34      	ldr	r3, [pc, #208]	; (8009888 <PDM_Filter_Init+0x180>)
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d1c0      	bne.n	800973e <PDM_Filter_Init+0x36>
 80097bc:	4a33      	ldr	r2, [pc, #204]	; (800988c <PDM_Filter_Init+0x184>)
 80097be:	6813      	ldr	r3, [r2, #0]
 80097c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80097c4:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 80097c8:	d006      	beq.n	80097d8 <PDM_Filter_Init+0xd0>
 80097ca:	6813      	ldr	r3, [r2, #0]
 80097cc:	f240 4283 	movw	r2, #1155	; 0x483
 80097d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80097d4:	4293      	cmp	r3, r2
 80097d6:	d1b2      	bne.n	800973e <PDM_Filter_Init+0x36>
 80097d8:	4b2d      	ldr	r3, [pc, #180]	; (8009890 <PDM_Filter_Init+0x188>)
 80097da:	2101      	movs	r1, #1
 80097dc:	461a      	mov	r2, r3
 80097de:	6019      	str	r1, [r3, #0]
 80097e0:	6813      	ldr	r3, [r2, #0]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d1fc      	bne.n	80097e0 <PDM_Filter_Init+0xd8>
 80097e6:	4b2b      	ldr	r3, [pc, #172]	; (8009894 <PDM_Filter_Init+0x18c>)
 80097e8:	e7b1      	b.n	800974e <PDM_Filter_Init+0x46>
 80097ea:	d03a      	beq.n	8009862 <PDM_Filter_Init+0x15a>
 80097ec:	4618      	mov	r0, r3
 80097ee:	e7cd      	b.n	800978c <PDM_Filter_Init+0x84>
 80097f0:	4d29      	ldr	r5, [pc, #164]	; (8009898 <PDM_Filter_Init+0x190>)
 80097f2:	782a      	ldrb	r2, [r5, #0]
 80097f4:	d01b      	beq.n	800982e <PDM_Filter_Init+0x126>
 80097f6:	2a01      	cmp	r2, #1
 80097f8:	d001      	beq.n	80097fe <PDM_Filter_Init+0xf6>
 80097fa:	2001      	movs	r0, #1
 80097fc:	e7c3      	b.n	8009786 <PDM_Filter_Init+0x7e>
 80097fe:	4927      	ldr	r1, [pc, #156]	; (800989c <PDM_Filter_Init+0x194>)
 8009800:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 80098a4 <PDM_Filter_Init+0x19c>
 8009804:	f501 6780 	add.w	r7, r1, #1024	; 0x400
 8009808:	4e25      	ldr	r6, [pc, #148]	; (80098a0 <PDM_Filter_Init+0x198>)
 800980a:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800980e:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 8009812:	ea02 0006 	and.w	r0, r2, r6
 8009816:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800981a:	428f      	cmp	r7, r1
 800981c:	ea43 0300 	orr.w	r3, r3, r0
 8009820:	4413      	add	r3, r2
 8009822:	600b      	str	r3, [r1, #0]
 8009824:	d1f1      	bne.n	800980a <PDM_Filter_Init+0x102>
 8009826:	2300      	movs	r3, #0
 8009828:	2001      	movs	r0, #1
 800982a:	702b      	strb	r3, [r5, #0]
 800982c:	e7ab      	b.n	8009786 <PDM_Filter_Init+0x7e>
 800982e:	2a00      	cmp	r2, #0
 8009830:	d1a9      	bne.n	8009786 <PDM_Filter_Init+0x7e>
 8009832:	491a      	ldr	r1, [pc, #104]	; (800989c <PDM_Filter_Init+0x194>)
 8009834:	f8df c06c 	ldr.w	ip, [pc, #108]	; 80098a4 <PDM_Filter_Init+0x19c>
 8009838:	f501 6780 	add.w	r7, r1, #1024	; 0x400
 800983c:	4e18      	ldr	r6, [pc, #96]	; (80098a0 <PDM_Filter_Init+0x198>)
 800983e:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8009842:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 8009846:	ea02 0006 	and.w	r0, r2, r6
 800984a:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800984e:	428f      	cmp	r7, r1
 8009850:	ea43 0300 	orr.w	r3, r3, r0
 8009854:	4413      	add	r3, r2
 8009856:	600b      	str	r3, [r1, #0]
 8009858:	d1f1      	bne.n	800983e <PDM_Filter_Init+0x136>
 800985a:	2001      	movs	r0, #1
 800985c:	2300      	movs	r3, #0
 800985e:	7028      	strb	r0, [r5, #0]
 8009860:	e791      	b.n	8009786 <PDM_Filter_Init+0x7e>
 8009862:	2220      	movs	r2, #32
 8009864:	4618      	mov	r0, r3
 8009866:	2160      	movs	r1, #96	; 0x60
 8009868:	6422      	str	r2, [r4, #64]	; 0x40
 800986a:	4613      	mov	r3, r2
 800986c:	e790      	b.n	8009790 <PDM_Filter_Init+0x88>
 800986e:	bf00      	nop
 8009870:	e0002000 	.word	0xe0002000
 8009874:	e000ed00 	.word	0xe000ed00
 8009878:	40023008 	.word	0x40023008
 800987c:	40023000 	.word	0x40023000
 8009880:	f407a5c2 	.word	0xf407a5c2
 8009884:	b5e8b5cd 	.word	0xb5e8b5cd
 8009888:	e0042000 	.word	0xe0042000
 800988c:	5c001000 	.word	0x5c001000
 8009890:	58024c08 	.word	0x58024c08
 8009894:	58024c00 	.word	0x58024c00
 8009898:	24000490 	.word	0x24000490
 800989c:	23fffffc 	.word	0x23fffffc
 80098a0:	000ffc00 	.word	0x000ffc00
 80098a4:	3ff00000 	.word	0x3ff00000

080098a8 <PDM_Filter_setConfig>:
 80098a8:	4b67      	ldr	r3, [pc, #412]	; (8009a48 <PDM_Filter_setConfig+0x1a0>)
 80098aa:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80098ac:	429a      	cmp	r2, r3
 80098ae:	d128      	bne.n	8009902 <PDM_Filter_setConfig+0x5a>
 80098b0:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80098b2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098b4:	880e      	ldrh	r6, [r1, #0]
 80098b6:	460d      	mov	r5, r1
 80098b8:	4604      	mov	r4, r0
 80098ba:	f422 7180 	bic.w	r1, r2, #256	; 0x100
 80098be:	1e73      	subs	r3, r6, #1
 80098c0:	f9b5 7004 	ldrsh.w	r7, [r5, #4]
 80098c4:	f9b0 0038 	ldrsh.w	r0, [r0, #56]	; 0x38
 80098c8:	2b06      	cmp	r3, #6
 80098ca:	ed2d 8b02 	vpush	{d8}
 80098ce:	6421      	str	r1, [r4, #64]	; 0x40
 80098d0:	b083      	sub	sp, #12
 80098d2:	d820      	bhi.n	8009916 <PDM_Filter_setConfig+0x6e>
 80098d4:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 80098d6:	42b3      	cmp	r3, r6
 80098d8:	d03d      	beq.n	8009956 <PDM_Filter_setConfig+0xae>
 80098da:	4b5c      	ldr	r3, [pc, #368]	; (8009a4c <PDM_Filter_setConfig+0x1a4>)
 80098dc:	4013      	ands	r3, r2
 80098de:	4333      	orrs	r3, r6
 80098e0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80098e4:	6423      	str	r3, [r4, #64]	; 0x40
 80098e6:	f003 030f 	and.w	r3, r3, #15
 80098ea:	2a70      	cmp	r2, #112	; 0x70
 80098ec:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80098f0:	d009      	beq.n	8009906 <PDM_Filter_setConfig+0x5e>
 80098f2:	2b06      	cmp	r3, #6
 80098f4:	d824      	bhi.n	8009940 <PDM_Filter_setConfig+0x98>
 80098f6:	e8df f003 	tbb	[pc, r3]
 80098fa:	878a      	.short	0x878a
 80098fc:	7b7e8184 	.word	0x7b7e8184
 8009900:	78          	.byte	0x78
 8009901:	00          	.byte	0x00
 8009902:	2004      	movs	r0, #4
 8009904:	4770      	bx	lr
 8009906:	2b06      	cmp	r3, #6
 8009908:	d81a      	bhi.n	8009940 <PDM_Filter_setConfig+0x98>
 800990a:	e8df f003 	tbb	[pc, r3]
 800990e:	8f92      	.short	0x8f92
 8009910:	8617898c 	.word	0x8617898c
 8009914:	83          	.byte	0x83
 8009915:	00          	.byte	0x00
 8009916:	4287      	cmp	r7, r0
 8009918:	f000 808e 	beq.w	8009a38 <PDM_Filter_setConfig+0x190>
 800991c:	f117 0f0c 	cmn.w	r7, #12
 8009920:	f04f 0008 	mov.w	r0, #8
 8009924:	da11      	bge.n	800994a <PDM_Filter_setConfig+0xa2>
 8009926:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 800992a:	3040      	adds	r0, #64	; 0x40
 800992c:	80ab      	strh	r3, [r5, #4]
 800992e:	886b      	ldrh	r3, [r5, #2]
 8009930:	8626      	strh	r6, [r4, #48]	; 0x30
 8009932:	8663      	strh	r3, [r4, #50]	; 0x32
 8009934:	b003      	add	sp, #12
 8009936:	ecbd 8b02 	vpop	{d8}
 800993a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800993c:	4b44      	ldr	r3, [pc, #272]	; (8009a50 <PDM_Filter_setConfig+0x1a8>)
 800993e:	64a3      	str	r3, [r4, #72]	; 0x48
 8009940:	f117 0f0c 	cmn.w	r7, #12
 8009944:	f04f 0000 	mov.w	r0, #0
 8009948:	dbed      	blt.n	8009926 <PDM_Filter_setConfig+0x7e>
 800994a:	2f33      	cmp	r7, #51	; 0x33
 800994c:	dd10      	ble.n	8009970 <PDM_Filter_setConfig+0xc8>
 800994e:	2333      	movs	r3, #51	; 0x33
 8009950:	3040      	adds	r0, #64	; 0x40
 8009952:	80ab      	strh	r3, [r5, #4]
 8009954:	e7eb      	b.n	800992e <PDM_Filter_setConfig+0x86>
 8009956:	4287      	cmp	r7, r0
 8009958:	d1f2      	bne.n	8009940 <PDM_Filter_setConfig+0x98>
 800995a:	886b      	ldrh	r3, [r5, #2]
 800995c:	8663      	strh	r3, [r4, #50]	; 0x32
 800995e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009960:	2000      	movs	r0, #0
 8009962:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009966:	6423      	str	r3, [r4, #64]	; 0x40
 8009968:	b003      	add	sp, #12
 800996a:	ecbd 8b02 	vpop	{d8}
 800996e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009970:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009972:	f003 030f 	and.w	r3, r3, #15
 8009976:	3b01      	subs	r3, #1
 8009978:	2b06      	cmp	r3, #6
 800997a:	d831      	bhi.n	80099e0 <PDM_Filter_setConfig+0x138>
 800997c:	4a35      	ldr	r2, [pc, #212]	; (8009a54 <PDM_Filter_setConfig+0x1ac>)
 800997e:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8009982:	eddf 0a35 	vldr	s1, [pc, #212]	; 8009a58 <PDM_Filter_setConfig+0x1b0>
 8009986:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800998a:	9001      	str	r0, [sp, #4]
 800998c:	edd3 7a07 	vldr	s15, [r3, #28]
 8009990:	ed93 8a00 	vldr	s16, [r3]
 8009994:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8009998:	f000 f8e6 	bl	8009b68 <powf>
 800999c:	eef0 8a40 	vmov.f32	s17, s0
 80099a0:	9801      	ldr	r0, [sp, #4]
 80099a2:	ee07 7a90 	vmov	s15, r7
 80099a6:	ee28 8a28 	vmul.f32	s16, s16, s17
 80099aa:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80099ae:	9001      	str	r0, [sp, #4]
 80099b0:	eef8 0ae7 	vcvt.f32.s32	s1, s15
 80099b4:	eddf 7a29 	vldr	s15, [pc, #164]	; 8009a5c <PDM_Filter_setConfig+0x1b4>
 80099b8:	ee60 0aa7 	vmul.f32	s1, s1, s15
 80099bc:	f000 f8d4 	bl	8009b68 <powf>
 80099c0:	ee28 8a00 	vmul.f32	s16, s16, s0
 80099c4:	886b      	ldrh	r3, [r5, #2]
 80099c6:	9801      	ldr	r0, [sp, #4]
 80099c8:	feb8 8a48 	vrinta.f32	s16, s16
 80099cc:	eebc 8ac8 	vcvt.u32.f32	s16, s16
 80099d0:	8727      	strh	r7, [r4, #56]	; 0x38
 80099d2:	8663      	strh	r3, [r4, #50]	; 0x32
 80099d4:	8626      	strh	r6, [r4, #48]	; 0x30
 80099d6:	ed84 8a0f 	vstr	s16, [r4, #60]	; 0x3c
 80099da:	2800      	cmp	r0, #0
 80099dc:	d0bf      	beq.n	800995e <PDM_Filter_setConfig+0xb6>
 80099de:	e7a9      	b.n	8009934 <PDM_Filter_setConfig+0x8c>
 80099e0:	eddf 8a1f 	vldr	s17, [pc, #124]	; 8009a60 <PDM_Filter_setConfig+0x1b8>
 80099e4:	ed9f 8a1f 	vldr	s16, [pc, #124]	; 8009a64 <PDM_Filter_setConfig+0x1bc>
 80099e8:	e7db      	b.n	80099a2 <PDM_Filter_setConfig+0xfa>
 80099ea:	4b1f      	ldr	r3, [pc, #124]	; (8009a68 <PDM_Filter_setConfig+0x1c0>)
 80099ec:	64a3      	str	r3, [r4, #72]	; 0x48
 80099ee:	e7a7      	b.n	8009940 <PDM_Filter_setConfig+0x98>
 80099f0:	4b1e      	ldr	r3, [pc, #120]	; (8009a6c <PDM_Filter_setConfig+0x1c4>)
 80099f2:	64a3      	str	r3, [r4, #72]	; 0x48
 80099f4:	e7a4      	b.n	8009940 <PDM_Filter_setConfig+0x98>
 80099f6:	4b1e      	ldr	r3, [pc, #120]	; (8009a70 <PDM_Filter_setConfig+0x1c8>)
 80099f8:	64a3      	str	r3, [r4, #72]	; 0x48
 80099fa:	e7a1      	b.n	8009940 <PDM_Filter_setConfig+0x98>
 80099fc:	4b1d      	ldr	r3, [pc, #116]	; (8009a74 <PDM_Filter_setConfig+0x1cc>)
 80099fe:	64a3      	str	r3, [r4, #72]	; 0x48
 8009a00:	e79e      	b.n	8009940 <PDM_Filter_setConfig+0x98>
 8009a02:	4b1d      	ldr	r3, [pc, #116]	; (8009a78 <PDM_Filter_setConfig+0x1d0>)
 8009a04:	64a3      	str	r3, [r4, #72]	; 0x48
 8009a06:	e79b      	b.n	8009940 <PDM_Filter_setConfig+0x98>
 8009a08:	4b1c      	ldr	r3, [pc, #112]	; (8009a7c <PDM_Filter_setConfig+0x1d4>)
 8009a0a:	64a3      	str	r3, [r4, #72]	; 0x48
 8009a0c:	e798      	b.n	8009940 <PDM_Filter_setConfig+0x98>
 8009a0e:	4b1c      	ldr	r3, [pc, #112]	; (8009a80 <PDM_Filter_setConfig+0x1d8>)
 8009a10:	64a3      	str	r3, [r4, #72]	; 0x48
 8009a12:	e795      	b.n	8009940 <PDM_Filter_setConfig+0x98>
 8009a14:	4b1b      	ldr	r3, [pc, #108]	; (8009a84 <PDM_Filter_setConfig+0x1dc>)
 8009a16:	64a3      	str	r3, [r4, #72]	; 0x48
 8009a18:	e792      	b.n	8009940 <PDM_Filter_setConfig+0x98>
 8009a1a:	4b1b      	ldr	r3, [pc, #108]	; (8009a88 <PDM_Filter_setConfig+0x1e0>)
 8009a1c:	64a3      	str	r3, [r4, #72]	; 0x48
 8009a1e:	e78f      	b.n	8009940 <PDM_Filter_setConfig+0x98>
 8009a20:	4b1a      	ldr	r3, [pc, #104]	; (8009a8c <PDM_Filter_setConfig+0x1e4>)
 8009a22:	64a3      	str	r3, [r4, #72]	; 0x48
 8009a24:	e78c      	b.n	8009940 <PDM_Filter_setConfig+0x98>
 8009a26:	4b1a      	ldr	r3, [pc, #104]	; (8009a90 <PDM_Filter_setConfig+0x1e8>)
 8009a28:	64a3      	str	r3, [r4, #72]	; 0x48
 8009a2a:	e789      	b.n	8009940 <PDM_Filter_setConfig+0x98>
 8009a2c:	4b19      	ldr	r3, [pc, #100]	; (8009a94 <PDM_Filter_setConfig+0x1ec>)
 8009a2e:	64a3      	str	r3, [r4, #72]	; 0x48
 8009a30:	e786      	b.n	8009940 <PDM_Filter_setConfig+0x98>
 8009a32:	4b19      	ldr	r3, [pc, #100]	; (8009a98 <PDM_Filter_setConfig+0x1f0>)
 8009a34:	64a3      	str	r3, [r4, #72]	; 0x48
 8009a36:	e783      	b.n	8009940 <PDM_Filter_setConfig+0x98>
 8009a38:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 8009a3a:	42b3      	cmp	r3, r6
 8009a3c:	f47f af6e 	bne.w	800991c <PDM_Filter_setConfig+0x74>
 8009a40:	886b      	ldrh	r3, [r5, #2]
 8009a42:	2008      	movs	r0, #8
 8009a44:	8663      	strh	r3, [r4, #50]	; 0x32
 8009a46:	e775      	b.n	8009934 <PDM_Filter_setConfig+0x8c>
 8009a48:	b5e8b5cd 	.word	0xb5e8b5cd
 8009a4c:	fffffef0 	.word	0xfffffef0
 8009a50:	08008bc1 	.word	0x08008bc1
 8009a54:	08009ed8 	.word	0x08009ed8
 8009a58:	42000000 	.word	0x42000000
 8009a5c:	3d4ccccd 	.word	0x3d4ccccd
 8009a60:	4f800000 	.word	0x4f800000
 8009a64:	00000000 	.word	0x00000000
 8009a68:	08007fcd 	.word	0x08007fcd
 8009a6c:	08007e55 	.word	0x08007e55
 8009a70:	08007d45 	.word	0x08007d45
 8009a74:	08008809 	.word	0x08008809
 8009a78:	08008571 	.word	0x08008571
 8009a7c:	08008339 	.word	0x08008339
 8009a80:	08008155 	.word	0x08008155
 8009a84:	08008ddd 	.word	0x08008ddd
 8009a88:	08008ca1 	.word	0x08008ca1
 8009a8c:	0800941d 	.word	0x0800941d
 8009a90:	08009221 	.word	0x08009221
 8009a94:	08009075 	.word	0x08009075
 8009a98:	08008f09 	.word	0x08008f09

08009a9c <PDM_Filter>:
 8009a9c:	b410      	push	{r4}
 8009a9e:	4b0b      	ldr	r3, [pc, #44]	; (8009acc <PDM_Filter+0x30>)
 8009aa0:	6c54      	ldr	r4, [r2, #68]	; 0x44
 8009aa2:	429c      	cmp	r4, r3
 8009aa4:	d107      	bne.n	8009ab6 <PDM_Filter+0x1a>
 8009aa6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8009aa8:	05dc      	lsls	r4, r3, #23
 8009aaa:	d508      	bpl.n	8009abe <PDM_Filter+0x22>
 8009aac:	6c93      	ldr	r3, [r2, #72]	; 0x48
 8009aae:	320c      	adds	r2, #12
 8009ab0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ab4:	4718      	bx	r3
 8009ab6:	2004      	movs	r0, #4
 8009ab8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009abc:	4770      	bx	lr
 8009abe:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009ac2:	bf14      	ite	ne
 8009ac4:	2020      	movne	r0, #32
 8009ac6:	2030      	moveq	r0, #48	; 0x30
 8009ac8:	e7f6      	b.n	8009ab8 <PDM_Filter+0x1c>
 8009aca:	bf00      	nop
 8009acc:	b5e8b5cd 	.word	0xb5e8b5cd

08009ad0 <__errno>:
 8009ad0:	4b01      	ldr	r3, [pc, #4]	; (8009ad8 <__errno+0x8>)
 8009ad2:	6818      	ldr	r0, [r3, #0]
 8009ad4:	4770      	bx	lr
 8009ad6:	bf00      	nop
 8009ad8:	24000410 	.word	0x24000410

08009adc <__libc_init_array>:
 8009adc:	b570      	push	{r4, r5, r6, lr}
 8009ade:	4d0d      	ldr	r5, [pc, #52]	; (8009b14 <__libc_init_array+0x38>)
 8009ae0:	4c0d      	ldr	r4, [pc, #52]	; (8009b18 <__libc_init_array+0x3c>)
 8009ae2:	1b64      	subs	r4, r4, r5
 8009ae4:	10a4      	asrs	r4, r4, #2
 8009ae6:	2600      	movs	r6, #0
 8009ae8:	42a6      	cmp	r6, r4
 8009aea:	d109      	bne.n	8009b00 <__libc_init_array+0x24>
 8009aec:	4d0b      	ldr	r5, [pc, #44]	; (8009b1c <__libc_init_array+0x40>)
 8009aee:	4c0c      	ldr	r4, [pc, #48]	; (8009b20 <__libc_init_array+0x44>)
 8009af0:	f000 f9e6 	bl	8009ec0 <_init>
 8009af4:	1b64      	subs	r4, r4, r5
 8009af6:	10a4      	asrs	r4, r4, #2
 8009af8:	2600      	movs	r6, #0
 8009afa:	42a6      	cmp	r6, r4
 8009afc:	d105      	bne.n	8009b0a <__libc_init_array+0x2e>
 8009afe:	bd70      	pop	{r4, r5, r6, pc}
 8009b00:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b04:	4798      	blx	r3
 8009b06:	3601      	adds	r6, #1
 8009b08:	e7ee      	b.n	8009ae8 <__libc_init_array+0xc>
 8009b0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b0e:	4798      	blx	r3
 8009b10:	3601      	adds	r6, #1
 8009b12:	e7f2      	b.n	8009afa <__libc_init_array+0x1e>
 8009b14:	0800a1c8 	.word	0x0800a1c8
 8009b18:	0800a1c8 	.word	0x0800a1c8
 8009b1c:	0800a1c8 	.word	0x0800a1c8
 8009b20:	0800a1cc 	.word	0x0800a1cc

08009b24 <memset>:
 8009b24:	4402      	add	r2, r0
 8009b26:	4603      	mov	r3, r0
 8009b28:	4293      	cmp	r3, r2
 8009b2a:	d100      	bne.n	8009b2e <memset+0xa>
 8009b2c:	4770      	bx	lr
 8009b2e:	f803 1b01 	strb.w	r1, [r3], #1
 8009b32:	e7f9      	b.n	8009b28 <memset+0x4>

08009b34 <checkint>:
 8009b34:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8009b38:	2b7e      	cmp	r3, #126	; 0x7e
 8009b3a:	dd10      	ble.n	8009b5e <checkint+0x2a>
 8009b3c:	2b96      	cmp	r3, #150	; 0x96
 8009b3e:	dc0c      	bgt.n	8009b5a <checkint+0x26>
 8009b40:	2201      	movs	r2, #1
 8009b42:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8009b46:	fa02 f303 	lsl.w	r3, r2, r3
 8009b4a:	1e5a      	subs	r2, r3, #1
 8009b4c:	4202      	tst	r2, r0
 8009b4e:	d106      	bne.n	8009b5e <checkint+0x2a>
 8009b50:	4203      	tst	r3, r0
 8009b52:	bf0c      	ite	eq
 8009b54:	2002      	moveq	r0, #2
 8009b56:	2001      	movne	r0, #1
 8009b58:	4770      	bx	lr
 8009b5a:	2002      	movs	r0, #2
 8009b5c:	4770      	bx	lr
 8009b5e:	2000      	movs	r0, #0
 8009b60:	4770      	bx	lr
 8009b62:	0000      	movs	r0, r0
 8009b64:	0000      	movs	r0, r0
	...

08009b68 <powf>:
 8009b68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b6a:	ee10 1a10 	vmov	r1, s0
 8009b6e:	ee10 6a90 	vmov	r6, s1
 8009b72:	f5a1 0300 	sub.w	r3, r1, #8388608	; 0x800000
 8009b76:	0072      	lsls	r2, r6, #1
 8009b78:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8009b7c:	b085      	sub	sp, #20
 8009b7e:	f102 30ff 	add.w	r0, r2, #4294967295	; 0xffffffff
 8009b82:	f06f 7380 	mvn.w	r3, #16777216	; 0x1000000
 8009b86:	d256      	bcs.n	8009c36 <powf+0xce>
 8009b88:	4298      	cmp	r0, r3
 8009b8a:	d256      	bcs.n	8009c3a <powf+0xd2>
 8009b8c:	2000      	movs	r0, #0
 8009b8e:	f101 4240 	add.w	r2, r1, #3221225472	; 0xc0000000
 8009b92:	4ea3      	ldr	r6, [pc, #652]	; (8009e20 <powf+0x2b8>)
 8009b94:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 8009b98:	f502 024d 	add.w	r2, r2, #13434880	; 0xcd0000
 8009b9c:	f3c2 47c3 	ubfx	r7, r2, #19, #4
 8009ba0:	0dd2      	lsrs	r2, r2, #23
 8009ba2:	eb06 1707 	add.w	r7, r6, r7, lsl #4
 8009ba6:	05d2      	lsls	r2, r2, #23
 8009ba8:	1a8b      	subs	r3, r1, r2
 8009baa:	ed97 5b00 	vldr	d5, [r7]
 8009bae:	ee07 3a90 	vmov	s15, r3
 8009bb2:	15d2      	asrs	r2, r2, #23
 8009bb4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8009bb8:	eea5 6b07 	vfma.f64	d6, d5, d7
 8009bbc:	ed97 5b02 	vldr	d5, [r7, #8]
 8009bc0:	ee26 2b06 	vmul.f64	d2, d6, d6
 8009bc4:	ee22 1b02 	vmul.f64	d1, d2, d2
 8009bc8:	ee07 2a90 	vmov	s15, r2
 8009bcc:	ed96 4b40 	vldr	d4, [r6, #256]	; 0x100
 8009bd0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8009bd4:	ee37 7b05 	vadd.f64	d7, d7, d5
 8009bd8:	ed96 5b42 	vldr	d5, [r6, #264]	; 0x108
 8009bdc:	ed96 3b44 	vldr	d3, [r6, #272]	; 0x110
 8009be0:	eea6 5b04 	vfma.f64	d5, d6, d4
 8009be4:	ed96 4b46 	vldr	d4, [r6, #280]	; 0x118
 8009be8:	eea6 4b03 	vfma.f64	d4, d6, d3
 8009bec:	ed96 3b48 	vldr	d3, [r6, #288]	; 0x120
 8009bf0:	eeb7 0ae0 	vcvt.f64.f32	d0, s1
 8009bf4:	eea6 7b03 	vfma.f64	d7, d6, d3
 8009bf8:	eea2 7b04 	vfma.f64	d7, d2, d4
 8009bfc:	eea5 7b01 	vfma.f64	d7, d5, d1
 8009c00:	ee20 0b07 	vmul.f64	d0, d0, d7
 8009c04:	ee10 1a90 	vmov	r1, s1
 8009c08:	2300      	movs	r3, #0
 8009c0a:	2700      	movs	r7, #0
 8009c0c:	f3c1 32cf 	ubfx	r2, r1, #15, #16
 8009c10:	f248 06be 	movw	r6, #32958	; 0x80be
 8009c14:	429f      	cmp	r7, r3
 8009c16:	bf08      	it	eq
 8009c18:	4296      	cmpeq	r6, r2
 8009c1a:	f080 80b1 	bcs.w	8009d80 <powf+0x218>
 8009c1e:	ed9f 7b78 	vldr	d7, [pc, #480]	; 8009e00 <powf+0x298>
 8009c22:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8009c26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c2a:	dd79      	ble.n	8009d20 <powf+0x1b8>
 8009c2c:	b005      	add	sp, #20
 8009c2e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8009c32:	f000 b91f 	b.w	8009e74 <__math_oflowf>
 8009c36:	4298      	cmp	r0, r3
 8009c38:	d32d      	bcc.n	8009c96 <powf+0x12e>
 8009c3a:	b952      	cbnz	r2, 8009c52 <powf+0xea>
 8009c3c:	f481 0380 	eor.w	r3, r1, #4194304	; 0x400000
 8009c40:	005b      	lsls	r3, r3, #1
 8009c42:	f513 0f00 	cmn.w	r3, #8388608	; 0x800000
 8009c46:	f240 80cd 	bls.w	8009de4 <powf+0x27c>
 8009c4a:	ee30 0a20 	vadd.f32	s0, s0, s1
 8009c4e:	b005      	add	sp, #20
 8009c50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c52:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 8009c56:	d105      	bne.n	8009c64 <powf+0xfc>
 8009c58:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 8009c5c:	0076      	lsls	r6, r6, #1
 8009c5e:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 8009c62:	e7f0      	b.n	8009c46 <powf+0xde>
 8009c64:	004b      	lsls	r3, r1, #1
 8009c66:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
 8009c6a:	d8ee      	bhi.n	8009c4a <powf+0xe2>
 8009c6c:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 8009c70:	d1eb      	bne.n	8009c4a <powf+0xe2>
 8009c72:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8009c76:	f000 80b5 	beq.w	8009de4 <powf+0x27c>
 8009c7a:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8009c7e:	ea6f 0606 	mvn.w	r6, r6
 8009c82:	bf34      	ite	cc
 8009c84:	2300      	movcc	r3, #0
 8009c86:	2301      	movcs	r3, #1
 8009c88:	0ff6      	lsrs	r6, r6, #31
 8009c8a:	42b3      	cmp	r3, r6
 8009c8c:	f040 80ad 	bne.w	8009dea <powf+0x282>
 8009c90:	ee20 0aa0 	vmul.f32	s0, s1, s1
 8009c94:	e7db      	b.n	8009c4e <powf+0xe6>
 8009c96:	004f      	lsls	r7, r1, #1
 8009c98:	1e7a      	subs	r2, r7, #1
 8009c9a:	429a      	cmp	r2, r3
 8009c9c:	d31c      	bcc.n	8009cd8 <powf+0x170>
 8009c9e:	2900      	cmp	r1, #0
 8009ca0:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009ca4:	da0f      	bge.n	8009cc6 <powf+0x15e>
 8009ca6:	ee10 0a90 	vmov	r0, s1
 8009caa:	f7ff ff43 	bl	8009b34 <checkint>
 8009cae:	2801      	cmp	r0, #1
 8009cb0:	d109      	bne.n	8009cc6 <powf+0x15e>
 8009cb2:	eeb1 0a40 	vneg.f32	s0, s0
 8009cb6:	b947      	cbnz	r7, 8009cca <powf+0x162>
 8009cb8:	2e00      	cmp	r6, #0
 8009cba:	dac8      	bge.n	8009c4e <powf+0xe6>
 8009cbc:	b005      	add	sp, #20
 8009cbe:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8009cc2:	f000 b8dd 	b.w	8009e80 <__math_divzerof>
 8009cc6:	2000      	movs	r0, #0
 8009cc8:	e7f5      	b.n	8009cb6 <powf+0x14e>
 8009cca:	2e00      	cmp	r6, #0
 8009ccc:	dabf      	bge.n	8009c4e <powf+0xe6>
 8009cce:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8009cd2:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8009cd6:	e7ba      	b.n	8009c4e <powf+0xe6>
 8009cd8:	2900      	cmp	r1, #0
 8009cda:	da1f      	bge.n	8009d1c <powf+0x1b4>
 8009cdc:	ee10 0a90 	vmov	r0, s1
 8009ce0:	f7ff ff28 	bl	8009b34 <checkint>
 8009ce4:	b920      	cbnz	r0, 8009cf0 <powf+0x188>
 8009ce6:	b005      	add	sp, #20
 8009ce8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8009cec:	f000 b8d8 	b.w	8009ea0 <__math_invalidf>
 8009cf0:	2801      	cmp	r0, #1
 8009cf2:	bf14      	ite	ne
 8009cf4:	2000      	movne	r0, #0
 8009cf6:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8009cfa:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8009cfe:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8009d02:	f4bf af44 	bcs.w	8009b8e <powf+0x26>
 8009d06:	eddf 7a47 	vldr	s15, [pc, #284]	; 8009e24 <powf+0x2bc>
 8009d0a:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009d0e:	ee10 3a10 	vmov	r3, s0
 8009d12:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009d16:	f1a3 6138 	sub.w	r1, r3, #192937984	; 0xb800000
 8009d1a:	e738      	b.n	8009b8e <powf+0x26>
 8009d1c:	2000      	movs	r0, #0
 8009d1e:	e7ee      	b.n	8009cfe <powf+0x196>
 8009d20:	ed9f 7b39 	vldr	d7, [pc, #228]	; 8009e08 <powf+0x2a0>
 8009d24:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8009d28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d2c:	dd10      	ble.n	8009d50 <powf+0x1e8>
 8009d2e:	f04f 534c 	mov.w	r3, #855638016	; 0x33000000
 8009d32:	2800      	cmp	r0, #0
 8009d34:	d15c      	bne.n	8009df0 <powf+0x288>
 8009d36:	9302      	str	r3, [sp, #8]
 8009d38:	eddd 7a02 	vldr	s15, [sp, #8]
 8009d3c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009d40:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009d44:	eef4 7a47 	vcmp.f32	s15, s14
 8009d48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d4c:	f47f af6e 	bne.w	8009c2c <powf+0xc4>
 8009d50:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8009e10 <powf+0x2a8>
 8009d54:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8009d58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d5c:	d804      	bhi.n	8009d68 <powf+0x200>
 8009d5e:	b005      	add	sp, #20
 8009d60:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8009d64:	f000 b87a 	b.w	8009e5c <__math_uflowf>
 8009d68:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 8009e18 <powf+0x2b0>
 8009d6c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8009d70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d74:	d504      	bpl.n	8009d80 <powf+0x218>
 8009d76:	b005      	add	sp, #20
 8009d78:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8009d7c:	f000 b874 	b.w	8009e68 <__math_may_uflowf>
 8009d80:	4b29      	ldr	r3, [pc, #164]	; (8009e28 <powf+0x2c0>)
 8009d82:	ed93 7b40 	vldr	d7, [r3, #256]	; 0x100
 8009d86:	ee30 6b07 	vadd.f64	d6, d0, d7
 8009d8a:	ed8d 6b00 	vstr	d6, [sp]
 8009d8e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8009d92:	ee30 7b47 	vsub.f64	d7, d0, d7
 8009d96:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009d9a:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8009d9e:	f006 011f 	and.w	r1, r6, #31
 8009da2:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8009da6:	e9d1 ce00 	ldrd	ip, lr, [r1]
 8009daa:	ed93 5b42 	vldr	d5, [r3, #264]	; 0x108
 8009dae:	ed93 6b44 	vldr	d6, [r3, #272]	; 0x110
 8009db2:	ed93 4b46 	vldr	d4, [r3, #280]	; 0x118
 8009db6:	eea7 6b05 	vfma.f64	d6, d7, d5
 8009dba:	ee27 5b07 	vmul.f64	d5, d7, d7
 8009dbe:	1836      	adds	r6, r6, r0
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	eb13 040c 	adds.w	r4, r3, ip
 8009dc6:	ea4f 31c6 	mov.w	r1, r6, lsl #15
 8009dca:	eb41 050e 	adc.w	r5, r1, lr
 8009dce:	eea7 0b04 	vfma.f64	d0, d7, d4
 8009dd2:	ec45 4b17 	vmov	d7, r4, r5
 8009dd6:	eea6 0b05 	vfma.f64	d0, d6, d5
 8009dda:	ee20 0b07 	vmul.f64	d0, d0, d7
 8009dde:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8009de2:	e734      	b.n	8009c4e <powf+0xe6>
 8009de4:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8009de8:	e731      	b.n	8009c4e <powf+0xe6>
 8009dea:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8009e2c <powf+0x2c4>
 8009dee:	e72e      	b.n	8009c4e <powf+0xe6>
 8009df0:	9303      	str	r3, [sp, #12]
 8009df2:	eddd 7a03 	vldr	s15, [sp, #12]
 8009df6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8009dfa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009dfe:	e7a1      	b.n	8009d44 <powf+0x1dc>
 8009e00:	ffd1d571 	.word	0xffd1d571
 8009e04:	405fffff 	.word	0x405fffff
 8009e08:	ffa3aae2 	.word	0xffa3aae2
 8009e0c:	405fffff 	.word	0x405fffff
 8009e10:	00000000 	.word	0x00000000
 8009e14:	c062c000 	.word	0xc062c000
 8009e18:	00000000 	.word	0x00000000
 8009e1c:	c062a000 	.word	0xc062a000
 8009e20:	08009f50 	.word	0x08009f50
 8009e24:	4b000000 	.word	0x4b000000
 8009e28:	0800a078 	.word	0x0800a078
 8009e2c:	00000000 	.word	0x00000000

08009e30 <with_errnof>:
 8009e30:	b513      	push	{r0, r1, r4, lr}
 8009e32:	4604      	mov	r4, r0
 8009e34:	ed8d 0a01 	vstr	s0, [sp, #4]
 8009e38:	f7ff fe4a 	bl	8009ad0 <__errno>
 8009e3c:	ed9d 0a01 	vldr	s0, [sp, #4]
 8009e40:	6004      	str	r4, [r0, #0]
 8009e42:	b002      	add	sp, #8
 8009e44:	bd10      	pop	{r4, pc}

08009e46 <xflowf>:
 8009e46:	b130      	cbz	r0, 8009e56 <xflowf+0x10>
 8009e48:	eef1 7a40 	vneg.f32	s15, s0
 8009e4c:	ee27 0a80 	vmul.f32	s0, s15, s0
 8009e50:	2022      	movs	r0, #34	; 0x22
 8009e52:	f7ff bfed 	b.w	8009e30 <with_errnof>
 8009e56:	eef0 7a40 	vmov.f32	s15, s0
 8009e5a:	e7f7      	b.n	8009e4c <xflowf+0x6>

08009e5c <__math_uflowf>:
 8009e5c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009e64 <__math_uflowf+0x8>
 8009e60:	f7ff bff1 	b.w	8009e46 <xflowf>
 8009e64:	10000000 	.word	0x10000000

08009e68 <__math_may_uflowf>:
 8009e68:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009e70 <__math_may_uflowf+0x8>
 8009e6c:	f7ff bfeb 	b.w	8009e46 <xflowf>
 8009e70:	1a200000 	.word	0x1a200000

08009e74 <__math_oflowf>:
 8009e74:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009e7c <__math_oflowf+0x8>
 8009e78:	f7ff bfe5 	b.w	8009e46 <xflowf>
 8009e7c:	70000000 	.word	0x70000000

08009e80 <__math_divzerof>:
 8009e80:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8009e84:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8009e88:	2800      	cmp	r0, #0
 8009e8a:	fe40 7a27 	vseleq.f32	s15, s0, s15
 8009e8e:	ed9f 0a03 	vldr	s0, [pc, #12]	; 8009e9c <__math_divzerof+0x1c>
 8009e92:	2022      	movs	r0, #34	; 0x22
 8009e94:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8009e98:	f7ff bfca 	b.w	8009e30 <with_errnof>
 8009e9c:	00000000 	.word	0x00000000

08009ea0 <__math_invalidf>:
 8009ea0:	eef0 7a40 	vmov.f32	s15, s0
 8009ea4:	ee30 7a40 	vsub.f32	s14, s0, s0
 8009ea8:	eef4 7a67 	vcmp.f32	s15, s15
 8009eac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009eb0:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8009eb4:	d602      	bvs.n	8009ebc <__math_invalidf+0x1c>
 8009eb6:	2021      	movs	r0, #33	; 0x21
 8009eb8:	f7ff bfba 	b.w	8009e30 <with_errnof>
 8009ebc:	4770      	bx	lr
	...

08009ec0 <_init>:
 8009ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ec2:	bf00      	nop
 8009ec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ec6:	bc08      	pop	{r3}
 8009ec8:	469e      	mov	lr, r3
 8009eca:	4770      	bx	lr

08009ecc <_fini>:
 8009ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ece:	bf00      	nop
 8009ed0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ed2:	bc08      	pop	{r3}
 8009ed4:	469e      	mov	lr, r3
 8009ed6:	4770      	bx	lr
