// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.339000,HLS_SYN_LAT=8,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=29,HLS_SYN_FF=8854,HLS_SYN_LUT=18273,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [127:0] x_V;
output  [7:0] y_0_V;
output   y_0_V_ap_vld;
output  [7:0] y_1_V;
output   y_1_V_ap_vld;
output  [7:0] y_2_V;
output   y_2_V_ap_vld;
output  [7:0] y_3_V;
output   y_3_V_ap_vld;
output  [7:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_11001;
reg   [127:0] x_V_preg;
reg   [127:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [7:0] p_Val2_8_fu_301_p4;
reg  signed [7:0] p_Val2_8_reg_1150;
reg  signed [7:0] p_Val2_8_reg_1150_pp0_iter1_reg;
wire  signed [7:0] p_Val2_s_fu_319_p4;
reg   [7:0] p_Val2_s_reg_1159;
reg  signed [7:0] p_Val2_s_reg_1159_pp0_iter1_reg;
reg  signed [7:0] p_Val2_s_reg_1159_pp0_iter2_reg;
reg  signed [7:0] p_Val2_s_reg_1159_pp0_iter3_reg;
reg  signed [7:0] p_Val2_s_reg_1159_pp0_iter4_reg;
wire  signed [7:0] p_Val2_1_fu_358_p4;
reg  signed [7:0] p_Val2_1_reg_1171;
reg  signed [7:0] p_Val2_1_reg_1171_pp0_iter1_reg;
reg  signed [7:0] p_Val2_1_reg_1171_pp0_iter2_reg;
reg  signed [7:0] p_Val2_1_reg_1171_pp0_iter3_reg;
reg  signed [7:0] p_Val2_1_reg_1171_pp0_iter4_reg;
wire  signed [7:0] tmp_8_fu_372_p4;
reg   [7:0] tmp_8_reg_1176;
reg  signed [7:0] tmp_8_reg_1176_pp0_iter1_reg;
reg  signed [7:0] tmp_8_reg_1176_pp0_iter2_reg;
reg  signed [7:0] tmp_8_reg_1176_pp0_iter3_reg;
reg  signed [7:0] tmp_8_reg_1176_pp0_iter4_reg;
wire  signed [7:0] p_Val2_2_fu_392_p4;
reg  signed [7:0] p_Val2_2_reg_1183;
reg  signed [7:0] p_Val2_2_reg_1183_pp0_iter1_reg;
reg  signed [7:0] p_Val2_2_reg_1183_pp0_iter2_reg;
reg  signed [7:0] p_Val2_2_reg_1183_pp0_iter3_reg;
reg  signed [7:0] p_Val2_2_reg_1183_pp0_iter4_reg;
reg   [7:0] trunc_ln708_1_reg_1191;
wire  signed [9:0] sext_ln1192_4_fu_419_p1;
reg  signed [9:0] sext_ln1192_4_reg_1196;
wire   [9:0] mul_ln1192_2_fu_423_p2;
reg   [9:0] mul_ln1192_2_reg_1201;
wire  signed [11:0] sext_ln700_2_fu_464_p1;
reg  signed [11:0] sext_ln700_2_reg_1212;
wire  signed [15:0] mul_ln1118_fu_1054_p2;
reg  signed [15:0] mul_ln1118_reg_1217;
wire  signed [11:0] mul_ln700_1_fu_504_p2;
reg  signed [11:0] mul_ln700_1_reg_1223;
reg   [7:0] trunc_ln708_11_reg_1233;
wire  signed [11:0] grp_fu_1068_p3;
reg  signed [11:0] add_ln700_1_reg_1258;
reg   [7:0] trunc_ln708_12_reg_1263;
reg   [7:0] trunc_ln708_s_reg_1273;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_221_ap_return;
reg   [3:0] p_s_reg_1288;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_226_ap_return;
reg   [3:0] p_5_reg_1293;
reg   [3:0] p_5_reg_1293_pp0_iter5_reg;
reg  signed [3:0] p_5_reg_1293_pp0_iter6_reg;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_231_ap_return;
reg   [3:0] p_1_reg_1298;
reg   [3:0] p_1_reg_1298_pp0_iter5_reg;
reg   [3:0] p_1_reg_1298_pp0_iter6_reg;
wire  signed [7:0] grp_fu_1092_p3;
reg  signed [7:0] add_ln700_reg_1303;
wire   [8:0] add_ln1192_fu_767_p2;
reg   [8:0] add_ln1192_reg_1308;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_241_ap_return;
reg   [3:0] p_Val2_4_reg_1313;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_246_ap_return;
reg   [3:0] p_Val2_5_reg_1318;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_251_ap_return;
reg  signed [3:0] p_Val2_s_26_reg_1323;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_256_ap_return;
reg  signed [3:0] p_6_reg_1328;
reg  signed [3:0] p_6_reg_1328_pp0_iter6_reg;
reg  signed [3:0] p_6_reg_1328_pp0_iter7_reg;
reg   [7:0] trunc_ln708_9_reg_1334;
reg   [7:0] trunc_ln708_9_reg_1334_pp0_iter6_reg;
reg   [7:0] trunc_ln708_9_reg_1334_pp0_iter7_reg;
wire   [8:0] ret_V_33_fu_863_p2;
reg   [8:0] ret_V_33_reg_1339;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_271_ap_return;
reg   [3:0] p_Val2_9_reg_1344;
reg  signed [3:0] p_Val2_9_reg_1344_pp0_iter6_reg;
reg   [7:0] trunc_ln708_3_reg_1349;
reg   [7:0] trunc_ln708_3_reg_1349_pp0_iter7_reg;
wire  signed [9:0] grp_fu_1100_p3;
reg  signed [9:0] r_V_reg_1354;
reg   [7:0] trunc_ln708_6_reg_1359;
reg   [7:0] trunc_ln708_6_reg_1359_pp0_iter7_reg;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_286_ap_return;
reg  signed [3:0] p_Val2_6_reg_1364;
wire  signed [14:0] grp_fu_1117_p3;
reg  signed [14:0] mul_ln1192_3_reg_1369;
wire  signed [12:0] grp_fu_1125_p3;
reg  signed [12:0] mul_ln1192_6_reg_1374;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_296_ap_return;
reg  signed [3:0] p_0_reg_1379;
reg    ap_block_pp0_stage0_subdone;
wire   [7:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_221_input_V;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_221_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call20;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call20;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call20;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call20;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call20;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call20;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call20;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call20;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call20;
reg    ap_block_pp0_stage0_11001_ignoreCallOp18;
wire   [7:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_226_input_V;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_226_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call77;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call77;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call77;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call77;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call77;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call77;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call77;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call77;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call77;
reg    ap_block_pp0_stage0_11001_ignoreCallOp35;
wire   [7:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_231_input_V;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_231_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call151;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call151;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call151;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call151;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call151;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call151;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call151;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call151;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call151;
reg    ap_block_pp0_stage0_11001_ignoreCallOp49;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_236_ap_return;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_236_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call35;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call35;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call35;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call35;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call35;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call35;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call35;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call35;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call35;
reg    ap_block_pp0_stage0_11001_ignoreCallOp60;
wire   [7:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_241_input_V;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_241_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call52;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call52;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call52;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call52;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call52;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call52;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call52;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call52;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call52;
reg    ap_block_pp0_stage0_11001_ignoreCallOp69;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_246_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call58;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call58;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call58;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call58;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call58;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call58;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call58;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call58;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call58;
reg    ap_block_pp0_stage0_11001_ignoreCallOp70;
wire   [7:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_251_input_V;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_251_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call67;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call67;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call67;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call67;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call67;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call67;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call67;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call67;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call67;
reg    ap_block_pp0_stage0_11001_ignoreCallOp76;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_256_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call83;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call83;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call83;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call83;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call83;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call83;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call83;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call83;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call83;
reg    ap_block_pp0_stage0_11001_ignoreCallOp78;
wire   [7:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_261_input_V;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_261_ap_return;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_261_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call93;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call93;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call93;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call93;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call93;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call93;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call93;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call93;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call93;
reg    ap_block_pp0_stage0_11001_ignoreCallOp81;
wire   [7:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_266_input_V;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_266_ap_return;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_266_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call115;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call115;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call115;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call115;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call115;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call115;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call115;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call115;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call115;
reg    ap_block_pp0_stage0_11001_ignoreCallOp85;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_271_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call164;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call164;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call164;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call164;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call164;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call164;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call164;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call164;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call164;
reg    ap_block_pp0_stage0_11001_ignoreCallOp90;
wire   [7:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_276_input_V;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_276_ap_return;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_276_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call123;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call123;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call123;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call123;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call123;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call123;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call123;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call123;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call123;
reg    ap_block_pp0_stage0_11001_ignoreCallOp106;
wire   [7:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_281_input_V;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_281_ap_return;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_281_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call139;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call139;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call139;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call139;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call139;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call139;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call139;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call139;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call139;
reg    ap_block_pp0_stage0_11001_ignoreCallOp111;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_286_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call169;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call169;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call169;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call169;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call169;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call169;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call169;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call169;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call169;
reg    ap_block_pp0_stage0_11001_ignoreCallOp114;
wire   [3:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_291_ap_return;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_291_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call131;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call131;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call131;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call131;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call131;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call131;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call131;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call131;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call131;
reg    ap_block_pp0_stage0_11001_ignoreCallOp125;
wire   [7:0] grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_296_input_V;
reg    grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_296_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call177;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call177;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call177;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call177;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call177;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call177;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call177;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call177;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call177;
reg    ap_block_pp0_stage0_11001_ignoreCallOp131;
reg    ap_block_pp0_stage0_01001;
wire   [8:0] r_V_9_fu_311_p3;
wire  signed [9:0] lhs_V_fu_329_p3;
wire  signed [9:0] sext_ln1193_fu_337_p1;
wire   [9:0] ret_V_21_fu_341_p2;
wire  signed [7:0] mul_ln1192_fu_386_p0;
wire  signed [11:0] sext_ln1118_fu_368_p1;
wire  signed [7:0] mul_ln1192_fu_386_p1;
wire  signed [11:0] grp_fu_1045_p3;
wire  signed [7:0] mul_ln1192_2_fu_423_p0;
wire  signed [7:0] mul_ln1192_2_fu_423_p1;
wire   [6:0] tmp_9_fu_429_p4;
wire   [9:0] r_V_s_fu_439_p3;
wire   [9:0] add_ln1192_7_fu_447_p2;
wire   [8:0] r_V_12_fu_472_p3;
wire  signed [9:0] sext_ln703_3_fu_480_p1;
wire   [9:0] ret_V_30_fu_484_p2;
wire  signed [10:0] sext_ln1193_1_fu_490_p1;
wire   [10:0] add_ln1192_13_fu_494_p2;
wire  signed [7:0] mul_ln700_1_fu_504_p0;
wire  signed [7:0] mul_ln700_1_fu_504_p1;
wire   [9:0] add_ln1192_21_fu_510_p2;
wire   [9:0] add_ln1192_22_fu_516_p2;
wire  signed [10:0] sext_ln1118_5_fu_533_p1;
wire  signed [10:0] sext_ln1118_3_fu_468_p1;
wire   [10:0] r_V_16_fu_537_p2;
wire   [10:0] add_ln1192_23_fu_543_p2;
wire  signed [15:0] mul_ln1118_3_fu_1060_p2;
wire   [15:0] shl_ln1118_2_fu_558_p2;
wire   [15:0] shl_ln1118_1_fu_553_p2;
wire   [15:0] r_V_17_fu_563_p2;
wire  signed [9:0] sext_ln1192_3_fu_579_p1;
wire   [9:0] lhs_V_2_fu_582_p3;
wire   [9:0] shl_ln1_fu_595_p3;
wire   [9:0] sub_ln1192_fu_602_p2;
wire   [9:0] sub_ln1192_3_fu_589_p2;
wire   [9:0] add_ln1192_2_fu_607_p2;
wire   [9:0] ret_V_24_fu_613_p2;
wire   [9:0] add_ln1192_5_fu_630_p2;
wire   [9:0] rhs_V_1_fu_635_p3;
wire   [9:0] sub_ln1192_1_fu_642_p2;
wire   [9:0] ret_V_26_fu_648_p2;
wire   [9:0] ret_V_28_fu_665_p2;
wire   [15:0] shl_ln1118_fu_681_p2;
(* use_dsp48 = "no" *) wire   [15:0] r_V_13_fu_686_p2;
wire  signed [9:0] grp_fu_1075_p3;
wire  signed [11:0] grp_fu_1084_p3;
wire  signed [8:0] sext_ln1192_2_fu_757_p1;
wire  signed [8:0] sext_ln1192_1_fu_754_p1;
wire   [8:0] ret_V_23_fu_761_p2;
wire  signed [8:0] lhs_V_4_fu_748_p1;
wire   [8:0] r_V_11_fu_773_p2;
wire   [12:0] lhs_V_6_fu_779_p3;
wire   [12:0] rhs_V_2_fu_791_p3;
wire  signed [13:0] sext_ln703_2_fu_787_p1;
wire  signed [13:0] sext_ln728_fu_798_p1;
wire  signed [3:0] tmp_s_fu_808_p1;
wire   [8:0] tmp_s_fu_808_p3;
wire   [13:0] ret_V_29_fu_802_p2;
wire  signed [13:0] sext_ln1192_9_fu_816_p1;
wire   [8:0] tmp_1_fu_826_p3;
wire   [13:0] add_ln1192_14_fu_820_p2;
wire  signed [13:0] sext_ln1192_10_fu_834_p1;
wire   [13:0] add_ln1192_15_fu_838_p2;
wire   [13:0] ret_V_31_fu_844_p2;
wire  signed [8:0] rhs_V_4_fu_860_p1;
wire  signed [7:0] mul_ln700_fu_875_p0;
wire  signed [8:0] mul_ln700_fu_875_p1;
wire   [13:0] mul_ln700_fu_875_p2;
wire   [13:0] tmp_5_fu_889_p3;
wire   [17:0] shl_ln_fu_881_p3;
wire  signed [17:0] rhs_V_fu_896_p1;
wire   [17:0] ret_V_25_fu_900_p2;
wire  signed [4:0] sext_ln703_fu_916_p1;
wire  signed [4:0] ret_V_fu_919_p2;
wire  signed [10:0] lhs_V_5_fu_935_p3;
wire   [5:0] tmp_2_fu_946_p3;
wire  signed [11:0] sext_ln1192_13_fu_954_p1;
wire  signed [11:0] grp_fu_1108_p3;
(* use_dsp48 = "no" *) wire   [11:0] add_ln1192_20_fu_958_p2;
wire   [13:0] shl_ln2_fu_963_p3;
wire   [13:0] ret_V_34_fu_971_p2;
wire  signed [3:0] r_V_15_fu_996_p0;
wire  signed [7:0] sext_ln1116_2_fu_993_p1;
wire  signed [3:0] r_V_15_fu_996_p1;
wire  signed [7:0] r_V_15_fu_996_p2;
wire  signed [14:0] grp_fu_1133_p3;
wire   [6:0] tmp_fu_1015_p4;
wire  signed [13:0] grp_fu_1141_p3;
wire  signed [11:0] grp_fu_1045_p1;
wire   [11:0] grp_fu_1045_p2;
wire  signed [10:0] mul_ln1118_fu_1054_p0;
wire  signed [15:0] sext_ln1118_4_fu_500_p1;
wire  signed [10:0] mul_ln1118_fu_1054_p1;
wire  signed [10:0] mul_ln1118_3_fu_1060_p0;
wire  signed [15:0] sext_ln1118_6_fu_549_p1;
wire  signed [10:0] mul_ln1118_3_fu_1060_p1;
wire   [6:0] grp_fu_1068_p0;
wire  signed [7:0] grp_fu_1068_p1;
wire   [11:0] grp_fu_1068_p2;
wire  signed [7:0] grp_fu_1075_p0;
wire  signed [9:0] sext_ln1118_7_fu_707_p1;
wire  signed [7:0] grp_fu_1075_p1;
wire  signed [4:0] grp_fu_1075_p2;
wire   [7:0] grp_fu_1084_p0;
wire  signed [3:0] grp_fu_1092_p0;
wire  signed [7:0] sext_ln1116_fu_751_p1;
wire  signed [3:0] grp_fu_1092_p1;
wire  signed [2:0] grp_fu_1092_p2;
wire  signed [2:0] grp_fu_1100_p0;
wire  signed [3:0] grp_fu_1108_p0;
wire  signed [7:0] sext_ln1118_2_fu_932_p1;
wire  signed [3:0] grp_fu_1108_p1;
wire  signed [2:0] grp_fu_1117_p0;
wire  signed [10:0] grp_fu_1133_p2;
wire  signed [8:0] grp_fu_1141_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to7;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 x_V_preg = 128'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_221(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_221_input_V),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_221_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_221_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_226(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_226_input_V),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_226_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_226_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_231(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_231_input_V),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_231_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_231_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_236(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(trunc_ln708_1_reg_1191),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_236_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_236_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_241(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_241_input_V),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_241_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_241_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_246(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(tmp_8_reg_1176),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_246_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_246_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_251(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_251_input_V),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_251_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_251_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_256(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(p_Val2_s_reg_1159),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_256_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_256_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_261(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_261_input_V),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_261_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_261_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_266(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_266_input_V),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_266_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_266_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_271(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(trunc_ln708_11_reg_1233),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_271_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_271_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_276(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_276_input_V),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_276_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_276_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_281(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_281_input_V),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_281_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_281_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_286(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(trunc_ln708_12_reg_1263),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_286_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_286_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_291(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(trunc_ln708_s_reg_1273),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_291_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_291_ap_ce)
);

sin_lut_ap_fixed_8_6_5_3_0_s grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_296(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_296_input_V),
    .ap_return(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_296_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_296_ap_ce)
);

myproject_mac_muladd_8s_12s_12ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
myproject_mac_muladd_8s_12s_12ns_12_1_1_U8(
    .din0(tmp_8_fu_372_p4),
    .din1(grp_fu_1045_p1),
    .din2(grp_fu_1045_p2),
    .dout(grp_fu_1045_p3)
);

myproject_mul_mul_11s_11s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 16 ))
myproject_mul_mul_11s_11s_16_1_1_U9(
    .din0(mul_ln1118_fu_1054_p0),
    .din1(mul_ln1118_fu_1054_p1),
    .dout(mul_ln1118_fu_1054_p2)
);

myproject_mul_mul_11s_11s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 16 ))
myproject_mul_mul_11s_11s_16_1_1_U10(
    .din0(mul_ln1118_3_fu_1060_p0),
    .din1(mul_ln1118_3_fu_1060_p1),
    .dout(mul_ln1118_3_fu_1060_p2)
);

myproject_mac_muladd_7ns_8s_12ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
myproject_mac_muladd_7ns_8s_12ns_12_1_1_U11(
    .din0(grp_fu_1068_p0),
    .din1(grp_fu_1068_p1),
    .din2(grp_fu_1068_p2),
    .dout(grp_fu_1068_p3)
);

myproject_mac_muladd_8s_8s_5s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
myproject_mac_muladd_8s_8s_5s_10_1_1_U12(
    .din0(grp_fu_1075_p0),
    .din1(grp_fu_1075_p1),
    .din2(grp_fu_1075_p2),
    .dout(grp_fu_1075_p3)
);

myproject_mac_muladd_8ns_8s_12s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
myproject_mac_muladd_8ns_8s_12s_12_1_1_U13(
    .din0(grp_fu_1084_p0),
    .din1(p_Val2_8_reg_1150_pp0_iter1_reg),
    .din2(add_ln700_1_reg_1258),
    .dout(grp_fu_1084_p3)
);

myproject_mac_muladd_4s_4s_3s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
myproject_mac_muladd_4s_4s_3s_8_1_1_U14(
    .din0(grp_fu_1092_p0),
    .din1(grp_fu_1092_p1),
    .din2(grp_fu_1092_p2),
    .dout(grp_fu_1092_p3)
);

myproject_am_addmul_3s_4s_5s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
myproject_am_addmul_3s_4s_5s_10_1_1_U15(
    .din0(grp_fu_1100_p0),
    .din1(p_Val2_s_26_reg_1323),
    .din2(ret_V_fu_919_p2),
    .dout(grp_fu_1100_p3)
);

myproject_mac_muladd_4s_4s_11s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
myproject_mac_muladd_4s_4s_11s_12_1_1_U16(
    .din0(grp_fu_1108_p0),
    .din1(grp_fu_1108_p1),
    .din2(lhs_V_5_fu_935_p3),
    .dout(grp_fu_1108_p3)
);

myproject_am_addmul_3s_4s_10s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 15 ))
myproject_am_addmul_3s_4s_10s_15_1_1_U17(
    .din0(grp_fu_1117_p0),
    .din1(p_5_reg_1293_pp0_iter6_reg),
    .din2(r_V_reg_1354),
    .dout(grp_fu_1117_p3)
);

myproject_am_submul_4s_4s_8s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
myproject_am_submul_4s_4s_8s_13_1_1_U18(
    .din0(p_Val2_9_reg_1344_pp0_iter6_reg),
    .din1(p_Val2_6_reg_1364),
    .din2(r_V_15_fu_996_p2),
    .dout(grp_fu_1125_p3)
);

myproject_mac_muladd_4s_15s_11s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 15 ))
myproject_mac_muladd_4s_15s_11s_15_1_1_U19(
    .din0(p_6_reg_1328_pp0_iter7_reg),
    .din1(mul_ln1192_3_reg_1369),
    .din2(grp_fu_1133_p2),
    .dout(grp_fu_1133_p3)
);

myproject_mac_muladd_4s_13s_9s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 14 ))
myproject_mac_muladd_4s_13s_9s_14_1_1_U20(
    .din0(p_0_reg_1379),
    .din1(mul_ln1192_6_reg_1374),
    .din2(grp_fu_1141_p2),
    .dout(grp_fu_1141_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 128'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_reg_1308 <= add_ln1192_fu_767_p2;
        p_0_reg_1379 <= grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_296_ap_return;
        p_1_reg_1298 <= grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_231_ap_return;
        p_1_reg_1298_pp0_iter5_reg <= p_1_reg_1298;
        p_1_reg_1298_pp0_iter6_reg <= p_1_reg_1298_pp0_iter5_reg;
        p_5_reg_1293 <= grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_226_ap_return;
        p_5_reg_1293_pp0_iter5_reg <= p_5_reg_1293;
        p_5_reg_1293_pp0_iter6_reg <= p_5_reg_1293_pp0_iter5_reg;
        p_6_reg_1328 <= grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_256_ap_return;
        p_6_reg_1328_pp0_iter6_reg <= p_6_reg_1328;
        p_6_reg_1328_pp0_iter7_reg <= p_6_reg_1328_pp0_iter6_reg;
        p_Val2_1_reg_1171_pp0_iter2_reg <= p_Val2_1_reg_1171_pp0_iter1_reg;
        p_Val2_1_reg_1171_pp0_iter3_reg <= p_Val2_1_reg_1171_pp0_iter2_reg;
        p_Val2_1_reg_1171_pp0_iter4_reg <= p_Val2_1_reg_1171_pp0_iter3_reg;
        p_Val2_2_reg_1183_pp0_iter2_reg <= p_Val2_2_reg_1183_pp0_iter1_reg;
        p_Val2_2_reg_1183_pp0_iter3_reg <= p_Val2_2_reg_1183_pp0_iter2_reg;
        p_Val2_2_reg_1183_pp0_iter4_reg <= p_Val2_2_reg_1183_pp0_iter3_reg;
        p_Val2_4_reg_1313 <= grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_241_ap_return;
        p_Val2_5_reg_1318 <= grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_246_ap_return;
        p_Val2_6_reg_1364 <= grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_286_ap_return;
        p_Val2_9_reg_1344 <= grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_271_ap_return;
        p_Val2_9_reg_1344_pp0_iter6_reg <= p_Val2_9_reg_1344;
        p_Val2_s_26_reg_1323 <= grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_251_ap_return;
        p_Val2_s_reg_1159_pp0_iter2_reg <= p_Val2_s_reg_1159_pp0_iter1_reg;
        p_Val2_s_reg_1159_pp0_iter3_reg <= p_Val2_s_reg_1159_pp0_iter2_reg;
        p_Val2_s_reg_1159_pp0_iter4_reg <= p_Val2_s_reg_1159_pp0_iter3_reg;
        p_s_reg_1288 <= grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_221_ap_return;
        ret_V_33_reg_1339 <= ret_V_33_fu_863_p2;
        tmp_8_reg_1176_pp0_iter2_reg <= tmp_8_reg_1176_pp0_iter1_reg;
        tmp_8_reg_1176_pp0_iter3_reg <= tmp_8_reg_1176_pp0_iter2_reg;
        tmp_8_reg_1176_pp0_iter4_reg <= tmp_8_reg_1176_pp0_iter3_reg;
        trunc_ln708_3_reg_1349 <= {{ret_V_25_fu_900_p2[17:10]}};
        trunc_ln708_3_reg_1349_pp0_iter7_reg <= trunc_ln708_3_reg_1349;
        trunc_ln708_6_reg_1359 <= {{ret_V_34_fu_971_p2[13:6]}};
        trunc_ln708_6_reg_1359_pp0_iter7_reg <= trunc_ln708_6_reg_1359;
        trunc_ln708_9_reg_1334 <= {{ret_V_31_fu_844_p2[13:6]}};
        trunc_ln708_9_reg_1334_pp0_iter6_reg <= trunc_ln708_9_reg_1334;
        trunc_ln708_9_reg_1334_pp0_iter7_reg <= trunc_ln708_9_reg_1334_pp0_iter6_reg;
        trunc_ln708_s_reg_1273 <= {{grp_fu_1084_p3[11:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln700_1_reg_1258 <= grp_fu_1068_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        add_ln700_reg_1303 <= grp_fu_1092_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1118_reg_1217 <= mul_ln1118_fu_1054_p2;
        mul_ln1192_2_reg_1201 <= mul_ln1192_2_fu_423_p2;
        mul_ln700_1_reg_1223 <= mul_ln700_1_fu_504_p2;
        p_Val2_1_reg_1171 <= {{x_V_in_sig[39:32]}};
        p_Val2_1_reg_1171_pp0_iter1_reg <= p_Val2_1_reg_1171;
        p_Val2_2_reg_1183 <= {{x_V_in_sig[127:120]}};
        p_Val2_2_reg_1183_pp0_iter1_reg <= p_Val2_2_reg_1183;
        p_Val2_8_reg_1150 <= {{x_V_in_sig[31:24]}};
        p_Val2_8_reg_1150_pp0_iter1_reg <= p_Val2_8_reg_1150;
        p_Val2_s_reg_1159 <= {{x_V_in_sig[119:112]}};
        p_Val2_s_reg_1159_pp0_iter1_reg <= p_Val2_s_reg_1159;
        sext_ln1192_4_reg_1196 <= sext_ln1192_4_fu_419_p1;
        sext_ln700_2_reg_1212 <= sext_ln700_2_fu_464_p1;
        tmp_8_reg_1176 <= {{x_V_in_sig[23:16]}};
        tmp_8_reg_1176_pp0_iter1_reg <= tmp_8_reg_1176;
        trunc_ln708_11_reg_1233 <= {{r_V_17_fu_563_p2[15:8]}};
        trunc_ln708_12_reg_1263 <= {{grp_fu_1075_p3[9:2]}};
        trunc_ln708_1_reg_1191 <= {{grp_fu_1045_p3[11:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        mul_ln1192_3_reg_1369 <= grp_fu_1117_p3;
        mul_ln1192_6_reg_1374 <= grp_fu_1125_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        r_V_reg_1354 <= grp_fu_1100_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to7 = 1'b1;
    end else begin
        ap_idle_pp0_0to7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp18) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_221_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_221_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp35) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_226_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_226_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp49) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_231_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_231_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp60) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_236_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_236_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp69) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_241_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_241_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp70) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_246_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_246_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp76) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_251_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_251_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp78) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_256_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_256_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp81) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_261_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_261_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp85) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_266_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_266_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp90) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_271_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_271_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp106) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_276_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_276_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp111) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_281_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_281_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp114) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_286_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_286_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp125) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_291_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_291_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp131) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_296_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_296_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_13_fu_494_p2 = ($signed(11'd16) + $signed(sext_ln1193_1_fu_490_p1));

assign add_ln1192_14_fu_820_p2 = ($signed(ret_V_29_fu_802_p2) + $signed(sext_ln1192_9_fu_816_p1));

assign add_ln1192_15_fu_838_p2 = ($signed(add_ln1192_14_fu_820_p2) + $signed(sext_ln1192_10_fu_834_p1));

assign add_ln1192_20_fu_958_p2 = ($signed(sext_ln1192_13_fu_954_p1) + $signed(grp_fu_1108_p3));

assign add_ln1192_21_fu_510_p2 = ($signed(10'd996) + $signed(r_V_s_fu_439_p3));

assign add_ln1192_22_fu_516_p2 = ($signed(lhs_V_fu_329_p3) + $signed(add_ln1192_21_fu_510_p2));

assign add_ln1192_23_fu_543_p2 = (11'd16 + r_V_16_fu_537_p2);

assign add_ln1192_2_fu_607_p2 = (sub_ln1192_fu_602_p2 + sub_ln1192_3_fu_589_p2);

assign add_ln1192_5_fu_630_p2 = (mul_ln1192_2_reg_1201 + lhs_V_2_fu_582_p3);

assign add_ln1192_7_fu_447_p2 = ($signed(10'd1020) + $signed(r_V_s_fu_439_p3));

assign add_ln1192_fu_767_p2 = (9'd15 + ret_V_23_fu_761_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp106 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp111 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp114 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp125 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp131 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp18 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp35 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp49 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp60 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp69 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp70 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp76 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp78 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp81 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp85 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp90 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call115 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call123 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call131 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call139 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call151 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call164 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call169 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call177 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call20 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call35 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call52 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call58 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call67 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call77 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call83 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call93 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call131 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call151 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call131 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call151 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call131 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call151 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call131 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call151 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call131 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call151 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call131 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call151 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call131 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call151 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call131 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call151 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1045_p1 = ($signed(mul_ln1192_fu_386_p0) * $signed(mul_ln1192_fu_386_p1));

assign grp_fu_1045_p2 = {{p_Val2_2_fu_392_p4}, {4'd0}};

assign grp_fu_1068_p0 = 12'd52;

assign grp_fu_1068_p1 = sext_ln700_2_reg_1212;

assign grp_fu_1068_p2 = ($signed({{1'b0}, {12'd13}}) * $signed(mul_ln700_1_reg_1223));

assign grp_fu_1075_p0 = sext_ln1118_7_fu_707_p1;

assign grp_fu_1075_p1 = sext_ln1118_7_fu_707_p1;

assign grp_fu_1075_p2 = 10'd1012;

assign grp_fu_1084_p0 = 12'd104;

assign grp_fu_1092_p0 = sext_ln1116_fu_751_p1;

assign grp_fu_1092_p1 = sext_ln1116_fu_751_p1;

assign grp_fu_1092_p2 = 8'd252;

assign grp_fu_1100_p0 = 5'd28;

assign grp_fu_1108_p0 = sext_ln1118_2_fu_932_p1;

assign grp_fu_1108_p1 = sext_ln1118_2_fu_932_p1;

assign grp_fu_1117_p0 = 5'd28;

assign grp_fu_1133_p2 = 15'd31744;

assign grp_fu_1141_p2 = 14'd16128;

assign grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_221_input_V = {{ret_V_21_fu_341_p2[9:2]}};

assign grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_226_input_V = {{add_ln1192_7_fu_447_p2[9:2]}};

assign grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_231_input_V = {{add_ln1192_22_fu_516_p2[9:2]}};

assign grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_241_input_V = {{ret_V_24_fu_613_p2[9:2]}};

assign grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_251_input_V = {{ret_V_26_fu_648_p2[9:2]}};

assign grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_261_input_V = {{ret_V_28_fu_665_p2[9:2]}};

assign grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_266_input_V = {{r_V_13_fu_686_p2[15:8]}};

assign grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_276_input_V = ($signed(8'd253) + $signed(p_Val2_8_reg_1150_pp0_iter1_reg));

assign grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_281_input_V = ($signed(p_Val2_8_reg_1150_pp0_iter1_reg) + $signed(p_Val2_2_reg_1183_pp0_iter1_reg));

assign grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_296_input_V = ($signed(8'd5) + $signed(p_Val2_s_reg_1159_pp0_iter2_reg));

assign lhs_V_2_fu_582_p3 = {{p_Val2_2_reg_1183}, {2'd0}};

assign lhs_V_4_fu_748_p1 = p_Val2_s_reg_1159_pp0_iter4_reg;

assign lhs_V_5_fu_935_p3 = {{ret_V_33_reg_1339}, {2'd0}};

assign lhs_V_6_fu_779_p3 = {{r_V_11_fu_773_p2}, {4'd0}};

assign lhs_V_fu_329_p3 = {{p_Val2_s_fu_319_p4}, {2'd0}};

assign mul_ln1118_3_fu_1060_p0 = sext_ln1118_6_fu_549_p1;

assign mul_ln1118_3_fu_1060_p1 = sext_ln1118_6_fu_549_p1;

assign mul_ln1118_fu_1054_p0 = sext_ln1118_4_fu_500_p1;

assign mul_ln1118_fu_1054_p1 = sext_ln1118_4_fu_500_p1;

assign mul_ln1192_2_fu_423_p0 = sext_ln1192_4_fu_419_p1;

assign mul_ln1192_2_fu_423_p1 = sext_ln1192_4_fu_419_p1;

assign mul_ln1192_2_fu_423_p2 = ($signed(mul_ln1192_2_fu_423_p0) * $signed(mul_ln1192_2_fu_423_p1));

assign mul_ln1192_fu_386_p0 = sext_ln1118_fu_368_p1;

assign mul_ln1192_fu_386_p1 = sext_ln1118_fu_368_p1;

assign mul_ln700_1_fu_504_p0 = sext_ln700_2_fu_464_p1;

assign mul_ln700_1_fu_504_p1 = sext_ln700_2_fu_464_p1;

assign mul_ln700_1_fu_504_p2 = ($signed(mul_ln700_1_fu_504_p0) * $signed(mul_ln700_1_fu_504_p1));

assign mul_ln700_fu_875_p0 = add_ln700_reg_1303;

assign mul_ln700_fu_875_p1 = add_ln1192_reg_1308;

assign mul_ln700_fu_875_p2 = ($signed(mul_ln700_fu_875_p0) * $signed(mul_ln700_fu_875_p1));

assign p_Val2_1_fu_358_p4 = {{x_V_in_sig[39:32]}};

assign p_Val2_2_fu_392_p4 = {{x_V_in_sig[127:120]}};

assign p_Val2_8_fu_301_p4 = {{x_V_in_sig[31:24]}};

assign p_Val2_s_fu_319_p4 = {{x_V_in_sig[119:112]}};

assign r_V_11_fu_773_p2 = ($signed(9'd0) - $signed(lhs_V_4_fu_748_p1));

assign r_V_12_fu_472_p3 = {{p_Val2_s_fu_319_p4}, {1'd0}};

assign r_V_13_fu_686_p2 = ($signed(mul_ln1118_reg_1217) + $signed(shl_ln1118_fu_681_p2));

assign r_V_15_fu_996_p0 = sext_ln1116_2_fu_993_p1;

assign r_V_15_fu_996_p1 = sext_ln1116_2_fu_993_p1;

assign r_V_15_fu_996_p2 = ($signed(r_V_15_fu_996_p0) * $signed(r_V_15_fu_996_p1));

assign r_V_16_fu_537_p2 = ($signed(sext_ln1118_5_fu_533_p1) - $signed(sext_ln1118_3_fu_468_p1));

assign r_V_17_fu_563_p2 = (shl_ln1118_2_fu_558_p2 + shl_ln1118_1_fu_553_p2);

assign r_V_9_fu_311_p3 = {{p_Val2_8_fu_301_p4}, {1'd0}};

assign r_V_s_fu_439_p3 = {{tmp_9_fu_429_p4}, {3'd0}};

assign ret_V_21_fu_341_p2 = ($signed(lhs_V_fu_329_p3) - $signed(sext_ln1193_fu_337_p1));

assign ret_V_23_fu_761_p2 = ($signed(sext_ln1192_2_fu_757_p1) - $signed(sext_ln1192_1_fu_754_p1));

assign ret_V_24_fu_613_p2 = (10'd12 + add_ln1192_2_fu_607_p2);

assign ret_V_25_fu_900_p2 = ($signed(shl_ln_fu_881_p3) - $signed(rhs_V_fu_896_p1));

assign ret_V_26_fu_648_p2 = ($signed(10'd996) + $signed(sub_ln1192_1_fu_642_p2));

assign ret_V_28_fu_665_p2 = ($signed(10'd1004) + $signed(mul_ln1192_2_reg_1201));

assign ret_V_29_fu_802_p2 = ($signed(sext_ln703_2_fu_787_p1) + $signed(sext_ln728_fu_798_p1));

assign ret_V_30_fu_484_p2 = ($signed(sext_ln703_3_fu_480_p1) - $signed(sext_ln1193_fu_337_p1));

assign ret_V_31_fu_844_p2 = ($signed(14'd16192) + $signed(add_ln1192_15_fu_838_p2));

assign ret_V_33_fu_863_p2 = ($signed(rhs_V_4_fu_860_p1) + $signed(lhs_V_4_fu_748_p1));

assign ret_V_34_fu_971_p2 = ($signed(14'd16368) - $signed(shl_ln2_fu_963_p3));

assign ret_V_fu_919_p2 = ($signed(5'd26) + $signed(sext_ln703_fu_916_p1));

assign rhs_V_1_fu_635_p3 = {{p_Val2_8_reg_1150}, {2'd0}};

assign rhs_V_2_fu_791_p3 = {{tmp_8_reg_1176_pp0_iter4_reg}, {5'd0}};

assign rhs_V_4_fu_860_p1 = p_Val2_2_reg_1183_pp0_iter4_reg;

assign rhs_V_fu_896_p1 = $signed(tmp_5_fu_889_p3);

assign sext_ln1116_2_fu_993_p1 = $signed(p_1_reg_1298_pp0_iter6_reg);

assign sext_ln1116_fu_751_p1 = $signed(p_s_reg_1288);

assign sext_ln1118_2_fu_932_p1 = p_6_reg_1328;

assign sext_ln1118_3_fu_468_p1 = p_Val2_s_fu_319_p4;

assign sext_ln1118_4_fu_500_p1 = $signed(add_ln1192_13_fu_494_p2);

assign sext_ln1118_5_fu_533_p1 = lhs_V_fu_329_p3;

assign sext_ln1118_6_fu_549_p1 = $signed(add_ln1192_23_fu_543_p2);

assign sext_ln1118_7_fu_707_p1 = p_Val2_8_reg_1150;

assign sext_ln1118_fu_368_p1 = p_Val2_1_fu_358_p4;

assign sext_ln1192_10_fu_834_p1 = $signed(tmp_1_fu_826_p3);

assign sext_ln1192_13_fu_954_p1 = $signed(tmp_2_fu_946_p3);

assign sext_ln1192_1_fu_754_p1 = p_Val2_1_reg_1171_pp0_iter4_reg;

assign sext_ln1192_2_fu_757_p1 = $signed(grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_236_ap_return);

assign sext_ln1192_3_fu_579_p1 = p_Val2_2_reg_1183;

assign sext_ln1192_4_fu_419_p1 = tmp_8_fu_372_p4;

assign sext_ln1192_9_fu_816_p1 = $signed(tmp_s_fu_808_p3);

assign sext_ln1193_1_fu_490_p1 = $signed(ret_V_30_fu_484_p2);

assign sext_ln1193_fu_337_p1 = $signed(r_V_9_fu_311_p3);

assign sext_ln700_2_fu_464_p1 = p_Val2_s_fu_319_p4;

assign sext_ln703_2_fu_787_p1 = $signed(lhs_V_6_fu_779_p3);

assign sext_ln703_3_fu_480_p1 = $signed(r_V_12_fu_472_p3);

assign sext_ln703_fu_916_p1 = $signed(p_Val2_5_reg_1318);

assign sext_ln728_fu_798_p1 = $signed(rhs_V_2_fu_791_p3);

assign shl_ln1118_1_fu_553_p2 = mul_ln1118_3_fu_1060_p2 << 16'd4;

assign shl_ln1118_2_fu_558_p2 = mul_ln1118_3_fu_1060_p2 << 16'd1;

assign shl_ln1118_fu_681_p2 = mul_ln1118_reg_1217 << 16'd3;

assign shl_ln1_fu_595_p3 = {{tmp_8_reg_1176}, {2'd0}};

assign shl_ln2_fu_963_p3 = {{add_ln1192_20_fu_958_p2}, {2'd0}};

assign shl_ln_fu_881_p3 = {{mul_ln700_fu_875_p2}, {4'd0}};

assign sub_ln1192_1_fu_642_p2 = (add_ln1192_5_fu_630_p2 - rhs_V_1_fu_635_p3);

assign sub_ln1192_3_fu_589_p2 = ($signed(sext_ln1192_3_fu_579_p1) - $signed(lhs_V_2_fu_582_p3));

assign sub_ln1192_fu_602_p2 = ($signed(shl_ln1_fu_595_p3) - $signed(sext_ln1192_4_reg_1196));

assign tmp_1_fu_826_p3 = {{grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_266_ap_return}, {5'd0}};

assign tmp_2_fu_946_p3 = {{grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_281_ap_return}, {2'd0}};

assign tmp_5_fu_889_p3 = {{p_Val2_4_reg_1313}, {10'd0}};

assign tmp_8_fu_372_p4 = {{x_V_in_sig[23:16]}};

assign tmp_9_fu_429_p4 = {{x_V_in_sig[30:24]}};

assign tmp_fu_1015_p4 = {{grp_fu_1133_p3[14:8]}};

assign tmp_s_fu_808_p1 = grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_256_ap_return;

assign tmp_s_fu_808_p3 = {{tmp_s_fu_808_p1}, {5'd0}};

assign y_0_V = trunc_ln708_3_reg_1349_pp0_iter7_reg;

assign y_1_V = $signed(tmp_fu_1015_p4);

assign y_2_V = trunc_ln708_9_reg_1334_pp0_iter7_reg;

assign y_3_V = trunc_ln708_6_reg_1359_pp0_iter7_reg;

assign y_4_V = {{grp_fu_1141_p3[13:6]}};

endmodule //myproject
