Warning: Derate summary report is only shown for full_clock_expanded paths. (UITE-431)
****************************************
Report : timing
	-path_type full
	-delay_type min
	-input_pins
	-nets
	-slack_lesser_than 9999.00
	-max_paths 1000
	-group REG2REG
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : fdkex
Version: J-2014.06-SP2
Date   : Tue Mar 31 10:29:42 2015
****************************************


  Startpoint: fifo2/data_rd_reg_45_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_103_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            153.87     153.87
  fifo2/data_rd_reg_45_/clk (d04fyj03yd0c0)                         19.35                       0.00     153.87 r
  fifo2/data_rd_reg_45_/o (d04fyj03yd0c0)                            7.27     1.00             19.27 &   173.14 f
  fifo2/data_rd[45] (net)                    2     2.57 
  fifo2/data_rd_reg_103_/si (d04fyj03yd0c0)                 0.00     7.34     1.00     0.00     0.50 &   173.64 f
  data arrival time                                                                                      173.64

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            163.00     163.00
  clock reconvergence pessimism                                                                 0.00     163.00
  clock uncertainty                                                                            50.00     213.00
  fifo2/data_rd_reg_103_/clk (d04fyj03yd0c0)                                                             213.00 r
  library hold time                                                           1.00            -12.07     200.93
  data required time                                                                                     200.93
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     200.93
  data arrival time                                                                                     -173.64
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -27.29


  Startpoint: fifo2/data_rd_reg_43_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_102_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            153.95     153.95
  fifo2/data_rd_reg_43_/clk (d04fyj03yd0g0)                         19.37                       0.00     153.95 r
  fifo2/data_rd_reg_43_/o (d04fyj03yd0g0)                           10.08     1.00             22.69 &   176.64 f
  fifo2/data_rd[43] (net)                    3    10.56 
  fifo2/data_rd_reg_102_/si (d04fyj03yd0b0)                -0.24    10.61     1.00    -0.03     0.40 &   177.04 f
  data arrival time                                                                                      177.04

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            163.43     163.43
  clock reconvergence pessimism                                                                 0.00     163.43
  clock uncertainty                                                                            50.00     213.43
  fifo2/data_rd_reg_102_/clk (d04fyj03yd0b0)                                                             213.43 r
  library hold time                                                           1.00            -12.59     200.84
  data required time                                                                                     200.84
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     200.84
  data arrival time                                                                                     -177.04
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -23.80


  Startpoint: fifo1/data_rd_reg_66_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_rd_reg_30_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            154.99     154.99
  fifo1/data_rd_reg_66_/clk (d04fyj03yd0g0)                         24.08                       0.00     154.99 r
  fifo1/data_rd_reg_66_/o (d04fyj03yd0g0)                            9.33     1.00             23.19 &   178.18 f
  fifo1/data_rd[66] (net)                    2     7.58 
  fifo1/data_rd_reg_30_/si (d04fyj03nd0g0)                  0.00     9.42     1.00     0.00     0.05 &   178.22 f
  data arrival time                                                                                      178.22

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            165.73     165.73
  clock reconvergence pessimism                                                                 0.00     165.73
  clock uncertainty                                                                            50.00     215.73
  fifo1/data_rd_reg_30_/clk (d04fyj03nd0g0)                                                              215.73 r
  library hold time                                                           1.00            -14.02     201.71
  data required time                                                                                     201.71
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     201.71
  data arrival time                                                                                     -178.22
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -23.49


  Startpoint: fifo1/data_rd_reg_68_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_rd_reg_13_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            154.22     154.22
  fifo1/data_rd_reg_68_/clk (d04fyj03yd0c0)                         23.97                       0.00     154.22 r
  fifo1/data_rd_reg_68_/o (d04fyj03yd0c0)                           11.75     1.00             21.86 &   176.08 f
  fifo1/data_rd[68] (net)                    2     6.84 
  fifo1/data_rd_reg_13_/si (d04fyj03yd0c0)                 -0.92    12.52     1.00    -0.11     0.51 &   176.59 f
  data arrival time                                                                                      176.59

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            162.93     162.93
  clock reconvergence pessimism                                                                 0.00     162.93
  clock uncertainty                                                                            50.00     212.93
  fifo1/data_rd_reg_13_/clk (d04fyj03yd0c0)                                                              212.93 r
  library hold time                                                           1.00            -12.90     200.03
  data required time                                                                                     200.03
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     200.03
  data arrival time                                                                                     -176.59
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -23.44


  Startpoint: fifo0/data_rd_reg_36_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_4__39_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               155.70     155.70
  fifo0/data_rd_reg_36_/clk (d04fyj03yd0c0)                            22.71                       0.00     155.70 r
  fifo0/data_rd_reg_36_/o (d04fyj03yd0c0)                              10.26     1.00             20.31 &   176.01 f
  fifo0/data_rd[36] (net)                       2     4.65 
  fifo0/data_mem_reg_4__39_/si (d04fyj03yd0b0)                 0.00    11.03     1.00     0.00     0.53 &   176.54 f
  data arrival time                                                                                         176.54

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               161.75     161.75
  clock reconvergence pessimism                                                                    0.00     161.75
  clock uncertainty                                                                               50.00     211.75
  fifo0/data_mem_reg_4__39_/clk (d04fyj03yd0b0)                                                             211.75 r
  library hold time                                                              1.00            -12.51     199.24
  data required time                                                                                        199.24
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        199.24
  data arrival time                                                                                        -176.54
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -22.70


  Startpoint: fifo2/data_rd_reg_76_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_73_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            157.81     157.81
  fifo2/data_rd_reg_76_/clk (d04fyj03yd0c0)                         24.88                       0.00     157.81 r
  fifo2/data_rd_reg_76_/o (d04fyj03yd0c0)                            8.67     1.00             20.11 &   177.92 f
  fifo2/data_rd[76] (net)                    2     3.18 
  fifo2/data_rd_reg_73_/si (d04fyj03yd0c0)                 -0.47     9.52     1.00    -0.06     0.85 &   178.76 f
  data arrival time                                                                                      178.76

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            163.33     163.33
  clock reconvergence pessimism                                                                 0.00     163.33
  clock uncertainty                                                                            50.00     213.33
  fifo2/data_rd_reg_73_/clk (d04fyj03yd0c0)                                                              213.33 r
  library hold time                                                           1.00            -12.33     201.00
  data required time                                                                                     201.00
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     201.00
  data arrival time                                                                                     -178.76
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -22.24


  Startpoint: fifo0/data_rd_reg_43_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_7__41_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               157.05     157.05
  fifo0/data_rd_reg_43_/clk (d04fyj03yd0c0)                            23.01                       0.00     157.05 r
  fifo0/data_rd_reg_43_/o (d04fyj03yd0c0)                              11.68     1.00             21.50 &   178.55 f
  fifo0/data_rd[43] (net)                       3     7.51 
  fifo0/data_mem_reg_7__41_/si (d04fyj03yd0b0)                -0.17    11.84     1.00    -0.02     0.17 &   178.72 f
  data arrival time                                                                                         178.72

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               163.48     163.48
  clock reconvergence pessimism                                                                    0.00     163.48
  clock uncertainty                                                                               50.00     213.48
  fifo0/data_mem_reg_7__41_/clk (d04fyj03yd0b0)                                                             213.48 r
  library hold time                                                              1.00            -12.69     200.79
  data required time                                                                                        200.79
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        200.79
  data arrival time                                                                                        -178.72
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -22.07


  Startpoint: fifo2/data_rd_reg_85_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_67_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            157.28     157.28
  fifo2/data_rd_reg_85_/clk (d04fyj03yd0c0)                         22.80                       0.00     157.28 r
  fifo2/data_rd_reg_85_/o (d04fyj03yd0c0)                           13.52     1.00             21.64 &   178.92 f
  fifo2/data_rd[85] (net)                    3     9.98 
  fifo2/data_rd_reg_67_/si (d04fyj03yd0c0)                 -3.44    18.71     1.00    -1.92    -0.05 &   178.86 f
  data arrival time                                                                                      178.86

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            163.85     163.85
  clock reconvergence pessimism                                                                 0.00     163.85
  clock uncertainty                                                                            50.00     213.85
  fifo2/data_rd_reg_67_/clk (d04fyj03yd0c0)                                                              213.85 r
  library hold time                                                           1.00            -13.79     200.06
  data required time                                                                                     200.06
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     200.06
  data arrival time                                                                                     -178.86
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -21.20


  Startpoint: fifo2/data_rd_reg_56_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_61_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            159.54     159.54
  fifo2/data_rd_reg_56_/clk (d04fyj03yd0c0)                         20.62                       0.00     159.54 r
  fifo2/data_rd_reg_56_/o (d04fyj03yd0c0)                           11.19     1.00             20.62 &   180.16 f
  fifo2/data_rd[56] (net)                    2     5.72 
  fifo2/data_rd_reg_61_/si (d04fyj03yd0g0)                 -0.88    13.69     1.00    -0.11     1.55 &   181.71 f
  data arrival time                                                                                      181.71

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            164.81     164.81
  clock reconvergence pessimism                                                                 0.00     164.81
  clock uncertainty                                                                            50.00     214.81
  fifo2/data_rd_reg_61_/clk (d04fyj03yd0g0)                                                              214.81 r
  library hold time                                                           1.00            -12.22     202.58
  data required time                                                                                     202.58
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     202.58
  data arrival time                                                                                     -181.71
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -20.88


  Startpoint: fifo1/data_rd_reg_65_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_rd_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            155.15     155.15
  fifo1/data_rd_reg_65_/clk (d04fyj03yd0g0)                         24.09                       0.00     155.15 r
  fifo1/data_rd_reg_65_/o (d04fyj03yd0g0)                            9.41     1.00             23.24 &   178.39 f
  fifo1/data_rd[65] (net)                    2     7.13 
  fifo1/data_rd_reg_1_/si (d04fyj03yd0g0)                  -0.97    11.34     1.00    -0.12     1.42 &   179.80 f
  data arrival time                                                                                      179.80

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            161.68     161.68
  clock reconvergence pessimism                                                                 0.00     161.68
  clock uncertainty                                                                            50.00     211.68
  fifo1/data_rd_reg_1_/clk (d04fyj03yd0g0)                                                               211.68 r
  library hold time                                                           1.00            -11.83     199.84
  data required time                                                                                     199.84
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     199.84
  data arrival time                                                                                     -179.80
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -20.04


  Startpoint: fifo2/data_rd_reg_67_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_76_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            157.88     157.88
  fifo2/data_rd_reg_67_/clk (d04fyj03yd0c0)                         24.90                       0.00     157.88 r
  fifo2/data_rd_reg_67_/o (d04fyj03yd0c0)                           13.59     1.00             21.72 &   179.59 f
  fifo2/data_rd[67] (net)                    3    10.20 
  fifo2/data_rd_reg_76_/si (d04fyj03yd0c0)                 -2.09    19.28     1.00    -0.87     1.08 &   180.67 f
  data arrival time                                                                                      180.67

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            163.77     163.77
  clock reconvergence pessimism                                                                 0.00     163.77
  clock uncertainty                                                                            50.00     213.77
  fifo2/data_rd_reg_76_/clk (d04fyj03yd0c0)                                                              213.77 r
  library hold time                                                           1.00            -13.88     199.89
  data required time                                                                                     199.89
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     199.89
  data arrival time                                                                                     -180.67
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -19.21


  Startpoint: fifo2/data_rd_reg_63_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_62_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            158.04     158.04
  fifo2/data_rd_reg_63_/clk (d04fyj03yd0g0)                         24.95                       0.00     158.04 r
  fifo2/data_rd_reg_63_/o (d04fyj03yd0g0)                           10.04     1.00             23.90 &   181.94 f
  fifo2/data_rd[63] (net)                    3    11.31 
  fifo2/data_rd_reg_62_/si (d04fyj03yd0g0)                 -1.40    11.78     1.00    -0.18     1.03 &   182.98 f
  data arrival time                                                                                      182.98

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            163.98     163.98
  clock reconvergence pessimism                                                                 0.00     163.98
  clock uncertainty                                                                            50.00     213.98
  fifo2/data_rd_reg_62_/clk (d04fyj03yd0g0)                                                              213.98 r
  library hold time                                                           1.00            -11.81     202.16
  data required time                                                                                     202.16
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     202.16
  data arrival time                                                                                     -182.98
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -19.19


  Startpoint: fifo2/data_rd_reg_58_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_56_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            159.96     159.96
  fifo2/data_rd_reg_58_/clk (d04fyj03yd0c0)                         20.72                       0.00     159.96 r
  fifo2/data_rd_reg_58_/o (d04fyj03yd0c0)                           12.49     1.00             21.63 &   181.59 f
  fifo2/data_rd[58] (net)                    3     7.44 
  fifo2/data_rd_reg_56_/si (d04fyj03yd0c0)                  0.00    14.61     1.00     0.00     1.48 &   183.07 f
  data arrival time                                                                                      183.07

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            165.39     165.39
  clock reconvergence pessimism                                                                 0.00     165.39
  clock uncertainty                                                                            50.00     215.39
  fifo2/data_rd_reg_56_/clk (d04fyj03yd0c0)                                                              215.39 r
  library hold time                                                           1.00            -13.25     202.14
  data required time                                                                                     202.14
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     202.14
  data arrival time                                                                                     -183.07
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -19.07


  Startpoint: fifo1/data_rd_reg_60_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_rd_reg_62_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            155.75     155.75
  fifo1/data_rd_reg_60_/clk (d04fyj03yd0c0)                         24.49                       0.00     155.75 r
  fifo1/data_rd_reg_60_/o (d04fyj03yd0c0)                           14.19     1.00             22.15 &   177.90 f
  fifo1/data_rd[60] (net)                    6    16.82 
  fifo1/data_rd_reg_62_/si (d04fyj03yd0c0)                 -0.36    16.68     1.00    -0.04     0.67 &   178.56 f
  data arrival time                                                                                      178.56

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            160.74     160.74
  clock reconvergence pessimism                                                                 0.00     160.74
  clock uncertainty                                                                            50.00     210.74
  fifo1/data_rd_reg_62_/clk (d04fyj03yd0c0)                                                              210.74 r
  library hold time                                                           1.00            -13.49     197.25
  data required time                                                                                     197.25
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     197.25
  data arrival time                                                                                     -178.56
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -18.68


  Startpoint: fifo2/data_rd_reg_64_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_82_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            156.65     156.65
  fifo2/data_rd_reg_64_/clk (d04fyj03yd0g0)                         24.47                       0.00     156.65 r
  fifo2/data_rd_reg_64_/o (d04fyj03yd0g0)                           12.41     1.00             25.02 &   181.66 f
  fifo2/data_rd[64] (net)                    3    13.67 
  fifo2/data_rd_reg_82_/si (d04fyj03yd0g0)                  0.00    13.15     1.00     0.00     0.54 &   182.20 f
  data arrival time                                                                                      182.20

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            162.92     162.92
  clock reconvergence pessimism                                                                 0.00     162.92
  clock uncertainty                                                                            50.00     212.92
  fifo2/data_rd_reg_82_/clk (d04fyj03yd0g0)                                                              212.92 r
  library hold time                                                           1.00            -12.08     200.84
  data required time                                                                                     200.84
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     200.84
  data arrival time                                                                                     -182.20
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -18.64


  Startpoint: fifo2/data_rd_reg_75_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_0__58_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               156.60     156.60
  fifo2/data_rd_reg_75_/clk (d04fyj03yd0c0)                            24.45                       0.00     156.60 r
  fifo2/data_rd_reg_75_/o (d04fyj03yd0c0)                              10.42     1.00             21.36 &   177.97 f
  fifo2/data_rd[75] (net)                       2     4.54 
  fifo2/data_mem_reg_0__58_/si (d04fyj03yd0b0)                 0.00    12.63     1.00     0.00     2.00 &   179.97 f
  data arrival time                                                                                         179.97

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.72     160.72
  clock reconvergence pessimism                                                                    0.00     160.72
  clock uncertainty                                                                               50.00     210.72
  fifo2/data_mem_reg_0__58_/clk (d04fyj03yd0b0)                                                             210.72 r
  library hold time                                                              1.00            -12.91     197.81
  data required time                                                                                        197.81
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        197.81
  data arrival time                                                                                        -179.97
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -17.85


  Startpoint: fifo0/data_rd_reg_23_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_39_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            158.74     158.74
  fifo0/data_rd_reg_23_/clk (d04fyj03yd0c0)                         25.91                       0.00     158.74 r
  fifo0/data_rd_reg_23_/o (d04fyj03yd0c0)                           13.76     1.00             22.03 &   180.77 f
  fifo0/data_rd[23] (net)                    5    14.10 
  fifo0/data_rd_reg_39_/si (d04fyj03yd0c0)                 -1.00    18.32     1.00    -0.33     0.96 &   181.72 f
  data arrival time                                                                                      181.72

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            163.24     163.24
  clock reconvergence pessimism                                                                 0.00     163.24
  clock uncertainty                                                                            50.00     213.24
  fifo0/data_rd_reg_39_/clk (d04fyj03yd0c0)                                                              213.24 r
  library hold time                                                           1.00            -13.76     199.48
  data required time                                                                                     199.48
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     199.48
  data arrival time                                                                                     -181.72
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -17.76


  Startpoint: fifo2/data_rd_reg_44_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_46_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            153.88     153.88
  fifo2/data_rd_reg_44_/clk (d04fyj03yd0c0)                         19.35                       0.00     153.88 r
  fifo2/data_rd_reg_44_/o (d04fyj03yd0c0)                           13.54     1.00             21.44 &   175.32 f
  fifo2/data_rd[44] (net)                    3     9.20 
  fifo2/data_rd_reg_46_/si (d04fyj03yd0c0)                  0.00    19.09     1.00     0.00     2.81 &   178.13 f
  data arrival time                                                                                      178.13

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            159.66     159.66
  clock reconvergence pessimism                                                                 0.00     159.66
  clock uncertainty                                                                            50.00     209.66
  fifo2/data_rd_reg_46_/clk (d04fyj03yd0c0)                                                              209.66 r
  library hold time                                                           1.00            -14.04     195.62
  data required time                                                                                     195.62
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     195.62
  data arrival time                                                                                     -178.13
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -17.48


  Startpoint: alu_core0_dout_reg_93_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_core0_dout_reg_32_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             153.43     153.43
  alu_core0_dout_reg_93_/clk (d04fyj03yd0c0)                         20.47                       0.00     153.43 r
  alu_core0_dout_reg_93_/o (d04fyj03yd0c0)                           17.80     1.00             23.97 &   177.40 f
  alu_out[93] (net)                           3    11.79 
  alu_core0_dout_reg_32_/si (d04fyj03yd0g0)                 -4.75    19.59     1.00    -3.07    -1.89 &   175.50 f
  data arrival time                                                                                       175.50

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             155.90     155.90
  clock reconvergence pessimism                                                                  0.00     155.90
  clock uncertainty                                                                             50.00     205.90
  alu_core0_dout_reg_32_/clk (d04fyj03yd0g0)                                                              205.90 r
  library hold time                                                            1.00            -13.16     192.74
  data required time                                                                                      192.74
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      192.74
  data arrival time                                                                                      -175.50
  -----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                        -17.24


  Startpoint: fifo2/data_rd_reg_48_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_94_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            160.16     160.16
  fifo2/data_rd_reg_48_/clk (d04fyj03yd0g0)                         20.70                       0.00     160.16 r
  fifo2/data_rd_reg_48_/o (d04fyj03yd0g0)                            9.64     1.00             22.60 &   182.76 f
  fifo2/data_rd[48] (net)                    3    11.72 
  fifo2/data_rd_reg_94_/si (d04fyj03yd0c0)                 -0.21    11.26     1.00    -0.03     0.92 &   183.68 f
  data arrival time                                                                                      183.68

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            163.55     163.55
  clock reconvergence pessimism                                                                 0.00     163.55
  clock uncertainty                                                                            50.00     213.55
  fifo2/data_rd_reg_94_/clk (d04fyj03yd0c0)                                                              213.55 r
  library hold time                                                           1.00            -12.69     200.86
  data required time                                                                                     200.86
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     200.86
  data arrival time                                                                                     -183.68
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -17.18


  Startpoint: fifo2/data_rd_reg_39_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_0__49_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    153.48     153.48
  fifo2/data_rd_reg_39_/clk (d04fyj03yd0c0)                                 19.29                       0.00     153.48 r
  fifo2/data_rd_reg_39_/o (d04fyj03yd0c0)                                   13.23     1.00             21.40 &   174.88 f
  fifo2/data_rd[39] (net)                            2     8.30 
  init_mask_alu0_mask_reg_0__49_/si (d04fyj03yd0b0)                -0.26    16.70     1.00    -0.03     2.04 &   176.92 f
  data arrival time                                                                                              176.92

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    157.38     157.38
  clock reconvergence pessimism                                                                         0.00     157.38
  clock uncertainty                                                                                    50.00     207.38
  init_mask_alu0_mask_reg_0__49_/clk (d04fyj03yd0b0)                                                             207.38 r
  library hold time                                                                   1.00            -13.62     193.76
  data required time                                                                                             193.76
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             193.76
  data arrival time                                                                                             -176.92
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -16.84


  Startpoint: fifo0/data_rd_reg_20_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_37_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            158.37     158.37
  fifo0/data_rd_reg_20_/clk (d04fyj03yd0g0)                         25.84                       0.00     158.37 r
  fifo0/data_rd_reg_20_/o (d04fyj03yd0g0)                           11.36     1.00             24.60 &   182.97 f
  fifo0/data_rd[20] (net)                    7    17.53 
  fifo0/data_rd_reg_37_/si (d04fyj03yd0b0)                 -0.23    12.77     1.00    -0.03     0.98 &   183.95 f
  data arrival time                                                                                      183.95

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            163.23     163.23
  clock reconvergence pessimism                                                                 0.00     163.23
  clock uncertainty                                                                            50.00     213.23
  fifo0/data_rd_reg_37_/clk (d04fyj03yd0b0)                                                              213.23 r
  library hold time                                                           1.00            -12.87     200.35
  data required time                                                                                     200.35
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     200.35
  data arrival time                                                                                     -183.95
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -16.40


  Startpoint: fifo2/data_rd_reg_12_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_11_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            156.40     156.40
  fifo2/data_rd_reg_12_/clk (d04fyj03yd0g0)                         19.83                       0.00     156.40 r
  fifo2/data_rd_reg_12_/o (d04fyj03yd0g0)                            9.64     1.00             22.74 &   179.14 f
  fifo2/data_rd[12] (net)                    3     8.69 
  fifo2/data_rd_reg_11_/si (d04fyj03yd0c0)                 -0.22    12.88     1.00    -0.03     2.12 &   181.26 f
  data arrival time                                                                                      181.26

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            160.15     160.15
  clock reconvergence pessimism                                                                 0.00     160.15
  clock uncertainty                                                                            50.00     210.15
  fifo2/data_rd_reg_11_/clk (d04fyj03yd0c0)                                                              210.15 r
  library hold time                                                           1.00            -12.99     197.16
  data required time                                                                                     197.16
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     197.16
  data arrival time                                                                                     -181.26
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -15.90


  Startpoint: check_ecc_in1_secded_in0_data_rxc_reg_62_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_in0_secded_in0_data_rxc_reg_25_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                153.78     153.78
  check_ecc_in1_secded_in0_data_rxc_reg_62_/clk (d04fyj03yd0c0)                         18.98                       0.00     153.78 r
  check_ecc_in1_secded_in0_data_rxc_reg_62_/o (d04fyj03yd0c0)                           15.76     1.00             21.27 &   175.05 f
  din_rxc1[62] (net)                                             8    12.47 
  check_ecc_in0_secded_in0_data_rxc_reg_25_/si (d04fyj03yd0c0)                  0.00    20.67     1.00     0.00     1.59 &   176.64 f
  data arrival time                                                                                                          176.64

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                155.95     155.95
  clock reconvergence pessimism                                                                                     0.00     155.95
  clock uncertainty                                                                                                50.00     205.95
  check_ecc_in0_secded_in0_data_rxc_reg_25_/clk (d04fyj03yd0c0)                                                              205.95 r
  library hold time                                                                               1.00            -14.34     191.61
  data required time                                                                                                         191.61
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         191.61
  data arrival time                                                                                                         -176.64
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                           -14.97


  Startpoint: fifo0/data_rd_reg_60_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_29__10_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                163.94     163.94
  fifo0/data_rd_reg_60_/clk (d04fyj03yd0c0)                             22.40                       0.00     163.94 r
  fifo0/data_rd_reg_60_/o (d04fyj03yd0c0)                                9.10     1.00             21.51 &   185.45 r
  fifo0/data_rd[60] (net)                        2     2.14 
  fifo0/data_mem_reg_29__10_/si (d04fyj03yd0b0)                 0.00     9.15     1.00     0.00     0.45 &   185.90 r
  data arrival time                                                                                          185.90

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.89     159.89
  clock reconvergence pessimism                                                                     0.00     159.89
  clock uncertainty                                                                                50.00     209.89
  fifo0/data_mem_reg_29__10_/clk (d04fyj03yd0b0)                                                             209.89 r
  library hold time                                                               1.00             -9.08     200.80
  data required time                                                                                         200.80
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         200.80
  data arrival time                                                                                         -185.90
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -14.90


  Startpoint: init_mask_in0_mask_reg_5__2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_5__10_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   149.61     149.61
  init_mask_in0_mask_reg_5__2_/clk (d04fyj03yd0b0)                         18.27                       0.00     149.61 r
  init_mask_in0_mask_reg_5__2_/o (d04fyj03yd0b0)                           21.14     1.00             24.57 &   174.19 f
  mask_in[66] (net)                                 5     7.98 
  init_mask_in0_mask_reg_5__10_/si (d04fyj03yd0b0)                -2.14    22.75     1.00    -0.25     0.70 &   174.89 f
  data arrival time                                                                                             174.89

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   154.48     154.48
  clock reconvergence pessimism                                                                        0.00     154.48
  clock uncertainty                                                                                   50.00     204.48
  init_mask_in0_mask_reg_5__10_/clk (d04fyj03yd0b0)                                                             204.48 r
  library hold time                                                                  1.00            -14.77     189.71
  data required time                                                                                            189.71
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            189.71
  data arrival time                                                                                            -174.89
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -14.82


  Startpoint: alu_core0_dout_reg_55_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_core0_dout_reg_110_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             153.32     153.32
  alu_core0_dout_reg_55_/clk (d04fyj03yd0g0)                         20.45                       0.00     153.32 r
  alu_core0_dout_reg_55_/o (d04fyj03yd0g0)                            9.74     1.00             22.60 &   175.92 f
  alu_out[55] (net)                           4    13.33 
  alu_core0_dout_reg_110_/si (d04fyj03yd0g0)                -0.39    17.00     1.00    -0.05     2.34 &   178.27 f
  data arrival time                                                                                       178.27

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             155.61     155.61
  clock reconvergence pessimism                                                                  0.00     155.61
  clock uncertainty                                                                             50.00     205.61
  alu_core0_dout_reg_110_/clk (d04fyj03yd0g0)                                                             205.61 r
  library hold time                                                            1.00            -12.75     192.86
  data required time                                                                                      192.86
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      192.86
  data arrival time                                                                                      -178.27
  -----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                        -14.59


  Startpoint: fifo2/data_rd_reg_30_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_ecc_alu0_ecc_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             152.74     152.74
  fifo2/data_rd_reg_30_/clk (d04fyj03yd0c0)                          21.37                       0.00     152.74 r
  fifo2/data_rd_reg_30_/o (d04fyj03yd0c0)                            15.51     1.00             21.91 &   174.65 f
  fifo2/data_rd[30] (net)                     3    11.63 
  gen_ecc_alu0_ecc_reg_5_/si (d04fyj03yd0b0)                -0.42    27.08     1.00    -0.21     4.82 &   179.47 f
  data arrival time                                                                                       179.47

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             159.71     159.71
  clock reconvergence pessimism                                                                  0.00     159.71
  clock uncertainty                                                                             50.00     209.71
  gen_ecc_alu0_ecc_reg_5_/clk (d04fyj03yd0b0)                                                             209.71 r
  library hold time                                                            1.00            -15.89     193.82
  data required time                                                                                      193.82
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      193.82
  data arrival time                                                                                      -179.47
  -----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                        -14.35


  Startpoint: fifo2/data_rd_reg_65_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_71_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            156.89     156.89
  fifo2/data_rd_reg_65_/clk (d04fyj03yd0g0)                         24.50                       0.00     156.89 r
  fifo2/data_rd_reg_65_/o (d04fyj03yd0g0)                           11.96     1.00             25.06 &   181.94 f
  fifo2/data_rd[65] (net)                    3    11.65 
  fifo2/data_rd_reg_71_/si (d04fyj03yd0c0)                  0.00    15.07     1.00     0.00     3.04 &   184.98 f
  data arrival time                                                                                      184.98

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            162.55     162.55
  clock reconvergence pessimism                                                                 0.00     162.55
  clock uncertainty                                                                            50.00     212.55
  fifo2/data_rd_reg_71_/clk (d04fyj03yd0c0)                                                              212.55 r
  library hold time                                                           1.00            -13.22     199.32
  data required time                                                                                     199.32
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     199.32
  data arrival time                                                                                     -184.98
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -14.35


  Startpoint: init_mask_in0_mask_reg_5__18_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_4__49_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    152.92     152.92
  init_mask_in0_mask_reg_5__18_/clk (d04fyj03yd0b0)                         20.35                       0.00     152.92 r
  init_mask_in0_mask_reg_5__18_/o (d04fyj03yd0b0)                           24.78     1.00             27.14 &   180.06 f
  mask_in[82] (net)                                  5     9.68 
  init_mask_in0_mask_reg_4__49_/si (d04fyj03yd0b0)                 -1.44    25.50     1.00    -0.39     0.14 &   180.19 f
  data arrival time                                                                                              180.19

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    159.06     159.06
  clock reconvergence pessimism                                                                         0.00     159.06
  clock uncertainty                                                                                    50.00     209.06
  init_mask_in0_mask_reg_4__49_/clk (d04fyj03yd0b0)                                                              209.06 r
  library hold time                                                                   1.00            -14.94     194.12
  data required time                                                                                             194.12
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             194.12
  data arrival time                                                                                             -180.19
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -13.93


  Startpoint: fifo2/data_rd_reg_80_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__61_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                156.82     156.82
  fifo2/data_rd_reg_80_/clk (d04fyj03yd0c0)                             22.73                       0.00     156.82 r
  fifo2/data_rd_reg_80_/o (d04fyj03yd0c0)                               12.93     1.00             20.90 &   177.72 f
  fifo2/data_rd[80] (net)                        3    11.96 
  fifo2/data_mem_reg_23__61_/si (d04fyj03yd0b0)                -0.43    21.10     1.00    -0.05     2.09 &   179.81 f
  data arrival time                                                                                          179.81

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                157.83     157.83
  clock reconvergence pessimism                                                                     0.00     157.83
  clock uncertainty                                                                                50.00     207.83
  fifo2/data_mem_reg_23__61_/clk (d04fyj03yd0b0)                                                             207.83 r
  library hold time                                                               1.00            -14.21     193.61
  data required time                                                                                         193.61
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         193.61
  data arrival time                                                                                         -179.81
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -13.81


  Startpoint: init_mask_in0_mask_reg_0__9_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed0_reg_12_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   142.90     142.90
  init_mask_in0_mask_reg_0__9_/clk (d04fyj03yd0b0)                         20.10                       0.00     142.90 r
  init_mask_in0_mask_reg_0__9_/o (d04fyj03yd0b0)                           18.43     1.00             25.36 &   168.26 f
  mask_in[393] (net)                                3     6.52 
  init_mask_in0_seed0_reg_12_/si (d04fyj03yd0b0)                  -1.22    19.19     1.00    -0.78     0.05 &   168.31 f
  data arrival time                                                                                             168.31

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   146.00     146.00
  clock reconvergence pessimism                                                                        0.00     146.00
  clock uncertainty                                                                                   50.00     196.00
  init_mask_in0_seed0_reg_12_/clk (d04fyj03yd0b0)                                                               196.00 r
  library hold time                                                                  1.00            -14.28     181.72
  data required time                                                                                            181.72
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            181.72
  data arrival time                                                                                            -168.31
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -13.41


  Startpoint: alu_core0_dout_reg_105_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_core0_dout_reg_124_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              151.48     151.48
  alu_core0_dout_reg_105_/clk (d04fyj03yd0g0)                         17.96                       0.00     151.48 r
  alu_core0_dout_reg_105_/o (d04fyj03yd0g0)                           14.04     1.00             24.11 &   175.59 f
  alu_out[105] (net)                           4    19.32 
  alu_core0_dout_reg_124_/si (d04fyj03yd0g0)                 -1.36    23.81     1.00    -0.34     4.81 &   180.40 f
  data arrival time                                                                                        180.40

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              157.65     157.65
  clock reconvergence pessimism                                                                   0.00     157.65
  clock uncertainty                                                                              50.00     207.65
  alu_core0_dout_reg_124_/clk (d04fyj03yd0g0)                                                              207.65 r
  library hold time                                                             1.00            -13.85     193.80
  data required time                                                                                       193.80
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       193.80
  data arrival time                                                                                       -180.40
  ------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -13.40


  Startpoint: init_mask_in0_mask_reg_1__43_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_1__39_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    151.83     151.83
  init_mask_in0_mask_reg_1__43_/clk (d04fyj03nd0c0)                         19.25                       0.00     151.83 r
  init_mask_in0_mask_reg_1__43_/o (d04fyj03nd0c0)                           16.94     1.00             25.31 &   177.14 f
  mask_in[363] (net)                                 5    12.63 
  init_mask_in0_mask_reg_1__39_/si (d04fyj03nd0b0)                 -0.26    17.94     1.00    -0.03     0.36 &   177.49 f
  data arrival time                                                                                              177.49

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    157.58     157.58
  clock reconvergence pessimism                                                                         0.00     157.58
  clock uncertainty                                                                                    50.00     207.58
  init_mask_in0_mask_reg_1__39_/clk (d04fyj03nd0b0)                                                              207.58 r
  library hold time                                                                   1.00            -16.70     190.88
  data required time                                                                                             190.88
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             190.88
  data arrival time                                                                                             -177.49
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -13.39


  Startpoint: gen_ecc_alu0_ecc_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_30_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              154.46     154.46
  gen_ecc_alu0_ecc_reg_1_/clk (d04fyj03yd0b0)                         16.33                       0.00     154.46 r
  gen_ecc_alu0_ecc_reg_1_/o (d04fyj03yd0b0)                           23.60     1.00             24.77 &   179.24 f
  ecc_alu[1] (net)                             3    10.04 
  fifo2/data_rd_reg_30_/si (d04fyj03yd0c0)                   -3.37    28.08     1.00    -1.58     0.80 &   180.04 f
  data arrival time                                                                                        180.04

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              158.60     158.60
  clock reconvergence pessimism                                                                   0.00     158.60
  clock uncertainty                                                                              50.00     208.60
  fifo2/data_rd_reg_30_/clk (d04fyj03yd0c0)                                                                208.60 r
  library hold time                                                             1.00            -15.37     193.23
  data required time                                                                                       193.23
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       193.23
  data arrival time                                                                                       -180.04
  ------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -13.20


  Startpoint: init_mask_in0_mask_reg_5__43_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_5__42_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    149.94     149.94
  init_mask_in0_mask_reg_5__43_/clk (d04fyj03yd0b0)                         19.42                       0.00     149.94 r
  init_mask_in0_mask_reg_5__43_/o (d04fyj03yd0b0)                           24.56     1.00             27.42 &   177.35 f
  mask_in[107] (net)                                 5     9.65 
  init_mask_in0_mask_reg_5__42_/si (d04fyj03yd0b0)                 -0.38    25.30     1.00    -0.04     0.55 &   177.90 f
  data arrival time                                                                                              177.90

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    155.75     155.75
  clock reconvergence pessimism                                                                         0.00     155.75
  clock uncertainty                                                                                    50.00     205.75
  init_mask_in0_mask_reg_5__42_/clk (d04fyj03yd0b0)                                                              205.75 r
  library hold time                                                                   1.00            -14.94     190.81
  data required time                                                                                             190.81
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             190.81
  data arrival time                                                                                             -177.90
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -12.91


  Startpoint: fifo2/data_rd_reg_79_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_2__60_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               155.53     155.53
  fifo2/data_rd_reg_79_/clk (d04fyj03yd0c0)                            22.39                       0.00     155.53 r
  fifo2/data_rd_reg_79_/o (d04fyj03yd0c0)                              13.18     1.00             21.42 &   176.96 f
  fifo2/data_rd[79] (net)                       3    12.05 
  fifo2/data_mem_reg_2__60_/si (d04fyj03yd0b0)                -1.10    20.52     1.00    -0.21     2.17 &   179.12 f
  data arrival time                                                                                         179.12

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               156.02     156.02
  clock reconvergence pessimism                                                                    0.00     156.02
  clock uncertainty                                                                               50.00     206.02
  fifo2/data_mem_reg_2__60_/clk (d04fyj03yd0b0)                                                             206.02 r
  library hold time                                                              1.00            -14.13     191.89
  data required time                                                                                        191.89
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        191.89
  data arrival time                                                                                        -179.12
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -12.77


  Startpoint: fifo1/data_rd_reg_54_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__14_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.44     160.44
  fifo1/data_rd_reg_54_/clk (d04fyj03yd0c0)                             23.71                       0.00     160.44 r
  fifo1/data_rd_reg_54_/o (d04fyj03yd0c0)                               10.19     1.00             22.78 &   183.22 r
  fifo1/data_rd[54] (net)                        2     2.82 
  fifo1/data_mem_reg_28__14_/si (d04fyj03yd0b0)                -0.66    10.33     1.00    -0.08     0.77 &   184.00 r
  data arrival time                                                                                          184.00

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.73     155.73
  clock reconvergence pessimism                                                                     0.00     155.73
  clock uncertainty                                                                                50.00     205.73
  fifo1/data_mem_reg_28__14_/clk (d04fyj03yd0b0)                                                             205.73 r
  library hold time                                                               1.00             -9.14     196.59
  data required time                                                                                         196.59
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         196.59
  data arrival time                                                                                         -184.00
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -12.59


  Startpoint: fifo2/data_rd_reg_27_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_ecc_alu0_ecc_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             154.77     154.77
  fifo2/data_rd_reg_27_/clk (d04fyj03yd0g0)                          22.10                       0.00     154.77 r
  fifo2/data_rd_reg_27_/o (d04fyj03yd0g0)                            12.87     1.00             24.53 &   179.30 f
  fifo2/data_rd[27] (net)                     6    20.66 
  gen_ecc_alu0_ecc_reg_3_/si (d04fyj03yd0c0)                -1.67    20.84     1.00    -0.19     3.05 &   182.35 f
  data arrival time                                                                                       182.35

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             159.68     159.68
  clock reconvergence pessimism                                                                  0.00     159.68
  clock uncertainty                                                                             50.00     209.68
  gen_ecc_alu0_ecc_reg_3_/clk (d04fyj03yd0c0)                                                             209.68 r
  library hold time                                                            1.00            -14.92     194.76
  data required time                                                                                      194.76
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      194.76
  data arrival time                                                                                      -182.35
  -----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                        -12.41


  Startpoint: fifo2/data_rd_reg_50_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_52_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            160.15     160.15
  fifo2/data_rd_reg_50_/clk (d04fyj03yd0c0)                         20.74                       0.00     160.15 r
  fifo2/data_rd_reg_50_/o (d04fyj03yd0c0)                           18.83     1.00             23.92 &   184.07 f
  fifo2/data_rd[50] (net)                    6    13.18 
  fifo2/data_rd_reg_52_/si (d04fyj03yd0c0)                 -1.82    25.76     1.00    -0.51     3.86 &   187.93 f
  data arrival time                                                                                      187.93

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            165.31     165.31
  clock reconvergence pessimism                                                                 0.00     165.31
  clock uncertainty                                                                            50.00     215.31
  fifo2/data_rd_reg_52_/clk (d04fyj03yd0c0)                                                              215.31 r
  library hold time                                                           1.00            -15.03     200.27
  data required time                                                                                     200.27
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     200.27
  data arrival time                                                                                     -187.93
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -12.35


  Startpoint: alu_core0_dout_reg_33_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_core0_dout_reg_56_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             155.56     155.56
  alu_core0_dout_reg_33_/clk (d04fyj03yd0g0)                         20.64                       0.00     155.56 r
  alu_core0_dout_reg_33_/o (d04fyj03yd0g0)                           11.86     1.00             23.96 &   179.51 f
  alu_out[33] (net)                           4    11.61 
  alu_core0_dout_reg_56_/si (d04fyj03yd0c0)                 -0.25    15.26     1.00    -0.03     2.32 &   181.83 f
  data arrival time                                                                                       181.83

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             157.47     157.47
  clock reconvergence pessimism                                                                  0.00     157.47
  clock uncertainty                                                                             50.00     207.47
  alu_core0_dout_reg_56_/clk (d04fyj03yd0c0)                                                              207.47 r
  library hold time                                                            1.00            -13.35     194.12
  data required time                                                                                      194.12
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      194.12
  data arrival time                                                                                      -181.83
  -----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                        -12.28


  Startpoint: fifo2/data_rd_reg_72_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__63_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               156.91     156.91
  fifo2/data_rd_reg_72_/clk (d04fyj03yd0g0)                            24.50                       0.00     156.91 r
  fifo2/data_rd_reg_72_/o (d04fyj03yd0g0)                              12.07     1.00             24.57 &   181.48 f
  fifo2/data_rd[72] (net)                       3    13.59 
  fifo2/data_mem_reg_5__63_/si (d04fyj03yd0b0)                 0.00    17.88     1.00     0.00     3.52 &   185.00 f
  data arrival time                                                                                         185.00

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.97     160.97
  clock reconvergence pessimism                                                                    0.00     160.97
  clock uncertainty                                                                               50.00     210.97
  fifo2/data_mem_reg_5__63_/clk (d04fyj03yd0b0)                                                             210.97 r
  library hold time                                                              1.00            -13.70     197.27
  data required time                                                                                        197.27
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        197.27
  data arrival time                                                                                        -185.00
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -12.27


  Startpoint: check_ecc_in0_secded_in0_flag_ded_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: LOCKUP (negative level-sensitive latch clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       500.00     500.00
  clock network delay (propagated)                                                                            143.38     643.38
  check_ecc_in0_secded_in0_flag_ded_reg/clk (d04fyj03nd0c0)                         20.31                       0.00     643.38 r
  check_ecc_in0_secded_in0_flag_ded_reg/o (d04fyj03nd0c0)                           27.94     1.00             31.31 &   674.69 r
  n22773 (net)                                               2     9.71 
  LOCKUP/d (d04ltn80yd0a5)                                                 -0.71    39.27     1.00    -0.07    14.58 &   689.27 r
  data arrival time                                                                                                      689.27

  clock clk (rise edge)                                                                                       500.00     500.00
  clock network delay (propagated)                                                                            150.92     650.92
  clock reconvergence pessimism                                                                                 0.00     650.92
  clock uncertainty                                                                                            50.00     700.92
  LOCKUP/clkb (d04ltn80yd0a5)                                                                                            700.92 r
  library hold time                                                                           1.00              0.61     701.53
  data required time                                                                                                     701.53
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     701.53
  data arrival time                                                                                                     -689.27
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                       -12.26


  Startpoint: init_mask_in0_mask_reg_5__0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_5__6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   149.47     149.47
  init_mask_in0_mask_reg_5__0_/clk (d04fyj03yd0b0)                         18.24                       0.00     149.47 r
  init_mask_in0_mask_reg_5__0_/o (d04fyj03yd0b0)                           26.86     1.00             27.21 &   176.68 f
  mask_in[64] (net)                                 5    11.10 
  init_mask_in0_mask_reg_5__6_/si (d04fyj03yd0b0)                 -0.51    27.65     1.00    -0.06     0.44 &   177.12 f
  data arrival time                                                                                             177.12

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   154.73     154.73
  clock reconvergence pessimism                                                                        0.00     154.73
  clock uncertainty                                                                                   50.00     204.73
  init_mask_in0_mask_reg_5__6_/clk (d04fyj03yd0b0)                                                              204.73 r
  library hold time                                                                  1.00            -15.53     189.20
  data required time                                                                                            189.20
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            189.20
  data arrival time                                                                                            -177.12
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -12.08


  Startpoint: fifo2/data_rd_reg_71_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_core0_tmp_add_reg_40_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               156.81     156.81
  fifo2/data_rd_reg_71_/clk (d04fyj03yd0c0)                            24.49                       0.00     156.81 r
  fifo2/data_rd_reg_71_/o (d04fyj03yd0c0)                              10.12     1.00             21.00 &   177.81 f
  fifo2/data_rd[71] (net)                       2     4.50 
  alu_core0_tmp_add_reg_40_/si (d04fyj03yd0b0)                 0.00    12.47     1.00     0.00     1.93 &   179.74 f
  data arrival time                                                                                         179.74

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               155.11     155.11
  clock reconvergence pessimism                                                                    0.00     155.11
  clock uncertainty                                                                               50.00     205.11
  alu_core0_tmp_add_reg_40_/clk (d04fyj03yd0b0)                                                             205.11 r
  library hold time                                                              1.00            -13.47     191.64
  data required time                                                                                        191.64
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        191.64
  data arrival time                                                                                        -179.74
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -11.90


  Startpoint: fifo1/data_rd_reg_45_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_rd_reg_63_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            160.94     160.94
  fifo1/data_rd_reg_45_/clk (d04fyj03yd0c0)                         23.75                       0.00     160.94 r
  fifo1/data_rd_reg_45_/o (d04fyj03yd0c0)                           13.25     1.00             22.81 &   183.76 f
  fifo1/data_rd[45] (net)                    4     7.20 
  fifo1/data_rd_reg_63_/si (d04fyj03yd0c0)                 -0.73    13.93     1.00    -0.09     0.51 &   184.26 f
  data arrival time                                                                                      184.26

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            158.49     158.49
  clock reconvergence pessimism                                                                 0.00     158.49
  clock uncertainty                                                                            50.00     208.49
  fifo1/data_rd_reg_63_/clk (d04fyj03yd0c0)                                                              208.49 r
  library hold time                                                           1.00            -13.08     195.41
  data required time                                                                                     195.41
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     195.41
  data arrival time                                                                                     -184.26
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -11.15


  Startpoint: fifo2/data_rd_reg_47_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__48_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.53     160.53
  fifo2/data_rd_reg_47_/clk (d04fyj03yd0g0)                             20.72                       0.00     160.53 r
  fifo2/data_rd_reg_47_/o (d04fyj03yd0g0)                               13.62     1.00             24.97 &   185.51 f
  fifo2/data_rd[47] (net)                        5    16.42 
  fifo2/data_mem_reg_20__48_/si (d04fyj03yd0b0)                -2.92    19.84     1.00    -1.35     3.35 &   188.86 f
  data arrival time                                                                                          188.86

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                163.88     163.88
  clock reconvergence pessimism                                                                     0.00     163.88
  clock uncertainty                                                                                50.00     213.88
  fifo2/data_mem_reg_20__48_/clk (d04fyj03yd0b0)                                                             213.88 r
  library hold time                                                               1.00            -14.02     199.86
  data required time                                                                                         199.86
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         199.86
  data arrival time                                                                                         -188.86
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -11.00


  Startpoint: alu_core0_dout_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_core0_dout_reg_22_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            145.31     145.31
  alu_core0_dout_reg_4_/clk (d04fyj03yd0c0)                         18.20                       0.00     145.31 r
  alu_core0_dout_reg_4_/o (d04fyj03yd0c0)                           11.20     1.00             22.12 &   167.43 r
  alu_out[4] (net)                           1     3.07 
  place1664/a (d04inn00ynuf5)                               0.00    11.37     1.00     0.00     0.99 &   168.42 r
  place1664/o1 (d04inn00ynuf5)                                       5.85     1.00              4.09 &   172.51 f
  n2716 (net)                                1     5.62 
  place1826/a (d04inn00yn0i5)                               0.00     8.02     1.00     0.00     1.83 &   174.34 f
  place1826/o1 (d04inn00yn0i5)                                       3.63     1.00              3.85 &   178.19 r
  n2866 (net)                                3    14.65 
  alu_core0_dout_reg_22_/si (d04fyj03yd0c0)                -0.05     3.87     1.00    -0.01     0.18 &   178.37 r
  data arrival time                                                                                      178.37

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            147.65     147.65
  clock reconvergence pessimism                                                                 0.00     147.65
  clock uncertainty                                                                            50.00     197.65
  alu_core0_dout_reg_22_/clk (d04fyj03yd0c0)                                                             197.65 r
  library hold time                                                           1.00             -8.65     189.01
  data required time                                                                                     189.01
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     189.01
  data arrival time                                                                                     -178.37
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -10.64


  Startpoint: fifo2/data_rd_reg_37_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed0_reg_77_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  153.02     153.02
  fifo2/data_rd_reg_37_/clk (d04fyj03yd0c0)                               19.19                       0.00     153.02 r
  fifo2/data_rd_reg_37_/o (d04fyj03yd0c0)                                 11.92     1.00             21.24 &   174.25 f
  fifo2/data_rd[37] (net)                          2     6.85 
  init_mask_alu0_seed0_reg_77_/si (d04fyj03yd0b0)                -0.67    14.99     1.00    -0.08     2.14 &   176.39 f
  data arrival time                                                                                            176.39

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  150.47     150.47
  clock reconvergence pessimism                                                                       0.00     150.47
  clock uncertainty                                                                                  50.00     200.47
  init_mask_alu0_seed0_reg_77_/clk (d04fyj03yd0b0)                                                             200.47 r
  library hold time                                                                 1.00            -13.46     187.00
  data required time                                                                                           187.00
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           187.00
  data arrival time                                                                                           -176.39
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -10.61


  Startpoint: init_mask_in0_mask_reg_4__25_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_4__20_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    157.36     157.36
  init_mask_in0_mask_reg_4__25_/clk (d04fyj03nd0b0)                         20.25                       0.00     157.36 r
  init_mask_in0_mask_reg_4__25_/o (d04fyj03nd0b0)                           21.54     1.00             29.95 &   187.31 f
  mask_in[153] (net)                                 5     6.89 
  init_mask_in0_mask_reg_4__20_/si (d04fyj03yd0b0)                 -1.92    22.87     1.00    -0.23     1.29 &   188.61 f
  data arrival time                                                                                              188.61

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    163.56     163.56
  clock reconvergence pessimism                                                                         0.00     163.56
  clock uncertainty                                                                                    50.00     213.56
  init_mask_in0_mask_reg_4__20_/clk (d04fyj03yd0b0)                                                              213.56 r
  library hold time                                                                   1.00            -14.56     199.00
  data required time                                                                                             199.00
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             199.00
  data arrival time                                                                                             -188.61
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -10.39


  Startpoint: fifo0/data_mem_reg_23__57_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_57_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.67     149.67
  fifo0/data_mem_reg_23__57_/clk (d04fyj03yd0b0)                         21.72                       0.00     149.67 r
  fifo0/data_mem_reg_23__57_/o (d04fyj03yd0b0)                           11.74     1.00             21.66 &   171.33 r
  fifo0/data_mem_23__57_ (net)                    2     1.58 
  fifo0/U2088/b (d04can03nn0a5)                                  0.00    11.75     1.00     0.00     0.25 &   171.58 r
  fifo0/U2088/o1 (d04can03nn0a5)                                          7.26     1.00              8.30 &   179.88 f
  fifo0/n1321 (net)                               1     0.64 
  fifo0/U2090/c (d04nan04yn0b5)                                 -0.10     7.26     1.00    -0.01     0.05 &   179.93 f
  fifo0/U2090/o1 (d04nan04yn0b5)                                         10.57     1.00             13.44 &   193.37 r
  fifo0/n1329 (net)                               1     1.86 
  fifo0/U2096/a (d04non02nn0c0)                                 -0.18    10.65     1.00    -0.02     0.62 &   193.99 r
  fifo0/U2096/o1 (d04non02nn0c0)                                          4.26     1.00              4.50 &   198.49 f
  fifo0/n13301 (net)                              1     1.01 
  fifo0/U2097/b (d04nan02yn0c0)                                  0.00     4.26     1.00     0.00     0.07 &   198.56 f
  fifo0/U2097/o1 (d04nan02yn0c0)                                         16.21     1.00              9.16 &   207.72 r
  fifo0/N43 (net)                                 1     7.37 
  fifo0/data_rd_reg_57_/d (d04fyj03yd0c0)                       -6.92    26.05     1.00    -3.91    10.11 &   217.83 r
  data arrival time                                                                                           217.83

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 176.48     176.48
  clock reconvergence pessimism                                                                      0.00     176.48
  clock uncertainty                                                                                 50.00     226.48
  fifo0/data_rd_reg_57_/clk (d04fyj03yd0c0)                                                                   226.48 r
  library hold time                                                                1.00              1.64     228.12
  data required time                                                                                          228.12
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          228.12
  data arrival time                                                                                          -217.83
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -10.29


  Startpoint: alu_core0_dout_reg_77_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_core0_dout_reg_66_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             145.53     145.53
  alu_core0_dout_reg_77_/clk (d04fyj03yd0g0)                         18.23                       0.00     145.53 r
  alu_core0_dout_reg_77_/o (d04fyj03yd0g0)                           13.00     1.00             23.90 &   169.42 f
  alu_out[77] (net)                          38    45.84 
  alu_core0_dout_reg_66_/si (d04fyj03yd0g0)                 -0.31    25.16     1.00    -0.17     3.51 &   172.94 f
  data arrival time                                                                                       172.94

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             147.18     147.18
  clock reconvergence pessimism                                                                  0.00     147.18
  clock uncertainty                                                                             50.00     197.18
  alu_core0_dout_reg_66_/clk (d04fyj03yd0g0)                                                              197.18 r
  library hold time                                                            1.00            -14.04     183.13
  data required time                                                                                      183.13
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      183.13
  data arrival time                                                                                      -172.94
  -----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                        -10.20


  Startpoint: fifo1/data_mem_reg_17__15_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__15_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.18     154.18
  fifo1/data_mem_reg_17__15_/clk (d04fyj03yd0b0)                         22.95                       0.00     154.18 r
  fifo1/data_mem_reg_17__15_/o (d04fyj03yd0b0)                            8.32     1.00             18.97 &   173.15 r
  fifo1/data_mem_1023_ (net)                      1     0.77 
  fifo1/cts1300/a (d04bfn11wn0a5)                                0.00     8.32     1.00     0.00     0.08 &   173.23 r
  fifo1/cts1300/o (d04bfn11wn0a5)                                         7.24     1.00             17.12 &   190.35 r
  fifo1/n4941 (net)                               1     0.68 
  fifo1/cts1301/a (d04bfn00ld0b3)                                0.00     7.25     1.00     0.00     0.08 &   190.43 r
  fifo1/cts1301/o (d04bfn00ld0b3)                                         6.53     1.00             11.80 &   202.23 r
  fifo1/n4942 (net)                               2     1.25 
  fifo1/data_mem_reg_27__15_/si (d04fyj03yd0b0)                 -0.06     6.54     1.00    -0.01     0.16 &   202.39 r
  data arrival time                                                                                           202.39

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 171.07     171.07
  clock reconvergence pessimism                                                                      0.00     171.07
  clock uncertainty                                                                                 50.00     221.07
  fifo1/data_mem_reg_27__15_/clk (d04fyj03yd0b0)                                                              221.07 r
  library hold time                                                                1.00             -8.85     212.23
  data required time                                                                                          212.23
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          212.23
  data arrival time                                                                                          -202.39
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -9.84


  Startpoint: check_ecc_in1_secded_in0_data_rxc_reg_49_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_in0_secded_in0_data_rxc_reg_36_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                153.36     153.36
  check_ecc_in1_secded_in0_data_rxc_reg_49_/clk (d04fyj03yd0b0)                         19.55                       0.00     153.36 r
  check_ecc_in1_secded_in0_data_rxc_reg_49_/o (d04fyj03yd0b0)                           21.15     1.00             25.96 &   179.32 f
  din_rxc1[49] (net)                                             6     7.59 
  check_ecc_in0_secded_in0_data_rxc_reg_36_/si (d04fyj03yd0g0)                 -1.66    23.89     1.00    -0.49     2.20 &   181.52 f
  data arrival time                                                                                                          181.52

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                155.29     155.29
  clock reconvergence pessimism                                                                                     0.00     155.29
  clock uncertainty                                                                                                50.00     205.29
  check_ecc_in0_secded_in0_data_rxc_reg_36_/clk (d04fyj03yd0g0)                                                              205.29 r
  library hold time                                                                               1.00            -14.02     191.27
  data required time                                                                                                         191.27
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         191.27
  data arrival time                                                                                                         -181.52
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -9.75


  Startpoint: alu_core0_dout_reg_44_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_core0_dout_reg_46_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             154.70     154.70
  alu_core0_dout_reg_44_/clk (d04fyj03yd0b0)                         20.09                       0.00     154.70 r
  alu_core0_dout_reg_44_/o (d04fyj03yd0b0)                           10.69     1.00             20.36 &   175.06 r
  alu_out[44] (net)                           1     1.28 
  place1748/a (d04inn00ynuc5)                                0.00    10.69     1.00     0.00     0.11 &   175.16 r
  place1748/o1 (d04inn00ynuc5)                                        7.57     1.00              5.50 &   180.66 f
  n2784 (net)                                 1     4.10 
  place1749/a (d04inn00ynuh5)                                0.00     8.69     1.00     0.00     1.56 &   182.22 f
  place1749/o1 (d04inn00ynuh5)                                       10.27     1.00              5.34 &   187.56 r
  n2785 (net)                                 7    21.70 
  alu_core0_dout_reg_46_/si (d04fyj03yd0c0)                 -1.66    13.53     1.00    -1.04     0.77 &   188.32 r
  data arrival time                                                                                       188.32

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             157.17     157.17
  clock reconvergence pessimism                                                                  0.00     157.17
  clock uncertainty                                                                             50.00     207.17
  alu_core0_dout_reg_46_/clk (d04fyj03yd0c0)                                                              207.17 r
  library hold time                                                            1.00             -9.46     197.71
  data required time                                                                                      197.71
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      197.71
  data arrival time                                                                                      -188.32
  -----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -9.39


  Startpoint: check_ecc_in1_secded_in0_data_rxc_reg_61_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_in0_secded_in0_data_rxc_reg_49_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                143.72     143.72
  check_ecc_in1_secded_in0_data_rxc_reg_61_/clk (d04fyj03yd0b0)                         15.22                       0.00     143.72 r
  check_ecc_in1_secded_in0_data_rxc_reg_61_/o (d04fyj03yd0b0)                           27.53     1.00             26.68 &   170.40 f
  din_rxc1[61] (net)                                             7    11.05 
  check_ecc_in0_secded_in0_data_rxc_reg_49_/si (d04fyj03yd0c0)                 -0.55    29.40     1.00    -0.06     0.92 &   171.32 f
  data arrival time                                                                                                          171.32

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                147.02     147.02
  clock reconvergence pessimism                                                                                     0.00     147.02
  clock uncertainty                                                                                                50.00     197.02
  check_ecc_in0_secded_in0_data_rxc_reg_49_/clk (d04fyj03yd0c0)                                                              197.02 r
  library hold time                                                                               1.00            -16.34     180.67
  data required time                                                                                                         180.67
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         180.67
  data arrival time                                                                                                         -171.32
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -9.36


  Startpoint: fifo2/data_mem_reg_20__74_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_1__66_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.11     154.11
  fifo2/data_mem_reg_20__74_/clk (d04fyj03yd0b0)                         24.24                       0.00     154.11 r
  fifo2/data_mem_reg_20__74_/o (d04fyj03yd0b0)                           11.94     1.00             22.20 &   176.31 r
  fifo2/data_mem_1581_ (net)                      2     1.61 
  fifo2/cts4305/a (d04bfn11wn0a5)                                0.00    11.95     1.00     0.00     0.25 &   176.56 r
  fifo2/cts4305/o (d04bfn11wn0a5)                                         6.35     1.00             18.00 &   194.56 r
  fifo2/n12129 (net)                              1     0.57 
  fifo2/data_mem_reg_1__66_/si (d04fyj03yd0b0)                   0.00     6.35     1.00     0.00     0.05 &   194.61 r
  data arrival time                                                                                           194.61

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.64     162.64
  clock reconvergence pessimism                                                                      0.00     162.64
  clock uncertainty                                                                                 50.00     212.64
  fifo2/data_mem_reg_1__66_/clk (d04fyj03yd0b0)                                                               212.64 r
  library hold time                                                                1.00             -8.86     203.79
  data required time                                                                                          203.79
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          203.79
  data arrival time                                                                                          -194.61
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -9.18


  Startpoint: alu_core0_dout_reg_60_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_core0_dout_reg_59_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             151.49     151.49
  alu_core0_dout_reg_60_/clk (d04fyj03yd0g0)                         17.97                       0.00     151.49 r
  alu_core0_dout_reg_60_/o (d04fyj03yd0g0)                           12.59     1.00             23.56 &   175.05 f
  alu_out[60] (net)                           4    15.09 
  alu_core0_dout_reg_59_/si (d04fyj03yd0c0)                  0.00    20.19     1.00     0.00     5.30 &   180.35 f
  data arrival time                                                                                       180.35

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             153.85     153.85
  clock reconvergence pessimism                                                                  0.00     153.85
  clock uncertainty                                                                             50.00     203.85
  alu_core0_dout_reg_59_/clk (d04fyj03yd0c0)                                                              203.85 r
  library hold time                                                            1.00            -14.40     189.45
  data required time                                                                                      189.45
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      189.45
  data arrival time                                                                                      -180.35
  -----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -9.10


  Startpoint: init_mask_in0_mask_reg_1__25_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_1__31_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    146.11     146.11
  init_mask_in0_mask_reg_1__25_/clk (d04fyj03nd0b0)                         20.79                       0.00     146.11 r
  init_mask_in0_mask_reg_1__25_/o (d04fyj03nd0b0)                           26.14     1.00             31.31 &   177.42 f
  mask_in[345] (net)                                 5     9.53 
  init_mask_in0_mask_reg_1__31_/si (d04fyj03yd0b0)                  0.00    27.12     1.00     0.00     0.68 &   178.10 f
  data arrival time                                                                                              178.10

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    152.27     152.27
  clock reconvergence pessimism                                                                         0.00     152.27
  clock uncertainty                                                                                    50.00     202.27
  init_mask_in0_mask_reg_1__31_/clk (d04fyj03yd0b0)                                                              202.27 r
  library hold time                                                                   1.00            -15.22     187.05
  data required time                                                                                             187.05
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             187.05
  data arrival time                                                                                             -178.10
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -8.95


  Startpoint: alu_core0_dout_reg_122_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_core0_dout_reg_103_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              152.20     152.20
  alu_core0_dout_reg_122_/clk (d04fyj03yd0c0)                         16.66                       0.00     152.20 r
  alu_core0_dout_reg_122_/o (d04fyj03yd0c0)                            8.88     1.00             18.91 &   171.10 f
  alu_out[122] (net)                           1     3.31 
  place1624/a (d04bfn00yduo0)                                -0.61    10.66     1.00    -0.08     2.34 &   173.44 f
  place1624/o (d04bfn00yduo0)                                          5.64     1.00             11.79 &   185.23 f
  n2864 (net)                                  8    20.10 
  alu_core0_dout_reg_103_/si (d04fyj03yd0g0)                 -0.11     6.74     1.00    -0.02     1.03 &   186.26 f
  data arrival time                                                                                        186.26

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              157.09     157.09
  clock reconvergence pessimism                                                                   0.00     157.09
  clock uncertainty                                                                              50.00     207.09
  alu_core0_dout_reg_103_/clk (d04fyj03yd0g0)                                                              207.09 r
  library hold time                                                             1.00            -11.89     195.20
  data required time                                                                                       195.20
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       195.20
  data arrival time                                                                                       -186.26
  ------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -8.94


  Startpoint: fifo2/data_rd_reg_125_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__34_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.96     159.96
  fifo2/data_rd_reg_125_/clk (d04fyj03yd0g0)                            21.00                       0.00     159.96 r
  fifo2/data_rd_reg_125_/o (d04fyj03yd0g0)                              10.02     1.00             22.74 &   182.70 f
  fifo2/data_rd[125] (net)                       3     9.69 
  fifo2/data_mem_reg_23__34_/si (d04fyj03yd0b0)                -0.23    14.84     1.00    -0.03     2.27 &   184.97 f
  data arrival time                                                                                          184.97

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                157.15     157.15
  clock reconvergence pessimism                                                                     0.00     157.15
  clock uncertainty                                                                                50.00     207.15
  fifo2/data_mem_reg_23__34_/clk (d04fyj03yd0b0)                                                             207.15 r
  library hold time                                                               1.00            -13.32     193.83
  data required time                                                                                         193.83
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         193.83
  data arrival time                                                                                         -184.97
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -8.86


  Startpoint: fifo0/data_mem_reg_25__14_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_14_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 148.78     148.78
  fifo0/data_mem_reg_25__14_/clk (d04fyj03yd0b0)                         21.12                       0.00     148.78 r
  fifo0/data_mem_reg_25__14_/o (d04fyj03yd0b0)                           12.22     1.00             21.89 &   170.67 r
  fifo0/data_mem_25__14_ (net)                    2     1.68 
  fifo0/U1479/d (d04can03nn0a5)                                 -0.79    12.23     1.00    -0.09     0.17 &   170.84 r
  fifo0/U1479/o1 (d04can03nn0a5)                                          9.09     1.00              8.72 &   179.56 f
  fifo0/n741 (net)                                1     1.07 
  fifo0/U1483/a (d04nan04nd0b7)                                 -1.39     9.11     1.00    -1.18    -0.91 &   178.65 f
  fifo0/U1483/o1 (d04nan04nd0b7)                                          7.40     1.00              9.36 &   188.01 r
  fifo0/n747 (net)                                1     1.32 
  fifo0/U1490/a (d04non02yn0b5)                                 -1.17     7.42     1.00    -1.00    -0.73 &   187.28 r
  fifo0/U1490/o1 (d04non02yn0b5)                                          6.77     1.00              7.10 &   194.38 f
  fifo0/n748 (net)                                1     1.68 
  fifo0/U1491/a (d04nan02yn0c0)                                 -0.62     6.86     1.00    -0.31     0.24 &   194.62 f
  fifo0/U1491/o1 (d04nan02yn0c0)                                          5.54     1.00              6.46 &   201.08 r
  fifo0/N86 (net)                                 1     2.13 
  fifo0/data_rd_reg_14_/d (d04fyj03yd0c0)                       -0.08     5.82     1.00    -0.01     0.89 &   201.97 r
  data arrival time                                                                                           201.97

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.95     158.95
  clock reconvergence pessimism                                                                      0.00     158.95
  clock uncertainty                                                                                 50.00     208.95
  fifo0/data_rd_reg_14_/clk (d04fyj03yd0c0)                                                                   208.95 r
  library hold time                                                                1.00              1.75     210.70
  data required time                                                                                          210.70
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          210.70
  data arrival time                                                                                          -201.97
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.73


  Startpoint: fifo1/data_rd_reg_18_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_rd_reg_21_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            167.37     167.37
  fifo1/data_rd_reg_18_/clk (d04fyj03yd0b0)                         24.57                       0.00     167.37 r
  fifo1/data_rd_reg_18_/o (d04fyj03yd0b0)                           10.96     1.00             21.44 &   188.82 r
  fifo1/n2382 (net)                          1     1.37 
  fifo1/place121/a (d04inn00nn0c5)                          0.00    10.96     1.00     0.00     0.12 &   188.93 r
  fifo1/place121/o1 (d04inn00nn0c5)                                 11.48     1.00              7.72 &   196.66 f
  fifo1/n2131 (net)                          1     6.36 
  fifo1/place122/a (d04inn00yn0i5)                          0.00    15.66     1.00     0.00     3.31 &   199.97 f
  fifo1/place122/o1 (d04inn00yn0i5)                                  6.38     1.00              5.36 &   205.34 r
  fifo1/data_rd[18] (net)                    8    15.74 
  fifo1/data_rd_reg_21_/si (d04fyj03yd0g0)                 -0.06     7.47     1.00    -0.04     0.50 &   205.84 r
  data arrival time                                                                                      205.84

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            173.39     173.39
  clock reconvergence pessimism                                                                 0.00     173.39
  clock uncertainty                                                                            50.00     223.39
  fifo1/data_rd_reg_21_/clk (d04fyj03yd0g0)                                                              223.39 r
  library hold time                                                           1.00             -8.83     214.56
  data required time                                                                                     214.56
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     214.56
  data arrival time                                                                                     -205.84
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                        -8.72


  Startpoint: alu_core0_tmp_add_reg_50_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_core0_dout_reg_50_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                149.61     149.61
  alu_core0_tmp_add_reg_50_/clk (d04fyj03yd0b0)                         15.95                       0.00     149.61 r
  alu_core0_tmp_add_reg_50_/o (d04fyj03yd0b0)                           15.22     1.00             23.48 &   173.09 r
  alu_core0_tmp_add_50_ (net)                    2     2.41 
  U21654/b (d04nan02yn0c0)                                      0.00    15.25     1.00     0.00     0.45 &   173.54 r
  U21654/o1 (d04nan02yn0c0)                                              6.05     1.00              5.34 &   178.88 f
  n23483 (net)                                   1     1.75 
  U18397/b (d04nan02nn0c0)                                     -0.04     6.17     1.00    -0.03     0.60 &   179.48 f
  U18397/o1 (d04nan02nn0c0)                                              4.12     1.00              6.37 &   185.85 r
  n14893 (net)                                   1     1.00 
  U16490/c (d04cak01yn0b0)                                     -0.06     4.14     1.00    -0.01     0.20 &   186.05 r
  U16490/o1 (d04cak01yn0b0)                                              4.15     1.00              4.22 &   190.27 f
  n14894 (net)                                   1     0.87 
  U16491/b (d04con02yn0d0)                                      0.00     4.16     1.00     0.00     0.10 &   190.37 f
  U16491/o1 (d04con02yn0d0)                                              8.65     1.00              7.04 &   197.41 r
  alu_core0_N599 (net)                           1     2.83 
  alu_core0_dout_reg_50_/d (d04fyj03yd0g0)                     -0.98     9.95     1.00    -0.46     2.47 &   199.88 r
  data arrival time                                                                                          199.88

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.84     155.84
  clock reconvergence pessimism                                                                     0.00     155.84
  clock uncertainty                                                                                50.00     205.84
  alu_core0_dout_reg_50_/clk (d04fyj03yd0g0)                                                                 205.84 r
  library hold time                                                               1.00              2.65     208.49
  data required time                                                                                         208.49
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         208.49
  data arrival time                                                                                         -199.88
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -8.62


  Startpoint: fifo2/data_rd_reg_123_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__34_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.37     162.37
  fifo2/data_rd_reg_123_/clk (d04fyj03yd0b0)                            21.71                       0.00     162.37 r
  fifo2/data_rd_reg_123_/o (d04fyj03yd0b0)                              18.53     1.00             25.72 &   188.09 f
  fifo2/data_rd[123] (net)                       2     6.70 
  fifo2/data_mem_reg_27__34_/si (d04fyj03yd0b0)                -0.37    19.91     1.00    -0.04     1.42 &   189.51 f
  data arrival time                                                                                          189.51

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.21     162.21
  clock reconvergence pessimism                                                                     0.00     162.21
  clock uncertainty                                                                                50.00     212.21
  fifo2/data_mem_reg_27__34_/clk (d04fyj03yd0b0)                                                             212.21 r
  library hold time                                                               1.00            -14.08     198.13
  data required time                                                                                         198.13
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         198.13
  data arrival time                                                                                         -189.51
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -8.61


  Startpoint: fifo2/data_mem_reg_24__66_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__66_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.71     153.71
  fifo2/data_mem_reg_24__66_/clk (d04fyj03yd0b0)                         23.63                       0.00     153.71 r
  fifo2/data_mem_reg_24__66_/o (d04fyj03yd0b0)                            8.43     1.00             19.19 &   172.89 r
  fifo2/data_mem_1025_ (net)                      1     0.80 
  fifo2/route1115/a (d04bfn11wn0a5)                              0.00     8.44     1.00     0.00     0.14 &   173.03 r
  fifo2/route1115/o (d04bfn11wn0a5)                                      12.23     1.00             21.27 &   194.30 r
  fifo2/n13706 (net)                              2     1.61 
  fifo2/data_mem_reg_27__66_/si (d04fyj03yd0b0)                  0.00    12.24     1.00     0.00     0.32 &   194.62 r
  data arrival time                                                                                           194.62

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.58     162.58
  clock reconvergence pessimism                                                                      0.00     162.58
  clock uncertainty                                                                                 50.00     212.58
  fifo2/data_mem_reg_27__66_/clk (d04fyj03yd0b0)                                                              212.58 r
  library hold time                                                                1.00             -9.37     203.21
  data required time                                                                                          203.21
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          203.21
  data arrival time                                                                                          -194.62
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.60


  Startpoint: check_ecc_in1_secded_in0_data_rxc_reg_58_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_179_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                149.98     149.98
  check_ecc_in1_secded_in0_data_rxc_reg_58_/clk (d04fyj03yd0b0)                         19.79                       0.00     149.98 r
  check_ecc_in1_secded_in0_data_rxc_reg_58_/o (d04fyj03yd0b0)                           24.79     1.00             27.92 &   177.90 f
  din_rxc1[58] (net)                                             8     9.59 
  init_mask_alu0_seed7_reg_179_/si (d04fyj03yd0b0)                             -1.46    27.26     1.00    -0.17     1.94 &   179.83 f
  data arrival time                                                                                                          179.83

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                153.55     153.55
  clock reconvergence pessimism                                                                                     0.00     153.55
  clock uncertainty                                                                                                50.00     203.55
  init_mask_alu0_seed7_reg_179_/clk (d04fyj03yd0b0)                                                                          203.55 r
  library hold time                                                                               1.00            -15.20     188.35
  data required time                                                                                                         188.35
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         188.35
  data arrival time                                                                                                         -179.83
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -8.51


  Startpoint: init_mask_alu0_mask_reg_6__65_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_6__68_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     154.79     154.79
  init_mask_alu0_mask_reg_6__65_/clk (d04fyj03ld0c0)                         20.44                       0.00     154.79 r
  init_mask_alu0_mask_reg_6__65_/o (d04fyj03ld0c0)                           20.94     1.00             32.75 &   187.54 r
  mask_alu[193] (net)                                 3     4.89 
  init_mask_alu0_mask_reg_6__68_/si (d04fyj03ld0c0)                  0.00    21.10     1.00     0.00     0.25 &   187.78 r
  data arrival time                                                                                               187.78

  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     159.96     159.96
  clock reconvergence pessimism                                                                          0.00     159.96
  clock uncertainty                                                                                     50.00     209.96
  init_mask_alu0_mask_reg_6__68_/clk (d04fyj03ld0c0)                                                              209.96 r
  library hold time                                                                    1.00            -13.71     196.25
  data required time                                                                                              196.25
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              196.25
  data arrival time                                                                                              -187.78
  -------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -8.47


  Startpoint: fifo1/data_rd_reg_21_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_rd_reg_36_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            167.39     167.39
  fifo1/data_rd_reg_21_/clk (d04fyj03yd0g0)                         24.58                       0.00     167.39 r
  fifo1/data_rd_reg_21_/o (d04fyj03yd0g0)                           10.61     1.00             23.80 &   191.19 f
  fifo1/data_rd[21] (net)                    6    13.02 
  fifo1/data_rd_reg_36_/si (d04fyj03yd0g0)                 -0.67    16.36     1.00    -0.08     2.08 &   193.27 f
  data arrival time                                                                                      193.27

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            164.34     164.34
  clock reconvergence pessimism                                                                 0.00     164.34
  clock uncertainty                                                                            50.00     214.34
  fifo1/data_rd_reg_36_/clk (d04fyj03yd0g0)                                                              214.34 r
  library hold time                                                           1.00            -12.62     201.71
  data required time                                                                                     201.71
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     201.71
  data arrival time                                                                                     -193.27
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                        -8.44


  Startpoint: fifo0/data_mem_reg_28__46_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_17__49_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.04     151.04
  fifo0/data_mem_reg_28__46_/clk (d04fyj03yd0b0)                         23.66                       0.00     151.04 r
  fifo0/data_mem_reg_28__46_/o (d04fyj03yd0b0)                            8.84     1.00             21.60 &   172.65 f
  fifo0/data_mem_28__46_ (net)                    2     2.41 
  fifo0/cts912/a (d04bfn11wn0a5)                                -0.52     8.90     1.00    -0.08     0.47 &   173.12 f
  fifo0/cts912/o (d04bfn11wn0a5)                                          5.48     1.00             19.70 &   192.82 f
  fifo0/n4860 (net)                               1     0.60 
  fifo0/data_mem_reg_17__49_/si (d04fyj03yd0b0)                  0.00     5.49     1.00     0.00     0.08 &   192.91 f
  data arrival time                                                                                           192.91

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.96     162.96
  clock reconvergence pessimism                                                                      0.00     162.96
  clock uncertainty                                                                                 50.00     212.96
  fifo0/data_mem_reg_17__49_/clk (d04fyj03yd0b0)                                                              212.96 r
  library hold time                                                                1.00            -11.79     201.17
  data required time                                                                                          201.17
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.17
  data arrival time                                                                                          -192.91
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -8.26


  Startpoint: init_mask_alu0_seed6_reg_176_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed6_reg_197_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    150.76     150.76
  init_mask_alu0_seed6_reg_176_/clk (d04fyj03ld0b0)                         19.26                       0.00     150.76 r
  init_mask_alu0_seed6_reg_176_/o (d04fyj03ld0b0)                           11.09     1.00             24.74 &   175.49 r
  n1476 (net)                                        1     0.86 
  cts2973/a (d04bfn11wn0a5)                                         0.00    11.09     1.00     0.00     0.17 &   175.66 r
  cts2973/o (d04bfn11wn0a5)                                                  6.43     1.00             17.92 &   193.58 r
  n8841 (net)                                        1     0.60 
  init_mask_alu0_seed6_reg_197_/si (d04fyj03ld0b0)                  0.00     6.43     1.00     0.00     0.06 &   193.64 r
  data arrival time                                                                                              193.64

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    164.16     164.16
  clock reconvergence pessimism                                                                         0.00     164.16
  clock uncertainty                                                                                    50.00     214.16
  init_mask_alu0_seed6_reg_197_/clk (d04fyj03ld0b0)                                                              214.16 r
  library hold time                                                                   1.00            -12.28     201.88
  data required time                                                                                             201.88
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             201.88
  data arrival time                                                                                             -193.64
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -8.24


  Startpoint: fifo2/data_mem_reg_30__111_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_13__111_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  152.82     152.82
  fifo2/data_mem_reg_30__111_/clk (d04fyj03yd0b0)                         20.82                       0.00     152.82 r
  fifo2/data_mem_reg_30__111_/o (d04fyj03yd0b0)                           12.23     1.00             21.86 &   174.69 r
  fifo2/data_mem_248_ (net)                        2     1.69 
  fifo2/cts3362/a (d04bfn11wn0a5)                                 0.00    12.24     1.00     0.00     0.31 &   175.00 r
  fifo2/cts3362/o (d04bfn11wn0a5)                                          6.52     1.00             18.26 &   193.26 r
  fifo2/n11152 (net)                               1     0.60 
  fifo2/data_mem_reg_13__111_/si (d04fyj03yd0b0)                  0.00     6.52     1.00     0.00     0.05 &   193.31 r
  data arrival time                                                                                            193.31

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  160.30     160.30
  clock reconvergence pessimism                                                                       0.00     160.30
  clock uncertainty                                                                                  50.00     210.30
  fifo2/data_mem_reg_13__111_/clk (d04fyj03yd0b0)                                                              210.30 r
  library hold time                                                                 1.00             -8.80     201.50
  data required time                                                                                           201.50
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           201.50
  data arrival time                                                                                           -193.31
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -8.19


  Startpoint: init_mask_in0_seed4_reg_49_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_4__45_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   155.19     155.19
  init_mask_in0_seed4_reg_49_/clk (d04fyj03yd0b0)                          24.37                       0.00     155.19 r
  init_mask_in0_seed4_reg_49_/o (d04fyj03yd0b0)                             8.27     1.00             19.13 &   174.32 r
  init_mask_in0_seed4[49] (net)                     1     0.74 
  route484/a (d04bfn11wn0a5)                                       0.00     8.27     1.00     0.00     0.06 &   174.38 r
  route484/o (d04bfn11wn0a5)                                               12.17     1.00             20.57 &   194.96 r
  n10358 (net)                                      2     1.45 
  init_mask_in0_mask_reg_4__45_/si (d04fyj03yd0b0)                 0.00    12.17     1.00     0.00     0.16 &   195.12 r
  data arrival time                                                                                             195.12

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   162.51     162.51
  clock reconvergence pessimism                                                                        0.00     162.51
  clock uncertainty                                                                                   50.00     212.51
  init_mask_in0_mask_reg_4__45_/clk (d04fyj03yd0b0)                                                             212.51 r
  library hold time                                                                  1.00             -9.27     203.24
  data required time                                                                                            203.24
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            203.24
  data arrival time                                                                                            -195.12
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -8.12


  Startpoint: init_mask_alu0_seed6_reg_133_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_6__125_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    147.16     147.16
  init_mask_alu0_seed6_reg_133_/clk (d04fyj03yd0b0)                         19.59                       0.00     147.16 r
  init_mask_alu0_seed6_reg_133_/o (d04fyj03yd0b0)                            5.55     1.00             17.44 &   164.60 f
  init_mask_alu0_seed6_133 (net)                     1     0.85 
  cts3840/a (d04bfn12wn0b0)                                        -0.03     5.56     1.00    -0.01     0.17 &   164.77 f
  cts3840/o (d04bfn12wn0b0)                                                  7.17     1.00             40.23 &   205.00 f
  n9708 (net)                                        2     1.43 
  init_mask_alu0_mask_reg_6__125_/d (d04fyj03yd0b0)                 0.00     7.19     1.00     0.00     0.24 &   205.24 f
  data arrival time                                                                                              205.24

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    165.50     165.50
  clock reconvergence pessimism                                                                         0.00     165.50
  clock uncertainty                                                                                    50.00     215.50
  init_mask_alu0_mask_reg_6__125_/clk (d04fyj03yd0b0)                                                            215.50 r
  library hold time                                                                   1.00             -2.18     213.32
  data required time                                                                                             213.32
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             213.32
  data arrival time                                                                                             -205.24
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -8.08


  Startpoint: fifo0/data_mem_reg_3__12_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_12_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                151.29     151.29
  fifo0/data_mem_reg_3__12_/clk (d04fyj03yd0c0)                         21.51                       0.00     151.29 r
  fifo0/data_mem_reg_3__12_/o (d04fyj03yd0c0)                            7.96     1.00             20.24 &   171.53 r
  fifo0/data_mem_3__12_ (net)                    2     1.52 
  fifo0/U1562/d (d04can03nn0a5)                                 0.00     7.98     1.00     0.00     0.25 &   171.77 r
  fifo0/U1562/o1 (d04can03nn0a5)                                         9.46     1.00              9.04 &   180.82 f
  fifo0/n819 (net)                               1     1.24 
  fifo0/U1566/a (d04nan04yd0b7)                                -0.97     9.48     1.00    -0.64    -0.32 &   180.50 f
  fifo0/U1566/o1 (d04nan04yd0b7)                                         6.53     1.00              7.64 &   188.13 r
  fifo0/n825 (net)                               1     1.14 
  fifo0/U1572/a (d04non02ld0c7)                                 0.00     6.55     1.00     0.00     0.24 &   188.37 r
  fifo0/U1572/o1 (d04non02ld0c7)                                         3.64     1.00              4.75 &   193.13 f
  fifo0/n837 (net)                               1     1.31 
  fifo0/U1584/a (d04nan02yn0c0)                                -0.19     3.70     1.00    -0.03     0.30 &   193.42 f
  fifo0/U1584/o1 (d04nan02yn0c0)                                         9.13     1.00              6.75 &   200.17 r
  fifo0/N88 (net)                                1     3.56 
  fifo0/data_rd_reg_12_/d (d04fyj03yd0c0)                      -1.15    10.20     1.00    -0.65     2.40 &   202.57 r
  data arrival time                                                                                          202.57

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.84     158.84
  clock reconvergence pessimism                                                                     0.00     158.84
  clock uncertainty                                                                                50.00     208.84
  fifo0/data_rd_reg_12_/clk (d04fyj03yd0c0)                                                                  208.84 r
  library hold time                                                               1.00              1.73     210.57
  data required time                                                                                         210.57
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         210.57
  data arrival time                                                                                         -202.57
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -8.00


  Startpoint: init_mask_alu0_mask_reg_6__67_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_6__65_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     154.92     154.92
  init_mask_alu0_mask_reg_6__67_/clk (d04fyj03ld0c0)                         20.48                       0.00     154.92 r
  init_mask_alu0_mask_reg_6__67_/o (d04fyj03ld0c0)                           22.37     1.00             33.55 &   188.47 r
  mask_alu[195] (net)                                 3     5.42 
  init_mask_alu0_mask_reg_6__65_/si (d04fyj03ld0c0)                 -1.74    22.62     1.00    -0.20     0.20 &   188.67 r
  data arrival time                                                                                               188.67

  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     160.52     160.52
  clock reconvergence pessimism                                                                          0.00     160.52
  clock uncertainty                                                                                     50.00     210.52
  init_mask_alu0_mask_reg_6__65_/clk (d04fyj03ld0c0)                                                              210.52 r
  library hold time                                                                    1.00            -13.86     196.67
  data required time                                                                                              196.67
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              196.67
  data arrival time                                                                                              -188.67
  -------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -8.00


  Startpoint: fifo0/addr_rd_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/addr_rd_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                        0.00       0.00
  clock network delay (propagated)                                                           153.27     153.27
  fifo0/addr_rd_reg_1_/clk (d04fyj43yd0g0)                         23.34                       0.00     153.27 r
  fifo0/addr_rd_reg_1_/o (d04fyj43yd0g0)                           11.72     1.00             24.61 &   177.88 f
  fifo0/addr_rd[1] (net)                    6    10.62 
  fifo0/addr_rd_reg_0_/si (d04fyj43yd0g0)                  0.00    14.42     1.00     0.00     1.62 &   179.50 f
  data arrival time                                                                                     179.50

  clock clk (rise edge)                                                                        0.00       0.00
  clock network delay (propagated)                                                           157.94     157.94
  clock reconvergence pessimism                                                                0.00     157.94
  clock uncertainty                                                                           50.00     207.94
  fifo0/addr_rd_reg_0_/clk (d04fyj43yd0g0)                                                              207.94 r
  library hold time                                                          1.00            -20.54     187.40
  data required time                                                                                    187.40
  ---------------------------------------------------------------------------------------------------------------
  data required time                                                                                    187.40
  data arrival time                                                                                    -179.50
  ---------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -7.90


  Startpoint: init_mask_alu0_seed5_reg_82_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed6_reg_35_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   148.40     148.40
  init_mask_alu0_seed5_reg_82_/clk (d04fyj03ld0b0)                         20.76                       0.00     148.40 r
  init_mask_alu0_seed5_reg_82_/o (d04fyj03ld0b0)                           14.51     1.00             28.18 &   176.58 r
  init_mask_alu0_seed5[82] (net)                    2     1.43 
  init_mask_alu0_seed6_reg_35_/si (d04fyj03ld0b0)                  0.00    14.52     1.00     0.00     0.20 &   176.78 r
  data arrival time                                                                                             176.78

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   147.63     147.63
  clock reconvergence pessimism                                                                        0.00     147.63
  clock uncertainty                                                                                   50.00     197.63
  init_mask_alu0_seed6_reg_35_/clk (d04fyj03ld0b0)                                                              197.63 r
  library hold time                                                                  1.00            -13.05     184.58
  data required time                                                                                            184.58
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            184.58
  data arrival time                                                                                            -176.78
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -7.80


  Startpoint: fifo0/data_mem_reg_2__65_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_20__64_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.78     153.78
  fifo0/data_mem_reg_2__65_/clk (d04fyj03yd0b0)                         24.36                       0.00     153.78 r
  fifo0/data_mem_reg_2__65_/o (d04fyj03yd0b0)                            9.44     1.00             22.17 &   175.95 f
  fifo0/data_mem_2__65_ (net)                    2     2.65 
  fifo0/cts1214/a (d04bfn11wn0a5)                               0.00     9.49     1.00     0.00     0.49 &   176.45 f
  fifo0/cts1214/o (d04bfn11wn0a5)                                        5.12     1.00             19.52 &   195.96 f
  fifo0/n5169 (net)                              1     0.49 
  fifo0/data_mem_reg_20__64_/si (d04fyj03yd0b0)                 0.00     5.12     1.00     0.00     0.04 &   196.00 f
  data arrival time                                                                                          196.00

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                165.35     165.35
  clock reconvergence pessimism                                                                     0.00     165.35
  clock uncertainty                                                                                50.00     215.35
  fifo0/data_mem_reg_20__64_/clk (d04fyj03yd0b0)                                                             215.35 r
  library hold time                                                               1.00            -11.59     203.76
  data required time                                                                                         203.76
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         203.76
  data arrival time                                                                                         -196.00
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -7.76


  Startpoint: init_mask_in0_seed4_reg_50_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_4__43_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   154.82     154.82
  init_mask_in0_seed4_reg_50_/clk (d04fyj03yd0b0)                          24.28                       0.00     154.82 r
  init_mask_in0_seed4_reg_50_/o (d04fyj03yd0b0)                             8.36     1.00             19.20 &   174.02 r
  init_mask_in0_seed4[50] (net)                     1     0.77 
  route485/a (d04bfn11wn0a5)                                       0.00     8.36     1.00     0.00     0.07 &   174.09 r
  route485/o (d04bfn11wn0a5)                                               12.83     1.00             21.10 &   195.20 r
  n10359 (net)                                      2     1.57 
  init_mask_in0_mask_reg_4__43_/si (d04fyj03yd0b0)                 0.00    12.84     1.00     0.00     0.22 &   195.41 r
  data arrival time                                                                                             195.41

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   162.48     162.48
  clock reconvergence pessimism                                                                        0.00     162.48
  clock uncertainty                                                                                   50.00     212.48
  init_mask_in0_mask_reg_4__43_/clk (d04fyj03yd0b0)                                                             212.48 r
  library hold time                                                                  1.00             -9.32     203.16
  data required time                                                                                            203.16
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            203.16
  data arrival time                                                                                            -195.41
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -7.74


  Startpoint: fifo0/data_mem_reg_29__47_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_47_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.27     156.27
  fifo0/data_mem_reg_29__47_/clk (d04fyj03yd0b0)                         24.05                       0.00     156.27 r
  fifo0/data_mem_reg_29__47_/o (d04fyj03yd0b0)                           12.28     1.00             22.39 &   178.66 r
  fifo0/data_mem_29__47_ (net)                    2     1.69 
  fifo0/U1026/d (d04can03nn0a5)                                  0.00    12.30     1.00     0.00     0.36 &   179.02 r
  fifo0/U1026/o1 (d04can03nn0a5)                                          8.79     1.00              8.43 &   187.45 f
  fifo0/n357 (net)                                1     1.00 
  fifo0/U1027/c (d04nan04nd0b7)                                  0.00     8.80     1.00     0.00     0.20 &   187.65 f
  fifo0/U1027/o1 (d04nan04nd0b7)                                          8.48     1.00             10.26 &   197.91 r
  fifo0/n3610 (net)                               1     1.71 
  fifo0/U1028/b (d04non02yn0b5)                                 -1.05     8.54     1.00    -0.66    -0.16 &   197.76 r
  fifo0/U1028/o1 (d04non02yn0b5)                                          5.69     1.00              7.53 &   205.29 f
  fifo0/n363 (net)                                1     1.33 
  fifo0/U1029/b (d04nan02yn0c0)                                 -0.08     5.72     1.00    -0.01     0.28 &   205.57 f
  fifo0/U1029/o1 (d04nan02yn0c0)                                          8.25     1.00              7.19 &   212.75 r
  fifo0/N53 (net)                                 1     2.67 
  fifo0/data_rd_reg_47_/d (d04fyj03yd0b0)                       -0.46     9.60     1.00    -0.06     2.74 &   215.49 r
  data arrival time                                                                                           215.49

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 170.51     170.51
  clock reconvergence pessimism                                                                      0.00     170.51
  clock uncertainty                                                                                 50.00     220.51
  fifo0/data_rd_reg_47_/clk (d04fyj03yd0b0)                                                                   220.51 r
  library hold time                                                                1.00              2.65     223.16
  data required time                                                                                          223.16
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          223.16
  data arrival time                                                                                          -215.49
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -7.67


  Startpoint: fifo2/data_mem_reg_2__13_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_26__1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                156.65     156.65
  fifo2/data_mem_reg_2__13_/clk (d04fyj03yd0b0)                         23.38                       0.00     156.65 r
  fifo2/data_mem_reg_2__13_/o (d04fyj03yd0b0)                           14.25     1.00             23.56 &   180.21 r
  fifo2/data_mem_3986_ (net)                     2     2.03 
  fifo2/route56/a (d04bfn11wn0a5)                               0.00    14.26     1.00     0.00     0.19 &   180.40 r
  fifo2/route56/o (d04bfn11wn0a5)                                        6.46     1.00             18.93 &   199.32 r
  fifo2/n12619 (net)                             1     0.58 
  fifo2/data_mem_reg_26__1_/si (d04fyj03yd0c0)                  0.00     6.46     1.00     0.00     0.04 &   199.36 r
  data arrival time                                                                                          199.36

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                165.78     165.78
  clock reconvergence pessimism                                                                     0.00     165.78
  clock uncertainty                                                                                50.00     215.78
  fifo2/data_mem_reg_26__1_/clk (d04fyj03yd0c0)                                                              215.78 r
  library hold time                                                               1.00             -8.76     207.03
  data required time                                                                                         207.03
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         207.03
  data arrival time                                                                                         -199.36
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -7.67


  Startpoint: fifo0/data_mem_reg_30__71_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_28__70_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.16     153.16
  fifo0/data_mem_reg_30__71_/clk (d04fyj03yd0b0)                         23.35                       0.00     153.16 r
  fifo0/data_mem_reg_30__71_/o (d04fyj03yd0b0)                           12.29     1.00             22.23 &   175.39 r
  fifo0/data_mem_30__71_ (net)                    2     1.66 
  fifo0/cts1061/a (d04bfn11wn0a5)                                0.00    12.29     1.00     0.00     0.15 &   175.55 r
  fifo0/cts1061/o (d04bfn11wn0a5)                                         6.00     1.00             17.79 &   193.34 r
  fifo0/n5013 (net)                               1     0.50 
  fifo0/data_mem_reg_28__70_/si (d04fyj03yd0b0)                  0.00     6.00     1.00     0.00     0.03 &   193.37 r
  data arrival time                                                                                           193.37

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.80     159.80
  clock reconvergence pessimism                                                                      0.00     159.80
  clock uncertainty                                                                                 50.00     209.80
  fifo0/data_mem_reg_28__70_/clk (d04fyj03yd0b0)                                                              209.80 r
  library hold time                                                                1.00             -8.80     200.99
  data required time                                                                                          200.99
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.99
  data arrival time                                                                                          -193.37
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -7.62


  Startpoint: fifo1/data_mem_reg_12__27_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__27_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 167.78     167.78
  fifo1/data_mem_reg_12__27_/clk (d04fyj03yd0b0)                         25.57                       0.00     167.78 r
  fifo1/data_mem_reg_12__27_/o (d04fyj03yd0b0)                            8.74     1.00             19.72 &   187.50 r
  fifo1/data_mem_1395_ (net)                      1     0.85 
  fifo1/route125/a (d04bfn11wn0a5)                               0.00     8.74     1.00     0.00     0.11 &   187.61 r
  fifo1/route125/o (d04bfn11wn0a5)                                       12.02     1.00             21.30 &   208.91 r
  fifo1/n6323 (net)                               2     1.58 
  fifo1/data_mem_reg_15__27_/si (d04fyj03yd0c0)                  0.00    12.02     1.00     0.00     0.20 &   209.10 r
  data arrival time                                                                                           209.10

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 175.97     175.97
  clock reconvergence pessimism                                                                      0.00     175.97
  clock uncertainty                                                                                 50.00     225.97
  fifo1/data_mem_reg_15__27_/clk (d04fyj03yd0c0)                                                              225.97 r
  library hold time                                                                1.00             -9.29     216.68
  data required time                                                                                          216.68
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          216.68
  data arrival time                                                                                          -209.10
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -7.57


  Startpoint: fifo0/data_mem_reg_29__9_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_14__12_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.94     154.94
  fifo0/data_mem_reg_29__9_/clk (d04fyj03yd0b0)                         23.16                       0.00     154.94 r
  fifo0/data_mem_reg_29__9_/o (d04fyj03yd0b0)                           13.74     1.00             23.49 &   178.44 r
  fifo0/data_mem_29__9_ (net)                    2     2.05 
  fifo0/route168/a (d04bfn11wn0a5)                              0.00    13.77     1.00     0.00     0.47 &   178.90 r
  fifo0/route168/o (d04bfn11wn0a5)                                       6.83     1.00             19.07 &   197.98 r
  fifo0/n6660 (net)                              1     0.65 
  fifo0/data_mem_reg_14__12_/si (d04fyj03yd0c0)                 0.00     6.84     1.00     0.00     0.07 &   198.05 r
  data arrival time                                                                                          198.05

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                164.38     164.38
  clock reconvergence pessimism                                                                     0.00     164.38
  clock uncertainty                                                                                50.00     214.38
  fifo0/data_mem_reg_14__12_/clk (d04fyj03yd0c0)                                                             214.38 r
  library hold time                                                               1.00             -8.76     205.62
  data required time                                                                                         205.62
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         205.62
  data arrival time                                                                                         -198.05
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -7.57


  Startpoint: fifo0/data_mem_reg_8__11_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_11_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                152.98     152.98
  fifo0/data_mem_reg_8__11_/clk (d04fyj03yd0b0)                         25.41                       0.00     152.98 r
  fifo0/data_mem_reg_8__11_/o (d04fyj03yd0b0)                           10.42     1.00             21.06 &   174.04 r
  fifo0/data_mem_8__11_ (net)                    2     1.23 
  fifo0/U1610/d (d04can03nn0a5)                                 0.00    10.42     1.00     0.00     0.11 &   174.15 r
  fifo0/U1610/o1 (d04can03nn0a5)                                         8.32     1.00              8.08 &   182.23 f
  fifo0/n861 (net)                               1     0.95 
  fifo0/U1612/c (d04nan04yd0b7)                                -0.38     8.33     1.00    -0.05     0.15 &   182.38 f
  fifo0/U1612/o1 (d04nan04yd0b7)                                         7.47     1.00              7.67 &   190.05 r
  fifo0/n869 (net)                               1     1.19 
  fifo0/U1618/a (d04non02yn0b5)                                -0.33     7.50     1.00    -0.04     0.25 &   190.30 r
  fifo0/U1618/o1 (d04non02yn0b5)                                         4.70     1.00              5.02 &   195.31 f
  fifo0/n881 (net)                               1     0.76 
  fifo0/U1630/a (d04nan02yn0c0)                                 0.00     4.70     1.00     0.00     0.03 &   195.34 f
  fifo0/U1630/o1 (d04nan02yn0c0)                                        10.07     1.00              7.41 &   202.75 r
  fifo0/N89 (net)                                1     3.97 
  fifo0/data_rd_reg_11_/d (d04fyj03yd0c0)                      -2.82    11.32     1.00    -2.03     1.57 &   204.33 r
  data arrival time                                                                                          204.33

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.12     160.12
  clock reconvergence pessimism                                                                     0.00     160.12
  clock uncertainty                                                                                50.00     210.12
  fifo0/data_rd_reg_11_/clk (d04fyj03yd0c0)                                                                  210.12 r
  library hold time                                                               1.00              1.76     211.88
  data required time                                                                                         211.88
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         211.88
  data arrival time                                                                                         -204.33
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -7.56


  Startpoint: gen_ecc_in0_ecc_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_27__67_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               142.97     142.97
  gen_ecc_in0_ecc_reg_3_/clk (d04fyj03yd0b0)                           16.68                       0.00     142.97 r
  gen_ecc_in0_ecc_reg_3_/o (d04fyj03yd0b0)                             12.96     1.00             23.02 &   165.99 f
  ecc0[3] (net)                                 2     3.91 
  place575/a (d04bfn00nn0f0)                                  -1.23    13.51     1.00    -0.50     1.05 &   167.04 f
  place575/o (d04bfn00nn0f0)                                           12.96     1.00             15.35 &   182.40 f
  n576 (net)                                   33    34.24 
  fifo0/data_mem_reg_27__67_/d (d04fyj03yd0b0)                -0.48    46.44     1.00    -0.26    12.21 &   194.60 f
  data arrival time                                                                                         194.60

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               159.77     159.77
  clock reconvergence pessimism                                                                    0.00     159.77
  clock uncertainty                                                                               50.00     209.77
  fifo0/data_mem_reg_27__67_/clk (d04fyj03yd0b0)                                                            209.77 r
  library hold time                                                              1.00             -7.64     202.13
  data required time                                                                                        202.13
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        202.13
  data arrival time                                                                                        -194.60
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -7.52


  Startpoint: fifo1/data_mem_reg_29__39_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__39_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.30     161.30
  fifo1/data_mem_reg_29__39_/clk (d04fyj03yd0b0)                         23.18                       0.00     161.30 r
  fifo1/data_mem_reg_29__39_/o (d04fyj03yd0b0)                           12.09     1.00             22.10 &   183.39 r
  fifo1/data_mem_183_ (net)                       2     1.64 
  fifo1/cts681/a (d04bfn11wn0a5)                                 0.00    12.10     1.00     0.00     0.31 &   183.70 r
  fifo1/cts681/o (d04bfn11wn0a5)                                          6.40     1.00             18.10 &   201.80 r
  fifo1/n4306 (net)                               1     0.58 
  fifo1/data_mem_reg_13__39_/si (d04fyj03yd0c0)                  0.00     6.40     1.00     0.00     0.05 &   201.85 r
  data arrival time                                                                                           201.85

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 168.12     168.12
  clock reconvergence pessimism                                                                      0.00     168.12
  clock uncertainty                                                                                 50.00     218.12
  fifo1/data_mem_reg_13__39_/clk (d04fyj03yd0c0)                                                              218.12 r
  library hold time                                                                1.00             -8.77     209.35
  data required time                                                                                          209.35
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          209.35
  data arrival time                                                                                          -201.85
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -7.50


  Startpoint: fifo1/data_mem_reg_2__66_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__71_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.18     158.18
  fifo1/data_mem_reg_2__66_/clk (d04fyj03yd0b0)                         19.43                       0.00     158.18 r
  fifo1/data_mem_reg_2__66_/o (d04fyj03yd0b0)                            9.27     1.00             21.45 &   179.63 f
  fifo1/data_mem_2154_ (net)                     2     2.65 
  fifo1/cts806/a (d04bfn11wn0a5)                                0.00     9.34     1.00     0.00     0.59 &   180.23 f
  fifo1/cts806/o (d04bfn11wn0a5)                                         5.91     1.00             20.35 &   200.58 f
  fifo1/n4433 (net)                              1     0.72 
  fifo1/data_mem_reg_18__71_/si (d04fyj03yd0b0)                 0.00     5.91     1.00     0.00     0.10 &   200.67 f
  data arrival time                                                                                          200.67

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                169.90     169.90
  clock reconvergence pessimism                                                                     0.00     169.90
  clock uncertainty                                                                                50.00     219.90
  fifo1/data_mem_reg_18__71_/clk (d04fyj03yd0b0)                                                             219.90 r
  library hold time                                                               1.00            -11.85     208.04
  data required time                                                                                         208.04
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         208.04
  data arrival time                                                                                         -200.67
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -7.37


  Startpoint: fifo2/data_rd_reg_78_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_core0_dout_reg_40_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            157.22     157.22
  fifo2/data_rd_reg_78_/clk (d04fyj03yd0c0)                         22.79                       0.00     157.22 r
  fifo2/data_rd_reg_78_/o (d04fyj03yd0c0)                           13.26     1.00             21.17 &   178.39 f
  fifo2/data_rd[78] (net)                    3    10.73 
  alu_core0_dout_reg_40_/si (d04fyj03yd0g0)                -0.40    25.89     1.00    -0.23     3.86 &   182.25 f
  data arrival time                                                                                      182.25

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            154.00     154.00
  clock reconvergence pessimism                                                                 0.00     154.00
  clock uncertainty                                                                            50.00     204.00
  alu_core0_dout_reg_40_/clk (d04fyj03yd0g0)                                                             204.00 r
  library hold time                                                           1.00            -14.43     189.57
  data required time                                                                                     189.57
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     189.57
  data arrival time                                                                                     -182.25
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                        -7.32


  Startpoint: fifo2/data_mem_reg_2__15_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_1__7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.73     155.73
  fifo2/data_mem_reg_2__15_/clk (d04fyj03yd0b0)                         22.99                       0.00     155.73 r
  fifo2/data_mem_reg_2__15_/o (d04fyj03yd0b0)                           11.61     1.00             21.67 &   177.40 r
  fifo2/data_mem_3988_ (net)                     2     1.53 
  fifo2/cts339/a (d04bfn11wn0a5)                                0.00    11.62     1.00     0.00     0.29 &   177.69 r
  fifo2/cts339/o (d04bfn11wn0a5)                                         6.07     1.00             17.62 &   195.31 r
  fifo2/n8053 (net)                              1     0.52 
  fifo2/data_mem_reg_1__7_/si (d04fyj03yd0c0)                   0.00     6.07     1.00     0.00     0.04 &   195.35 r
  data arrival time                                                                                          195.35

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.38     161.38
  clock reconvergence pessimism                                                                     0.00     161.38
  clock uncertainty                                                                                50.00     211.38
  fifo2/data_mem_reg_1__7_/clk (d04fyj03yd0c0)                                                               211.38 r
  library hold time                                                               1.00             -8.71     202.67
  data required time                                                                                         202.67
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         202.67
  data arrival time                                                                                         -195.35
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -7.32


  Startpoint: check_ecc_in0_secded_in0_data_rxc_reg_56_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_in0_secded_in0_data_rxc_reg_58_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                149.94     149.94
  check_ecc_in0_secded_in0_data_rxc_reg_56_/clk (d04fyj03yd0b0)                         19.78                       0.00     149.94 r
  check_ecc_in0_secded_in0_data_rxc_reg_56_/o (d04fyj03yd0b0)                            7.04     1.00             17.64 &   167.58 r
  din_rxc0[56] (net)                                             1     0.56 
  post_route8/a (d04bfn00nn0d0)                                                 0.00     7.04     1.00     0.00     0.05 &   167.62 r
  post_route8/o (d04bfn00nn0d0)                                                         18.63     1.00             15.73 &   183.35 r
  n13109 (net)                                                   9    10.79 
  check_ecc_in0_secded_in0_data_rxc_reg_58_/si (d04fyj03yd0b0)                 -0.32    23.59     1.00    -0.03     2.97 &   186.32 r
  data arrival time                                                                                                          186.32

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                153.86     153.86
  clock reconvergence pessimism                                                                                     0.00     153.86
  clock uncertainty                                                                                                50.00     203.86
  check_ecc_in0_secded_in0_data_rxc_reg_58_/clk (d04fyj03yd0b0)                                                              203.86 r
  library hold time                                                                               1.00            -10.24     193.62
  data required time                                                                                                         193.62
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         193.62
  data arrival time                                                                                                         -186.32
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -7.30


  Startpoint: fifo2/data_mem_reg_8__75_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__68_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.60     154.60
  fifo2/data_mem_reg_8__75_/clk (d04fyj03yd0b0)                         22.88                       0.00     154.60 r
  fifo2/data_mem_reg_8__75_/o (d04fyj03yd0b0)                           12.69     1.00             22.63 &   177.23 r
  fifo2/data_mem_3226_ (net)                     2     1.81 
  fifo2/cts2003/a (d04bfn11wn0a5)                               0.00    12.71     1.00     0.00     0.40 &   177.63 r
  fifo2/cts2003/o (d04bfn11wn0a5)                                        6.70     1.00             18.58 &   196.20 r
  fifo2/n9761 (net)                              1     0.63 
  fifo2/data_mem_reg_8__68_/si (d04fyj03yd0b0)                  0.00     6.70     1.00     0.00     0.06 &   196.26 r
  data arrival time                                                                                          196.26

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.37     162.37
  clock reconvergence pessimism                                                                     0.00     162.37
  clock uncertainty                                                                                50.00     212.37
  fifo2/data_mem_reg_8__68_/clk (d04fyj03yd0b0)                                                              212.37 r
  library hold time                                                               1.00             -8.90     203.47
  data required time                                                                                         203.47
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         203.47
  data arrival time                                                                                         -196.26
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -7.20


  Startpoint: init_mask_alu0_seed5_reg_78_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_5__71_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   148.28     148.28
  init_mask_alu0_seed5_reg_78_/clk (d04fyj03ld0b0)                         17.95                       0.00     148.28 r
  init_mask_alu0_seed5_reg_78_/o (d04fyj03ld0b0)                           13.09     1.00             26.26 &   174.54 r
  init_mask_alu0_seed5[78] (net)                    1     1.22 
  cts1168/a (d04bfn11wn0a5)                                       -1.09    13.10     1.00    -0.17     0.10 &   174.64 r
  cts1168/o (d04bfn11wn0a5)                                                11.87     1.00             22.94 &   197.58 r
  n7036 (net)                                       2     1.55 
  init_mask_alu0_mask_reg_5__71_/d (d04fyj03ld0c0)                 0.00    11.88     1.00     0.00     0.28 &   197.86 r
  data arrival time                                                                                             197.86

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   151.72     151.72
  clock reconvergence pessimism                                                                        0.00     151.72
  clock uncertainty                                                                                   50.00     201.72
  init_mask_alu0_mask_reg_5__71_/clk (d04fyj03ld0c0)                                                            201.72 r
  library hold time                                                                  1.00              3.34     205.06
  data required time                                                                                            205.06
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            205.06
  data arrival time                                                                                            -197.86
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -7.20


  Startpoint: fifo2/data_mem_reg_7__86_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_9__87_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.45     153.45
  fifo2/data_mem_reg_7__86_/clk (d04fyj03yd0b0)                         20.87                       0.00     153.45 r
  fifo2/data_mem_reg_7__86_/o (d04fyj03yd0b0)                           12.72     1.00             21.98 &   175.43 r
  fifo2/data_mem_3374_ (net)                     2     1.71 
  fifo2/cts1357/a (d04bfn11wn0a5)                               0.00    12.72     1.00     0.00     0.13 &   175.56 r
  fifo2/cts1357/o (d04bfn11wn0a5)                                        6.54     1.00             18.46 &   194.01 r
  fifo2/n9103 (net)                              1     0.60 
  fifo2/data_mem_reg_9__87_/si (d04fyj03yd0b0)                  0.00     6.54     1.00     0.00     0.06 &   194.07 r
  data arrival time                                                                                          194.07

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.09     160.09
  clock reconvergence pessimism                                                                     0.00     160.09
  clock uncertainty                                                                                50.00     210.09
  fifo2/data_mem_reg_9__87_/clk (d04fyj03yd0b0)                                                              210.09 r
  library hold time                                                               1.00             -8.85     201.24
  data required time                                                                                         201.24
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         201.24
  data arrival time                                                                                         -194.07
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -7.17


  Startpoint: gen_ecc_in1_ecc_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__66_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               156.62     156.62
  gen_ecc_in1_ecc_reg_2_/clk (d04fyj03yd0c0)                           16.94                       0.00     156.62 r
  gen_ecc_in1_ecc_reg_2_/o (d04fyj03yd0c0)                             35.45     1.00             27.21 &   183.83 f
  ecc1[2] (net)                                34    31.61 
  fifo1/data_mem_reg_30__66_/d (d04fyj03yd0b0)                -0.83    62.72     1.00    -0.09    21.98 &   205.81 f
  data arrival time                                                                                         205.81

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               172.29     172.29
  clock reconvergence pessimism                                                                    0.00     172.29
  clock uncertainty                                                                               50.00     222.29
  fifo1/data_mem_reg_30__66_/clk (d04fyj03yd0b0)                                                            222.29 r
  library hold time                                                              1.00             -9.33     212.97
  data required time                                                                                        212.97
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.97
  data arrival time                                                                                        -205.81
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -7.16


  Startpoint: fifo1/data_mem_reg_20__60_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__60_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 166.28     166.28
  fifo1/data_mem_reg_20__60_/clk (d04fyj03yd0b0)                         22.06                       0.00     166.28 r
  fifo1/data_mem_reg_20__60_/o (d04fyj03yd0b0)                            8.90     1.00             19.38 &   185.66 r
  fifo1/data_mem_852_ (net)                       1     0.92 
  fifo1/cts794/a (d04bfn11wn0a5)                                -0.55     8.90     1.00    -0.08     0.09 &   185.75 r
  fifo1/cts794/o (d04bfn11wn0a5)                                          9.70     1.00             19.53 &   205.28 r
  fifo1/n4421 (net)                               2     1.17 
  fifo1/data_mem_reg_28__60_/si (d04fyj03yd0b0)                  0.00     9.70     1.00     0.00     0.15 &   205.42 r
  data arrival time                                                                                           205.42

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 171.67     171.67
  clock reconvergence pessimism                                                                      0.00     171.67
  clock uncertainty                                                                                 50.00     221.67
  fifo1/data_mem_reg_28__60_/clk (d04fyj03yd0b0)                                                              221.67 r
  library hold time                                                                1.00             -9.09     212.58
  data required time                                                                                          212.58
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          212.58
  data arrival time                                                                                          -205.42
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -7.16


  Startpoint: fifo2/data_mem_reg_20__64_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_1__64_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.47     153.47
  fifo2/data_mem_reg_20__64_/clk (d04fyj03yd0b0)                         24.11                       0.00     153.47 r
  fifo2/data_mem_reg_20__64_/o (d04fyj03yd0b0)                           11.69     1.00             21.97 &   175.44 r
  fifo2/data_mem_1571_ (net)                      2     1.56 
  fifo2/route1078/a (d04bfn11wn0a5)                              0.00    11.70     1.00     0.00     0.26 &   175.70 r
  fifo2/route1078/o (d04bfn11wn0a5)                                       7.57     1.00             18.92 &   194.61 r
  fifo2/n13665 (net)                              1     0.79 
  fifo2/data_mem_reg_1__64_/si (d04fyj03yd0b0)                   0.00     7.57     1.00     0.00     0.13 &   194.74 r
  data arrival time                                                                                           194.74

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.80     160.80
  clock reconvergence pessimism                                                                      0.00     160.80
  clock uncertainty                                                                                 50.00     210.80
  fifo2/data_mem_reg_1__64_/clk (d04fyj03yd0b0)                                                               210.80 r
  library hold time                                                                1.00             -8.96     201.83
  data required time                                                                                          201.83
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.83
  data arrival time                                                                                          -194.74
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -7.09


  Startpoint: fifo1/data_mem_reg_25__65_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__65_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 164.06     164.06
  fifo1/data_mem_reg_25__65_/clk (d04fyj03yd0b0)                         20.60                       0.00     164.06 r
  fifo1/data_mem_reg_25__65_/o (d04fyj03yd0b0)                           13.20     1.00             22.64 &   186.70 r
  fifo1/data_mem_497_ (net)                       2     1.92 
  fifo1/cts2153/a (d04bfn11wn0a5)                               -1.22    13.22     1.00    -0.63    -0.26 &   186.45 r
  fifo1/cts2153/o (d04bfn11wn0a5)                                         6.67     1.00             18.74 &   205.19 r
  fifo1/n5816 (net)                               1     0.62 
  fifo1/data_mem_reg_18__65_/si (d04fyj03yd0b0)                  0.00     6.67     1.00     0.00     0.06 &   205.25 r
  data arrival time                                                                                           205.25

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 171.14     171.14
  clock reconvergence pessimism                                                                      0.00     171.14
  clock uncertainty                                                                                 50.00     221.14
  fifo1/data_mem_reg_18__65_/clk (d04fyj03yd0b0)                                                              221.14 r
  library hold time                                                                1.00             -8.84     212.30
  data required time                                                                                          212.30
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          212.30
  data arrival time                                                                                          -205.25
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -7.05


  Startpoint: fifo2/data_mem_reg_20__65_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__64_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.15     153.15
  fifo2/data_mem_reg_20__65_/clk (d04fyj03yd0b0)                         24.00                       0.00     153.15 r
  fifo2/data_mem_reg_20__65_/o (d04fyj03yd0b0)                           10.21     1.00             20.79 &   173.94 r
  fifo2/data_mem_1572_ (net)                      1     1.24 
  fifo2/cts4303/a (d04bfn11wn0a5)                               -0.11    10.23     1.00    -0.01     0.35 &   174.29 r
  fifo2/cts4303/o (d04bfn11wn0a5)                                         9.84     1.00             20.12 &   194.41 r
  fifo2/n12127 (net)                              2     1.18 
  fifo2/data_mem_reg_27__64_/si (d04fyj03yd0b0)                 -0.17     9.84     1.00    -0.02     0.10 &   194.51 r
  data arrival time                                                                                           194.51

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.65     160.65
  clock reconvergence pessimism                                                                      0.00     160.65
  clock uncertainty                                                                                 50.00     210.65
  fifo2/data_mem_reg_27__64_/clk (d04fyj03yd0b0)                                                              210.65 r
  library hold time                                                                1.00             -9.14     201.51
  data required time                                                                                          201.51
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.51
  data arrival time                                                                                          -194.51
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -7.00


  Startpoint: fifo0/data_mem_reg_28__52_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_52_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.09     153.09
  fifo0/data_mem_reg_28__52_/clk (d04fyj03yd0b0)                         24.23                       0.00     153.09 r
  fifo0/data_mem_reg_28__52_/o (d04fyj03yd0b0)                           12.49     1.00             22.59 &   175.68 r
  fifo0/data_mem_28__52_ (net)                    2     1.73 
  fifo0/U1311/d (d04can03nn0a5)                                  0.00    12.51     1.00     0.00     0.29 &   175.97 r
  fifo0/U1311/o1 (d04can03nn0a5)                                          9.44     1.00              8.99 &   184.96 f
  fifo0/n583 (net)                                1     1.12 
  fifo0/U1320/a (d04nan04nd0b7)                                 -1.15     9.45     1.00    -1.00    -0.80 &   184.16 f
  fifo0/U1320/o1 (d04nan04nd0b7)                                          7.13     1.00              9.25 &   193.41 r
  fifo0/n584 (net)                                1     1.25 
  fifo0/U1321/b (d04non02yn0b3)                                  0.00     7.16     1.00     0.00     0.31 &   193.72 r
  fifo0/U1321/o1 (d04non02yn0b3)                                          8.06     1.00              8.83 &   202.55 f
  fifo0/n586 (net)                                1     2.17 
  fifo0/U1322/b (d04nan02yn0d0)                                  0.00     8.21     1.00     0.00     0.79 &   203.34 f
  fifo0/U1322/o1 (d04nan02yn0d0)                                          9.49     1.00              7.51 &   210.85 r
  fifo0/N48 (net)                                 1     5.42 
  fifo0/data_rd_reg_52_/d (d04fyj03yd0g0)                       -1.41    14.94     1.00    -0.36     7.56 &   218.41 r
  data arrival time                                                                                           218.41

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 172.92     172.92
  clock reconvergence pessimism                                                                      0.00     172.92
  clock uncertainty                                                                                 50.00     222.92
  fifo0/data_rd_reg_52_/clk (d04fyj03yd0g0)                                                                   222.92 r
  library hold time                                                                1.00              2.48     225.40
  data required time                                                                                          225.40
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          225.40
  data arrival time                                                                                          -218.41
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -7.00


  Startpoint: init_mask_alu0_seed5_reg_85_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_5__78_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   148.36     148.36
  init_mask_alu0_seed5_reg_85_/clk (d04fyj03ld0b0)                         20.75                       0.00     148.36 r
  init_mask_alu0_seed5_reg_85_/o (d04fyj03ld0b0)                           13.53     1.00             27.24 &   175.60 r
  init_mask_alu0_seed5[85] (net)                    1     1.29 
  cts3027/a (d04bfn11wn0a5)                                       -0.22    13.55     1.00    -0.03     0.29 &   175.89 r
  cts3027/o (d04bfn11wn0a5)                                                12.53     1.00             23.61 &   199.50 r
  n8895 (net)                                       2     1.67 
  init_mask_alu0_mask_reg_5__78_/d (d04fyj03ld0c0)                -1.86    12.55     1.00    -0.64    -0.30 &   199.20 r
  data arrival time                                                                                             199.20

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   152.79     152.79
  clock reconvergence pessimism                                                                        0.00     152.79
  clock uncertainty                                                                                   50.00     202.79
  init_mask_alu0_mask_reg_5__78_/clk (d04fyj03ld0c0)                                                            202.79 r
  library hold time                                                                  1.00              3.40     206.19
  data required time                                                                                            206.19
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            206.19
  data arrival time                                                                                            -199.20
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -6.99


  Startpoint: fifo2/data_rd_reg_57_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_core0_dout_reg_43_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            159.53     159.53
  fifo2/data_rd_reg_57_/clk (d04fyj03yd0g0)                         20.62                       0.00     159.53 r
  fifo2/data_rd_reg_57_/o (d04fyj03yd0g0)                           11.93     1.00             23.84 &   183.37 f
  fifo2/data_rd[57] (net)                    4    12.32 
  alu_core0_dout_reg_43_/si (d04fyj03yd0c0)                -2.01    17.18     1.00    -0.68     3.18 &   186.55 f
  data arrival time                                                                                      186.55

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            157.18     157.18
  clock reconvergence pessimism                                                                 0.00     157.18
  clock uncertainty                                                                            50.00     207.18
  alu_core0_dout_reg_43_/clk (d04fyj03yd0c0)                                                             207.18 r
  library hold time                                                           1.00            -13.67     193.51
  data required time                                                                                     193.51
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     193.51
  data arrival time                                                                                     -186.55
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                        -6.97


  Startpoint: fifo0/data_mem_reg_18__51_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_51_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.30     149.30
  fifo0/data_mem_reg_18__51_/clk (d04fyj03yd0b0)                         23.70                       0.00     149.30 r
  fifo0/data_mem_reg_18__51_/o (d04fyj03yd0b0)                           13.10     1.00             23.02 &   172.32 r
  fifo0/data_mem_18__51_ (net)                    2     1.88 
  fifo0/U1359/d (d04can03nn0a5)                                 -1.01    13.11     1.00    -0.12     0.22 &   172.54 r
  fifo0/U1359/o1 (d04can03nn0a5)                                          9.18     1.00              8.57 &   181.11 f
  fifo0/n651 (net)                                1     1.01 
  fifo0/place290/b (d04nan03yn0d0)                               0.00     9.19     1.00     0.00     0.21 &   181.31 f
  fifo0/place290/o1 (d04nan03yn0d0)                                       5.48     1.00              7.37 &   188.68 r
  fifo0/n659 (net)                                1     1.48 
  fifo0/U1367/a (d04non02yn0e0)                                  0.00     5.51     1.00     0.00     0.29 &   188.97 r
  fifo0/U1367/o1 (d04non02yn0e0)                                          3.46     1.00              3.99 &   192.97 f
  fifo0/n660 (net)                                1     3.05 
  fifo0/U1368/b (d04nan02yn0f0)                                 -0.05     4.14     1.00    -0.01     1.12 &   194.09 f
  fifo0/U1368/o1 (d04nan02yn0f0)                                          6.17     1.00              5.21 &   199.30 r
  fifo0/N49 (net)                                 1    10.13 
  fifo0/data_rd_reg_51_/d (d04fyj03yd0c0)                       -2.09    34.19     1.00    -0.22    21.81 &   221.12 r
  data arrival time                                                                                           221.12

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 176.46     176.46
  clock reconvergence pessimism                                                                      0.00     176.46
  clock uncertainty                                                                                 50.00     226.46
  fifo0/data_rd_reg_51_/clk (d04fyj03yd0c0)                                                                   226.46 r
  library hold time                                                                1.00              1.61     228.07
  data required time                                                                                          228.07
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          228.07
  data arrival time                                                                                          -221.12
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.95


  Startpoint: fifo1/data_mem_reg_12__40_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__40_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.84     161.84
  fifo1/data_mem_reg_12__40_/clk (d04fyj03yd0b0)                         23.96                       0.00     161.84 r
  fifo1/data_mem_reg_12__40_/o (d04fyj03yd0b0)                           12.04     1.00             22.22 &   184.06 r
  fifo1/data_mem_1408_ (net)                      2     1.63 
  fifo1/cts942/a (d04bfn11wn0a5)                                -0.68    12.05     1.00    -0.09     0.16 &   184.22 r
  fifo1/cts942/o (d04bfn11wn0a5)                                          6.52     1.00             18.19 &   202.41 r
  fifo1/n4571 (net)                               1     0.60 
  fifo1/data_mem_reg_13__40_/si (d04fyj03yd0b0)                  0.00     6.52     1.00     0.00     0.05 &   202.47 r
  data arrival time                                                                                           202.47

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 168.27     168.27
  clock reconvergence pessimism                                                                      0.00     168.27
  clock uncertainty                                                                                 50.00     218.27
  fifo1/data_mem_reg_13__40_/clk (d04fyj03yd0b0)                                                              218.27 r
  library hold time                                                                1.00             -8.85     209.42
  data required time                                                                                          209.42
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          209.42
  data arrival time                                                                                          -202.47
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.95


  Startpoint: fifo2/data_mem_reg_23__4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                156.28     156.28
  fifo2/data_mem_reg_23__4_/clk (d04fyj03yd0b0)                         22.22                       0.00     156.28 r
  fifo2/data_mem_reg_23__4_/o (d04fyj03yd0b0)                           12.93     1.00             22.73 &   179.01 r
  fifo2/data_mem_1100_ (net)                     2     1.87 
  fifo2/cts3005/a (d04bfn11wn0a5)                               0.00    12.94     1.00     0.00     0.32 &   179.33 r
  fifo2/cts3005/o (d04bfn11wn0a5)                                        6.46     1.00             18.46 &   197.79 r
  fifo2/n10787 (net)                             1     0.59 
  fifo2/data_mem_reg_16__7_/si (d04fyj03yd0b0)                  0.00     6.46     1.00     0.00     0.05 &   197.84 r
  data arrival time                                                                                          197.84

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                163.59     163.59
  clock reconvergence pessimism                                                                     0.00     163.59
  clock uncertainty                                                                                50.00     213.59
  fifo2/data_mem_reg_16__7_/clk (d04fyj03yd0b0)                                                              213.59 r
  library hold time                                                               1.00             -8.83     204.76
  data required time                                                                                         204.76
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         204.76
  data arrival time                                                                                         -197.84
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -6.92


  Startpoint: init_mask_alu0_seed7_reg_13_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_7__9_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   148.46     148.46
  init_mask_alu0_seed7_reg_13_/clk (d04fyj03wd0b0)                         20.70                       0.00     148.46 r
  init_mask_alu0_seed7_reg_13_/o (d04fyj03wd0b0)                           18.88     1.00             33.18 &   181.64 r
  init_mask_alu0_seed7_13 (net)                     2     1.85 
  cts312/a (d04bfn11wn0a5)                                         0.00    18.90     1.00     0.00     0.34 &   181.98 r
  cts312/o (d04bfn11wn0a5)                                                  6.61     1.00             19.94 &   201.92 r
  n6179 (net)                                       1     0.58 
  init_mask_alu0_mask_reg_7__9_/d (d04fyj03ld0c0)                  0.00     6.61     1.00     0.00     0.06 &   201.98 r
  data arrival time                                                                                             201.98

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   154.98     154.98
  clock reconvergence pessimism                                                                        0.00     154.98
  clock uncertainty                                                                                   50.00     204.98
  init_mask_alu0_mask_reg_7__9_/clk (d04fyj03ld0c0)                                                             204.98 r
  library hold time                                                                  1.00              3.91     208.89
  data required time                                                                                            208.89
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            208.89
  data arrival time                                                                                            -201.98
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -6.91


  Startpoint: init_mask_in0_seed5_reg_24_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_5__19_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   154.06     154.06
  init_mask_in0_seed5_reg_24_/clk (d04fyj03yd0b0)                          21.35                       0.00     154.06 r
  init_mask_in0_seed5_reg_24_/o (d04fyj03yd0b0)                             8.17     1.00             18.60 &   172.66 r
  init_mask_in0_seed5_24 (net)                      1     0.74 
  route408/a (d04bfn11wn0a5)                                       0.00     8.18     1.00     0.00     0.06 &   172.72 r
  route408/o (d04bfn11wn0a5)                                               11.73     1.00             20.20 &   192.92 r
  n10282 (net)                                      2     1.38 
  init_mask_in0_mask_reg_5__19_/si (d04fyj03yd0b0)                 0.00    11.73     1.00     0.00     0.17 &   193.10 r
  data arrival time                                                                                             193.10

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   159.29     159.29
  clock reconvergence pessimism                                                                        0.00     159.29
  clock uncertainty                                                                                   50.00     209.29
  init_mask_in0_mask_reg_5__19_/clk (d04fyj03yd0b0)                                                             209.29 r
  library hold time                                                                  1.00             -9.28     200.01
  data required time                                                                                            200.01
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            200.01
  data arrival time                                                                                            -193.10
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -6.91


  Startpoint: fifo1/data_mem_reg_14__18_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__15_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.40     159.40
  fifo1/data_mem_reg_14__18_/clk (d04fyj03yd0b0)                         20.43                       0.00     159.40 r
  fifo1/data_mem_reg_14__18_/o (d04fyj03yd0b0)                           10.21     1.00             20.25 &   179.64 r
  fifo1/data_mem_1242_ (net)                      1     1.25 
  fifo1/cts1642/a (d04bfn11wn0a5)                                0.00    10.23     1.00     0.00     0.32 &   179.97 r
  fifo1/cts1642/o (d04bfn11wn0a5)                                        12.91     1.00             22.53 &   202.50 r
  fifo1/n5291 (net)                               2     1.75 
  fifo1/data_mem_reg_29__15_/si (d04fyj03yd0b0)                  0.00    12.93     1.00     0.00     0.37 &   202.88 r
  data arrival time                                                                                           202.88

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 169.13     169.13
  clock reconvergence pessimism                                                                      0.00     169.13
  clock uncertainty                                                                                 50.00     219.13
  fifo1/data_mem_reg_29__15_/clk (d04fyj03yd0b0)                                                              219.13 r
  library hold time                                                                1.00             -9.35     209.78
  data required time                                                                                          209.78
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          209.78
  data arrival time                                                                                          -202.88
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.90


  Startpoint: fifo2/data_mem_reg_30__94_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_94_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.96     149.96
  fifo2/data_mem_reg_30__94_/clk (d04fyj03yd0b0)                         24.83                       0.00     149.96 r
  fifo2/data_mem_reg_30__94_/o (d04fyj03yd0b0)                           13.16     1.00             23.23 &   173.19 r
  fifo2/data_mem_231_ (net)                       2     1.89 
  fifo2/U4264/d (d04can03yn0c0)                                  0.00    13.18     1.00     0.00     0.36 &   173.56 r
  fifo2/U4264/o1 (d04can03yn0c0)                                          5.10     1.00              4.63 &   178.19 f
  fifo2/n3097 (net)                               1     0.95 
  fifo2/post_place310/a (d04nan03yn0d0)                         -0.04     5.11     1.00    -0.03     0.09 &   178.28 f
  fifo2/post_place310/o1 (d04nan03yn0d0)                                  5.10     1.00              5.81 &   184.09 r
  fifo2/n3100 (net)                               1     1.66 
  fifo2/U4267/b (d04non02yn0d5)                                 -0.06     5.15     1.00    -0.01     0.35 &   184.43 r
  fifo2/U4267/o1 (d04non02yn0d5)                                          7.58     1.00              5.56 &   189.99 f
  fifo2/n3129 (net)                               1     5.54 
  fifo2/U159/b (d04nan02yn0d5)                                  -1.28    12.55     1.00    -0.64     5.26 &   195.25 f
  fifo2/U159/o1 (d04nan02yn0d5)                                           7.03     1.00              8.45 &   203.71 r
  fifo2/N71 (net)                                 1     5.01 
  fifo2/data_rd_reg_94_/d (d04fyj03yd0c0)                       -0.95    10.22     1.00    -0.45     4.68 &   208.39 r
  data arrival time                                                                                           208.39

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.55     163.55
  clock reconvergence pessimism                                                                      0.00     163.55
  clock uncertainty                                                                                 50.00     213.55
  fifo2/data_rd_reg_94_/clk (d04fyj03yd0c0)                                                                   213.55 r
  library hold time                                                                1.00              1.74     215.28
  data required time                                                                                          215.28
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          215.28
  data arrival time                                                                                          -208.39
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.89


  Startpoint: init_mask_alu0_seed7_reg_188_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__66_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    152.25     152.25
  init_mask_alu0_seed7_reg_188_/clk (d04fyj03yd0b0)                         24.56                       0.00     152.25 r
  init_mask_alu0_seed7_reg_188_/o (d04fyj03yd0b0)                            9.93     1.00             20.63 &   172.88 r
  n2331 (net)                                        1     1.16 
  cts257/a (d04bfn11wn0a5)                                          0.00     9.94     1.00     0.00     0.29 &   173.17 r
  cts257/o (d04bfn11wn0a5)                                                   6.33     1.00             17.27 &   190.44 r
  n6123 (net)                                        1     0.58 
  fifo2/data_mem_reg_23__66_/si (d04fyj03yd0b0)                     0.00     6.33     1.00     0.00     0.06 &   190.50 r
  data arrival time                                                                                              190.50

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    156.22     156.22
  clock reconvergence pessimism                                                                         0.00     156.22
  clock uncertainty                                                                                    50.00     206.22
  fifo2/data_mem_reg_23__66_/clk (d04fyj03yd0b0)                                                                 206.22 r
  library hold time                                                                   1.00             -8.85     197.37
  data required time                                                                                             197.37
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             197.37
  data arrival time                                                                                             -190.50
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -6.87


  Startpoint: init_mask_alu0_seed7_reg_9_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_7__5_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  148.37     148.37
  init_mask_alu0_seed7_reg_9_/clk (d04fyj03wd0b0)                         20.69                       0.00     148.37 r
  init_mask_alu0_seed7_reg_9_/o (d04fyj03wd0b0)                           11.48     1.00             27.38 &   175.75 r
  init_mask_alu0_seed7_9 (net)                     1     0.79 
  route890/a (d04bfn11wn0a5)                                      0.00    11.48     1.00     0.00     0.07 &   175.82 r
  route890/o (d04bfn11wn0a5)                                              11.88     1.00             22.35 &   198.17 r
  n10764 (net)                                     2     1.56 
  init_mask_alu0_mask_reg_7__5_/d (d04fyj03yd0c0)                 0.00    11.89     1.00     0.00     0.30 &   198.47 r
  data arrival time                                                                                            198.47

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  153.59     153.59
  clock reconvergence pessimism                                                                       0.00     153.59
  clock uncertainty                                                                                  50.00     203.59
  init_mask_alu0_mask_reg_7__5_/clk (d04fyj03yd0c0)                                                            203.59 r
  library hold time                                                                 1.00              1.74     205.34
  data required time                                                                                           205.34
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           205.34
  data arrival time                                                                                           -198.47
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -6.87


  Startpoint: init_mask_alu0_seed3_reg_89_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_81_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   153.61     153.61
  init_mask_alu0_seed3_reg_89_/clk (d04fyj03yd0c0)                         19.63                       0.00     153.61 r
  init_mask_alu0_seed3_reg_89_/o (d04fyj03yd0c0)                            6.75     1.00             18.84 &   172.45 r
  init_mask_alu0_seed3[89] (net)                    1     0.99 
  cts2416/a (d04bfn11wn0a5)                                        0.00     6.77     1.00     0.00     0.26 &   172.71 r
  cts2416/o (d04bfn11wn0a5)                                                13.63     1.00             21.09 &   193.80 r
  n8284 (net)                                       2     1.72 
  init_mask_alu0_seed3_reg_81_/si (d04fyj03yd0c0)                 -0.85    13.64     1.00    -0.10     0.19 &   193.99 r
  data arrival time                                                                                             193.99

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   160.33     160.33
  clock reconvergence pessimism                                                                        0.00     160.33
  clock uncertainty                                                                                   50.00     210.33
  init_mask_alu0_seed3_reg_81_/clk (d04fyj03yd0c0)                                                              210.33 r
  library hold time                                                                  1.00             -9.49     200.84
  data required time                                                                                            200.84
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            200.84
  data arrival time                                                                                            -193.99
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -6.85


  Startpoint: init_mask_in0_mask_reg_1__39_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_1__41_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    151.78     151.78
  init_mask_in0_mask_reg_1__39_/clk (d04fyj03nd0b0)                         19.24                       0.00     151.78 r
  init_mask_in0_mask_reg_1__39_/o (d04fyj03nd0b0)                           25.71     1.00             30.32 &   182.11 f
  mask_in[359] (net)                                 5     9.32 
  init_mask_in0_mask_reg_1__41_/si (d04fyj03nd0b0)                 -0.43    26.47     1.00    -0.05     0.45 &   182.56 f
  data arrival time                                                                                              182.56

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    157.72     157.72
  clock reconvergence pessimism                                                                         0.00     157.72
  clock uncertainty                                                                                    50.00     207.72
  init_mask_in0_mask_reg_1__41_/clk (d04fyj03nd0b0)                                                              207.72 r
  library hold time                                                                   1.00            -18.35     189.37
  data required time                                                                                             189.37
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             189.37
  data arrival time                                                                                             -182.56
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -6.81


  Startpoint: fifo1/data_mem_reg_17__23_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__22_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.40     157.40
  fifo1/data_mem_reg_17__23_/clk (d04fyj03yd0b0)                         24.06                       0.00     157.40 r
  fifo1/data_mem_reg_17__23_/o (d04fyj03yd0b0)                           10.36     1.00             20.91 &   178.31 r
  fifo1/data_mem_1031_ (net)                      1     1.26 
  fifo1/cts76/a (d04bfn00yn0b0)                                 -0.19    10.38     1.00    -0.02     0.28 &   178.59 r
  fifo1/cts76/o (d04bfn00yn0b0)                                           5.67     1.00              8.85 &   187.44 r
  fifo1/n3693 (net)                               1     0.79 
  fifo1/cts1431/a (d04bfn11wn0a5)                                0.00     5.67     1.00     0.00     0.10 &   187.54 r
  fifo1/cts1431/o (d04bfn11wn0a5)                                         6.83     1.00             15.84 &   203.37 r
  fifo1/n5075 (net)                               1     0.62 
  fifo1/cts77/a (d04bfn00ld0b3)                                 -0.32     6.83     1.00    -0.04     0.03 &   203.40 r
  fifo1/cts77/o (d04bfn00ld0b3)                                           7.29     1.00             12.30 &   215.70 r
  fifo1/n5076 (net)                               2     1.48 
  fifo1/data_mem_reg_20__22_/si (d04fyj03yd0b0)                 -1.00     7.30     1.00    -0.62    -0.40 &   215.30 r
  data arrival time                                                                                           215.30

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 180.95     180.95
  clock reconvergence pessimism                                                                      0.00     180.95
  clock uncertainty                                                                                 50.00     230.95
  fifo1/data_mem_reg_20__22_/clk (d04fyj03yd0b0)                                                              230.95 r
  library hold time                                                                1.00             -8.85     222.10
  data required time                                                                                          222.10
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          222.10
  data arrival time                                                                                          -215.30
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.80


  Startpoint: fifo0/data_mem_reg_24__67_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_67_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 148.69     148.69
  fifo0/data_mem_reg_24__67_/clk (d04fyj03yd0b0)                         19.91                       0.00     148.69 r
  fifo0/data_mem_reg_24__67_/o (d04fyj03yd0b0)                           12.26     1.00             21.74 &   170.44 r
  fifo0/data_mem_24__67_ (net)                    2     1.70 
  fifo0/U1131/d (d04can03nn0a5)                                  0.00    12.27     1.00     0.00     0.28 &   170.72 r
  fifo0/U1131/o1 (d04can03nn0a5)                                          7.68     1.00              7.51 &   178.23 f
  fifo0/n433 (net)                                1     0.78 
  fifo0/U1134/b (d04nan04nd0b7)                                  0.00     7.68     1.00     0.00     0.15 &   178.38 f
  fifo0/U1134/o1 (d04nan04nd0b7)                                          6.99     1.00              9.27 &   187.65 r
  fifo0/n4401 (net)                               1     1.08 
  fifo0/U1140/a (d04non02yd0c5)                                 -0.12     7.00     1.00    -0.01     0.14 &   187.80 r
  fifo0/U1140/o1 (d04non02yd0c5)                                          4.70     1.00              5.32 &   193.12 f
  fifo0/n452 (net)                                1     2.38 
  fifo0/U1152/a (d04nan02yd0c3)                                 -0.37     5.23     1.00    -0.06     1.08 &   194.20 f
  fifo0/U1152/o1 (d04nan02yd0c3)                                         14.37     1.00              8.06 &   202.25 r
  fifo0/N335 (net)                                1     6.65 
  fifo0/data_rd_reg_67_/d (d04fyj03yd0c0)                       -0.35    22.76     1.00    -0.04    11.90 &   214.16 r
  data arrival time                                                                                           214.16

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 169.33     169.33
  clock reconvergence pessimism                                                                      0.00     169.33
  clock uncertainty                                                                                 50.00     219.33
  fifo0/data_rd_reg_67_/clk (d04fyj03yd0c0)                                                                   219.33 r
  library hold time                                                                1.00              1.62     220.94
  data required time                                                                                          220.94
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          220.94
  data arrival time                                                                                          -214.16
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.79


  Startpoint: fifo2/data_mem_reg_3__8_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__10_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.82     164.82
  fifo2/data_mem_reg_3__8_/clk (d04fyj03yd0b0)                         25.47                       0.00     164.82 r
  fifo2/data_mem_reg_3__8_/o (d04fyj03yd0b0)                           13.76     1.00             23.78 &   188.60 r
  fifo2/data_mem_3844_ (net)                    2     2.02 
  fifo2/cts1317/a (d04bfn11wn0a5)                              0.00    13.78     1.00     0.00     0.42 &   189.01 r
  fifo2/cts1317/o (d04bfn11wn0a5)                                       6.66     1.00             18.94 &   207.95 r
  fifo2/n9061 (net)                             1     0.62 
  fifo2/data_mem_reg_3__10_/si (d04fyj03yd0b0)                 0.00     6.66     1.00     0.00     0.06 &   208.01 r
  data arrival time                                                                                         208.01

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               173.55     173.55
  clock reconvergence pessimism                                                                    0.00     173.55
  clock uncertainty                                                                               50.00     223.55
  fifo2/data_mem_reg_3__10_/clk (d04fyj03yd0b0)                                                             223.55 r
  library hold time                                                              1.00             -8.80     214.75
  data required time                                                                                        214.75
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        214.75
  data arrival time                                                                                        -208.01
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -6.74


  Startpoint: fifo2/data_mem_reg_2__67_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_1__74_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                152.21     152.21
  fifo2/data_mem_reg_2__67_/clk (d04fyj03yd0b0)                         23.89                       0.00     152.21 r
  fifo2/data_mem_reg_2__67_/o (d04fyj03yd0b0)                            8.69     1.00             19.46 &   171.67 r
  fifo2/data_mem_4040_ (net)                     1     0.86 
  fifo2/route1243/a (d04bfn11wn0a5)                             0.00     8.69     1.00     0.00     0.15 &   171.81 r
  fifo2/route1243/o (d04bfn11wn0a5)                                     16.44     1.00             24.02 &   195.84 r
  fifo2/n13836 (net)                             2     2.24 
  fifo2/data_mem_reg_1__74_/si (d04fyj03yd0b0)                  0.00    16.46     1.00     0.00     0.41 &   196.24 r
  data arrival time                                                                                          196.24

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.67     162.67
  clock reconvergence pessimism                                                                     0.00     162.67
  clock uncertainty                                                                                50.00     212.67
  fifo2/data_mem_reg_1__74_/clk (d04fyj03yd0b0)                                                              212.67 r
  library hold time                                                               1.00             -9.71     202.97
  data required time                                                                                         202.97
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         202.97
  data arrival time                                                                                         -196.24
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -6.73


  Startpoint: init_mask_alu0_mask_reg_0__7_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_0__0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    153.81     153.81
  init_mask_alu0_mask_reg_0__7_/clk (d04fyj03ld0b0)                         19.23                       0.00     153.81 r
  init_mask_alu0_mask_reg_0__7_/o (d04fyj03ld0b0)                           21.39     1.00             34.31 &   188.13 f
  mask_alu[903] (net)                                3     6.08 
  init_mask_alu0_mask_reg_0__0_/si (d04fyj03yd0b0)                 -0.62    21.85     1.00    -0.41     0.24 &   188.37 f
  data arrival time                                                                                              188.37

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    159.56     159.56
  clock reconvergence pessimism                                                                         0.00     159.56
  clock uncertainty                                                                                    50.00     209.56
  init_mask_alu0_mask_reg_0__0_/clk (d04fyj03yd0b0)                                                              209.56 r
  library hold time                                                                   1.00            -14.47     195.09
  data required time                                                                                             195.09
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             195.09
  data arrival time                                                                                             -188.37
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -6.73


  Startpoint: gen_ecc_in1_ecc_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__66_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               156.62     156.62
  gen_ecc_in1_ecc_reg_2_/clk (d04fyj03yd0c0)                           16.94                       0.00     156.62 r
  gen_ecc_in1_ecc_reg_2_/o (d04fyj03yd0c0)                             35.45     1.00             27.21 &   183.83 f
  ecc1[2] (net)                                34    31.61 
  fifo1/data_mem_reg_28__66_/d (d04fyj03yd0b0)                -0.83    62.72     1.00    -0.09    21.98 &   205.81 f
  data arrival time                                                                                         205.81

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.85     171.85
  clock reconvergence pessimism                                                                    0.00     171.85
  clock uncertainty                                                                               50.00     221.85
  fifo1/data_mem_reg_28__66_/clk (d04fyj03yd0b0)                                                            221.85 r
  library hold time                                                              1.00             -9.32     212.53
  data required time                                                                                        212.53
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.53
  data arrival time                                                                                        -205.81
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -6.72


  Startpoint: fifo0/data_mem_reg_2__62_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_2__63_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.63     153.63
  fifo0/data_mem_reg_2__62_/clk (d04fyj03yd0b0)                         24.32                       0.00     153.63 r
  fifo0/data_mem_reg_2__62_/o (d04fyj03yd0b0)                           11.81     1.00             21.97 &   175.60 r
  fifo0/data_mem_2__62_ (net)                    2     1.54 
  fifo0/cts1398/a (d04bfn11wn0a5)                               0.00    11.82     1.00     0.00     0.21 &   175.81 r
  fifo0/cts1398/o (d04bfn11wn0a5)                                        6.74     1.00             18.30 &   194.12 r
  fifo0/n5358 (net)                              1     0.65 
  fifo0/data_mem_reg_2__63_/si (d04fyj03yd0b0)                  0.00     6.75     1.00     0.00     0.14 &   194.26 r
  data arrival time                                                                                          194.26

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.80     159.80
  clock reconvergence pessimism                                                                     0.00     159.80
  clock uncertainty                                                                                50.00     209.80
  fifo0/data_mem_reg_2__63_/clk (d04fyj03yd0b0)                                                              209.80 r
  library hold time                                                               1.00             -8.85     200.95
  data required time                                                                                         200.95
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         200.95
  data arrival time                                                                                         -194.26
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -6.69


  Startpoint: fifo0/data_mem_reg_28__54_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_54_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.19     149.19
  fifo0/data_mem_reg_28__54_/clk (d04fyj03yd0b0)                         22.19                       0.00     149.19 r
  fifo0/data_mem_reg_28__54_/o (d04fyj03yd0b0)                           13.77     1.00             23.38 &   172.57 r
  fifo0/data_mem_28__54_ (net)                    2     2.06 
  fifo0/U2206/d (d04can03nn0a5)                                  0.00    13.80     1.00     0.00     0.45 &   173.02 r
  fifo0/U2206/o1 (d04can03nn0a5)                                          9.55     1.00              9.00 &   182.02 f
  fifo0/n1437 (net)                               1     1.10 
  fifo0/U2210/a (d04nan04yd0b7)                                 -1.86     9.55     1.00    -1.47    -1.29 &   180.73 f
  fifo0/U2210/o1 (d04nan04yd0b7)                                          6.02     1.00              7.36 &   188.09 r
  fifo0/n1438 (net)                               1     1.01 
  fifo0/U2211/b (d04non02yn0b5)                                 -0.09     6.02     1.00    -0.01     0.12 &   188.21 r
  fifo0/U2211/o1 (d04non02yn0b5)                                          7.11     1.00              7.60 &   195.82 f
  fifo0/n1440 (net)                               1     1.65 
  fifo0/place9/b (d04nan02nn0b6)                                -0.38     7.20     1.00    -0.05     0.49 &   196.31 f
  fifo0/place9/o1 (d04nan02nn0b6)                                        23.51     1.00             14.35 &   210.66 r
  fifo0/n1966 (net)                               1     6.79 
  fifo0/data_rd_reg_54_/d (d04fyj03yd0c0)                       -6.33    30.61     1.00    -3.69     9.80 &   220.46 r
  data arrival time                                                                                           220.46

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 175.54     175.54
  clock reconvergence pessimism                                                                      0.00     175.54
  clock uncertainty                                                                                 50.00     225.54
  fifo0/data_rd_reg_54_/clk (d04fyj03yd0c0)                                                                   225.54 r
  library hold time                                                                1.00              1.61     227.15
  data required time                                                                                          227.15
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          227.15
  data arrival time                                                                                          -220.46
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.69


  Startpoint: fifo2/data_mem_reg_31__56_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_14__61_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.05     149.05
  fifo2/data_mem_reg_31__56_/clk (d04fky00yd0b0)                         22.11                       0.00     149.05 r
  fifo2/data_mem_reg_31__56_/o (d04fky00yd0b0)                            5.66     1.00             19.43 &   168.48 f
  fifo2/data_mem_56_ (net)                        2     1.69 
  fifo2/route1101/a (d04bfn11wn0a5)                              0.00     5.67     1.00     0.00     0.19 &   168.67 f
  fifo2/route1101/o (d04bfn11wn0a5)                                       5.61     1.00             18.20 &   186.87 f
  fifo2/n13688 (net)                              1     0.67 
  fifo2/data_mem_reg_14__61_/si (d04fyj03yd0b0)                  0.00     5.61     1.00     0.00     0.10 &   186.97 f
  data arrival time                                                                                           186.97

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.46     155.46
  clock reconvergence pessimism                                                                      0.00     155.46
  clock uncertainty                                                                                 50.00     205.46
  fifo2/data_mem_reg_14__61_/clk (d04fyj03yd0b0)                                                              205.46 r
  library hold time                                                                1.00            -11.80     193.66
  data required time                                                                                          193.66
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          193.66
  data arrival time                                                                                          -186.97
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.69


  Startpoint: fifo2/data_mem_reg_10__88_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_10__86_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.04     154.04
  fifo2/data_mem_reg_10__88_/clk (d04fyj03yd0b0)                         23.61                       0.00     154.04 r
  fifo2/data_mem_reg_10__88_/o (d04fyj03yd0b0)                           12.20     1.00             22.33 &   176.37 r
  fifo2/data_mem_2965_ (net)                      2     1.69 
  fifo2/cts3097/a (d04bfn11wn0a5)                                0.00    12.21     1.00     0.00     0.32 &   176.69 r
  fifo2/cts3097/o (d04bfn11wn0a5)                                         6.34     1.00             18.09 &   194.78 r
  fifo2/n10881 (net)                              1     0.57 
  fifo2/data_mem_reg_10__86_/si (d04fyj03yd0b0)                  0.00     6.34     1.00     0.00     0.05 &   194.83 r
  data arrival time                                                                                           194.83

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.36     160.36
  clock reconvergence pessimism                                                                      0.00     160.36
  clock uncertainty                                                                                 50.00     210.36
  fifo2/data_mem_reg_10__86_/clk (d04fyj03yd0b0)                                                              210.36 r
  library hold time                                                                1.00             -8.86     201.51
  data required time                                                                                          201.51
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.51
  data arrival time                                                                                          -194.83
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.68


  Startpoint: init_mask_in0_seed4_reg_51_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_49_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  155.23     155.23
  init_mask_in0_seed4_reg_51_/clk (d04fyj03yd0b0)                         24.37                       0.00     155.23 r
  init_mask_in0_seed4_reg_51_/o (d04fyj03yd0b0)                            9.40     1.00             20.15 &   175.38 r
  init_mask_in0_seed4[51] (net)                    1     1.03 
  cts2473/a (d04bfn11wn0a5)                                       0.00     9.41     1.00     0.00     0.21 &   175.58 r
  cts2473/o (d04bfn11wn0a5)                                               11.36     1.00             20.37 &   195.95 r
  n8341 (net)                                      2     1.31 
  init_mask_in0_seed4_reg_49_/si (d04fyj03yd0b0)                  0.00    11.36     1.00     0.00     0.11 &   196.06 r
  data arrival time                                                                                            196.06

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  161.95     161.95
  clock reconvergence pessimism                                                                       0.00     161.95
  clock uncertainty                                                                                  50.00     211.95
  init_mask_in0_seed4_reg_49_/clk (d04fyj03yd0b0)                                                              211.95 r
  library hold time                                                                 1.00             -9.24     202.72
  data required time                                                                                           202.72
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           202.72
  data arrival time                                                                                           -196.06
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -6.65


  Startpoint: fifo1/data_mem_reg_26__13_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.47     159.47
  fifo1/data_mem_reg_26__13_/clk (d04fyj03yd0b0)                         24.44                       0.00     159.47 r
  fifo1/data_mem_reg_26__13_/o (d04fyj03yd0b0)                            7.88     1.00             18.78 &   178.25 r
  fifo1/data_mem_373_ (net)                       1     0.65 
  fifo1/route56/a (d04bfn11wn0a5)                                0.00     7.88     1.00     0.00     0.01 &   178.27 r
  fifo1/route56/o (d04bfn11wn0a5)                                        12.47     1.00             21.32 &   199.59 r
  fifo1/n6252 (net)                               2     1.68 
  fifo1/data_mem_reg_16__2_/si (d04fyj03yd0b0)                   0.00    12.50     1.00     0.00     0.37 &   199.96 r
  data arrival time                                                                                           199.96

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.96     165.96
  clock reconvergence pessimism                                                                      0.00     165.96
  clock uncertainty                                                                                 50.00     215.96
  fifo1/data_mem_reg_16__2_/clk (d04fyj03yd0b0)                                                               215.96 r
  library hold time                                                                1.00             -9.36     206.60
  data required time                                                                                          206.60
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          206.60
  data arrival time                                                                                          -199.96
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.64


  Startpoint: fifo2/data_mem_reg_21__3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__13_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.96     158.96
  fifo2/data_mem_reg_21__3_/clk (d04fyj03yd0b0)                         23.10                       0.00     158.96 r
  fifo2/data_mem_reg_21__3_/o (d04fyj03yd0b0)                           12.72     1.00             22.68 &   181.64 r
  fifo2/data_mem_1373_ (net)                     2     1.81 
  fifo2/cts1798/a (d04bfn11wn0a5)                               0.00    12.74     1.00     0.00     0.29 &   181.93 r
  fifo2/cts1798/o (d04bfn11wn0a5)                                        5.97     1.00             17.91 &   199.84 r
  fifo2/n9550 (net)                              1     0.49 
  fifo2/data_mem_reg_8__13_/si (d04fyj03yd0b0)                  0.00     5.97     1.00     0.00     0.01 &   199.86 r
  data arrival time                                                                                          199.86

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                165.31     165.31
  clock reconvergence pessimism                                                                     0.00     165.31
  clock uncertainty                                                                                50.00     215.31
  fifo2/data_mem_reg_8__13_/clk (d04fyj03yd0b0)                                                              215.31 r
  library hold time                                                               1.00             -8.84     206.48
  data required time                                                                                         206.48
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         206.48
  data arrival time                                                                                         -199.86
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -6.62


  Startpoint: fifo2/data_mem_reg_4__76_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__76_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.21     155.21
  fifo2/data_mem_reg_4__76_/clk (d04fyj03yd0b0)                         23.78                       0.00     155.21 r
  fifo2/data_mem_reg_4__76_/o (d04fyj03yd0b0)                           12.06     1.00             22.23 &   177.44 r
  fifo2/data_mem_3775_ (net)                     2     1.65 
  fifo2/cts4317/a (d04bfn11wn0a5)                               0.00    12.07     1.00     0.00     0.30 &   177.74 r
  fifo2/cts4317/o (d04bfn11wn0a5)                                        6.57     1.00             18.25 &   195.99 r
  fifo2/n12141 (net)                             1     0.61 
  fifo2/data_mem_reg_27__76_/si (d04fyj03yd0b0)                 0.00     6.57     1.00     0.00     0.06 &   196.05 r
  data arrival time                                                                                          196.05

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.54     161.54
  clock reconvergence pessimism                                                                     0.00     161.54
  clock uncertainty                                                                                50.00     211.54
  fifo2/data_mem_reg_27__76_/clk (d04fyj03yd0b0)                                                             211.54 r
  library hold time                                                               1.00             -8.88     202.66
  data required time                                                                                         202.66
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         202.66
  data arrival time                                                                                         -196.05
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -6.61


  Startpoint: fifo2/data_rd_reg_132_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_alu0/gen_ecc_alu0_ecc_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            164.70     164.70
  fifo2/data_rd_reg_132_/clk (d04fyj03yd0c0)                                        23.85                       0.00     164.70 r
  fifo2/data_rd_reg_132_/o (d04fyj03yd0c0)                                           9.86     1.00             22.41 &   187.11 r
  fifo2/data_rd[132] (net)                                   2     2.52 
  check_ecc_alu0/gen_ecc_alu0_ecc_reg_4_/si (d04fyj03yd0c0)                 0.00     9.91     1.00     0.00     0.51 &   187.62 r
  data arrival time                                                                                                      187.62

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            153.51     153.51
  clock reconvergence pessimism                                                                                 0.00     153.51
  clock uncertainty                                                                                            50.00     203.51
  check_ecc_alu0/gen_ecc_alu0_ecc_reg_4_/clk (d04fyj03yd0c0)                                                             203.51 r
  library hold time                                                                           1.00             -9.29     194.22
  data required time                                                                                                     194.22
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     194.22
  data arrival time                                                                                                     -187.62
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                        -6.60


  Startpoint: init_mask_alu0_seed6_reg_27_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_6__22_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   146.93     146.93
  init_mask_alu0_seed6_reg_27_/clk (d04fyj03ld0b0)                         18.96                       0.00     146.93 r
  init_mask_alu0_seed6_reg_27_/o (d04fyj03ld0b0)                           11.44     1.00             25.00 &   171.93 r
  init_mask_alu0_seed6_27 (net)                     1     0.93 
  cts2353/a (d04bfn11wn0a5)                                        0.00    11.45     1.00     0.00     0.19 &   172.12 r
  cts2353/o (d04bfn11wn0a5)                                                11.08     1.00             21.53 &   193.65 r
  n8221 (net)                                       2     1.40 
  init_mask_alu0_mask_reg_6__22_/d (d04fyj03ld0c0)                -0.71    11.09     1.00    -0.09     0.15 &   193.80 r
  data arrival time                                                                                             193.80

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   147.04     147.04
  clock reconvergence pessimism                                                                        0.00     147.04
  clock uncertainty                                                                                   50.00     197.04
  init_mask_alu0_mask_reg_6__22_/clk (d04fyj03ld0c0)                                                            197.04 r
  library hold time                                                                  1.00              3.32     200.37
  data required time                                                                                            200.37
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            200.37
  data arrival time                                                                                            -193.80
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -6.57


  Startpoint: fifo0/data_mem_reg_28__56_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_56_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.21     149.21
  fifo0/data_mem_reg_28__56_/clk (d04fyj03yd0b0)                         22.19                       0.00     149.21 r
  fifo0/data_mem_reg_28__56_/o (d04fyj03yd0b0)                           15.16     1.00             24.20 &   173.42 r
  fifo0/data_mem_28__56_ (net)                    2     2.29 
  fifo0/U2344/d (d04can03yn0d0)                                  0.00    15.18     1.00     0.00     0.43 &   173.85 r
  fifo0/U2344/o1 (d04can03yn0d0)                                          5.10     1.00              4.12 &   177.97 f
  fifo0/n1569 (net)                               1     1.14 
  fifo0/U2348/a (d04nan04yd0b7)                                 -0.62     5.12     1.00    -0.57    -0.33 &   177.63 f
  fifo0/U2348/o1 (d04nan04yd0b7)                                          5.45     1.00              6.34 &   183.97 r
  fifo0/n15701 (net)                              1     1.09 
  fifo0/place301/b (d04orn02yn0c0)                              -0.26     5.47     1.00    -0.04     0.17 &   184.14 r
  fifo0/place301/o (d04orn02yn0c0)                                        5.21     1.00             11.80 &   195.95 r
  fifo0/n1989 (net)                               1     1.64 
  fifo0/place300/b (d04orn02yn0f0)                               0.00     5.27     1.00     0.00     0.38 &   196.33 r
  fifo0/place300/o (d04orn02yn0f0)                                        6.06     1.00              9.10 &   205.43 r
  fifo0/N44 (net)                                 1     9.75 
  fifo0/data_rd_reg_56_/d (d04fyj03yd0b0)                       -8.18    32.47     1.00    -4.21    16.45 &   221.88 r
  data arrival time                                                                                           221.88

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 176.40     176.40
  clock reconvergence pessimism                                                                      0.00     176.40
  clock uncertainty                                                                                 50.00     226.40
  fifo0/data_rd_reg_56_/clk (d04fyj03yd0b0)                                                                   226.40 r
  library hold time                                                                1.00              2.03     228.43
  data required time                                                                                          228.43
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          228.43
  data arrival time                                                                                          -221.88
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.55


  Startpoint: init_mask_in0_seed6_reg_123_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_in0_gen_ecc_in0_ecc_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                  Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          143.91     143.91
  init_mask_in0_seed6_reg_123_/clk (d04fyj03wd0b0)                                19.66                       0.00     143.91 r
  init_mask_in0_seed6_reg_123_/o (d04fyj03wd0b0)                                  15.28     1.00             30.73 &   174.64 r
  n2470 (net)                                              1     1.44 
  cts3291/a (d04bfn11wn0a5)                                              -1.46    15.31     1.00    -0.40     0.02 &   174.67 r
  cts3291/o (d04bfn11wn0a5)                                                        6.40     1.00             19.19 &   193.86 r
  n9159 (net)                                              1     0.56 
  check_ecc_in0_gen_ecc_in0_ecc_reg_5_/si (d04fyj03yd0c0)                 0.00     6.40     1.00     0.00     0.05 &   193.91 r
  data arrival time                                                                                                    193.91

  clock clk (rise edge)                                                                                       0.00       0.00
  clock network delay (propagated)                                                                          159.16     159.16
  clock reconvergence pessimism                                                                               0.00     159.16
  clock uncertainty                                                                                          50.00     209.16
  check_ecc_in0_gen_ecc_in0_ecc_reg_5_/clk (d04fyj03yd0c0)                                                             209.16 r
  library hold time                                                                         1.00             -8.70     200.46
  data required time                                                                                                   200.46
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   200.46
  data arrival time                                                                                                   -193.91
  ------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                      -6.55


  Startpoint: fifo2/data_mem_reg_7__20_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_18__20_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.63     161.63
  fifo2/data_mem_reg_7__20_/clk (d04fyj03yd0b0)                         22.47                       0.00     161.63 r
  fifo2/data_mem_reg_7__20_/o (d04fyj03yd0b0)                           11.33     1.00             21.41 &   183.04 r
  fifo2/data_mem_3308_ (net)                     2     1.47 
  fifo2/cts1485/a (d04bfn11wn0a5)                               0.00    11.34     1.00     0.00     0.20 &   183.24 r
  fifo2/cts1485/o (d04bfn11wn0a5)                                        6.91     1.00             18.26 &   201.50 r
  fifo2/n9234 (net)                              1     0.68 
  fifo2/data_mem_reg_18__20_/si (d04fyj03yd0b0)                 0.00     6.92     1.00     0.00     0.12 &   201.62 r
  data arrival time                                                                                          201.62

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                167.09     167.09
  clock reconvergence pessimism                                                                     0.00     167.09
  clock uncertainty                                                                                50.00     217.09
  fifo2/data_mem_reg_18__20_/clk (d04fyj03yd0b0)                                                             217.09 r
  library hold time                                                               1.00             -8.92     208.17
  data required time                                                                                         208.17
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         208.17
  data arrival time                                                                                         -201.62
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -6.55


  Startpoint: fifo0/data_mem_reg_18__23_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_18__24_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.41     159.41
  fifo0/data_mem_reg_18__23_/clk (d04fyj03yd0b0)                         22.28                       0.00     159.41 r
  fifo0/data_mem_reg_18__23_/o (d04fyj03yd0b0)                            9.59     1.00             19.99 &   179.40 r
  fifo0/data_mem_18__23_ (net)                    1     1.08 
  fifo0/cts1655/a (d04bfn11wn0a5)                                0.00     9.60     1.00     0.00     0.20 &   179.60 r
  fifo0/cts1655/o (d04bfn11wn0a5)                                        11.14     1.00             20.86 &   200.45 r
  fifo0/n5621 (net)                               2     1.41 
  fifo0/data_mem_reg_18__24_/si (d04fyj03yd0b0)                  0.00    11.15     1.00     0.00     0.23 &   200.69 r
  data arrival time                                                                                           200.69

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 166.48     166.48
  clock reconvergence pessimism                                                                      0.00     166.48
  clock uncertainty                                                                                 50.00     216.48
  fifo0/data_mem_reg_18__24_/clk (d04fyj03yd0b0)                                                              216.48 r
  library hold time                                                                1.00             -9.24     207.23
  data required time                                                                                          207.23
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          207.23
  data arrival time                                                                                          -200.69
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.55


  Startpoint: fifo2/data_mem_reg_20__75_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__68_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.82     154.82
  fifo2/data_mem_reg_20__75_/clk (d04fyj03yd0b0)                         24.42                       0.00     154.82 r
  fifo2/data_mem_reg_20__75_/o (d04fyj03yd0b0)                           13.07     1.00             23.08 &   177.90 r
  fifo2/data_mem_1582_ (net)                      2     1.86 
  fifo2/route525/a (d04bfn11wn0a5)                               0.00    13.08     1.00     0.00     0.31 &   178.21 r
  fifo2/route525/o (d04bfn11wn0a5)                                        7.11     1.00             19.06 &   197.27 r
  fifo2/n13099 (net)                              1     0.71 
  fifo2/data_mem_reg_27__68_/si (d04fyj03yd0b0)                  0.00     7.12     1.00     0.00     0.14 &   197.40 r
  data arrival time                                                                                           197.40

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.88     162.88
  clock reconvergence pessimism                                                                      0.00     162.88
  clock uncertainty                                                                                 50.00     212.88
  fifo2/data_mem_reg_27__68_/clk (d04fyj03yd0b0)                                                              212.88 r
  library hold time                                                                1.00             -8.94     203.94
  data required time                                                                                          203.94
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          203.94
  data arrival time                                                                                          -197.40
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.54


  Startpoint: fifo1/data_mem_reg_1__37_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__32_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                164.30     164.30
  fifo1/data_mem_reg_1__37_/clk (d04fyj03yd0b0)                         22.67                       0.00     164.30 r
  fifo1/data_mem_reg_1__37_/o (d04fyj03yd0b0)                           10.32     1.00             20.50 &   184.80 r
  fifo1/data_mem_2197_ (net)                     2     1.20 
  fifo1/cts2308/a (d04bfn11wn0a5)                               0.00    10.32     1.00     0.00     0.06 &   184.87 r
  fifo1/cts2308/o (d04bfn11wn0a5)                                        6.63     1.00             17.65 &   202.52 r
  fifo1/n5973 (net)                              1     0.63 
  fifo1/data_mem_reg_12__32_/si (d04fyj03yd0b0)                 0.00     6.63     1.00     0.00     0.06 &   202.58 r
  data arrival time                                                                                          202.58

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                168.00     168.00
  clock reconvergence pessimism                                                                     0.00     168.00
  clock uncertainty                                                                                50.00     218.00
  fifo1/data_mem_reg_12__32_/clk (d04fyj03yd0b0)                                                             218.00 r
  library hold time                                                               1.00             -8.89     209.12
  data required time                                                                                         209.12
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         209.12
  data arrival time                                                                                         -202.58
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -6.53


  Startpoint: fifo1/data_mem_reg_27__68_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__68_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 167.92     167.92
  fifo1/data_mem_reg_27__68_/clk (d04fyj03yd0c0)                         21.77                       0.00     167.92 r
  fifo1/data_mem_reg_27__68_/o (d04fyj03yd0c0)                            8.10     1.00             20.44 &   188.37 r
  fifo1/data_mem_356_ (net)                       2     1.61 
  fifo1/cts309/a (d04bfn11wn0a5)                                 0.00     8.12     1.00     0.00     0.26 &   188.62 r
  fifo1/cts309/o (d04bfn11wn0a5)                                          6.17     1.00             16.45 &   205.07 r
  fifo1/n3927 (net)                               1     0.55 
  fifo1/data_mem_reg_18__68_/si (d04fyj03yd0c0)                  0.00     6.17     1.00     0.00     0.05 &   205.12 r
  data arrival time                                                                                           205.12

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 170.34     170.34
  clock reconvergence pessimism                                                                      0.00     170.34
  clock uncertainty                                                                                 50.00     220.34
  fifo1/data_mem_reg_18__68_/clk (d04fyj03yd0c0)                                                              220.34 r
  library hold time                                                                1.00             -8.71     211.63
  data required time                                                                                          211.63
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          211.63
  data arrival time                                                                                          -205.12
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.51


  Startpoint: fifo1/data_mem_reg_19__35_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_rd_reg_35_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.53     155.53
  fifo1/data_mem_reg_19__35_/clk (d04fyj03yd0c0)                         22.25                       0.00     155.53 r
  fifo1/data_mem_reg_19__35_/o (d04fyj03yd0c0)                            8.39     1.00             20.87 &   176.40 r
  fifo1/data_mem_899_ (net)                       2     1.79 
  fifo1/U1969/b (d04can03yn0b5)                                  0.00     8.42     1.00     0.00     0.32 &   176.73 r
  fifo1/U1969/o1 (d04can03yn0b5)                                          4.52     1.00              5.92 &   182.64 f
  fifo1/n1257 (net)                               1     0.59 
  fifo1/U1973/a (d04nan04yn0b5)                                  0.00     4.52     1.00     0.00     0.05 &   182.70 f
  fifo1/U1973/o1 (d04nan04yn0b5)                                          8.12     1.00              8.55 &   191.25 r
  fifo1/n1258 (net)                               1     1.25 
  fifo1/U1974/b (d04non02yn0b5)                                 -0.11     8.14     1.00    -0.01     0.28 &   191.53 r
  fifo1/U1974/o1 (d04non02yn0b5)                                          6.29     1.00              7.89 &   199.42 f
  fifo1/n1285 (net)                               1     1.54 
  fifo1/U1986/a (d04nan02yn0c0)                                  0.00     6.34     1.00     0.00     0.41 &   199.82 f
  fifo1/U1986/o1 (d04nan02yn0c0)                                         11.20     1.00              7.73 &   207.55 r
  fifo1/N65 (net)                                 1     4.45 
  fifo1/data_rd_reg_35_/d (d04fyj03yd0c0)                       -2.52    14.33     1.00    -1.58     4.07 &   211.62 r
  data arrival time                                                                                           211.62

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 166.43     166.43
  clock reconvergence pessimism                                                                      0.00     166.43
  clock uncertainty                                                                                 50.00     216.43
  fifo1/data_rd_reg_35_/clk (d04fyj03yd0c0)                                                                   216.43 r
  library hold time                                                                1.00              1.69     218.12
  data required time                                                                                          218.12
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          218.12
  data arrival time                                                                                          -211.62
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.50


  Startpoint: fifo1/data_mem_reg_8__40_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__40_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                163.74     163.74
  fifo1/data_mem_reg_8__40_/clk (d04fyj03yd0b0)                         23.19                       0.00     163.74 r
  fifo1/data_mem_reg_8__40_/o (d04fyj03yd0b0)                           11.55     1.00             21.63 &   185.37 r
  fifo1/data_mem_1696_ (net)                     2     1.50 
  fifo1/cts1805/a (d04bfn11wn0a5)                               0.00    11.56     1.00     0.00     0.20 &   185.57 r
  fifo1/cts1805/o (d04bfn11wn0a5)                                        6.66     1.00             18.13 &   203.70 r
  fifo1/n5457 (net)                              1     0.63 
  fifo1/data_mem_reg_10__40_/si (d04fyj03yd0b0)                 0.00     6.67     1.00     0.00     0.06 &   203.76 r
  data arrival time                                                                                          203.76

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                169.07     169.07
  clock reconvergence pessimism                                                                     0.00     169.07
  clock uncertainty                                                                                50.00     219.07
  fifo1/data_mem_reg_10__40_/clk (d04fyj03yd0b0)                                                             219.07 r
  library hold time                                                               1.00             -8.84     210.24
  data required time                                                                                         210.24
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         210.24
  data arrival time                                                                                         -203.76
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -6.47


  Startpoint: fifo2/data_mem_reg_14__20_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_11__24_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.60     154.60
  fifo2/data_mem_reg_14__20_/clk (d04fyj03yd0b0)                         21.49                       0.00     154.60 r
  fifo2/data_mem_reg_14__20_/o (d04fyj03yd0b0)                           14.49     1.00             23.94 &   178.54 r
  fifo2/data_mem_2349_ (net)                      2     2.26 
  fifo2/cts1484/a (d04bfn11wn0a5)                               -3.20    14.53     1.00    -2.49    -1.97 &   176.57 r
  fifo2/cts1484/o (d04bfn11wn0a5)                                         7.86     1.00             20.19 &   196.76 r
  fifo2/n9233 (net)                               1     0.84 
  fifo2/data_mem_reg_11__24_/si (d04fyj03yd0b0)                 -0.45     7.86     1.00    -0.06     0.09 &   196.85 r
  data arrival time                                                                                           196.85

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.20     162.20
  clock reconvergence pessimism                                                                      0.00     162.20
  clock uncertainty                                                                                 50.00     212.20
  fifo2/data_mem_reg_11__24_/clk (d04fyj03yd0b0)                                                              212.20 r
  library hold time                                                                1.00             -8.90     203.31
  data required time                                                                                          203.31
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          203.31
  data arrival time                                                                                          -196.85
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.46


  Startpoint: fifo2/data_mem_reg_18__118_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_18__117_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  159.60     159.60
  fifo2/data_mem_reg_18__118_/clk (d04fyj03yd0b0)                         22.12                       0.00     159.60 r
  fifo2/data_mem_reg_18__118_/o (d04fyj03yd0b0)                           13.89     1.00             23.07 &   182.67 r
  fifo2/data_mem_1899_ (net)                       2     1.96 
  fifo2/cts4008/a (d04bfn11wn0a5)                                 0.00    13.90     1.00     0.00     0.24 &   182.92 r
  fifo2/cts4008/o (d04bfn11wn0a5)                                          6.50     1.00             18.84 &   201.76 r
  fifo2/n11823 (net)                               1     0.59 
  fifo2/data_mem_reg_18__117_/si (d04fyj03yd0b0)                  0.00     6.50     1.00     0.00     0.06 &   201.82 r
  data arrival time                                                                                            201.82

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  167.13     167.13
  clock reconvergence pessimism                                                                       0.00     167.13
  clock uncertainty                                                                                  50.00     217.13
  fifo2/data_mem_reg_18__117_/clk (d04fyj03yd0b0)                                                              217.13 r
  library hold time                                                                 1.00             -8.86     208.27
  data required time                                                                                           208.27
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           208.27
  data arrival time                                                                                           -201.82
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -6.45


  Startpoint: fifo2/data_mem_reg_18__5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_22__5_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                163.31     163.31
  fifo2/data_mem_reg_18__5_/clk (d04fyj03yd0b0)                         23.54                       0.00     163.31 r
  fifo2/data_mem_reg_18__5_/o (d04fyj03yd0b0)                           12.06     1.00             22.12 &   185.43 r
  fifo2/data_mem_1786_ (net)                     2     1.63 
  fifo2/cts1053/a (d04bfn11wn0a5)                               0.00    12.08     1.00     0.00     0.27 &   185.70 r
  fifo2/cts1053/o (d04bfn11wn0a5)                                        6.72     1.00             18.37 &   204.06 r
  fifo2/n8789 (net)                              1     0.64 
  fifo2/data_mem_reg_22__5_/si (d04fyj03yd0b0)                  0.00     6.72     1.00     0.00     0.07 &   204.14 r
  data arrival time                                                                                          204.14

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                169.43     169.43
  clock reconvergence pessimism                                                                     0.00     169.43
  clock uncertainty                                                                                50.00     219.43
  fifo2/data_mem_reg_22__5_/clk (d04fyj03yd0b0)                                                              219.43 r
  library hold time                                                               1.00             -8.85     210.58
  data required time                                                                                         210.58
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         210.58
  data arrival time                                                                                         -204.14
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -6.45


  Startpoint: fifo0/data_mem_reg_26__9_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_9_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                150.91     150.91
  fifo0/data_mem_reg_26__9_/clk (d04fyj03yd0c0)                         22.22                       0.00     150.91 r
  fifo0/data_mem_reg_26__9_/o (d04fyj03yd0c0)                            8.57     1.00             21.02 &   171.93 r
  fifo0/data_mem_26__9_ (net)                    2     1.88 
  fifo0/U1683/b (d04can03ln0a5)                                 0.00     8.61     1.00     0.00     0.39 &   172.32 r
  fifo0/U1683/o1 (d04can03ln0a5)                                         6.30     1.00              8.63 &   180.95 f
  fifo0/n932 (net)                               1     0.53 
  fifo0/U1686/b (d04nan04nn0b5)                                 0.00     6.30     1.00     0.00     0.05 &   181.00 f
  fifo0/U1686/o1 (d04nan04nn0b5)                                         7.80     1.00              9.99 &   190.99 r
  fifo0/n934 (net)                               1     0.70 
  fifo0/U1687/a (d04non02yn0b5)                                 0.00     7.80     1.00     0.00     0.07 &   191.06 r
  fifo0/U1687/o1 (d04non02yn0b5)                                         6.24     1.00              6.62 &   197.68 f
  fifo0/n947 (net)                               1     1.45 
  fifo0/U1699/b (d04nan02yn0c0)                                 0.00     6.31     1.00     0.00     0.45 &   198.13 f
  fifo0/U1699/o1 (d04nan02yn0c0)                                         8.54     1.00              7.53 &   205.66 r
  fifo0/N91 (net)                                1     2.89 
  fifo0/data_rd_reg_9_/d (d04fyj03yd0g0)                       -2.86    10.17     1.00    -2.04     1.14 &   206.80 r
  data arrival time                                                                                          206.80

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.58     160.58
  clock reconvergence pessimism                                                                     0.00     160.58
  clock uncertainty                                                                                50.00     210.58
  fifo0/data_rd_reg_9_/clk (d04fyj03yd0g0)                                                                   210.58 r
  library hold time                                                               1.00              2.66     213.25
  data required time                                                                                         213.25
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         213.25
  data arrival time                                                                                         -206.80
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -6.44


  Startpoint: fifo2/data_mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_18__1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.00     164.00
  fifo2/data_mem_reg_3__3_/clk (d04fyj03yd0b0)                         25.29                       0.00     164.00 r
  fifo2/data_mem_reg_3__3_/o (d04fyj03yd0b0)                           12.95     1.00             23.01 &   187.01 r
  fifo2/data_mem_3839_ (net)                    2     1.80 
  fifo2/cts1048/a (d04bfn11wn0a5)                              0.00    12.97     1.00     0.00     0.33 &   187.34 r
  fifo2/cts1048/o (d04bfn11wn0a5)                                       6.31     1.00             18.33 &   205.67 r
  fifo2/n8784 (net)                             1     0.56 
  fifo2/data_mem_reg_18__1_/si (d04fyj03yd0b0)                 0.00     6.31     1.00     0.00     0.04 &   205.71 r
  data arrival time                                                                                         205.71

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               171.01     171.01
  clock reconvergence pessimism                                                                    0.00     171.01
  clock uncertainty                                                                               50.00     221.01
  fifo2/data_mem_reg_18__1_/clk (d04fyj03yd0b0)                                                             221.01 r
  library hold time                                                              1.00             -8.87     212.14
  data required time                                                                                        212.14
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        212.14
  data arrival time                                                                                        -205.71
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -6.43


  Startpoint: fifo2/data_mem_reg_15__94_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__94_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 150.71     150.71
  fifo2/data_mem_reg_15__94_/clk (d04fyj03yd0b0)                         18.79                       0.00     150.71 r
  fifo2/data_mem_reg_15__94_/o (d04fyj03yd0b0)                           13.79     1.00             22.74 &   173.45 r
  fifo2/data_mem_2286_ (net)                      2     2.04 
  fifo2/cts2210/a (d04bfn11wn0a5)                                0.00    13.81     1.00     0.00     0.34 &   173.78 r
  fifo2/cts2210/o (d04bfn11wn0a5)                                         6.68     1.00             18.97 &   192.75 r
  fifo2/n9974 (net)                               1     0.62 
  fifo2/data_mem_reg_29__94_/si (d04fyj03yd0b0)                  0.00     6.68     1.00     0.00     0.06 &   192.81 r
  data arrival time                                                                                           192.81

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.01     158.01
  clock reconvergence pessimism                                                                      0.00     158.01
  clock uncertainty                                                                                 50.00     208.01
  fifo2/data_mem_reg_29__94_/clk (d04fyj03yd0b0)                                                              208.01 r
  library hold time                                                                1.00             -8.80     199.20
  data required time                                                                                          199.20
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          199.20
  data arrival time                                                                                          -192.81
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.39


  Startpoint: init_mask_alu0_seed2_reg_60_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_2__48_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    157.36     157.36
  init_mask_alu0_seed2_reg_60_/clk (d04fyj03yd0b0)                          23.49                       0.00     157.36 r
  init_mask_alu0_seed2_reg_60_/o (d04fyj03yd0b0)                             9.20     1.00             19.85 &   177.21 r
  init_mask_alu0_seed2_60 (net)                      1     0.98 
  cts3638/a (d04bfn11wn0a5)                                        -0.48     9.21     1.00    -0.07     0.13 &   177.34 r
  cts3638/o (d04bfn11wn0a5)                                                 12.48     1.00             21.17 &   198.51 r
  n9506 (net)                                        2     1.51 
  init_mask_alu0_mask_reg_2__48_/si (d04fyj03yd0b0)                 0.00    12.49     1.00     0.00     0.22 &   198.72 r
  data arrival time                                                                                              198.72

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    164.50     164.50
  clock reconvergence pessimism                                                                         0.00     164.50
  clock uncertainty                                                                                    50.00     214.50
  init_mask_alu0_mask_reg_2__48_/clk (d04fyj03yd0b0)                                                             214.50 r
  library hold time                                                                   1.00             -9.39     205.11
  data required time                                                                                             205.11
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             205.11
  data arrival time                                                                                             -198.72
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -6.39


  Startpoint: init_mask_in0_seed2_reg_24_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_2__19_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   145.12     145.12
  init_mask_in0_seed2_reg_24_/clk (d04fyj03yd0b0)                          18.30                       0.00     145.12 r
  init_mask_in0_seed2_reg_24_/o (d04fyj03yd0b0)                             8.34     1.00             18.32 &   163.44 r
  init_mask_in0_seed2_24 (net)                      1     0.81 
  route198/a (d04bfn11wn0a5)                                       0.00     8.34     1.00     0.00     0.14 &   163.58 r
  route198/o (d04bfn11wn0a5)                                               12.68     1.00             20.99 &   184.57 r
  n10072 (net)                                      2     1.55 
  init_mask_in0_mask_reg_2__19_/si (d04fyj03yd0g0)                 0.00    12.69     1.00     0.00     0.21 &   184.79 r
  data arrival time                                                                                             184.79

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   150.47     150.47
  clock reconvergence pessimism                                                                        0.00     150.47
  clock uncertainty                                                                                   50.00     200.47
  init_mask_in0_mask_reg_2__19_/clk (d04fyj03yd0g0)                                                             200.47 r
  library hold time                                                                  1.00             -9.33     191.14
  data required time                                                                                            191.14
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            191.14
  data arrival time                                                                                            -184.79
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -6.36


  Startpoint: fifo2/data_mem_reg_13__83_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_83_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.05     149.05
  fifo2/data_mem_reg_13__83_/clk (d04fyj03yd0b0)                         22.16                       0.00     149.05 r
  fifo2/data_mem_reg_13__83_/o (d04fyj03yd0b0)                           11.48     1.00             21.48 &   170.53 r
  fifo2/data_mem_2549_ (net)                      2     1.51 
  fifo2/U3734/b (d04can03nn0a5)                                  0.00    11.48     1.00     0.00     0.16 &   170.69 r
  fifo2/U3734/o1 (d04can03nn0a5)                                          8.22     1.00              9.89 &   180.58 f
  fifo2/n2512 (net)                               1     1.01 
  fifo2/U3737/b (d04nan04yn0c0)                                 -0.71     8.23     1.00    -0.34    -0.13 &   180.45 f
  fifo2/U3737/o1 (d04nan04yn0c0)                                          6.81     1.00              7.89 &   188.35 r
  fifo2/n2514 (net)                               1     2.06 
  fifo2/U3738/b (d04non02yn0f0)                                  0.00     6.83     1.00     0.00     0.25 &   188.60 r
  fifo2/U3738/o1 (d04non02yn0f0)                                          6.44     1.00              5.55 &   194.15 f
  fifo2/n2527 (net)                               1     4.41 
  fifo2/U3750/a (d04nan02yn0c0)                                 -0.63     8.82     1.00    -0.08     3.88 &   198.02 f
  fifo2/U3750/o1 (d04nan02yn0c0)                                          8.84     1.00              7.85 &   205.88 r
  fifo2/N82 (net)                                 1     2.96 
  fifo2/data_rd_reg_83_/d (d04fyj03yd0c0)                        0.00     9.51     1.00     0.00     2.32 &   208.20 r
  data arrival time                                                                                           208.20

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.83     162.83
  clock reconvergence pessimism                                                                      0.00     162.83
  clock uncertainty                                                                                 50.00     212.83
  fifo2/data_rd_reg_83_/clk (d04fyj03yd0c0)                                                                   212.83 r
  library hold time                                                                1.00              1.71     214.54
  data required time                                                                                          214.54
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          214.54
  data arrival time                                                                                          -208.20
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.34


  Startpoint: init_mask_alu0_seed2_reg_132_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed2_reg_143_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    155.01     155.01
  init_mask_alu0_seed2_reg_132_/clk (d04fyj03yd0b0)                         18.91                       0.00     155.01 r
  init_mask_alu0_seed2_reg_132_/o (d04fyj03yd0b0)                            8.49     1.00             18.54 &   173.55 r
  init_mask_alu0_seed2_132 (net)                     1     0.84 
  cts2295/a (d04bfn11wn0a5)                                         0.00     8.49     1.00     0.00     0.13 &   173.69 r
  cts2295/o (d04bfn11wn0a5)                                                 13.46     1.00             21.61 &   195.30 r
  n8163 (net)                                        2     1.68 
  init_mask_alu0_seed2_reg_143_/si (d04fyj03yd0b0)                  0.00    13.47     1.00     0.00     0.28 &   195.58 r
  data arrival time                                                                                              195.58

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    161.31     161.31
  clock reconvergence pessimism                                                                         0.00     161.31
  clock uncertainty                                                                                    50.00     211.31
  init_mask_alu0_seed2_reg_143_/clk (d04fyj03yd0b0)                                                              211.31 r
  library hold time                                                                   1.00             -9.39     201.92
  data required time                                                                                             201.92
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             201.92
  data arrival time                                                                                             -195.58
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -6.34


  Startpoint: fifo0/data_mem_reg_8__55_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_23__47_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                148.08     148.08
  fifo0/data_mem_reg_8__55_/clk (d04fyj03yd0b0)                         23.91                       0.00     148.08 r
  fifo0/data_mem_reg_8__55_/o (d04fyj03yd0b0)                           13.51     1.00             22.92 &   171.00 r
  fifo0/data_mem_8__55_ (net)                    2     1.84 
  fifo0/cts2211/a (d04bfn11wn0a5)                               0.00    13.53     1.00     0.00     0.36 &   171.36 r
  fifo0/cts2211/o (d04bfn11wn0a5)                                        6.93     1.00             19.07 &   190.43 r
  fifo0/n6188 (net)                              1     0.67 
  fifo0/data_mem_reg_23__47_/si (d04fyj03yd0b0)                 0.00     6.93     1.00     0.00     0.12 &   190.56 r
  data arrival time                                                                                          190.56

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.75     155.75
  clock reconvergence pessimism                                                                     0.00     155.75
  clock uncertainty                                                                                50.00     205.75
  fifo0/data_mem_reg_23__47_/clk (d04fyj03yd0b0)                                                             205.75 r
  library hold time                                                               1.00             -8.87     196.88
  data required time                                                                                         196.88
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         196.88
  data arrival time                                                                                         -190.56
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -6.33


  Startpoint: fifo2/data_rd_reg_133_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed4_reg_104_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   164.50     164.50
  fifo2/data_rd_reg_133_/clk (d04fyj03yd0c0)                               23.81                       0.00     164.50 r
  fifo2/data_rd_reg_133_/o (d04fyj03yd0c0)                                 10.79     1.00             22.85 &   187.35 r
  fifo2/data_rd[133] (net)                          2     2.82 
  init_mask_alu0_seed4_reg_104_/si (d04fyj03yd0b0)                 0.00    10.88     1.00     0.00     0.70 &   188.05 r
  data arrival time                                                                                             188.05

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   153.58     153.58
  clock reconvergence pessimism                                                                        0.00     153.58
  clock uncertainty                                                                                   50.00     203.58
  init_mask_alu0_seed4_reg_104_/clk (d04fyj03yd0b0)                                                             203.58 r
  library hold time                                                                  1.00             -9.22     194.36
  data required time                                                                                            194.36
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            194.36
  data arrival time                                                                                            -188.05
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -6.32


  Startpoint: fifo2/data_mem_reg_24__18_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__16_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.54     158.54
  fifo2/data_mem_reg_24__18_/clk (d04fyj03yd0b0)                         26.03                       0.00     158.54 r
  fifo2/data_mem_reg_24__18_/o (d04fyj03yd0b0)                           11.31     1.00             21.83 &   180.37 r
  fifo2/data_mem_977_ (net)                       2     1.43 
  fifo2/route1022/a (d04bfn11wn0a5)                              0.00    11.32     1.00     0.00     0.21 &   180.58 r
  fifo2/route1022/o (d04bfn11wn0a5)                                       6.63     1.00             18.02 &   198.60 r
  fifo2/n13609 (net)                              1     0.62 
  fifo2/data_mem_reg_21__16_/si (d04fyj03yd0b0)                  0.00     6.63     1.00     0.00     0.06 &   198.66 r
  data arrival time                                                                                           198.66

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.82     163.82
  clock reconvergence pessimism                                                                      0.00     163.82
  clock uncertainty                                                                                 50.00     213.82
  fifo2/data_mem_reg_21__16_/clk (d04fyj03yd0b0)                                                              213.82 r
  library hold time                                                                1.00             -8.87     204.95
  data required time                                                                                          204.95
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          204.95
  data arrival time                                                                                          -198.66
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.29


  Startpoint: fifo2/data_mem_reg_5__7_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.96     160.96
  fifo2/data_mem_reg_5__7_/clk (d04fyj03yd0b0)                         23.78                       0.00     160.96 r
  fifo2/data_mem_reg_5__7_/o (d04fyj03yd0b0)                           11.17     1.00             21.48 &   182.44 r
  fifo2/data_mem_3569_ (net)                    2     1.43 
  fifo2/cts1244/a (d04bfn11wn0a5)                              0.00    11.18     1.00     0.00     0.19 &   182.62 r
  fifo2/cts1244/o (d04bfn11wn0a5)                                       6.21     1.00             17.59 &   200.21 r
  fifo2/n8985 (net)                             1     0.55 
  fifo2/data_mem_reg_17__7_/si (d04fyj03yd0b0)                 0.00     6.21     1.00     0.00     0.05 &   200.26 r
  data arrival time                                                                                         200.26

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               165.39     165.39
  clock reconvergence pessimism                                                                    0.00     165.39
  clock uncertainty                                                                               50.00     215.39
  fifo2/data_mem_reg_17__7_/clk (d04fyj03yd0b0)                                                             215.39 r
  library hold time                                                              1.00             -8.85     206.54
  data required time                                                                                        206.54
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        206.54
  data arrival time                                                                                        -200.26
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -6.28


  Startpoint: fifo2/data_mem_reg_4__65_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__65_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.52     155.52
  fifo2/data_mem_reg_4__65_/clk (d04fyj03yd0b0)                         23.84                       0.00     155.52 r
  fifo2/data_mem_reg_4__65_/o (d04fyj03yd0b0)                            8.73     1.00             19.49 &   175.01 r
  fifo2/data_mem_3764_ (net)                     1     0.87 
  fifo2/cts4195/a (d04bfn11wn0a5)                               0.00     8.74     1.00     0.00     0.15 &   175.16 r
  fifo2/cts4195/o (d04bfn11wn0a5)                                       11.66     1.00             21.05 &   196.21 r
  fifo2/n12015 (net)                             2     1.53 
  fifo2/data_mem_reg_27__65_/si (d04fyj03yd0b0)                 0.00    11.67     1.00     0.00     0.26 &   196.47 r
  data arrival time                                                                                          196.47

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.05     162.05
  clock reconvergence pessimism                                                                     0.00     162.05
  clock uncertainty                                                                                50.00     212.05
  fifo2/data_mem_reg_27__65_/clk (d04fyj03yd0b0)                                                             212.05 r
  library hold time                                                               1.00             -9.31     202.73
  data required time                                                                                         202.73
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         202.73
  data arrival time                                                                                         -196.47
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -6.27


  Startpoint: fifo1/data_mem_reg_30__30_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_31__37_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.12     165.12
  fifo1/data_mem_reg_30__30_/clk (d04fyj03yd0b0)                         21.52                       0.00     165.12 r
  fifo1/data_mem_reg_30__30_/o (d04fyj03yd0b0)                           10.96     1.00             20.97 &   186.08 r
  fifo1/data_mem_102_ (net)                       2     1.39 
  fifo1/route206/a (d04bfn11wn0a5)                               0.00    10.96     1.00     0.00     0.20 &   186.28 r
  fifo1/route206/o (d04bfn11wn0a5)                                        6.82     1.00             18.02 &   204.31 r
  fifo1/n6405 (net)                               1     0.66 
  fifo1/data_mem_reg_31__37_/si (d04fky00yd0b0)                  0.00     6.82     1.00     0.00     0.07 &   204.38 r
  data arrival time                                                                                           204.38

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.84     159.84
  clock reconvergence pessimism                                                                      0.00     159.84
  clock uncertainty                                                                                 50.00     209.84
  fifo1/data_mem_reg_31__37_/clk (d04fky00yd0b0)                                                              209.84 r
  library hold time                                                                1.00              0.80     210.64
  data required time                                                                                          210.64
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          210.64
  data arrival time                                                                                          -204.38
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.26


  Startpoint: fifo2/data_mem_reg_18__50_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_14__51_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 146.73     146.73
  fifo2/data_mem_reg_18__50_/clk (d04fyj03yd0b0)                         21.10                       0.00     146.73 r
  fifo2/data_mem_reg_18__50_/o (d04fyj03yd0b0)                            8.80     1.00             19.14 &   165.88 r
  fifo2/data_mem_1831_ (net)                      1     0.90 
  fifo2/cts2915/a (d04bfn11wn0a5)                                0.00     8.81     1.00     0.00     0.12 &   166.00 r
  fifo2/cts2915/o (d04bfn11wn0a5)                                        12.33     1.00             21.47 &   187.47 r
  fifo2/n10696 (net)                              2     1.62 
  fifo2/data_mem_reg_14__51_/si (d04fyj03yd0b0)                  0.00    12.34     1.00     0.00     0.24 &   187.71 r
  data arrival time                                                                                           187.71

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.24     153.24
  clock reconvergence pessimism                                                                      0.00     153.24
  clock uncertainty                                                                                 50.00     203.24
  fifo2/data_mem_reg_14__51_/clk (d04fyj03yd0b0)                                                              203.24 r
  library hold time                                                                1.00             -9.28     193.96
  data required time                                                                                          193.96
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          193.96
  data arrival time                                                                                          -187.71
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.25


  Startpoint: fifo0/data_mem_reg_24__42_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_42_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.44     154.44
  fifo0/data_mem_reg_24__42_/clk (d04fyj03yd0b0)                         24.90                       0.00     154.44 r
  fifo0/data_mem_reg_24__42_/o (d04fyj03yd0b0)                           11.42     1.00             21.79 &   176.24 r
  fifo0/data_mem_24__42_ (net)                    2     1.47 
  fifo0/U1839/d (d04can03nn0a5)                                  0.00    11.43     1.00     0.00     0.25 &   176.48 r
  fifo0/U1839/o1 (d04can03nn0a5)                                          8.36     1.00              8.13 &   184.61 f
  fifo0/n1083 (net)                               1     0.94 
  fifo0/U1842/b (d04nan04nd0b7)                                 -0.38     8.38     1.00    -0.05     0.18 &   184.79 f
  fifo0/U1842/o1 (d04nan04nd0b7)                                          6.70     1.00              9.33 &   194.12 r
  fifo0/n10901 (net)                              1     1.00 
  fifo0/U1848/b (d04non02yn0b5)                                  0.00     6.71     1.00     0.00     0.17 &   194.29 r
  fifo0/U1848/o1 (d04non02yn0b5)                                          6.50     1.00              7.76 &   202.05 f
  fifo0/n1102 (net)                               1     1.64 
  fifo0/U1860/a (d04nan02yn0c0)                                 -0.76     6.58     1.00    -0.77    -0.27 &   201.78 f
  fifo0/U1860/o1 (d04nan02yn0c0)                                          5.66     1.00              6.58 &   208.36 r
  fifo0/N58 (net)                                 1     2.32 
  fifo0/data_rd_reg_42_/d (d04fyj03yd0b0)                        0.00     6.16     1.00     0.00     1.21 &   209.57 r
  data arrival time                                                                                           209.57

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.13     163.13
  clock reconvergence pessimism                                                                      0.00     163.13
  clock uncertainty                                                                                 50.00     213.13
  fifo0/data_rd_reg_42_/clk (d04fyj03yd0b0)                                                                   213.13 r
  library hold time                                                                1.00              2.68     215.81
  data required time                                                                                          215.81
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          215.81
  data arrival time                                                                                          -209.57
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.25


  Startpoint: fifo0/data_mem_reg_18__45_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_45_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.61     152.61
  fifo0/data_mem_reg_18__45_/clk (d04fyj03yd0b0)                         24.93                       0.00     152.61 r
  fifo0/data_mem_reg_18__45_/o (d04fyj03yd0b0)                           12.53     1.00             22.71 &   175.32 r
  fifo0/data_mem_18__45_ (net)                    2     1.72 
  fifo0/U941/d (d04can03ln0a5)                                   0.00    12.54     1.00     0.00     0.25 &   175.57 r
  fifo0/U941/o1 (d04can03ln0a5)                                          12.94     1.00             12.59 &   188.16 f
  fifo0/n288 (net)                                1     1.58 
  fifo0/U945/c (d04nan04ld0c7)                                  -2.14    12.98     1.00    -1.75    -1.21 &   186.94 f
  fifo0/U945/o1 (d04nan04ld0c7)                                           9.33     1.00             14.66 &   201.60 r
  fifo0/n296 (net)                                1     2.11 
  fifo0/U959/a (d04non02yn0f0)                                  -0.18     9.41     1.00    -0.02     0.59 &   202.19 r
  fifo0/U959/o1 (d04non02yn0f0)                                           3.13     1.00              3.37 &   205.56 f
  fifo0/n297 (net)                                1     0.82 
  fifo0/U960/b (d04nan02ld0b5)                                   0.00     3.13     1.00     0.00     0.01 &   205.57 f
  fifo0/U960/o1 (d04nan02ld0b5)                                           9.50     1.00             10.54 &   216.11 r
  fifo0/N55 (net)                                 1     1.09 
  fifo0/data_rd_reg_45_/d (d04fyj03yd0c0)                       -0.77     9.52     1.00    -0.10     0.18 &   216.30 r
  data arrival time                                                                                           216.30

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 170.77     170.77
  clock reconvergence pessimism                                                                      0.00     170.77
  clock uncertainty                                                                                 50.00     220.77
  fifo0/data_rd_reg_45_/clk (d04fyj03yd0c0)                                                                   220.77 r
  library hold time                                                                1.00              1.76     222.53
  data required time                                                                                          222.53
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          222.53
  data arrival time                                                                                          -216.30
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.23


  Startpoint: fifo2/data_mem_reg_22__2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_22__1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.95     160.95
  fifo2/data_mem_reg_22__2_/clk (d04fyj03yd0b0)                         27.72                       0.00     160.95 r
  fifo2/data_mem_reg_22__2_/o (d04fyj03yd0b0)                            8.08     1.00             20.98 &   181.93 f
  fifo2/data_mem_1235_ (net)                     2     1.90 
  fifo2/cts1035/a (d04bfn11wn0a5)                               0.00     8.11     1.00     0.00     0.32 &   182.25 f
  fifo2/cts1035/o (d04bfn11wn0a5)                                        5.22     1.00             18.96 &   201.21 f
  fifo2/n8771 (net)                              1     0.53 
  fifo2/data_mem_reg_22__1_/si (d04fyj03yd0b0)                  0.00     5.22     1.00     0.00     0.05 &   201.26 f
  data arrival time                                                                                          201.26

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                169.02     169.02
  clock reconvergence pessimism                                                                     0.00     169.02
  clock uncertainty                                                                                50.00     219.02
  fifo2/data_mem_reg_22__1_/clk (d04fyj03yd0b0)                                                              219.02 r
  library hold time                                                               1.00            -11.56     207.46
  data required time                                                                                         207.46
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         207.46
  data arrival time                                                                                         -201.26
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -6.20


  Startpoint: fifo2/data_mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               159.15     159.15
  fifo2/data_mem_reg_0__1_/clk (d04fyj03yd0b0)                         22.56                       0.00     159.15 r
  fifo2/data_mem_reg_0__1_/o (d04fyj03yd0b0)                           13.11     1.00             22.89 &   182.04 r
  fifo2/data_mem_4248_ (net)                    2     1.91 
  fifo2/cts3727/a (d04bfn11wn0a5)                              0.00    13.15     1.00     0.00     0.46 &   182.50 r
  fifo2/cts3727/o (d04bfn11wn0a5)                                       6.32     1.00             18.40 &   200.90 r
  fifo2/n11533 (net)                            1     0.56 
  fifo2/data_mem_reg_0__2_/si (d04fyj03yd0b0)                  0.00     6.32     1.00     0.00     0.04 &   200.94 r
  data arrival time                                                                                         200.94

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               165.97     165.97
  clock reconvergence pessimism                                                                    0.00     165.97
  clock uncertainty                                                                               50.00     215.97
  fifo2/data_mem_reg_0__2_/clk (d04fyj03yd0b0)                                                              215.97 r
  library hold time                                                              1.00             -8.84     207.13
  data required time                                                                                        207.13
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        207.13
  data arrival time                                                                                        -200.94
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -6.18


  Startpoint: fifo2/data_mem_reg_14__85_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_11__85_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.29     155.29
  fifo2/data_mem_reg_14__85_/clk (d04fyj03yd0b0)                         23.57                       0.00     155.29 r
  fifo2/data_mem_reg_14__85_/o (d04fyj03yd0b0)                           13.05     1.00             22.87 &   178.15 r
  fifo2/data_mem_2414_ (net)                      2     1.84 
  fifo2/cts2974/a (d04bfn11wn0a5)                                0.00    13.06     1.00     0.00     0.26 &   178.42 r
  fifo2/cts2974/o (d04bfn11wn0a5)                                         6.27     1.00             18.33 &   196.74 r
  fifo2/n10756 (net)                              1     0.55 
  fifo2/data_mem_reg_11__85_/si (d04fyj03yd0b0)                  0.00     6.27     1.00     0.00     0.05 &   196.79 r
  data arrival time                                                                                           196.79

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.82     161.82
  clock reconvergence pessimism                                                                      0.00     161.82
  clock uncertainty                                                                                 50.00     211.82
  fifo2/data_mem_reg_11__85_/clk (d04fyj03yd0b0)                                                              211.82 r
  library hold time                                                                1.00             -8.86     202.96
  data required time                                                                                          202.96
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.96
  data arrival time                                                                                          -196.79
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.17


  Startpoint: fifo2/data_mem_reg_22__1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_22__0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.86     160.86
  fifo2/data_mem_reg_22__1_/clk (d04fyj03yd0b0)                         27.71                       0.00     160.86 r
  fifo2/data_mem_reg_22__1_/o (d04fyj03yd0b0)                            8.36     1.00             21.26 &   182.12 f
  fifo2/data_mem_1234_ (net)                     2     2.02 
  fifo2/cts1059/a (d04bfn11wn0a5)                               0.00     8.39     1.00     0.00     0.33 &   182.45 f
  fifo2/cts1059/o (d04bfn11wn0a5)                                        5.03     1.00             18.86 &   201.31 f
  fifo2/n8795 (net)                              1     0.47 
  fifo2/data_mem_reg_22__0_/si (d04fyj03yd0b0)                  0.00     5.03     1.00     0.00     0.04 &   201.34 f
  data arrival time                                                                                          201.34

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                169.04     169.04
  clock reconvergence pessimism                                                                     0.00     169.04
  clock uncertainty                                                                                50.00     219.04
  fifo2/data_mem_reg_22__0_/clk (d04fyj03yd0b0)                                                              219.04 r
  library hold time                                                               1.00            -11.53     207.51
  data required time                                                                                         207.51
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         207.51
  data arrival time                                                                                         -201.34
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -6.17


  Startpoint: fifo2/data_mem_reg_1__110_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__110_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.60     156.60
  fifo2/data_mem_reg_1__110_/clk (d04fyj03yd0b0)                         20.26                       0.00     156.60 r
  fifo2/data_mem_reg_1__110_/o (d04fyj03yd0b0)                           12.53     1.00             22.03 &   178.63 r
  fifo2/data_mem_4220_ (net)                      2     1.77 
  fifo2/cts3290/a (d04bfn11wn0a5)                               -0.19    12.55     1.00    -0.03     0.30 &   178.93 r
  fifo2/cts3290/o (d04bfn11wn0a5)                                         6.19     1.00             18.06 &   196.99 r
  fifo2/n11078 (net)                              1     0.54 
  fifo2/data_mem_reg_8__110_/si (d04fyj03yd0b0)                  0.00     6.19     1.00     0.00     0.04 &   197.03 r
  data arrival time                                                                                           197.03

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.94     161.94
  clock reconvergence pessimism                                                                      0.00     161.94
  clock uncertainty                                                                                 50.00     211.94
  fifo2/data_mem_reg_8__110_/clk (d04fyj03yd0b0)                                                              211.94 r
  library hold time                                                                1.00             -8.75     203.19
  data required time                                                                                          203.19
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          203.19
  data arrival time                                                                                          -197.03
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.16


  Startpoint: fifo2/data_mem_reg_19__82_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_25__81_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.27     152.27
  fifo2/data_mem_reg_19__82_/clk (d04fyj03yd0b0)                         21.57                       0.00     152.27 r
  fifo2/data_mem_reg_19__82_/o (d04fyj03yd0b0)                            8.49     1.00             20.74 &   173.01 f
  fifo2/data_mem_1726_ (net)                      2     2.16 
  fifo2/cts2049/a (d04bfn11wn0a5)                                0.00     8.53     1.00     0.00     0.42 &   173.43 f
  fifo2/cts2049/o (d04bfn11wn0a5)                                         4.99     1.00             18.88 &   192.30 f
  fifo2/n9811 (net)                               1     0.46 
  fifo2/data_mem_reg_25__81_/si (d04fyj03yd0b0)                  0.00     4.99     1.00     0.00     0.04 &   192.34 f
  data arrival time                                                                                           192.34

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.07     160.07
  clock reconvergence pessimism                                                                      0.00     160.07
  clock uncertainty                                                                                 50.00     210.07
  fifo2/data_mem_reg_25__81_/clk (d04fyj03yd0b0)                                                              210.07 r
  library hold time                                                                1.00            -11.58     198.50
  data required time                                                                                          198.50
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.50
  data arrival time                                                                                          -192.34
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.16


  Startpoint: fifo2/data_mem_reg_16__117_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__121_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  152.96     152.96
  fifo2/data_mem_reg_16__117_/clk (d04fyj03yd0b0)                         21.74                       0.00     152.96 r
  fifo2/data_mem_reg_16__117_/o (d04fyj03yd0b0)                           13.71     1.00             23.27 &   176.23 r
  fifo2/data_mem_2172_ (net)                       2     2.05 
  fifo2/cts2695/a (d04bfn11wn0a5)                                -1.77    13.74     1.00    -0.78    -0.32 &   175.91 r
  fifo2/cts2695/o (d04bfn11wn0a5)                                          6.57     1.00             18.85 &   194.76 r
  fifo2/n10469 (net)                               1     0.60 
  fifo2/data_mem_reg_16__121_/si (d04fyj03yd0b0)                  0.00     6.57     1.00     0.00     0.06 &   194.82 r
  data arrival time                                                                                            194.82

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  159.83     159.83
  clock reconvergence pessimism                                                                       0.00     159.83
  clock uncertainty                                                                                  50.00     209.83
  fifo2/data_mem_reg_16__121_/clk (d04fyj03yd0b0)                                                              209.83 r
  library hold time                                                                 1.00             -8.87     200.96
  data required time                                                                                           200.96
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           200.96
  data arrival time                                                                                           -194.82
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -6.14


  Startpoint: init_mask_in0_seed4_reg_52_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_63_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  155.23     155.23
  init_mask_in0_seed4_reg_52_/clk (d04fyj03yd0b0)                         24.38                       0.00     155.23 r
  init_mask_in0_seed4_reg_52_/o (d04fyj03yd0b0)                           13.54     1.00             22.99 &   178.22 r
  init_mask_in0_seed4[52] (net)                    2     1.83 
  cts2549/a (d04bfn11wn0a5)                                       0.00    13.55     1.00     0.00     0.27 &   178.49 r
  cts2549/o (d04bfn11wn0a5)                                                6.43     1.00             18.65 &   197.14 r
  n8417 (net)                                      1     0.58 
  init_mask_in0_seed4_reg_63_/si (d04fyj03yd0b0)                  0.00     6.43     1.00     0.00     0.05 &   197.18 r
  data arrival time                                                                                            197.18

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  162.13     162.13
  clock reconvergence pessimism                                                                       0.00     162.13
  clock uncertainty                                                                                  50.00     212.13
  init_mask_in0_seed4_reg_63_/clk (d04fyj03yd0b0)                                                              212.13 r
  library hold time                                                                 1.00             -8.82     203.32
  data required time                                                                                           203.32
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           203.32
  data arrival time                                                                                           -197.18
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -6.13


  Startpoint: fifo2/data_mem_reg_0__8_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_0__11_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               159.30     159.30
  fifo2/data_mem_reg_0__8_/clk (d04fyj03yd0b0)                         22.60                       0.00     159.30 r
  fifo2/data_mem_reg_0__8_/o (d04fyj03yd0b0)                           13.07     1.00             22.83 &   182.13 r
  fifo2/data_mem_4255_ (net)                    2     1.88 
  fifo2/cts1812/a (d04bfn11wn0a5)                              0.00    13.09     1.00     0.00     0.36 &   182.50 r
  fifo2/cts1812/o (d04bfn11wn0a5)                                       6.59     1.00             18.63 &   201.13 r
  fifo2/n9565 (net)                             1     0.61 
  fifo2/data_mem_reg_0__11_/si (d04fyj03yd0b0)                 0.00     6.59     1.00     0.00     0.06 &   201.19 r
  data arrival time                                                                                         201.19

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               166.18     166.18
  clock reconvergence pessimism                                                                    0.00     166.18
  clock uncertainty                                                                               50.00     216.18
  fifo2/data_mem_reg_0__11_/clk (d04fyj03yd0b0)                                                             216.18 r
  library hold time                                                              1.00             -8.87     207.32
  data required time                                                                                        207.32
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        207.32
  data arrival time                                                                                        -201.19
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -6.13


  Startpoint: fifo0/data_mem_reg_9__70_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_19__67_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.93     153.93
  fifo0/data_mem_reg_9__70_/clk (d04fyj03yd0b0)                         22.78                       0.00     153.93 r
  fifo0/data_mem_reg_9__70_/o (d04fyj03yd0b0)                           12.17     1.00             22.09 &   176.03 r
  fifo0/data_mem_9__70_ (net)                    2     1.66 
  fifo0/cts2044/a (d04bfn11wn0a5)                               0.00    12.19     1.00     0.00     0.30 &   176.32 r
  fifo0/cts2044/o (d04bfn11wn0a5)                                        6.30     1.00             18.04 &   194.36 r
  fifo0/n6020 (net)                              1     0.56 
  fifo0/data_mem_reg_19__67_/si (d04fyj03yd0b0)                 0.00     6.30     1.00     0.00     0.04 &   194.41 r
  data arrival time                                                                                          194.41

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.33     159.33
  clock reconvergence pessimism                                                                     0.00     159.33
  clock uncertainty                                                                                50.00     209.33
  fifo0/data_mem_reg_19__67_/clk (d04fyj03yd0b0)                                                             209.33 r
  library hold time                                                               1.00             -8.80     200.53
  data required time                                                                                         200.53
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         200.53
  data arrival time                                                                                         -194.41
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -6.13


  Startpoint: fifo2/data_mem_reg_30__72_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_30__68_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.49     158.49
  fifo2/data_mem_reg_30__72_/clk (d04fyj03yd0b0)                         24.63                       0.00     158.49 r
  fifo2/data_mem_reg_30__72_/o (d04fyj03yd0b0)                           13.66     1.00             23.36 &   181.85 r
  fifo2/data_mem_209_ (net)                       2     1.93 
  fifo2/cts1960/a (d04bfn11wn0a5)                                0.00    13.68     1.00     0.00     0.35 &   182.20 r
  fifo2/cts1960/o (d04bfn11wn0a5)                                         6.31     1.00             18.59 &   200.79 r
  fifo2/n9718 (net)                               1     0.56 
  fifo2/data_mem_reg_30__68_/si (d04fyj03yd0b0)                  0.00     6.31     1.00     0.00     0.04 &   200.84 r
  data arrival time                                                                                           200.84

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.73     165.73
  clock reconvergence pessimism                                                                      0.00     165.73
  clock uncertainty                                                                                 50.00     215.73
  fifo2/data_mem_reg_30__68_/clk (d04fyj03yd0b0)                                                              215.73 r
  library hold time                                                                1.00             -8.79     206.94
  data required time                                                                                          206.94
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          206.94
  data arrival time                                                                                          -200.84
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.11


  Startpoint: init_mask_in0_seed2_reg_6_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_2__3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 148.88     148.88
  init_mask_in0_seed2_reg_6_/clk (d04fyj03ld0b0)                         22.94                       0.00     148.88 r
  init_mask_in0_seed2_reg_6_/o (d04fyj03ld0b0)                           18.30     1.00             31.04 &   179.92 r
  init_mask_in0_seed2_6 (net)                     2     1.95 
  cts946/a (d04bfn11wn0a5)                                       0.00    18.31     1.00     0.00     0.30 &   180.22 r
  cts946/o (d04bfn11wn0a5)                                                7.14     1.00             20.30 &   200.52 r
  n6814 (net)                                     1     0.68 
  init_mask_in0_mask_reg_2__3_/d (d04fyj03nd0b0)                 0.00     7.14     1.00     0.00     0.12 &   200.64 r
  data arrival time                                                                                           200.64

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.00     153.00
  clock reconvergence pessimism                                                                      0.00     153.00
  clock uncertainty                                                                                 50.00     203.00
  init_mask_in0_mask_reg_2__3_/clk (d04fyj03nd0b0)                                                            203.00 r
  library hold time                                                                1.00              3.74     206.74
  data required time                                                                                          206.74
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          206.74
  data arrival time                                                                                          -200.64
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.10


  Startpoint: fifo1/data_mem_reg_15__12_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__12_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.16     157.16
  fifo1/data_mem_reg_15__12_/clk (d04fyj03yd0b0)                         24.37                       0.00     157.16 r
  fifo1/data_mem_reg_15__12_/o (d04fyj03yd0b0)                           12.43     1.00             22.63 &   179.79 r
  fifo1/data_mem_1164_ (net)                      2     1.74 
  fifo1/route492/a (d04bfn11wn0a5)                               0.00    12.45     1.00     0.00     0.36 &   180.15 r
  fifo1/route492/o (d04bfn11wn0a5)                                        6.46     1.00             18.28 &   198.43 r
  fifo1/n6693 (net)                               1     0.59 
  fifo1/data_mem_reg_28__12_/si (d04fyj03yd0b0)                  0.00     6.46     1.00     0.00     0.06 &   198.49 r
  data arrival time                                                                                           198.49

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.43     163.43
  clock reconvergence pessimism                                                                      0.00     163.43
  clock uncertainty                                                                                 50.00     213.43
  fifo1/data_mem_reg_28__12_/clk (d04fyj03yd0b0)                                                              213.43 r
  library hold time                                                                1.00             -8.84     204.59
  data required time                                                                                          204.59
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          204.59
  data arrival time                                                                                          -198.49
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.10


  Startpoint: fifo2/data_mem_reg_2__74_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_74_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                151.90     151.90
  fifo2/data_mem_reg_2__74_/clk (d04fyj03yd0b0)                         23.82                       0.00     151.90 r
  fifo2/data_mem_reg_2__74_/o (d04fyj03yd0b0)                           15.80     1.00             24.97 &   176.86 r
  fifo2/data_mem_4047_ (net)                     2     2.45 
  fifo2/U2200/d (d04can03yn0d0)                                 0.00    15.83     1.00     0.00     0.47 &   177.33 r
  fifo2/U2200/o1 (d04can03yn0d0)                                         4.88     1.00              3.69 &   181.02 f
  fifo2/n1004 (net)                              1     0.81 
  fifo2/place1451/a (d04nan02yn0b6)                            -0.25     4.88     1.00    -0.06     0.03 &   181.05 f
  fifo2/place1451/o1 (d04nan02yn0b6)                                     5.71     1.00              6.16 &   187.20 r
  fifo2/n1011 (net)                              1     1.53 
  fifo2/U2209/a (d04non02yd0c5)                                -0.29     5.79     1.00    -0.04     0.43 &   187.63 r
  fifo2/U2209/o1 (d04non02yd0c5)                                         5.99     1.00              5.82 &   193.45 f
  fifo2/n1012 (net)                              1     2.75 
  fifo2/post_place339/a (d04nan02nd0h0)                         0.00     6.01     1.00     0.00     0.26 &   193.71 f
  fifo2/post_place339/o1 (d04nan02nd0h0)                                 5.23     1.00              5.44 &   199.14 r
  fifo2/N91 (net)                                1     6.80 
  fifo2/data_rd_reg_74_/d (d04fyj03yd0c0)                      -1.31    16.84     1.00    -0.14    10.44 &   209.58 r
  data arrival time                                                                                          209.58

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                163.93     163.93
  clock reconvergence pessimism                                                                     0.00     163.93
  clock uncertainty                                                                                50.00     213.93
  fifo2/data_rd_reg_74_/clk (d04fyj03yd0c0)                                                                  213.93 r
  library hold time                                                               1.00              1.75     215.67
  data required time                                                                                         215.67
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         215.67
  data arrival time                                                                                         -209.58
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -6.09


  Startpoint: fifo2/data_mem_reg_28__75_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__72_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.56     151.56
  fifo2/data_mem_reg_28__75_/clk (d04fyj03yd0b0)                         23.34                       0.00     151.56 r
  fifo2/data_mem_reg_28__75_/o (d04fyj03yd0b0)                           11.45     1.00             21.64 &   173.19 r
  fifo2/data_mem_486_ (net)                       2     1.49 
  fifo2/cts4045/a (d04bfn11wn0a5)                                0.00    11.46     1.00     0.00     0.17 &   173.36 r
  fifo2/cts4045/o (d04bfn11wn0a5)                                         6.36     1.00             17.84 &   191.20 r
  fifo2/n11861 (net)                              1     0.57 
  fifo2/data_mem_reg_29__72_/si (d04fyj03yd0b0)                  0.00     6.36     1.00     0.00     0.05 &   191.24 r
  data arrival time                                                                                           191.24

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.09     156.09
  clock reconvergence pessimism                                                                      0.00     156.09
  clock uncertainty                                                                                 50.00     206.09
  fifo2/data_mem_reg_29__72_/clk (d04fyj03yd0b0)                                                              206.09 r
  library hold time                                                                1.00             -8.78     197.31
  data required time                                                                                          197.31
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          197.31
  data arrival time                                                                                          -191.24
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.07


  Startpoint: fifo0/data_mem_reg_30__37_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_28__37_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 150.00     150.00
  fifo0/data_mem_reg_30__37_/clk (d04fyj03yd0c0)                         22.98                       0.00     150.00 r
  fifo0/data_mem_reg_30__37_/o (d04fyj03yd0c0)                            8.27     1.00             20.79 &   170.80 r
  fifo0/data_mem_30__37_ (net)                    2     1.67 
  fifo0/route107/a (d04bfn11wn0a5)                              -0.07     8.29     1.00    -0.01     0.25 &   171.04 r
  fifo0/route107/o (d04bfn11wn0a5)                                        6.27     1.00             16.60 &   187.65 r
  fifo0/n6598 (net)                               1     0.57 
  fifo0/data_mem_reg_28__37_/si (d04fyj03yd0c0)                  0.00     6.27     1.00     0.00     0.05 &   187.69 r
  data arrival time                                                                                           187.69

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.53     152.53
  clock reconvergence pessimism                                                                      0.00     152.53
  clock uncertainty                                                                                 50.00     202.53
  fifo0/data_mem_reg_28__37_/clk (d04fyj03yd0c0)                                                              202.53 r
  library hold time                                                                1.00             -8.78     193.76
  data required time                                                                                          193.76
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          193.76
  data arrival time                                                                                          -187.69
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.06


  Startpoint: fifo2/data_mem_reg_26__83_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_26__87_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 150.74     150.74
  fifo2/data_mem_reg_26__83_/clk (d04fyj03yd0b0)                         20.75                       0.00     150.74 r
  fifo2/data_mem_reg_26__83_/o (d04fyj03yd0b0)                           12.75     1.00             22.36 &   173.10 r
  fifo2/data_mem_768_ (net)                       2     1.84 
  fifo2/cts3956/a (d04bfn11wn0a5)                                0.00    12.77     1.00     0.00     0.34 &   173.44 r
  fifo2/cts3956/o (d04bfn11wn0a5)                                         7.13     1.00             18.96 &   192.40 r
  fifo2/n11768 (net)                              1     0.71 
  fifo2/data_mem_reg_26__87_/si (d04fyj03yd0b0)                 -0.34     7.14     1.00    -0.04     0.09 &   192.48 r
  data arrival time                                                                                           192.48

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.43     157.43
  clock reconvergence pessimism                                                                      0.00     157.43
  clock uncertainty                                                                                 50.00     207.43
  fifo2/data_mem_reg_26__87_/clk (d04fyj03yd0b0)                                                              207.43 r
  library hold time                                                                1.00             -8.89     198.54
  data required time                                                                                          198.54
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.54
  data arrival time                                                                                          -192.48
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.06


  Startpoint: init_mask_alu0_seed7_reg_14_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_7__10_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   148.20     148.20
  init_mask_alu0_seed7_reg_14_/clk (d04fyj03wd0b0)                         20.64                       0.00     148.20 r
  init_mask_alu0_seed7_reg_14_/o (d04fyj03wd0b0)                           12.96     1.00             28.75 &   176.95 r
  init_mask_alu0_seed7_14 (net)                     1     1.04 
  cts1679/a (d04bfn11wn0a5)                                       -0.32    12.96     1.00    -0.04     0.19 &   177.14 r
  cts1679/o (d04bfn11wn0a5)                                                11.89     1.00             22.93 &   200.07 r
  n7547 (net)                                       2     1.55 
  init_mask_alu0_mask_reg_7__10_/d (d04fyj03yd0c0)                -1.02    11.91     1.00    -0.13     0.18 &   200.25 r
  data arrival time                                                                                             200.25

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   154.58     154.58
  clock reconvergence pessimism                                                                        0.00     154.58
  clock uncertainty                                                                                   50.00     204.58
  init_mask_alu0_mask_reg_7__10_/clk (d04fyj03yd0c0)                                                            204.58 r
  library hold time                                                                  1.00              1.73     206.31
  data required time                                                                                            206.31
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            206.31
  data arrival time                                                                                            -200.25
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -6.06


  Startpoint: fifo0/data_mem_reg_13__63_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_12__62_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.95     151.95
  fifo0/data_mem_reg_13__63_/clk (d04fyj03yd0b0)                         24.14                       0.00     151.95 r
  fifo0/data_mem_reg_13__63_/o (d04fyj03yd0b0)                           12.82     1.00             22.86 &   174.81 r
  fifo0/data_mem_13__63_ (net)                    2     1.82 
  fifo0/cts1712/a (d04bfn11wn0a5)                               -0.22    12.85     1.00    -0.03     0.38 &   175.19 r
  fifo0/cts1712/o (d04bfn11wn0a5)                                         6.30     1.00             18.27 &   193.47 r
  fifo0/n5678 (net)                               1     0.56 
  fifo0/data_mem_reg_12__62_/si (d04fyj03yd0b0)                  0.00     6.30     1.00     0.00     0.05 &   193.51 r
  data arrival time                                                                                           193.51

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.43     158.43
  clock reconvergence pessimism                                                                      0.00     158.43
  clock uncertainty                                                                                 50.00     208.43
  fifo0/data_mem_reg_12__62_/clk (d04fyj03yd0b0)                                                              208.43 r
  library hold time                                                                1.00             -8.86     199.57
  data required time                                                                                          199.57
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          199.57
  data arrival time                                                                                          -193.51
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.06


  Startpoint: fifo2/data_rd_reg_130_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_alu0/gen_ecc_alu0_ecc_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            164.64     164.64
  fifo2/data_rd_reg_130_/clk (d04fyj03yd0c0)                                        23.84                       0.00     164.64 r
  fifo2/data_rd_reg_130_/o (d04fyj03yd0c0)                                          10.66     1.00             22.71 &   187.35 r
  fifo2/data_rd[130] (net)                                   2     2.71 
  check_ecc_alu0/gen_ecc_alu0_ecc_reg_2_/si (d04fyj03yd0c0)                 0.00    10.72     1.00     0.00     0.56 &   187.92 r
  data arrival time                                                                                                      187.92

  clock clk (rise edge)                                                                                         0.00       0.00
  clock network delay (propagated)                                                                            153.35     153.35
  clock reconvergence pessimism                                                                                 0.00     153.35
  clock uncertainty                                                                                            50.00     203.35
  check_ecc_alu0/gen_ecc_alu0_ecc_reg_2_/clk (d04fyj03yd0c0)                                                             203.35 r
  library hold time                                                                           1.00             -9.38     193.97
  data required time                                                                                                     193.97
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     193.97
  data arrival time                                                                                                     -187.92
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                        -6.06


  Startpoint: fifo2/data_mem_reg_1__107_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__107_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.66     156.66
  fifo2/data_mem_reg_1__107_/clk (d04fyj03yd0b0)                         20.29                       0.00     156.66 r
  fifo2/data_mem_reg_1__107_/o (d04fyj03yd0b0)                           12.69     1.00             22.17 &   178.83 r
  fifo2/data_mem_4217_ (net)                      2     1.81 
  fifo2/cts1932/a (d04bfn11wn0a5)                               -0.20    12.71     1.00    -0.03     0.32 &   179.15 r
  fifo2/cts1932/o (d04bfn11wn0a5)                                         6.31     1.00             18.24 &   197.38 r
  fifo2/n9686 (net)                               1     0.56 
  fifo2/data_mem_reg_8__107_/si (d04fyj03yd0b0)                  0.00     6.31     1.00     0.00     0.05 &   197.43 r
  data arrival time                                                                                           197.43

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.24     162.24
  clock reconvergence pessimism                                                                      0.00     162.24
  clock uncertainty                                                                                 50.00     212.24
  fifo2/data_mem_reg_8__107_/clk (d04fyj03yd0b0)                                                              212.24 r
  library hold time                                                                1.00             -8.77     203.47
  data required time                                                                                          203.47
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          203.47
  data arrival time                                                                                          -197.43
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -6.04


  Startpoint: fifo0/data_mem_reg_22__1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_10__1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                166.01     166.01
  fifo0/data_mem_reg_22__1_/clk (d04fyj03yd0b0)                         24.93                       0.00     166.01 r
  fifo0/data_mem_reg_22__1_/o (d04fyj03yd0b0)                           12.07     1.00             22.41 &   188.42 r
  fifo0/data_mem_22__1_ (net)                    2     1.64 
  fifo0/route123/a (d04bfn11wn0a5)                              0.00    12.08     1.00     0.00     0.24 &   188.66 r
  fifo0/route123/o (d04bfn11wn0a5)                                       6.57     1.00             18.25 &   206.91 r
  fifo0/n6615 (net)                              1     0.61 
  fifo0/data_mem_reg_10__1_/si (d04fyj03yd0c0)                  0.00     6.57     1.00     0.00     0.06 &   206.96 r
  data arrival time                                                                                          206.96

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                171.76     171.76
  clock reconvergence pessimism                                                                     0.00     171.76
  clock uncertainty                                                                                50.00     221.76
  fifo0/data_mem_reg_10__1_/clk (d04fyj03yd0c0)                                                              221.76 r
  library hold time                                                               1.00             -8.77     212.99
  data required time                                                                                         212.99
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         212.99
  data arrival time                                                                                         -206.96
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -6.02


  Startpoint: fifo2/data_mem_reg_6__60_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_6__59_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                152.58     152.58
  fifo2/data_mem_reg_6__60_/clk (d04fyj03yd0b0)                         21.67                       0.00     152.58 r
  fifo2/data_mem_reg_6__60_/o (d04fyj03yd0b0)                           13.09     1.00             22.46 &   175.04 r
  fifo2/data_mem_3485_ (net)                     2     1.81 
  fifo2/cts837/a (d04bfn11wn0a5)                               -0.20    13.10     1.00    -0.03     0.23 &   175.27 r
  fifo2/cts837/o (d04bfn11wn0a5)                                         7.10     1.00             19.05 &   194.32 r
  fifo2/n8570 (net)                              1     0.71 
  fifo2/data_mem_reg_6__59_/si (d04fyj03yd0b0)                  0.00     7.10     1.00     0.00     0.13 &   194.45 r
  data arrival time                                                                                          194.45

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.35     159.35
  clock reconvergence pessimism                                                                     0.00     159.35
  clock uncertainty                                                                                50.00     209.35
  fifo2/data_mem_reg_6__59_/clk (d04fyj03yd0b0)                                                              209.35 r
  library hold time                                                               1.00             -8.89     200.46
  data required time                                                                                         200.46
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         200.46
  data arrival time                                                                                         -194.45
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -6.02


  Startpoint: init_mask_alu0_seed3_reg_99_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_74_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   153.88     153.88
  init_mask_alu0_seed3_reg_99_/clk (d04fyj03yd0b0)                         20.39                       0.00     153.88 r
  init_mask_alu0_seed3_reg_99_/o (d04fyj03yd0b0)                            9.26     1.00             19.44 &   173.32 r
  init_mask_alu0_seed3[99] (net)                    1     1.02 
  cts2276/a (d04bfn11wn0a5)                                        0.00     9.27     1.00     0.00     0.22 &   173.54 r
  cts2276/o (d04bfn11wn0a5)                                                12.81     1.00             21.43 &   194.97 r
  n8144 (net)                                       2     1.57 
  init_mask_alu0_seed3_reg_74_/si (d04fyj03yd0b0)                 -0.63    12.82     1.00    -0.07     0.19 &   195.16 r
  data arrival time                                                                                             195.16

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   160.50     160.50
  clock reconvergence pessimism                                                                        0.00     160.50
  clock uncertainty                                                                                   50.00     210.50
  init_mask_alu0_seed3_reg_74_/clk (d04fyj03yd0b0)                                                              210.50 r
  library hold time                                                                  1.00             -9.35     201.15
  data required time                                                                                            201.15
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            201.15
  data arrival time                                                                                            -195.16
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -5.99


  Startpoint: init_mask_in0_seed5_reg_4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_5__3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  150.22     150.22
  init_mask_in0_seed5_reg_4_/clk (d04fyj03yd0b0)                          19.48                       0.00     150.22 r
  init_mask_in0_seed5_reg_4_/o (d04fyj03yd0b0)                             8.42     1.00             18.57 &   168.78 r
  init_mask_in0_seed5_4 (net)                      1     0.82 
  cts1519/a (d04bfn11wn0a5)                                       0.00     8.42     1.00     0.00     0.16 &   168.95 r
  cts1519/o (d04bfn11wn0a5)                                               11.88     1.00             20.42 &   189.36 r
  n7387 (net)                                      2     1.41 
  init_mask_in0_mask_reg_5__3_/si (d04fyj03yd0b0)                 0.00    11.89     1.00     0.00     0.19 &   189.55 r
  data arrival time                                                                                            189.55

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  154.87     154.87
  clock reconvergence pessimism                                                                       0.00     154.87
  clock uncertainty                                                                                  50.00     204.87
  init_mask_in0_mask_reg_5__3_/clk (d04fyj03yd0b0)                                                             204.87 r
  library hold time                                                                 1.00             -9.33     195.54
  data required time                                                                                           195.54
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           195.54
  data arrival time                                                                                           -189.55
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -5.98


  Startpoint: fifo1/data_mem_reg_4__20_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/LOCKUP
               (negative level-sensitive latch clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           500.00     500.00
  clock network delay (propagated)                                                                156.34     656.34
  fifo1/data_mem_reg_4__20_/clk (d04fyj03ld0b0)                         20.11                       0.00     656.34 r
  fifo1/data_mem_reg_4__20_/o (d04fyj03ld0b0)                           31.39     1.00             40.27 &   696.61 r
  fifo1/data_mem_1964_ (net)                     2     4.51 
  fifo1/LOCKUP/d (d04ltn80yd0e0)                               -2.27    31.68     1.00    -0.24     3.68 &   700.29 r
  data arrival time                                                                                          700.29

  clock clk (rise edge)                                                                           500.00     500.00
  clock network delay (propagated)                                                                159.17     659.17
  clock reconvergence pessimism                                                                     0.00     659.17
  clock uncertainty                                                                                50.00     709.17
  fifo1/LOCKUP/clkb (d04ltn80yd0e0)                                                                          709.17 r
  library hold time                                                               1.00             -2.90     706.27
  data required time                                                                                         706.27
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         706.27
  data arrival time                                                                                         -700.29
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.98


  Startpoint: fifo2/data_mem_reg_9__23_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_23_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                148.83     148.83
  fifo2/data_mem_reg_9__23_/clk (d04fyj03yd0b0)                         22.25                       0.00     148.83 r
  fifo2/data_mem_reg_9__23_/o (d04fyj03yd0b0)                           11.79     1.00             21.70 &   170.53 r
  fifo2/data_mem_3037_ (net)                     2     1.57 
  fifo2/U3682/d (d04can03nn0a5)                                 0.00    11.80     1.00     0.00     0.24 &   170.77 r
  fifo2/U3682/o1 (d04can03nn0a5)                                         9.72     1.00              9.24 &   180.01 f
  fifo2/n2465 (net)                              1     1.20 
  fifo2/U3686/a (d04nan04yd0b7)                                -1.05     9.74     1.00    -0.72    -0.41 &   179.59 f
  fifo2/U3686/o1 (d04nan04yd0b7)                                         8.05     1.00              8.92 &   188.51 r
  fifo2/n2471 (net)                              1     1.66 
  fifo2/U3692/a (d04non02yn0e0)                                 0.00     8.08     1.00     0.00     0.39 &   188.90 r
  fifo2/U3692/o1 (d04non02yn0e0)                                         6.16     1.00              4.32 &   193.22 f
  fifo2/n2483 (net)                              1     5.47 
  fifo2/U3704/a (d04nan02yn0c0)                                -2.70    11.88     1.00    -1.74     4.48 &   197.69 f
  fifo2/U3704/o1 (d04nan02yn0c0)                                        10.38     1.00              9.13 &   206.82 r
  fifo2/N142 (net)                               1     3.37 
  fifo2/data_rd_reg_23_/d (d04fyj03yd0b0)                      -1.57    11.15     1.00    -1.13     1.54 &   208.36 r
  data arrival time                                                                                          208.36

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.77     161.77
  clock reconvergence pessimism                                                                     0.00     161.77
  clock uncertainty                                                                                50.00     211.77
  fifo2/data_rd_reg_23_/clk (d04fyj03yd0b0)                                                                  211.77 r
  library hold time                                                               1.00              2.57     214.34
  data required time                                                                                         214.34
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         214.34
  data arrival time                                                                                         -208.36
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.98


  Startpoint: fifo2/data_mem_reg_22__50_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_50_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 145.85     145.85
  fifo2/data_mem_reg_22__50_/clk (d04fyj03yd0b0)                         22.01                       0.00     145.85 r
  fifo2/data_mem_reg_22__50_/o (d04fyj03yd0b0)                           12.21     1.00             22.09 &   167.94 r
  fifo2/data_mem_1283_ (net)                      2     1.69 
  fifo2/U1478/b (d04can03nn0a5)                                 -0.22    12.22     1.00    -0.03     0.26 &   168.20 r
  fifo2/U1478/o1 (d04can03nn0a5)                                          9.68     1.00             10.32 &   178.52 f
  fifo2/n733 (net)                                1     1.10 
  fifo2/U1481/b (d04ann04nd0d7)                                 -1.03     9.69     1.00    -0.78    -0.55 &   177.97 f
  fifo2/U1481/o (d04ann04nd0d7)                                           7.04     1.00             15.08 &   193.05 f
  fifo2/n735 (net)                                1     6.12 
  fifo2/place1569/d (d04nan04yd0f0)                              0.00    12.93     1.00     0.00     6.62 &   199.67 f
  fifo2/place1569/o1 (d04nan04yd0f0)                                      6.26     1.00             10.80 &   210.48 r
  fifo2/N115 (net)                                1     3.37 
  fifo2/data_rd_reg_50_/d (d04fyj03yd0c0)                       -0.16     6.61     1.00    -0.02     1.44 &   211.92 r
  data arrival time                                                                                           211.92

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 166.11     166.11
  clock reconvergence pessimism                                                                      0.00     166.11
  clock uncertainty                                                                                 50.00     216.11
  fifo2/data_rd_reg_50_/clk (d04fyj03yd0c0)                                                                   216.11 r
  library hold time                                                                1.00              1.77     217.89
  data required time                                                                                          217.89
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          217.89
  data arrival time                                                                                          -211.92
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.97


  Startpoint: fifo0/data_mem_reg_9__67_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_16__71_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.18     154.18
  fifo0/data_mem_reg_9__67_/clk (d04fyj03yd0b0)                         22.84                       0.00     154.18 r
  fifo0/data_mem_reg_9__67_/o (d04fyj03yd0b0)                           11.53     1.00             21.57 &   175.75 r
  fifo0/data_mem_9__67_ (net)                    2     1.50 
  fifo0/cts867/a (d04bfn11wn0a5)                                0.00    11.54     1.00     0.00     0.24 &   175.99 r
  fifo0/cts867/o (d04bfn11wn0a5)                                         6.28     1.00             17.78 &   193.78 r
  fifo0/n4814 (net)                              1     0.56 
  fifo0/data_mem_reg_16__71_/si (d04fyj03yd0b0)                 0.00     6.28     1.00     0.00     0.04 &   193.82 r
  data arrival time                                                                                          193.82

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.63     158.63
  clock reconvergence pessimism                                                                     0.00     158.63
  clock uncertainty                                                                                50.00     208.63
  fifo0/data_mem_reg_16__71_/clk (d04fyj03yd0b0)                                                             208.63 r
  library hold time                                                               1.00             -8.84     199.79
  data required time                                                                                         199.79
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         199.79
  data arrival time                                                                                         -193.82
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.96


  Startpoint: fifo2/data_mem_reg_18__88_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_9__88_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.74     154.74
  fifo2/data_mem_reg_18__88_/clk (d04fyj03yd0b0)                         21.51                       0.00     154.74 r
  fifo2/data_mem_reg_18__88_/o (d04fyj03yd0b0)                           12.40     1.00             22.16 &   176.89 r
  fifo2/data_mem_1869_ (net)                      2     1.74 
  fifo2/cts4523/a (d04bfn11wn0a5)                                0.00    12.42     1.00     0.00     0.36 &   177.26 r
  fifo2/cts4523/o (d04bfn11wn0a5)                                         6.27     1.00             18.10 &   195.36 r
  fifo2/n12354 (net)                              1     0.55 
  fifo2/data_mem_reg_9__88_/si (d04fyj03yd0b0)                   0.00     6.28     1.00     0.00     0.04 &   195.40 r
  data arrival time                                                                                           195.40

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.19     160.19
  clock reconvergence pessimism                                                                      0.00     160.19
  clock uncertainty                                                                                 50.00     210.19
  fifo2/data_mem_reg_9__88_/clk (d04fyj03yd0b0)                                                               210.19 r
  library hold time                                                                1.00             -8.83     201.36
  data required time                                                                                          201.36
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.36
  data arrival time                                                                                          -195.40
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.96


  Startpoint: fifo0/data_mem_reg_9__68_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_19__66_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.47     154.47
  fifo0/data_mem_reg_9__68_/clk (d04fyj03yd0b0)                         22.89                       0.00     154.47 r
  fifo0/data_mem_reg_9__68_/o (d04fyj03yd0b0)                           12.34     1.00             22.25 &   176.72 r
  fifo0/data_mem_9__68_ (net)                    2     1.70 
  fifo0/cts794/a (d04bfn11wn0a5)                                0.00    12.35     1.00     0.00     0.28 &   177.00 r
  fifo0/cts794/o (d04bfn11wn0a5)                                         6.37     1.00             18.17 &   195.17 r
  fifo0/n4739 (net)                              1     0.57 
  fifo0/data_mem_reg_19__66_/si (d04fyj03yd0b0)                 0.00     6.37     1.00     0.00     0.05 &   195.22 r
  data arrival time                                                                                          195.22

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.98     159.98
  clock reconvergence pessimism                                                                     0.00     159.98
  clock uncertainty                                                                                50.00     209.98
  fifo0/data_mem_reg_19__66_/clk (d04fyj03yd0b0)                                                             209.98 r
  library hold time                                                               1.00             -8.80     201.18
  data required time                                                                                         201.18
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         201.18
  data arrival time                                                                                         -195.22
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.96


  Startpoint: fifo0/data_mem_reg_24__32_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_32_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.67     149.67
  fifo0/data_mem_reg_24__32_/clk (d04fyj03yd0b0)                         21.75                       0.00     149.67 r
  fifo0/data_mem_reg_24__32_/o (d04fyj03yd0b0)                           10.50     1.00             20.49 &   170.15 r
  fifo0/data_mem_24__32_ (net)                    2     1.24 
  fifo0/U1770/d (d04can03wn0a5)                                  0.00    10.50     1.00     0.00     0.12 &   170.27 r
  fifo0/U1770/o1 (d04can03wn0a5)                                          9.31     1.00             10.80 &   181.07 f
  fifo0/n1016 (net)                               1     0.94 
  fifo0/U1773/b (d04nan04yd0b7)                                 -0.14     9.32     1.00    -0.02     0.19 &   181.27 f
  fifo0/U1773/o1 (d04nan04yd0b7)                                          6.31     1.00              8.33 &   189.60 r
  fifo0/n1023 (net)                               1     1.04 
  fifo0/U1779/a (d04non02nn0c0)                                 -0.08     6.33     1.00    -0.01     0.21 &   189.80 r
  fifo0/U1779/o1 (d04non02nn0c0)                                          4.21     1.00              4.81 &   194.61 f
  fifo0/n1035 (net)                               1     1.48 
  fifo0/U1791/a (d04nan02yn0d0)                                  0.00     4.27     1.00     0.00     0.35 &   194.96 f
  fifo0/U1791/o1 (d04nan02yn0d0)                                          8.72     1.00              4.49 &   199.46 r
  fifo0/N68 (net)                                 1     5.29 
  fifo0/data_rd_reg_32_/d (d04fyj03yd0c0)                       -1.64    17.13     1.00    -0.66     8.64 &   208.10 r
  data arrival time                                                                                           208.10

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.40     162.40
  clock reconvergence pessimism                                                                      0.00     162.40
  clock uncertainty                                                                                 50.00     212.40
  fifo0/data_rd_reg_32_/clk (d04fyj03yd0c0)                                                                   212.40 r
  library hold time                                                                1.00              1.65     214.05
  data required time                                                                                          214.05
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          214.05
  data arrival time                                                                                          -208.10
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.95


  Startpoint: init_mask_in0_seed6_reg_56_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_6__50_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   143.90     143.90
  init_mask_in0_seed6_reg_56_/clk (d04fyj03yd0b0)                          20.04                       0.00     143.90 r
  init_mask_in0_seed6_reg_56_/o (d04fyj03yd0b0)                             9.48     1.00             19.57 &   163.46 r
  init_mask_in0_seed6[56] (net)                     1     1.07 
  cts1963/a (d04bfn11wn0a5)                                       -0.04     9.49     1.00    -0.01     0.22 &   163.69 r
  cts1963/o (d04bfn11wn0a5)                                                11.79     1.00             20.76 &   184.45 r
  n7831 (net)                                       2     1.39 
  init_mask_in0_mask_reg_6__50_/si (d04fyj03nd0b0)                 0.00    11.79     1.00     0.00     0.14 &   184.58 r
  data arrival time                                                                                             184.58

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   150.62     150.62
  clock reconvergence pessimism                                                                        0.00     150.62
  clock uncertainty                                                                                   50.00     200.62
  init_mask_in0_mask_reg_6__50_/clk (d04fyj03nd0b0)                                                             200.62 r
  library hold time                                                                  1.00            -10.10     190.52
  data required time                                                                                            190.52
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            190.52
  data arrival time                                                                                            -184.58
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -5.94


  Startpoint: fifo2/data_mem_reg_23__122_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_122_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  150.79     150.79
  fifo2/data_mem_reg_23__122_/clk (d04fyj03yd0b0)                         18.98                       0.00     150.79 r
  fifo2/data_mem_reg_23__122_/o (d04fyj03yd0b0)                            7.44     1.00             19.22 &   170.01 f
  fifo2/data_mem_1218_ (net)                       2     1.67 
  fifo2/U2014/b (d04can03nn0a5)                                   0.00     7.45     1.00     0.00     0.25 &   170.26 f
  fifo2/U2014/o1 (d04can03nn0a5)                                          14.42     1.00             17.16 &   187.42 r
  fifo2/n803 (net)                                 1     2.05 
  fifo2/U2015/d (d04nan04yn0d0)                                   0.00    14.49     1.00     0.00     0.70 &   188.12 r
  fifo2/U2015/o1 (d04nan04yn0d0)                                          10.12     1.00              9.34 &   197.46 f
  fifo2/n807 (net)                                 1     1.36 
  fifo2/U2016/b (d04non02yn0b5)                                  -1.57    10.13     1.00    -1.10    -0.81 &   196.65 f
  fifo2/U2016/o1 (d04non02yn0b5)                                           4.99     1.00              6.07 &   202.73 r
  fifo2/n809 (net)                                 1     0.66 
  fifo2/U2017/b (d04nan02yn0b5)                                   0.00     4.99     1.00     0.00     0.01 &   202.74 r
  fifo2/U2017/o1 (d04nan02yn0b5)                                           6.66     1.00              6.53 &   209.27 f
  fifo2/N430 (net)                                 1     2.28 
  fifo2/data_rd_reg_122_/d (d04fyj03yd0g0)                       -0.92     6.97     1.00    -0.83     0.19 &   209.46 f
  data arrival time                                                                                            209.46

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  166.53     166.53
  clock reconvergence pessimism                                                                       0.00     166.53
  clock uncertainty                                                                                  50.00     216.53
  fifo2/data_rd_reg_122_/clk (d04fyj03yd0g0)                                                                   216.53 r
  library hold time                                                                 1.00             -1.14     215.39
  data required time                                                                                           215.39
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           215.39
  data arrival time                                                                                           -209.46
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -5.93


  Startpoint: fifo0/data_mem_reg_16__46_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_46_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.16     152.16
  fifo0/data_mem_reg_16__46_/clk (d04fyj03yd0b0)                         18.63                       0.00     152.16 r
  fifo0/data_mem_reg_16__46_/o (d04fyj03yd0b0)                           12.94     1.00             22.14 &   174.30 r
  fifo0/data_mem_16__46_ (net)                    2     1.89 
  fifo0/U1090/d (d04can03ln0a5)                                 -0.24    12.97     1.00    -0.03     0.41 &   174.71 r
  fifo0/U1090/o1 (d04can03ln0a5)                                          9.37     1.00              9.70 &   184.41 f
  fifo0/n393 (net)                                1     0.94 
  fifo0/U1093/b (d04nan04ld0b7)                                 -0.42     9.37     1.00    -0.06     0.09 &   184.49 f
  fifo0/U1093/o1 (d04nan04ld0b7)                                          9.53     1.00             13.36 &   197.86 r
  fifo0/n395 (net)                                1     1.92 
  fifo0/U1094/b (d04non02yn0b3)                                 -1.25     9.66     1.00    -0.73     0.05 &   197.91 r
  fifo0/U1094/o1 (d04non02yn0b3)                                          5.29     1.00              7.08 &   204.99 f
  fifo0/n408 (net)                                1     1.15 
  fifo0/U1106/a (d04nan02wd0b5)                                 -0.31     5.30     1.00    -0.06     0.14 &   205.12 f
  fifo0/U1106/o1 (d04nan02wd0b5)                                         10.80     1.00             12.06 &   217.18 r
  fifo0/N54 (net)                                 1     1.19 
  fifo0/data_rd_reg_46_/d (d04fyj03yd0g0)                        0.00    10.82     1.00     0.00     0.30 &   217.48 r
  data arrival time                                                                                           217.48

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 170.78     170.78
  clock reconvergence pessimism                                                                      0.00     170.78
  clock uncertainty                                                                                 50.00     220.78
  fifo0/data_rd_reg_46_/clk (d04fyj03yd0g0)                                                                   220.78 r
  library hold time                                                                1.00              2.62     223.40
  data required time                                                                                          223.40
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          223.40
  data arrival time                                                                                          -217.48
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.92


  Startpoint: fifo0/data_mem_reg_10__48_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_10__53_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.27     153.27
  fifo0/data_mem_reg_10__48_/clk (d04fyj03yd0b0)                         24.08                       0.00     153.27 r
  fifo0/data_mem_reg_10__48_/o (d04fyj03yd0b0)                           12.92     1.00             22.92 &   176.19 r
  fifo0/data_mem_10__48_ (net)                    2     1.83 
  fifo0/cts2063/a (d04bfn11wn0a5)                                0.00    12.94     1.00     0.00     0.35 &   176.54 r
  fifo0/cts2063/o (d04bfn11wn0a5)                                         6.40     1.00             18.40 &   194.94 r
  fifo0/n6039 (net)                               1     0.58 
  fifo0/data_mem_reg_10__53_/si (d04fyj03yd0b0)                  0.00     6.40     1.00     0.00     0.05 &   194.99 r
  data arrival time                                                                                           194.99

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.74     159.74
  clock reconvergence pessimism                                                                      0.00     159.74
  clock uncertainty                                                                                 50.00     209.74
  fifo0/data_mem_reg_10__53_/clk (d04fyj03yd0b0)                                                              209.74 r
  library hold time                                                                1.00             -8.83     200.91
  data required time                                                                                          200.91
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.91
  data arrival time                                                                                          -194.99
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.92


  Startpoint: alu_core0_dout_reg_74_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_core0_dout_reg_69_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             144.95     144.95
  alu_core0_dout_reg_74_/clk (d04fyj03yd0g0)                         21.22                       0.00     144.95 r
  alu_core0_dout_reg_74_/o (d04fyj03yd0g0)                           16.57     1.00             26.76 &   171.71 f
  alu_out[74] (net)                           9    23.50 
  alu_core0_dout_reg_69_/si (d04fyj03yd0c0)                 -1.22    22.90     1.00    -0.14     5.10 &   176.81 f
  data arrival time                                                                                       176.81

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             147.28     147.28
  clock reconvergence pessimism                                                                  0.00     147.28
  clock uncertainty                                                                             50.00     197.28
  alu_core0_dout_reg_69_/clk (d04fyj03yd0c0)                                                              197.28 r
  library hold time                                                            1.00            -14.55     182.72
  data required time                                                                                      182.72
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      182.72
  data arrival time                                                                                      -176.81
  -----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -5.92


  Startpoint: init_mask_alu0_seed4_reg_12_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed4_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   151.19     151.19
  init_mask_alu0_seed4_reg_12_/clk (d04fyj03yd0b0)                         19.76                       0.00     151.19 r
  init_mask_alu0_seed4_reg_12_/o (d04fyj03yd0b0)                            8.19     1.00             18.39 &   169.58 r
  init_mask_alu0_seed4_12 (net)                     1     0.76 
  cts3582/a (d04bfn11wn0a5)                                        0.00     8.19     1.00     0.00     0.07 &   169.65 r
  cts3582/o (d04bfn11wn0a5)                                                13.48     1.00             21.52 &   191.17 r
  n9450 (net)                                       2     1.69 
  init_mask_alu0_seed4_reg_3_/si (d04fyj03yd0b0)                   0.00    13.49     1.00     0.00     0.32 &   191.49 r
  data arrival time                                                                                             191.49

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   156.79     156.79
  clock reconvergence pessimism                                                                        0.00     156.79
  clock uncertainty                                                                                   50.00     206.79
  init_mask_alu0_seed4_reg_3_/clk (d04fyj03yd0b0)                                                               206.79 r
  library hold time                                                                  1.00             -9.39     197.41
  data required time                                                                                            197.41
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            197.41
  data arrival time                                                                                            -191.49
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -5.91


  Startpoint: alu_core0_dout_reg_50_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__50_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               153.35     153.35
  alu_core0_dout_reg_50_/clk (d04fyj03yd0g0)                           20.46                       0.00     153.35 r
  alu_core0_dout_reg_50_/o (d04fyj03yd0g0)                             14.86     1.00             27.36 &   180.71 r
  alu_out[50] (net)                             4     9.28 
  place794/a (d04bfn00ynue3)                                   0.00    27.43     1.00     0.00     8.03 &   188.75 r
  place794/o (d04bfn00ynue3)                                           19.44     1.00             13.44 &   202.19 r
  n795 (net)                                   32    33.08 
  fifo2/data_mem_reg_20__50_/d (d04fyj03yd0b0)                -0.76    49.53     1.00    -0.08    11.48 &   213.67 r
  data arrival time                                                                                         213.67

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               167.56     167.56
  clock reconvergence pessimism                                                                    0.00     167.56
  clock uncertainty                                                                               50.00     217.56
  fifo2/data_mem_reg_20__50_/clk (d04fyj03yd0b0)                                                            217.56 r
  library hold time                                                              1.00              2.01     219.58
  data required time                                                                                        219.58
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        219.58
  data arrival time                                                                                        -213.67
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -5.91


  Startpoint: fifo0/data_mem_reg_23__60_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_60_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 150.19     150.19
  fifo0/data_mem_reg_23__60_/clk (d04fyj03yd0b0)                         21.63                       0.00     150.19 r
  fifo0/data_mem_reg_23__60_/o (d04fyj03yd0b0)                           12.96     1.00             22.68 &   172.87 r
  fifo0/data_mem_23__60_ (net)                    2     1.89 
  fifo0/U873/b (d04can03wn0a5)                                  -0.79    12.99     1.00    -0.12     0.33 &   173.19 r
  fifo0/U873/o1 (d04can03wn0a5)                                           7.59     1.00             10.98 &   184.17 f
  fifo0/n215 (net)                                1     0.58 
  fifo0/U875/c (d04nan04yn0b5)                                  -0.68     7.59     1.00    -0.22    -0.16 &   184.01 f
  fifo0/U875/o1 (d04nan04yn0b5)                                           9.08     1.00             11.89 &   195.90 r
  fifo0/n223 (net)                                1     1.26 
  fifo0/U881/a (d04non02nn0d0)                                  -0.41     9.10     1.00    -0.05     0.28 &   196.18 r
  fifo0/U881/o1 (d04non02nn0d0)                                           4.90     1.00              5.96 &   202.13 f
  fifo0/n224 (net)                                1     2.78 
  fifo0/U882/b (d04nan02yn0d0)                                  -0.10     5.38     1.00    -0.01     1.10 &   203.23 f
  fifo0/U882/o1 (d04nan02yn0d0)                                           9.33     1.00              6.37 &   209.60 r
  fifo0/N401 (net)                                1     5.20 
  fifo0/data_rd_reg_60_/d (d04fyj03yd0c0)                       -3.62    14.76     1.00    -1.97     5.72 &   215.32 r
  data arrival time                                                                                           215.32

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 169.54     169.54
  clock reconvergence pessimism                                                                      0.00     169.54
  clock uncertainty                                                                                 50.00     219.54
  fifo0/data_rd_reg_60_/clk (d04fyj03yd0c0)                                                                   219.54 r
  library hold time                                                                1.00              1.67     221.21
  data required time                                                                                          221.21
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          221.21
  data arrival time                                                                                          -215.32
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.89


  Startpoint: fifo2/data_mem_reg_10__56_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__56_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.82     153.82
  fifo2/data_mem_reg_10__56_/clk (d04fyj03yd0b0)                         21.99                       0.00     153.82 r
  fifo2/data_mem_reg_10__56_/o (d04fyj03yd0b0)                           11.63     1.00             21.60 &   175.41 r
  fifo2/data_mem_2933_ (net)                      2     1.55 
  fifo2/cts3341/a (d04bfn11wn0a5)                                0.00    11.64     1.00     0.00     0.23 &   175.64 r
  fifo2/cts3341/o (d04bfn11wn0a5)                                         6.06     1.00             17.61 &   193.25 r
  fifo2/n11131 (net)                              1     0.52 
  fifo2/data_mem_reg_3__56_/si (d04fyj03yd0b0)                   0.00     6.06     1.00     0.00     0.03 &   193.29 r
  data arrival time                                                                                           193.29

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.93     157.93
  clock reconvergence pessimism                                                                      0.00     157.93
  clock uncertainty                                                                                 50.00     207.93
  fifo2/data_mem_reg_3__56_/clk (d04fyj03yd0b0)                                                               207.93 r
  library hold time                                                                1.00             -8.76     199.17
  data required time                                                                                          199.17
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          199.17
  data arrival time                                                                                          -193.29
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.88


  Startpoint: init_mask_alu0_seed3_reg_57_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_52_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   154.85     154.85
  init_mask_alu0_seed3_reg_57_/clk (d04fyj03yd0b0)                         20.32                       0.00     154.85 r
  init_mask_alu0_seed3_reg_57_/o (d04fyj03yd0b0)                            8.75     1.00             19.00 &   173.84 r
  init_mask_alu0_seed3_57 (net)                     1     0.90 
  cts2371/a (d04bfn11wn0a5)                                        0.00     8.76     1.00     0.00     0.22 &   174.06 r
  cts2371/o (d04bfn11wn0a5)                                                12.94     1.00             21.34 &   195.40 r
  n8239 (net)                                       2     1.59 
  init_mask_alu0_seed3_reg_52_/si (d04fyj03yd0b0)                  0.00    12.95     1.00     0.00     0.24 &   195.63 r
  data arrival time                                                                                             195.63

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   160.89     160.89
  clock reconvergence pessimism                                                                        0.00     160.89
  clock uncertainty                                                                                   50.00     210.89
  init_mask_alu0_seed3_reg_52_/clk (d04fyj03yd0b0)                                                              210.89 r
  library hold time                                                                  1.00             -9.38     201.52
  data required time                                                                                            201.52
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            201.52
  data arrival time                                                                                            -195.63
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -5.88


  Startpoint: fifo0/data_rd_reg_63_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_17__10_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                163.85     163.85
  fifo0/data_rd_reg_63_/clk (d04fyj03yd0g0)                             22.39                       0.00     163.85 r
  fifo0/data_rd_reg_63_/o (d04fyj03yd0g0)                               14.39     1.00             25.70 &   189.55 f
  fifo0/data_rd[63] (net)                        8    19.25 
  fifo0/data_mem_reg_17__10_/si (d04fyj03yd0c0)                 0.00    15.93     1.00     0.00     0.81 &   190.36 f
  data arrival time                                                                                          190.36

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.64     159.64
  clock reconvergence pessimism                                                                     0.00     159.64
  clock uncertainty                                                                                50.00     209.64
  fifo0/data_mem_reg_17__10_/clk (d04fyj03yd0c0)                                                             209.64 r
  library hold time                                                               1.00            -13.40     196.24
  data required time                                                                                         196.24
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         196.24
  data arrival time                                                                                         -190.36
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.88


  Startpoint: fifo0/data_mem_reg_12__6_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_15__6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                150.52     150.52
  fifo0/data_mem_reg_12__6_/clk (d04fyj03yd0b0)                         20.65                       0.00     150.52 r
  fifo0/data_mem_reg_12__6_/o (d04fyj03yd0b0)                           10.29     1.00             20.11 &   170.63 r
  fifo0/data_mem_12__6_ (net)                    1     1.20 
  fifo0/cts1998/a (d04bfn00ynud5)                              -0.50    10.31     1.00    -0.06     0.20 &   170.83 r
  fifo0/cts1998/o (d04bfn00ynud5)                                        3.11     1.00              7.63 &   178.46 r
  fifo0/n5971 (net)                              2     1.66 
  fifo0/cts1257/a (d04bfn11wn0a5)                               0.00     3.16     1.00     0.00     0.28 &   178.74 r
  fifo0/cts1257/o (d04bfn11wn0a5)                                        6.40     1.00             14.85 &   193.59 r
  fifo0/n5214 (net)                              1     0.62 
  fifo0/data_mem_reg_15__6_/si (d04fyj03yd0b0)                  0.00     6.40     1.00     0.00     0.06 &   193.65 r
  data arrival time                                                                                          193.65

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.33     158.33
  clock reconvergence pessimism                                                                     0.00     158.33
  clock uncertainty                                                                                50.00     208.33
  fifo0/data_mem_reg_15__6_/clk (d04fyj03yd0b0)                                                              208.33 r
  library hold time                                                               1.00             -8.82     199.50
  data required time                                                                                         199.50
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         199.50
  data arrival time                                                                                         -193.65
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.85


  Startpoint: fifo1/data_mem_reg_13__8_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__10_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.21     159.21
  fifo1/data_mem_reg_13__8_/clk (d04fyj03yd0b0)                         25.95                       0.00     159.21 r
  fifo1/data_mem_reg_13__8_/o (d04fyj03yd0b0)                           12.55     1.00             22.84 &   182.05 r
  fifo1/data_mem_1304_ (net)                     2     1.73 
  fifo1/cts1933/a (d04bfn11wn0a5)                               0.00    12.57     1.00     0.00     0.33 &   182.38 r
  fifo1/cts1933/o (d04bfn11wn0a5)                                        6.15     1.00             18.03 &   200.41 r
  fifo1/n5587 (net)                              1     0.53 
  fifo1/data_mem_reg_28__10_/si (d04fyj03yd0b0)                 0.00     6.15     1.00     0.00     0.04 &   200.45 r
  data arrival time                                                                                          200.45

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                165.12     165.12
  clock reconvergence pessimism                                                                     0.00     165.12
  clock uncertainty                                                                                50.00     215.12
  fifo1/data_mem_reg_28__10_/clk (d04fyj03yd0b0)                                                             215.12 r
  library hold time                                                               1.00             -8.82     206.30
  data required time                                                                                         206.30
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         206.30
  data arrival time                                                                                         -200.45
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.85


  Startpoint: fifo2/data_mem_reg_28__112_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_6__13_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  154.60     154.60
  fifo2/data_mem_reg_28__112_/clk (d04fyj03yd0b0)                         21.07                       0.00     154.60 r
  fifo2/data_mem_reg_28__112_/o (d04fyj03yd0b0)                            7.80     1.00             19.91 &   174.51 f
  fifo2/data_mem_523_ (net)                        2     1.84 
  fifo2/route1015/a (d04bfn11wn0a5)                               0.00     7.84     1.00     0.00     0.42 &   174.93 f
  fifo2/route1015/o (d04bfn11wn0a5)                                        6.23     1.00             19.97 &   194.90 f
  fifo2/n13602 (net)                               1     0.86 
  fifo2/data_mem_reg_6__13_/si (d04fyj03yd0b0)                   -0.28     6.25     1.00    -0.04     0.19 &   195.09 f
  data arrival time                                                                                            195.09

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  162.79     162.79
  clock reconvergence pessimism                                                                       0.00     162.79
  clock uncertainty                                                                                  50.00     212.79
  fifo2/data_mem_reg_6__13_/clk (d04fyj03yd0b0)                                                                212.79 r
  library hold time                                                                 1.00            -11.87     200.93
  data required time                                                                                           200.93
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           200.93
  data arrival time                                                                                           -195.09
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -5.83


  Startpoint: fifo2/data_mem_reg_7__90_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_9__90_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.77     153.77
  fifo2/data_mem_reg_7__90_/clk (d04fyj03yd0b0)                         20.92                       0.00     153.77 r
  fifo2/data_mem_reg_7__90_/o (d04fyj03yd0b0)                           13.02     1.00             22.51 &   176.28 r
  fifo2/data_mem_3378_ (net)                     2     1.86 
  fifo2/cts2587/a (d04bfn11wn0a5)                               0.00    13.03     1.00     0.00     0.27 &   176.55 r
  fifo2/cts2587/o (d04bfn11wn0a5)                                        6.73     1.00             18.72 &   195.27 r
  fifo2/n10359 (net)                             1     0.64 
  fifo2/data_mem_reg_9__90_/si (d04fyj03yd0b0)                  0.00     6.73     1.00     0.00     0.06 &   195.33 r
  data arrival time                                                                                          195.33

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.03     160.03
  clock reconvergence pessimism                                                                     0.00     160.03
  clock uncertainty                                                                                50.00     210.03
  fifo2/data_mem_reg_9__90_/clk (d04fyj03yd0b0)                                                              210.03 r
  library hold time                                                               1.00             -8.87     201.16
  data required time                                                                                         201.16
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         201.16
  data arrival time                                                                                         -195.33
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.83


  Startpoint: fifo0/data_mem_reg_28__35_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_28__32_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 148.41     148.41
  fifo0/data_mem_reg_28__35_/clk (d04fyj03yd0b0)                         23.90                       0.00     148.41 r
  fifo0/data_mem_reg_28__35_/o (d04fyj03yd0b0)                           13.06     1.00             22.50 &   170.91 r
  fifo0/data_mem_28__35_ (net)                    2     1.71 
  fifo0/cts2185/a (d04bfn11wn0a5)                                0.00    13.06     1.00     0.00     0.17 &   171.08 r
  fifo0/cts2185/o (d04bfn11wn0a5)                                         6.39     1.00             18.44 &   189.52 r
  fifo0/n6162 (net)                               1     0.57 
  fifo0/data_mem_reg_28__32_/si (d04fyj03yd0b0)                  0.00     6.39     1.00     0.00     0.05 &   189.57 r
  data arrival time                                                                                           189.57

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.24     154.24
  clock reconvergence pessimism                                                                      0.00     154.24
  clock uncertainty                                                                                 50.00     204.24
  fifo0/data_mem_reg_28__32_/clk (d04fyj03yd0b0)                                                              204.24 r
  library hold time                                                                1.00             -8.85     195.39
  data required time                                                                                          195.39
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          195.39
  data arrival time                                                                                          -189.57
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.82


  Startpoint: fifo2/data_mem_reg_22__3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_22__11_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.25     161.25
  fifo2/data_mem_reg_22__3_/clk (d04fyj03yd0b0)                         27.77                       0.00     161.25 r
  fifo2/data_mem_reg_22__3_/o (d04fyj03yd0b0)                            8.39     1.00             21.38 &   182.63 f
  fifo2/data_mem_1236_ (net)                     2     2.09 
  fifo2/cts1292/a (d04bfn11wn0a5)                               0.00     8.44     1.00     0.00     0.46 &   183.10 f
  fifo2/cts1292/o (d04bfn11wn0a5)                                        5.20     1.00             19.11 &   202.21 f
  fifo2/n9036 (net)                              1     0.52 
  fifo2/data_mem_reg_22__11_/si (d04fyj03yd0b0)                 0.00     5.20     1.00     0.00     0.05 &   202.25 f
  data arrival time                                                                                          202.25

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                169.63     169.63
  clock reconvergence pessimism                                                                     0.00     169.63
  clock uncertainty                                                                                50.00     219.63
  fifo2/data_mem_reg_22__11_/clk (d04fyj03yd0b0)                                                             219.63 r
  library hold time                                                               1.00            -11.55     208.08
  data required time                                                                                         208.08
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         208.08
  data arrival time                                                                                         -202.25
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.82


  Startpoint: init_mask_alu0_seed3_reg_24_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_23_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   155.56     155.56
  init_mask_alu0_seed3_reg_24_/clk (d04fyj03yd0b0)                         20.72                       0.00     155.56 r
  init_mask_alu0_seed3_reg_24_/o (d04fyj03yd0b0)                            9.28     1.00             19.51 &   175.07 r
  init_mask_alu0_seed3_24 (net)                     1     1.02 
  cts2115/a (d04bfn11wn0a5)                                        0.00     9.29     1.00     0.00     0.23 &   175.30 r
  cts2115/o (d04bfn11wn0a5)                                                12.20     1.00             20.98 &   196.28 r
  n7983 (net)                                       2     1.46 
  init_mask_alu0_seed3_reg_23_/si (d04fyj03yd0b0)                  0.00    12.20     1.00     0.00     0.19 &   196.46 r
  data arrival time                                                                                             196.46

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   161.58     161.58
  clock reconvergence pessimism                                                                        0.00     161.58
  clock uncertainty                                                                                   50.00     211.58
  init_mask_alu0_seed3_reg_23_/clk (d04fyj03yd0b0)                                                              211.58 r
  library hold time                                                                  1.00             -9.30     202.28
  data required time                                                                                            202.28
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            202.28
  data arrival time                                                                                            -196.46
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -5.82


  Startpoint: fifo2/data_mem_reg_10__91_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_9__91_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.89     153.89
  fifo2/data_mem_reg_10__91_/clk (d04fyj03yd0b0)                         23.58                       0.00     153.89 r
  fifo2/data_mem_reg_10__91_/o (d04fyj03yd0b0)                           12.86     1.00             22.86 &   176.75 r
  fifo2/data_mem_2968_ (net)                      2     1.84 
  fifo2/cts3093/a (d04bfn11wn0a5)                                0.00    12.87     1.00     0.00     0.29 &   177.04 r
  fifo2/cts3093/o (d04bfn11wn0a5)                                         6.43     1.00             18.41 &   195.45 r
  fifo2/n10877 (net)                              1     0.58 
  fifo2/data_mem_reg_9__91_/si (d04fyj03yd0b0)                   0.00     6.43     1.00     0.00     0.05 &   195.50 r
  data arrival time                                                                                           195.50

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.15     160.15
  clock reconvergence pessimism                                                                      0.00     160.15
  clock uncertainty                                                                                 50.00     210.15
  fifo2/data_mem_reg_9__91_/clk (d04fyj03yd0b0)                                                               210.15 r
  library hold time                                                                1.00             -8.84     201.31
  data required time                                                                                          201.31
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.31
  data arrival time                                                                                          -195.50
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.81


  Startpoint: fifo2/data_mem_reg_12__111_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_18__111_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  160.03     160.03
  fifo2/data_mem_reg_12__111_/clk (d04fyj03yd0b0)                         21.58                       0.00     160.03 r
  fifo2/data_mem_reg_12__111_/o (d04fyj03yd0b0)                           11.53     1.00             21.39 &   181.42 r
  fifo2/data_mem_2714_ (net)                       2     1.51 
  fifo2/route259/a (d04bfn11wn0a5)                                0.00    11.54     1.00     0.00     0.26 &   181.67 r
  fifo2/route259/o (d04bfn11wn0a5)                                         6.66     1.00             18.12 &   199.79 r
  fifo2/n12827 (net)                               1     0.63 
  fifo2/data_mem_reg_18__111_/si (d04fyj03yd0b0)                  0.00     6.66     1.00     0.00     0.06 &   199.85 r
  data arrival time                                                                                            199.85

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  164.49     164.49
  clock reconvergence pessimism                                                                       0.00     164.49
  clock uncertainty                                                                                  50.00     214.49
  fifo2/data_mem_reg_18__111_/clk (d04fyj03yd0b0)                                                              214.49 r
  library hold time                                                                 1.00             -8.85     205.64
  data required time                                                                                           205.64
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           205.64
  data arrival time                                                                                           -199.85
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -5.79


  Startpoint: init_mask_in0_seed4_reg_53_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_52_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  155.17     155.17
  init_mask_in0_seed4_reg_53_/clk (d04fyj03yd0b0)                         24.36                       0.00     155.17 r
  init_mask_in0_seed4_reg_53_/o (d04fyj03yd0b0)                            8.30     1.00             19.16 &   174.32 r
  init_mask_in0_seed4[53] (net)                    1     0.75 
  cts2550/a (d04bfn11wn0a5)                                       0.00     8.30     1.00     0.00     0.07 &   174.39 r
  cts2550/o (d04bfn11wn0a5)                                               14.12     1.00             22.02 &   196.41 r
  n8418 (net)                                      2     1.80 
  init_mask_in0_seed4_reg_52_/si (d04fyj03yd0b0)                  0.00    14.14     1.00     0.00     0.32 &   196.73 r
  data arrival time                                                                                            196.73

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  161.98     161.98
  clock reconvergence pessimism                                                                       0.00     161.98
  clock uncertainty                                                                                  50.00     211.98
  init_mask_in0_seed4_reg_52_/clk (d04fyj03yd0b0)                                                              211.98 r
  library hold time                                                                 1.00             -9.47     202.51
  data required time                                                                                           202.51
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           202.51
  data arrival time                                                                                           -196.73
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -5.78


  Startpoint: fifo0/data_mem_reg_30__48_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_10__48_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.43     154.43
  fifo0/data_mem_reg_30__48_/clk (d04fyj03yd0b0)                         29.00                       0.00     154.43 r
  fifo0/data_mem_reg_30__48_/o (d04fyj03yd0b0)                           11.43     1.00             22.36 &   176.79 r
  fifo0/data_mem_30__48_ (net)                    2     1.45 
  fifo0/cts1299/a (d04bfn11wn0a5)                                0.00    11.43     1.00     0.00     0.20 &   176.99 r
  fifo0/cts1299/o (d04bfn11wn0a5)                                         6.58     1.00             18.02 &   195.01 r
  fifo0/n5256 (net)                               1     0.62 
  fifo0/data_mem_reg_10__48_/si (d04fyj03yd0b0)                  0.00     6.59     1.00     0.00     0.06 &   195.07 r
  data arrival time                                                                                           195.07

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.69     159.69
  clock reconvergence pessimism                                                                      0.00     159.69
  clock uncertainty                                                                                 50.00     209.69
  fifo0/data_mem_reg_10__48_/clk (d04fyj03yd0b0)                                                              209.69 r
  library hold time                                                                1.00             -8.85     200.84
  data required time                                                                                          200.84
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.84
  data arrival time                                                                                          -195.07
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.77


  Startpoint: init_mask_alu0_seed2_reg_21_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed2_reg_40_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   154.87     154.87
  init_mask_alu0_seed2_reg_21_/clk (d04fyj03yd0b0)                         18.72                       0.00     154.87 r
  init_mask_alu0_seed2_reg_21_/o (d04fyj03yd0b0)                            9.02     1.00             18.99 &   173.86 r
  init_mask_alu0_seed2_21 (net)                     1     0.97 
  cts440/a (d04bfn11wn0a5)                                         0.00     9.03     1.00     0.00     0.21 &   174.07 r
  cts440/o (d04bfn11wn0a5)                                                 12.96     1.00             21.45 &   195.53 r
  n6307 (net)                                       2     1.59 
  init_mask_alu0_seed2_reg_40_/si (d04fyj03yd0b0)                  0.00    12.97     1.00     0.00     0.27 &   195.79 r
  data arrival time                                                                                             195.79

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   160.90     160.90
  clock reconvergence pessimism                                                                        0.00     160.90
  clock uncertainty                                                                                   50.00     210.90
  init_mask_alu0_seed2_reg_40_/clk (d04fyj03yd0b0)                                                              210.90 r
  library hold time                                                                  1.00             -9.35     201.56
  data required time                                                                                            201.56
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            201.56
  data arrival time                                                                                            -195.79
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -5.76


  Startpoint: fifo2/data_mem_reg_16__1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.15     159.15
  fifo2/data_mem_reg_16__1_/clk (d04fyj03yd0b0)                         22.22                       0.00     159.15 r
  fifo2/data_mem_reg_16__1_/o (d04fyj03yd0b0)                           13.30     1.00             22.97 &   182.13 r
  fifo2/data_mem_2056_ (net)                     2     1.94 
  fifo2/cts1252/a (d04bfn11wn0a5)                              -1.20    13.32     1.00    -0.80    -0.44 &   181.68 r
  fifo2/cts1252/o (d04bfn11wn0a5)                                        7.55     1.00             19.50 &   201.18 r
  fifo2/n8993 (net)                              1     0.79 
  fifo2/data_mem_reg_16__3_/si (d04fyj03yd0b0)                  0.00     7.56     1.00     0.00     0.15 &   201.33 r
  data arrival time                                                                                          201.33

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                166.02     166.02
  clock reconvergence pessimism                                                                     0.00     166.02
  clock uncertainty                                                                                50.00     216.02
  fifo2/data_mem_reg_16__3_/clk (d04fyj03yd0b0)                                                              216.02 r
  library hold time                                                               1.00             -8.95     207.07
  data required time                                                                                         207.07
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         207.07
  data arrival time                                                                                         -201.33
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.74


  Startpoint: fifo2/data_mem_reg_10__92_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__92_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.49     154.49
  fifo2/data_mem_reg_10__92_/clk (d04fyj03yd0b0)                         23.25                       0.00     154.49 r
  fifo2/data_mem_reg_10__92_/o (d04fyj03yd0b0)                           13.28     1.00             23.17 &   177.66 r
  fifo2/data_mem_2969_ (net)                      2     1.94 
  fifo2/cts2946/a (d04bfn11wn0a5)                               -0.23    13.30     1.00    -0.03     0.29 &   177.95 r
  fifo2/cts2946/o (d04bfn11wn0a5)                                         6.28     1.00             18.42 &   196.37 r
  fifo2/n10728 (net)                              1     0.55 
  fifo2/data_mem_reg_7__92_/si (d04fyj03yd0b0)                   0.00     6.28     1.00     0.00     0.05 &   196.42 r
  data arrival time                                                                                           196.42

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.00     161.00
  clock reconvergence pessimism                                                                      0.00     161.00
  clock uncertainty                                                                                 50.00     211.00
  fifo2/data_mem_reg_7__92_/clk (d04fyj03yd0b0)                                                               211.00 r
  library hold time                                                                1.00             -8.86     202.15
  data required time                                                                                          202.15
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.15
  data arrival time                                                                                          -196.42
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.73


  Startpoint: init_mask_alu0_seed4_reg_39_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_2__25_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    150.85     150.85
  init_mask_alu0_seed4_reg_39_/clk (d04fyj03yd0b0)                          18.69                       0.00     150.85 r
  init_mask_alu0_seed4_reg_39_/o (d04fyj03yd0b0)                             9.57     1.00             19.44 &   170.29 r
  init_mask_alu0_seed4_39 (net)                      1     1.11 
  cts872/a (d04bfn11wn0a5)                                         -0.51     9.58     1.00    -0.07     0.18 &   170.47 r
  cts872/o (d04bfn11wn0a5)                                                  12.70     1.00             21.48 &   191.95 r
  n6739 (net)                                        2     1.55 
  init_mask_alu0_mask_reg_2__25_/si (d04fyj03yd0c0)                 0.00    12.72     1.00     0.00     0.29 &   192.24 r
  data arrival time                                                                                              192.24

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    157.42     157.42
  clock reconvergence pessimism                                                                         0.00     157.42
  clock uncertainty                                                                                    50.00     207.42
  init_mask_alu0_mask_reg_2__25_/clk (d04fyj03yd0c0)                                                             207.42 r
  library hold time                                                                   1.00             -9.46     197.96
  data required time                                                                                             197.96
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             197.96
  data arrival time                                                                                             -192.24
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -5.73


  Startpoint: fifo0/data_mem_reg_23__50_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_23__53_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.32     149.32
  fifo0/data_mem_reg_23__50_/clk (d04fyj03yd0b0)                         21.64                       0.00     149.32 r
  fifo0/data_mem_reg_23__50_/o (d04fyj03yd0b0)                            8.33     1.00             20.55 &   169.88 f
  fifo0/data_mem_23__50_ (net)                    2     2.07 
  fifo0/cts1494/a (d04bfn11wn0a5)                                0.00     8.36     1.00     0.00     0.39 &   170.26 f
  fifo0/cts1494/o (d04bfn11wn0a5)                                         5.13     1.00             18.98 &   189.25 f
  fifo0/n5457 (net)                               1     0.50 
  fifo0/data_mem_reg_23__53_/si (d04fyj03yd0b0)                  0.00     5.13     1.00     0.00     0.05 &   189.29 f
  data arrival time                                                                                           189.29

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.71     156.71
  clock reconvergence pessimism                                                                      0.00     156.71
  clock uncertainty                                                                                 50.00     206.71
  fifo0/data_mem_reg_23__53_/clk (d04fyj03yd0b0)                                                              206.71 r
  library hold time                                                                1.00            -11.70     195.02
  data required time                                                                                          195.02
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          195.02
  data arrival time                                                                                          -189.29
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.72


  Startpoint: fifo2/data_mem_reg_2__133_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_19__133_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.65     157.65
  fifo2/data_mem_reg_2__133_/clk (d04fyj03yd0b0)                         23.05                       0.00     157.65 r
  fifo2/data_mem_reg_2__133_/o (d04fyj03yd0b0)                           12.91     1.00             22.78 &   180.43 r
  fifo2/data_mem_4106_ (net)                      2     1.85 
  fifo2/cts1764/a (d04bfn11wn0a5)                                0.00    12.94     1.00     0.00     0.38 &   180.81 r
  fifo2/cts1764/o (d04bfn11wn0a5)                                         6.41     1.00             18.42 &   199.23 r
  fifo2/n9516 (net)                               1     0.58 
  fifo2/data_mem_reg_19__133_/si (d04fyj03yd0b0)                 0.00     6.41     1.00     0.00     0.06 &   199.28 r
  data arrival time                                                                                           199.28

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.85     163.85
  clock reconvergence pessimism                                                                      0.00     163.85
  clock uncertainty                                                                                 50.00     213.85
  fifo2/data_mem_reg_19__133_/clk (d04fyj03yd0b0)                                                             213.85 r
  library hold time                                                                1.00             -8.86     204.99
  data required time                                                                                          204.99
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          204.99
  data arrival time                                                                                          -199.28
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.71


  Startpoint: init_mask_alu0_seed6_reg_76_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_6__69_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   157.21     157.21
  init_mask_alu0_seed6_reg_76_/clk (d04fyj03ld0b0)                         20.60                       0.00     157.21 r
  init_mask_alu0_seed6_reg_76_/o (d04fyj03ld0b0)                           13.28     1.00             26.98 &   184.20 r
  init_mask_alu0_seed6[76] (net)                    1     1.25 
  cts2730/a (d04bfn11wn0a5)                                       -0.23    13.30     1.00    -0.03     0.31 &   184.50 r
  cts2730/o (d04bfn11wn0a5)                                                12.80     1.00             23.73 &   208.23 r
  n8598 (net)                                       2     1.72 
  init_mask_alu0_mask_reg_6__69_/d (d04fyj03ld0c0)                -1.09    12.83     1.00    -0.16     0.28 &   208.51 r
  data arrival time                                                                                             208.51

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   160.67     160.67
  clock reconvergence pessimism                                                                        0.00     160.67
  clock uncertainty                                                                                   50.00     210.67
  init_mask_alu0_mask_reg_6__69_/clk (d04fyj03ld0c0)                                                            210.67 r
  library hold time                                                                  1.00              3.55     214.22
  data required time                                                                                            214.22
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            214.22
  data arrival time                                                                                            -208.51
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -5.71


  Startpoint: fifo2/data_mem_reg_5__57_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__61_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.08     153.08
  fifo2/data_mem_reg_5__57_/clk (d04fyj03yd0b0)                         24.66                       0.00     153.08 r
  fifo2/data_mem_reg_5__57_/o (d04fyj03yd0b0)                            8.86     1.00             19.73 &   172.81 r
  fifo2/data_mem_3619_ (net)                     1     0.89 
  fifo2/cts4369/a (d04bfn11wn0a5)                               0.00     8.87     1.00     0.00     0.17 &   172.98 r
  fifo2/cts4369/o (d04bfn11wn0a5)                                       12.03     1.00             21.38 &   194.35 r
  fifo2/n12193 (net)                             2     1.60 
  fifo2/data_mem_reg_5__61_/si (d04fyj03yd0b0)                  0.00    12.05     1.00     0.00     0.33 &   194.68 r
  data arrival time                                                                                          194.68

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.66     159.66
  clock reconvergence pessimism                                                                     0.00     159.66
  clock uncertainty                                                                                50.00     209.66
  fifo2/data_mem_reg_5__61_/clk (d04fyj03yd0b0)                                                              209.66 r
  library hold time                                                               1.00             -9.27     200.39
  data required time                                                                                         200.39
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         200.39
  data arrival time                                                                                         -194.68
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.70


  Startpoint: fifo2/data_mem_reg_10__46_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__42_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 147.81     147.81
  fifo2/data_mem_reg_10__46_/clk (d04fyj03yd0b0)                         19.08                       0.00     147.81 r
  fifo2/data_mem_reg_10__46_/o (d04fyj03yd0b0)                           13.52     1.00             22.76 &   170.57 r
  fifo2/data_mem_2923_ (net)                      2     2.04 
  fifo2/cts385/a (d04bfn11wn0a5)                                -0.72    13.54     1.00    -0.09     0.33 &   170.90 r
  fifo2/cts385/o (d04bfn11wn0a5)                                          6.32     1.00             18.54 &   189.44 r
  fifo2/n8099 (net)                               1     0.56 
  fifo2/data_mem_reg_7__42_/si (d04fyj03yd0c0)                   0.00     6.32     1.00     0.00     0.04 &   189.48 r
  data arrival time                                                                                           189.48

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.86     153.86
  clock reconvergence pessimism                                                                      0.00     153.86
  clock uncertainty                                                                                 50.00     203.86
  fifo2/data_mem_reg_7__42_/clk (d04fyj03yd0c0)                                                               203.86 r
  library hold time                                                                1.00             -8.69     195.17
  data required time                                                                                          195.17
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          195.17
  data arrival time                                                                                          -189.48
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.69


  Startpoint: fifo2/data_mem_reg_30__98_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_14__98_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.78     151.78
  fifo2/data_mem_reg_30__98_/clk (d04fyj03yd0b0)                         25.55                       0.00     151.78 r
  fifo2/data_mem_reg_30__98_/o (d04fyj03yd0b0)                           14.43     1.00             24.04 &   175.82 r
  fifo2/data_mem_235_ (net)                       2     2.08 
  fifo2/route579/a (d04bfn11wn0a5)                               0.00    14.44     1.00     0.00     0.28 &   176.10 r
  fifo2/route579/o (d04bfn11wn0a5)                                        6.15     1.00             18.70 &   194.80 r
  fifo2/n13155 (net)                              1     0.52 
  fifo2/data_mem_reg_14__98_/si (d04fyj03yd0b0)                  0.00     6.15     1.00     0.00     0.04 &   194.84 r
  data arrival time                                                                                           194.84

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.37     159.37
  clock reconvergence pessimism                                                                      0.00     159.37
  clock uncertainty                                                                                 50.00     209.37
  fifo2/data_mem_reg_14__98_/clk (d04fyj03yd0b0)                                                              209.37 r
  library hold time                                                                1.00             -8.85     200.53
  data required time                                                                                          200.53
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.53
  data arrival time                                                                                          -194.84
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.68


  Startpoint: fifo1/data_mem_reg_11__16_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_rd_reg_16_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.21     152.21
  fifo1/data_mem_reg_11__16_/clk (d04fyj03yd0b0)                         23.82                       0.00     152.21 r
  fifo1/data_mem_reg_11__16_/o (d04fyj03yd0b0)                           10.18     1.00             20.75 &   172.97 r
  fifo1/data_mem_1456_ (net)                      2     1.22 
  fifo1/U1671/d (d04can03nn0a5)                                 -0.56    10.18     1.00    -0.07     0.10 &   173.06 r
  fifo1/U1671/o1 (d04can03nn0a5)                                          7.07     1.00              7.04 &   180.10 f
  fifo1/n927 (net)                                1     0.70 
  fifo1/U1673/c (d04nan04nd0b7)                                  0.00     7.07     1.00     0.00     0.07 &   180.17 f
  fifo1/U1673/o1 (d04nan04nd0b7)                                          6.27     1.00              8.02 &   188.20 r
  fifo1/n9301 (net)                               1     0.92 
  fifo1/U1674/b (d04non02yn0b5)                                  0.00     6.27     1.00     0.00     0.10 &   188.29 r
  fifo1/U1674/o1 (d04non02yn0b5)                                          7.16     1.00              8.12 &   196.41 f
  fifo1/n943 (net)                                1     1.87 
  fifo1/U1686/a (d04nan02yn0b5)                                 -0.85     7.29     1.00    -0.72    -0.03 &   196.39 f
  fifo1/U1686/o1 (d04nan02yn0b5)                                         17.56     1.00             13.11 &   209.50 r
  fifo1/N84 (net)                                 1     3.22 
  fifo1/data_rd_reg_16_/d (d04fyj03yd0c0)                       -0.38    18.19     1.00    -0.04     3.01 &   212.51 r
  data arrival time                                                                                           212.51

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 166.48     166.48
  clock reconvergence pessimism                                                                      0.00     166.48
  clock uncertainty                                                                                 50.00     216.48
  fifo1/data_rd_reg_16_/clk (d04fyj03yd0c0)                                                                   216.48 r
  library hold time                                                                1.00              1.71     218.18
  data required time                                                                                          218.18
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          218.18
  data arrival time                                                                                          -212.51
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.68


  Startpoint: fifo1/data_mem_reg_23__69_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__69_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.14     162.14
  fifo1/data_mem_reg_23__69_/clk (d04fyj03yd0b0)                         21.37                       0.00     162.14 r
  fifo1/data_mem_reg_23__69_/o (d04fyj03yd0b0)                            8.73     1.00             21.01 &   183.15 f
  fifo1/data_mem_645_ (net)                       2     2.31 
  fifo1/cts324/a (d04bfn11wn0a5)                                -0.37     8.80     1.00    -0.05     0.47 &   183.62 f
  fifo1/cts324/o (d04bfn11wn0a5)                                          5.28     1.00             19.38 &   203.00 f
  fifo1/n3942 (net)                               1     0.54 
  fifo1/data_mem_reg_18__69_/si (d04fyj03yd0c0)                  0.00     5.28     1.00     0.00     0.05 &   203.05 f
  data arrival time                                                                                           203.05

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 170.47     170.47
  clock reconvergence pessimism                                                                      0.00     170.47
  clock uncertainty                                                                                 50.00     220.47
  fifo1/data_mem_reg_18__69_/clk (d04fyj03yd0c0)                                                              220.47 r
  library hold time                                                                1.00            -11.74     208.72
  data required time                                                                                          208.72
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          208.72
  data arrival time                                                                                          -203.05
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.68


  Startpoint: fifo1/data_mem_reg_24__4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                172.09     172.09
  fifo1/data_mem_reg_24__4_/clk (d04fyj03yd0c0)                         24.31                       0.00     172.09 r
  fifo1/data_mem_reg_24__4_/o (d04fyj03yd0c0)                            7.76     1.00             20.68 &   192.77 r
  fifo1/data_mem_508_ (net)                      2     1.49 
  fifo1/data_mem_reg_5__6_/si (d04fyj03yd0b0)                   0.00     7.78     1.00     0.00     0.25 &   193.02 r
  data arrival time                                                                                          193.02

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                157.59     157.59
  clock reconvergence pessimism                                                                     0.00     157.59
  clock uncertainty                                                                                50.00     207.59
  fifo1/data_mem_reg_5__6_/clk (d04fyj03yd0b0)                                                               207.59 r
  library hold time                                                               1.00             -8.89     198.70
  data required time                                                                                         198.70
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         198.70
  data arrival time                                                                                         -193.02
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.67


  Startpoint: fifo0/data_mem_reg_19__39_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_39_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.80     153.80
  fifo0/data_mem_reg_19__39_/clk (d04fyj03yd0b0)                         25.27                       0.00     153.80 r
  fifo0/data_mem_reg_19__39_/o (d04fyj03yd0b0)                           12.54     1.00             22.87 &   176.66 r
  fifo0/data_mem_19__39_ (net)                    2     1.76 
  fifo0/U1590/b (d04can03ln0a5)                                 -0.36    12.56     1.00    -0.04     0.28 &   176.94 r
  fifo0/U1590/o1 (d04can03ln0a5)                                          8.12     1.00             10.28 &   187.22 f
  fifo0/n845 (net)                                1     0.76 
  fifo0/U1594/a (d04nan04nd0b7)                                 -0.46     8.13     1.00    -0.06     0.02 &   187.24 f
  fifo0/U1594/o1 (d04nan04nd0b7)                                          7.86     1.00              9.65 &   196.88 r
  fifo0/n846 (net)                                1     1.59 
  fifo0/U1595/b (d04non02yn0b5)                                 -1.16     7.90     1.00    -1.02    -0.66 &   196.22 r
  fifo0/U1595/o1 (d04non02yn0b5)                                          4.31     1.00              6.04 &   202.26 f
  fifo0/n859 (net)                                1     0.75 
  fifo0/U1607/a (d04nan02yn0b6)                                 -0.05     4.32     1.00    -0.01     0.06 &   202.32 f
  fifo0/U1607/o1 (d04nan02yn0b6)                                          6.00     1.00              6.38 &   208.70 r
  fifo0/N61 (net)                                 1     1.77 
  fifo0/data_rd_reg_39_/d (d04fyj03yd0c0)                       -0.48     6.15     1.00    -0.11     0.58 &   209.29 r
  data arrival time                                                                                           209.29

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.24     163.24
  clock reconvergence pessimism                                                                      0.00     163.24
  clock uncertainty                                                                                 50.00     213.24
  fifo0/data_rd_reg_39_/clk (d04fyj03yd0c0)                                                                   213.24 r
  library hold time                                                                1.00              1.71     214.96
  data required time                                                                                          214.96
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          214.96
  data arrival time                                                                                          -209.29
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.67


  Startpoint: fifo0/data_mem_reg_22__63_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_63_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.50     155.50
  fifo0/data_mem_reg_22__63_/clk (d04fyj03yd0b0)                         23.75                       0.00     155.50 r
  fifo0/data_mem_reg_22__63_/o (d04fyj03yd0b0)                           13.19     1.00             23.08 &   178.58 r
  fifo0/data_mem_22__63_ (net)                    2     1.89 
  fifo0/U817/b (d04can03yn0b5)                                   0.00    13.20     1.00     0.00     0.31 &   178.89 r
  fifo0/U817/o1 (d04can03yn0b5)                                           6.05     1.00              6.76 &   185.65 f
  fifo0/n160 (net)                                1     0.84 
  fifo0/U818/d (d04nan04yn0b5)                                  -0.09     6.06     1.00    -0.01     0.08 &   185.73 f
  fifo0/U818/o1 (d04nan04yn0b5)                                          11.51     1.00             13.71 &   199.45 r
  fifo0/n169 (net)                                1     1.85 
  fifo0/U267/b (d04non02nn0c0)                                  -1.43    11.59     1.00    -0.97    -0.33 &   199.12 r
  fifo0/U267/o1 (d04non02nn0c0)                                           4.60     1.00              6.53 &   205.65 f
  fifo0/n2140 (net)                               1     1.68 
  fifo0/U56/a (d04nan02yn0d5)                                    0.00     4.66     1.00     0.00     0.37 &   206.02 f
  fifo0/U56/o1 (d04nan02yn0d5)                                            6.84     1.00              4.84 &   210.86 r
  fifo0/N370 (net)                                1     5.03 
  fifo0/data_rd_reg_63_/d (d04fyj03yd0g0)                       -1.21    11.43     1.00    -0.47     5.45 &   216.31 r
  data arrival time                                                                                           216.31

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 169.43     169.43
  clock reconvergence pessimism                                                                      0.00     169.43
  clock uncertainty                                                                                 50.00     219.43
  fifo0/data_rd_reg_63_/clk (d04fyj03yd0g0)                                                                   219.43 r
  library hold time                                                                1.00              2.54     221.97
  data required time                                                                                          221.97
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          221.97
  data arrival time                                                                                          -216.31
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.66


  Startpoint: fifo2/data_mem_reg_30__124_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_13__124_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  152.57     152.57
  fifo2/data_mem_reg_30__124_/clk (d04fyj03yd0b0)                         23.41                       0.00     152.57 r
  fifo2/data_mem_reg_30__124_/o (d04fyj03yd0b0)                           11.42     1.00             21.52 &   174.09 r
  fifo2/data_mem_261_ (net)                        2     1.46 
  fifo2/cts766/a (d04bfn11wn0a5)                                  0.00    11.43     1.00     0.00     0.21 &   174.30 r
  fifo2/cts766/o (d04bfn11wn0a5)                                           6.83     1.00             18.22 &   192.52 r
  fifo2/n8497 (net)                                1     0.66 
  fifo2/data_mem_reg_13__124_/si (d04fyj03yd0c0)                  0.00     6.83     1.00     0.00     0.11 &   192.62 r
  data arrival time                                                                                            192.62

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  157.09     157.09
  clock reconvergence pessimism                                                                       0.00     157.09
  clock uncertainty                                                                                  50.00     207.09
  fifo2/data_mem_reg_13__124_/clk (d04fyj03yd0c0)                                                              207.09 r
  library hold time                                                                 1.00             -8.80     198.28
  data required time                                                                                           198.28
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           198.28
  data arrival time                                                                                           -192.62
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -5.66


  Startpoint: fifo2/data_mem_reg_23__78_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__79_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.42     151.42
  fifo2/data_mem_reg_23__78_/clk (d04fyj03yd0b0)                         23.07                       0.00     151.42 r
  fifo2/data_mem_reg_23__78_/o (d04fyj03yd0b0)                           13.54     1.00             23.39 &   174.82 r
  fifo2/data_mem_1174_ (net)                      2     2.03 
  fifo2/cts4163/a (d04bfn11wn0a5)                               -0.63    13.57     1.00    -0.08     0.39 &   175.21 r
  fifo2/cts4163/o (d04bfn11wn0a5)                                         6.56     1.00             18.78 &   193.98 r
  fifo2/n11981 (net)                              1     0.60 
  fifo2/data_mem_reg_21__79_/si (d04fyj03yd0b0)                  0.00     6.56     1.00     0.00     0.06 &   194.04 r
  data arrival time                                                                                           194.04

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.59     158.59
  clock reconvergence pessimism                                                                      0.00     158.59
  clock uncertainty                                                                                 50.00     208.59
  fifo2/data_mem_reg_21__79_/clk (d04fyj03yd0b0)                                                              208.59 r
  library hold time                                                                1.00             -8.90     199.69
  data required time                                                                                          199.69
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          199.69
  data arrival time                                                                                          -194.04
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.65


  Startpoint: fifo2/data_mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               155.94     155.94
  fifo2/data_mem_reg_2__2_/clk (d04fyj03yd0b0)                         22.80                       0.00     155.94 r
  fifo2/data_mem_reg_2__2_/o (d04fyj03yd0b0)                           10.67     1.00             20.82 &   176.76 r
  fifo2/data_mem_3975_ (net)                    2     1.28 
  fifo2/U3418/d (d04can03yn0a5)                                0.00    10.67     1.00     0.00     0.07 &   176.83 r
  fifo2/U3418/o1 (d04can03yn0a5)                                        6.84     1.00              6.23 &   183.07 f
  fifo2/n2177 (net)                             1     0.76 
  fifo2/U3421/b (d04nan04nd0b7)                               -0.36     6.84     1.00    -0.05     0.08 &   183.14 f
  fifo2/U3421/o1 (d04nan04nd0b7)                                        7.77     1.00              9.81 &   192.95 r
  fifo2/n2184 (net)                             1     1.46 
  fifo2/U3427/a (d04non02yn0c0)                               -1.02     7.83     1.00    -0.73    -0.26 &   192.70 r
  fifo2/U3427/o1 (d04non02yn0c0)                                        3.68     1.00              3.71 &   196.41 f
  fifo2/n2185 (net)                             1     1.08 
  fifo2/U3428/b (d04nan02nn0c0)                                0.00     3.68     1.00     0.00     0.12 &   196.53 f
  fifo2/U3428/o1 (d04nan02nn0c0)                                       10.45     1.00              8.55 &   205.08 r
  fifo2/N163 (net)                              1     3.43 
  fifo2/data_rd_reg_2_/d (d04fyj03yd0c0)                      -0.61    11.72     1.00    -0.07     3.18 &   208.26 r
  data arrival time                                                                                         208.26

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.16     162.16
  clock reconvergence pessimism                                                                    0.00     162.16
  clock uncertainty                                                                               50.00     212.16
  fifo2/data_rd_reg_2_/clk (d04fyj03yd0c0)                                                                  212.16 r
  library hold time                                                              1.00              1.75     213.91
  data required time                                                                                        213.91
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.91
  data arrival time                                                                                        -208.26
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -5.65


  Startpoint: fifo2/data_mem_reg_9__93_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_9__92_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.91     154.91
  fifo2/data_mem_reg_9__93_/clk (d04fyj03yd0b0)                         23.87                       0.00     154.91 r
  fifo2/data_mem_reg_9__93_/o (d04fyj03yd0b0)                           13.48     1.00             23.38 &   178.29 r
  fifo2/data_mem_3107_ (net)                     2     1.98 
  fifo2/cts2012/a (d04bfn11wn0a5)                              -0.21    13.51     1.00    -0.03     0.40 &   178.69 r
  fifo2/cts2012/o (d04bfn11wn0a5)                                        6.43     1.00             18.64 &   197.33 r
  fifo2/n9770 (net)                              1     0.58 
  fifo2/data_mem_reg_9__92_/si (d04fyj03yd0b0)                  0.00     6.43     1.00     0.00     0.06 &   197.38 r
  data arrival time                                                                                          197.38

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.87     161.87
  clock reconvergence pessimism                                                                     0.00     161.87
  clock uncertainty                                                                                50.00     211.87
  fifo2/data_mem_reg_9__92_/clk (d04fyj03yd0b0)                                                              211.87 r
  library hold time                                                               1.00             -8.85     203.02
  data required time                                                                                         203.02
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         203.02
  data arrival time                                                                                         -197.38
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.64


  Startpoint: fifo2/data_mem_reg_15__97_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_15__94_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.18     151.18
  fifo2/data_mem_reg_15__97_/clk (d04fyj03yd0b0)                         19.04                       0.00     151.18 r
  fifo2/data_mem_reg_15__97_/o (d04fyj03yd0b0)                           13.33     1.00             22.58 &   173.76 r
  fifo2/data_mem_2289_ (net)                      2     1.98 
  fifo2/cts2206/a (d04bfn11wn0a5)                                0.00    13.35     1.00     0.00     0.35 &   174.11 r
  fifo2/cts2206/o (d04bfn11wn0a5)                                         6.29     1.00             18.45 &   192.56 r
  fifo2/n9970 (net)                               1     0.55 
  fifo2/data_mem_reg_15__94_/si (d04fyj03yd0b0)                  0.00     6.29     1.00     0.00     0.05 &   192.61 r
  data arrival time                                                                                           192.61

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.00     157.00
  clock reconvergence pessimism                                                                      0.00     157.00
  clock uncertainty                                                                                 50.00     207.00
  fifo2/data_mem_reg_15__94_/clk (d04fyj03yd0b0)                                                              207.00 r
  library hold time                                                                1.00             -8.76     198.24
  data required time                                                                                          198.24
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.24
  data arrival time                                                                                          -192.61
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.63


  Startpoint: alu_core0_dout_reg_96_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_core0_dout_reg_99_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             155.02     155.02
  alu_core0_dout_reg_96_/clk (d04fyj03yd0g0)                         20.53                       0.00     155.02 r
  alu_core0_dout_reg_96_/o (d04fyj03yd0g0)                           16.36     1.00             26.06 &   181.08 f
  alu_out[96] (net)                           6    23.24 
  alu_core0_dout_reg_99_/si (d04fyj03yd0c0)                 -0.97    25.45     1.00    -0.11     5.80 &   186.88 f
  data arrival time                                                                                       186.88

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             157.48     157.48
  clock reconvergence pessimism                                                                  0.00     157.48
  clock uncertainty                                                                             50.00     207.48
  alu_core0_dout_reg_99_/clk (d04fyj03yd0c0)                                                              207.48 r
  library hold time                                                            1.00            -14.98     192.50
  data required time                                                                                      192.50
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      192.50
  data arrival time                                                                                      -186.88
  -----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -5.62


  Startpoint: fifo2/data_mem_reg_30__96_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_96_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.18     151.18
  fifo2/data_mem_reg_30__96_/clk (d04fyj03yd0b0)                         25.27                       0.00     151.18 r
  fifo2/data_mem_reg_30__96_/o (d04fyj03yd0b0)                           15.41     1.00             24.87 &   176.06 r
  fifo2/data_mem_233_ (net)                       2     2.34 
  fifo2/U2879/d (d04can03yn0d0)                                 -1.70    15.44     1.00    -0.22     0.26 &   176.32 r
  fifo2/U2879/o1 (d04can03yn0d0)                                          4.91     1.00              3.77 &   180.09 f
  fifo2/n1596 (net)                               1     0.86 
  fifo2/post_place277/b (d04nan03yn0d0)                         -0.02     4.91     1.00    -0.02     0.10 &   180.19 f
  fifo2/post_place277/o1 (d04nan03yn0d0)                                  5.86     1.00              6.89 &   187.08 r
  fifo2/n1599 (net)                               1     1.94 
  fifo2/U2882/b (d04non02yn0f0)                                  0.00     5.86     1.00     0.00     0.11 &   187.19 r
  fifo2/U2882/o1 (d04non02yn0f0)                                          6.19     1.00              5.45 &   192.64 f
  fifo2/n1612 (net)                               1     4.72 
  fifo2/U2894/a (d04nan02yn0c0)                                 -0.97     9.13     1.00    -0.51     3.87 &   196.51 f
  fifo2/U2894/o1 (d04nan02yn0c0)                                         11.88     1.00              8.92 &   205.43 r
  fifo2/N69 (net)                                 1     4.36 
  fifo2/data_rd_reg_96_/d (d04fyj03yd0c0)                       -1.05    13.55     1.00    -0.32     4.38 &   209.80 r
  data arrival time                                                                                           209.80

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.70     163.70
  clock reconvergence pessimism                                                                      0.00     163.70
  clock uncertainty                                                                                 50.00     213.70
  fifo2/data_rd_reg_96_/clk (d04fyj03yd0c0)                                                                   213.70 r
  library hold time                                                                1.00              1.72     215.42
  data required time                                                                                          215.42
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          215.42
  data arrival time                                                                                          -209.80
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.61


  Startpoint: fifo2/data_rd_reg_66_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_core0_tmp_add_reg_47_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               156.57     156.57
  fifo2/data_rd_reg_66_/clk (d04fyj03yd0c0)                            24.45                       0.00     156.57 r
  fifo2/data_rd_reg_66_/o (d04fyj03yd0c0)                              18.01     1.00             23.28 &   179.85 f
  fifo2/data_rd[66] (net)                       3    13.87 
  alu_core0_tmp_add_reg_47_/si (d04fyj03yd0b0)                -1.42    28.55     1.00    -0.37     3.83 &   183.68 f
  data arrival time                                                                                         183.68

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               155.21     155.21
  clock reconvergence pessimism                                                                    0.00     155.21
  clock uncertainty                                                                               50.00     205.21
  alu_core0_tmp_add_reg_47_/clk (d04fyj03yd0b0)                                                             205.21 r
  library hold time                                                              1.00            -15.92     189.29
  data required time                                                                                        189.29
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        189.29
  data arrival time                                                                                        -183.68
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -5.61


  Startpoint: fifo2/data_mem_reg_18__9_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_22__10_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                163.10     163.10
  fifo2/data_mem_reg_18__9_/clk (d04fyj03yd0b0)                         23.42                       0.00     163.10 r
  fifo2/data_mem_reg_18__9_/o (d04fyj03yd0b0)                           11.10     1.00             21.29 &   184.40 r
  fifo2/data_mem_1790_ (net)                     2     1.39 
  fifo2/cts2488/a (d04bfn11wn0a5)                              -0.19    11.11     1.00    -0.03     0.17 &   184.57 r
  fifo2/cts2488/o (d04bfn11wn0a5)                                        6.17     1.00             17.53 &   202.10 r
  fifo2/n10257 (net)                             1     0.54 
  fifo2/data_mem_reg_22__10_/si (d04fyj03yd0b0)                 0.00     6.17     1.00     0.00     0.05 &   202.15 r
  data arrival time                                                                                          202.15

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                166.55     166.55
  clock reconvergence pessimism                                                                     0.00     166.55
  clock uncertainty                                                                                50.00     216.55
  fifo2/data_mem_reg_22__10_/clk (d04fyj03yd0b0)                                                             216.55 r
  library hold time                                                               1.00             -8.79     207.75
  data required time                                                                                         207.75
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         207.75
  data arrival time                                                                                         -202.15
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.61


  Startpoint: fifo2/data_mem_reg_27__31_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_31_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 146.83     146.83
  fifo2/data_mem_reg_27__31_/clk (d04fyj03yd0b0)                         21.16                       0.00     146.83 r
  fifo2/data_mem_reg_27__31_/o (d04fyj03yd0b0)                           10.69     1.00             20.78 &   167.61 r
  fifo2/data_mem_579_ (net)                       2     1.36 
  fifo2/U4109/d (d04can03nn0a5)                                 -0.19    10.70     1.00    -0.02     0.16 &   167.77 r
  fifo2/U4109/o1 (d04can03nn0a5)                                         11.71     1.00             10.92 &   178.69 f
  fifo2/n2933 (net)                               1     1.64 
  fifo2/U4111/c (d04nan04nd0b7)                                 -0.20    11.77     1.00    -0.03     0.56 &   179.25 f
  fifo2/U4111/o1 (d04nan04nd0b7)                                          7.90     1.00             10.92 &   190.17 r
  fifo2/n2941 (net)                               1     1.50 
  fifo2/U4117/b (d04non02yn0b3)                                 -1.13     7.94     1.00    -0.79    -0.37 &   189.80 r
  fifo2/U4117/o1 (d04non02yn0b3)                                          5.32     1.00              6.08 &   195.87 f
  fifo2/n2942 (net)                               1     0.85 
  fifo2/U4118/b (d04nan02yn0b6)                                 -0.08     5.32     1.00    -0.01     0.07 &   195.94 f
  fifo2/U4118/o1 (d04nan02yn0b6)                                          6.92     1.00              7.13 &   203.07 r
  fifo2/N134 (net)                                1     1.60 
  fifo2/data_rd_reg_31_/d (d04fyj03yd0c0)                        0.00     7.01     1.00     0.00     0.57 &   203.65 r
  data arrival time                                                                                           203.65

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.49     157.49
  clock reconvergence pessimism                                                                      0.00     157.49
  clock uncertainty                                                                                 50.00     207.49
  fifo2/data_rd_reg_31_/clk (d04fyj03yd0c0)                                                                   207.49 r
  library hold time                                                                1.00              1.76     209.25
  data required time                                                                                          209.25
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          209.25
  data arrival time                                                                                          -203.65
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.61


  Startpoint: fifo2/data_mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_13__120_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.45     157.45
  fifo2/data_mem_reg_6__0_/clk (d04fyj03yd0b0)                           22.57                       0.00     157.45 r
  fifo2/data_mem_reg_6__0_/o (d04fyj03yd0b0)                             11.44     1.00             21.44 &   178.89 r
  fifo2/data_mem_3425_ (net)                      2     1.47 
  fifo2/cts3801/a (d04bfn11wn0a5)                                0.00    11.45     1.00     0.00     0.15 &   179.04 r
  fifo2/cts3801/o (d04bfn11wn0a5)                                         6.13     1.00             17.62 &   196.66 r
  fifo2/n11611 (net)                              1     0.53 
  fifo2/data_mem_reg_13__120_/si (d04fyj03yd0b0)                 0.00     6.13     1.00     0.00     0.05 &   196.71 r
  data arrival time                                                                                           196.71

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.07     161.07
  clock reconvergence pessimism                                                                      0.00     161.07
  clock uncertainty                                                                                 50.00     211.07
  fifo2/data_mem_reg_13__120_/clk (d04fyj03yd0b0)                                                             211.07 r
  library hold time                                                                1.00             -8.75     202.31
  data required time                                                                                          202.31
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.31
  data arrival time                                                                                          -196.71
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.61


  Startpoint: fifo0/addr_rd_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/addr_rd_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                        0.00       0.00
  clock network delay (propagated)                                                           152.97     152.97
  fifo0/addr_rd_reg_0_/clk (d04fyj43yd0g0)                         23.31                       0.00     152.97 r
  fifo0/addr_rd_reg_0_/o (d04fyj43yd0g0)                           13.04     1.00             25.75 &   178.72 f
  fifo0/addr_rd[0] (net)                    5    12.90 
  fifo0/addr_rd_reg_2_/si (d04fyj43yd0g0)                  0.00    16.23     1.00     0.00     3.07 &   181.79 f
  data arrival time                                                                                     181.79

  clock clk (rise edge)                                                                        0.00       0.00
  clock network delay (propagated)                                                           158.23     158.23
  clock reconvergence pessimism                                                                0.00     158.23
  clock uncertainty                                                                           50.00     208.23
  fifo0/addr_rd_reg_2_/clk (d04fyj43yd0g0)                                                              208.23 r
  library hold time                                                          1.00            -20.84     187.39
  data required time                                                                                    187.39
  ---------------------------------------------------------------------------------------------------------------
  data required time                                                                                    187.39
  data arrival time                                                                                    -181.79
  ---------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -5.60


  Startpoint: init_mask_alu0_seed0_reg_87_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_0__80_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   151.57     151.57
  init_mask_alu0_seed0_reg_87_/clk (d04fyj03ld0b0)                         17.92                       0.00     151.57 r
  init_mask_alu0_seed0_reg_87_/o (d04fyj03ld0b0)                           19.35     1.00             30.92 &   182.49 r
  init_mask_alu0_seed0[87] (net)                    2     2.20 
  cts859/a (d04bfn11wn0a5)                                         0.00    19.39     1.00     0.00     0.62 &   183.11 r
  cts859/o (d04bfn11wn0a5)                                                  7.52     1.00             20.81 &   203.93 r
  n6726 (net)                                       1     0.75 
  init_mask_alu0_mask_reg_0__80_/d (d04fyj03yd0g0)                 0.00     7.53     1.00     0.00     0.13 &   204.05 r
  data arrival time                                                                                             204.05

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   157.02     157.02
  clock reconvergence pessimism                                                                        0.00     157.02
  clock uncertainty                                                                                   50.00     207.02
  init_mask_alu0_mask_reg_0__80_/clk (d04fyj03yd0g0)                                                            207.02 r
  library hold time                                                                  1.00              2.64     209.65
  data required time                                                                                            209.65
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            209.65
  data arrival time                                                                                            -204.05
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -5.60


  Startpoint: fifo2/data_mem_reg_9__129_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_10__129_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.08     151.08
  fifo2/data_mem_reg_9__129_/clk (d04fyj03yd0b0)                         23.79                       0.00     151.08 r
  fifo2/data_mem_reg_9__129_/o (d04fyj03yd0b0)                           14.17     1.00             23.83 &   174.91 r
  fifo2/data_mem_3143_ (net)                      2     2.11 
  fifo2/route201/a (d04bfn11wn0a5)                               0.00    14.19     1.00     0.00     0.38 &   175.29 r
  fifo2/route201/o (d04bfn11wn0a5)                                        5.85     1.00             18.31 &   193.60 r
  fifo2/n12766 (net)                              1     0.46 
  fifo2/data_mem_reg_10__129_/si (d04fyj03yd0c0)                 0.00     5.85     1.00     0.00     0.01 &   193.61 r
  data arrival time                                                                                           193.61

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.94     157.94
  clock reconvergence pessimism                                                                      0.00     157.94
  clock uncertainty                                                                                 50.00     207.94
  fifo2/data_mem_reg_10__129_/clk (d04fyj03yd0c0)                                                             207.94 r
  library hold time                                                                1.00             -8.74     199.20
  data required time                                                                                          199.20
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          199.20
  data arrival time                                                                                          -193.61
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.59


  Startpoint: fifo0/data_mem_reg_9__56_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_23__52_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                149.88     149.88
  fifo0/data_mem_reg_9__56_/clk (d04fyj03yd0b0)                         22.14                       0.00     149.88 r
  fifo0/data_mem_reg_9__56_/o (d04fyj03yd0b0)                           14.06     1.00             23.64 &   173.52 r
  fifo0/data_mem_9__56_ (net)                    2     2.15 
  fifo0/cts1554/a (d04bfn11wn0a5)                              -1.70    14.11     1.00    -0.83    -0.24 &   173.28 r
  fifo0/cts1554/o (d04bfn11wn0a5)                                        6.39     1.00             18.81 &   192.10 r
  fifo0/n5519 (net)                              1     0.57 
  fifo0/data_mem_reg_23__52_/si (d04fyj03yd0b0)                 0.00     6.39     1.00     0.00     0.05 &   192.14 r
  data arrival time                                                                                          192.14

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                156.54     156.54
  clock reconvergence pessimism                                                                     0.00     156.54
  clock uncertainty                                                                                50.00     206.54
  fifo0/data_mem_reg_23__52_/clk (d04fyj03yd0b0)                                                             206.54 r
  library hold time                                                               1.00             -8.83     197.71
  data required time                                                                                         197.71
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         197.71
  data arrival time                                                                                         -192.14
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.57


  Startpoint: fifo2/data_rd_reg_51_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__50_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.97     160.97
  fifo2/data_rd_reg_51_/clk (d04fyj03yd0g0)                             20.78                       0.00     160.97 r
  fifo2/data_rd_reg_51_/o (d04fyj03yd0g0)                               11.70     1.00             23.84 &   184.81 f
  fifo2/data_rd[51] (net)                        3    11.35 
  fifo2/data_mem_reg_24__50_/si (d04fyj03yd0b0)                -1.64    16.84     1.00    -0.20     4.07 &   188.88 f
  data arrival time                                                                                          188.88

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                157.91     157.91
  clock reconvergence pessimism                                                                     0.00     157.91
  clock uncertainty                                                                                50.00     207.91
  fifo2/data_mem_reg_24__50_/clk (d04fyj03yd0b0)                                                             207.91 r
  library hold time                                                               1.00            -13.47     194.44
  data required time                                                                                         194.44
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         194.44
  data arrival time                                                                                         -188.88
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.56


  Startpoint: fifo2/data_mem_reg_9__92_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_11__92_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.92     154.92
  fifo2/data_mem_reg_9__92_/clk (d04fyj03yd0b0)                         23.87                       0.00     154.92 r
  fifo2/data_mem_reg_9__92_/o (d04fyj03yd0b0)                           13.37     1.00             23.28 &   178.20 r
  fifo2/data_mem_3106_ (net)                     2     1.95 
  fifo2/cts2010/a (d04bfn11wn0a5)                               0.00    13.39     1.00     0.00     0.37 &   178.57 r
  fifo2/cts2010/o (d04bfn11wn0a5)                                        7.61     1.00             19.57 &   198.15 r
  fifo2/n9768 (net)                              1     0.80 
  fifo2/data_mem_reg_11__92_/si (d04fyj03yd0b0)                 0.00     7.62     1.00     0.00     0.14 &   198.29 r
  data arrival time                                                                                          198.29

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.77     162.77
  clock reconvergence pessimism                                                                     0.00     162.77
  clock uncertainty                                                                                50.00     212.77
  fifo2/data_mem_reg_11__92_/clk (d04fyj03yd0b0)                                                             212.77 r
  library hold time                                                               1.00             -8.92     203.85
  data required time                                                                                         203.85
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         203.85
  data arrival time                                                                                         -198.29
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.56


  Startpoint: init_mask_in0_seed2_reg_13_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_2__9_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  148.82     148.82
  init_mask_in0_seed2_reg_13_/clk (d04fyj03wd0b0)                         22.92                       0.00     148.82 r
  init_mask_in0_seed2_reg_13_/o (d04fyj03wd0b0)                           11.26     1.00             27.76 &   176.58 r
  init_mask_in0_seed2_13 (net)                     1     0.75 
  route511/a (d04bfn11wn0a5)                                      0.00    11.26     1.00     0.00     0.07 &   176.65 r
  route511/o (d04bfn11wn0a5)                                              13.30     1.00             23.16 &   199.81 r
  n10385 (net)                                     2     1.80 
  init_mask_in0_mask_reg_2__9_/d (d04fyj03yd0g0)                 -1.23    13.32     1.00    -0.16     0.17 &   199.98 r
  data arrival time                                                                                            199.98

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  152.98     152.98
  clock reconvergence pessimism                                                                       0.00     152.98
  clock uncertainty                                                                                  50.00     202.98
  init_mask_in0_mask_reg_2__9_/clk (d04fyj03yd0g0)                                                             202.98 r
  library hold time                                                                 1.00              2.54     205.52
  data required time                                                                                           205.52
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           205.52
  data arrival time                                                                                           -199.98
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -5.54


  Startpoint: fifo0/data_mem_reg_1__50_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_1__51_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.64     153.64
  fifo0/data_mem_reg_1__50_/clk (d04fyj03yd0b0)                         25.40                       0.00     153.64 r
  fifo0/data_mem_reg_1__50_/o (d04fyj03yd0b0)                           13.22     1.00             23.30 &   176.94 r
  fifo0/data_mem_1__50_ (net)                    2     1.88 
  fifo0/cts1633/a (d04bfn11wn0a5)                              -1.22    13.23     1.00    -0.18     0.12 &   177.06 r
  fifo0/cts1633/o (d04bfn11wn0a5)                                        6.74     1.00             18.80 &   195.86 r
  fifo0/n5599 (net)                              1     0.63 
  fifo0/data_mem_reg_1__51_/si (d04fyj03yd0b0)                  0.00     6.74     1.00     0.00     0.06 &   195.92 r
  data arrival time                                                                                          195.92

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.27     160.27
  clock reconvergence pessimism                                                                     0.00     160.27
  clock uncertainty                                                                                50.00     210.27
  fifo0/data_mem_reg_1__51_/clk (d04fyj03yd0b0)                                                              210.27 r
  library hold time                                                               1.00             -8.81     201.46
  data required time                                                                                         201.46
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         201.46
  data arrival time                                                                                         -195.92
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.54


  Startpoint: fifo2/data_mem_reg_22__6_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_6__6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.77     158.77
  fifo2/data_mem_reg_22__6_/clk (d04fyj03yd0b0)                         27.16                       0.00     158.77 r
  fifo2/data_mem_reg_22__6_/o (d04fyj03yd0b0)                           12.27     1.00             22.85 &   181.62 r
  fifo2/data_mem_1239_ (net)                     2     1.67 
  fifo2/route267/a (d04bfn11wn0a5)                              0.00    12.28     1.00     0.00     0.28 &   181.90 r
  fifo2/route267/o (d04bfn11wn0a5)                                       5.76     1.00             17.55 &   199.45 r
  fifo2/n12835 (net)                             1     0.46 
  fifo2/data_mem_reg_6__6_/si (d04fyj03yd0b0)                   0.00     5.76     1.00     0.00     0.01 &   199.45 r
  data arrival time                                                                                          199.45

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                163.78     163.78
  clock reconvergence pessimism                                                                     0.00     163.78
  clock uncertainty                                                                                50.00     213.78
  fifo2/data_mem_reg_6__6_/clk (d04fyj03yd0b0)                                                               213.78 r
  library hold time                                                               1.00             -8.79     204.99
  data required time                                                                                         204.99
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         204.99
  data arrival time                                                                                         -199.45
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.54


  Startpoint: fifo1/data_rd_reg_47_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__14_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.66     160.66
  fifo1/data_rd_reg_47_/clk (d04fyj03yd0c0)                             23.74                       0.00     160.66 r
  fifo1/data_rd_reg_47_/o (d04fyj03yd0c0)                               19.72     1.00             22.98 &   183.63 f
  fifo1/data_rd[47] (net)                       11    20.44 
  fifo1/data_mem_reg_27__14_/si (d04fyj03yd0b0)                -0.43    38.96     1.00    -0.05     4.46 &   188.09 f
  data arrival time                                                                                          188.09

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.61     160.61
  clock reconvergence pessimism                                                                     0.00     160.61
  clock uncertainty                                                                                50.00     210.61
  fifo1/data_mem_reg_27__14_/clk (d04fyj03yd0b0)                                                             210.61 r
  library hold time                                                               1.00            -16.99     193.62
  data required time                                                                                         193.62
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         193.62
  data arrival time                                                                                         -188.09
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.53


  Startpoint: fifo2/data_mem_reg_8__18_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__19_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.27     158.27
  fifo2/data_mem_reg_8__18_/clk (d04fyj03yd0b0)                         24.38                       0.00     158.27 r
  fifo2/data_mem_reg_8__18_/o (d04fyj03yd0b0)                           13.15     1.00             23.24 &   181.50 r
  fifo2/data_mem_3169_ (net)                     2     1.91 
  fifo2/cts2501/a (d04bfn11wn0a5)                               0.00    13.17     1.00     0.00     0.33 &   181.84 r
  fifo2/cts2501/o (d04bfn11wn0a5)                                        7.14     1.00             19.11 &   200.95 r
  fifo2/n10270 (net)                             1     0.71 
  fifo2/data_mem_reg_8__19_/si (d04fyj03yd0b0)                  0.00     7.14     1.00     0.00     0.13 &   201.07 r
  data arrival time                                                                                          201.07

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                165.46     165.46
  clock reconvergence pessimism                                                                     0.00     165.46
  clock uncertainty                                                                                50.00     215.46
  fifo2/data_mem_reg_8__19_/clk (d04fyj03yd0b0)                                                              215.46 r
  library hold time                                                               1.00             -8.87     206.59
  data required time                                                                                         206.59
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         206.59
  data arrival time                                                                                         -201.07
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.52


  Startpoint: fifo1/data_mem_reg_31__69_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__68_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 150.32     150.32
  fifo1/data_mem_reg_31__69_/clk (d04fky00yd0g0)                         19.36                       0.00     150.32 r
  fifo1/data_mem_reg_31__69_/o (d04fky00yd0g0)                            3.60     1.00             17.64 &   167.95 f
  fifo1/data_mem_69_ (net)                        2     2.07 
  fifo1/cts1697/a (d04bfn12wn0b0)                                0.00     3.73     1.00     0.00     0.49 &   168.44 f
  fifo1/cts1697/o (d04bfn12wn0b0)                                         4.92     1.00             36.64 &   205.08 f
  fifo1/n5346 (net)                               1     0.49 
  fifo1/data_mem_reg_28__68_/si (d04fyj03yd0b0)                  0.00     4.92     1.00     0.00     0.04 &   205.12 f
  data arrival time                                                                                           205.12

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 172.32     172.32
  clock reconvergence pessimism                                                                      0.00     172.32
  clock uncertainty                                                                                 50.00     222.32
  fifo1/data_mem_reg_28__68_/clk (d04fyj03yd0b0)                                                              222.32 r
  library hold time                                                                1.00            -11.68     210.64
  data required time                                                                                          210.64
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          210.64
  data arrival time                                                                                          -205.12
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.52


  Startpoint: fifo1/data_mem_reg_15__49_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__48_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.00     162.00
  fifo1/data_mem_reg_15__49_/clk (d04fyj03yd0b0)                         25.39                       0.00     162.00 r
  fifo1/data_mem_reg_15__49_/o (d04fyj03yd0b0)                           12.69     1.00             22.97 &   184.97 r
  fifo1/data_mem_1201_ (net)                      2     1.78 
  fifo1/cts1548/a (d04bfn11wn0a5)                               -1.15    12.70     1.00    -0.17     0.09 &   185.06 r
  fifo1/cts1548/o (d04bfn11wn0a5)                                         7.72     1.00             19.41 &   204.47 r
  fifo1/n5197 (net)                               1     0.82 
  fifo1/data_mem_reg_15__48_/si (d04fyj03yd0b0)                 -0.77     7.73     1.00    -0.12     0.04 &   204.50 r
  data arrival time                                                                                           204.50

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 168.91     168.91
  clock reconvergence pessimism                                                                      0.00     168.91
  clock uncertainty                                                                                 50.00     218.91
  fifo1/data_mem_reg_15__48_/clk (d04fyj03yd0b0)                                                              218.91 r
  library hold time                                                                1.00             -8.89     210.02
  data required time                                                                                          210.02
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          210.02
  data arrival time                                                                                          -204.50
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.51


  Startpoint: init_mask_alu0_seed1_reg_45_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed1_reg_47_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   154.39     154.39
  init_mask_alu0_seed1_reg_45_/clk (d04fyj03yd0c0)                         19.02                       0.00     154.39 r
  init_mask_alu0_seed1_reg_45_/o (d04fyj03yd0c0)                            6.80     1.00             18.78 &   173.17 r
  init_mask_alu0_seed1_45 (net)                     1     1.02 
  cts817/a (d04bfn11wn0a5)                                         0.00     6.82     1.00     0.00     0.22 &   173.39 r
  cts817/o (d04bfn11wn0a5)                                                 13.27     1.00             20.84 &   194.23 r
  n6684 (net)                                       2     1.65 
  init_mask_alu0_seed1_reg_47_/si (d04fyj03yd0b0)                  0.00    13.28     1.00     0.00     0.27 &   194.50 r
  data arrival time                                                                                             194.50

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   159.41     159.41
  clock reconvergence pessimism                                                                        0.00     159.41
  clock uncertainty                                                                                   50.00     209.41
  init_mask_alu0_seed1_reg_47_/clk (d04fyj03yd0b0)                                                              209.41 r
  library hold time                                                                  1.00             -9.39     200.02
  data required time                                                                                            200.02
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            200.02
  data arrival time                                                                                            -194.50
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -5.51


  Startpoint: init_mask_in0_seed6_reg_14_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_9_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  146.38     146.38
  init_mask_in0_seed6_reg_14_/clk (d04fyj03yd0b0)                         19.51                       0.00     146.38 r
  init_mask_in0_seed6_reg_14_/o (d04fyj03yd0b0)                            9.07     1.00             19.13 &   165.51 r
  init_mask_in0_seed6_14 (net)                     1     0.97 
  cts3547/a (d04bfn11wn0a5)                                       0.00     9.07     1.00     0.00     0.14 &   165.66 r
  cts3547/o (d04bfn11wn0a5)                                               12.83     1.00             21.37 &   187.03 r
  n9415 (net)                                      2     1.57 
  init_mask_in0_seed6_reg_9_/si (d04fyj03yd0b0)                   0.00    12.84     1.00     0.00     0.26 &   187.28 r
  data arrival time                                                                                            187.28

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  152.12     152.12
  clock reconvergence pessimism                                                                       0.00     152.12
  clock uncertainty                                                                                  50.00     202.12
  init_mask_in0_seed6_reg_9_/clk (d04fyj03yd0b0)                                                               202.12 r
  library hold time                                                                 1.00             -9.33     192.79
  data required time                                                                                           192.79
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           192.79
  data arrival time                                                                                           -187.28
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -5.50


  Startpoint: fifo2/data_mem_reg_26__37_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_26__38_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.13     159.13
  fifo2/data_mem_reg_26__37_/clk (d04fyj03yd0b0)                         25.08                       0.00     159.13 r
  fifo2/data_mem_reg_26__37_/o (d04fyj03yd0b0)                           13.27     1.00             23.46 &   182.60 r
  fifo2/data_mem_722_ (net)                       2     1.95 
  fifo2/cts4549/a (d04bfn11wn0a5)                                0.00    13.30     1.00     0.00     0.43 &   183.02 r
  fifo2/cts4549/o (d04bfn11wn0a5)                                         6.14     1.00             18.28 &   201.31 r
  fifo2/n12381 (net)                              1     0.53 
  fifo2/data_mem_reg_26__38_/si (d04fyj03yd0b0)                  0.00     6.14     1.00     0.00     0.04 &   201.35 r
  data arrival time                                                                                           201.35

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.60     165.60
  clock reconvergence pessimism                                                                      0.00     165.60
  clock uncertainty                                                                                 50.00     215.60
  fifo2/data_mem_reg_26__38_/clk (d04fyj03yd0b0)                                                              215.60 r
  library hold time                                                                1.00             -8.75     206.85
  data required time                                                                                          206.85
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          206.85
  data arrival time                                                                                          -201.35
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.50


  Startpoint: fifo0/data_mem_reg_16__48_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_48_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.09     152.09
  fifo0/data_mem_reg_16__48_/clk (d04fyj03nd0b0)                         18.63                       0.00     152.09 r
  fifo0/data_mem_reg_16__48_/o (d04fyj03nd0b0)                           11.32     1.00             22.54 &   174.63 r
  fifo0/data_mem_16__48_ (net)                    1     1.18 
  fifo0/place500/a (d04bfn00ynud5)                               0.00    11.33     1.00     0.00     0.29 &   174.93 r
  fifo0/place500/o (d04bfn00ynud5)                                        7.22     1.00              8.81 &   183.73 r
  fifo0/n2329 (net)                               2    11.64 
  fifo0/U1159/d (d04can03wn0a5)                                  0.00     8.35     1.00     0.00     0.53 &   184.26 r
  fifo0/U1159/o1 (d04can03wn0a5)                                          7.18     1.00              8.75 &   193.01 f
  fifo0/n459 (net)                                1     0.62 
  fifo0/U1162/b (d04nan04yn0b5)                                  0.00     7.18     1.00     0.00     0.06 &   193.07 f
  fifo0/U1162/o1 (d04nan04yn0b5)                                          7.47     1.00              8.85 &   201.92 r
  fifo0/n461 (net)                                1     0.62 
  fifo0/U1163/a (d04non02yn0b5)                                  0.00     7.47     1.00     0.00     0.07 &   201.99 r
  fifo0/U1163/o1 (d04non02yn0b5)                                          5.16     1.00              5.49 &   207.47 f
  fifo0/n474 (net)                                1     0.96 
  fifo0/U1176/a (d04nan02nn0c0)                                  0.00     5.17     1.00     0.00     0.09 &   207.56 f
  fifo0/U1176/o1 (d04nan02nn0c0)                                          9.09     1.00              6.83 &   214.39 r
  fifo0/N52 (net)                                 1     2.82 
  fifo0/data_rd_reg_48_/d (d04fyj03yd0g0)                        0.00    10.54     1.00     0.00     3.40 &   217.79 r
  data arrival time                                                                                           217.79

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 170.67     170.67
  clock reconvergence pessimism                                                                      0.00     170.67
  clock uncertainty                                                                                 50.00     220.67
  fifo0/data_rd_reg_48_/clk (d04fyj03yd0g0)                                                                   220.67 r
  library hold time                                                                1.00              2.62     223.29
  data required time                                                                                          223.29
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          223.29
  data arrival time                                                                                          -217.79
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.50


  Startpoint: fifo2/data_mem_reg_24__48_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__51_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.68     151.68
  fifo2/data_mem_reg_24__48_/clk (d04fyj03yd0b0)                         25.49                       0.00     151.68 r
  fifo2/data_mem_reg_24__48_/o (d04fyj03yd0b0)                            8.75     1.00             19.74 &   171.42 r
  fifo2/data_mem_1007_ (net)                      1     0.86 
  fifo2/cts4557/a (d04bfn11wn0a5)                                0.00     8.76     1.00     0.00     0.15 &   171.57 r
  fifo2/cts4557/o (d04bfn11wn0a5)                                        10.12     1.00             19.72 &   191.29 r
  fifo2/n12389 (net)                              2     1.22 
  fifo2/data_mem_reg_21__51_/si (d04fyj03yd0b0)                 -0.42    10.12     1.00    -0.05     0.10 &   191.39 r
  data arrival time                                                                                           191.39

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.03     156.03
  clock reconvergence pessimism                                                                      0.00     156.03
  clock uncertainty                                                                                 50.00     206.03
  fifo2/data_mem_reg_21__51_/clk (d04fyj03yd0b0)                                                              206.03 r
  library hold time                                                                1.00             -9.15     196.89
  data required time                                                                                          196.89
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          196.89
  data arrival time                                                                                          -191.39
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.50


  Startpoint: fifo2/data_mem_reg_28__77_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_9__62_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.12     152.12
  fifo2/data_mem_reg_28__77_/clk (d04fyj03yd0b0)                         22.96                       0.00     152.12 r
  fifo2/data_mem_reg_28__77_/o (d04fyj03yd0b0)                           13.21     1.00             23.08 &   175.20 r
  fifo2/data_mem_488_ (net)                       2     1.94 
  fifo2/cts4467/a (d04bfn11wn0a5)                                0.00    13.23     1.00     0.00     0.39 &   175.60 r
  fifo2/cts4467/o (d04bfn11wn0a5)                                         7.52     1.00             19.44 &   195.04 r
  fifo2/n12294 (net)                              1     0.78 
  fifo2/data_mem_reg_9__62_/si (d04fyj03yd0b0)                   0.00     7.53     1.00     0.00     0.15 &   195.19 r
  data arrival time                                                                                           195.19

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.63     159.63
  clock reconvergence pessimism                                                                      0.00     159.63
  clock uncertainty                                                                                 50.00     209.63
  fifo2/data_mem_reg_9__62_/clk (d04fyj03yd0b0)                                                               209.63 r
  library hold time                                                                1.00             -8.95     200.68
  data required time                                                                                          200.68
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.68
  data arrival time                                                                                          -195.19
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.50


  Startpoint: fifo2/data_mem_reg_20__69_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__75_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.14     154.14
  fifo2/data_mem_reg_20__69_/clk (d04fyj03yd0b0)                         24.23                       0.00     154.14 r
  fifo2/data_mem_reg_20__69_/o (d04fyj03yd0b0)                            8.35     1.00             21.07 &   175.21 f
  fifo2/data_mem_1576_ (net)                      2     2.12 
  fifo2/cts4244/a (d04bfn11wn0a5)                               -0.15     8.41     1.00    -0.03     0.47 &   175.69 f
  fifo2/cts4244/o (d04bfn11wn0a5)                                         5.23     1.00             19.14 &   194.82 f
  fifo2/n12065 (net)                              1     0.53 
  fifo2/data_mem_reg_8__75_/si (d04fyj03yd0b0)                   0.00     5.24     1.00     0.00     0.05 &   194.87 f
  data arrival time                                                                                           194.87

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.04     162.04
  clock reconvergence pessimism                                                                      0.00     162.04
  clock uncertainty                                                                                 50.00     212.04
  fifo2/data_mem_reg_8__75_/clk (d04fyj03yd0b0)                                                               212.04 r
  library hold time                                                                1.00            -11.68     200.36
  data required time                                                                                          200.36
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.36
  data arrival time                                                                                          -194.87
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.49


  Startpoint: fifo2/data_mem_reg_19__7_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                157.73     157.73
  fifo2/data_mem_reg_19__7_/clk (d04fyj03yd0b0)                         22.20                       0.00     157.73 r
  fifo2/data_mem_reg_19__7_/o (d04fyj03yd0b0)                            8.71     1.00             19.22 &   176.94 r
  fifo2/data_mem_1651_ (net)                     1     0.87 
  fifo2/cts4660/a (d04bfn11wn0a5)                               0.00     8.71     1.00     0.00     0.11 &   177.05 r
  fifo2/cts4660/o (d04bfn11wn0a5)                                       10.50     1.00             20.11 &   197.16 r
  fifo2/n12494 (net)                             2     1.31 
  fifo2/data_mem_reg_8__7_/si (d04fyj03yd0b0)                   0.00    10.51     1.00     0.00     0.18 &   197.34 r
  data arrival time                                                                                          197.34

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.00     162.00
  clock reconvergence pessimism                                                                     0.00     162.00
  clock uncertainty                                                                                50.00     212.00
  fifo2/data_mem_reg_8__7_/clk (d04fyj03yd0b0)                                                               212.00 r
  library hold time                                                               1.00             -9.17     202.82
  data required time                                                                                         202.82
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         202.82
  data arrival time                                                                                         -197.34
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.49


  Startpoint: init_mask_alu0_seed2_reg_98_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed2_reg_106_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   150.83     150.83
  init_mask_alu0_seed2_reg_98_/clk (d04fyj03yd0b0)                         22.32                       0.00     150.83 r
  init_mask_alu0_seed2_reg_98_/o (d04fyj03yd0b0)                            8.79     1.00             19.30 &   170.13 r
  init_mask_alu0_seed2[98] (net)                    1     0.88 
  cts1924/a (d04bfn11wn0a5)                                        0.00     8.79     1.00     0.00     0.10 &   170.23 r
  cts1924/o (d04bfn11wn0a5)                                                13.32     1.00             21.61 &   191.84 r
  n7792 (net)                                       2     1.65 
  init_mask_alu0_seed2_reg_106_/si (d04fyj03yd0b0)                -1.33    13.33     1.00    -0.17     0.01 &   191.85 r
  data arrival time                                                                                             191.85

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   156.75     156.75
  clock reconvergence pessimism                                                                        0.00     156.75
  clock uncertainty                                                                                   50.00     206.75
  init_mask_alu0_seed2_reg_106_/clk (d04fyj03yd0b0)                                                             206.75 r
  library hold time                                                                  1.00             -9.43     197.33
  data required time                                                                                            197.33
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            197.33
  data arrival time                                                                                            -191.85
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -5.48


  Startpoint: fifo2/data_mem_reg_9__54_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_54_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                151.24     151.24
  fifo2/data_mem_reg_9__54_/clk (d04fyj03yd0b0)                         20.57                       0.00     151.24 r
  fifo2/data_mem_reg_9__54_/o (d04fyj03yd0b0)                           11.11     1.00             20.87 &   172.11 r
  fifo2/data_mem_3068_ (net)                     2     1.41 
  fifo2/U2664/d (d04can03nn0a5)                                 0.00    11.11     1.00     0.00     0.21 &   172.32 r
  fifo2/U2664/o1 (d04can03nn0a5)                                        11.26     1.00             10.34 &   182.66 f
  fifo2/n1394 (net)                              1     1.48 
  fifo2/U2668/a (d04nan04nd0d7)                                -1.56    11.29     1.00    -1.25    -0.84 &   181.83 f
  fifo2/U2668/o1 (d04nan04nd0d7)                                         8.19     1.00             11.00 &   192.82 r
  fifo2/n14001 (net)                             1     2.59 
  fifo2/U2674/a (d04non02nn0d5)                                -0.94     8.50     1.00    -0.50     0.64 &   193.47 r
  fifo2/U2674/o1 (d04non02nn0d5)                                         7.81     1.00              6.06 &   199.52 f
  fifo2/n1412 (net)                              1     5.34 
  fifo2/U2686/a (d04nan02yd0d0)                                -4.27    14.01     1.00    -2.89     3.62 &   203.15 f
  fifo2/U2686/o1 (d04nan02yd0d0)                                         7.97     1.00              7.87 &   211.02 r
  fifo2/N111 (net)                               1     4.00 
  fifo2/data_rd_reg_54_/d (d04fyj03yd0c0)                      -1.17     8.53     1.00    -0.82     1.18 &   212.20 r
  data arrival time                                                                                          212.20

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                165.90     165.90
  clock reconvergence pessimism                                                                     0.00     165.90
  clock uncertainty                                                                                50.00     215.90
  fifo2/data_rd_reg_54_/clk (d04fyj03yd0c0)                                                                  215.90 r
  library hold time                                                               1.00              1.76     217.67
  data required time                                                                                         217.67
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         217.67
  data arrival time                                                                                         -212.20
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.47


  Startpoint: fifo2/data_mem_reg_10__35_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__35_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 148.76     148.76
  fifo2/data_mem_reg_10__35_/clk (d04fyj03yd0b0)                         19.40                       0.00     148.76 r
  fifo2/data_mem_reg_10__35_/o (d04fyj03yd0b0)                           13.01     1.00             22.37 &   171.13 r
  fifo2/data_mem_2912_ (net)                      2     1.91 
  fifo2/cts1603/a (d04bfn11wn0a5)                                0.00    13.03     1.00     0.00     0.35 &   171.48 r
  fifo2/cts1603/o (d04bfn11wn0a5)                                         7.47     1.00             19.32 &   190.80 r
  fifo2/n9352 (net)                               1     0.77 
  fifo2/data_mem_reg_7__35_/si (d04fyj03yd0b0)                  -0.11     7.47     1.00    -0.01     0.13 &   190.93 r
  data arrival time                                                                                           190.93

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.28     155.28
  clock reconvergence pessimism                                                                      0.00     155.28
  clock uncertainty                                                                                 50.00     205.28
  fifo2/data_mem_reg_7__35_/clk (d04fyj03yd0b0)                                                               205.28 r
  library hold time                                                                1.00             -8.88     196.40
  data required time                                                                                          196.40
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          196.40
  data arrival time                                                                                          -190.93
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.47


  Startpoint: fifo1/data_mem_reg_16__36_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__36_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.33     165.33
  fifo1/data_mem_reg_16__36_/clk (d04fyj03yd0b0)                         24.69                       0.00     165.33 r
  fifo1/data_mem_reg_16__36_/o (d04fyj03yd0b0)                           13.63     1.00             23.63 &   188.96 r
  fifo1/data_mem_1116_ (net)                      2     2.01 
  fifo1/cts1772/a (d04bfn11wn0a5)                               -0.65    13.65     1.00    -0.08     0.31 &   189.27 r
  fifo1/cts1772/o (d04bfn11wn0a5)                                         7.01     1.00             19.18 &   208.45 r
  fifo1/n5424 (net)                               1     0.69 
  fifo1/data_mem_reg_26__36_/si (d04fyj03yd0b0)                  0.00     7.01     1.00     0.00     0.12 &   208.57 r
  data arrival time                                                                                           208.57

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 172.88     172.88
  clock reconvergence pessimism                                                                      0.00     172.88
  clock uncertainty                                                                                 50.00     222.88
  fifo1/data_mem_reg_26__36_/clk (d04fyj03yd0b0)                                                              222.88 r
  library hold time                                                                1.00             -8.84     214.04
  data required time                                                                                          214.04
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          214.04
  data arrival time                                                                                          -208.57
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.47


  Startpoint: init_mask_in0_seed2_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed2_reg_11_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 148.77     148.77
  init_mask_in0_seed2_reg_5_/clk (d04fyj03yd0c0)                         22.87                       0.00     148.77 r
  init_mask_in0_seed2_reg_5_/o (d04fyj03yd0c0)                            6.93     1.00             19.48 &   168.25 r
  init_mask_in0_seed2_5 (net)                     1     1.00 
  cts719/a (d04bfn11wn0a5)                                       0.00     6.94     1.00     0.00     0.19 &   168.43 r
  cts719/o (d04bfn11wn0a5)                                               13.76     1.00             21.24 &   189.68 r
  n6586 (net)                                     2     1.74 
  init_mask_in0_seed2_reg_11_/si (d04fyj03yd0c0)                -1.04    13.77     1.00    -0.12     0.14 &   189.81 r
  data arrival time                                                                                           189.81

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.82     154.82
  clock reconvergence pessimism                                                                      0.00     154.82
  clock uncertainty                                                                                 50.00     204.82
  init_mask_in0_seed2_reg_11_/clk (d04fyj03yd0c0)                                                             204.82 r
  library hold time                                                                1.00             -9.54     195.28
  data required time                                                                                          195.28
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          195.28
  data arrival time                                                                                          -189.81
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.46


  Startpoint: fifo2/data_mem_reg_7__118_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__117_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.33     161.33
  fifo2/data_mem_reg_7__118_/clk (d04fyj03yd0b0)                         21.04                       0.00     161.33 r
  fifo2/data_mem_reg_7__118_/o (d04fyj03yd0b0)                            8.93     1.00             21.09 &   182.42 f
  fifo2/data_mem_3406_ (net)                      2     2.35 
  fifo2/cts1165/a (d04bfn11wn0a5)                                0.00     8.96     1.00     0.00     0.37 &   182.79 f
  fifo2/cts1165/o (d04bfn11wn0a5)                                         5.20     1.00             19.36 &   202.15 f
  fifo2/n8906 (net)                               1     0.52 
  fifo2/data_mem_reg_7__117_/si (d04fyj03yd0b0)                  0.00     5.20     1.00     0.00     0.05 &   202.20 f
  data arrival time                                                                                           202.20

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 169.37     169.37
  clock reconvergence pessimism                                                                      0.00     169.37
  clock uncertainty                                                                                 50.00     219.37
  fifo2/data_mem_reg_7__117_/clk (d04fyj03yd0b0)                                                              219.37 r
  library hold time                                                                1.00            -11.72     207.66
  data required time                                                                                          207.66
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          207.66
  data arrival time                                                                                          -202.20
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.45


  Startpoint: fifo0/addr_wr_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/addr_wr_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                        0.00       0.00
  clock network delay (propagated)                                                           151.58     151.58
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         23.00                       0.00     151.58 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           18.87     1.00             25.53 &   177.11 f
  fifo0/addr_wr[1] (net)                    9     6.93 
  fifo0/addr_wr_reg_0_/si (d04fyj43yd0b0)                 -0.36    20.10     1.00    -0.04     2.13 &   179.24 f
  data arrival time                                                                                     179.24

  clock clk (rise edge)                                                                        0.00       0.00
  clock network delay (propagated)                                                           155.92     155.92
  clock reconvergence pessimism                                                                0.00     155.92
  clock uncertainty                                                                           50.00     205.92
  fifo0/addr_wr_reg_0_/clk (d04fyj43yd0b0)                                                              205.92 r
  library hold time                                                          1.00            -21.23     184.69
  data required time                                                                                    184.69
  ---------------------------------------------------------------------------------------------------------------
  data required time                                                                                    184.69
  data arrival time                                                                                    -179.24
  ---------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -5.45


  Startpoint: fifo2/data_mem_reg_3__65_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__67_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.06     153.06
  fifo2/data_mem_reg_3__65_/clk (d04fyj03yd0b0)                         21.30                       0.00     153.06 r
  fifo2/data_mem_reg_3__65_/o (d04fyj03yd0b0)                            8.46     1.00             18.86 &   171.92 r
  fifo2/data_mem_3901_ (net)                     1     0.81 
  fifo2/cts4490/a (d04bfn11wn0a5)                               0.00     8.47     1.00     0.00     0.09 &   172.01 r
  fifo2/cts4490/o (d04bfn11wn0a5)                                       14.94     1.00             22.83 &   194.83 r
  fifo2/n12321 (net)                             2     1.97 
  fifo2/data_mem_reg_3__67_/si (d04fyj03yd0b0)                  0.00    14.96     1.00     0.00     0.34 &   195.18 r
  data arrival time                                                                                          195.18

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.16     160.16
  clock reconvergence pessimism                                                                     0.00     160.16
  clock uncertainty                                                                                50.00     210.16
  fifo2/data_mem_reg_3__67_/clk (d04fyj03yd0b0)                                                              210.16 r
  library hold time                                                               1.00             -9.55     200.61
  data required time                                                                                         200.61
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         200.61
  data arrival time                                                                                         -195.18
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.43


  Startpoint: fifo1/data_mem_reg_14__56_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__31_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.07     153.07
  fifo1/data_mem_reg_14__56_/clk (d04fyj03yd0b0)                         20.96                       0.00     153.07 r
  fifo1/data_mem_reg_14__56_/o (d04fyj03yd0b0)                           13.23     1.00             22.80 &   175.87 r
  fifo1/data_mem_1280_ (net)                      2     1.96 
  fifo1/cts1115/a (d04bfn11wn0a5)                                0.00    13.25     1.00     0.00     0.41 &   176.28 r
  fifo1/cts1115/o (d04bfn11wn0a5)                                         6.12     1.00             18.25 &   194.53 r
  fifo1/n4750 (net)                               1     0.52 
  fifo1/data_mem_reg_14__31_/si (d04fyj03yd0b0)                  0.00     6.12     1.00     0.00     0.04 &   194.57 r
  data arrival time                                                                                           194.57

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.76     158.76
  clock reconvergence pessimism                                                                      0.00     158.76
  clock uncertainty                                                                                 50.00     208.76
  fifo1/data_mem_reg_14__31_/clk (d04fyj03yd0b0)                                                              208.76 r
  library hold time                                                                1.00             -8.76     200.00
  data required time                                                                                          200.00
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.00
  data arrival time                                                                                          -194.57
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.43


  Startpoint: fifo2/data_mem_reg_13__65_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_15__65_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 148.17     148.17
  fifo2/data_mem_reg_13__65_/clk (d04fyj03yd0b0)                         22.19                       0.00     148.17 r
  fifo2/data_mem_reg_13__65_/o (d04fyj03yd0b0)                            8.79     1.00             19.29 &   167.46 r
  fifo2/data_mem_2531_ (net)                      1     0.88 
  fifo2/cts1343/a (d04bfn11wn0a5)                                0.00     8.79     1.00     0.00     0.10 &   167.56 r
  fifo2/cts1343/o (d04bfn11wn0a5)                                        13.61     1.00             21.83 &   189.39 r
  fifo2/n9087 (net)                               2     1.71 
  fifo2/data_mem_reg_15__65_/si (d04fyj03yd0b0)                  0.00    13.62     1.00     0.00     0.31 &   189.70 r
  data arrival time                                                                                           189.70

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.52     154.52
  clock reconvergence pessimism                                                                      0.00     154.52
  clock uncertainty                                                                                 50.00     204.52
  fifo2/data_mem_reg_15__65_/clk (d04fyj03yd0b0)                                                              204.52 r
  library hold time                                                                1.00             -9.40     195.13
  data required time                                                                                          195.13
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          195.13
  data arrival time                                                                                          -189.70
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.42


  Startpoint: fifo0/data_mem_reg_24__43_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_43_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.46     154.46
  fifo0/data_mem_reg_24__43_/clk (d04fyj03yd0b0)                         24.91                       0.00     154.46 r
  fifo0/data_mem_reg_24__43_/o (d04fyj03yd0b0)                           11.95     1.00             22.18 &   176.64 r
  fifo0/data_mem_24__43_ (net)                    2     1.58 
  fifo0/U1885/d (d04can03wn0a5)                                 -1.01    11.96     1.00    -0.15     0.08 &   176.73 r
  fifo0/U1885/o1 (d04can03wn0a5)                                         11.53     1.00             12.67 &   189.40 f
  fifo0/n1127 (net)                               1     1.25 
  fifo0/U1888/b (d04nan04yn0d0)                                 -1.28    11.54     1.00    -0.67    -0.38 &   189.02 f
  fifo0/U1888/o1 (d04nan04yn0d0)                                          4.22     1.00              7.25 &   196.27 r
  fifo0/n1134 (net)                               1     0.73 
  fifo0/U1894/a (d04non02yn0b5)                                 -0.05     4.22     1.00    -0.01     0.07 &   196.34 r
  fifo0/U1894/o1 (d04non02yn0b5)                                          5.34     1.00              5.62 &   201.96 f
  fifo0/n1146 (net)                               1     1.26 
  fifo0/U1906/a (d04nan02nn0c0)                                 -0.22     5.37     1.00    -0.03     0.26 &   202.22 f
  fifo0/U1906/o1 (d04nan02nn0c0)                                          5.80     1.00              6.90 &   209.12 r
  fifo0/N57 (net)                                 1     2.15 
  fifo0/data_rd_reg_43_/d (d04fyj03yd0c0)                       -0.65     6.13     1.00    -0.51     0.48 &   209.60 r
  data arrival time                                                                                           209.60

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.31     163.31
  clock reconvergence pessimism                                                                      0.00     163.31
  clock uncertainty                                                                                 50.00     213.31
  fifo0/data_rd_reg_43_/clk (d04fyj03yd0c0)                                                                   213.31 r
  library hold time                                                                1.00              1.71     215.02
  data required time                                                                                          215.02
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          215.02
  data arrival time                                                                                          -209.60
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.42


  Startpoint: fifo2/data_mem_reg_18__45_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__46_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 148.82     148.82
  fifo2/data_mem_reg_18__45_/clk (d04fyj03yd0b0)                         19.72                       0.00     148.82 r
  fifo2/data_mem_reg_18__45_/o (d04fyj03yd0b0)                            8.05     1.00             18.25 &   167.07 r
  fifo2/data_mem_1826_ (net)                      1     0.72 
  fifo2/cts2151/a (d04bfn11wn0a5)                                0.00     8.06     1.00     0.00     0.02 &   167.09 r
  fifo2/cts2151/o (d04bfn11wn0a5)                                        14.12     1.00             22.04 &   189.14 r
  fifo2/n9914 (net)                               2     1.82 
  fifo2/data_mem_reg_7__46_/si (d04fyj03yd0b0)                   0.00    14.13     1.00     0.00     0.27 &   189.41 r
  data arrival time                                                                                           189.41

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.26     154.26
  clock reconvergence pessimism                                                                      0.00     154.26
  clock uncertainty                                                                                 50.00     204.26
  fifo2/data_mem_reg_7__46_/clk (d04fyj03yd0b0)                                                               204.26 r
  library hold time                                                                1.00             -9.43     194.82
  data required time                                                                                          194.82
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          194.82
  data arrival time                                                                                          -189.41
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.41


  Startpoint: fifo2/data_mem_reg_9__97_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_9__96_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.81     154.81
  fifo2/data_mem_reg_9__97_/clk (d04fyj03yd0b0)                         23.85                       0.00     154.81 r
  fifo2/data_mem_reg_9__97_/o (d04fyj03yd0b0)                           13.27     1.00             23.20 &   178.01 r
  fifo2/data_mem_3111_ (net)                     2     1.93 
  fifo2/cts2730/a (d04bfn11wn0a5)                               0.00    13.30     1.00     0.00     0.41 &   178.42 r
  fifo2/cts2730/o (d04bfn11wn0a5)                                        6.82     1.00             18.89 &   197.31 r
  fifo2/n10506 (net)                             1     0.65 
  fifo2/data_mem_reg_9__96_/si (d04fyj03yd0b0)                  0.00     6.82     1.00     0.00     0.07 &   197.37 r
  data arrival time                                                                                          197.37

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.67     161.67
  clock reconvergence pessimism                                                                     0.00     161.67
  clock uncertainty                                                                                50.00     211.67
  fifo2/data_mem_reg_9__96_/clk (d04fyj03yd0b0)                                                              211.67 r
  library hold time                                                               1.00             -8.88     202.79
  data required time                                                                                         202.79
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         202.79
  data arrival time                                                                                         -197.37
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.41


  Startpoint: init_mask_in0_seed6_reg_61_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_56_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  143.88     143.88
  init_mask_in0_seed6_reg_61_/clk (d04fyj03yd0b0)                         20.04                       0.00     143.88 r
  init_mask_in0_seed6_reg_61_/o (d04fyj03yd0b0)                            8.83     1.00             19.02 &   162.90 r
  init_mask_in0_seed6[61] (net)                    1     0.92 
  cts2660/a (d04bfn11wn0a5)                                       0.00     8.84     1.00     0.00     0.17 &   163.07 r
  cts2660/o (d04bfn11wn0a5)                                               13.66     1.00             21.88 &   184.95 r
  n8528 (net)                                      2     1.72 
  init_mask_in0_seed6_reg_56_/si (d04fyj03yd0b0)                  0.00    13.67     1.00     0.00     0.30 &   185.25 r
  data arrival time                                                                                            185.25

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  150.09     150.09
  clock reconvergence pessimism                                                                       0.00     150.09
  clock uncertainty                                                                                  50.00     200.09
  init_mask_in0_seed6_reg_56_/clk (d04fyj03yd0b0)                                                              200.09 r
  library hold time                                                                 1.00             -9.43     190.66
  data required time                                                                                           190.66
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           190.66
  data arrival time                                                                                           -185.25
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -5.41


  Startpoint: fifo2/data_mem_reg_20__120_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__121_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  162.26     162.26
  fifo2/data_mem_reg_20__120_/clk (d04fyj03yd0b0)                         25.37                       0.00     162.26 r
  fifo2/data_mem_reg_20__120_/o (d04fyj03yd0b0)                           13.83     1.00             23.97 &   186.24 r
  fifo2/data_mem_1627_ (net)                       2     2.08 
  fifo2/cts262/a (d04bfn11wn0a5)                                  0.00    13.87     1.00     0.00     0.49 &   186.72 r
  fifo2/cts262/o (d04bfn11wn0a5)                                           6.27     1.00             18.62 &   205.34 r
  fifo2/n7974 (net)                                1     0.55 
  fifo2/data_mem_reg_20__121_/si (d04fyj03yd0b0)                  0.00     6.28     1.00     0.00     0.04 &   205.39 r
  data arrival time                                                                                            205.39

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  169.55     169.55
  clock reconvergence pessimism                                                                       0.00     169.55
  clock uncertainty                                                                                  50.00     219.55
  fifo2/data_mem_reg_20__121_/clk (d04fyj03yd0b0)                                                              219.55 r
  library hold time                                                                 1.00             -8.77     210.78
  data required time                                                                                           210.78
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           210.78
  data arrival time                                                                                           -205.39
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -5.39


  Startpoint: fifo2/data_mem_reg_27__16_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_16_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 147.44     147.44
  fifo2/data_mem_reg_27__16_/clk (d04fyj03yd0b0)                         21.43                       0.00     147.44 r
  fifo2/data_mem_reg_27__16_/o (d04fyj03yd0b0)                           12.44     1.00             22.12 &   169.56 r
  fifo2/data_mem_564_ (net)                       2     1.73 
  fifo2/U678/d (d04can03yn0a5)                                  -1.28    12.46     1.00    -0.17     0.12 &   169.68 r
  fifo2/U678/o1 (d04can03yn0a5)                                           9.97     1.00              8.73 &   178.41 f
  fifo2/n14400 (net)                              1     1.42 
  fifo2/U681/b (d04nan04nd0b7)                                  -0.66    10.00     1.00    -0.09     0.36 &   178.77 f
  fifo2/U681/o1 (d04nan04nd0b7)                                           9.20     1.00             11.99 &   190.76 r
  fifo2/n15200 (net)                              1     1.87 
  fifo2/U694/a (d04non02yn0b5)                                  -0.19     9.32     1.00    -0.02     0.73 &   191.49 r
  fifo2/U694/o1 (d04non02yn0b5)                                           5.29     1.00              5.68 &   197.16 f
  fifo2/n16300 (net)                              1     0.95 
  fifo2/place789/a (d04nan02yn0b5)                              -0.59     5.30     1.00    -0.61    -0.41 &   196.75 f
  fifo2/place789/o1 (d04nan02yn0b5)                                      10.14     1.00              9.99 &   206.74 r
  fifo2/N149 (net)                                1     2.02 
  fifo2/data_rd_reg_16_/d (d04fyj03yd0c0)                       -0.16    10.28     1.00    -0.02     0.82 &   207.56 r
  data arrival time                                                                                           207.56

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.24     161.24
  clock reconvergence pessimism                                                                      0.00     161.24
  clock uncertainty                                                                                 50.00     211.24
  fifo2/data_rd_reg_16_/clk (d04fyj03yd0c0)                                                                   211.24 r
  library hold time                                                                1.00              1.71     212.95
  data required time                                                                                          212.95
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          212.95
  data arrival time                                                                                          -207.56
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.39


  Startpoint: fifo2/data_mem_reg_30__35_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__33_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.85     157.85
  fifo2/data_mem_reg_30__35_/clk (d04fyj03yd0b0)                         20.94                       0.00     157.85 r
  fifo2/data_mem_reg_30__35_/o (d04fyj03yd0b0)                           11.13     1.00             20.92 &   178.77 r
  fifo2/data_mem_172_ (net)                       2     1.40 
  fifo2/cts2998/a (d04bfn11wn0a5)                                0.00    11.13     1.00     0.00     0.14 &   178.90 r
  fifo2/cts2998/o (d04bfn11wn0a5)                                         6.46     1.00             17.81 &   196.71 r
  fifo2/n10780 (net)                              1     0.59 
  fifo2/data_mem_reg_29__33_/si (d04fyj03yd0b0)                  0.00     6.46     1.00     0.00     0.06 &   196.77 r
  data arrival time                                                                                           196.77

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.02     161.02
  clock reconvergence pessimism                                                                      0.00     161.02
  clock uncertainty                                                                                 50.00     211.02
  fifo2/data_mem_reg_29__33_/clk (d04fyj03yd0b0)                                                              211.02 r
  library hold time                                                                1.00             -8.86     202.16
  data required time                                                                                          202.16
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.16
  data arrival time                                                                                          -196.77
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.39


  Startpoint: fifo2/data_mem_reg_10__106_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__104_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  155.89     155.89
  fifo2/data_mem_reg_10__106_/clk (d04fyj03yd0b0)                         23.65                       0.00     155.89 r
  fifo2/data_mem_reg_10__106_/o (d04fyj03yd0b0)                           12.34     1.00             22.44 &   178.33 r
  fifo2/data_mem_2983_ (net)                       2     1.71 
  fifo2/cts760/a (d04bfn11wn0a5)                                  0.00    12.35     1.00     0.00     0.28 &   178.61 r
  fifo2/cts760/o (d04bfn11wn0a5)                                           6.25     1.00             18.05 &   196.67 r
  fifo2/n8491 (net)                                1     0.55 
  fifo2/data_mem_reg_7__104_/si (d04fyj03yd0c0)                   0.00     6.25     1.00     0.00     0.04 &   196.71 r
  data arrival time                                                                                            196.71

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  160.87     160.87
  clock reconvergence pessimism                                                                       0.00     160.87
  clock uncertainty                                                                                  50.00     210.87
  fifo2/data_mem_reg_7__104_/clk (d04fyj03yd0c0)                                                               210.87 r
  library hold time                                                                 1.00             -8.78     202.09
  data required time                                                                                           202.09
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           202.09
  data arrival time                                                                                           -196.71
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -5.38


  Startpoint: fifo2/data_mem_reg_28__133_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_18__26_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  152.29     152.29
  fifo2/data_mem_reg_28__133_/clk (d04fyj03yd0b0)                         21.22                       0.00     152.29 r
  fifo2/data_mem_reg_28__133_/o (d04fyj03yd0b0)                           19.67     1.00             27.97 &   180.27 r
  fifo2/data_mem_544_ (net)                        2     3.59 
  fifo2/route690/a (d04bfn11wn0a5)                               -3.31    19.82     1.00    -2.48    -1.25 &   179.02 r
  fifo2/route690/o (d04bfn11wn0a5)                                         7.20     1.00             20.67 &   199.69 r
  fifo2/n13268 (net)                               1     0.70 
  fifo2/data_mem_reg_18__26_/si (d04fyj03yd0b0)                  -0.29     7.20     1.00    -0.04     0.05 &   199.73 r
  data arrival time                                                                                            199.73

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  164.02     164.02
  clock reconvergence pessimism                                                                       0.00     164.02
  clock uncertainty                                                                                  50.00     214.02
  fifo2/data_mem_reg_18__26_/clk (d04fyj03yd0b0)                                                               214.02 r
  library hold time                                                                 1.00             -8.91     205.10
  data required time                                                                                           205.10
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           205.10
  data arrival time                                                                                           -199.73
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -5.37


  Startpoint: check_ecc_alu0/secded_alu0_data_tmp_reg_71_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_64_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  147.46     147.46
  check_ecc_alu0/secded_alu0_data_tmp_reg_71_/clk (d04fyj03yd0b0)                         18.29                       0.00     147.46 r
  check_ecc_alu0/secded_alu0_data_tmp_reg_71_/o (d04fyj03yd0b0)                           11.74     1.00             21.03 &   168.49 r
  check_ecc_alu0/secded_alu0_data_tmp[71] (net)                    2     1.57 
  check_ecc_alu0/place467/a (d04inn00wn0a5)                                      -0.18    11.75     1.00    -0.02     0.24 &   168.73 r
  check_ecc_alu0/place467/o1 (d04inn00wn0a5)                                               8.51     1.00              9.48 &   178.21 f
  check_ecc_alu0/n2929 (net)                                       1     1.39 
  check_ecc_alu0/place449/d2 (d04mkn22yd0c7)                                      0.00     8.53     1.00     0.00     0.31 &   178.52 f
  check_ecc_alu0/place449/out (d04mkn22yd0c7)                                              9.65     1.00             14.03 &   192.55 f
  check_ecc_alu0/n2927 (net)                                       1     1.80 
  check_ecc_alu0/place465/a (d04inn00ynuc5)                                       0.00     9.71     1.00     0.00     0.52 &   193.07 f
  check_ecc_alu0/place465/o1 (d04inn00ynuc5)                                               3.62     1.00              4.60 &   197.66 r
  check_ecc_alu0/secded_alu0_N2127 (net)                           1     1.07 
  check_ecc_alu0/secded_alu0_data_rxc_reg_64_/d (d04fyj03yd0b0)                   0.00     3.69     1.00     0.00     0.34 &   198.01 r
  data arrival time                                                                                                            198.01

  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  150.54     150.54
  clock reconvergence pessimism                                                                                       0.00     150.54
  clock uncertainty                                                                                                  50.00     200.54
  check_ecc_alu0/secded_alu0_data_rxc_reg_64_/clk (d04fyj03yd0b0)                                                              200.54 r
  library hold time                                                                                 1.00              2.83     203.37
  data required time                                                                                                           203.37
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           203.37
  data arrival time                                                                                                           -198.01
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                              -5.37


  Startpoint: fifo2/data_mem_reg_16__59_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__60_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.48     151.48
  fifo2/data_mem_reg_16__59_/clk (d04fyj03yd0b0)                         23.87                       0.00     151.48 r
  fifo2/data_mem_reg_16__59_/o (d04fyj03yd0b0)                            9.86     1.00             20.46 &   171.94 r
  fifo2/data_mem_2114_ (net)                      1     1.14 
  fifo2/cts257/a (d04bfn11wn0a5)                                 0.00     9.87     1.00     0.00     0.21 &   172.15 r
  fifo2/cts257/o (d04bfn11wn0a5)                                         10.77     1.00             20.66 &   192.80 r
  fifo2/n7969 (net)                               2     1.34 
  fifo2/data_mem_reg_23__60_/si (d04fyj03yd0b0)                  0.00    10.77     1.00     0.00     0.20 &   193.00 r
  data arrival time                                                                                           193.00

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.58     157.58
  clock reconvergence pessimism                                                                      0.00     157.58
  clock uncertainty                                                                                 50.00     207.58
  fifo2/data_mem_reg_23__60_/clk (d04fyj03yd0b0)                                                              207.58 r
  library hold time                                                                1.00             -9.22     198.37
  data required time                                                                                          198.37
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.37
  data arrival time                                                                                          -193.00
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.37


  Startpoint: fifo0/data_mem_reg_3__30_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_8__32_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.03     155.03
  fifo0/data_mem_reg_3__30_/clk (d04fyj03yd0b0)                         24.61                       0.00     155.03 r
  fifo0/data_mem_reg_3__30_/o (d04fyj03yd0b0)                           12.14     1.00             22.32 &   177.35 r
  fifo0/data_mem_3__30_ (net)                    2     1.64 
  fifo0/cts1584/a (d04bfn11wn0a5)                              -0.62    12.16     1.00    -0.08     0.26 &   177.60 r
  fifo0/cts1584/o (d04bfn11wn0a5)                                        6.46     1.00             18.18 &   195.78 r
  fifo0/n5549 (net)                              1     0.59 
  fifo0/data_mem_reg_8__32_/si (d04fyj03yd0b0)                  0.00     6.46     1.00     0.00     0.05 &   195.83 r
  data arrival time                                                                                          195.83

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.98     159.98
  clock reconvergence pessimism                                                                     0.00     159.98
  clock uncertainty                                                                                50.00     209.98
  fifo0/data_mem_reg_8__32_/clk (d04fyj03yd0b0)                                                              209.98 r
  library hold time                                                               1.00             -8.78     201.20
  data required time                                                                                         201.20
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         201.20
  data arrival time                                                                                         -195.83
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.37


  Startpoint: fifo2/data_mem_reg_30__93_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_30__92_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.35     151.35
  fifo2/data_mem_reg_30__93_/clk (d04fyj03yd0b0)                         25.31                       0.00     151.35 r
  fifo2/data_mem_reg_30__93_/o (d04fyj03yd0b0)                           13.01     1.00             23.20 &   174.55 r
  fifo2/data_mem_230_ (net)                       2     1.86 
  fifo2/cts2184/a (d04bfn11wn0a5)                               -1.12    13.04     1.00    -0.16     0.23 &   174.77 r
  fifo2/cts2184/o (d04bfn11wn0a5)                                         7.20     1.00             19.11 &   193.88 r
  fifo2/n9947 (net)                               1     0.72 
  fifo2/data_mem_reg_30__92_/si (d04fyj03yd0b0)                  0.00     7.20     1.00     0.00     0.13 &   194.01 r
  data arrival time                                                                                           194.01

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.21     158.21
  clock reconvergence pessimism                                                                      0.00     158.21
  clock uncertainty                                                                                 50.00     208.21
  fifo2/data_mem_reg_30__92_/clk (d04fyj03yd0b0)                                                              208.21 r
  library hold time                                                                1.00             -8.84     199.37
  data required time                                                                                          199.37
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          199.37
  data arrival time                                                                                          -194.01
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.36


  Startpoint: init_mask_alu0_seed4_reg_32_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_4__19_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    150.31     150.31
  init_mask_alu0_seed4_reg_32_/clk (d04fyj03yd0b0)                          18.48                       0.00     150.31 r
  init_mask_alu0_seed4_reg_32_/o (d04fyj03yd0b0)                             8.49     1.00             18.47 &   168.78 r
  init_mask_alu0_seed4_32 (net)                      1     0.84 
  cts3880/a (d04bfn11wn0a5)                                         0.00     8.49     1.00     0.00     0.10 &   168.89 r
  cts3880/o (d04bfn11wn0a5)                                                 12.94     1.00             21.23 &   190.12 r
  n9748 (net)                                        2     1.59 
  init_mask_alu0_mask_reg_4__19_/si (d04fyj03yd0c0)                 0.00    12.95     1.00     0.00     0.28 &   190.40 r
  data arrival time                                                                                              190.40

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    155.19     155.19
  clock reconvergence pessimism                                                                         0.00     155.19
  clock uncertainty                                                                                    50.00     205.19
  init_mask_alu0_mask_reg_4__19_/clk (d04fyj03yd0c0)                                                             205.19 r
  library hold time                                                                   1.00             -9.43     195.76
  data required time                                                                                             195.76
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             195.76
  data arrival time                                                                                             -190.40
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -5.36


  Startpoint: init_mask_alu0_mask_reg_5__73_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed5_reg_87_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     145.75     145.75
  init_mask_alu0_mask_reg_5__73_/clk (d04fyj03ld0b0)                         18.43                       0.00     145.75 r
  init_mask_alu0_mask_reg_5__73_/o (d04fyj03ld0b0)                           16.50     1.00             31.92 &   177.67 f
  mask_alu[329] (net)                                 3     4.18 
  init_mask_alu0_seed5_reg_87_/si (d04fyj03ld0b0)                   -0.35    16.91     1.00    -0.04     0.94 &   178.61 f
  data arrival time                                                                                               178.61

  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     154.66     154.66
  clock reconvergence pessimism                                                                          0.00     154.66
  clock uncertainty                                                                                     50.00     204.66
  init_mask_alu0_seed5_reg_87_/clk (d04fyj03ld0b0)                                                                204.66 r
  library hold time                                                                    1.00            -20.69     183.97
  data required time                                                                                              183.97
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              183.97
  data arrival time                                                                                              -178.61
  -------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -5.36


  Startpoint: fifo2/data_mem_reg_5__62_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_62_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.32     154.32
  fifo2/data_mem_reg_5__62_/clk (d04fyj03yd0b0)                         22.31                       0.00     154.32 r
  fifo2/data_mem_reg_5__62_/o (d04fyj03yd0b0)                           12.26     1.00             22.18 &   176.50 r
  fifo2/data_mem_3624_ (net)                     2     1.70 
  fifo2/U2636/b (d04can03nn0a5)                                 0.00    12.27     1.00     0.00     0.25 &   176.75 r
  fifo2/U2636/o1 (d04can03nn0a5)                                         8.47     1.00             10.25 &   186.99 f
  fifo2/n1362 (net)                              1     1.09 
  fifo2/U2638/c (d04nan04nd0b7)                                -0.85     8.49     1.00    -0.74    -0.47 &   186.52 f
  fifo2/U2638/o1 (d04nan04nd0b7)                                         6.19     1.00              8.61 &   195.13 r
  fifo2/n1365 (net)                              1     0.95 
  fifo2/U2639/b (d04non02yn0b3)                                -0.09     6.19     1.00    -0.01     0.12 &   195.25 r
  fifo2/U2639/o1 (d04non02yn0b3)                                         6.36     1.00              6.81 &   202.06 f
  fifo2/n1367 (net)                              1     1.30 
  fifo2/U2640/a (d04nan02yn0d0)                                 0.00     6.37     1.00     0.00     0.18 &   202.24 f
  fifo2/U2640/o1 (d04nan02yn0d0)                                         7.87     1.00              5.35 &   207.59 r
  fifo2/N103 (net)                               1     3.89 
  fifo2/data_rd_reg_62_/d (d04fyj03yd0g0)                      -1.90    10.93     1.00    -1.13     3.67 &   211.25 r
  data arrival time                                                                                          211.25

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                163.98     163.98
  clock reconvergence pessimism                                                                     0.00     163.98
  clock uncertainty                                                                                50.00     213.98
  fifo2/data_rd_reg_62_/clk (d04fyj03yd0g0)                                                                  213.98 r
  library hold time                                                               1.00              2.64     216.62
  data required time                                                                                         216.62
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         216.62
  data arrival time                                                                                         -211.25
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.36


  Startpoint: init_mask_alu0_seed0_reg_66_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_0__59_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   147.11     147.11
  init_mask_alu0_seed0_reg_66_/clk (d04fyj03yd0c0)                         19.17                       0.00     147.11 r
  init_mask_alu0_seed0_reg_66_/o (d04fyj03yd0c0)                            6.21     1.00             18.17 &   165.28 r
  init_mask_alu0_seed0[66] (net)                    1     0.66 
  route404/a (d04bfn11wn0a5)                                       0.00     6.21     1.00     0.00     0.02 &   165.30 r
  route404/o (d04bfn11wn0a5)                                                9.75     1.00             18.06 &   183.36 r
  n10278 (net)                                      1     1.08 
  cts1303/a (d04bfn11wn0a5)                                       -0.48     9.76     1.00    -0.07     0.21 &   183.57 r
  cts1303/o (d04bfn11wn0a5)                                                 9.86     1.00             19.92 &   203.48 r
  n7171 (net)                                       2     1.18 
  init_mask_alu0_mask_reg_0__59_/d (d04fyj03yd0c0)                 0.00     9.87     1.00     0.00     0.15 &   203.63 r
  data arrival time                                                                                             203.63

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   157.23     157.23
  clock reconvergence pessimism                                                                        0.00     157.23
  clock uncertainty                                                                                   50.00     207.23
  init_mask_alu0_mask_reg_0__59_/clk (d04fyj03yd0c0)                                                            207.23 r
  library hold time                                                                  1.00              1.76     208.99
  data required time                                                                                            208.99
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            208.99
  data arrival time                                                                                            -203.63
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -5.36


  Startpoint: init_mask_alu0_seed3_reg_120_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_122_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    152.92     152.92
  init_mask_alu0_seed3_reg_120_/clk (d04fyj03yd0b0)                         18.23                       0.00     152.92 r
  init_mask_alu0_seed3_reg_120_/o (d04fyj03yd0b0)                            9.28     1.00             19.14 &   172.06 r
  init_mask_alu0_seed3[120] (net)                    1     1.04 
  cts3986/a (d04bfn11wn0a5)                                         0.00     9.30     1.00     0.00     0.24 &   172.30 r
  cts3986/o (d04bfn11wn0a5)                                                 11.66     1.00             20.56 &   192.85 r
  n9854 (net)                                        2     1.36 
  init_mask_alu0_seed3_reg_122_/si (d04fyj03yd0b0)                  0.00    11.66     1.00     0.00     0.12 &   192.98 r
  data arrival time                                                                                              192.98

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    157.65     157.65
  clock reconvergence pessimism                                                                         0.00     157.65
  clock uncertainty                                                                                    50.00     207.65
  init_mask_alu0_seed3_reg_122_/clk (d04fyj03yd0b0)                                                              207.65 r
  library hold time                                                                   1.00             -9.32     198.33
  data required time                                                                                             198.33
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             198.33
  data arrival time                                                                                             -192.98
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -5.35


  Startpoint: fifo2/data_mem_reg_12__34_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_30__33_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.23     159.23
  fifo2/data_mem_reg_12__34_/clk (d04fyj03yd0b0)                         23.60                       0.00     159.23 r
  fifo2/data_mem_reg_12__34_/o (d04fyj03yd0b0)                           12.31     1.00             22.34 &   181.57 r
  fifo2/data_mem_2637_ (net)                      2     1.69 
  fifo2/cts1983/a (d04bfn11wn0a5)                                0.00    12.32     1.00     0.00     0.28 &   181.84 r
  fifo2/cts1983/o (d04bfn11wn0a5)                                         7.65     1.00             19.22 &   201.06 r
  fifo2/n9741 (net)                               1     0.81 
  fifo2/data_mem_reg_30__33_/si (d04fyj03yd0b0)                 -0.76     7.66     1.00    -0.12     0.03 &   201.09 r
  data arrival time                                                                                           201.09

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.36     165.36
  clock reconvergence pessimism                                                                      0.00     165.36
  clock uncertainty                                                                                 50.00     215.36
  fifo2/data_mem_reg_30__33_/clk (d04fyj03yd0b0)                                                              215.36 r
  library hold time                                                                1.00             -8.94     206.43
  data required time                                                                                          206.43
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          206.43
  data arrival time                                                                                          -201.09
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.34


  Startpoint: fifo2/data_mem_reg_24__13_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_13_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.80     158.80
  fifo2/data_mem_reg_24__13_/clk (d04fyj03yd0c0)                         22.10                       0.00     158.80 r
  fifo2/data_mem_reg_24__13_/o (d04fyj03yd0c0)                            7.77     1.00             20.13 &   178.92 r
  fifo2/data_mem_972_ (net)                       2     1.41 
  fifo2/U3074/d (d04can03nn0a5)                                  0.00     7.78     1.00     0.00     0.22 &   179.14 r
  fifo2/U3074/o1 (d04can03nn0a5)                                          9.67     1.00              8.81 &   187.95 f
  fifo2/n1814 (net)                               1     1.18 
  fifo2/U3076/c (d04nan04yd0e0)                                 -1.06     9.69     1.00    -0.74    -0.48 &   187.47 f
  fifo2/U3076/o1 (d04nan04yd0e0)                                          5.37     1.00              6.89 &   194.35 r
  fifo2/n1817 (net)                               1     1.55 
  fifo2/U3077/b (d04non02nn0c0)                                 -0.76     5.41     1.00    -0.68    -0.36 &   193.99 r
  fifo2/U3077/o1 (d04non02nn0c0)                                          4.50     1.00              5.26 &   199.25 f
  fifo2/n1819 (net)                               1     1.55 
  fifo2/U3078/b (d04nan02wd0c3)                                  0.00     4.58     1.00     0.00     0.43 &   199.68 f
  fifo2/U3078/o1 (d04nan02wd0c3)                                          7.40     1.00              8.54 &   208.21 r
  fifo2/N152 (net)                                1     2.09 
  fifo2/data_rd_reg_13_/d (d04fyj03yd0g0)                       -0.60     7.58     1.00    -0.19     0.64 &   208.85 r
  data arrival time                                                                                           208.85

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.46     161.46
  clock reconvergence pessimism                                                                      0.00     161.46
  clock uncertainty                                                                                 50.00     211.46
  fifo2/data_rd_reg_13_/clk (d04fyj03yd0g0)                                                                   211.46 r
  library hold time                                                                1.00              2.72     214.18
  data required time                                                                                          214.18
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          214.18
  data arrival time                                                                                          -208.85
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.33


  Startpoint: init_mask_alu0_seed4_reg_72_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed4_reg_109_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   156.16     156.16
  init_mask_alu0_seed4_reg_72_/clk (d04fyj03ld0b0)                         23.06                       0.00     156.16 r
  init_mask_alu0_seed4_reg_72_/o (d04fyj03ld0b0)                           15.21     1.00             29.29 &   185.46 r
  init_mask_alu0_seed4[72] (net)                    2     1.55 
  init_mask_alu0_seed4_reg_109_/si (d04fyj03ld0b0)                -0.72    15.22     1.00    -0.09     0.22 &   185.67 r
  data arrival time                                                                                             185.67

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   154.09     154.09
  clock reconvergence pessimism                                                                        0.00     154.09
  clock uncertainty                                                                                   50.00     204.09
  init_mask_alu0_seed4_reg_109_/clk (d04fyj03ld0b0)                                                             204.09 r
  library hold time                                                                  1.00            -13.10     190.99
  data required time                                                                                            190.99
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            190.99
  data arrival time                                                                                            -185.67
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -5.32


  Startpoint: fifo0/data_mem_reg_30__43_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_29__43_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.87     149.87
  fifo0/data_mem_reg_30__43_/clk (d04fyj03yd0b0)                         23.05                       0.00     149.87 r
  fifo0/data_mem_reg_30__43_/o (d04fyj03yd0b0)                           12.66     1.00             22.05 &   171.93 r
  fifo0/data_mem_30__43_ (net)                    2     1.62 
  fifo0/route611/a (d04bfn11wn0a5)                               0.00    12.67     1.00     0.00     0.18 &   172.11 r
  fifo0/route611/o (d04bfn11wn0a5)                                        6.72     1.00             18.58 &   190.69 r
  fifo0/n7107 (net)                               1     0.63 
  fifo0/data_mem_reg_29__43_/si (d04fyj03yd0b0)                  0.00     6.72     1.00     0.00     0.06 &   190.75 r
  data arrival time                                                                                           190.75

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.95     154.95
  clock reconvergence pessimism                                                                      0.00     154.95
  clock uncertainty                                                                                 50.00     204.95
  fifo0/data_mem_reg_29__43_/clk (d04fyj03yd0b0)                                                              204.95 r
  library hold time                                                                1.00             -8.88     196.07
  data required time                                                                                          196.07
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          196.07
  data arrival time                                                                                          -190.75
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.32


  Startpoint: fifo0/data_mem_reg_4__10_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_10_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                150.56     150.56
  fifo0/data_mem_reg_4__10_/clk (d04fyj03yd0b0)                         23.14                       0.00     150.56 r
  fifo0/data_mem_reg_4__10_/o (d04fyj03yd0b0)                           11.49     1.00             21.66 &   172.22 r
  fifo0/data_mem_4__10_ (net)                    2     1.51 
  fifo0/U1639/b (d04can03ln0a5)                                -0.65    11.50     1.00    -0.08     0.14 &   172.36 r
  fifo0/U1639/o1 (d04can03ln0a5)                                        12.63     1.00             14.22 &   186.58 f
  fifo0/n886 (net)                               1     1.66 
  fifo0/U1640/d (d04nan04nd0b7)                                -0.67    12.67     1.00    -0.09     0.43 &   187.00 f
  fifo0/U1640/o1 (d04nan04nd0b7)                                         5.76     1.00              9.97 &   196.97 r
  fifo0/n8901 (net)                              1     0.79 
  fifo0/U1641/b (d04non02yn0b7)                                 0.00     5.76     1.00     0.00     0.01 &   196.98 r
  fifo0/U1641/o1 (d04non02yn0b7)                                         3.41     1.00              4.06 &   201.04 f
  fifo0/n903 (net)                               1     0.57 
  fifo0/U1653/a (d04nan02yn0b5)                                 0.00     3.41     1.00     0.00     0.05 &   201.10 f
  fifo0/U1653/o1 (d04nan02yn0b5)                                         5.68     1.00              5.98 &   207.08 r
  fifo0/N90 (net)                                1     0.85 
  fifo0/data_rd_reg_10_/d (d04fyj03yd0c0)                      -0.10     5.70     1.00    -0.03     0.15 &   207.23 r
  data arrival time                                                                                          207.23

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.74     160.74
  clock reconvergence pessimism                                                                     0.00     160.74
  clock uncertainty                                                                                50.00     210.74
  fifo0/data_rd_reg_10_/clk (d04fyj03yd0c0)                                                                  210.74 r
  library hold time                                                               1.00              1.79     212.53
  data required time                                                                                         212.53
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         212.53
  data arrival time                                                                                         -207.23
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.31


  Startpoint: fifo2/data_mem_reg_6__20_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_6__19_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.61     158.61
  fifo2/data_mem_reg_6__20_/clk (d04fyj03yd0b0)                         21.62                       0.00     158.61 r
  fifo2/data_mem_reg_6__20_/o (d04fyj03yd0b0)                            8.38     1.00             20.62 &   179.23 f
  fifo2/data_mem_3445_ (net)                     2     2.10 
  fifo2/cts3424/a (d04bfn11wn0a5)                               0.00     8.42     1.00     0.00     0.41 &   179.64 f
  fifo2/cts3424/o (d04bfn11wn0a5)                                        5.21     1.00             19.11 &   198.75 f
  fifo2/n11218 (net)                             1     0.52 
  fifo2/data_mem_reg_6__19_/si (d04fyj03yd0b0)                  0.00     5.21     1.00     0.00     0.05 &   198.80 f
  data arrival time                                                                                          198.80

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                165.81     165.81
  clock reconvergence pessimism                                                                     0.00     165.81
  clock uncertainty                                                                                50.00     215.81
  fifo2/data_mem_reg_6__19_/clk (d04fyj03yd0b0)                                                              215.81 r
  library hold time                                                               1.00            -11.71     204.10
  data required time                                                                                         204.10
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         204.10
  data arrival time                                                                                         -198.80
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.30


  Startpoint: fifo2/data_mem_reg_16__108_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__108_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  151.40     151.40
  fifo2/data_mem_reg_16__108_/clk (d04fyj03yd0b0)                         21.32                       0.00     151.40 r
  fifo2/data_mem_reg_16__108_/o (d04fyj03yd0b0)                           14.55     1.00             23.67 &   175.07 r
  fifo2/data_mem_2163_ (net)                       2     2.19 
  fifo2/cts2523/a (d04bfn11wn0a5)                                -1.75    14.58     1.00    -0.64    -0.16 &   174.91 r
  fifo2/cts2523/o (d04bfn11wn0a5)                                          6.21     1.00             18.81 &   193.72 r
  fifo2/n10292 (net)                               1     0.53 
  fifo2/data_mem_reg_23__108_/si (d04fyj03yd0b0)                  0.00     6.21     1.00     0.00     0.04 &   193.76 r
  data arrival time                                                                                            193.76

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  157.90     157.90
  clock reconvergence pessimism                                                                       0.00     157.90
  clock uncertainty                                                                                  50.00     207.90
  fifo2/data_mem_reg_23__108_/clk (d04fyj03yd0b0)                                                              207.90 r
  library hold time                                                                 1.00             -8.84     199.06
  data required time                                                                                           199.06
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           199.06
  data arrival time                                                                                           -193.76
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -5.30


  Startpoint: fifo2/data_mem_reg_21__5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.61     159.61
  fifo2/data_mem_reg_21__5_/clk (d04fyj03yd0b0)                         23.25                       0.00     159.61 r
  fifo2/data_mem_reg_21__5_/o (d04fyj03yd0b0)                            8.26     1.00             20.83 &   180.44 f
  fifo2/data_mem_1375_ (net)                     2     2.09 
  fifo2/cts364/a (d04bfn11wn0a5)                                0.00     8.33     1.00     0.00     0.51 &   180.95 f
  fifo2/cts364/o (d04bfn11wn0a5)                                         5.16     1.00             19.00 &   199.95 f
  fifo2/n8078 (net)                              1     0.51 
  fifo2/data_mem_reg_21__6_/si (d04fyj03yd0c0)                  0.00     5.16     1.00     0.00     0.05 &   200.00 f
  data arrival time                                                                                          200.00

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                166.94     166.94
  clock reconvergence pessimism                                                                     0.00     166.94
  clock uncertainty                                                                                50.00     216.94
  fifo2/data_mem_reg_21__6_/clk (d04fyj03yd0c0)                                                              216.94 r
  library hold time                                                               1.00            -11.65     205.29
  data required time                                                                                         205.29
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         205.29
  data arrival time                                                                                         -200.00
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.29


  Startpoint: fifo2/data_mem_reg_29__83_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__82_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 145.05     145.05
  fifo2/data_mem_reg_29__83_/clk (d04fyj03yd0b0)                         20.71                       0.00     145.05 r
  fifo2/data_mem_reg_29__83_/o (d04fyj03yd0b0)                           13.83     1.00             22.69 &   167.75 r
  fifo2/data_mem_357_ (net)                       2     1.93 
  fifo2/cts3743/a (d04bfn11wn0a5)                               -0.22    13.84     1.00    -0.03     0.29 &   168.04 r
  fifo2/cts3743/o (d04bfn11wn0a5)                                         6.55     1.00             18.87 &   186.91 r
  fifo2/n11549 (net)                              1     0.60 
  fifo2/data_mem_reg_29__82_/si (d04fyj03yd0b0)                  0.00     6.55     1.00     0.00     0.06 &   186.97 r
  data arrival time                                                                                           186.97

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.09     151.09
  clock reconvergence pessimism                                                                      0.00     151.09
  clock uncertainty                                                                                 50.00     201.09
  fifo2/data_mem_reg_29__82_/clk (d04fyj03yd0b0)                                                              201.09 r
  library hold time                                                                1.00             -8.83     192.26
  data required time                                                                                          192.26
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          192.26
  data arrival time                                                                                          -186.97
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.29


  Startpoint: fifo2/data_mem_reg_2__20_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_20_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                156.22     156.22
  fifo2/data_mem_reg_2__20_/clk (d04fyj03yd0b0)                         20.96                       0.00     156.22 r
  fifo2/data_mem_reg_2__20_/o (d04fyj03yd0b0)                           11.37     1.00             21.16 &   177.37 r
  fifo2/data_mem_3993_ (net)                     2     1.48 
  fifo2/U919/d (d04can03nn0a5)                                  0.00    11.38     1.00     0.00     0.23 &   177.60 r
  fifo2/U919/o1 (d04can03nn0a5)                                          7.81     1.00              7.66 &   185.27 f
  fifo2/n293 (net)                               1     0.83 
  fifo2/U923/b (d04nan04nd0b7)                                 -0.38     7.82     1.00    -0.05     0.09 &   185.36 f
  fifo2/U923/o1 (d04nan04nd0b7)                                         11.04     1.00             12.64 &   197.99 r
  fifo2/n30060 (net)                             1     2.61 
  fifo2/U929/a (d04non02yn0e0)                                 -0.22    11.32     1.00    -0.03     1.23 &   199.22 r
  fifo2/U929/o1 (d04non02yn0e0)                                          3.96     1.00              3.63 &   202.85 f
  fifo2/n311 (net)                               1     1.78 
  fifo2/place1655/a (d04nan02yn0d5)                            -0.05     4.03     1.00    -0.01     0.37 &   203.22 f
  fifo2/place1655/o1 (d04nan02yn0d5)                                     3.41     1.00              4.39 &   207.61 r
  fifo2/N145 (net)                               1     2.67 
  fifo2/data_rd_reg_20_/d (d04fyj03yd0g0)                      -0.23     4.27     1.00    -0.03     1.25 &   208.86 r
  data arrival time                                                                                          208.86

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.40     161.40
  clock reconvergence pessimism                                                                     0.00     161.40
  clock uncertainty                                                                                50.00     211.40
  fifo2/data_rd_reg_20_/clk (d04fyj03yd0g0)                                                                  211.40 r
  library hold time                                                               1.00              2.75     214.15
  data required time                                                                                         214.15
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         214.15
  data arrival time                                                                                         -208.86
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.28


  Startpoint: fifo2/data_mem_reg_20__38_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__38_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.70     157.70
  fifo2/data_mem_reg_20__38_/clk (d04fyj03yd0b0)                         21.33                       0.00     157.70 r
  fifo2/data_mem_reg_20__38_/o (d04fyj03yd0b0)                           11.94     1.00             21.75 &   179.45 r
  fifo2/data_mem_1545_ (net)                      2     1.63 
  fifo2/cts3174/a (d04bfn11wn0a5)                               -0.11    11.95     1.00    -0.01     0.21 &   179.66 r
  fifo2/cts3174/o (d04bfn11wn0a5)                                         6.62     1.00             18.24 &   197.90 r
  fifo2/n10960 (net)                              1     0.62 
  fifo2/data_mem_reg_27__38_/si (d04fyj03yd0b0)                  0.00     6.62     1.00     0.00     0.10 &   198.00 r
  data arrival time                                                                                           198.00

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.11     162.11
  clock reconvergence pessimism                                                                      0.00     162.11
  clock uncertainty                                                                                 50.00     212.11
  fifo2/data_mem_reg_27__38_/clk (d04fyj03yd0b0)                                                              212.11 r
  library hold time                                                                1.00             -8.82     203.28
  data required time                                                                                          203.28
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          203.28
  data arrival time                                                                                          -198.00
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.28


  Startpoint: fifo2/data_mem_reg_11__70_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_11__68_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.23     153.23
  fifo2/data_mem_reg_11__70_/clk (d04fyj03yd0b0)                         20.25                       0.00     153.23 r
  fifo2/data_mem_reg_11__70_/o (d04fyj03yd0b0)                            8.27     1.00             20.29 &   173.52 f
  fifo2/data_mem_2810_ (net)                      2     2.07 
  fifo2/cts2117/a (d04bfn11wn0a5)                                0.00     8.32     1.00     0.00     0.46 &   173.98 f
  fifo2/cts2117/o (d04bfn11wn0a5)                                         5.24     1.00             19.09 &   193.08 f
  fifo2/n9879 (net)                               1     0.53 
  fifo2/data_mem_reg_11__68_/si (d04fyj03yd0b0)                  0.00     5.24     1.00     0.00     0.05 &   193.13 f
  data arrival time                                                                                           193.13

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.15     160.15
  clock reconvergence pessimism                                                                      0.00     160.15
  clock uncertainty                                                                                 50.00     210.15
  fifo2/data_mem_reg_11__68_/clk (d04fyj03yd0b0)                                                              210.15 r
  library hold time                                                                1.00            -11.74     198.41
  data required time                                                                                          198.41
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.41
  data arrival time                                                                                          -193.13
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.28


  Startpoint: fifo1/data_mem_reg_18__5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_rd_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.74     158.74
  fifo1/data_mem_reg_18__5_/clk (d04fyj03yd0c0)                         27.56                       0.00     158.74 r
  fifo1/data_mem_reg_18__5_/o (d04fyj03yd0c0)                            8.96     1.00             22.12 &   180.86 r
  fifo1/data_mem_941_ (net)                      2     1.96 
  fifo1/U1258/d (d04can03nn0a5)                                -0.47     8.99     1.00    -0.06     0.34 &   181.20 r
  fifo1/U1258/o1 (d04can03nn0a5)                                        10.02     1.00              9.37 &   190.57 f
  fifo1/n524 (net)                               1     1.30 
  fifo1/U1260/c (d04nan04yn0c0)                                -1.38    10.05     1.00    -1.11    -0.75 &   189.82 f
  fifo1/U1260/o1 (d04nan04yn0c0)                                         7.61     1.00              8.78 &   198.60 r
  fifo1/n533 (net)                               1     2.07 
  fifo1/U1266/a (d04non02wd0f7)                                 0.00     7.64     1.00     0.00     0.30 &   198.90 r
  fifo1/U1266/o1 (d04non02wd0f7)                                         2.86     1.00              4.53 &   203.43 f
  fifo1/n534 (net)                               1     0.93 
  fifo1/U1267/a (d04nan02yn0c0)                                 0.00     2.87     1.00     0.00     0.11 &   203.54 f
  fifo1/U1267/o1 (d04nan02yn0c0)                                         4.30     1.00              4.72 &   208.26 r
  fifo1/N95 (net)                                1     1.63 
  fifo1/data_rd_reg_5_/d (d04fyj03yd0g0)                        0.00     4.45     1.00     0.00     0.57 &   208.83 r
  data arrival time                                                                                          208.83

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.32     161.32
  clock reconvergence pessimism                                                                     0.00     161.32
  clock uncertainty                                                                                50.00     211.32
  fifo1/data_rd_reg_5_/clk (d04fyj03yd0g0)                                                                   211.32 r
  library hold time                                                               1.00              2.79     214.11
  data required time                                                                                         214.11
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         214.11
  data arrival time                                                                                         -208.83
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.28


  Startpoint: fifo2/data_mem_reg_26__73_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_0__72_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.12     151.12
  fifo2/data_mem_reg_26__73_/clk (d04fyj03yd0b0)                         23.06                       0.00     151.12 r
  fifo2/data_mem_reg_26__73_/o (d04fyj03yd0b0)                            8.29     1.00             20.69 &   171.82 f
  fifo2/data_mem_758_ (net)                       2     2.03 
  fifo2/cts1298/a (d04bfn11wn0a5)                                0.00     8.32     1.00     0.00     0.37 &   172.19 f
  fifo2/cts1298/o (d04bfn11wn0a5)                                         5.16     1.00             19.00 &   191.19 f
  fifo2/n9042 (net)                               1     0.51 
  fifo2/data_mem_reg_0__72_/si (d04fyj03yd0b0)                   0.00     5.16     1.00     0.00     0.04 &   191.23 f
  data arrival time                                                                                           191.23

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.16     158.16
  clock reconvergence pessimism                                                                      0.00     158.16
  clock uncertainty                                                                                 50.00     208.16
  fifo2/data_mem_reg_0__72_/clk (d04fyj03yd0b0)                                                               208.16 r
  library hold time                                                                1.00            -11.66     196.50
  data required time                                                                                          196.50
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          196.50
  data arrival time                                                                                          -191.23
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.27


  Startpoint: fifo2/data_mem_reg_10__85_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__85_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.01     155.01
  fifo2/data_mem_reg_10__85_/clk (d04fyj03yd0b0)                         24.17                       0.00     155.01 r
  fifo2/data_mem_reg_10__85_/o (d04fyj03yd0b0)                           11.36     1.00             21.69 &   176.70 r
  fifo2/data_mem_2962_ (net)                      2     1.47 
  fifo2/cts4542/a (d04bfn11wn0a5)                                0.00    11.37     1.00     0.00     0.20 &   176.89 r
  fifo2/cts4542/o (d04bfn11wn0a5)                                         6.77     1.00             18.16 &   195.05 r
  fifo2/n12374 (net)                              1     0.65 
  fifo2/data_mem_reg_3__85_/si (d04fyj03yd0b0)                  -0.40     6.78     1.00    -0.05     0.06 &   195.11 r
  data arrival time                                                                                           195.11

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.27     159.27
  clock reconvergence pessimism                                                                      0.00     159.27
  clock uncertainty                                                                                 50.00     209.27
  fifo2/data_mem_reg_3__85_/clk (d04fyj03yd0b0)                                                               209.27 r
  library hold time                                                                1.00             -8.88     200.38
  data required time                                                                                          200.38
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.38
  data arrival time                                                                                          -195.11
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.27


  Startpoint: fifo2/data_mem_reg_2__78_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_78_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                146.52     146.52
  fifo2/data_mem_reg_2__78_/clk (d04fyj03yd0b0)                         21.35                       0.00     146.52 r
  fifo2/data_mem_reg_2__78_/o (d04fyj03yd0b0)                           11.06     1.00             20.95 &   167.48 r
  fifo2/data_mem_4051_ (net)                     2     1.40 
  fifo2/U1060/d (d04can03yn0a5)                                 0.00    11.07     1.00     0.00     0.19 &   167.67 r
  fifo2/U1060/o1 (d04can03yn0a5)                                         7.61     1.00              6.88 &   174.55 f
  fifo2/n42000 (net)                             1     0.93 
  fifo2/U1066/b (d04nan04yn0b5)                                 0.00     7.62     1.00     0.00     0.23 &   174.77 f
  fifo2/U1066/o1 (d04nan04yn0b5)                                        12.89     1.00             13.99 &   188.76 r
  fifo2/n427 (net)                               1     2.30 
  fifo2/U1100/c (d04nob03yn0d0)                                -0.21    12.96     1.00    -0.02     0.66 &   189.43 r
  fifo2/U1100/out (d04nob03yn0d0)                                        4.05     1.00              6.31 &   195.74 f
  fifo2/n3768 (net)                              1     2.28 
  fifo2/U731/b (d04nan02yn0d5)                                 -0.04     4.22     1.00    -0.01     0.57 &   196.31 f
  fifo2/U731/o1 (d04nan02yn0d5)                                          9.14     1.00              5.37 &   201.68 r
  fifo2/N87 (net)                                1     7.21 
  fifo2/data_rd_reg_78_/d (d04fyj03yd0c0)                      -5.07    19.02     1.00    -2.95     8.10 &   209.78 r
  data arrival time                                                                                          209.78

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                163.40     163.40
  clock reconvergence pessimism                                                                     0.00     163.40
  clock uncertainty                                                                                50.00     213.40
  fifo2/data_rd_reg_78_/clk (d04fyj03yd0c0)                                                                  213.40 r
  library hold time                                                               1.00              1.64     215.05
  data required time                                                                                         215.05
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         215.05
  data arrival time                                                                                         -209.78
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.27


  Startpoint: gen_ecc_in0_ecc_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_20__67_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               142.97     142.97
  gen_ecc_in0_ecc_reg_3_/clk (d04fyj03yd0b0)                           16.68                       0.00     142.97 r
  gen_ecc_in0_ecc_reg_3_/o (d04fyj03yd0b0)                             24.10     1.00             28.49 &   171.46 r
  ecc0[3] (net)                                 2     4.00 
  place575/a (d04bfn00nn0f0)                                  -2.45    24.80     1.00    -1.57     0.06 &   171.51 r
  place575/o (d04bfn00nn0f0)                                           27.90     1.00             17.65 &   189.17 r
  n576 (net)                                   33    34.99 
  fifo0/data_mem_reg_20__67_/d (d04fyj03yd0b0)                -0.63    59.72     1.00    -0.33    18.65 &   207.82 r
  data arrival time                                                                                         207.82

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.35     160.35
  clock reconvergence pessimism                                                                    0.00     160.35
  clock uncertainty                                                                               50.00     210.35
  fifo0/data_mem_reg_20__67_/clk (d04fyj03yd0b0)                                                            210.35 r
  library hold time                                                              1.00              2.74     213.09
  data required time                                                                                        213.09
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.09
  data arrival time                                                                                        -207.82
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -5.27


  Startpoint: gen_ecc_in0_ecc_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_6__67_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              142.97     142.97
  gen_ecc_in0_ecc_reg_3_/clk (d04fyj03yd0b0)                          16.68                       0.00     142.97 r
  gen_ecc_in0_ecc_reg_3_/o (d04fyj03yd0b0)                            24.10     1.00             28.49 &   171.46 r
  ecc0[3] (net)                                2     4.00 
  place575/a (d04bfn00nn0f0)                                 -2.45    24.80     1.00    -1.57     0.06 &   171.51 r
  place575/o (d04bfn00nn0f0)                                          27.90     1.00             17.65 &   189.17 r
  n576 (net)                                  33    34.99 
  fifo0/data_mem_reg_6__67_/d (d04fyj03yd0b0)                -0.63    59.75     1.00    -0.33    19.39 &   208.56 r
  data arrival time                                                                                        208.56

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              161.07     161.07
  clock reconvergence pessimism                                                                   0.00     161.07
  clock uncertainty                                                                              50.00     211.07
  fifo0/data_mem_reg_6__67_/clk (d04fyj03yd0b0)                                                            211.07 r
  library hold time                                                             1.00              2.75     213.82
  data required time                                                                                       213.82
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       213.82
  data arrival time                                                                                       -208.56
  ------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -5.26


  Startpoint: fifo2/data_mem_reg_12__28_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_14__28_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.01     154.01
  fifo2/data_mem_reg_12__28_/clk (d04fyj03yd0b0)                         18.88                       0.00     154.01 r
  fifo2/data_mem_reg_12__28_/o (d04fyj03yd0b0)                           13.81     1.00             22.90 &   176.91 r
  fifo2/data_mem_2631_ (net)                      2     2.08 
  fifo2/cts3361/a (d04bfn11wn0a5)                                0.00    13.83     1.00     0.00     0.38 &   177.29 r
  fifo2/cts3361/o (d04bfn11wn0a5)                                         6.31     1.00             18.64 &   195.93 r
  fifo2/n11151 (net)                              1     0.56 
  fifo2/data_mem_reg_14__28_/si (d04fyj03yd0b0)                  0.00     6.31     1.00     0.00     0.04 &   195.97 r
  data arrival time                                                                                           195.97

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.05     160.05
  clock reconvergence pessimism                                                                      0.00     160.05
  clock uncertainty                                                                                 50.00     210.05
  fifo2/data_mem_reg_14__28_/clk (d04fyj03yd0b0)                                                              210.05 r
  library hold time                                                                1.00             -8.81     201.23
  data required time                                                                                          201.23
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.23
  data arrival time                                                                                          -195.97
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.26


  Startpoint: check_ecc_in0_secded_in0_data_encoded_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_in0_secded_in0_data_encoded_reg_17_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   146.16     146.16
  check_ecc_in0_secded_in0_data_encoded_reg_1_/clk (d04fyj03yd0b0)                         19.00                       0.00     146.16 r
  check_ecc_in0_secded_in0_data_encoded_reg_1_/o (d04fyj03yd0b0)                           13.28     1.00             21.95 &   168.12 r
  check_ecc_in0_secded_in0_data_encoded_1_ (net)                    2     1.80 
  cts1382/a (d04bfn11wn0a5)                                                        0.00    13.28     1.00     0.00     0.23 &   168.35 r
  cts1382/o (d04bfn11wn0a5)                                                                 6.31     1.00             18.44 &   186.79 r
  n7250 (net)                                                       1     0.56 
  check_ecc_in0_secded_in0_data_encoded_reg_17_/si (d04fyj03yd0b0)                 0.00     6.31     1.00     0.00     0.05 &   186.84 r
  data arrival time                                                                                                             186.84

  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   150.86     150.86
  clock reconvergence pessimism                                                                                        0.00     150.86
  clock uncertainty                                                                                                   50.00     200.86
  check_ecc_in0_secded_in0_data_encoded_reg_17_/clk (d04fyj03yd0b0)                                                             200.86 r
  library hold time                                                                                  1.00             -8.77     192.09
  data required time                                                                                                            192.09
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            192.09
  data arrival time                                                                                                            -186.84
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                               -5.25


  Startpoint: init_mask_alu0_seed2_reg_34_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_2__34_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    155.89     155.89
  init_mask_alu0_seed2_reg_34_/clk (d04fyj03yd0b0)                          20.32                       0.00     155.89 r
  init_mask_alu0_seed2_reg_34_/o (d04fyj03yd0b0)                             8.03     1.00             18.31 &   174.20 r
  init_mask_alu0_seed2_34 (net)                      1     0.71 
  cts443/a (d04bfn11wn0a5)                                          0.00     8.03     1.00     0.00     0.03 &   174.23 r
  cts443/o (d04bfn11wn0a5)                                                  14.01     1.00             21.84 &   196.06 r
  n6310 (net)                                        2     1.78 
  init_mask_alu0_mask_reg_2__34_/si (d04fyj03yd0c0)                 0.00    14.02     1.00     0.00     0.33 &   196.40 r
  data arrival time                                                                                              196.40

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    161.15     161.15
  clock reconvergence pessimism                                                                         0.00     161.15
  clock uncertainty                                                                                    50.00     211.15
  init_mask_alu0_mask_reg_2__34_/clk (d04fyj03yd0c0)                                                             211.15 r
  library hold time                                                                   1.00             -9.50     201.65
  data required time                                                                                             201.65
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             201.65
  data arrival time                                                                                             -196.40
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -5.25


  Startpoint: fifo1/data_mem_reg_0__34_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_rd_reg_34_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                152.35     152.35
  fifo1/data_mem_reg_0__34_/clk (d04fyj03yd0b0)                         23.73                       0.00     152.35 r
  fifo1/data_mem_reg_0__34_/o (d04fyj03yd0b0)                           15.16     1.00             24.87 &   177.22 r
  fifo1/data_mem_2266_ (net)                     2     2.45 
  fifo1/U1989/b (d04can03nn0a5)                                -0.83    15.24     1.00    -0.10     0.72 &   177.94 r
  fifo1/U1989/o1 (d04can03nn0a5)                                        11.80     1.00             12.58 &   190.52 f
  fifo1/n1295 (net)                              1     1.58 
  fifo1/U1997/a (d04nan04yd0b7)                                -1.86    11.84     1.00    -1.49    -0.98 &   189.54 f
  fifo1/U1997/o1 (d04nan04yd0b7)                                         7.06     1.00              8.14 &   197.68 r
  fifo1/n1306 (net)                              1     1.10 
  fifo1/U2008/a (d04non02yn0d0)                                 0.00     7.07     1.00     0.00     0.13 &   197.82 r
  fifo1/U2008/o1 (d04non02yn0d0)                                         3.40     1.00              3.76 &   201.58 f
  fifo1/n1328 (net)                              1     1.56 
  fifo1/U2030/a (d04nan02yn0b5)                                -0.22     3.52     1.00    -0.04     0.42 &   202.00 f
  fifo1/U2030/o1 (d04nan02yn0b5)                                        14.54     1.00              9.60 &   211.60 r
  fifo1/N66 (net)                                1     2.57 
  fifo1/data_rd_reg_34_/d (d04fyj03yd0c0)                      -0.27    15.43     1.00    -0.03     3.15 &   214.75 r
  data arrival time                                                                                          214.75

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                168.31     168.31
  clock reconvergence pessimism                                                                     0.00     168.31
  clock uncertainty                                                                                50.00     218.31
  fifo1/data_rd_reg_34_/clk (d04fyj03yd0c0)                                                                  218.31 r
  library hold time                                                               1.00              1.70     220.00
  data required time                                                                                         220.00
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         220.00
  data arrival time                                                                                         -214.75
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.25


  Startpoint: fifo2/data_mem_reg_28__62_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_13__62_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 148.36     148.36
  fifo2/data_mem_reg_28__62_/clk (d04fyj03yd0b0)                         22.18                       0.00     148.36 r
  fifo2/data_mem_reg_28__62_/o (d04fyj03yd0b0)                            9.34     1.00             19.78 &   168.14 r
  fifo2/data_mem_473_ (net)                       1     1.03 
  fifo2/cts4443/a (d04bfn11wn0a5)                               -0.62     9.36     1.00    -0.09     0.14 &   168.28 r
  fifo2/cts4443/o (d04bfn11wn0a5)                                        10.84     1.00             20.63 &   188.91 r
  fifo2/n12270 (net)                              2     1.38 
  fifo2/data_mem_reg_13__62_/si (d04fyj03yd0b0)                 -0.22    10.85     1.00    -0.03     0.23 &   189.14 r
  data arrival time                                                                                           189.14

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.59     153.59
  clock reconvergence pessimism                                                                      0.00     153.59
  clock uncertainty                                                                                 50.00     203.59
  fifo2/data_mem_reg_13__62_/clk (d04fyj03yd0b0)                                                              203.59 r
  library hold time                                                                1.00             -9.21     194.38
  data required time                                                                                          194.38
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          194.38
  data arrival time                                                                                          -189.14
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.25


  Startpoint: fifo1/data_mem_reg_4__43_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_rd_reg_43_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.72     153.72
  fifo1/data_mem_reg_4__43_/clk (d04fyj03yd0b0)                         22.57                       0.00     153.72 r
  fifo1/data_mem_reg_4__43_/o (d04fyj03yd0b0)                           11.97     1.00             21.96 &   175.68 r
  fifo1/data_mem_1987_ (net)                     2     1.63 
  fifo1/U1741/b (d04can03wn0a5)                                -0.54    11.98     1.00    -0.07     0.22 &   175.90 r
  fifo1/U1741/o1 (d04can03wn0a5)                                        10.70     1.00             13.78 &   189.68 f
  fifo1/n992 (net)                               1     1.18 
  fifo1/U1742/d (d04nan04yn0b5)                                -1.61    10.72     1.00    -1.27    -1.00 &   188.68 f
  fifo1/U1742/o1 (d04nan04yn0b5)                                         8.79     1.00             13.74 &   202.41 r
  fifo1/n996 (net)                               1     1.14 
  fifo1/U1743/b (d04non02ld0c7)                                 0.00     8.79     1.00     0.00     0.08 &   202.49 r
  fifo1/U1743/o1 (d04non02ld0c7)                                         3.47     1.00              5.26 &   207.75 f
  fifo1/n1009 (net)                              1     1.06 
  fifo1/U1755/a (d04nan02nn0c0)                                 0.00     3.50     1.00     0.00     0.21 &   207.96 f
  fifo1/U1755/o1 (d04nan02nn0c0)                                         5.44     1.00              6.18 &   214.14 r
  fifo1/N57 (net)                                1     2.06 
  fifo1/data_rd_reg_43_/d (d04fyj03yd0b0)                      -0.34     5.71     1.00    -0.05     0.81 &   214.95 r
  data arrival time                                                                                          214.95

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                167.48     167.48
  clock reconvergence pessimism                                                                     0.00     167.48
  clock uncertainty                                                                                50.00     217.48
  fifo1/data_rd_reg_43_/clk (d04fyj03yd0b0)                                                                  217.48 r
  library hold time                                                               1.00              2.72     220.20
  data required time                                                                                         220.20
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         220.20
  data arrival time                                                                                         -214.95
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.24


  Startpoint: fifo2/data_mem_reg_23__19_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__18_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.32     156.32
  fifo2/data_mem_reg_23__19_/clk (d04fyj03yd0b0)                         23.86                       0.00     156.32 r
  fifo2/data_mem_reg_23__19_/o (d04fyj03yd0b0)                           13.95     1.00             23.85 &   180.17 r
  fifo2/data_mem_1115_ (net)                      2     2.11 
  fifo2/cts499/a (d04bfn11wn0a5)                                -0.66    13.98     1.00    -0.10     0.33 &   180.49 r
  fifo2/cts499/o (d04bfn11wn0a5)                                          6.54     1.00             18.91 &   199.40 r
  fifo2/n8222 (net)                               1     0.60 
  fifo2/data_mem_reg_23__18_/si (d04fyj03yd0c0)                  0.00     6.54     1.00     0.00     0.06 &   199.46 r
  data arrival time                                                                                           199.46

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.52     163.52
  clock reconvergence pessimism                                                                      0.00     163.52
  clock uncertainty                                                                                 50.00     213.52
  fifo2/data_mem_reg_23__18_/clk (d04fyj03yd0c0)                                                              213.52 r
  library hold time                                                                1.00             -8.82     204.70
  data required time                                                                                          204.70
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          204.70
  data arrival time                                                                                          -199.46
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.24


  Startpoint: fifo2/data_mem_reg_11__84_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_9__86_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.72     153.72
  fifo2/data_mem_reg_11__84_/clk (d04fyj03yd0b0)                         22.20                       0.00     153.72 r
  fifo2/data_mem_reg_11__84_/o (d04fyj03yd0b0)                           12.71     1.00             22.37 &   176.09 r
  fifo2/data_mem_2824_ (net)                      2     1.76 
  fifo2/route1167/a (d04bfn11wn0a5)                              0.00    12.71     1.00     0.00     0.24 &   176.32 r
  fifo2/route1167/o (d04bfn11wn0a5)                                       7.38     1.00             19.14 &   195.46 r
  fifo2/n13758 (net)                              1     0.76 
  fifo2/data_mem_reg_9__86_/si (d04fyj03yd0b0)                   0.00     7.39     1.00     0.00     0.12 &   195.58 r
  data arrival time                                                                                           195.58

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.74     159.74
  clock reconvergence pessimism                                                                      0.00     159.74
  clock uncertainty                                                                                 50.00     209.74
  fifo2/data_mem_reg_9__86_/clk (d04fyj03yd0b0)                                                               209.74 r
  library hold time                                                                1.00             -8.92     200.82
  data required time                                                                                          200.82
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.82
  data arrival time                                                                                          -195.58
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.24


  Startpoint: init_mask_alu0_seed1_reg_51_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_1__45_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   154.92     154.92
  init_mask_alu0_seed1_reg_51_/clk (d04fyj03ld0b0)                         20.08                       0.00     154.92 r
  init_mask_alu0_seed1_reg_51_/o (d04fyj03ld0b0)                           19.19     1.00             31.17 &   186.09 r
  init_mask_alu0_seed1_51 (net)                     2     2.13 
  cts807/a (d04bfn11wn0a5)                                         0.00    19.20     1.00     0.00     0.31 &   186.40 r
  cts807/o (d04bfn11wn0a5)                                                  6.59     1.00             19.99 &   206.39 r
  n6674 (net)                                       1     0.58 
  init_mask_alu0_mask_reg_1__45_/d (d04fyj03yd0c0)                 0.00     6.59     1.00     0.00     0.06 &   206.45 r
  data arrival time                                                                                             206.45

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   159.95     159.95
  clock reconvergence pessimism                                                                        0.00     159.95
  clock uncertainty                                                                                   50.00     209.95
  init_mask_alu0_mask_reg_1__45_/clk (d04fyj03yd0c0)                                                            209.95 r
  library hold time                                                                  1.00              1.74     211.69
  data required time                                                                                            211.69
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            211.69
  data arrival time                                                                                            -206.45
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -5.24


  Startpoint: fifo2/data_mem_reg_2__39_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_2__40_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.46     155.46
  fifo2/data_mem_reg_2__39_/clk (d04fyj03yd0b0)                         18.47                       0.00     155.46 r
  fifo2/data_mem_reg_2__39_/o (d04fyj03yd0b0)                           12.30     1.00             21.52 &   176.98 r
  fifo2/data_mem_4012_ (net)                     2     1.71 
  fifo2/cts2235/a (d04bfn11wn0a5)                               0.00    12.32     1.00     0.00     0.31 &   177.29 r
  fifo2/cts2235/o (d04bfn11wn0a5)                                        7.86     1.00             19.39 &   196.67 r
  fifo2/n9999 (net)                              1     0.85 
  fifo2/data_mem_reg_2__40_/si (d04fyj03yd0b0)                 -0.36     7.87     1.00    -0.04     0.16 &   196.83 r
  data arrival time                                                                                          196.83

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.01     161.01
  clock reconvergence pessimism                                                                     0.00     161.01
  clock uncertainty                                                                                50.00     211.01
  fifo2/data_mem_reg_2__40_/clk (d04fyj03yd0b0)                                                              211.01 r
  library hold time                                                               1.00             -8.95     202.06
  data required time                                                                                         202.06
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         202.06
  data arrival time                                                                                         -196.83
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.23


  Startpoint: fifo2/data_mem_reg_8__24_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_19__19_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                157.00     157.00
  fifo2/data_mem_reg_8__24_/clk (d04fyj03yd0b0)                         23.81                       0.00     157.00 r
  fifo2/data_mem_reg_8__24_/o (d04fyj03yd0b0)                           12.28     1.00             22.35 &   179.35 r
  fifo2/data_mem_3175_ (net)                     2     1.68 
  fifo2/cts1146/a (d04bfn11wn0a5)                               0.00    12.30     1.00     0.00     0.31 &   179.66 r
  fifo2/cts1146/o (d04bfn11wn0a5)                                        6.76     1.00             18.48 &   198.14 r
  fifo2/n8886 (net)                              1     0.64 
  fifo2/data_mem_reg_19__19_/si (d04fyj03yd0b0)                 0.00     6.77     1.00     0.00     0.06 &   198.20 r
  data arrival time                                                                                          198.20

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.27     162.27
  clock reconvergence pessimism                                                                     0.00     162.27
  clock uncertainty                                                                                50.00     212.27
  fifo2/data_mem_reg_19__19_/clk (d04fyj03yd0b0)                                                             212.27 r
  library hold time                                                               1.00             -8.84     203.42
  data required time                                                                                         203.42
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         203.42
  data arrival time                                                                                         -198.20
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.22


  Startpoint: fifo2/data_mem_reg_10__68_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__74_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.58     153.58
  fifo2/data_mem_reg_10__68_/clk (d04fyj03yd0b0)                         21.02                       0.00     153.58 r
  fifo2/data_mem_reg_10__68_/o (d04fyj03yd0b0)                            8.80     1.00             21.06 &   174.65 f
  fifo2/data_mem_2945_ (net)                      2     2.36 
  fifo2/cts2030/a (d04bfn11wn0a5)                               -0.60     8.86     1.00    -0.09     0.42 &   175.07 f
  fifo2/cts2030/o (d04bfn11wn0a5)                                         5.14     1.00             19.24 &   194.31 f
  fifo2/n9788 (net)                               1     0.50 
  fifo2/data_mem_reg_3__74_/si (d04fyj03yd0b0)                   0.00     5.14     1.00     0.00     0.05 &   194.36 f
  data arrival time                                                                                           194.36

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.27     161.27
  clock reconvergence pessimism                                                                      0.00     161.27
  clock uncertainty                                                                                 50.00     211.27
  fifo2/data_mem_reg_3__74_/clk (d04fyj03yd0b0)                                                               211.27 r
  library hold time                                                                1.00            -11.69     199.58
  data required time                                                                                          199.58
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          199.58
  data arrival time                                                                                          -194.36
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.22


  Startpoint: init_mask_alu0_seed4_reg_10_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed4_reg_8_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   151.46     151.46
  init_mask_alu0_seed4_reg_10_/clk (d04fyj03yd0b0)                         19.82                       0.00     151.46 r
  init_mask_alu0_seed4_reg_10_/o (d04fyj03yd0b0)                            8.62     1.00             18.78 &   170.24 r
  init_mask_alu0_seed4_10 (net)                     1     0.86 
  cts1937/a (d04bfn11wn0a5)                                        0.00     8.62     1.00     0.00     0.08 &   170.31 r
  cts1937/o (d04bfn11wn0a5)                                                13.31     1.00             21.56 &   191.87 r
  n7805 (net)                                       2     1.66 
  init_mask_alu0_seed4_reg_8_/si (d04fyj03yd0c0)                   0.00    13.32     1.00     0.00     0.31 &   192.18 r
  data arrival time                                                                                             192.18

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   156.83     156.83
  clock reconvergence pessimism                                                                        0.00     156.83
  clock uncertainty                                                                                   50.00     206.83
  init_mask_alu0_seed4_reg_8_/clk (d04fyj03yd0c0)                                                               206.83 r
  library hold time                                                                  1.00             -9.44     197.39
  data required time                                                                                            197.39
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            197.39
  data arrival time                                                                                            -192.18
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -5.22


  Startpoint: fifo2/data_mem_reg_2__134_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_2__133_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.71     157.71
  fifo2/data_mem_reg_2__134_/clk (d04fyj03yd0b0)                         23.05                       0.00     157.71 r
  fifo2/data_mem_reg_2__134_/o (d04fyj03yd0b0)                           14.19     1.00             23.60 &   181.31 r
  fifo2/data_mem_4107_ (net)                      2     2.07 
  fifo2/cts1767/a (d04bfn11wn0a5)                                0.00    14.21     1.00     0.00     0.34 &   181.64 r
  fifo2/cts1767/o (d04bfn11wn0a5)                                         6.57     1.00             19.02 &   200.67 r
  fifo2/n9519 (net)                               1     0.60 
  fifo2/data_mem_reg_2__133_/si (d04fyj03yd0b0)                  0.00     6.57     1.00     0.00     0.05 &   200.72 r
  data arrival time                                                                                           200.72

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 164.81     164.81
  clock reconvergence pessimism                                                                      0.00     164.81
  clock uncertainty                                                                                 50.00     214.81
  fifo2/data_mem_reg_2__133_/clk (d04fyj03yd0b0)                                                              214.81 r
  library hold time                                                                1.00             -8.89     205.93
  data required time                                                                                          205.93
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          205.93
  data arrival time                                                                                          -200.72
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.21


  Startpoint: fifo0/data_mem_reg_24__40_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_10__38_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.77     153.77
  fifo0/data_mem_reg_24__40_/clk (d04fyj03yd0b0)                         24.78                       0.00     153.77 r
  fifo0/data_mem_reg_24__40_/o (d04fyj03yd0b0)                           13.55     1.00             23.55 &   177.32 r
  fifo0/data_mem_24__40_ (net)                    2     1.99 
  fifo0/route113/a (d04bfn11wn0a5)                               0.00    13.59     1.00     0.00     0.49 &   177.81 r
  fifo0/route113/o (d04bfn11wn0a5)                                        6.68     1.00             18.88 &   196.68 r
  fifo0/n6604 (net)                               1     0.62 
  fifo0/data_mem_reg_10__38_/si (d04fyj03yd0c0)                  0.00     6.68     1.00     0.00     0.06 &   196.74 r
  data arrival time                                                                                           196.74

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.68     160.68
  clock reconvergence pessimism                                                                      0.00     160.68
  clock uncertainty                                                                                 50.00     210.68
  fifo0/data_mem_reg_10__38_/clk (d04fyj03yd0c0)                                                              210.68 r
  library hold time                                                                1.00             -8.73     201.95
  data required time                                                                                          201.95
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.95
  data arrival time                                                                                          -196.74
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.20


  Startpoint: fifo2/data_mem_reg_3__58_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_58_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                152.07     152.07
  fifo2/data_mem_reg_3__58_/clk (d04fyj03yd0b0)                         19.87                       0.00     152.07 r
  fifo2/data_mem_reg_3__58_/o (d04fyj03yd0b0)                           12.93     1.00             22.31 &   174.38 r
  fifo2/data_mem_3894_ (net)                     2     1.86 
  fifo2/U2827/d (d04can03nn0a5)                                -0.14    12.95     1.00    -0.02     0.33 &   174.71 r
  fifo2/U2827/o1 (d04can03nn0a5)                                         9.12     1.00              8.38 &   183.09 f
  fifo2/n1548 (net)                              1     0.96 
  fifo2/U2830/b (d04nan04yd0d7)                                 0.00     9.12     1.00     0.00     0.12 &   183.21 f
  fifo2/U2830/o1 (d04nan04yd0d7)                                         6.85     1.00              7.87 &   191.07 r
  fifo2/n1555 (net)                              1     2.52 
  fifo2/U2836/a (d04non02yn0d5)                                -0.75     7.22     1.00    -0.35     0.80 &   191.87 r
  fifo2/U2836/o1 (d04non02yn0d5)                                         7.96     1.00              5.59 &   197.46 f
  fifo2/n1567 (net)                              1     6.36 
  fifo2/U2848/a (d04nan02yd0f0)                                -2.48    14.83     1.00    -1.65     5.33 &   202.79 f
  fifo2/U2848/o1 (d04nan02yd0f0)                                         7.35     1.00              7.49 &   210.28 r
  fifo2/N107 (net)                               1     3.52 
  fifo2/data_rd_reg_58_/d (d04fyj03yd0c0)                      -2.07     9.42     1.00    -1.35     2.20 &   212.48 r
  data arrival time                                                                                          212.48

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                165.92     165.92
  clock reconvergence pessimism                                                                     0.00     165.92
  clock uncertainty                                                                                50.00     215.92
  fifo2/data_rd_reg_58_/clk (d04fyj03yd0c0)                                                                  215.92 r
  library hold time                                                               1.00              1.76     217.68
  data required time                                                                                         217.68
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         217.68
  data arrival time                                                                                         -212.48
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.20


  Startpoint: fifo0/data_mem_reg_27__28_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_17__17_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.94     155.94
  fifo0/data_mem_reg_27__28_/clk (d04fyj03yd0b0)                         28.76                       0.00     155.94 r
  fifo0/data_mem_reg_27__28_/o (d04fyj03yd0b0)                           15.57     1.00             25.88 &   181.82 r
  fifo0/data_mem_27__28_ (net)                    2     2.51 
  fifo0/cts2111/a (d04bfn11wn0a5)                               -2.24    15.63     1.00    -1.09    -0.43 &   181.39 r
  fifo0/cts2111/o (d04bfn11wn0a5)                                         7.51     1.00             20.18 &   201.57 r
  fifo0/n6087 (net)                               1     0.77 
  fifo0/data_mem_reg_17__17_/si (d04fyj03yd0b0)                  0.00     7.52     1.00     0.00     0.09 &   201.66 r
  data arrival time                                                                                           201.66

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.74     165.74
  clock reconvergence pessimism                                                                      0.00     165.74
  clock uncertainty                                                                                 50.00     215.74
  fifo0/data_mem_reg_17__17_/clk (d04fyj03yd0b0)                                                              215.74 r
  library hold time                                                                1.00             -8.88     206.86
  data required time                                                                                          206.86
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          206.86
  data arrival time                                                                                          -201.66
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.20


  Startpoint: fifo0/data_mem_reg_3__14_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                152.82     152.82
  fifo0/data_mem_reg_3__14_/clk (d04fyj03yd0b0)                         22.52                       0.00     152.82 r
  fifo0/data_mem_reg_3__14_/o (d04fyj03yd0b0)                           13.94     1.00             23.58 &   176.40 r
  fifo0/data_mem_3__14_ (net)                    2     2.11 
  fifo0/cts171/a (d04bfn11wn0a5)                               -1.45    13.97     1.00    -0.88    -0.39 &   176.01 r
  fifo0/cts171/o (d04bfn11wn0a5)                                         7.35     1.00             19.57 &   195.59 r
  fifo0/n4094 (net)                              1     0.75 
  fifo0/data_mem_reg_3__3_/si (d04fyj03yd0b0)                   0.00     7.36     1.00     0.00     0.13 &   195.72 r
  data arrival time                                                                                          195.72

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.85     159.85
  clock reconvergence pessimism                                                                     0.00     159.85
  clock uncertainty                                                                                50.00     209.85
  fifo0/data_mem_reg_3__3_/clk (d04fyj03yd0b0)                                                               209.85 r
  library hold time                                                               1.00             -8.94     200.92
  data required time                                                                                         200.92
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         200.92
  data arrival time                                                                                         -195.72
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.20


  Startpoint: fifo2/data_mem_reg_18__110_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_6__110_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  158.21     158.21
  fifo2/data_mem_reg_18__110_/clk (d04fyj03yd0b0)                         21.58                       0.00     158.21 r
  fifo2/data_mem_reg_18__110_/o (d04fyj03yd0b0)                           13.39     1.00             22.96 &   181.17 r
  fifo2/data_mem_1891_ (net)                       2     1.97 
  fifo2/cts3293/a (d04bfn11wn0a5)                                 0.00    13.41     1.00     0.00     0.40 &   181.57 r
  fifo2/cts3293/o (d04bfn11wn0a5)                                          6.43     1.00             18.61 &   200.18 r
  fifo2/n11081 (net)                               1     0.58 
  fifo2/data_mem_reg_6__110_/si (d04fyj03yd0b0)                   0.00     6.43     1.00     0.00     0.05 &   200.22 r
  data arrival time                                                                                            200.22

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  164.25     164.25
  clock reconvergence pessimism                                                                       0.00     164.25
  clock uncertainty                                                                                  50.00     214.25
  fifo2/data_mem_reg_6__110_/clk (d04fyj03yd0b0)                                                               214.25 r
  library hold time                                                                 1.00             -8.84     205.41
  data required time                                                                                           205.41
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           205.41
  data arrival time                                                                                           -200.22
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -5.19


  Startpoint: fifo0/data_mem_reg_18__53_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_23__50_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.66     149.66
  fifo0/data_mem_reg_18__53_/clk (d04fyj03yd0b0)                         23.75                       0.00     149.66 r
  fifo0/data_mem_reg_18__53_/o (d04fyj03yd0b0)                           13.74     1.00             23.45 &   173.11 r
  fifo0/data_mem_18__53_ (net)                    2     2.00 
  fifo0/cts965/a (d04bfn11wn0a5)                                 0.00    13.76     1.00     0.00     0.32 &   173.43 r
  fifo0/cts965/o (d04bfn11wn0a5)                                          6.56     1.00             18.84 &   192.27 r
  fifo0/n4916 (net)                               1     0.60 
  fifo0/data_mem_reg_23__50_/si (d04fyj03yd0b0)                  0.00     6.56     1.00     0.00     0.06 &   192.33 r
  data arrival time                                                                                           192.33

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.33     156.33
  clock reconvergence pessimism                                                                      0.00     156.33
  clock uncertainty                                                                                 50.00     206.33
  fifo0/data_mem_reg_23__50_/clk (d04fyj03yd0b0)                                                              206.33 r
  library hold time                                                                1.00             -8.84     197.49
  data required time                                                                                          197.49
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          197.49
  data arrival time                                                                                          -192.33
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.17


  Startpoint: init_mask_alu0_seed2_reg_102_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed2_reg_107_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    150.72     150.72
  init_mask_alu0_seed2_reg_102_/clk (d04fyj03yd0b0)                         22.31                       0.00     150.72 r
  init_mask_alu0_seed2_reg_102_/o (d04fyj03yd0b0)                            8.78     1.00             19.29 &   170.01 r
  init_mask_alu0_seed2[102] (net)                    1     0.88 
  cts3683/a (d04bfn11wn0a5)                                         0.00     8.78     1.00     0.00     0.08 &   170.09 r
  cts3683/o (d04bfn11wn0a5)                                                 13.23     1.00             21.56 &   191.64 r
  n9551 (net)                                        2     1.65 
  init_mask_alu0_seed2_reg_107_/si (d04fyj03yd0b0)                 -0.98    13.24     1.00    -0.11     0.22 &   191.86 r
  data arrival time                                                                                              191.86

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    156.44     156.44
  clock reconvergence pessimism                                                                         0.00     156.44
  clock uncertainty                                                                                    50.00     206.44
  init_mask_alu0_seed2_reg_107_/clk (d04fyj03yd0b0)                                                              206.44 r
  library hold time                                                                   1.00             -9.41     197.03
  data required time                                                                                             197.03
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             197.03
  data arrival time                                                                                             -191.86
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -5.17


  Startpoint: fifo0/data_mem_reg_4__63_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_4__61_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.83     154.83
  fifo0/data_mem_reg_4__63_/clk (d04fyj03yd0b0)                         23.29                       0.00     154.83 r
  fifo0/data_mem_reg_4__63_/o (d04fyj03yd0b0)                            9.48     1.00             20.04 &   174.88 r
  fifo0/data_mem_4__63_ (net)                    1     1.04 
  fifo0/cts1779/a (d04bfn11wn0a5)                               0.00     9.49     1.00     0.00     0.15 &   175.03 r
  fifo0/cts1779/o (d04bfn11wn0a5)                                       11.41     1.00             21.12 &   196.15 r
  fifo0/n5745 (net)                              2     1.47 
  fifo0/data_mem_reg_4__61_/si (d04fyj03yd0b0)                  0.00    11.42     1.00     0.00     0.21 &   196.37 r
  data arrival time                                                                                          196.37

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.80     160.80
  clock reconvergence pessimism                                                                     0.00     160.80
  clock uncertainty                                                                                50.00     210.80
  fifo0/data_mem_reg_4__61_/clk (d04fyj03yd0b0)                                                              210.80 r
  library hold time                                                               1.00             -9.27     201.53
  data required time                                                                                         201.53
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         201.53
  data arrival time                                                                                         -196.37
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.16


  Startpoint: fifo0/data_mem_reg_14__64_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_28__63_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.18     153.18
  fifo0/data_mem_reg_14__64_/clk (d04fyj03yd0b0)                         22.15                       0.00     153.18 r
  fifo0/data_mem_reg_14__64_/o (d04fyj03yd0b0)                           12.86     1.00             22.67 &   175.85 r
  fifo0/data_mem_14__64_ (net)                    2     1.85 
  fifo0/cts1710/a (d04bfn11wn0a5)                                0.00    12.88     1.00     0.00     0.33 &   176.18 r
  fifo0/cts1710/o (d04bfn11wn0a5)                                         6.71     1.00             18.65 &   194.84 r
  fifo0/n5676 (net)                               1     0.63 
  fifo0/data_mem_reg_28__63_/si (d04fyj03yd0b0)                  0.00     6.72     1.00     0.00     0.06 &   194.90 r
  data arrival time                                                                                           194.90

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.91     158.91
  clock reconvergence pessimism                                                                      0.00     158.91
  clock uncertainty                                                                                 50.00     208.91
  fifo0/data_mem_reg_28__63_/clk (d04fyj03yd0b0)                                                              208.91 r
  library hold time                                                                1.00             -8.85     200.05
  data required time                                                                                          200.05
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.05
  data arrival time                                                                                          -194.90
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.15


  Startpoint: fifo0/data_mem_reg_11__45_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_11__44_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.21     163.21
  fifo0/data_mem_reg_11__45_/clk (d04fyj03yd0b0)                         24.16                       0.00     163.21 r
  fifo0/data_mem_reg_11__45_/o (d04fyj03yd0b0)                           12.77     1.00             22.78 &   185.99 r
  fifo0/data_mem_11__45_ (net)                    2     1.79 
  fifo0/cts850/a (d04bfn11wn0a5)                                 0.00    12.79     1.00     0.00     0.38 &   186.37 r
  fifo0/cts850/o (d04bfn11wn0a5)                                          7.23     1.00             19.05 &   205.42 r
  fifo0/n4795 (net)                               1     0.73 
  fifo0/data_mem_reg_11__44_/si (d04fyj03yd0b0)                  0.00     7.24     1.00     0.00     0.14 &   205.56 r
  data arrival time                                                                                           205.56

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 169.60     169.60
  clock reconvergence pessimism                                                                      0.00     169.60
  clock uncertainty                                                                                 50.00     219.60
  fifo0/data_mem_reg_11__44_/clk (d04fyj03yd0b0)                                                              219.60 r
  library hold time                                                                1.00             -8.90     210.70
  data required time                                                                                          210.70
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          210.70
  data arrival time                                                                                          -205.56
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.14


  Startpoint: fifo1/data_mem_reg_4__7_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_rd_reg_7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               153.01     153.01
  fifo1/data_mem_reg_4__7_/clk (d04fyj03yd0b0)                         23.77                       0.00     153.01 r
  fifo1/data_mem_reg_4__7_/o (d04fyj03yd0b0)                           11.89     1.00             22.08 &   175.09 r
  fifo1/data_mem_1951_ (net)                    2     1.60 
  fifo1/U1485/b (d04can03nn0a5)                                0.00    11.90     1.00     0.00     0.26 &   175.36 r
  fifo1/U1485/o1 (d04can03nn0a5)                                        8.91     1.00              9.99 &   185.34 f
  fifo1/n768 (net)                              1     1.03 
  fifo1/U1486/d (d04nan04nd0b7)                                0.00     8.92     1.00     0.00     0.24 &   185.59 f
  fifo1/U1486/o1 (d04nan04nd0b7)                                        8.53     1.00             10.88 &   196.46 r
  fifo1/n772 (net)                              1     1.79 
  fifo1/U1487/b (d04non02nn0b7)                               -1.20     8.59     1.00    -1.01    -0.50 &   195.97 r
  fifo1/U1487/o1 (d04non02nn0b7)                                        6.02     1.00              7.30 &   203.27 f
  fifo1/n785 (net)                              1     1.61 
  fifo1/U1499/b (d04nan02nn0c0)                                0.00     6.08     1.00     0.00     0.44 &   203.71 f
  fifo1/U1499/o1 (d04nan02nn0c0)                                        4.66     1.00              7.34 &   211.05 r
  fifo1/N93 (net)                               1     1.65 
  fifo1/data_rd_reg_7_/d (d04fyj03nd0g0)                      -0.07     4.82     1.00    -0.01     0.61 &   211.66 r
  data arrival time                                                                                         211.66

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.95     162.95
  clock reconvergence pessimism                                                                    0.00     162.95
  clock uncertainty                                                                               50.00     212.95
  fifo1/data_rd_reg_7_/clk (d04fyj03nd0g0)                                                                  212.95 r
  library hold time                                                              1.00              3.85     216.80
  data required time                                                                                        216.80
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.80
  data arrival time                                                                                        -211.66
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -5.14


  Startpoint: init_mask_in0_seed4_reg_54_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_55_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  153.62     153.62
  init_mask_in0_seed4_reg_54_/clk (d04fyj03yd0b0)                         23.90                       0.00     153.62 r
  init_mask_in0_seed4_reg_54_/o (d04fyj03yd0b0)                            9.00     1.00             19.74 &   173.36 r
  init_mask_in0_seed4[54] (net)                    1     0.93 
  cts2198/a (d04bfn11wn0a5)                                       0.00     9.00     1.00     0.00     0.17 &   173.53 r
  cts2198/o (d04bfn11wn0a5)                                               12.94     1.00             21.42 &   194.95 r
  n8066 (net)                                      2     1.58 
  init_mask_in0_seed4_reg_55_/si (d04fyj03yd0b0)                  0.00    12.94     1.00     0.00     0.20 &   195.14 r
  data arrival time                                                                                            195.14

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  159.68     159.68
  clock reconvergence pessimism                                                                       0.00     159.68
  clock uncertainty                                                                                  50.00     209.68
  init_mask_in0_seed4_reg_55_/clk (d04fyj03yd0b0)                                                              209.68 r
  library hold time                                                                 1.00             -9.40     200.28
  data required time                                                                                           200.28
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           200.28
  data arrival time                                                                                           -195.14
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -5.13


  Startpoint: fifo0/data_mem_reg_0__36_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_36_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                152.29     152.29
  fifo0/data_mem_reg_0__36_/clk (d04fyj03yd0b0)                         22.51                       0.00     152.29 r
  fifo0/data_mem_reg_0__36_/o (d04fyj03yd0b0)                           19.19     1.00             27.47 &   179.76 r
  fifo0/data_mem_0__36_ (net)                    2     3.32 
  fifo0/U1394/b (d04can03yn0f0)                                 0.00    19.25     1.00     0.00     0.75 &   180.50 r
  fifo0/U1394/o1 (d04can03yn0f0)                                         5.08     1.00              4.94 &   185.44 f
  fifo0/n687 (net)                               1     1.34 
  fifo0/U1404/a (d04nan04yd0b7)                                -0.25     5.12     1.00    -0.04     0.29 &   185.73 f
  fifo0/U1404/o1 (d04nan04yd0b7)                                         5.56     1.00              6.35 &   192.08 r
  fifo0/n693 (net)                               1     1.09 
  fifo0/U1417/a (d04non02nn0b3)                                -0.27     5.57     1.00    -0.04     0.13 &   192.21 r
  fifo0/U1417/o1 (d04non02nn0b3)                                         5.73     1.00              6.50 &   198.71 f
  fifo0/n705 (net)                               1     1.13 
  fifo0/U1444/a (d04nan02yn0c0)                                -0.26     5.75     1.00    -0.04     0.23 &   198.94 f
  fifo0/U1444/o1 (d04nan02yn0c0)                                         8.80     1.00              6.11 &   205.05 r
  fifo0/N64 (net)                                1     3.03 
  fifo0/data_rd_reg_36_/d (d04fyj03yd0c0)                      -1.26    10.88     1.00    -0.68     3.19 &   208.24 r
  data arrival time                                                                                          208.24

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.67     161.67
  clock reconvergence pessimism                                                                     0.00     161.67
  clock uncertainty                                                                                50.00     211.67
  fifo0/data_rd_reg_36_/clk (d04fyj03yd0c0)                                                                  211.67 r
  library hold time                                                               1.00              1.70     213.37
  data required time                                                                                         213.37
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         213.37
  data arrival time                                                                                         -208.24
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.13


  Startpoint: fifo2/data_mem_reg_4__73_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__74_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.16     155.16
  fifo2/data_mem_reg_4__73_/clk (d04fyj03yd0b0)                         23.78                       0.00     155.16 r
  fifo2/data_mem_reg_4__73_/o (d04fyj03yd0b0)                           13.22     1.00             23.22 &   178.38 r
  fifo2/data_mem_3772_ (net)                     2     1.94 
  fifo2/cts4502/a (d04bfn11wn0a5)                              -0.92    13.24     1.00    -0.12     0.28 &   178.66 r
  fifo2/cts4502/o (d04bfn11wn0a5)                                        6.56     1.00             18.66 &   197.32 r
  fifo2/n12333 (net)                             1     0.60 
  fifo2/data_mem_reg_27__74_/si (d04fyj03yd0b0)                 0.00     6.57     1.00     0.00     0.06 &   197.38 r
  data arrival time                                                                                          197.38

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.38     161.38
  clock reconvergence pessimism                                                                     0.00     161.38
  clock uncertainty                                                                                50.00     211.38
  fifo2/data_mem_reg_27__74_/clk (d04fyj03yd0b0)                                                             211.38 r
  library hold time                                                               1.00             -8.88     202.51
  data required time                                                                                         202.51
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         202.51
  data arrival time                                                                                         -197.38
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.13


  Startpoint: fifo0/data_mem_reg_8__24_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_8__22_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                169.15     169.15
  fifo0/data_mem_reg_8__24_/clk (d04fyj03yd0b0)                         25.06                       0.00     169.15 r
  fifo0/data_mem_reg_8__24_/o (d04fyj03yd0b0)                           13.22     1.00             23.15 &   192.30 r
  fifo0/data_mem_8__24_ (net)                    2     1.85 
  fifo0/cts1111/a (d04bfn11wn0a5)                               0.00    13.24     1.00     0.00     0.34 &   192.64 r
  fifo0/cts1111/o (d04bfn11wn0a5)                                        6.64     1.00             18.72 &   211.36 r
  fifo0/n5063 (net)                              1     0.62 
  fifo0/data_mem_reg_8__22_/si (d04fyj03yd0b0)                  0.00     6.64     1.00     0.00     0.06 &   211.42 r
  data arrival time                                                                                          211.42

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                175.34     175.34
  clock reconvergence pessimism                                                                     0.00     175.34
  clock uncertainty                                                                                50.00     225.34
  fifo0/data_mem_reg_8__22_/clk (d04fyj03yd0b0)                                                              225.34 r
  library hold time                                                               1.00             -8.79     216.55
  data required time                                                                                         216.55
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         216.55
  data arrival time                                                                                         -211.42
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.13


  Startpoint: fifo2/data_mem_reg_13__2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__8_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.19     158.19
  fifo2/data_mem_reg_13__2_/clk (d04fyj03yd0b0)                         23.19                       0.00     158.19 r
  fifo2/data_mem_reg_13__2_/o (d04fyj03yd0b0)                           13.04     1.00             22.98 &   181.17 r
  fifo2/data_mem_2468_ (net)                     2     1.90 
  fifo2/cts1304/a (d04bfn11wn0a5)                              -0.63    13.06     1.00    -0.10     0.30 &   181.47 r
  fifo2/cts1304/o (d04bfn11wn0a5)                                        7.56     1.00             19.41 &   200.88 r
  fifo2/n9048 (net)                              1     0.79 
  fifo2/data_mem_reg_7__8_/si (d04fyj03yd0b0)                   0.00     7.56     1.00     0.00     0.12 &   201.00 r
  data arrival time                                                                                          201.00

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                165.09     165.09
  clock reconvergence pessimism                                                                     0.00     165.09
  clock uncertainty                                                                                50.00     215.09
  fifo2/data_mem_reg_7__8_/clk (d04fyj03yd0b0)                                                               215.09 r
  library hold time                                                               1.00             -8.98     206.11
  data required time                                                                                         206.11
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         206.11
  data arrival time                                                                                         -201.00
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.12


  Startpoint: fifo0/data_mem_reg_15__26_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_13__26_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 164.70     164.70
  fifo0/data_mem_reg_15__26_/clk (d04fyj03yd0b0)                         23.33                       0.00     164.70 r
  fifo0/data_mem_reg_15__26_/o (d04fyj03yd0b0)                           12.85     1.00             22.65 &   187.35 r
  fifo0/data_mem_15__26_ (net)                    2     1.79 
  fifo0/cts1758/a (d04bfn11wn0a5)                                0.00    12.86     1.00     0.00     0.30 &   187.65 r
  fifo0/cts1758/o (d04bfn11wn0a5)                                         6.67     1.00             18.61 &   206.26 r
  fifo0/n5724 (net)                               1     0.63 
  fifo0/data_mem_reg_13__26_/si (d04fyj03yd0b0)                  0.00     6.67     1.00     0.00     0.06 &   206.33 r
  data arrival time                                                                                           206.33

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 170.24     170.24
  clock reconvergence pessimism                                                                      0.00     170.24
  clock uncertainty                                                                                 50.00     220.24
  fifo0/data_mem_reg_13__26_/clk (d04fyj03yd0b0)                                                              220.24 r
  library hold time                                                                1.00             -8.80     211.44
  data required time                                                                                          211.44
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          211.44
  data arrival time                                                                                          -206.33
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.12


  Startpoint: init_mask_in0_seed5_reg_6_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_5__31_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   150.21     150.21
  init_mask_in0_seed5_reg_6_/clk (d04fyj03yd0b0)                           19.48                       0.00     150.21 r
  init_mask_in0_seed5_reg_6_/o (d04fyj03yd0b0)                              9.16     1.00             19.21 &   169.43 r
  init_mask_in0_seed5_6 (net)                       1     1.00 
  cts2564/a (d04bfn11wn0a5)                                       -0.39     9.17     1.00    -0.06     0.15 &   169.58 r
  cts2564/o (d04bfn11wn0a5)                                                14.29     1.00             22.47 &   192.05 r
  n8432 (net)                                       2     1.83 
  init_mask_in0_mask_reg_5__31_/si (d04fyj03yd0b0)                 0.00    14.31     1.00     0.00     0.38 &   192.42 r
  data arrival time                                                                                             192.42

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   157.01     157.01
  clock reconvergence pessimism                                                                        0.00     157.01
  clock uncertainty                                                                                   50.00     207.01
  init_mask_in0_mask_reg_5__31_/clk (d04fyj03yd0b0)                                                             207.01 r
  library hold time                                                                  1.00             -9.47     197.54
  data required time                                                                                            197.54
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            197.54
  data arrival time                                                                                            -192.42
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -5.11


  Startpoint: fifo0/data_mem_reg_23__46_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_23__45_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.91     149.91
  fifo0/data_mem_reg_23__46_/clk (d04fyj03yd0b0)                         21.76                       0.00     149.91 r
  fifo0/data_mem_reg_23__46_/o (d04fyj03yd0b0)                           13.63     1.00             23.27 &   173.18 r
  fifo0/data_mem_23__46_ (net)                    2     2.05 
  fifo0/cts1914/a (d04bfn11wn0a5)                               -1.18    13.66     1.00    -0.18     0.29 &   173.47 r
  fifo0/cts1914/o (d04bfn11wn0a5)                                         7.40     1.00             19.50 &   192.96 r
  fifo0/n5886 (net)                               1     0.76 
  fifo0/data_mem_reg_23__45_/si (d04fyj03yd0b0)                 -0.58     7.40     1.00    -0.10     0.03 &   192.99 r
  data arrival time                                                                                           192.99

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.02     157.02
  clock reconvergence pessimism                                                                      0.00     157.02
  clock uncertainty                                                                                 50.00     207.02
  fifo0/data_mem_reg_23__45_/clk (d04fyj03yd0b0)                                                              207.02 r
  library hold time                                                                1.00             -8.92     198.10
  data required time                                                                                          198.10
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.10
  data arrival time                                                                                          -192.99
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.11


  Startpoint: fifo0/data_mem_reg_29__22_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_14__24_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.97     155.97
  fifo0/data_mem_reg_29__22_/clk (d04fyj03yd0b0)                         22.90                       0.00     155.97 r
  fifo0/data_mem_reg_29__22_/o (d04fyj03yd0b0)                           11.66     1.00             21.67 &   177.65 r
  fifo0/data_mem_29__22_ (net)                    2     1.52 
  fifo0/cts993/a (d04bfn11wn0a5)                                 0.00    11.66     1.00     0.00     0.16 &   177.80 r
  fifo0/cts993/o (d04bfn11wn0a5)                                          6.31     1.00             17.86 &   195.66 r
  fifo0/n4944 (net)                               1     0.56 
  fifo0/data_mem_reg_14__24_/si (d04fyj03yd0b0)                  0.00     6.31     1.00     0.00     0.05 &   195.71 r
  data arrival time                                                                                           195.71

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.65     159.65
  clock reconvergence pessimism                                                                      0.00     159.65
  clock uncertainty                                                                                 50.00     209.65
  fifo0/data_mem_reg_14__24_/clk (d04fyj03yd0b0)                                                              209.65 r
  library hold time                                                                1.00             -8.84     200.82
  data required time                                                                                          200.82
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.82
  data arrival time                                                                                          -195.71
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.11


  Startpoint: fifo2/data_mem_reg_22__111_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_13__109_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  152.89     152.89
  fifo2/data_mem_reg_22__111_/clk (d04fyj03yd0b0)                         21.18                       0.00     152.89 r
  fifo2/data_mem_reg_22__111_/o (d04fyj03yd0b0)                            8.87     1.00             21.12 &   174.01 f
  fifo2/data_mem_1344_ (net)                       2     2.38 
  fifo2/cts2874/a (d04bfn11wn0a5)                                 0.00     8.93     1.00     0.00     0.52 &   174.53 f
  fifo2/cts2874/o (d04bfn11wn0a5)                                          5.26     1.00             19.42 &   193.94 f
  fifo2/n10655 (net)                               1     0.53 
  fifo2/data_mem_reg_13__109_/si (d04fyj03yd0b0)                  0.00     5.26     1.00     0.00     0.05 &   193.99 f
  data arrival time                                                                                            193.99

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  160.87     160.87
  clock reconvergence pessimism                                                                       0.00     160.87
  clock uncertainty                                                                                  50.00     210.87
  fifo2/data_mem_reg_13__109_/clk (d04fyj03yd0b0)                                                              210.87 r
  library hold time                                                                 1.00            -11.77     199.10
  data required time                                                                                           199.10
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           199.10
  data arrival time                                                                                           -193.99
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -5.10


  Startpoint: fifo2/data_mem_reg_1__11_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_26__9_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.02     159.02
  fifo2/data_mem_reg_1__11_/clk (d04fyj03yd0b0)                         22.79                       0.00     159.02 r
  fifo2/data_mem_reg_1__11_/o (d04fyj03yd0b0)                           14.82     1.00             24.15 &   183.17 r
  fifo2/data_mem_4121_ (net)                     2     2.25 
  fifo2/cts1810/a (d04bfn11wn0a5)                               0.00    14.85     1.00     0.00     0.48 &   183.64 r
  fifo2/cts1810/o (d04bfn11wn0a5)                                        6.25     1.00             18.95 &   202.59 r
  fifo2/n9563 (net)                              1     0.54 
  fifo2/data_mem_reg_26__9_/si (d04fyj03yd0b0)                  0.00     6.25     1.00     0.00     0.04 &   202.63 r
  data arrival time                                                                                          202.63

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                166.54     166.54
  clock reconvergence pessimism                                                                     0.00     166.54
  clock uncertainty                                                                                50.00     216.54
  fifo2/data_mem_reg_26__9_/clk (d04fyj03yd0b0)                                                              216.54 r
  library hold time                                                               1.00             -8.82     207.72
  data required time                                                                                         207.72
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         207.72
  data arrival time                                                                                         -202.63
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.09


  Startpoint: fifo2/data_mem_reg_27__116_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__116_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  161.02     161.02
  fifo2/data_mem_reg_27__116_/clk (d04fyj03yd0b0)                         23.75                       0.00     161.02 r
  fifo2/data_mem_reg_27__116_/o (d04fyj03yd0b0)                           12.84     1.00             22.83 &   183.85 r
  fifo2/data_mem_664_ (net)                        2     1.83 
  fifo2/route538/a (d04bfn11wn0a5)                                0.00    12.87     1.00     0.00     0.43 &   184.28 r
  fifo2/route538/o (d04bfn11wn0a5)                                         6.50     1.00             18.48 &   202.76 r
  fifo2/n13114 (net)                               1     0.60 
  fifo2/data_mem_reg_5__116_/si (d04fyj03yd0b0)                   0.00     6.50     1.00     0.00     0.07 &   202.83 r
  data arrival time                                                                                            202.83

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  166.78     166.78
  clock reconvergence pessimism                                                                       0.00     166.78
  clock uncertainty                                                                                  50.00     216.78
  fifo2/data_mem_reg_5__116_/clk (d04fyj03yd0b0)                                                               216.78 r
  library hold time                                                                 1.00             -8.86     207.92
  data required time                                                                                           207.92
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           207.92
  data arrival time                                                                                           -202.83
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -5.09


  Startpoint: init_mask_alu0_seed1_reg_39_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed1_reg_43_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   153.90     153.90
  init_mask_alu0_seed1_reg_39_/clk (d04fyj03yd0c0)                         18.87                       0.00     153.90 r
  init_mask_alu0_seed1_reg_39_/o (d04fyj03yd0c0)                            6.73     1.00             18.69 &   172.60 r
  init_mask_alu0_seed1_39 (net)                     1     0.99 
  cts816/a (d04bfn11wn0a5)                                         0.00     6.75     1.00     0.00     0.25 &   172.85 r
  cts816/o (d04bfn11wn0a5)                                                 13.52     1.00             21.01 &   193.85 r
  n6683 (net)                                       2     1.70 
  init_mask_alu0_seed1_reg_43_/si (d04fyj03yd0c0)                  0.00    13.54     1.00     0.00     0.30 &   194.15 r
  data arrival time                                                                                             194.15

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   158.76     158.76
  clock reconvergence pessimism                                                                        0.00     158.76
  clock uncertainty                                                                                   50.00     208.76
  init_mask_alu0_seed1_reg_43_/clk (d04fyj03yd0c0)                                                              208.76 r
  library hold time                                                                  1.00             -9.53     199.23
  data required time                                                                                            199.23
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            199.23
  data arrival time                                                                                            -194.15
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -5.08


  Startpoint: fifo2/data_mem_reg_20__89_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__90_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 147.85     147.85
  fifo2/data_mem_reg_20__89_/clk (d04fyj03yd0b0)                         21.84                       0.00     147.85 r
  fifo2/data_mem_reg_20__89_/o (d04fyj03yd0b0)                           13.64     1.00             22.71 &   170.56 r
  fifo2/data_mem_1596_ (net)                      2     1.88 
  fifo2/cts2563/a (d04bfn11wn0a5)                               -1.15    13.65     1.00    -0.16     0.16 &   170.72 r
  fifo2/cts2563/o (d04bfn11wn0a5)                                         6.48     1.00             18.74 &   189.46 r
  fifo2/n10335 (net)                              1     0.59 
  fifo2/data_mem_reg_20__90_/si (d04fyj03yd0b0)                  0.00     6.49     1.00     0.00     0.06 &   189.52 r
  data arrival time                                                                                           189.52

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.42     153.42
  clock reconvergence pessimism                                                                      0.00     153.42
  clock uncertainty                                                                                 50.00     203.42
  fifo2/data_mem_reg_20__90_/clk (d04fyj03yd0b0)                                                              203.42 r
  library hold time                                                                1.00             -8.82     194.60
  data required time                                                                                          194.60
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          194.60
  data arrival time                                                                                          -189.52
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.08


  Startpoint: fifo2/data_mem_reg_24__3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__9_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.38     162.38
  fifo2/data_mem_reg_24__3_/clk (d04fyj03yd0c0)                         23.92                       0.00     162.38 r
  fifo2/data_mem_reg_24__3_/o (d04fyj03yd0c0)                            9.09     1.00             21.60 &   183.99 r
  fifo2/data_mem_962_ (net)                      2     2.00 
  fifo2/cts699/a (d04bfn11wn0a5)                                0.00     9.11     1.00     0.00     0.31 &   184.30 r
  fifo2/cts699/o (d04bfn11wn0a5)                                         7.10     1.00             17.60 &   201.89 r
  fifo2/n8429 (net)                              1     0.72 
  fifo2/data_mem_reg_21__9_/si (d04fyj03yd0c0)                  0.00     7.10     1.00     0.00     0.12 &   202.01 r
  data arrival time                                                                                          202.01

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                165.95     165.95
  clock reconvergence pessimism                                                                     0.00     165.95
  clock uncertainty                                                                                50.00     215.95
  fifo2/data_mem_reg_21__9_/clk (d04fyj03yd0c0)                                                              215.95 r
  library hold time                                                               1.00             -8.87     207.08
  data required time                                                                                         207.08
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         207.08
  data arrival time                                                                                         -202.01
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.07


  Startpoint: fifo2/data_mem_reg_8__50_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_1__51_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.23     159.23
  fifo2/data_mem_reg_8__50_/clk (d04fyj03yd0b0)                         24.12                       0.00     159.23 r
  fifo2/data_mem_reg_8__50_/o (d04fyj03yd0b0)                           12.35     1.00             22.36 &   181.59 r
  fifo2/data_mem_3201_ (net)                     2     1.66 
  fifo2/cts1219/a (d04bfn11wn0a5)                              -0.57    12.36     1.00    -0.07     0.17 &   181.76 r
  fifo2/cts1219/o (d04bfn11wn0a5)                                        6.26     1.00             18.07 &   199.83 r
  fifo2/n8960 (net)                              1     0.55 
  fifo2/data_mem_reg_1__51_/si (d04fyj03yd0b0)                  0.00     6.26     1.00     0.00     0.05 &   199.88 r
  data arrival time                                                                                          199.88

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                163.70     163.70
  clock reconvergence pessimism                                                                     0.00     163.70
  clock uncertainty                                                                                50.00     213.70
  fifo2/data_mem_reg_1__51_/clk (d04fyj03yd0b0)                                                              213.70 r
  library hold time                                                               1.00             -8.77     204.94
  data required time                                                                                         204.94
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         204.94
  data arrival time                                                                                         -199.88
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.06


  Startpoint: fifo2/data_mem_reg_27__22_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_22_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 147.72     147.72
  fifo2/data_mem_reg_27__22_/clk (d04fyj03yd0b0)                         21.51                       0.00     147.72 r
  fifo2/data_mem_reg_27__22_/o (d04fyj03yd0b0)                           12.58     1.00             22.24 &   169.96 r
  fifo2/data_mem_570_ (net)                       2     1.75 
  fifo2/U966/d (d04can03yn0a5)                                  -0.98    12.59     1.00    -0.11     0.10 &   170.06 r
  fifo2/U966/o1 (d04can03yn0a5)                                           7.07     1.00              6.24 &   176.30 f
  fifo2/n334 (net)                                1     0.75 
  fifo2/U968/c (d04nan04yn0b5)                                  -0.11     7.08     1.00    -0.01     0.12 &   176.42 f
  fifo2/U968/o1 (d04nan04yn0b5)                                          10.43     1.00             12.00 &   188.42 r
  fifo2/n342 (net)                                1     1.38 
  fifo2/U974/a (d04non02yn0d0)                                   0.00    10.47     1.00     0.00     0.48 &   188.90 r
  fifo2/U974/o1 (d04non02yn0d0)                                           6.79     1.00              4.94 &   193.84 f
  fifo2/n353 (net)                                1     3.50 
  fifo2/U985/a (d04nan03nd0e0)                                  -0.12     8.90     1.00    -0.02     3.08 &   196.92 f
  fifo2/U985/o1 (d04nan03nd0e0)                                           8.58     1.00              8.24 &   205.16 r
  fifo2/N143 (net)                                1     4.21 
  fifo2/data_rd_reg_22_/d (d04fyj03yd0c0)                       -1.82    10.22     1.00    -1.31     2.67 &   207.82 r
  data arrival time                                                                                           207.82

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.17     161.17
  clock reconvergence pessimism                                                                      0.00     161.17
  clock uncertainty                                                                                 50.00     211.17
  fifo2/data_rd_reg_22_/clk (d04fyj03yd0c0)                                                                   211.17 r
  library hold time                                                                1.00              1.71     212.87
  data required time                                                                                          212.87
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          212.87
  data arrival time                                                                                          -207.82
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.05


  Startpoint: fifo2/data_mem_reg_13__106_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_30__106_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  152.98     152.98
  fifo2/data_mem_reg_13__106_/clk (d04fyj03yd0b0)                         24.55                       0.00     152.98 r
  fifo2/data_mem_reg_13__106_/o (d04fyj03yd0b0)                            8.69     1.00             21.42 &   174.40 f
  fifo2/data_mem_2572_ (net)                       2     2.25 
  fifo2/cts4429/a (d04bfn11wn0a5)                                -0.16     8.73     1.00    -0.02     0.43 &   174.83 f
  fifo2/cts4429/o (d04bfn11wn0a5)                                          5.54     1.00             19.67 &   194.50 f
  fifo2/n12256 (net)                               1     0.62 
  fifo2/data_mem_reg_30__106_/si (d04fyj03yd0b0)                  0.00     5.55     1.00     0.00     0.07 &   194.57 f
  data arrival time                                                                                            194.57

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  161.28     161.28
  clock reconvergence pessimism                                                                       0.00     161.28
  clock uncertainty                                                                                  50.00     211.28
  fifo2/data_mem_reg_30__106_/clk (d04fyj03yd0b0)                                                              211.28 r
  library hold time                                                                 1.00            -11.66     199.62
  data required time                                                                                           199.62
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           199.62
  data arrival time                                                                                           -194.57
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -5.05


  Startpoint: init_mask_alu0_seed3_reg_130_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_143_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    153.57     153.57
  init_mask_alu0_seed3_reg_130_/clk (d04fyj03yd0b0)                         19.54                       0.00     153.57 r
  init_mask_alu0_seed3_reg_130_/o (d04fyj03yd0b0)                            9.34     1.00             19.37 &   172.94 r
  init_mask_alu0_seed3_130 (net)                     1     1.04 
  cts459/a (d04bfn11wn0a5)                                          0.00     9.35     1.00     0.00     0.16 &   173.10 r
  cts459/o (d04bfn11wn0a5)                                                  11.87     1.00             20.75 &   193.85 r
  n6326 (net)                                        2     1.40 
  init_mask_alu0_seed3_reg_143_/si (d04fyj03yd0b0)                  0.00    11.88     1.00     0.00     0.21 &   194.06 r
  data arrival time                                                                                              194.06

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    158.34     158.34
  clock reconvergence pessimism                                                                         0.00     158.34
  clock uncertainty                                                                                    50.00     208.34
  init_mask_alu0_seed3_reg_143_/clk (d04fyj03yd0b0)                                                              208.34 r
  library hold time                                                                   1.00             -9.24     199.10
  data required time                                                                                             199.10
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             199.10
  data arrival time                                                                                             -194.06
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -5.05


  Startpoint: fifo2/data_mem_reg_31__79_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_79_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 146.15     146.15
  fifo2/data_mem_reg_31__79_/clk (d04fky00yd0e0)                         22.42                       0.00     146.15 r
  fifo2/data_mem_reg_31__79_/o (d04fky00yd0e0)                            3.94     1.00             20.91 &   167.06 r
  fifo2/data_mem_79_ (net)                        2     2.01 
  fifo2/U3826/d (d04can03yn0d0)                                  0.00     4.01     1.00     0.00     0.36 &   167.42 r
  fifo2/U3826/o1 (d04can03yn0d0)                                          3.62     1.00              4.12 &   171.54 f
  fifo2/n2601 (net)                               1     1.37 
  fifo2/U3829/b (d04nan04yn0b5)                                 -0.06     3.70     1.00    -0.01     0.38 &   171.92 f
  fifo2/U3829/o1 (d04nan04yn0b5)                                         11.60     1.00             11.52 &   183.44 r
  fifo2/n26031 (net)                              1     1.95 
  fifo2/U3830/b (d04non02ld0f0)                                  0.00    11.60     1.00     0.00     0.17 &   183.61 r
  fifo2/U3830/o1 (d04non02ld0f0)                                          6.19     1.00              7.83 &   191.44 f
  fifo2/n2616 (net)                               1     3.78 
  fifo2/U3842/a (d04nan02yn0b6)                                  0.00     7.95     1.00     0.00     3.31 &   194.74 f
  fifo2/U3842/o1 (d04nan02yn0b6)                                         16.52     1.00              9.49 &   204.23 r
  fifo2/N86 (net)                                 1     4.71 
  fifo2/data_rd_reg_79_/d (d04fyj03yd0c0)                       -6.93    20.63     1.00    -4.17     3.79 &   208.02 r
  data arrival time                                                                                           208.02

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.41     161.41
  clock reconvergence pessimism                                                                      0.00     161.41
  clock uncertainty                                                                                 50.00     211.41
  fifo2/data_rd_reg_79_/clk (d04fyj03yd0c0)                                                                   211.41 r
  library hold time                                                                1.00              1.66     213.07
  data required time                                                                                          213.07
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          213.07
  data arrival time                                                                                          -208.02
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.04


  Startpoint: init_mask_alu0_seed6_reg_114_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_6__107_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    144.17     144.17
  init_mask_alu0_seed6_reg_114_/clk (d04fyj03yd0b0)                         18.91                       0.00     144.17 r
  init_mask_alu0_seed6_reg_114_/o (d04fyj03yd0b0)                            5.05     1.00             16.72 &   160.89 f
  init_mask_alu0_seed6[114] (net)                    1     0.63 
  cts748/a (d04bfn13wn0b0)                                         -0.03     5.05     1.00    -0.01     0.10 &   160.99 f
  cts748/o (d04bfn13wn0b0)                                                   6.08     1.00             45.21 &   206.20 f
  n6615 (net)                                        2     1.22 
  init_mask_alu0_mask_reg_6__107_/d (d04fyj03yd0c0)                 0.00     6.09     1.00     0.00     0.19 &   206.39 f
  data arrival time                                                                                              206.39

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    163.40     163.40
  clock reconvergence pessimism                                                                         0.00     163.40
  clock uncertainty                                                                                    50.00     213.40
  init_mask_alu0_mask_reg_6__107_/clk (d04fyj03yd0c0)                                                            213.40 r
  library hold time                                                                   1.00             -1.97     211.43
  data required time                                                                                             211.43
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             211.43
  data arrival time                                                                                             -206.39
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -5.04


  Startpoint: fifo0/data_mem_reg_29__53_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_29__51_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.85     157.85
  fifo0/data_mem_reg_29__53_/clk (d04fyj03yd0b0)                         24.69                       0.00     157.85 r
  fifo0/data_mem_reg_29__53_/o (d04fyj03yd0b0)                           12.74     1.00             22.76 &   180.60 r
  fifo0/data_mem_29__53_ (net)                    2     1.76 
  fifo0/cts1867/a (d04bfn11wn0a5)                                0.00    12.76     1.00     0.00     0.35 &   180.95 r
  fifo0/cts1867/o (d04bfn11wn0a5)                                         6.21     1.00             18.16 &   199.11 r
  fifo0/n5838 (net)                               1     0.54 
  fifo0/data_mem_reg_29__51_/si (d04fyj03yd0b0)                  0.00     6.21     1.00     0.00     0.04 &   199.15 r
  data arrival time                                                                                           199.15

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.97     162.97
  clock reconvergence pessimism                                                                      0.00     162.97
  clock uncertainty                                                                                 50.00     212.97
  fifo0/data_mem_reg_29__51_/clk (d04fyj03yd0b0)                                                              212.97 r
  library hold time                                                                1.00             -8.77     204.19
  data required time                                                                                          204.19
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          204.19
  data arrival time                                                                                          -199.15
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.04


  Startpoint: fifo0/data_mem_reg_23__71_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_71_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 148.80     148.80
  fifo0/data_mem_reg_23__71_/clk (d04fyj03yd0b0)                         20.71                       0.00     148.80 r
  fifo0/data_mem_reg_23__71_/o (d04fyj03yd0b0)                           11.45     1.00             21.25 &   170.05 r
  fifo0/data_mem_23__71_ (net)                    2     1.51 
  fifo0/U997/b (d04can03nn0a5)                                   0.00    11.46     1.00     0.00     0.20 &   170.25 r
  fifo0/U997/o1 (d04can03nn0a5)                                           7.89     1.00              9.10 &   179.35 f
  fifo0/n332 (net)                                1     0.82 
  fifo0/U999/c (d04nan04nd0b7)                                   0.00     7.89     1.00     0.00     0.12 &   179.46 f
  fifo0/U999/o1 (d04nan04nd0b7)                                           5.52     1.00              7.95 &   187.41 r
  fifo0/n3401 (net)                               1     0.75 
  fifo0/U1005/a (d04non02yn0b7)                                 -0.08     5.52     1.00    -0.01     0.06 &   187.47 r
  fifo0/U1005/o1 (d04non02yn0b7)                                          3.83     1.00              4.20 &   191.68 f
  fifo0/n341 (net)                                1     1.00 
  fifo0/U1006/b (d04nan02yd0c0)                                  0.00     3.84     1.00     0.00     0.10 &   191.77 f
  fifo0/U1006/o1 (d04nan02yd0c0)                                         24.00     1.00             14.29 &   206.06 r
  fifo0/N290 (net)                                1     6.87 
  fifo0/data_rd_reg_71_/d (d04fyj03yd0c0)                       -3.25    28.88     1.00    -1.36    10.03 &   216.09 r
  data arrival time                                                                                           216.09

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 169.55     169.55
  clock reconvergence pessimism                                                                      0.00     169.55
  clock uncertainty                                                                                 50.00     219.55
  fifo0/data_rd_reg_71_/clk (d04fyj03yd0c0)                                                                   219.55 r
  library hold time                                                                1.00              1.57     221.12
  data required time                                                                                          221.12
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          221.12
  data arrival time                                                                                          -216.09
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.03


  Startpoint: init_mask_alu0_seed4_reg_79_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_4__72_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   155.82     155.82
  init_mask_alu0_seed4_reg_79_/clk (d04fyj03ld0b0)                         22.92                       0.00     155.82 r
  init_mask_alu0_seed4_reg_79_/o (d04fyj03ld0b0)                           17.10     1.00             29.99 &   185.81 r
  init_mask_alu0_seed4[79] (net)                    2     1.73 
  route1054/a (d04bfn11wn0a5)                                      0.00    17.11     1.00     0.00     0.29 &   186.10 r
  route1054/o (d04bfn11wn0a5)                                               6.00     1.00             19.03 &   205.13 r
  n10928 (net)                                      1     0.47 
  init_mask_alu0_mask_reg_4__72_/d (d04fyj03ld0c0)                 0.00     6.00     1.00     0.00     0.01 &   205.14 r
  data arrival time                                                                                             205.14

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   156.23     156.23
  clock reconvergence pessimism                                                                        0.00     156.23
  clock uncertainty                                                                                   50.00     206.23
  init_mask_alu0_mask_reg_4__72_/clk (d04fyj03ld0c0)                                                            206.23 r
  library hold time                                                                  1.00              3.94     210.16
  data required time                                                                                            210.16
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            210.16
  data arrival time                                                                                            -205.14
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -5.02


  Startpoint: fifo1/data_mem_reg_24__1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                170.95     170.95
  fifo1/data_mem_reg_24__1_/clk (d04fyj03yd0b0)                         24.11                       0.00     170.95 r
  fifo1/data_mem_reg_24__1_/o (d04fyj03yd0b0)                            9.87     1.00             20.81 &   191.76 r
  fifo1/data_mem_505_ (net)                      2     1.22 
  fifo1/data_mem_reg_5__0_/si (d04fyj03yd0b0)                   0.00     9.88     1.00     0.00     0.18 &   191.95 r
  data arrival time                                                                                          191.95

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                156.05     156.05
  clock reconvergence pessimism                                                                     0.00     156.05
  clock uncertainty                                                                                50.00     206.05
  fifo1/data_mem_reg_5__0_/clk (d04fyj03yd0b0)                                                               206.05 r
  library hold time                                                               1.00             -9.08     196.96
  data required time                                                                                         196.96
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         196.96
  data arrival time                                                                                         -191.95
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.02


  Startpoint: fifo0/data_mem_reg_2__40_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_20__39_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.72     158.72
  fifo0/data_mem_reg_2__40_/clk (d04fyj03yd0b0)                         28.53                       0.00     158.72 r
  fifo0/data_mem_reg_2__40_/o (d04fyj03yd0b0)                           11.85     1.00             22.55 &   181.27 r
  fifo0/data_mem_2__40_ (net)                    2     1.53 
  fifo0/cts268/a (d04bfn11wn0a5)                                0.00    11.86     1.00     0.00     0.24 &   181.51 r
  fifo0/cts268/o (d04bfn11wn0a5)                                         6.35     1.00             17.97 &   199.48 r
  fifo0/n4196 (net)                              1     0.57 
  fifo0/data_mem_reg_20__39_/si (d04fyj03yd0c0)                 0.00     6.35     1.00     0.00     0.05 &   199.53 r
  data arrival time                                                                                          199.53

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                163.24     163.24
  clock reconvergence pessimism                                                                     0.00     163.24
  clock uncertainty                                                                                50.00     213.24
  fifo0/data_mem_reg_20__39_/clk (d04fyj03yd0c0)                                                             213.24 r
  library hold time                                                               1.00             -8.70     204.54
  data required time                                                                                         204.54
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         204.54
  data arrival time                                                                                         -199.53
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.01


  Startpoint: fifo2/data_mem_reg_30__98_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_98_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.78     151.78
  fifo2/data_mem_reg_30__98_/clk (d04fyj03yd0b0)                         25.55                       0.00     151.78 r
  fifo2/data_mem_reg_30__98_/o (d04fyj03yd0b0)                           14.43     1.00             24.04 &   175.82 r
  fifo2/data_mem_235_ (net)                       2     2.08 
  fifo2/U2579/d (d04can03yn0d0)                                  0.00    14.44     1.00     0.00     0.28 &   176.10 r
  fifo2/U2579/o1 (d04can03yn0d0)                                          4.76     1.00              3.83 &   179.92 f
  fifo2/n1308 (net)                               1     0.88 
  fifo2/post_place306/a (d04nan03yn0d0)                         -0.26     4.77     1.00    -0.06     0.03 &   179.96 f
  fifo2/post_place306/o1 (d04nan03yn0d0)                                  6.13     1.00              6.56 &   186.52 r
  fifo2/n1311 (net)                               1     2.25 
  fifo2/U2582/b (d04non02yn0f0)                                  0.00     6.18     1.00     0.00     0.41 &   186.92 r
  fifo2/U2582/o1 (d04non02yn0f0)                                          5.99     1.00              5.66 &   192.59 f
  fifo2/n1324 (net)                               1     4.89 
  fifo2/U2594/a (d04nan02yn0b5)                                 -0.85     8.64     1.00    -0.60     3.73 &   196.32 f
  fifo2/U2594/o1 (d04nan02yn0b5)                                         25.34     1.00             18.30 &   214.62 r
  fifo2/N671 (net)                                1     5.02 
  fifo2/data_rd_reg_98_/d (d04fyj03yd0g0)                      -12.99    26.29     1.00    -9.10    -3.81 &   210.81 r
  data arrival time                                                                                           210.81

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.64     163.64
  clock reconvergence pessimism                                                                      0.00     163.64
  clock uncertainty                                                                                 50.00     213.64
  fifo2/data_rd_reg_98_/clk (d04fyj03yd0g0)                                                                   213.64 r
  library hold time                                                                1.00              2.18     215.82
  data required time                                                                                          215.82
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          215.82
  data arrival time                                                                                          -210.81
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.01


  Startpoint: fifo2/data_mem_reg_30__27_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_27_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.66     153.66
  fifo2/data_mem_reg_30__27_/clk (d04fyj03yd0b0)                         20.85                       0.00     153.66 r
  fifo2/data_mem_reg_30__27_/o (d04fyj03yd0b0)                           11.09     1.00             20.89 &   174.55 r
  fifo2/data_mem_164_ (net)                       2     1.40 
  fifo2/U1045/d (d04can03nn0a5)                                  0.00    11.09     1.00     0.00     0.17 &   174.73 r
  fifo2/U1045/o1 (d04can03nn0a5)                                          9.33     1.00              8.82 &   183.54 f
  fifo2/n407 (net)                                1     1.11 
  fifo2/place1251/c (d04ann04yd0c5)                             -1.90     9.34     1.00    -1.59    -1.34 &   182.21 f
  fifo2/place1251/o (d04ann04yd0c5)                                       7.31     1.00             13.44 &   195.65 f
  fifo2/n4607 (net)                               1     4.52 
  fifo2/U1054/b (d04nan03yd0e0)                                 -0.90     8.89     1.00    -0.14     2.88 &   198.53 f
  fifo2/U1054/o1 (d04nan03yd0e0)                                          6.75     1.00              7.81 &   206.34 r
  fifo2/N138 (net)                                1     3.62 
  fifo2/data_rd_reg_27_/d (d04fyj03yd0g0)                       -0.98     8.11     1.00    -0.68     2.38 &   208.72 r
  data arrival time                                                                                           208.72

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.09     161.09
  clock reconvergence pessimism                                                                      0.00     161.09
  clock uncertainty                                                                                 50.00     211.09
  fifo2/data_rd_reg_27_/clk (d04fyj03yd0g0)                                                                   211.09 r
  library hold time                                                                1.00              2.64     213.73
  data required time                                                                                          213.73
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          213.73
  data arrival time                                                                                          -208.72
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.01


  Startpoint: fifo0/data_mem_reg_25__8_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_8_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                150.84     150.84
  fifo0/data_mem_reg_25__8_/clk (d04fyj03yd0b0)                         23.16                       0.00     150.84 r
  fifo0/data_mem_reg_25__8_/o (d04fyj03yd0b0)                           11.47     1.00             21.57 &   172.41 r
  fifo0/data_mem_25__8_ (net)                    2     1.48 
  fifo0/U1711/d (d04can03nn0a5)                                 0.00    11.48     1.00     0.00     0.20 &   172.61 r
  fifo0/U1711/o1 (d04can03nn0a5)                                         7.97     1.00              7.77 &   180.38 f
  fifo0/n961 (net)                               1     0.85 
  fifo0/U1715/a (d04nan04yd0b7)                                -0.12     7.97     1.00    -0.02     0.14 &   180.52 f
  fifo0/U1715/o1 (d04nan04yd0b7)                                         6.94     1.00              8.01 &   188.54 r
  fifo0/n967 (net)                               1     1.50 
  fifo0/U1721/a (d04non02yn0b5)                                -0.67     7.00     1.00    -0.32     0.13 &   188.67 r
  fifo0/U1721/o1 (d04non02yn0b5)                                         5.36     1.00              5.71 &   194.39 f
  fifo0/n968 (net)                               1     1.09 
  fifo0/U1722/b (d04nan02yn0c0)                                 0.00     5.37     1.00     0.00     0.12 &   194.51 f
  fifo0/U1722/o1 (d04nan02yn0c0)                                        10.44     1.00              8.85 &   203.36 r
  fifo0/N92 (net)                                1     4.20 
  fifo0/data_rd_reg_8_/d (d04fyj03yd0c0)                       -0.78    11.90     1.00    -0.36     3.68 &   207.04 r
  data arrival time                                                                                          207.04

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.28     160.28
  clock reconvergence pessimism                                                                     0.00     160.28
  clock uncertainty                                                                                50.00     210.28
  fifo0/data_rd_reg_8_/clk (d04fyj03yd0c0)                                                                   210.28 r
  library hold time                                                               1.00              1.76     212.04
  data required time                                                                                         212.04
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         212.04
  data arrival time                                                                                         -207.04
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -5.00


  Startpoint: fifo0/data_mem_reg_27__24_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_6__27_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 164.00     164.00
  fifo0/data_mem_reg_27__24_/clk (d04fyj03yd0b0)                         32.74                       0.00     164.00 r
  fifo0/data_mem_reg_27__24_/o (d04fyj03yd0b0)                            8.49     1.00             21.87 &   185.88 f
  fifo0/data_mem_27__24_ (net)                    2     2.09 
  fifo0/cts630/a (d04bfn11wn0a5)                                 0.00     8.53     1.00     0.00     0.38 &   186.26 f
  fifo0/cts630/o (d04bfn11wn0a5)                                          5.04     1.00             18.95 &   205.21 f
  fifo0/n4569 (net)                               1     0.47 
  fifo0/data_mem_reg_6__27_/si (d04fyj03yd0b0)                   0.00     5.05     1.00     0.00     0.04 &   205.24 f
  data arrival time                                                                                           205.24

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 171.88     171.88
  clock reconvergence pessimism                                                                      0.00     171.88
  clock uncertainty                                                                                 50.00     221.88
  fifo0/data_mem_reg_6__27_/clk (d04fyj03yd0b0)                                                               221.88 r
  library hold time                                                                1.00            -11.64     210.24
  data required time                                                                                          210.24
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          210.24
  data arrival time                                                                                          -205.24
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -5.00


  Startpoint: init_mask_in0_seed4_reg_58_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_5__28_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   152.07     152.07
  init_mask_in0_seed4_reg_58_/clk (d04fyj03yd0b0)                          23.27                       0.00     152.07 r
  init_mask_in0_seed4_reg_58_/o (d04fyj03yd0b0)                            10.24     1.00             20.69 &   172.76 r
  init_mask_in0_seed4[58] (net)                     1     1.24 
  cts1590/a (d04bfn11wn0a5)                                        0.00    10.26     1.00     0.00     0.30 &   173.06 r
  cts1590/o (d04bfn11wn0a5)                                                12.18     1.00             21.32 &   194.39 r
  n7458 (net)                                       2     1.45 
  init_mask_in0_mask_reg_5__28_/si (d04fyj03yd0b0)                 0.00    12.19     1.00     0.00     0.19 &   194.58 r
  data arrival time                                                                                             194.58

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   158.88     158.88
  clock reconvergence pessimism                                                                        0.00     158.88
  clock uncertainty                                                                                   50.00     208.88
  init_mask_in0_mask_reg_5__28_/clk (d04fyj03yd0b0)                                                             208.88 r
  library hold time                                                                  1.00             -9.31     199.57
  data required time                                                                                            199.57
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            199.57
  data arrival time                                                                                            -194.58
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -4.99


  Startpoint: init_mask_alu0_mask_reg_6__9_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_6__10_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    146.22     146.22
  init_mask_alu0_mask_reg_6__9_/clk (d04fyj03nd0b0)                         19.00                       0.00     146.22 r
  init_mask_alu0_mask_reg_6__9_/o (d04fyj03nd0b0)                           18.25     1.00             27.32 &   173.54 f
  mask_alu[137] (net)                                3     5.57 
  init_mask_alu0_mask_reg_6__10_/si (d04fyj03ld0c0)                -1.01    20.50     1.00    -0.12     1.92 &   175.46 f
  data arrival time                                                                                              175.46

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    152.40     152.40
  clock reconvergence pessimism                                                                         0.00     152.40
  clock uncertainty                                                                                    50.00     202.40
  init_mask_alu0_mask_reg_6__10_/clk (d04fyj03ld0c0)                                                             202.40 r
  library hold time                                                                   1.00            -21.94     180.45
  data required time                                                                                             180.45
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             180.45
  data arrival time                                                                                             -175.46
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.99


  Startpoint: init_mask_in0_seed3_reg_15_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed3_reg_63_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  153.22     153.22
  init_mask_in0_seed3_reg_15_/clk (d04fyj03yd0b0)                         22.28                       0.00     153.22 r
  init_mask_in0_seed3_reg_15_/o (d04fyj03yd0b0)                            9.46     1.00             19.89 &   173.12 r
  n2348 (net)                                      1     1.06 
  cts2026/a (d04bfn11wn0a5)                                       0.00     9.48     1.00     0.00     0.28 &   173.39 r
  cts2026/o (d04bfn11wn0a5)                                                6.41     1.00             17.16 &   190.56 r
  n7894 (net)                                      1     0.59 
  init_mask_in0_seed3_reg_63_/si (d04fyj03yd0b0)                  0.00     6.41     1.00     0.00     0.05 &   190.61 r
  data arrival time                                                                                            190.61

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  154.38     154.38
  clock reconvergence pessimism                                                                       0.00     154.38
  clock uncertainty                                                                                  50.00     204.38
  init_mask_in0_seed3_reg_63_/clk (d04fyj03yd0b0)                                                              204.38 r
  library hold time                                                                 1.00             -8.79     195.60
  data required time                                                                                           195.60
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           195.60
  data arrival time                                                                                           -190.61
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.99


  Startpoint: fifo0/data_mem_reg_2__34_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_34_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.11     153.11
  fifo0/data_mem_reg_2__34_/clk (d04fyj03yd0b0)                         26.10                       0.00     153.11 r
  fifo0/data_mem_reg_2__34_/o (d04fyj03yd0b0)                           11.47     1.00             21.97 &   175.08 r
  fifo0/data_mem_2__34_ (net)                    2     1.46 
  fifo0/U1457/d (d04can03ln0a5)                                 0.00    11.48     1.00     0.00     0.21 &   175.29 r
  fifo0/U1457/o1 (d04can03ln0a5)                                         9.76     1.00             10.04 &   185.33 f
  fifo0/n718 (net)                               1     1.06 
  fifo0/U1460/b (d04nan04nd0b7)                                -0.48     9.78     1.00    -0.06     0.19 &   185.52 f
  fifo0/U1460/o1 (d04nan04nd0b7)                                         6.31     1.00              9.08 &   194.60 r
  fifo0/n725 (net)                               1     0.73 
  fifo0/U1466/a (d04non02yn0b5)                                -0.32     6.31     1.00    -0.04     0.08 &   194.68 r
  fifo0/U1466/o1 (d04non02yn0b5)                                         5.33     1.00              5.67 &   200.34 f
  fifo0/n726 (net)                               1     1.13 
  fifo0/U1467/a (d04nan02yn0c0)                                -0.28     5.35     1.00    -0.04     0.23 &   200.57 f
  fifo0/U1467/o1 (d04nan02yn0c0)                                         8.62     1.00              7.41 &   207.98 r
  fifo0/N66 (net)                                1     3.28 
  fifo0/data_rd_reg_34_/d (d04fyj03yd0b0)                      -1.64     8.98     1.00    -1.26     0.56 &   208.54 r
  data arrival time                                                                                          208.54

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.90     160.90
  clock reconvergence pessimism                                                                     0.00     160.90
  clock uncertainty                                                                                50.00     210.90
  fifo0/data_rd_reg_34_/clk (d04fyj03yd0b0)                                                                  210.90 r
  library hold time                                                               1.00              2.63     213.53
  data required time                                                                                         213.53
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         213.53
  data arrival time                                                                                         -208.54
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.99


  Startpoint: fifo0/data_mem_reg_29__26_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_14__26_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.82     157.82
  fifo0/data_mem_reg_29__26_/clk (d04fyj03yd0b0)                         23.30                       0.00     157.82 r
  fifo0/data_mem_reg_29__26_/o (d04fyj03yd0b0)                           11.09     1.00             21.26 &   179.08 r
  fifo0/data_mem_29__26_ (net)                    2     1.38 
  fifo0/cts1492/a (d04bfn11wn0a5)                                0.00    11.10     1.00     0.00     0.12 &   179.20 r
  fifo0/cts1492/o (d04bfn11wn0a5)                                         7.36     1.00             18.53 &   197.73 r
  fifo0/n5455 (net)                               1     0.76 
  fifo0/data_mem_reg_14__26_/si (d04fyj03yd0b0)                 -0.40     7.36     1.00    -0.05     0.09 &   197.83 r
  data arrival time                                                                                           197.83

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.74     161.74
  clock reconvergence pessimism                                                                      0.00     161.74
  clock uncertainty                                                                                 50.00     211.74
  fifo0/data_mem_reg_14__26_/clk (d04fyj03yd0b0)                                                              211.74 r
  library hold time                                                                1.00             -8.93     202.81
  data required time                                                                                          202.81
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.81
  data arrival time                                                                                          -197.83
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.98


  Startpoint: fifo2/data_mem_reg_8__51_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_50_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.94     158.94
  fifo2/data_mem_reg_8__51_/clk (d04fyj03yd0b0)                         24.08                       0.00     158.94 r
  fifo2/data_mem_reg_8__51_/o (d04fyj03yd0b0)                           13.57     1.00             23.42 &   182.37 r
  fifo2/data_mem_3202_ (net)                     2     1.97 
  fifo2/route1199/a (d04bfn11wn0a5)                             0.00    13.58     1.00     0.00     0.30 &   182.67 r
  fifo2/route1199/o (d04bfn11wn0a5)                                      7.47     1.00             19.52 &   202.19 r
  fifo2/n13790 (net)                             1     0.77 
  fifo2/data_rd_reg_50_/si (d04fyj03yd0c0)                      0.00     7.48     1.00     0.00     0.10 &   202.30 r
  data arrival time                                                                                          202.30

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                166.11     166.11
  clock reconvergence pessimism                                                                     0.00     166.11
  clock uncertainty                                                                                50.00     216.11
  fifo2/data_rd_reg_50_/clk (d04fyj03yd0c0)                                                                  216.11 r
  library hold time                                                               1.00             -8.83     207.28
  data required time                                                                                         207.28
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         207.28
  data arrival time                                                                                         -202.30
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.98


  Startpoint: fifo2/data_mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_10__0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.12     164.12
  fifo2/data_mem_reg_3__1_/clk (d04fyj03yd0b0)                         25.31                       0.00     164.12 r
  fifo2/data_mem_reg_3__1_/o (d04fyj03yd0b0)                           12.18     1.00             22.34 &   186.46 r
  fifo2/data_mem_3837_ (net)                    2     1.60 
  fifo2/cts1081/a (d04bfn11wn0a5)                              0.00    12.18     1.00     0.00     0.20 &   186.66 r
  fifo2/cts1081/o (d04bfn11wn0a5)                                       6.25     1.00             17.99 &   204.65 r
  fifo2/n8819 (net)                             1     0.55 
  fifo2/data_mem_reg_10__0_/si (d04fyj03yd0b0)                 0.00     6.25     1.00     0.00     0.04 &   204.69 r
  data arrival time                                                                                         204.69

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               168.45     168.45
  clock reconvergence pessimism                                                                    0.00     168.45
  clock uncertainty                                                                               50.00     218.45
  fifo2/data_mem_reg_10__0_/clk (d04fyj03yd0b0)                                                             218.45 r
  library hold time                                                              1.00             -8.78     209.67
  data required time                                                                                        209.67
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        209.67
  data arrival time                                                                                        -204.69
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -4.98


  Startpoint: fifo2/data_mem_reg_6__12_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_13__115_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.09     157.09
  fifo2/data_mem_reg_6__12_/clk (d04fyj03yd0b0)                          22.44                       0.00     157.09 r
  fifo2/data_mem_reg_6__12_/o (d04fyj03yd0b0)                            11.71     1.00             21.66 &   178.75 r
  fifo2/data_mem_3437_ (net)                      2     1.55 
  fifo2/cts2579/a (d04bfn11wn0a5)                                0.00    11.72     1.00     0.00     0.26 &   179.02 r
  fifo2/cts2579/o (d04bfn11wn0a5)                                         6.37     1.00             17.94 &   196.96 r
  fifo2/n10351 (net)                              1     0.58 
  fifo2/data_mem_reg_13__115_/si (d04fyj03yd0b0)                 0.00     6.37     1.00     0.00     0.05 &   197.01 r
  data arrival time                                                                                           197.01

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.76     160.76
  clock reconvergence pessimism                                                                      0.00     160.76
  clock uncertainty                                                                                 50.00     210.76
  fifo2/data_mem_reg_13__115_/clk (d04fyj03yd0b0)                                                             210.76 r
  library hold time                                                                1.00             -8.77     201.99
  data required time                                                                                          201.99
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.99
  data arrival time                                                                                          -197.01
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.98


  Startpoint: fifo0/data_mem_reg_12__65_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_8__62_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.43     152.43
  fifo0/data_mem_reg_12__65_/clk (d04fyj03yd0b0)                         23.11                       0.00     152.43 r
  fifo0/data_mem_reg_12__65_/o (d04fyj03yd0b0)                           10.91     1.00             21.15 &   173.58 r
  fifo0/data_mem_12__65_ (net)                    2     1.36 
  fifo0/cts72/a (d04bfn11wn0a5)                                  0.00    10.92     1.00     0.00     0.12 &   173.71 r
  fifo0/cts72/o (d04bfn11wn0a5)                                           8.41     1.00             19.33 &   193.03 r
  fifo0/n4003 (net)                               1     0.96 
  fifo0/data_mem_reg_8__62_/si (d04fyj03yd0b0)                   0.00     8.43     1.00     0.00     0.24 &   193.28 r
  data arrival time                                                                                           193.28

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.25     157.25
  clock reconvergence pessimism                                                                      0.00     157.25
  clock uncertainty                                                                                 50.00     207.25
  fifo0/data_mem_reg_8__62_/clk (d04fyj03yd0b0)                                                               207.25 r
  library hold time                                                                1.00             -8.99     198.26
  data required time                                                                                          198.26
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.26
  data arrival time                                                                                          -193.28
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.98


  Startpoint: fifo2/data_mem_reg_29__110_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__107_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  157.12     157.12
  fifo2/data_mem_reg_29__110_/clk (d04fyj03yd0b0)                         22.82                       0.00     157.12 r
  fifo2/data_mem_reg_29__110_/o (d04fyj03yd0b0)                           13.96     1.00             23.22 &   180.34 r
  fifo2/data_mem_384_ (net)                        2     1.96 
  fifo2/cts2711/a (d04bfn11wn0a5)                                 0.00    13.97     1.00     0.00     0.16 &   180.51 r
  fifo2/cts2711/o (d04bfn11wn0a5)                                          7.14     1.00             19.40 &   199.91 r
  fifo2/n10485 (net)                               1     0.71 
  fifo2/data_mem_reg_29__107_/si (d04fyj03yd0b0)                 -0.50     7.14     1.00    -0.07     0.06 &   199.96 r
  data arrival time                                                                                            199.96

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  163.86     163.86
  clock reconvergence pessimism                                                                       0.00     163.86
  clock uncertainty                                                                                  50.00     213.86
  fifo2/data_mem_reg_29__107_/clk (d04fyj03yd0b0)                                                              213.86 r
  library hold time                                                                 1.00             -8.92     204.94
  data required time                                                                                           204.94
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           204.94
  data arrival time                                                                                           -199.96
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.97


  Startpoint: init_mask_in0_seed6_reg_38_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_37_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  143.38     143.38
  init_mask_in0_seed6_reg_38_/clk (d04fyj03yd0b0)                         18.72                       0.00     143.38 r
  init_mask_in0_seed6_reg_38_/o (d04fyj03yd0b0)                            9.48     1.00             19.37 &   162.74 r
  init_mask_in0_seed6[38] (net)                    1     1.08 
  cts1754/a (d04bfn11wn0a5)                                      -0.62     9.49     1.00    -0.09     0.15 &   162.89 r
  cts1754/o (d04bfn11wn0a5)                                               11.31     1.00             20.35 &   183.24 r
  n7622 (net)                                      2     1.30 
  init_mask_in0_seed6_reg_37_/si (d04fyj03yd0b0)                  0.00    11.31     1.00     0.00     0.11 &   183.35 r
  data arrival time                                                                                            183.35

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  147.55     147.55
  clock reconvergence pessimism                                                                       0.00     147.55
  clock uncertainty                                                                                  50.00     197.55
  init_mask_in0_seed6_reg_37_/clk (d04fyj03yd0b0)                                                              197.55 r
  library hold time                                                                 1.00             -9.23     188.32
  data required time                                                                                           188.32
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           188.32
  data arrival time                                                                                           -183.35
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.96


  Startpoint: fifo2/data_mem_reg_25__10_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_25__3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.58     158.58
  fifo2/data_mem_reg_25__10_/clk (d04fyj03yd0b0)                         22.61                       0.00     158.58 r
  fifo2/data_mem_reg_25__10_/o (d04fyj03yd0b0)                           13.85     1.00             23.53 &   182.11 r
  fifo2/data_mem_832_ (net)                       2     2.09 
  fifo2/cts3600/a (d04bfn11wn0a5)                               -0.23    13.89     1.00    -0.03     0.50 &   182.61 r
  fifo2/cts3600/o (d04bfn11wn0a5)                                         6.68     1.00             18.99 &   201.59 r
  fifo2/n11396 (net)                              1     0.62 
  fifo2/data_mem_reg_25__3_/si (d04fyj03yd0b0)                   0.00     6.68     1.00     0.00     0.06 &   201.65 r
  data arrival time                                                                                           201.65

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.49     165.49
  clock reconvergence pessimism                                                                      0.00     165.49
  clock uncertainty                                                                                 50.00     215.49
  fifo2/data_mem_reg_25__3_/clk (d04fyj03yd0b0)                                                               215.49 r
  library hold time                                                                1.00             -8.89     206.60
  data required time                                                                                          206.60
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          206.60
  data arrival time                                                                                          -201.65
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.95


  Startpoint: init_mask_alu0_seed3_reg_38_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_39_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   154.17     154.17
  init_mask_alu0_seed3_reg_38_/clk (d04fyj03yd0b0)                         18.68                       0.00     154.17 r
  init_mask_alu0_seed3_reg_38_/o (d04fyj03yd0b0)                            8.44     1.00             18.45 &   172.62 r
  init_mask_alu0_seed3_38 (net)                     1     0.83 
  cts2381/a (d04bfn11wn0a5)                                        0.00     8.44     1.00     0.00     0.10 &   172.73 r
  cts2381/o (d04bfn11wn0a5)                                                15.01     1.00             22.71 &   195.43 r
  n8249 (net)                                       2     1.95 
  init_mask_alu0_seed3_reg_39_/si (d04fyj03yd0b0)                 -2.01    15.03     1.00    -0.77    -0.39 &   195.05 r
  data arrival time                                                                                             195.05

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   159.50     159.50
  clock reconvergence pessimism                                                                        0.00     159.50
  clock uncertainty                                                                                   50.00     209.50
  init_mask_alu0_seed3_reg_39_/clk (d04fyj03yd0b0)                                                              209.50 r
  library hold time                                                                  1.00             -9.50     200.00
  data required time                                                                                            200.00
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            200.00
  data arrival time                                                                                            -195.05
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -4.95


  Startpoint: fifo2/data_mem_reg_28__76_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__76_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 147.92     147.92
  fifo2/data_mem_reg_28__76_/clk (d04fyj03yd0b0)                         21.54                       0.00     147.92 r
  fifo2/data_mem_reg_28__76_/o (d04fyj03yd0b0)                           12.68     1.00             22.42 &   170.34 r
  fifo2/data_mem_487_ (net)                       2     1.81 
  fifo2/cts3105/a (d04bfn11wn0a5)                                0.00    12.69     1.00     0.00     0.29 &   170.63 r
  fifo2/cts3105/o (d04bfn11wn0a5)                                         7.31     1.00             19.06 &   189.69 r
  fifo2/n10889 (net)                              1     0.74 
  fifo2/data_mem_reg_29__76_/si (d04fyj03yd0b0)                  0.00     7.31     1.00     0.00     0.08 &   189.78 r
  data arrival time                                                                                           189.78

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.62     153.62
  clock reconvergence pessimism                                                                      0.00     153.62
  clock uncertainty                                                                                 50.00     203.62
  fifo2/data_mem_reg_29__76_/clk (d04fyj03yd0b0)                                                              203.62 r
  library hold time                                                                1.00             -8.90     194.72
  data required time                                                                                          194.72
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          194.72
  data arrival time                                                                                          -189.78
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.94


  Startpoint: fifo0/data_mem_reg_29__24_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_29__23_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.02     156.02
  fifo0/data_mem_reg_29__24_/clk (d04fyj03yd0b0)                         22.91                       0.00     156.02 r
  fifo0/data_mem_reg_29__24_/o (d04fyj03yd0b0)                           12.97     1.00             22.79 &   178.81 r
  fifo0/data_mem_29__24_ (net)                    2     1.85 
  fifo0/cts614/a (d04bfn11wn0a5)                                -1.41    12.98     1.00    -0.23     0.09 &   178.90 r
  fifo0/cts614/o (d04bfn11wn0a5)                                          6.16     1.00             18.19 &   197.10 r
  fifo0/n4553 (net)                               1     0.53 
  fifo0/data_mem_reg_29__23_/si (d04fyj03yd0b0)                  0.00     6.16     1.00     0.00     0.04 &   197.13 r
  data arrival time                                                                                           197.13

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.90     160.90
  clock reconvergence pessimism                                                                      0.00     160.90
  clock uncertainty                                                                                 50.00     210.90
  fifo0/data_mem_reg_29__23_/clk (d04fyj03yd0b0)                                                              210.90 r
  library hold time                                                                1.00             -8.83     202.07
  data required time                                                                                          202.07
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.07
  data arrival time                                                                                          -197.13
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.94


  Startpoint: fifo2/data_mem_reg_14__38_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_30__35_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.36     158.36
  fifo2/data_mem_reg_14__38_/clk (d04fyj03yd0b0)                         22.50                       0.00     158.36 r
  fifo2/data_mem_reg_14__38_/o (d04fyj03yd0b0)                           13.15     1.00             22.95 &   181.32 r
  fifo2/data_mem_2367_ (net)                      2     1.92 
  fifo2/route699/a (d04bfn11wn0a5)                               0.00    13.16     1.00     0.00     0.32 &   181.64 r
  fifo2/route699/o (d04bfn11wn0a5)                                        7.71     1.00             19.56 &   201.20 r
  fifo2/n13277 (net)                              1     0.81 
  fifo2/data_mem_reg_30__35_/si (d04fyj03yd0b0)                  0.00     7.71     1.00     0.00     0.10 &   201.30 r
  data arrival time                                                                                           201.30

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.18     165.18
  clock reconvergence pessimism                                                                      0.00     165.18
  clock uncertainty                                                                                 50.00     215.18
  fifo2/data_mem_reg_30__35_/clk (d04fyj03yd0b0)                                                              215.18 r
  library hold time                                                                1.00             -8.94     206.24
  data required time                                                                                          206.24
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          206.24
  data arrival time                                                                                          -201.30
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.94


  Startpoint: fifo0/data_mem_reg_21__11_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_21__8_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.45     159.45
  fifo0/data_mem_reg_21__11_/clk (d04fyj03yd0b0)                         25.22                       0.00     159.45 r
  fifo0/data_mem_reg_21__11_/o (d04fyj03yd0b0)                           13.25     1.00             23.47 &   182.92 r
  fifo0/data_mem_21__11_ (net)                    2     1.94 
  fifo0/cts1173/a (d04bfn11wn0a5)                                0.00    13.28     1.00     0.00     0.44 &   183.36 r
  fifo0/cts1173/o (d04bfn11wn0a5)                                         6.46     1.00             18.58 &   201.94 r
  fifo0/n5128 (net)                               1     0.58 
  fifo0/data_mem_reg_21__8_/si (d04fyj03yd0b0)                   0.00     6.46     1.00     0.00     0.05 &   201.99 r
  data arrival time                                                                                           201.99

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.70     165.70
  clock reconvergence pessimism                                                                      0.00     165.70
  clock uncertainty                                                                                 50.00     215.70
  fifo0/data_mem_reg_21__8_/clk (d04fyj03yd0b0)                                                               215.70 r
  library hold time                                                                1.00             -8.78     206.92
  data required time                                                                                          206.92
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          206.92
  data arrival time                                                                                          -201.99
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.93


  Startpoint: fifo2/data_mem_reg_22__27_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__27_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.29     155.29
  fifo2/data_mem_reg_22__27_/clk (d04fyj03yd0b0)                         22.85                       0.00     155.29 r
  fifo2/data_mem_reg_22__27_/o (d04fyj03yd0b0)                           11.97     1.00             22.00 &   177.29 r
  fifo2/data_mem_1260_ (net)                      2     1.62 
  fifo2/cts2963/a (d04bfn11wn0a5)                                0.00    11.98     1.00     0.00     0.17 &   177.46 r
  fifo2/cts2963/o (d04bfn11wn0a5)                                         6.50     1.00             18.16 &   195.62 r
  fifo2/n10745 (net)                              1     0.60 
  fifo2/data_mem_reg_3__27_/si (d04fyj03yd0b0)                   0.00     6.50     1.00     0.00     0.05 &   195.67 r
  data arrival time                                                                                           195.67

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.44     159.44
  clock reconvergence pessimism                                                                      0.00     159.44
  clock uncertainty                                                                                 50.00     209.44
  fifo2/data_mem_reg_3__27_/clk (d04fyj03yd0b0)                                                               209.44 r
  library hold time                                                                1.00             -8.83     200.60
  data required time                                                                                          200.60
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.60
  data arrival time                                                                                          -195.67
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.93


  Startpoint: fifo2/data_mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__5_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               159.13     159.13
  fifo2/data_mem_reg_0__2_/clk (d04fyj03yd0b0)                         22.56                       0.00     159.13 r
  fifo2/data_mem_reg_0__2_/o (d04fyj03yd0b0)                           12.52     1.00             22.36 &   181.49 r
  fifo2/data_mem_4249_ (net)                    2     1.75 
  fifo2/cts1000/a (d04bfn11wn0a5)                              0.00    12.53     1.00     0.00     0.31 &   181.81 r
  fifo2/cts1000/o (d04bfn11wn0a5)                                       6.53     1.00             18.38 &   200.19 r
  fifo2/n8736 (net)                             1     0.60 
  fifo2/data_mem_reg_8__5_/si (d04fyj03yd0b0)                  0.00     6.53     1.00     0.00     0.06 &   200.25 r
  data arrival time                                                                                         200.25

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.04     164.04
  clock reconvergence pessimism                                                                    0.00     164.04
  clock uncertainty                                                                               50.00     214.04
  fifo2/data_mem_reg_8__5_/clk (d04fyj03yd0b0)                                                              214.04 r
  library hold time                                                              1.00             -8.87     205.18
  data required time                                                                                        205.18
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        205.18
  data arrival time                                                                                        -200.25
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -4.93


  Startpoint: fifo0/data_mem_reg_24__71_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_5__67_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 148.46     148.46
  fifo0/data_mem_reg_24__71_/clk (d04fyj03yd0b0)                         19.86                       0.00     148.46 r
  fifo0/data_mem_reg_24__71_/o (d04fyj03yd0b0)                            8.26     1.00             18.46 &   166.91 r
  fifo0/data_mem_24__71_ (net)                    1     0.77 
  fifo0/cts1853/a (d04bfn11wn0a5)                                0.00     8.26     1.00     0.00     0.07 &   166.99 r
  fifo0/cts1853/o (d04bfn11wn0a5)                                        10.77     1.00             20.05 &   187.04 r
  fifo0/n5823 (net)                               2     1.34 
  fifo0/data_mem_reg_5__67_/si (d04fyj03yd0b0)                  -0.09    10.77     1.00    -0.01     0.16 &   187.19 r
  data arrival time                                                                                           187.19

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.30     151.30
  clock reconvergence pessimism                                                                      0.00     151.30
  clock uncertainty                                                                                 50.00     201.30
  fifo0/data_mem_reg_5__67_/clk (d04fyj03yd0b0)                                                               201.30 r
  library hold time                                                                1.00             -9.19     192.12
  data required time                                                                                          192.12
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          192.12
  data arrival time                                                                                          -187.19
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.92


  Startpoint: fifo2/data_mem_reg_6__118_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_22__118_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.59     157.59
  fifo2/data_mem_reg_6__118_/clk (d04fyj03yd0b0)                         21.69                       0.00     157.59 r
  fifo2/data_mem_reg_6__118_/o (d04fyj03yd0b0)                           11.11     1.00             21.04 &   178.63 r
  fifo2/data_mem_3543_ (net)                      2     1.41 
  fifo2/cts3925/a (d04bfn11wn0a5)                                0.00    11.12     1.00     0.00     0.20 &   178.83 r
  fifo2/cts3925/o (d04bfn11wn0a5)                                         6.50     1.00             17.84 &   196.67 r
  fifo2/n11737 (net)                              1     0.60 
  fifo2/data_mem_reg_22__118_/si (d04fyj03yd0b0)                 0.00     6.50     1.00     0.00     0.05 &   196.72 r
  data arrival time                                                                                           196.72

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.50     160.50
  clock reconvergence pessimism                                                                      0.00     160.50
  clock uncertainty                                                                                 50.00     210.50
  fifo2/data_mem_reg_22__118_/clk (d04fyj03yd0b0)                                                             210.50 r
  library hold time                                                                1.00             -8.85     201.64
  data required time                                                                                          201.64
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.64
  data arrival time                                                                                          -196.72
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.92


  Startpoint: init_mask_alu0_seed1_reg_38_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_1__37_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    154.41     154.41
  init_mask_alu0_seed1_reg_38_/clk (d04fyj03yd0c0)                          19.03                       0.00     154.41 r
  init_mask_alu0_seed1_reg_38_/o (d04fyj03yd0c0)                             6.95     1.00             18.93 &   173.34 r
  init_mask_alu0_seed1_38 (net)                      1     1.09 
  cts815/a (d04bfn11wn0a5)                                          0.00     6.97     1.00     0.00     0.23 &   173.57 r
  cts815/o (d04bfn11wn0a5)                                                  13.89     1.00             21.35 &   194.92 r
  n6682 (net)                                        2     1.76 
  init_mask_alu0_mask_reg_1__37_/si (d04fyj03yd0g0)                 0.00    13.90     1.00     0.00     0.25 &   195.17 r
  data arrival time                                                                                              195.17

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    159.57     159.57
  clock reconvergence pessimism                                                                         0.00     159.57
  clock uncertainty                                                                                    50.00     209.57
  init_mask_alu0_mask_reg_1__37_/clk (d04fyj03yd0g0)                                                             209.57 r
  library hold time                                                                   1.00             -9.48     200.08
  data required time                                                                                             200.08
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             200.08
  data arrival time                                                                                             -195.17
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.91


  Startpoint: fifo0/data_mem_reg_0__46_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_21__46_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                150.03     150.03
  fifo0/data_mem_reg_0__46_/clk (d04fyj03yd0b0)                         23.57                       0.00     150.03 r
  fifo0/data_mem_reg_0__46_/o (d04fyj03yd0b0)                            7.96     1.00             20.31 &   170.34 f
  fifo0/data_mem_0__46_ (net)                    2     1.82 
  fifo0/cts2159/a (d04bfn11wn0a5)                               0.00     7.98     1.00     0.00     0.32 &   170.66 f
  fifo0/cts2159/o (d04bfn11wn0a5)                                        6.01     1.00             19.80 &   190.46 f
  fifo0/n6135 (net)                              1     0.78 
  fifo0/data_mem_reg_21__46_/si (d04fyj03yd0b0)                 0.00     6.02     1.00     0.00     0.17 &   190.63 f
  data arrival time                                                                                          190.63

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                157.34     157.34
  clock reconvergence pessimism                                                                     0.00     157.34
  clock uncertainty                                                                                50.00     207.34
  fifo0/data_mem_reg_21__46_/clk (d04fyj03yd0b0)                                                             207.34 r
  library hold time                                                               1.00            -11.79     195.54
  data required time                                                                                         195.54
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         195.54
  data arrival time                                                                                         -190.63
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.91


  Startpoint: fifo2/data_mem_reg_22__91_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__86_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.10     153.10
  fifo2/data_mem_reg_22__91_/clk (d04fyj03yd0b0)                         22.68                       0.00     153.10 r
  fifo2/data_mem_reg_22__91_/o (d04fyj03yd0b0)                            8.65     1.00             21.07 &   174.17 f
  fifo2/data_mem_1324_ (net)                      2     2.22 
  fifo2/cts2941/a (d04bfn11wn0a5)                                0.00     8.69     1.00     0.00     0.37 &   174.54 f
  fifo2/cts2941/o (d04bfn11wn0a5)                                         5.06     1.00             19.06 &   193.60 f
  fifo2/n10723 (net)                              1     0.48 
  fifo2/data_mem_reg_3__86_/si (d04fyj03yd0b0)                   0.00     5.07     1.00     0.00     0.05 &   193.64 f
  data arrival time                                                                                           193.64

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.21     160.21
  clock reconvergence pessimism                                                                      0.00     160.21
  clock uncertainty                                                                                 50.00     210.21
  fifo2/data_mem_reg_3__86_/clk (d04fyj03yd0b0)                                                               210.21 r
  library hold time                                                                1.00            -11.66     198.55
  data required time                                                                                          198.55
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.55
  data arrival time                                                                                          -193.64
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.91


  Startpoint: init_mask_in0_seed5_reg_13_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_5__9_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  150.76     150.76
  init_mask_in0_seed5_reg_13_/clk (d04fyj03yd0b0)                         19.62                       0.00     150.76 r
  init_mask_in0_seed5_reg_13_/o (d04fyj03yd0b0)                            8.73     1.00             18.87 &   169.63 r
  init_mask_in0_seed5_13 (net)                     1     0.89 
  cts3784/a (d04bfn11wn0a5)                                       0.00     8.74     1.00     0.00     0.14 &   169.76 r
  cts3784/o (d04bfn11wn0a5)                                               11.74     1.00             20.41 &   190.17 r
  n9652 (net)                                      2     1.37 
  init_mask_in0_mask_reg_5__9_/si (d04fyj03yd0b0)                 0.00    11.74     1.00     0.00     0.11 &   190.28 r
  data arrival time                                                                                            190.28

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  154.52     154.52
  clock reconvergence pessimism                                                                       0.00     154.52
  clock uncertainty                                                                                  50.00     204.52
  init_mask_in0_mask_reg_5__9_/clk (d04fyj03yd0b0)                                                             204.52 r
  library hold time                                                                 1.00             -9.33     195.19
  data required time                                                                                           195.19
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           195.19
  data arrival time                                                                                           -190.28
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.90


  Startpoint: fifo0/data_mem_reg_3__53_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_53_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                148.17     148.17
  fifo0/data_mem_reg_3__53_/clk (d04fyj03yd0b0)                         22.78                       0.00     148.17 r
  fifo0/data_mem_reg_3__53_/o (d04fyj03yd0b0)                           13.33     1.00             23.08 &   171.25 r
  fifo0/data_mem_3__53_ (net)                    2     1.94 
  fifo0/U2144/d (d04can03nn0a5)                                -1.00    13.35     1.00    -0.12     0.26 &   171.50 r
  fifo0/U2144/o1 (d04can03nn0a5)                                        10.28     1.00              9.54 &   181.04 f
  fifo0/n1379 (net)                              1     1.23 
  fifo0/U279/a (d04nan03yn0d0)                                 -1.21    10.29     1.00    -0.89    -0.68 &   180.36 f
  fifo0/U279/o1 (d04nan03yn0d0)                                          4.64     1.00              5.76 &   186.12 r
  fifo0/n1385 (net)                              1     0.87 
  fifo0/U525/a (d04non02yn0b3)                                 -0.06     4.65     1.00    -0.01     0.13 &   186.25 r
  fifo0/U525/o1 (d04non02yn0b3)                                          5.70     1.00              5.81 &   192.06 f
  fifo0/n2168 (net)                              1     1.26 
  fifo0/place203/a (d04nob02yn0f0)                             -0.21     5.71     1.00    -0.03     0.16 &   192.22 f
  fifo0/place203/out (d04nob02yn0f0)                                     4.64     1.00             10.30 &   202.52 f
  fifo0/n1993 (net)                              1     2.68 
  fifo0/place199/a (d04inn00yd0f7)                              0.00     4.99     1.00     0.00     0.92 &   203.44 f
  fifo0/place199/o1 (d04inn00yd0f7)                                      5.92     1.00              4.27 &   207.71 r
  fifo0/N47 (net)                                1     8.35 
  fifo0/data_rd_reg_53_/d (d04fyj03yd0c0)                      -0.35    22.75     1.00    -0.04    14.62 &   222.33 r
  data arrival time                                                                                          222.33

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                175.58     175.58
  clock reconvergence pessimism                                                                     0.00     175.58
  clock uncertainty                                                                                50.00     225.58
  fifo0/data_rd_reg_53_/clk (d04fyj03yd0c0)                                                                  225.58 r
  library hold time                                                               1.00              1.64     227.22
  data required time                                                                                         227.22
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         227.22
  data arrival time                                                                                         -222.33
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.89


  Startpoint: fifo0/data_mem_reg_9__46_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_1__46_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                152.87     152.87
  fifo0/data_mem_reg_9__46_/clk (d04fyj03yd0b0)                         24.22                       0.00     152.87 r
  fifo0/data_mem_reg_9__46_/o (d04fyj03yd0b0)                           13.55     1.00             23.00 &   175.87 r
  fifo0/data_mem_9__46_ (net)                    2     1.85 
  fifo0/cts838/a (d04bfn11wn0a5)                               -0.13    13.57     1.00    -0.02     0.35 &   176.22 r
  fifo0/cts838/o (d04bfn11wn0a5)                                         6.34     1.00             18.58 &   194.80 r
  fifo0/n4783 (net)                              1     0.56 
  fifo0/data_mem_reg_1__46_/si (d04fyj03yd0b0)                  0.00     6.34     1.00     0.00     0.04 &   194.84 r
  data arrival time                                                                                          194.84

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.50     158.50
  clock reconvergence pessimism                                                                     0.00     158.50
  clock uncertainty                                                                                50.00     208.50
  fifo0/data_mem_reg_1__46_/clk (d04fyj03yd0b0)                                                              208.50 r
  library hold time                                                               1.00             -8.77     199.73
  data required time                                                                                         199.73
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         199.73
  data arrival time                                                                                         -194.84
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.89


  Startpoint: fifo0/data_mem_reg_1__56_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_1__54_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                148.98     148.98
  fifo0/data_mem_reg_1__56_/clk (d04fyj03yd0b0)                         22.37                       0.00     148.98 r
  fifo0/data_mem_reg_1__56_/o (d04fyj03yd0b0)                           12.48     1.00             22.31 &   171.29 r
  fifo0/data_mem_1__56_ (net)                    2     1.75 
  fifo0/cts961/a (d04bfn11wn0a5)                                0.00    12.50     1.00     0.00     0.36 &   171.65 r
  fifo0/cts961/o (d04bfn11wn0a5)                                         7.21     1.00             18.93 &   190.58 r
  fifo0/n4912 (net)                              1     0.73 
  fifo0/data_mem_reg_1__54_/si (d04fyj03yd0b0)                  0.00     7.22     1.00     0.00     0.13 &   190.71 r
  data arrival time                                                                                          190.71

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.48     154.48
  clock reconvergence pessimism                                                                     0.00     154.48
  clock uncertainty                                                                                50.00     204.48
  fifo0/data_mem_reg_1__54_/clk (d04fyj03yd0b0)                                                              204.48 r
  library hold time                                                               1.00             -8.90     195.59
  data required time                                                                                         195.59
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         195.59
  data arrival time                                                                                         -190.71
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.88


  Startpoint: fifo2/data_mem_reg_28__63_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_15__62_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.14     149.14
  fifo2/data_mem_reg_28__63_/clk (d04fyj03yd0b0)                         22.59                       0.00     149.14 r
  fifo2/data_mem_reg_28__63_/o (d04fyj03yd0b0)                            8.02     1.00             18.64 &   167.78 r
  fifo2/data_mem_474_ (net)                       1     0.69 
  fifo2/cts191/a (d04bfn11wn0a5)                                 0.00     8.02     1.00     0.00     0.02 &   167.80 r
  fifo2/cts191/o (d04bfn11wn0a5)                                         12.86     1.00             21.67 &   189.47 r
  fifo2/n7902 (net)                               2     1.74 
  fifo2/data_mem_reg_15__62_/si (d04fyj03yd0b0)                  0.00    12.88     1.00     0.00     0.35 &   189.83 r
  data arrival time                                                                                           189.83

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.03     154.03
  clock reconvergence pessimism                                                                      0.00     154.03
  clock uncertainty                                                                                 50.00     204.03
  fifo2/data_mem_reg_15__62_/clk (d04fyj03yd0b0)                                                              204.03 r
  library hold time                                                                1.00             -9.33     194.71
  data required time                                                                                          194.71
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          194.71
  data arrival time                                                                                          -189.83
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.88


  Startpoint: fifo0/data_mem_reg_2__56_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_17__54_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.63     161.63
  fifo0/data_mem_reg_2__56_/clk (d04fyj03yd0b0)                         23.46                       0.00     161.63 r
  fifo0/data_mem_reg_2__56_/o (d04fyj03yd0b0)                           13.54     1.00             23.39 &   185.02 r
  fifo0/data_mem_2__56_ (net)                    2     2.01 
  fifo0/cts2278/a (d04bfn11wn0a5)                              -0.77    13.58     1.00    -0.10     0.39 &   185.41 r
  fifo0/cts2278/o (d04bfn11wn0a5)                                        6.68     1.00             18.88 &   204.29 r
  fifo0/n6260 (net)                              1     0.62 
  fifo0/data_mem_reg_17__54_/si (d04fyj03yd0b0)                 0.00     6.69     1.00     0.00     0.06 &   204.35 r
  data arrival time                                                                                          204.35

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                168.10     168.10
  clock reconvergence pessimism                                                                     0.00     168.10
  clock uncertainty                                                                                50.00     218.10
  fifo0/data_mem_reg_17__54_/clk (d04fyj03yd0b0)                                                             218.10 r
  library hold time                                                               1.00             -8.87     209.23
  data required time                                                                                         209.23
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         209.23
  data arrival time                                                                                         -204.35
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.88


  Startpoint: init_mask_alu0_seed3_reg_131_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_129_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    153.45     153.45
  init_mask_alu0_seed3_reg_131_/clk (d04fyj03yd0b0)                         19.52                       0.00     153.45 r
  init_mask_alu0_seed3_reg_131_/o (d04fyj03yd0b0)                           13.58     1.00             22.31 &   175.77 r
  init_mask_alu0_seed3_131 (net)                     2     1.88 
  cts467/a (d04bfn11wn0a5)                                          0.00    13.60     1.00     0.00     0.37 &   176.14 r
  cts467/o (d04bfn11wn0a5)                                                   6.29     1.00             18.54 &   194.67 r
  n6334 (net)                                        1     0.55 
  init_mask_alu0_seed3_reg_129_/si (d04fyj03yd0b0)                  0.00     6.29     1.00     0.00     0.04 &   194.72 r
  data arrival time                                                                                              194.72

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    158.36     158.36
  clock reconvergence pessimism                                                                         0.00     158.36
  clock uncertainty                                                                                    50.00     208.36
  init_mask_alu0_seed3_reg_129_/clk (d04fyj03yd0b0)                                                              208.36 r
  library hold time                                                                   1.00             -8.77     199.59
  data required time                                                                                             199.59
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             199.59
  data arrival time                                                                                             -194.72
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.87


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_50_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_53_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  148.04     148.04
  check_ecc_alu0/secded_alu0_data_rxc_reg_50_/clk (d04fyj03yd0b0)                         19.37                       0.00     148.04 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_50_/o (d04fyj03yd0b0)                           28.10     1.00             32.18 &   180.21 f
  check_ecc_alu0/data_rxc[50] (net)                                2    11.19 
  check_ecc_alu0/secded_alu0_data_rxc_reg_53_/si (d04fyj03yd0b0)                  0.00    28.09     1.00     0.00     0.01 &   180.23 f
  data arrival time                                                                                                            180.23

  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  150.50     150.50
  clock reconvergence pessimism                                                                                       0.00     150.50
  clock uncertainty                                                                                                  50.00     200.50
  check_ecc_alu0/secded_alu0_data_rxc_reg_53_/clk (d04fyj03yd0b0)                                                              200.50 r
  library hold time                                                                                 1.00            -15.40     185.10
  data required time                                                                                                           185.10
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           185.10
  data arrival time                                                                                                           -180.23
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                              -4.87


  Startpoint: fifo1/data_mem_reg_12__35_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__36_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.98     161.98
  fifo1/data_mem_reg_12__35_/clk (d04fyj03yd0b0)                         23.99                       0.00     161.98 r
  fifo1/data_mem_reg_12__35_/o (d04fyj03yd0b0)                           13.47     1.00             23.48 &   185.46 r
  fifo1/data_mem_1403_ (net)                      2     2.01 
  fifo1/cts946/a (d04bfn11wn0a5)                                -1.29    13.51     1.00    -0.20     0.28 &   185.74 r
  fifo1/cts946/o (d04bfn11wn0a5)                                          8.14     1.00             20.05 &   205.79 r
  fifo1/n4575 (net)                               1     0.90 
  fifo1/data_mem_reg_12__36_/si (d04fyj03yd0b0)                  0.00     8.15     1.00     0.00     0.20 &   205.99 r
  data arrival time                                                                                           205.99

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 169.84     169.84
  clock reconvergence pessimism                                                                      0.00     169.84
  clock uncertainty                                                                                 50.00     219.84
  fifo1/data_mem_reg_12__36_/clk (d04fyj03yd0b0)                                                              219.84 r
  library hold time                                                                1.00             -8.99     210.86
  data required time                                                                                          210.86
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          210.86
  data arrival time                                                                                          -205.99
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.86


  Startpoint: fifo1/data_mem_reg_10__36_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__41_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.34     163.34
  fifo1/data_mem_reg_10__36_/clk (d04fyj03yd0b0)                         27.71                       0.00     163.34 r
  fifo1/data_mem_reg_10__36_/o (d04fyj03yd0b0)                            9.71     1.00             22.91 &   186.25 f
  fifo1/data_mem_1548_ (net)                      2     2.89 
  fifo1/cts1888/a (d04bfn11wn0a5)                               -0.68     9.86     1.00    -0.13     0.72 &   186.97 f
  fifo1/cts1888/o (d04bfn11wn0a5)                                         5.08     1.00             19.65 &   206.62 f
  fifo1/n5542 (net)                               1     0.47 
  fifo1/data_mem_reg_26__41_/si (d04fyj03yd0b0)                  0.00     5.08     1.00     0.00     0.04 &   206.66 f
  data arrival time                                                                                           206.66

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 173.15     173.15
  clock reconvergence pessimism                                                                      0.00     173.15
  clock uncertainty                                                                                 50.00     223.15
  fifo1/data_mem_reg_26__41_/clk (d04fyj03yd0b0)                                                              223.15 r
  library hold time                                                                1.00            -11.62     211.52
  data required time                                                                                          211.52
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          211.52
  data arrival time                                                                                          -206.66
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.86


  Startpoint: init_mask_alu0_mask_reg_6__127_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_6__67_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                              Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.00       0.00
  clock network delay (propagated)                                                                      158.99     158.99
  init_mask_alu0_mask_reg_6__127_/clk (d04fyj03yd0b0)                         19.61                       0.00     158.99 r
  init_mask_alu0_mask_reg_6__127_/o (d04fyj03yd0b0)                           18.69     1.00             24.58 &   183.57 f
  mask_alu[255] (net)                                  3     7.02 
  init_mask_alu0_mask_reg_6__67_/si (d04fyj03ld0c0)                  -1.29    19.93     1.00    -0.38     0.68 &   184.25 f
  data arrival time                                                                                                184.25

  clock clk (rise edge)                                                                                   0.00       0.00
  clock network delay (propagated)                                                                      160.68     160.68
  clock reconvergence pessimism                                                                           0.00     160.68
  clock uncertainty                                                                                      50.00     210.68
  init_mask_alu0_mask_reg_6__67_/clk (d04fyj03ld0c0)                                                               210.68 r
  library hold time                                                                     1.00            -21.57     189.11
  data required time                                                                                               189.11
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               189.11
  data arrival time                                                                                               -184.25
  --------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.86


  Startpoint: init_mask_alu0_mask_reg_6__124_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_6__69_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                              Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.00       0.00
  clock network delay (propagated)                                                                      158.82     158.82
  init_mask_alu0_mask_reg_6__124_/clk (d04fyj03yd0b0)                         19.57                       0.00     158.82 r
  init_mask_alu0_mask_reg_6__124_/o (d04fyj03yd0b0)                           19.39     1.00             24.21 &   183.02 f
  mask_alu[252] (net)                                  3     7.97 
  init_mask_alu0_mask_reg_6__69_/si (d04fyj03ld0c0)                   0.00    20.94     1.00     0.00     0.94 &   183.97 f
  data arrival time                                                                                                183.97

  clock clk (rise edge)                                                                                   0.00       0.00
  clock network delay (propagated)                                                                      160.67     160.67
  clock reconvergence pessimism                                                                           0.00     160.67
  clock uncertainty                                                                                      50.00     210.67
  init_mask_alu0_mask_reg_6__69_/clk (d04fyj03ld0c0)                                                               210.67 r
  library hold time                                                                     1.00            -21.84     188.83
  data required time                                                                                               188.83
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               188.83
  data arrival time                                                                                               -183.97
  --------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.86


  Startpoint: fifo0/data_mem_reg_18__51_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_23__51_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.30     149.30
  fifo0/data_mem_reg_18__51_/clk (d04fyj03yd0b0)                         23.70                       0.00     149.30 r
  fifo0/data_mem_reg_18__51_/o (d04fyj03yd0b0)                           13.10     1.00             23.02 &   172.32 r
  fifo0/data_mem_18__51_ (net)                    2     1.88 
  fifo0/cts877/a (d04bfn11wn0a5)                                -0.94    13.11     1.00    -0.13     0.22 &   172.54 r
  fifo0/cts877/o (d04bfn11wn0a5)                                          7.51     1.00             19.39 &   191.92 r
  fifo0/n4824 (net)                               1     0.78 
  fifo0/data_mem_reg_23__51_/si (d04fyj03yd0b0)                  0.00     7.51     1.00     0.00     0.14 &   192.06 r
  data arrival time                                                                                           192.06

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.83     155.83
  clock reconvergence pessimism                                                                      0.00     155.83
  clock uncertainty                                                                                 50.00     205.83
  fifo0/data_mem_reg_23__51_/clk (d04fyj03yd0b0)                                                              205.83 r
  library hold time                                                                1.00             -8.92     196.92
  data required time                                                                                          196.92
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          196.92
  data arrival time                                                                                          -192.06
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.85


  Startpoint: fifo0/data_mem_reg_22__4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_10__4_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                166.45     166.45
  fifo0/data_mem_reg_22__4_/clk (d04fyj03yd0b0)                         25.03                       0.00     166.45 r
  fifo0/data_mem_reg_22__4_/o (d04fyj03yd0b0)                           12.57     1.00             22.85 &   189.30 r
  fifo0/data_mem_22__4_ (net)                    2     1.77 
  fifo0/route435/a (d04bfn11wn0a5)                              0.00    12.60     1.00     0.00     0.37 &   189.67 r
  fifo0/route435/o (d04bfn11wn0a5)                                       7.50     1.00             19.19 &   208.86 r
  fifo0/n6927 (net)                              1     0.78 
  fifo0/data_mem_reg_10__4_/si (d04fyj03yd0b0)                 -0.12     7.51     1.00    -0.02     0.12 &   208.98 r
  data arrival time                                                                                          208.98

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                172.75     172.75
  clock reconvergence pessimism                                                                     0.00     172.75
  clock uncertainty                                                                                50.00     222.75
  fifo0/data_mem_reg_10__4_/clk (d04fyj03yd0b0)                                                              222.75 r
  library hold time                                                               1.00             -8.92     213.84
  data required time                                                                                         213.84
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         213.84
  data arrival time                                                                                         -208.98
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.85


  Startpoint: fifo2/data_mem_reg_23__121_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__117_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  153.77     153.77
  fifo2/data_mem_reg_23__121_/clk (d04fyj03yd0b0)                         22.87                       0.00     153.77 r
  fifo2/data_mem_reg_23__121_/o (d04fyj03yd0b0)                           14.23     1.00             23.73 &   177.50 r
  fifo2/data_mem_1217_ (net)                       2     2.12 
  fifo2/route486/a (d04bfn11wn0a5)                               -1.21    14.24     1.00    -0.17     0.15 &   177.65 r
  fifo2/route486/o (d04bfn11wn0a5)                                         6.60     1.00             19.05 &   196.71 r
  fifo2/n13060 (net)                               1     0.61 
  fifo2/data_mem_reg_21__117_/si (d04fyj03yd0b0)                  0.00     6.60     1.00     0.00     0.06 &   196.76 r
  data arrival time                                                                                            196.76

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  160.51     160.51
  clock reconvergence pessimism                                                                       0.00     160.51
  clock uncertainty                                                                                  50.00     210.51
  fifo2/data_mem_reg_21__117_/clk (d04fyj03yd0b0)                                                              210.51 r
  library hold time                                                                 1.00             -8.89     201.61
  data required time                                                                                           201.61
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           201.61
  data arrival time                                                                                           -196.76
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.85


  Startpoint: fifo0/data_mem_reg_30__66_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_6__68_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.08     153.08
  fifo0/data_mem_reg_30__66_/clk (d04fyj03yd0b0)                         23.33                       0.00     153.08 r
  fifo0/data_mem_reg_30__66_/o (d04fyj03yd0b0)                           13.55     1.00             23.43 &   176.51 r
  fifo0/data_mem_30__66_ (net)                    2     2.02 
  fifo0/cts1226/a (d04bfn11wn0a5)                               -0.15    13.58     1.00    -0.02     0.44 &   176.95 r
  fifo0/cts1226/o (d04bfn11wn0a5)                                         6.46     1.00             18.69 &   195.64 r
  fifo0/n5181 (net)                               1     0.58 
  fifo0/data_mem_reg_6__68_/si (d04fyj03yd0b0)                   0.00     6.46     1.00     0.00     0.05 &   195.70 r
  data arrival time                                                                                           195.70

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.32     159.32
  clock reconvergence pessimism                                                                      0.00     159.32
  clock uncertainty                                                                                 50.00     209.32
  fifo0/data_mem_reg_6__68_/clk (d04fyj03yd0b0)                                                               209.32 r
  library hold time                                                                1.00             -8.78     200.54
  data required time                                                                                          200.54
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.54
  data arrival time                                                                                          -195.70
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.84


  Startpoint: init_mask_in0_seed6_reg_39_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_6__40_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   143.48     143.48
  init_mask_in0_seed6_reg_39_/clk (d04fyj03yd0b0)                          18.75                       0.00     143.48 r
  init_mask_in0_seed6_reg_39_/o (d04fyj03yd0b0)                             8.67     1.00             18.69 &   162.17 r
  init_mask_in0_seed6[39] (net)                     1     0.89 
  route685/a (d04bfn11wn0a5)                                       0.00     8.68     1.00     0.00     0.17 &   162.34 r
  route685/o (d04bfn11wn0a5)                                               15.37     1.00             23.05 &   185.40 r
  n10559 (net)                                      2     2.01 
  init_mask_in0_mask_reg_6__40_/si (d04fyj03yd0b0)                -1.57    15.39     1.00    -0.21     0.22 &   185.61 r
  data arrival time                                                                                             185.61

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   150.00     150.00
  clock reconvergence pessimism                                                                        0.00     150.00
  clock uncertainty                                                                                   50.00     200.00
  init_mask_in0_mask_reg_6__40_/clk (d04fyj03yd0b0)                                                             200.00 r
  library hold time                                                                  1.00             -9.55     190.46
  data required time                                                                                            190.46
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            190.46
  data arrival time                                                                                            -185.61
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -4.84


  Startpoint: init_mask_alu0_mask_reg_5__2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_5__1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    148.40     148.40
  init_mask_alu0_mask_reg_5__2_/clk (d04fyj03nd0b0)                         18.85                       0.00     148.40 r
  init_mask_alu0_mask_reg_5__2_/o (d04fyj03nd0b0)                           18.34     1.00             28.20 &   176.60 f
  mask_alu[258] (net)                                3     5.67 
  init_mask_alu0_mask_reg_5__1_/si (d04fyj03ld0c0)                 -0.38    18.87     1.00    -0.05     0.54 &   177.13 f
  data arrival time                                                                                              177.13

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    153.56     153.56
  clock reconvergence pessimism                                                                         0.00     153.56
  clock uncertainty                                                                                    50.00     203.56
  init_mask_alu0_mask_reg_5__1_/clk (d04fyj03ld0c0)                                                              203.56 r
  library hold time                                                                   1.00            -21.58     181.97
  data required time                                                                                             181.97
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             181.97
  data arrival time                                                                                             -177.13
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.84


  Startpoint: fifo0/data_mem_reg_8__45_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_5__45_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                147.18     147.18
  fifo0/data_mem_reg_8__45_/clk (d04fyj03yd0b0)                         23.06                       0.00     147.18 r
  fifo0/data_mem_reg_8__45_/o (d04fyj03yd0b0)                           12.11     1.00             22.08 &   169.26 r
  fifo0/data_mem_8__45_ (net)                    2     1.64 
  fifo0/cts917/a (d04bfn11wn0a5)                               -0.12    12.12     1.00    -0.02     0.27 &   169.53 r
  fifo0/cts917/o (d04bfn11wn0a5)                                         8.35     1.00             19.11 &   188.64 r
  fifo0/n4865 (net)                              1     0.80 
  fifo0/cts918/a (d04bfn11wn0a5)                                0.00     8.36     1.00     0.00     0.08 &   188.72 r
  fifo0/cts918/o (d04bfn11wn0a5)                                         6.44     1.00             16.79 &   205.51 r
  fifo0/n4866 (net)                              1     0.60 
  fifo0/data_mem_reg_5__45_/si (d04fyj03yd0b0)                  0.00     6.44     1.00     0.00     0.06 &   205.57 r
  data arrival time                                                                                          205.57

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                169.27     169.27
  clock reconvergence pessimism                                                                     0.00     169.27
  clock uncertainty                                                                                50.00     219.27
  fifo0/data_mem_reg_5__45_/clk (d04fyj03yd0b0)                                                              219.27 r
  library hold time                                                               1.00             -8.86     210.40
  data required time                                                                                         210.40
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         210.40
  data arrival time                                                                                         -205.57
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.84


  Startpoint: fifo2/data_mem_reg_20__14_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__4_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.50     159.50
  fifo2/data_mem_reg_20__14_/clk (d04fyj03yd0b0)                         20.88                       0.00     159.50 r
  fifo2/data_mem_reg_20__14_/o (d04fyj03yd0b0)                           13.80     1.00             23.30 &   182.81 r
  fifo2/data_mem_1521_ (net)                      2     2.11 
  fifo2/cts1001/a (d04bfn11wn0a5)                               -0.22    13.84     1.00    -0.03     0.50 &   183.30 r
  fifo2/cts1001/o (d04bfn11wn0a5)                                         6.34     1.00             18.67 &   201.98 r
  fifo2/n8737 (net)                               1     0.56 
  fifo2/data_mem_reg_20__4_/si (d04fyj03yd0b0)                   0.00     6.34     1.00     0.00     0.05 &   202.02 r
  data arrival time                                                                                           202.02

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.67     165.67
  clock reconvergence pessimism                                                                      0.00     165.67
  clock uncertainty                                                                                 50.00     215.67
  fifo2/data_mem_reg_20__4_/clk (d04fyj03yd0b0)                                                               215.67 r
  library hold time                                                                1.00             -8.82     206.86
  data required time                                                                                          206.86
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          206.86
  data arrival time                                                                                          -202.02
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.83


  Startpoint: fifo2/data_mem_reg_11__135_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_10__135_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  150.95     150.95
  fifo2/data_mem_reg_11__135_/clk (d04fyj03yd0b0)                         23.83                       0.00     150.95 r
  fifo2/data_mem_reg_11__135_/o (d04fyj03yd0b0)                            8.31     1.00             20.87 &   171.82 f
  fifo2/data_mem_2875_ (net)                       2     2.05 
  fifo2/cts2705/a (d04bfn11wn0a5)                                 0.00     8.35     1.00     0.00     0.41 &   172.23 f
  fifo2/cts2705/o (d04bfn11wn0a5)                                          5.64     1.00             19.60 &   191.83 f
  fifo2/n10479 (net)                               1     0.67 
  fifo2/data_mem_reg_10__135_/si (d04fyj03yd0b0)                 -0.32     5.65     1.00    -0.05     0.10 &   191.93 f
  data arrival time                                                                                            191.93

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  158.50     158.50
  clock reconvergence pessimism                                                                       0.00     158.50
  clock uncertainty                                                                                  50.00     208.50
  fifo2/data_mem_reg_10__135_/clk (d04fyj03yd0b0)                                                              208.50 r
  library hold time                                                                 1.00            -11.74     196.76
  data required time                                                                                           196.76
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           196.76
  data arrival time                                                                                           -191.93
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.83


  Startpoint: init_mask_alu0_seed0_reg_18_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed0_reg_25_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   154.80     154.80
  init_mask_alu0_seed0_reg_18_/clk (d04fyj03yd0b0)                         20.66                       0.00     154.80 r
  init_mask_alu0_seed0_reg_18_/o (d04fyj03yd0b0)                            8.84     1.00             19.12 &   173.92 r
  init_mask_alu0_seed0_18 (net)                     1     0.91 
  cts857/a (d04bfn11wn0a5)                                         0.00     8.84     1.00     0.00     0.18 &   174.11 r
  cts857/o (d04bfn11wn0a5)                                                 13.25     1.00             21.60 &   195.70 r
  n6724 (net)                                       2     1.65 
  init_mask_alu0_seed0_reg_25_/si (d04fyj03yd0c0)                  0.00    13.27     1.00     0.00     0.30 &   196.01 r
  data arrival time                                                                                             196.01

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   160.28     160.28
  clock reconvergence pessimism                                                                        0.00     160.28
  clock uncertainty                                                                                   50.00     210.28
  init_mask_alu0_seed0_reg_25_/clk (d04fyj03yd0c0)                                                              210.28 r
  library hold time                                                                  1.00             -9.45     200.83
  data required time                                                                                            200.83
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            200.83
  data arrival time                                                                                            -196.01
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -4.82


  Startpoint: fifo2/data_mem_reg_22__14_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_6__14_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.63     157.63
  fifo2/data_mem_reg_22__14_/clk (d04fyj03yd0b0)                         26.74                       0.00     157.63 r
  fifo2/data_mem_reg_22__14_/o (d04fyj03yd0b0)                           12.99     1.00             23.43 &   181.06 r
  fifo2/data_mem_1247_ (net)                      2     1.86 
  fifo2/route301/a (d04bfn11wn0a5)                              -0.79    13.01     1.00    -0.10     0.24 &   181.30 r
  fifo2/route301/o (d04bfn11wn0a5)                                        6.62     1.00             18.62 &   199.92 r
  fifo2/n12869 (net)                              1     0.61 
  fifo2/data_mem_reg_6__14_/si (d04fyj03yd0b0)                   0.00     6.62     1.00     0.00     0.06 &   199.98 r
  data arrival time                                                                                           199.98

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.66     163.66
  clock reconvergence pessimism                                                                      0.00     163.66
  clock uncertainty                                                                                 50.00     213.66
  fifo2/data_mem_reg_6__14_/clk (d04fyj03yd0b0)                                                               213.66 r
  library hold time                                                                1.00             -8.86     204.80
  data required time                                                                                          204.80
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          204.80
  data arrival time                                                                                          -199.98
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.82


  Startpoint: fifo2/data_mem_reg_18__109_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_6__108_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  158.25     158.25
  fifo2/data_mem_reg_18__109_/clk (d04fyj03yd0b0)                         21.59                       0.00     158.25 r
  fifo2/data_mem_reg_18__109_/o (d04fyj03yd0b0)                           13.56     1.00             23.10 &   181.35 r
  fifo2/data_mem_1890_ (net)                       2     2.01 
  fifo2/route417/a (d04bfn11wn0a5)                                0.00    13.58     1.00     0.00     0.42 &   181.77 r
  fifo2/route417/o (d04bfn11wn0a5)                                         6.51     1.00             18.73 &   200.51 r
  fifo2/n12987 (net)                               1     0.59 
  fifo2/data_mem_reg_6__108_/si (d04fyj03yd0b0)                   0.00     6.51     1.00     0.00     0.06 &   200.57 r
  data arrival time                                                                                            200.57

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  164.22     164.22
  clock reconvergence pessimism                                                                       0.00     164.22
  clock uncertainty                                                                                  50.00     214.22
  fifo2/data_mem_reg_6__108_/clk (d04fyj03yd0b0)                                                               214.22 r
  library hold time                                                                 1.00             -8.84     205.38
  data required time                                                                                           205.38
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           205.38
  data arrival time                                                                                           -200.57
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.81


  Startpoint: init_mask_in0_seed6_reg_51_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_49_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  143.80     143.80
  init_mask_in0_seed6_reg_51_/clk (d04fyj03yd0b0)                         20.02                       0.00     143.80 r
  init_mask_in0_seed6_reg_51_/o (d04fyj03yd0b0)                           14.17     1.00             22.89 &   166.69 r
  init_mask_in0_seed6[51] (net)                    2     2.03 
  cts1427/a (d04bfn11wn0a5)                                      -0.23    14.20     1.00    -0.03     0.41 &   167.10 r
  cts1427/o (d04bfn11wn0a5)                                                6.60     1.00             19.04 &   186.14 r
  n7295 (net)                                      1     0.61 
  init_mask_in0_seed6_reg_49_/si (d04fyj03yd0b0)                  0.00     6.60     1.00     0.00     0.06 &   186.20 r
  data arrival time                                                                                            186.20

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  149.83     149.83
  clock reconvergence pessimism                                                                       0.00     149.83
  clock uncertainty                                                                                  50.00     199.83
  init_mask_in0_seed6_reg_49_/clk (d04fyj03yd0b0)                                                              199.83 r
  library hold time                                                                 1.00             -8.83     191.01
  data required time                                                                                           191.01
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           191.01
  data arrival time                                                                                           -186.20
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.81


  Startpoint: fifo2/data_mem_reg_21__75_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__71_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.89     151.89
  fifo2/data_mem_reg_21__75_/clk (d04fyj03yd0b0)                         24.05                       0.00     151.89 r
  fifo2/data_mem_reg_21__75_/o (d04fyj03yd0b0)                            9.05     1.00             19.81 &   171.70 r
  fifo2/data_mem_1445_ (net)                      1     0.95 
  fifo2/cts4354/a (d04bfn11wn0a5)                                0.00     9.06     1.00     0.00     0.20 &   171.90 r
  fifo2/cts4354/o (d04bfn11wn0a5)                                        13.25     1.00             22.23 &   194.13 r
  fifo2/n12178 (net)                              2     1.78 
  fifo2/data_mem_reg_21__71_/si (d04fyj03yd0b0)                  0.00    13.27     1.00     0.00     0.31 &   194.44 r
  data arrival time                                                                                           194.44

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.65     158.65
  clock reconvergence pessimism                                                                      0.00     158.65
  clock uncertainty                                                                                 50.00     208.65
  fifo2/data_mem_reg_21__71_/clk (d04fyj03yd0b0)                                                              208.65 r
  library hold time                                                                1.00             -9.41     199.24
  data required time                                                                                          199.24
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          199.24
  data arrival time                                                                                          -194.44
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.80


  Startpoint: fifo2/data_mem_reg_18__91_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__91_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.13     155.13
  fifo2/data_mem_reg_18__91_/clk (d04fyj03yd0b0)                         21.63                       0.00     155.13 r
  fifo2/data_mem_reg_18__91_/o (d04fyj03yd0b0)                           13.04     1.00             22.54 &   177.67 r
  fifo2/data_mem_1872_ (net)                      2     1.84 
  fifo2/cts2943/a (d04bfn11wn0a5)                                0.00    13.05     1.00     0.00     0.34 &   178.02 r
  fifo2/cts2943/o (d04bfn11wn0a5)                                         6.50     1.00             18.54 &   196.55 r
  fifo2/n10725 (net)                              1     0.59 
  fifo2/data_mem_reg_3__91_/si (d04fyj03yd0b0)                   0.00     6.50     1.00     0.00     0.05 &   196.61 r
  data arrival time                                                                                           196.61

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.28     160.28
  clock reconvergence pessimism                                                                      0.00     160.28
  clock uncertainty                                                                                 50.00     210.28
  fifo2/data_mem_reg_3__91_/clk (d04fyj03yd0b0)                                                               210.28 r
  library hold time                                                                1.00             -8.87     201.41
  data required time                                                                                          201.41
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.41
  data arrival time                                                                                          -196.61
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.80


  Startpoint: fifo0/data_mem_reg_30__55_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_4__55_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.86     158.86
  fifo0/data_mem_reg_30__55_/clk (d04fyj03yd0b0)                         30.41                       0.00     158.86 r
  fifo0/data_mem_reg_30__55_/o (d04fyj03yd0b0)                           11.44     1.00             22.55 &   181.41 r
  fifo0/data_mem_30__55_ (net)                    2     1.45 
  fifo0/cts2214/a (d04bfn11wn0a5)                                0.00    11.45     1.00     0.00     0.23 &   181.64 r
  fifo0/cts2214/o (d04bfn11wn0a5)                                         7.12     1.00             18.46 &   200.09 r
  fifo0/n6192 (net)                               1     0.71 
  fifo0/data_mem_reg_4__55_/si (d04fyj03yd0b0)                   0.00     7.12     1.00     0.00     0.08 &   200.17 r
  data arrival time                                                                                           200.17

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.87     163.87
  clock reconvergence pessimism                                                                      0.00     163.87
  clock uncertainty                                                                                 50.00     213.87
  fifo0/data_mem_reg_4__55_/clk (d04fyj03yd0b0)                                                               213.87 r
  library hold time                                                                1.00             -8.90     204.97
  data required time                                                                                          204.97
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          204.97
  data arrival time                                                                                          -200.17
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.80


  Startpoint: fifo2/data_mem_reg_28__74_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_13__71_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.64     151.64
  fifo2/data_mem_reg_28__74_/clk (d04fyj03yd0b0)                         23.35                       0.00     151.64 r
  fifo2/data_mem_reg_28__74_/o (d04fyj03yd0b0)                           13.11     1.00             23.07 &   174.71 r
  fifo2/data_mem_485_ (net)                       2     1.92 
  fifo2/cts4035/a (d04bfn11wn0a5)                                0.00    13.14     1.00     0.00     0.43 &   175.14 r
  fifo2/cts4035/o (d04bfn11wn0a5)                                         6.75     1.00             18.79 &   193.92 r
  fifo2/n11850 (net)                              1     0.64 
  fifo2/data_mem_reg_13__71_/si (d04fyj03yd0b0)                  0.00     6.76     1.00     0.00     0.11 &   194.04 r
  data arrival time                                                                                           194.04

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.75     157.75
  clock reconvergence pessimism                                                                      0.00     157.75
  clock uncertainty                                                                                 50.00     207.75
  fifo2/data_mem_reg_13__71_/clk (d04fyj03yd0b0)                                                              207.75 r
  library hold time                                                                1.00             -8.91     198.84
  data required time                                                                                          198.84
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.84
  data arrival time                                                                                          -194.04
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.80


  Startpoint: fifo2/data_mem_reg_24__19_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__20_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.47     158.47
  fifo2/data_mem_reg_24__19_/clk (d04fyj03yd0b0)                         26.02                       0.00     158.47 r
  fifo2/data_mem_reg_24__19_/o (d04fyj03yd0b0)                           12.10     1.00             22.50 &   180.97 r
  fifo2/data_mem_978_ (net)                       2     1.62 
  fifo2/route877/a (d04bfn11wn0a5)                               0.00    12.11     1.00     0.00     0.24 &   181.21 r
  fifo2/route877/o (d04bfn11wn0a5)                                        7.07     1.00             18.67 &   199.88 r
  fifo2/n13459 (net)                              1     0.71 
  fifo2/data_mem_reg_21__20_/si (d04fyj03yd0b0)                  0.00     7.07     1.00     0.00     0.13 &   200.01 r
  data arrival time                                                                                           200.01

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.72     163.72
  clock reconvergence pessimism                                                                      0.00     163.72
  clock uncertainty                                                                                 50.00     213.72
  fifo2/data_mem_reg_21__20_/clk (d04fyj03yd0b0)                                                              213.72 r
  library hold time                                                                1.00             -8.91     204.81
  data required time                                                                                          204.81
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          204.81
  data arrival time                                                                                          -200.01
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.80


  Startpoint: fifo1/data_mem_reg_21__2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__12_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                166.07     166.07
  fifo1/data_mem_reg_21__2_/clk (d04fyj03yd0b0)                         23.70                       0.00     166.07 r
  fifo1/data_mem_reg_21__2_/o (d04fyj03yd0b0)                            7.76     1.00             20.31 &   186.38 f
  fifo1/data_mem_722_ (net)                      2     1.82 
  fifo1/data_mem_reg_5__12_/si (d04fyj03yd0b0)                 -0.56     7.81     1.00    -0.08     0.35 &   186.73 f
  data arrival time                                                                                          186.73

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.60     153.60
  clock reconvergence pessimism                                                                     0.00     153.60
  clock uncertainty                                                                                50.00     203.60
  fifo1/data_mem_reg_5__12_/clk (d04fyj03yd0b0)                                                              203.60 r
  library hold time                                                               1.00            -12.08     191.52
  data required time                                                                                         191.52
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         191.52
  data arrival time                                                                                         -186.73
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.79


  Startpoint: fifo2/data_mem_reg_23__89_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__91_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 148.41     148.41
  fifo2/data_mem_reg_23__89_/clk (d04fyj03yd0b0)                         22.14                       0.00     148.41 r
  fifo2/data_mem_reg_23__89_/o (d04fyj03yd0b0)                           13.31     1.00             23.06 &   171.47 r
  fifo2/data_mem_1185_ (net)                      2     1.97 
  fifo2/cts1515/a (d04bfn11wn0a5)                                0.00    13.33     1.00     0.00     0.41 &   171.87 r
  fifo2/cts1515/o (d04bfn11wn0a5)                                         6.64     1.00             18.76 &   190.63 r
  fifo2/n9264 (net)                               1     0.62 
  fifo2/data_mem_reg_23__91_/si (d04fyj03yd0b0)                  0.00     6.64     1.00     0.00     0.06 &   190.69 r
  data arrival time                                                                                           190.69

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.33     154.33
  clock reconvergence pessimism                                                                      0.00     154.33
  clock uncertainty                                                                                 50.00     204.33
  fifo2/data_mem_reg_23__91_/clk (d04fyj03yd0b0)                                                              204.33 r
  library hold time                                                                1.00             -8.85     195.48
  data required time                                                                                          195.48
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          195.48
  data arrival time                                                                                          -190.69
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.79


  Startpoint: init_mask_alu0_seed5_reg_31_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_encoded_reg_56_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                  0.00       0.00
  clock network delay (propagated)                                                                                     141.03     141.03
  init_mask_alu0_seed5_reg_31_/clk (d04fyj03nd0b0)                                           21.46                       0.00     141.03 r
  init_mask_alu0_seed5_reg_31_/o (d04fyj03nd0b0)                                             11.56     1.00             23.58 &   164.61 r
  n22630 (net)                                                        1     1.30 
  cts335/a (d04bfn11wn0a5)                                                          -0.65    11.58     1.00    -0.09     0.26 &   164.87 r
  cts335/o (d04bfn11wn0a5)                                                                    6.47     1.00             17.98 &   182.85 r
  n6202 (net)                                                         1     0.59 
  check_ecc_alu0/secded_alu0_data_encoded_reg_56_/si (d04fyj03yd0b0)                 0.00     6.47     1.00     0.00     0.05 &   182.90 r
  data arrival time                                                                                                               182.90

  clock clk (rise edge)                                                                                                  0.00       0.00
  clock network delay (propagated)                                                                                     146.67     146.67
  clock reconvergence pessimism                                                                                          0.00     146.67
  clock uncertainty                                                                                                     50.00     196.67
  check_ecc_alu0/secded_alu0_data_encoded_reg_56_/clk (d04fyj03yd0b0)                                                             196.67 r
  library hold time                                                                                    1.00             -8.98     187.69
  data required time                                                                                                              187.69
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              187.69
  data arrival time                                                                                                              -182.90
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                 -4.79


  Startpoint: fifo2/data_mem_reg_11__103_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_11__104_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  154.60     154.60
  fifo2/data_mem_reg_11__103_/clk (d04fyj03yd0b0)                         24.00                       0.00     154.60 r
  fifo2/data_mem_reg_11__103_/o (d04fyj03yd0b0)                            8.45     1.00             21.06 &   175.66 f
  fifo2/data_mem_2843_ (net)                       2     2.13 
  fifo2/cts764/a (d04bfn11wn0a5)                                  0.00     8.51     1.00     0.00     0.48 &   176.14 f
  fifo2/cts764/o (d04bfn11wn0a5)                                           5.15     1.00             19.06 &   195.21 f
  fifo2/n8495 (net)                                1     0.50 
  fifo2/data_mem_reg_11__104_/si (d04fyj03yd0c0)                  0.00     5.15     1.00     0.00     0.04 &   195.25 f
  data arrival time                                                                                            195.25

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  161.67     161.67
  clock reconvergence pessimism                                                                       0.00     161.67
  clock uncertainty                                                                                  50.00     211.67
  fifo2/data_mem_reg_11__104_/clk (d04fyj03yd0c0)                                                              211.67 r
  library hold time                                                                 1.00            -11.64     200.04
  data required time                                                                                           200.04
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           200.04
  data arrival time                                                                                           -195.25
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.79


  Startpoint: fifo2/data_mem_reg_23__115_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__115_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  153.25     153.25
  fifo2/data_mem_reg_23__115_/clk (d04fyj03yd0b0)                         22.80                       0.00     153.25 r
  fifo2/data_mem_reg_23__115_/o (d04fyj03yd0b0)                           13.31     1.00             23.02 &   176.27 r
  fifo2/data_mem_1211_ (net)                       2     1.92 
  fifo2/cts571/a (d04bfn11wn0a5)                                  0.00    13.33     1.00     0.00     0.34 &   176.61 r
  fifo2/cts571/o (d04bfn11wn0a5)                                           7.28     1.00             19.28 &   195.89 r
  fifo2/n8294 (net)                                1     0.74 
  fifo2/data_mem_reg_16__115_/si (d04fyj03yd0c0)                 -0.78     7.29     1.00    -0.13     0.00 &   195.89 r
  data arrival time                                                                                            195.89

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  159.55     159.55
  clock reconvergence pessimism                                                                       0.00     159.55
  clock uncertainty                                                                                  50.00     209.55
  fifo2/data_mem_reg_16__115_/clk (d04fyj03yd0c0)                                                              209.55 r
  library hold time                                                                 1.00             -8.87     200.68
  data required time                                                                                           200.68
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           200.68
  data arrival time                                                                                           -195.89
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.79


  Startpoint: fifo2/data_mem_reg_10__81_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__81_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.92     156.92
  fifo2/data_mem_reg_10__81_/clk (d04fyj03yd0b0)                         24.76                       0.00     156.92 r
  fifo2/data_mem_reg_10__81_/o (d04fyj03yd0b0)                           11.21     1.00             21.62 &   178.54 r
  fifo2/data_mem_2958_ (net)                      2     1.42 
  fifo2/cts2983/a (d04bfn11wn0a5)                                0.00    11.22     1.00     0.00     0.19 &   178.74 r
  fifo2/cts2983/o (d04bfn11wn0a5)                                         6.37     1.00             17.76 &   196.49 r
  fifo2/n10765 (net)                              1     0.58 
  fifo2/data_mem_reg_3__81_/si (d04fyj03yd0b0)                   0.00     6.37     1.00     0.00     0.06 &   196.55 r
  data arrival time                                                                                           196.55

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.19     160.19
  clock reconvergence pessimism                                                                      0.00     160.19
  clock uncertainty                                                                                 50.00     210.19
  fifo2/data_mem_reg_3__81_/clk (d04fyj03yd0b0)                                                               210.19 r
  library hold time                                                                1.00             -8.86     201.33
  data required time                                                                                          201.33
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.33
  data arrival time                                                                                          -196.55
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.78


  Startpoint: init_mask_alu0_seed6_reg_23_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_6__18_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   146.57     146.57
  init_mask_alu0_seed6_reg_23_/clk (d04fyj03ld0b0)                         18.86                       0.00     146.57 r
  init_mask_alu0_seed6_reg_23_/o (d04fyj03ld0b0)                           11.79     1.00             25.28 &   171.86 r
  init_mask_alu0_seed6_23 (net)                     1     0.99 
  cts3876/a (d04bfn11wn0a5)                                        0.00    11.80     1.00     0.00     0.20 &   172.06 r
  cts3876/o (d04bfn11wn0a5)                                                11.06     1.00             21.64 &   193.70 r
  n9744 (net)                                       2     1.39 
  init_mask_alu0_mask_reg_6__18_/d (d04fyj03yd0b0)                 0.00    11.07     1.00     0.00     0.19 &   193.88 r
  data arrival time                                                                                             193.88

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   146.18     146.18
  clock reconvergence pessimism                                                                        0.00     146.18
  clock uncertainty                                                                                   50.00     196.18
  init_mask_alu0_mask_reg_6__18_/clk (d04fyj03yd0b0)                                                            196.18 r
  library hold time                                                                  1.00              2.48     198.66
  data required time                                                                                            198.66
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            198.66
  data arrival time                                                                                            -193.88
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -4.78


  Startpoint: fifo0/data_mem_reg_5__62_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_5__64_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                146.60     146.60
  fifo0/data_mem_reg_5__62_/clk (d04fyj03yd0b0)                         21.71                       0.00     146.60 r
  fifo0/data_mem_reg_5__62_/o (d04fyj03yd0b0)                           13.43     1.00             22.49 &   169.09 r
  fifo0/data_mem_5__62_ (net)                    2     1.81 
  fifo0/cts1285/a (d04bfn11wn0a5)                               0.00    13.44     1.00     0.00     0.19 &   169.27 r
  fifo0/cts1285/o (d04bfn11wn0a5)                                        6.73     1.00             18.87 &   188.14 r
  fifo0/n5242 (net)                              1     0.63 
  fifo0/data_mem_reg_5__64_/si (d04fyj03yd0b0)                  0.00     6.73     1.00     0.00     0.06 &   188.21 r
  data arrival time                                                                                          188.21

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                151.84     151.84
  clock reconvergence pessimism                                                                     0.00     151.84
  clock uncertainty                                                                                50.00     201.84
  fifo0/data_mem_reg_5__64_/clk (d04fyj03yd0b0)                                                              201.84 r
  library hold time                                                               1.00             -8.85     192.99
  data required time                                                                                         192.99
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         192.99
  data arrival time                                                                                         -188.21
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.78


  Startpoint: init_mask_alu0_seed7_reg_124_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_126_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    150.69     150.69
  init_mask_alu0_seed7_reg_124_/clk (d04fyj03yd0b0)                         24.49                       0.00     150.69 r
  init_mask_alu0_seed7_reg_124_/o (d04fyj03yd0b0)                            8.88     1.00             19.73 &   170.41 r
  init_mask_alu0_seed7[124] (net)                    1     0.90 
  cts1974/a (d04bfn11wn0a5)                                         0.00     8.89     1.00     0.00     0.17 &   170.58 r
  cts1974/o (d04bfn11wn0a5)                                                 13.49     1.00             21.78 &   192.36 r
  n7842 (net)                                        2     1.68 
  init_mask_alu0_seed7_reg_126_/si (d04fyj03yd0b0)                 -0.50    13.50     1.00    -0.06     0.21 &   192.56 r
  data arrival time                                                                                              192.56

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    156.75     156.75
  clock reconvergence pessimism                                                                         0.00     156.75
  clock uncertainty                                                                                    50.00     206.75
  init_mask_alu0_seed7_reg_126_/clk (d04fyj03yd0b0)                                                              206.75 r
  library hold time                                                                   1.00             -9.41     197.34
  data required time                                                                                             197.34
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             197.34
  data arrival time                                                                                             -192.56
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.78


  Startpoint: fifo0/data_mem_reg_1__48_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_4__53_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.56     153.56
  fifo0/data_mem_reg_1__48_/clk (d04fyj03yd0b0)                         25.39                       0.00     153.56 r
  fifo0/data_mem_reg_1__48_/o (d04fyj03yd0b0)                           12.81     1.00             22.52 &   176.08 r
  fifo0/data_mem_1__48_ (net)                    2     1.64 
  fifo0/cts1626/a (d04bfn11wn0a5)                               0.00    12.82     1.00     0.00     0.16 &   176.24 r
  fifo0/cts1626/o (d04bfn11wn0a5)                                        6.72     1.00             18.65 &   194.88 r
  fifo0/n5592 (net)                              1     0.64 
  fifo0/data_mem_reg_4__53_/si (d04fyj03yd0b0)                  0.00     6.73     1.00     0.00     0.11 &   194.99 r
  data arrival time                                                                                          194.99

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.61     158.61
  clock reconvergence pessimism                                                                     0.00     158.61
  clock uncertainty                                                                                50.00     208.61
  fifo0/data_mem_reg_4__53_/clk (d04fyj03yd0b0)                                                              208.61 r
  library hold time                                                               1.00             -8.84     199.77
  data required time                                                                                         199.77
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         199.77
  data arrival time                                                                                         -194.99
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.78


  Startpoint: init_mask_alu0_seed4_reg_122_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_4__115_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     153.31     153.31
  init_mask_alu0_seed4_reg_122_/clk (d04fyj03yd0b0)                          18.82                       0.00     153.31 r
  init_mask_alu0_seed4_reg_122_/o (d04fyj03yd0b0)                             8.31     1.00             18.37 &   171.68 r
  init_mask_alu0_seed4[122] (net)                     1     0.80 
  route725/a (d04bfn11wn0a5)                                         0.00     8.31     1.00     0.00     0.14 &   171.82 r
  route725/o (d04bfn11wn0a5)                                                 11.81     1.00             20.32 &   192.14 r
  n10599 (net)                                        2     1.40 
  init_mask_alu0_mask_reg_4__115_/si (d04fyj03yd0b0)                 0.00    11.82     1.00     0.00     0.19 &   192.33 r
  data arrival time                                                                                               192.33

  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     156.57     156.57
  clock reconvergence pessimism                                                                          0.00     156.57
  clock uncertainty                                                                                     50.00     206.57
  init_mask_alu0_mask_reg_4__115_/clk (d04fyj03yd0b0)                                                             206.57 r
  library hold time                                                                    1.00             -9.47     197.11
  data required time                                                                                              197.11
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              197.11
  data arrival time                                                                                              -192.33
  -------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -4.78


  Startpoint: alu_core0_tmp_add_reg_52_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_core0_tmp_add_reg_60_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                150.38     150.38
  alu_core0_tmp_add_reg_52_/clk (d04fyj03yd0b0)                         17.07                       0.00     150.38 r
  alu_core0_tmp_add_reg_52_/o (d04fyj03yd0b0)                           11.79     1.00             20.42 &   170.80 r
  alu_core0_tmp_add_52_ (net)                    2     1.45 
  route1171/a (d04bfn11wn0a5)                                   0.00    11.79     1.00     0.00     0.05 &   170.86 r
  route1171/o (d04bfn11wn0a5)                                            9.96     1.00             20.90 &   191.76 r
  n11045 (net)                                   1     1.24 
  alu_core0_tmp_add_reg_60_/si (d04fyj03yd0b0)                 -0.17     9.98     1.00    -0.02     0.30 &   192.06 r
  data arrival time                                                                                          192.06

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                156.12     156.12
  clock reconvergence pessimism                                                                     0.00     156.12
  clock uncertainty                                                                                50.00     206.12
  alu_core0_tmp_add_reg_60_/clk (d04fyj03yd0b0)                                                              206.12 r
  library hold time                                                               1.00             -9.28     196.84
  data required time                                                                                         196.84
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         196.84
  data arrival time                                                                                         -192.06
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.77


  Startpoint: fifo2/data_mem_reg_7__4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_11__7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               156.55     156.55
  fifo2/data_mem_reg_7__4_/clk (d04fyj03yd0b0)                         22.90                       0.00     156.55 r
  fifo2/data_mem_reg_7__4_/o (d04fyj03yd0b0)                           13.17     1.00             23.04 &   179.59 r
  fifo2/data_mem_3292_ (net)                    2     1.93 
  fifo2/cts2171/a (d04bfn11wn0a5)                              0.00    13.19     1.00     0.00     0.39 &   179.98 r
  fifo2/cts2171/o (d04bfn11wn0a5)                                       7.08     1.00             19.07 &   199.05 r
  fifo2/n9934 (net)                             1     0.70 
  fifo2/data_mem_reg_11__7_/si (d04fyj03yd0b0)                 0.00     7.08     1.00     0.00     0.12 &   199.17 r
  data arrival time                                                                                         199.17

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.85     162.85
  clock reconvergence pessimism                                                                    0.00     162.85
  clock uncertainty                                                                               50.00     212.85
  fifo2/data_mem_reg_11__7_/clk (d04fyj03yd0b0)                                                             212.85 r
  library hold time                                                              1.00             -8.91     203.94
  data required time                                                                                        203.94
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        203.94
  data arrival time                                                                                        -199.17
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -4.77


  Startpoint: fifo2/data_mem_reg_22__75_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_22__72_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.96     156.96
  fifo2/data_mem_reg_22__75_/clk (d04fyj03yd0b0)                         24.60                       0.00     156.96 r
  fifo2/data_mem_reg_22__75_/o (d04fyj03yd0b0)                            8.85     1.00             21.58 &   178.54 f
  fifo2/data_mem_1308_ (net)                      2     2.31 
  fifo2/cts2372/a (d04bfn11wn0a5)                                0.00     8.88     1.00     0.00     0.40 &   178.94 f
  fifo2/cts2372/o (d04bfn11wn0a5)                                         5.12     1.00             19.23 &   198.17 f
  fifo2/n10139 (net)                              1     0.49 
  fifo2/data_mem_reg_22__72_/si (d04fyj03yd0b0)                  0.00     5.12     1.00     0.00     0.05 &   198.22 f
  data arrival time                                                                                           198.22

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 164.61     164.61
  clock reconvergence pessimism                                                                      0.00     164.61
  clock uncertainty                                                                                 50.00     214.61
  fifo2/data_mem_reg_22__72_/clk (d04fyj03yd0b0)                                                              214.61 r
  library hold time                                                                1.00            -11.62     202.99
  data required time                                                                                          202.99
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.99
  data arrival time                                                                                          -198.22
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.77


  Startpoint: fifo2/data_mem_reg_18__31_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_6__29_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.73     157.73
  fifo2/data_mem_reg_18__31_/clk (d04fyj03yd0b0)                         22.23                       0.00     157.73 r
  fifo2/data_mem_reg_18__31_/o (d04fyj03yd0b0)                           13.01     1.00             22.74 &   180.47 r
  fifo2/data_mem_1812_ (net)                      2     1.88 
  fifo2/cts2935/a (d04bfn11wn0a5)                               -0.27    13.03     1.00    -0.04     0.36 &   180.83 r
  fifo2/cts2935/o (d04bfn11wn0a5)                                         7.01     1.00             18.95 &   199.78 r
  fifo2/n10717 (net)                              1     0.69 
  fifo2/data_mem_reg_6__29_/si (d04fyj03yd0b0)                   0.00     7.02     1.00     0.00     0.08 &   199.86 r
  data arrival time                                                                                           199.86

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.49     163.49
  clock reconvergence pessimism                                                                      0.00     163.49
  clock uncertainty                                                                                 50.00     213.49
  fifo2/data_mem_reg_6__29_/clk (d04fyj03yd0b0)                                                               213.49 r
  library hold time                                                                1.00             -8.87     204.63
  data required time                                                                                          204.63
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          204.63
  data arrival time                                                                                          -199.86
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.77


  Startpoint: fifo2/data_mem_reg_10__96_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__97_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.05     156.05
  fifo2/data_mem_reg_10__96_/clk (d04fyj03yd0b0)                         23.64                       0.00     156.05 r
  fifo2/data_mem_reg_10__96_/o (d04fyj03yd0b0)                            9.01     1.00             21.63 &   177.68 f
  fifo2/data_mem_2973_ (net)                      2     2.43 
  fifo2/cts2720/a (d04bfn11wn0a5)                                0.00     9.07     1.00     0.00     0.49 &   178.17 f
  fifo2/cts2720/o (d04bfn11wn0a5)                                         5.09     1.00             19.28 &   197.45 f
  fifo2/n10494 (net)                              1     0.48 
  fifo2/data_mem_reg_3__97_/si (d04fyj03yd0b0)                   0.00     5.09     1.00     0.00     0.05 &   197.50 f
  data arrival time                                                                                           197.50

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.86     163.86
  clock reconvergence pessimism                                                                      0.00     163.86
  clock uncertainty                                                                                 50.00     213.86
  fifo2/data_mem_reg_3__97_/clk (d04fyj03yd0b0)                                                               213.86 r
  library hold time                                                                1.00            -11.60     202.26
  data required time                                                                                          202.26
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.26
  data arrival time                                                                                          -197.50
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.76


  Startpoint: fifo0/data_mem_reg_8__33_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_22__30_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.23     153.23
  fifo0/data_mem_reg_8__33_/clk (d04fyj03yd0b0)                         20.40                       0.00     153.23 r
  fifo0/data_mem_reg_8__33_/o (d04fyj03yd0b0)                           14.11     1.00             23.40 &   176.63 r
  fifo0/data_mem_8__33_ (net)                    2     2.16 
  fifo0/cts831/a (d04bfn11wn0a5)                               -1.45    14.15     1.00    -0.23     0.26 &   176.89 r
  fifo0/cts831/o (d04bfn11wn0a5)                                         6.44     1.00             18.89 &   195.78 r
  fifo0/n4776 (net)                              1     0.58 
  fifo0/data_mem_reg_22__30_/si (d04fyj03yd0b0)                 0.00     6.45     1.00     0.00     0.10 &   195.88 r
  data arrival time                                                                                          195.88

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.43     159.43
  clock reconvergence pessimism                                                                     0.00     159.43
  clock uncertainty                                                                                50.00     209.43
  fifo0/data_mem_reg_22__30_/clk (d04fyj03yd0b0)                                                             209.43 r
  library hold time                                                               1.00             -8.79     200.64
  data required time                                                                                         200.64
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         200.64
  data arrival time                                                                                         -195.88
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.76


  Startpoint: fifo0/data_mem_reg_11__62_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_19__62_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.44     155.44
  fifo0/data_mem_reg_11__62_/clk (d04fyj03yd0b0)                         23.70                       0.00     155.44 r
  fifo0/data_mem_reg_11__62_/o (d04fyj03yd0b0)                           12.81     1.00             22.28 &   177.72 r
  fifo0/data_mem_11__62_ (net)                    2     1.66 
  fifo0/cts1397/a (d04bfn11wn0a5)                                0.00    12.82     1.00     0.00     0.23 &   177.95 r
  fifo0/cts1397/o (d04bfn11wn0a5)                                         6.54     1.00             18.49 &   196.44 r
  fifo0/n5357 (net)                               1     0.60 
  fifo0/data_mem_reg_19__62_/si (d04fyj03yd0b0)                  0.00     6.54     1.00     0.00     0.05 &   196.50 r
  data arrival time                                                                                           196.50

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.07     160.07
  clock reconvergence pessimism                                                                      0.00     160.07
  clock uncertainty                                                                                 50.00     210.07
  fifo0/data_mem_reg_19__62_/clk (d04fyj03yd0b0)                                                              210.07 r
  library hold time                                                                1.00             -8.81     201.26
  data required time                                                                                          201.26
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.26
  data arrival time                                                                                          -196.50
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.76


  Startpoint: init_mask_in0_seed6_reg_42_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_6__36_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   143.51     143.51
  init_mask_in0_seed6_reg_42_/clk (d04fyj03yd0b0)                          18.76                       0.00     143.51 r
  init_mask_in0_seed6_reg_42_/o (d04fyj03yd0b0)                             8.29     1.00             18.33 &   161.84 r
  init_mask_in0_seed6[42] (net)                     1     0.79 
  route574/a (d04bfn11wn0a5)                                       0.00     8.29     1.00     0.00     0.09 &   161.93 r
  route574/o (d04bfn11wn0a5)                                               15.86     1.00             23.26 &   185.20 r
  n10448 (net)                                      2     2.10 
  init_mask_in0_mask_reg_6__36_/si (d04fyj03yd0b0)                 0.00    15.89     1.00     0.00     0.47 &   185.67 r
  data arrival time                                                                                             185.67

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   150.02     150.02
  clock reconvergence pessimism                                                                        0.00     150.02
  clock uncertainty                                                                                   50.00     200.02
  init_mask_in0_mask_reg_6__36_/clk (d04fyj03yd0b0)                                                             200.02 r
  library hold time                                                                  1.00             -9.59     190.43
  data required time                                                                                            190.43
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            190.43
  data arrival time                                                                                            -185.67
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -4.76


  Startpoint: fifo2/data_mem_reg_18__27_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_11__28_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.91     157.91
  fifo2/data_mem_reg_18__27_/clk (d04fyj03yd0b0)                         22.25                       0.00     157.91 r
  fifo2/data_mem_reg_18__27_/o (d04fyj03yd0b0)                           12.61     1.00             22.38 &   180.29 r
  fifo2/data_mem_1808_ (net)                      2     1.76 
  fifo2/cts1537/a (d04bfn11wn0a5)                               -0.63    12.62     1.00    -0.08     0.18 &   180.47 r
  fifo2/cts1537/o (d04bfn11wn0a5)                                         6.28     1.00             18.18 &   198.65 r
  fifo2/n9286 (net)                               1     0.55 
  fifo2/data_mem_reg_11__28_/si (d04fyj03yd0b0)                  0.00     6.28     1.00     0.00     0.05 &   198.70 r
  data arrival time                                                                                           198.70

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.21     162.21
  clock reconvergence pessimism                                                                      0.00     162.21
  clock uncertainty                                                                                 50.00     212.21
  fifo2/data_mem_reg_11__28_/clk (d04fyj03yd0b0)                                                              212.21 r
  library hold time                                                                1.00             -8.76     203.45
  data required time                                                                                          203.45
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          203.45
  data arrival time                                                                                          -198.70
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.75


  Startpoint: fifo1/data_mem_reg_2__43_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__37_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.32     160.32
  fifo1/data_mem_reg_2__43_/clk (d04fyj03yd0b0)                         24.00                       0.00     160.32 r
  fifo1/data_mem_reg_2__43_/o (d04fyj03yd0b0)                           11.58     1.00             21.77 &   182.09 r
  fifo1/data_mem_2131_ (net)                     2     1.51 
  fifo1/route544/a (d04bfn11wn0a5)                              0.00    11.59     1.00     0.00     0.26 &   182.35 r
  fifo1/route544/o (d04bfn11wn0a5)                                       8.84     1.00             19.90 &   202.25 r
  fifo1/n6746 (net)                              1     1.02 
  fifo1/data_mem_reg_13__37_/si (d04fyj03yd0b0)                -1.13     8.84     1.00    -0.18     0.00 &   202.25 r
  data arrival time                                                                                          202.25

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                166.04     166.04
  clock reconvergence pessimism                                                                     0.00     166.04
  clock uncertainty                                                                                50.00     216.04
  fifo1/data_mem_reg_13__37_/clk (d04fyj03yd0b0)                                                             216.04 r
  library hold time                                                               1.00             -9.04     207.00
  data required time                                                                                         207.00
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         207.00
  data arrival time                                                                                         -202.25
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.75


  Startpoint: fifo0/data_mem_reg_24__38_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_38_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.33     153.33
  fifo0/data_mem_reg_24__38_/clk (d04fyj03yd0b0)                         24.66                       0.00     153.33 r
  fifo0/data_mem_reg_24__38_/o (d04fyj03yd0b0)                           12.60     1.00             22.72 &   176.05 r
  fifo0/data_mem_24__38_ (net)                    2     1.75 
  fifo0/U1539/d (d04can03wn0a5)                                 -0.77    12.62     1.00    -0.14     0.22 &   176.27 r
  fifo0/U1539/o1 (d04can03wn0a5)                                          8.86     1.00             10.59 &   186.86 f
  fifo0/n796 (net)                                1     0.82 
  fifo0/U1542/b (d04nan04ld0b7)                                 -1.12     8.86     1.00    -0.90    -0.76 &   186.10 f
  fifo0/U1542/o1 (d04nan04ld0b7)                                          7.26     1.00             10.78 &   196.88 r
  fifo0/n803 (net)                                1     0.98 
  fifo0/U1548/a (d04non02yn0b5)                                 -0.14     7.27     1.00    -0.02     0.19 &   197.07 r
  fifo0/U1548/o1 (d04non02yn0b5)                                          4.56     1.00              5.04 &   202.11 f
  fifo0/n815 (net)                                1     0.79 
  fifo0/U1561/a (d04nan02yn0b5)                                 -0.42     4.56     1.00    -0.36    -0.22 &   201.88 f
  fifo0/U1561/o1 (d04nan02yn0b5)                                          7.71     1.00              7.91 &   209.79 r
  fifo0/N62 (net)                                 1     1.38 
  fifo0/data_rd_reg_38_/d (d04fyj03yd0c0)                       -1.37     7.76     1.00    -1.22    -0.80 &   208.99 r
  data arrival time                                                                                           208.99

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.02     162.02
  clock reconvergence pessimism                                                                      0.00     162.02
  clock uncertainty                                                                                 50.00     212.02
  fifo0/data_rd_reg_38_/clk (d04fyj03yd0c0)                                                                   212.02 r
  library hold time                                                                1.00              1.71     213.74
  data required time                                                                                          213.74
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          213.74
  data arrival time                                                                                          -208.99
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.74


  Startpoint: fifo0/data_mem_reg_2__38_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_17__38_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.56     158.56
  fifo0/data_mem_reg_2__38_/clk (d04fyj03yd0b0)                         28.52                       0.00     158.56 r
  fifo0/data_mem_reg_2__38_/o (d04fyj03yd0b0)                           13.27     1.00             23.76 &   182.31 r
  fifo0/data_mem_2__38_ (net)                    2     1.88 
  fifo0/cts270/a (d04bfn11wn0a5)                               -0.28    13.28     1.00    -0.17     0.18 &   182.49 r
  fifo0/cts270/o (d04bfn11wn0a5)                                         6.22     1.00             18.36 &   200.85 r
  fifo0/n4198 (net)                              1     0.54 
  fifo0/data_mem_reg_17__38_/si (d04fyj03yd0c0)                 0.00     6.23     1.00     0.00     0.04 &   200.89 r
  data arrival time                                                                                          200.89

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                164.32     164.32
  clock reconvergence pessimism                                                                     0.00     164.32
  clock uncertainty                                                                                50.00     214.32
  fifo0/data_mem_reg_17__38_/clk (d04fyj03yd0c0)                                                             214.32 r
  library hold time                                                               1.00             -8.69     205.63
  data required time                                                                                         205.63
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         205.63
  data arrival time                                                                                         -200.89
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.74


  Startpoint: check_ecc_alu0/secded_alu0_data_encoded_reg_129_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_tmp_reg_129_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                               Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                    0.00       0.00
  clock network delay (propagated)                                                                                       150.21     150.21
  check_ecc_alu0/secded_alu0_data_encoded_reg_129_/clk (d04fyj03yd0b0)                         19.17                       0.00     150.21 r
  check_ecc_alu0/secded_alu0_data_encoded_reg_129_/o (d04fyj03yd0b0)                            8.65     1.00             20.44 &   170.65 f
  check_ecc_alu0/secded_alu0_data_encoded_129_ (net)                    3     2.19 
  check_ecc_alu0/U2058/a (d04nob02ln0b0)                                               0.00     8.67     1.00     0.00     0.32 &   170.96 f
  check_ecc_alu0/U2058/out (d04nob02ln0b0)                                                      4.81     1.00             12.39 &   183.35 f
  check_ecc_alu0/n1727 (net)                                            1     0.78 
  check_ecc_alu0/U2061/d2 (d04mkn22yn0a5)                                              0.00     4.82     1.00     0.00     0.10 &   183.45 f
  check_ecc_alu0/U2061/out (d04mkn22yn0a5)                                                      9.45     1.00             13.88 &   197.33 f
  check_ecc_alu0/secded_alu0_N2056 (net)                                1     1.34 
  check_ecc_alu0/secded_alu0_data_tmp_reg_129_/d (d04fyj03yd0b0)                      -1.49     9.48     1.00    -1.24    -0.85 &   196.47 f
  data arrival time                                                                                                                 196.47

  clock clk (rise edge)                                                                                                    0.00       0.00
  clock network delay (propagated)                                                                                       153.80     153.80
  clock reconvergence pessimism                                                                                            0.00     153.80
  clock uncertainty                                                                                                       50.00     203.80
  check_ecc_alu0/secded_alu0_data_tmp_reg_129_/clk (d04fyj03yd0b0)                                                                  203.80 r
  library hold time                                                                                      1.00             -2.59     201.21
  data required time                                                                                                                201.21
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                201.21
  data arrival time                                                                                                                -196.47
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                   -4.74


  Startpoint: fifo2/data_mem_reg_4__39_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_2__42_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                156.67     156.67
  fifo2/data_mem_reg_4__39_/clk (d04fyj03yd0b0)                         20.68                       0.00     156.67 r
  fifo2/data_mem_reg_4__39_/o (d04fyj03yd0b0)                           12.19     1.00             21.87 &   178.54 r
  fifo2/data_mem_3738_ (net)                     2     1.69 
  fifo2/cts2236/a (d04bfn11wn0a5)                              -0.50    12.20     1.00    -0.07     0.18 &   178.72 r
  fifo2/cts2236/o (d04bfn11wn0a5)                                        7.16     1.00             18.77 &   197.49 r
  fifo2/n10001 (net)                             1     0.72 
  fifo2/data_mem_reg_2__42_/si (d04fyj03yd0b0)                  0.00     7.16     1.00     0.00     0.12 &   197.62 r
  data arrival time                                                                                          197.62

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.23     161.23
  clock reconvergence pessimism                                                                     0.00     161.23
  clock uncertainty                                                                                50.00     211.23
  fifo2/data_mem_reg_2__42_/clk (d04fyj03yd0b0)                                                              211.23 r
  library hold time                                                               1.00             -8.88     202.35
  data required time                                                                                         202.35
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         202.35
  data arrival time                                                                                         -197.62
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.73


  Startpoint: fifo2/data_mem_reg_1__45_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__47_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                156.47     156.47
  fifo2/data_mem_reg_1__45_/clk (d04fyj03yd0b0)                         20.97                       0.00     156.47 r
  fifo2/data_mem_reg_1__45_/o (d04fyj03yd0b0)                            8.53     1.00             18.88 &   175.35 r
  fifo2/data_mem_4155_ (net)                     1     0.84 
  fifo2/cts1476/a (d04bfn11wn0a5)                               0.00     8.53     1.00     0.00     0.14 &   175.49 r
  fifo2/cts1476/o (d04bfn11wn0a5)                                       16.48     1.00             23.99 &   199.49 r
  fifo2/n9225 (net)                              2     2.25 
  fifo2/data_mem_reg_20__47_/si (d04fyj03yd0b0)                -1.34    16.50     1.00    -0.42    -0.01 &   199.48 r
  data arrival time                                                                                          199.48

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                163.91     163.91
  clock reconvergence pessimism                                                                     0.00     163.91
  clock uncertainty                                                                                50.00     213.91
  fifo2/data_mem_reg_20__47_/clk (d04fyj03yd0b0)                                                             213.91 r
  library hold time                                                               1.00             -9.71     204.21
  data required time                                                                                         204.21
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         204.21
  data arrival time                                                                                         -199.48
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.73


  Startpoint: fifo2/data_mem_reg_20__36_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__36_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.91     156.91
  fifo2/data_mem_reg_20__36_/clk (d04fyj03yd0b0)                         21.11                       0.00     156.91 r
  fifo2/data_mem_reg_20__36_/o (d04fyj03yd0b0)                           11.77     1.00             21.57 &   178.48 r
  fifo2/data_mem_1543_ (net)                      2     1.59 
  fifo2/cts3504/a (d04bfn11wn0a5)                               -0.76    11.78     1.00    -0.11     0.14 &   178.61 r
  fifo2/cts3504/o (d04bfn11wn0a5)                                         7.01     1.00             18.50 &   197.11 r
  fifo2/n11298 (net)                              1     0.70 
  fifo2/data_mem_reg_27__36_/si (d04fyj03yd0b0)                  0.00     7.01     1.00     0.00     0.13 &   197.24 r
  data arrival time                                                                                           197.24

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.81     160.81
  clock reconvergence pessimism                                                                      0.00     160.81
  clock uncertainty                                                                                 50.00     210.81
  fifo2/data_mem_reg_27__36_/clk (d04fyj03yd0b0)                                                              210.81 r
  library hold time                                                                1.00             -8.84     201.97
  data required time                                                                                          201.97
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.97
  data arrival time                                                                                          -197.24
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.73


  Startpoint: init_mask_alu0_seed3_reg_91_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_3__79_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    153.63     153.63
  init_mask_alu0_seed3_reg_91_/clk (d04fyj03yd0c0)                          19.63                       0.00     153.63 r
  init_mask_alu0_seed3_reg_91_/o (d04fyj03yd0c0)                             6.44     1.00             18.48 &   172.12 r
  init_mask_alu0_seed3[91] (net)                     1     0.78 
  cts2421/a (d04bfn11wn0a5)                                         0.00     6.45     1.00     0.00     0.07 &   172.19 r
  cts2421/o (d04bfn11wn0a5)                                                 14.95     1.00             21.92 &   194.11 r
  n8289 (net)                                        2     1.95 
  init_mask_alu0_mask_reg_3__79_/si (d04fyj03yd0c0)                -1.29    14.98     1.00    -0.15     0.28 &   194.39 r
  data arrival time                                                                                              194.39

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    158.73     158.73
  clock reconvergence pessimism                                                                         0.00     158.73
  clock uncertainty                                                                                    50.00     208.73
  init_mask_alu0_mask_reg_3__79_/clk (d04fyj03yd0c0)                                                             208.73 r
  library hold time                                                                   1.00             -9.62     199.11
  data required time                                                                                             199.11
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             199.11
  data arrival time                                                                                             -194.39
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.72


  Startpoint: init_mask_alu0_seed4_reg_40_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed4_reg_44_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   150.82     150.82
  init_mask_alu0_seed4_reg_40_/clk (d04fyj03yd0b0)                         18.69                       0.00     150.82 r
  init_mask_alu0_seed4_reg_40_/o (d04fyj03yd0b0)                            8.99     1.00             18.97 &   169.79 r
  init_mask_alu0_seed4_40 (net)                     1     0.97 
  cts3935/a (d04bfn11wn0a5)                                       -0.58     9.01     1.00    -0.08     0.16 &   169.94 r
  cts3935/o (d04bfn11wn0a5)                                                12.70     1.00             21.26 &   191.20 r
  n9803 (net)                                       2     1.55 
  init_mask_alu0_seed4_reg_44_/si (d04fyj03yd0b0)                  0.00    12.72     1.00     0.00     0.28 &   191.48 r
  data arrival time                                                                                             191.48

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   155.58     155.58
  clock reconvergence pessimism                                                                        0.00     155.58
  clock uncertainty                                                                                   50.00     205.58
  init_mask_alu0_seed4_reg_44_/clk (d04fyj03yd0b0)                                                              205.58 r
  library hold time                                                                  1.00             -9.38     196.20
  data required time                                                                                            196.20
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            196.20
  data arrival time                                                                                            -191.48
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -4.72


  Startpoint: fifo2/data_mem_reg_21__99_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__101_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.27     154.27
  fifo2/data_mem_reg_21__99_/clk (d04fyj03yd0b0)                         19.89                       0.00     154.27 r
  fifo2/data_mem_reg_21__99_/o (d04fyj03yd0b0)                           11.22     1.00             20.92 &   175.19 r
  fifo2/data_mem_1469_ (net)                      2     1.46 
  fifo2/cts3041/a (d04bfn11wn0a5)                                0.00    11.23     1.00     0.00     0.20 &   175.39 r
  fifo2/cts3041/o (d04bfn11wn0a5)                                         5.81     1.00             17.23 &   192.61 r
  fifo2/n10825 (net)                              1     0.47 
  fifo2/data_mem_reg_17__101_/si (d04fyj03yd0b0)                 0.00     5.81     1.00     0.00     0.01 &   192.62 r
  data arrival time                                                                                           192.62

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.12     156.12
  clock reconvergence pessimism                                                                      0.00     156.12
  clock uncertainty                                                                                 50.00     206.12
  fifo2/data_mem_reg_17__101_/clk (d04fyj03yd0b0)                                                             206.12 r
  library hold time                                                                1.00             -8.79     197.33
  data required time                                                                                          197.33
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          197.33
  data arrival time                                                                                          -192.62
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.71


  Startpoint: fifo2/data_mem_reg_9__88_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__88_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.43     153.43
  fifo2/data_mem_reg_9__88_/clk (d04fyj03yd0b0)                         22.17                       0.00     153.43 r
  fifo2/data_mem_reg_9__88_/o (d04fyj03yd0b0)                           14.00     1.00             23.57 &   177.00 r
  fifo2/data_mem_3102_ (net)                     2     2.11 
  fifo2/cts4524/a (d04bfn11wn0a5)                              -0.86    14.03     1.00    -0.11     0.31 &   177.31 r
  fifo2/cts4524/o (d04bfn11wn0a5)                                        6.95     1.00             19.27 &   196.57 r
  fifo2/n12355 (net)                             1     0.68 
  fifo2/data_mem_reg_3__88_/si (d04fyj03yd0b0)                  0.00     6.95     1.00     0.00     0.12 &   196.69 r
  data arrival time                                                                                          196.69

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.31     160.31
  clock reconvergence pessimism                                                                     0.00     160.31
  clock uncertainty                                                                                50.00     210.31
  fifo2/data_mem_reg_3__88_/clk (d04fyj03yd0b0)                                                              210.31 r
  library hold time                                                               1.00             -8.91     201.40
  data required time                                                                                         201.40
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         201.40
  data arrival time                                                                                         -196.69
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.71


  Startpoint: init_mask_in0_seed0_reg_49_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_0__43_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   145.03     145.03
  init_mask_in0_seed0_reg_49_/clk (d04fyj03yd0b0)                          19.71                       0.00     145.03 r
  init_mask_in0_seed0_reg_49_/o (d04fyj03yd0b0)                             8.00     1.00             18.20 &   163.23 r
  init_mask_in0_seed0[49] (net)                     1     0.71 
  cts1364/a (d04bfn11wn0a5)                                        0.00     8.00     1.00     0.00     0.04 &   163.26 r
  cts1364/o (d04bfn11wn0a5)                                                12.33     1.00             20.64 &   183.90 r
  n7232 (net)                                       2     1.49 
  init_mask_in0_mask_reg_0__43_/si (d04fyj03nd0b0)                 0.00    12.34     1.00     0.00     0.18 &   184.09 r
  data arrival time                                                                                             184.09

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   148.95     148.95
  clock reconvergence pessimism                                                                        0.00     148.95
  clock uncertainty                                                                                   50.00     198.95
  init_mask_in0_mask_reg_0__43_/clk (d04fyj03nd0b0)                                                             198.95 r
  library hold time                                                                  1.00            -10.16     188.79
  data required time                                                                                            188.79
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            188.79
  data arrival time                                                                                            -184.09
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -4.70


  Startpoint: init_mask_alu0_seed4_reg_151_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed5_reg_149_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    152.72     152.72
  init_mask_alu0_seed4_reg_151_/clk (d04fyj03ld0b0)                         25.45                       0.00     152.72 r
  init_mask_alu0_seed4_reg_151_/o (d04fyj03ld0b0)                            9.11     1.00             24.96 &   177.69 r
  n1380 (net)                                        1     0.62 
  init_mask_alu0_seed5_reg_149_/si (d04fyj03wd0b0)                  0.00     9.12     1.00     0.00     0.07 &   177.76 r
  data arrival time                                                                                              177.76

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    145.91     145.91
  clock reconvergence pessimism                                                                         0.00     145.91
  clock uncertainty                                                                                    50.00     195.91
  init_mask_alu0_seed5_reg_149_/clk (d04fyj03wd0b0)                                                              195.91 r
  library hold time                                                                   1.00            -13.46     182.45
  data required time                                                                                             182.45
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             182.45
  data arrival time                                                                                             -177.76
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.69


  Startpoint: fifo2/data_mem_reg_26__45_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__44_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.40     159.40
  fifo2/data_mem_reg_26__45_/clk (d04fyj03yd0b0)                         25.11                       0.00     159.40 r
  fifo2/data_mem_reg_26__45_/o (d04fyj03yd0b0)                           11.68     1.00             22.10 &   181.50 r
  fifo2/data_mem_730_ (net)                       2     1.54 
  fifo2/cts3065/a (d04bfn11wn0a5)                                0.00    11.69     1.00     0.00     0.21 &   181.71 r
  fifo2/cts3065/o (d04bfn11wn0a5)                                         6.26     1.00             17.82 &   199.53 r
  fifo2/n10849 (net)                              1     0.55 
  fifo2/data_mem_reg_5__44_/si (d04fyj03yd0b0)                   0.00     6.26     1.00     0.00     0.04 &   199.58 r
  data arrival time                                                                                           199.58

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.12     163.12
  clock reconvergence pessimism                                                                      0.00     163.12
  clock uncertainty                                                                                 50.00     213.12
  fifo2/data_mem_reg_5__44_/clk (d04fyj03yd0b0)                                                               213.12 r
  library hold time                                                                1.00             -8.86     204.26
  data required time                                                                                          204.26
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          204.26
  data arrival time                                                                                          -199.58
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.69


  Startpoint: fifo2/data_mem_reg_9__96_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_11__96_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.75     154.75
  fifo2/data_mem_reg_9__96_/clk (d04fyj03yd0b0)                         23.83                       0.00     154.75 r
  fifo2/data_mem_reg_9__96_/o (d04fyj03yd0b0)                            8.93     1.00             21.78 &   176.53 f
  fifo2/data_mem_3110_ (net)                     2     2.48 
  fifo2/cts2721/a (d04bfn11wn0a5)                               0.00     9.03     1.00     0.00     0.67 &   177.20 f
  fifo2/cts2721/o (d04bfn11wn0a5)                                        5.01     1.00             19.15 &   196.36 f
  fifo2/n10495 (net)                             1     0.46 
  fifo2/data_mem_reg_11__96_/si (d04fyj03yd0b0)                 0.00     5.01     1.00     0.00     0.03 &   196.39 f
  data arrival time                                                                                          196.39

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.69     162.69
  clock reconvergence pessimism                                                                     0.00     162.69
  clock uncertainty                                                                                50.00     212.69
  fifo2/data_mem_reg_11__96_/clk (d04fyj03yd0b0)                                                             212.69 r
  library hold time                                                               1.00            -11.61     201.07
  data required time                                                                                         201.07
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         201.07
  data arrival time                                                                                         -196.39
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.68


  Startpoint: fifo2/data_mem_reg_6__30_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__30_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                156.81     156.81
  fifo2/data_mem_reg_6__30_/clk (d04fyj03yd0b0)                         21.07                       0.00     156.81 r
  fifo2/data_mem_reg_6__30_/o (d04fyj03yd0b0)                           11.42     1.00             21.21 &   178.02 r
  fifo2/data_mem_3455_ (net)                     2     1.48 
  fifo2/cts1782/a (d04bfn11wn0a5)                               0.00    11.43     1.00     0.00     0.21 &   178.23 r
  fifo2/cts1782/o (d04bfn11wn0a5)                                        6.17     1.00             17.65 &   195.87 r
  fifo2/n9534 (net)                              1     0.54 
  fifo2/data_mem_reg_3__30_/si (d04fyj03yd0b0)                  0.00     6.17     1.00     0.00     0.04 &   195.92 r
  data arrival time                                                                                          195.92

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.40     159.40
  clock reconvergence pessimism                                                                     0.00     159.40
  clock uncertainty                                                                                50.00     209.40
  fifo2/data_mem_reg_3__30_/clk (d04fyj03yd0b0)                                                              209.40 r
  library hold time                                                               1.00             -8.80     200.60
  data required time                                                                                         200.60
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         200.60
  data arrival time                                                                                         -195.92
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.68


  Startpoint: fifo1/data_mem_reg_19__11_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__11_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.75     153.75
  fifo1/data_mem_reg_19__11_/clk (d04fyj03yd0b0)                         23.82                       0.00     153.75 r
  fifo1/data_mem_reg_19__11_/o (d04fyj03yd0b0)                            8.25     1.00             20.90 &   174.65 f
  fifo1/data_mem_875_ (net)                       2     2.07 
  fifo1/route496/a (d04bfn11wn0a5)                              -0.13     8.30     1.00    -0.02     0.43 &   175.07 f
  fifo1/route496/o (d04bfn11wn0a5)                                        5.99     1.00             19.93 &   195.00 f
  fifo1/n6697 (net)                               1     0.77 
  fifo1/data_mem_reg_10__11_/si (d04fyj03yd0b0)                 -0.58     6.00     1.00    -0.11     0.05 &   195.05 f
  data arrival time                                                                                           195.05

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.42     161.42
  clock reconvergence pessimism                                                                      0.00     161.42
  clock uncertainty                                                                                 50.00     211.42
  fifo1/data_mem_reg_10__11_/clk (d04fyj03yd0b0)                                                              211.42 r
  library hold time                                                                1.00            -11.68     199.73
  data required time                                                                                          199.73
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          199.73
  data arrival time                                                                                          -195.05
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.68


  Startpoint: fifo0/data_mem_reg_14__58_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_58_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.31     154.31
  fifo0/data_mem_reg_14__58_/clk (d04fyj03yd0b0)                         22.41                       0.00     154.31 r
  fifo0/data_mem_reg_14__58_/o (d04fyj03yd0b0)                           13.06     1.00             22.88 &   177.18 r
  fifo0/data_mem_14__58_ (net)                    2     1.91 
  fifo0/U902/b (d04can03nn0a5)                                  -0.22    13.08     1.00    -0.03     0.37 &   177.56 r
  fifo0/U902/o1 (d04can03nn0a5)                                           8.73     1.00             10.65 &   188.20 f
  fifo0/n269 (net)                                1     1.15 
  fifo0/U903/d (d04nan04nn0c0)                                   0.00     8.75     1.00     0.00     0.23 &   188.44 f
  fifo0/U903/o1 (d04nan04nn0c0)                                           7.23     1.00             10.01 &   198.45 r
  fifo0/n273 (net)                                1     2.07 
  fifo0/U904/b (d04non02yn0b3)                                  -0.83     7.45     1.00    -0.46     0.45 &   198.90 r
  fifo0/U904/o1 (d04non02yn0b3)                                           5.85     1.00              6.82 &   205.71 f
  fifo0/n275 (net)                                1     1.18 
  fifo0/U265/b (d04nan02yn0c0)                                   0.00     5.85     1.00     0.00     0.15 &   205.86 f
  fifo0/U265/o1 (d04nan02yn0c0)                                          10.66     1.00              8.55 &   214.42 r
  fifo0/N42 (net)                                 1     4.12 
  fifo0/data_rd_reg_58_/d (d04fyj03yd0c0)                       -3.55    12.64     1.00    -2.44     2.15 &   216.56 r
  data arrival time                                                                                           216.56

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 169.56     169.56
  clock reconvergence pessimism                                                                      0.00     169.56
  clock uncertainty                                                                                 50.00     219.56
  fifo0/data_rd_reg_58_/clk (d04fyj03yd0c0)                                                                   219.56 r
  library hold time                                                                1.00              1.68     221.24
  data required time                                                                                          221.24
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          221.24
  data arrival time                                                                                          -216.56
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.68


  Startpoint: fifo2/data_mem_reg_19__71_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_25__68_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.13     151.13
  fifo2/data_mem_reg_19__71_/clk (d04fyj03yd0b0)                         23.84                       0.00     151.13 r
  fifo2/data_mem_reg_19__71_/o (d04fyj03yd0b0)                            9.30     1.00             21.91 &   173.05 f
  fifo2/data_mem_1715_ (net)                      2     2.57 
  fifo2/cts4253/a (d04bfn11wn0a5)                                0.00     9.38     1.00     0.00     0.58 &   173.63 f
  fifo2/cts4253/o (d04bfn11wn0a5)                                         5.34     1.00             19.76 &   193.39 f
  fifo2/n12074 (net)                              1     0.56 
  fifo2/data_mem_reg_25__68_/si (d04fyj03yd0b0)                  0.00     5.35     1.00     0.00     0.07 &   193.46 f
  data arrival time                                                                                           193.46

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.80     159.80
  clock reconvergence pessimism                                                                      0.00     159.80
  clock uncertainty                                                                                 50.00     209.80
  fifo2/data_mem_reg_25__68_/clk (d04fyj03yd0b0)                                                              209.80 r
  library hold time                                                                1.00            -11.66     198.14
  data required time                                                                                          198.14
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.14
  data arrival time                                                                                          -193.46
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.68


  Startpoint: fifo2/data_mem_reg_28__110_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__110_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  155.46     155.46
  fifo2/data_mem_reg_28__110_/clk (d04fyj03yd0b0)                         21.24                       0.00     155.46 r
  fifo2/data_mem_reg_28__110_/o (d04fyj03yd0b0)                            9.16     1.00             21.35 &   176.80 f
  fifo2/data_mem_521_ (net)                        2     2.47 
  fifo2/cts2498/a (d04bfn11wn0a5)                                 0.00     9.19     1.00     0.00     0.36 &   177.16 f
  fifo2/cts2498/o (d04bfn11wn0a5)                                          5.67     1.00             20.04 &   197.20 f
  fifo2/n10267 (net)                               1     0.66 
  fifo2/data_mem_reg_29__110_/si (d04fyj03yd0b0)                  0.00     5.67     1.00     0.00     0.11 &   197.31 f
  data arrival time                                                                                            197.31

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  163.74     163.74
  clock reconvergence pessimism                                                                       0.00     163.74
  clock uncertainty                                                                                  50.00     213.74
  fifo2/data_mem_reg_29__110_/clk (d04fyj03yd0b0)                                                              213.74 r
  library hold time                                                                 1.00            -11.76     201.99
  data required time                                                                                           201.99
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           201.99
  data arrival time                                                                                           -197.31
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.67


  Startpoint: fifo0/data_mem_reg_5__71_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_5__70_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                146.06     146.06
  fifo0/data_mem_reg_5__71_/clk (d04fyj03yd0b0)                         21.61                       0.00     146.06 r
  fifo0/data_mem_reg_5__71_/o (d04fyj03yd0b0)                           13.28     1.00             22.94 &   169.00 r
  fifo0/data_mem_5__71_ (net)                    2     1.97 
  fifo0/cts655/a (d04bfn11wn0a5)                                0.00    13.31     1.00     0.00     0.43 &   169.43 r
  fifo0/cts655/o (d04bfn11wn0a5)                                         6.08     1.00             18.23 &   187.66 r
  fifo0/n4594 (net)                              1     0.51 
  fifo0/data_mem_reg_5__70_/si (d04fyj03yd0b0)                  0.00     6.08     1.00     0.00     0.04 &   187.70 r
  data arrival time                                                                                          187.70

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                151.16     151.16
  clock reconvergence pessimism                                                                     0.00     151.16
  clock uncertainty                                                                                50.00     201.16
  fifo0/data_mem_reg_5__70_/clk (d04fyj03yd0b0)                                                              201.16 r
  library hold time                                                               1.00             -8.79     192.37
  data required time                                                                                         192.37
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         192.37
  data arrival time                                                                                         -187.70
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.67


  Startpoint: fifo0/data_mem_reg_19__40_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_40_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.89     153.89
  fifo0/data_mem_reg_19__40_/clk (d04fyj03yd0b0)                         25.29                       0.00     153.89 r
  fifo0/data_mem_reg_19__40_/o (d04fyj03yd0b0)                           12.57     1.00             22.89 &   176.77 r
  fifo0/data_mem_19__40_ (net)                    2     1.76 
  fifo0/U1659/b (d04can03ln0a5)                                 -0.47    12.59     1.00    -0.06     0.23 &   177.01 r
  fifo0/U1659/o1 (d04can03ln0a5)                                          8.36     1.00             10.49 &   187.49 f
  fifo0/n911 (net)                                1     0.80 
  fifo0/U1663/a (d04nan04nd0b7)                                 -0.64     8.37     1.00    -0.14    -0.05 &   187.45 f
  fifo0/U1663/o1 (d04nan04nd0b7)                                          7.49     1.00              9.38 &   196.82 r
  fifo0/n912 (net)                                1     1.44 
  fifo0/U1664/b (d04non02yn0b3)                                 -0.88     7.52     1.00    -0.59    -0.28 &   196.54 r
  fifo0/U1664/o1 (d04non02yn0b3)                                          4.38     1.00              6.04 &   202.58 f
  fifo0/n925 (net)                                1     0.87 
  fifo0/U517/a (d04nan02yd0b5)                                  -0.08     4.39     1.00    -0.01     0.09 &   202.66 f
  fifo0/U517/o1 (d04nan02yd0b5)                                           6.92     1.00              7.36 &   210.03 r
  fifo0/N60 (net)                                 1     0.96 
  fifo0/data_rd_reg_40_/d (d04fyj03yd0g0)                       -0.11     6.93     1.00    -0.01     0.15 &   210.18 r
  data arrival time                                                                                           210.18

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.18     162.18
  clock reconvergence pessimism                                                                      0.00     162.18
  clock uncertainty                                                                                 50.00     212.18
  fifo0/data_rd_reg_40_/clk (d04fyj03yd0g0)                                                                   212.18 r
  library hold time                                                                1.00              2.66     214.84
  data required time                                                                                          214.84
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          214.84
  data arrival time                                                                                          -210.18
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.66


  Startpoint: fifo2/data_mem_reg_13__1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_13__9_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.36     158.36
  fifo2/data_mem_reg_13__1_/clk (d04fyj03yd0b0)                         23.23                       0.00     158.36 r
  fifo2/data_mem_reg_13__1_/o (d04fyj03yd0b0)                           13.58     1.00             23.46 &   181.82 r
  fifo2/data_mem_2467_ (net)                     2     2.04 
  fifo2/cts2657/a (d04bfn11wn0a5)                              -0.51    13.62     1.00    -0.07     0.42 &   182.24 r
  fifo2/cts2657/o (d04bfn11wn0a5)                                        7.05     1.00             19.20 &   201.44 r
  fifo2/n10431 (net)                             1     0.69 
  fifo2/data_mem_reg_13__9_/si (d04fyj03yd0b0)                  0.00     7.05     1.00     0.00     0.13 &   201.56 r
  data arrival time                                                                                          201.56

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                165.16     165.16
  clock reconvergence pessimism                                                                     0.00     165.16
  clock uncertainty                                                                                50.00     215.16
  fifo2/data_mem_reg_13__9_/clk (d04fyj03yd0b0)                                                              215.16 r
  library hold time                                                               1.00             -8.94     206.21
  data required time                                                                                         206.21
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         206.21
  data arrival time                                                                                         -201.56
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.65


  Startpoint: fifo1/data_mem_reg_27__41_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__35_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.16     162.16
  fifo1/data_mem_reg_27__41_/clk (d04fyj03yd0b0)                         24.60                       0.00     162.16 r
  fifo1/data_mem_reg_27__41_/o (d04fyj03yd0b0)                           12.32     1.00             22.57 &   184.74 r
  fifo1/data_mem_329_ (net)                       2     1.71 
  fifo1/cts1387/a (d04bfn11wn0a5)                               -0.60    12.33     1.00    -0.08     0.23 &   184.96 r
  fifo1/cts1387/o (d04bfn11wn0a5)                                         7.07     1.00             18.74 &   203.70 r
  fifo1/n5030 (net)                               1     0.70 
  fifo1/data_mem_reg_27__35_/si (d04fyj03yd0b0)                  0.00     7.07     1.00     0.00     0.08 &   203.79 r
  data arrival time                                                                                           203.79

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 167.29     167.29
  clock reconvergence pessimism                                                                      0.00     167.29
  clock uncertainty                                                                                 50.00     217.29
  fifo1/data_mem_reg_27__35_/clk (d04fyj03yd0b0)                                                              217.29 r
  library hold time                                                                1.00             -8.85     208.44
  data required time                                                                                          208.44
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          208.44
  data arrival time                                                                                          -203.79
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.65


  Startpoint: fifo2/data_mem_reg_13__80_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_13__78_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 148.43     148.43
  fifo2/data_mem_reg_13__80_/clk (d04fyj03yd0b0)                         21.92                       0.00     148.43 r
  fifo2/data_mem_reg_13__80_/o (d04fyj03yd0b0)                            8.38     1.00             20.59 &   169.02 f
  fifo2/data_mem_2546_ (net)                      2     2.05 
  fifo2/cts3271/a (d04bfn11wn0a5)                               -0.36     8.40     1.00    -0.05     0.23 &   169.25 f
  fifo2/cts3271/o (d04bfn11wn0a5)                                         5.26     1.00             19.17 &   188.42 f
  fifo2/n11059 (net)                              1     0.54 
  fifo2/data_mem_reg_13__78_/si (d04fyj03yd0b0)                  0.00     5.27     1.00     0.00     0.05 &   188.47 f
  data arrival time                                                                                           188.47

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.82     154.82
  clock reconvergence pessimism                                                                      0.00     154.82
  clock uncertainty                                                                                 50.00     204.82
  fifo2/data_mem_reg_13__78_/clk (d04fyj03yd0b0)                                                              204.82 r
  library hold time                                                                1.00            -11.71     193.11
  data required time                                                                                          193.11
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          193.11
  data arrival time                                                                                          -188.47
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.65


  Startpoint: fifo2/data_mem_reg_4__104_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__105_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.03     156.03
  fifo2/data_mem_reg_4__104_/clk (d04fyj03yd0b0)                         21.19                       0.00     156.03 r
  fifo2/data_mem_reg_4__104_/o (d04fyj03yd0b0)                           11.68     1.00             21.52 &   177.54 r
  fifo2/data_mem_3803_ (net)                      2     1.57 
  fifo2/cts342/a (d04bfn11wn0a5)                                -0.14    11.69     1.00    -0.02     0.20 &   177.75 r
  fifo2/cts342/o (d04bfn11wn0a5)                                          6.39     1.00             17.95 &   195.69 r
  fifo2/n8056 (net)                               1     0.58 
  fifo2/data_mem_reg_21__105_/si (d04fyj03yd0c0)                 0.00     6.39     1.00     0.00     0.06 &   195.75 r
  data arrival time                                                                                           195.75

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.10     159.10
  clock reconvergence pessimism                                                                      0.00     159.10
  clock uncertainty                                                                                 50.00     209.10
  fifo2/data_mem_reg_21__105_/clk (d04fyj03yd0c0)                                                             209.10 r
  library hold time                                                                1.00             -8.71     200.39
  data required time                                                                                          200.39
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.39
  data arrival time                                                                                          -195.75
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.64


  Startpoint: fifo2/data_mem_reg_25__100_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_4__103_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  156.61     156.61
  fifo2/data_mem_reg_25__100_/clk (d04fyj03yd0b0)                         21.71                       0.00     156.61 r
  fifo2/data_mem_reg_25__100_/o (d04fyj03yd0b0)                           13.76     1.00             23.30 &   179.91 r
  fifo2/data_mem_922_ (net)                        2     2.07 
  fifo2/cts661/a (d04bfn11wn0a5)                                  0.00    13.80     1.00     0.00     0.51 &   180.42 r
  fifo2/cts661/o (d04bfn11wn0a5)                                           6.14     1.00             18.46 &   198.88 r
  fifo2/n8388 (net)                                1     0.52 
  fifo2/data_mem_reg_4__103_/si (d04fyj03yd0c0)                   0.00     6.14     1.00     0.00     0.02 &   198.90 r
  data arrival time                                                                                            198.90

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  162.26     162.26
  clock reconvergence pessimism                                                                       0.00     162.26
  clock uncertainty                                                                                  50.00     212.26
  fifo2/data_mem_reg_4__103_/clk (d04fyj03yd0c0)                                                               212.26 r
  library hold time                                                                 1.00             -8.73     203.53
  data required time                                                                                           203.53
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           203.53
  data arrival time                                                                                           -198.90
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.64


  Startpoint: init_mask_alu0_seed6_reg_97_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed6_reg_103_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   156.70     156.70
  init_mask_alu0_seed6_reg_97_/clk (d04fyj03yd0b0)                         19.29                       0.00     156.70 r
  init_mask_alu0_seed6_reg_97_/o (d04fyj03yd0b0)                            9.01     1.00             19.06 &   175.75 r
  init_mask_alu0_seed6[97] (net)                    1     0.96 
  cts1900/a (d04bfn11wn0a5)                                       -0.41     9.01     1.00    -0.06     0.13 &   175.88 r
  cts1900/o (d04bfn11wn0a5)                                                12.78     1.00             21.32 &   197.20 r
  n7768 (net)                                       2     1.56 
  init_mask_alu0_seed6_reg_103_/si (d04fyj03yd0c0)                 0.00    12.79     1.00     0.00     0.27 &   197.47 r
  data arrival time                                                                                             197.47

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   161.51     161.51
  clock reconvergence pessimism                                                                        0.00     161.51
  clock uncertainty                                                                                   50.00     211.51
  init_mask_alu0_seed6_reg_103_/clk (d04fyj03yd0c0)                                                             211.51 r
  library hold time                                                                  1.00             -9.41     202.10
  data required time                                                                                            202.10
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            202.10
  data arrival time                                                                                            -197.47
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -4.63


  Startpoint: fifo0/data_mem_reg_28__40_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_28__38_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 147.24     147.24
  fifo0/data_mem_reg_28__40_/clk (d04fyj03yd0b0)                         23.45                       0.00     147.24 r
  fifo0/data_mem_reg_28__40_/o (d04fyj03yd0b0)                            9.78     1.00             20.32 &   167.55 r
  fifo0/data_mem_28__40_ (net)                    1     1.12 
  fifo0/cts1820/a (d04bfn11wn0a5)                                0.00     9.79     1.00     0.00     0.18 &   167.73 r
  fifo0/cts1820/o (d04bfn11wn0a5)                                        11.76     1.00             21.41 &   189.13 r
  fifo0/n5788 (net)                               2     1.51 
  fifo0/data_mem_reg_28__38_/si (d04fyj03yd0b0)                 -0.72    11.77     1.00    -0.10     0.16 &   189.29 r
  data arrival time                                                                                           189.29

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.25     153.25
  clock reconvergence pessimism                                                                      0.00     153.25
  clock uncertainty                                                                                 50.00     203.25
  fifo0/data_mem_reg_28__38_/clk (d04fyj03yd0b0)                                                              203.25 r
  library hold time                                                                1.00             -9.32     193.93
  data required time                                                                                          193.93
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          193.93
  data arrival time                                                                                          -189.29
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.63


  Startpoint: init_mask_alu0_seed3_reg_12_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   155.03     155.03
  init_mask_alu0_seed3_reg_12_/clk (d04fyj03yd0b0)                         20.05                       0.00     155.03 r
  init_mask_alu0_seed3_reg_12_/o (d04fyj03yd0b0)                            8.42     1.00             18.64 &   173.67 r
  init_mask_alu0_seed3_12 (net)                     1     0.81 
  cts3642/a (d04bfn11wn0a5)                                        0.00     8.43     1.00     0.00     0.09 &   173.76 r
  cts3642/o (d04bfn11wn0a5)                                                14.12     1.00             22.07 &   195.83 r
  n9510 (net)                                       2     1.80 
  init_mask_alu0_seed3_reg_1_/si (d04fyj03yd0b0)                  -1.20    14.14     1.00    -0.14     0.25 &   196.08 r
  data arrival time                                                                                             196.08

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   160.14     160.14
  clock reconvergence pessimism                                                                        0.00     160.14
  clock uncertainty                                                                                   50.00     210.14
  init_mask_alu0_seed3_reg_1_/clk (d04fyj03yd0b0)                                                               210.14 r
  library hold time                                                                  1.00             -9.44     200.70
  data required time                                                                                            200.70
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            200.70
  data arrival time                                                                                            -196.08
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -4.62


  Startpoint: fifo2/data_mem_reg_19__70_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_25__70_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.25     151.25
  fifo2/data_mem_reg_19__70_/clk (d04fyj03yd0b0)                         23.86                       0.00     151.25 r
  fifo2/data_mem_reg_19__70_/o (d04fyj03yd0b0)                            9.83     1.00             22.49 &   173.74 f
  fifo2/data_mem_1714_ (net)                      2     2.86 
  fifo2/cts1297/a (d04bfn11wn0a5)                               -0.15     9.89     1.00    -0.02     0.55 &   174.29 f
  fifo2/cts1297/o (d04bfn11wn0a5)                                         5.26     1.00             19.89 &   194.18 f
  fifo2/n9041 (net)                               1     0.52 
  fifo2/data_mem_reg_25__70_/si (d04fyj03yd0b0)                  0.00     5.26     1.00     0.00     0.05 &   194.22 f
  data arrival time                                                                                           194.22

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.48     160.48
  clock reconvergence pessimism                                                                      0.00     160.48
  clock uncertainty                                                                                 50.00     210.48
  fifo2/data_mem_reg_25__70_/clk (d04fyj03yd0b0)                                                              210.48 r
  library hold time                                                                1.00            -11.64     198.84
  data required time                                                                                          198.84
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.84
  data arrival time                                                                                          -194.22
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.62


  Startpoint: init_mask_in0_seed5_reg_20_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed5_reg_34_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  153.28     153.28
  init_mask_in0_seed5_reg_20_/clk (d04fyj03yd0b0)                         21.12                       0.00     153.28 r
  init_mask_in0_seed5_reg_20_/o (d04fyj03yd0b0)                           13.90     1.00             22.83 &   176.11 r
  init_mask_in0_seed5_20 (net)                     2     1.95 
  route803/a (d04bfn11wn0a5)                                      0.00    13.92     1.00     0.00     0.40 &   176.50 r
  route803/o (d04bfn11wn0a5)                                               6.15     1.00             18.52 &   195.02 r
  n10677 (net)                                     1     0.52 
  init_mask_in0_seed5_reg_34_/si (d04fyj03yd0b0)                  0.00     6.15     1.00     0.00     0.05 &   195.07 r
  data arrival time                                                                                            195.07

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  158.47     158.47
  clock reconvergence pessimism                                                                       0.00     158.47
  clock uncertainty                                                                                  50.00     208.47
  init_mask_in0_seed5_reg_34_/clk (d04fyj03yd0b0)                                                              208.47 r
  library hold time                                                                 1.00             -8.79     199.68
  data required time                                                                                           199.68
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           199.68
  data arrival time                                                                                           -195.07
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.61


  Startpoint: fifo0/data_mem_reg_2__36_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_20__42_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.26     158.26
  fifo0/data_mem_reg_2__36_/clk (d04fyj03yd0b0)                         28.47                       0.00     158.26 r
  fifo0/data_mem_reg_2__36_/o (d04fyj03yd0b0)                           13.08     1.00             23.59 &   181.86 r
  fifo0/data_mem_2__36_ (net)                    2     1.84 
  fifo0/cts1965/a (d04bfn11wn0a5)                              -0.70    13.10     1.00    -0.10     0.24 &   182.10 r
  fifo0/cts1965/o (d04bfn11wn0a5)                                        6.62     1.00             18.65 &   200.75 r
  fifo0/n5938 (net)                              1     0.61 
  fifo0/data_mem_reg_20__42_/si (d04fyj03yd0b0)                 0.00     6.62     1.00     0.00     0.06 &   200.81 r
  data arrival time                                                                                          200.81

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                164.21     164.21
  clock reconvergence pessimism                                                                     0.00     164.21
  clock uncertainty                                                                                50.00     214.21
  fifo0/data_mem_reg_20__42_/clk (d04fyj03yd0b0)                                                             214.21 r
  library hold time                                                               1.00             -8.80     205.42
  data required time                                                                                         205.42
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         205.42
  data arrival time                                                                                         -200.81
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.61


  Startpoint: fifo2/data_mem_reg_11__48_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_9__47_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.14     152.14
  fifo2/data_mem_reg_11__48_/clk (d04fyj03yd0b0)                         21.05                       0.00     152.14 r
  fifo2/data_mem_reg_11__48_/o (d04fyj03yd0b0)                           13.60     1.00             23.14 &   175.27 r
  fifo2/data_mem_2788_ (net)                      2     2.05 
  fifo2/cts2092/a (d04bfn11wn0a5)                                0.00    13.63     1.00     0.00     0.45 &   175.73 r
  fifo2/cts2092/o (d04bfn11wn0a5)                                         6.27     1.00             18.53 &   194.25 r
  fifo2/n9854 (net)                               1     0.55 
  fifo2/data_mem_reg_9__47_/si (d04fyj03yd0b0)                   0.00     6.27     1.00     0.00     0.05 &   194.30 r
  data arrival time                                                                                           194.30

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.70     157.70
  clock reconvergence pessimism                                                                      0.00     157.70
  clock uncertainty                                                                                 50.00     207.70
  fifo2/data_mem_reg_9__47_/clk (d04fyj03yd0b0)                                                               207.70 r
  library hold time                                                                1.00             -8.79     198.91
  data required time                                                                                          198.91
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.91
  data arrival time                                                                                          -194.30
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.60


  Startpoint: check_ecc_in0_secded_in0_data_encoded_reg_54_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_in0_secded_in0_data_encoded_reg_57_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                 0.00       0.00
  clock network delay (propagated)                                                                                    144.61     144.61
  check_ecc_in0_secded_in0_data_encoded_reg_54_/clk (d04fyj03yd0b0)                         20.09                       0.00     144.61 r
  check_ecc_in0_secded_in0_data_encoded_reg_54_/o (d04fyj03yd0b0)                            8.35     1.00             20.45 &   165.06 f
  check_ecc_in0_secded_in0_data_encoded_54_ (net)                    2     2.16 
  cts2647/a (d04bfn11wn0a5)                                                         0.00     8.41     1.00     0.00     0.53 &   165.59 f
  cts2647/o (d04bfn11wn0a5)                                                                  7.43     1.00             21.34 &   186.93 f
  n8515 (net)                                                        2     1.16 
  check_ecc_in0_secded_in0_data_encoded_reg_57_/si (d04fyj03yd0b0)                  0.00     7.44     1.00     0.00     0.14 &   187.06 f
  data arrival time                                                                                                              187.06

  clock clk (rise edge)                                                                                                 0.00       0.00
  clock network delay (propagated)                                                                                    153.79     153.79
  clock reconvergence pessimism                                                                                         0.00     153.79
  clock uncertainty                                                                                                    50.00     203.79
  check_ecc_in0_secded_in0_data_encoded_reg_57_/clk (d04fyj03yd0b0)                                                              203.79 r
  library hold time                                                                                   1.00            -12.12     191.67
  data required time                                                                                                             191.67
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                             191.67
  data arrival time                                                                                                             -187.06
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                -4.60


  Startpoint: fifo2/data_mem_reg_9__127_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_11__127_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.70     151.70
  fifo2/data_mem_reg_9__127_/clk (d04fyj03yd0b0)                         23.94                       0.00     151.70 r
  fifo2/data_mem_reg_9__127_/o (d04fyj03yd0b0)                           12.36     1.00             22.42 &   174.12 r
  fifo2/data_mem_3141_ (net)                      2     1.69 
  fifo2/cts119/a (d04bfn11wn0a5)                                -1.22    12.38     1.00    -0.19     0.09 &   174.21 r
  fifo2/cts119/o (d04bfn11wn0a5)                                          7.86     1.00             19.40 &   193.61 r
  fifo2/n7840 (net)                               1     0.85 
  fifo2/data_mem_reg_11__127_/si (d04fyj03yd0b0)                 0.00     7.87     1.00     0.00     0.14 &   193.75 r
  data arrival time                                                                                           193.75

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.33     157.33
  clock reconvergence pessimism                                                                      0.00     157.33
  clock uncertainty                                                                                 50.00     207.33
  fifo2/data_mem_reg_11__127_/clk (d04fyj03yd0b0)                                                             207.33 r
  library hold time                                                                1.00             -8.98     198.35
  data required time                                                                                          198.35
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.35
  data arrival time                                                                                          -193.75
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.60


  Startpoint: fifo1/data_mem_reg_24__32_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__32_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.81     157.81
  fifo1/data_mem_reg_24__32_/clk (d04fyj03yd0b0)                         23.52                       0.00     157.81 r
  fifo1/data_mem_reg_24__32_/o (d04fyj03yd0b0)                           11.78     1.00             22.52 &   180.33 f
  fifo1/data_mem_536_ (net)                       2     3.31 
  fifo1/route411/a (d04bfn11wn0a5)                              -0.51    12.17     1.00    -0.07     0.84 &   181.17 f
  fifo1/route411/o (d04bfn11wn0a5)                                        5.21     1.00             20.95 &   202.12 f
  fifo1/n6612 (net)                               1     0.48 
  fifo1/data_mem_reg_10__32_/si (d04fyj03yd0b0)                  0.00     5.21     1.00     0.00     0.05 &   202.17 f
  data arrival time                                                                                           202.17

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 168.37     168.37
  clock reconvergence pessimism                                                                      0.00     168.37
  clock uncertainty                                                                                 50.00     218.37
  fifo1/data_mem_reg_10__32_/clk (d04fyj03yd0b0)                                                              218.37 r
  library hold time                                                                1.00            -11.61     206.76
  data required time                                                                                          206.76
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          206.76
  data arrival time                                                                                          -202.17
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.60


  Startpoint: fifo2/data_mem_reg_17__116_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_116_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  148.28     148.28
  fifo2/data_mem_reg_17__116_/clk (d04fyj03yd0b0)                         19.79                       0.00     148.28 r
  fifo2/data_mem_reg_17__116_/o (d04fyj03yd0b0)                           12.83     1.00             22.22 &   170.49 r
  fifo2/data_mem_2034_ (net)                       2     1.84 
  fifo2/U3515/d (d04can03nn0a5)                                  -0.22    12.85     1.00    -0.03     0.32 &   170.82 r
  fifo2/U3515/o1 (d04can03nn0a5)                                          10.22     1.00              9.49 &   180.30 f
  fifo2/n2270 (net)                                1     1.24 
  fifo2/U3518/b (d04nan04yn0d0)                                  -0.66    10.24     1.00    -0.08     0.24 &   180.54 f
  fifo2/U3518/o1 (d04nan04yn0d0)                                           7.55     1.00              8.51 &   189.06 r
  fifo2/n2272 (net)                                1     1.74 
  fifo2/U3519/b (d04non02nn0c0)                                  -0.43     7.64     1.00    -0.06     0.53 &   189.59 r
  fifo2/U3519/o1 (d04non02nn0c0)                                           6.13     1.00              6.96 &   196.54 f
  fifo2/n2274 (net)                                1     2.49 
  fifo2/U3520/b (d04nan02yn0d5)                                  -0.09     6.35     1.00    -0.01     0.82 &   197.36 f
  fifo2/U3520/o1 (d04nan02yn0d5)                                           9.26     1.00              7.10 &   204.46 r
  fifo2/N490 (net)                                 1     6.12 
  fifo2/data_rd_reg_116_/d (d04fyj03yd0c0)                       -2.36    13.39     1.00    -1.50     5.06 &   209.52 r
  data arrival time                                                                                            209.52

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  162.41     162.41
  clock reconvergence pessimism                                                                       0.00     162.41
  clock uncertainty                                                                                  50.00     212.41
  fifo2/data_rd_reg_116_/clk (d04fyj03yd0c0)                                                                   212.41 r
  library hold time                                                                 1.00              1.70     214.11
  data required time                                                                                           214.11
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           214.11
  data arrival time                                                                                           -209.52
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.59


  Startpoint: fifo0/data_mem_reg_5__47_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_5__49_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.91     161.91
  fifo0/data_mem_reg_5__47_/clk (d04fyj03yd0b0)                         23.53                       0.00     161.91 r
  fifo0/data_mem_reg_5__47_/o (d04fyj03yd0b0)                           13.48     1.00             23.41 &   185.32 r
  fifo0/data_mem_5__47_ (net)                    2     2.00 
  fifo0/cts1387/a (d04bfn11wn0a5)                              -0.76    13.51     1.00    -0.10     0.33 &   185.64 r
  fifo0/cts1387/o (d04bfn11wn0a5)                                        6.75     1.00             18.91 &   204.56 r
  fifo0/n5347 (net)                              1     0.64 
  fifo0/data_mem_reg_5__49_/si (d04fyj03yd0b0)                  0.00     6.75     1.00     0.00     0.07 &   204.63 r
  data arrival time                                                                                          204.63

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                168.11     168.11
  clock reconvergence pessimism                                                                     0.00     168.11
  clock uncertainty                                                                                50.00     218.11
  fifo0/data_mem_reg_5__49_/clk (d04fyj03yd0b0)                                                              218.11 r
  library hold time                                                               1.00             -8.90     209.22
  data required time                                                                                         209.22
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         209.22
  data arrival time                                                                                         -204.63
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.59


  Startpoint: fifo0/data_mem_reg_12__40_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_29__40_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.51     151.51
  fifo0/data_mem_reg_12__40_/clk (d04fyj03yd0c0)                         24.10                       0.00     151.51 r
  fifo0/data_mem_reg_12__40_/o (d04fyj03yd0c0)                            8.71     1.00             21.44 &   172.96 r
  fifo0/data_mem_12__40_ (net)                    2     1.91 
  fifo0/route99/a (d04bfn11wn0a5)                               -0.34     8.74     1.00    -0.05     0.31 &   173.27 r
  fifo0/route99/o (d04bfn11wn0a5)                                         5.85     1.00             16.37 &   189.64 r
  fifo0/n6590 (net)                               1     0.49 
  fifo0/data_mem_reg_29__40_/si (d04fyj03yd0c0)                  0.00     5.85     1.00     0.00     0.01 &   189.65 r
  data arrival time                                                                                           189.65

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.96     152.96
  clock reconvergence pessimism                                                                      0.00     152.96
  clock uncertainty                                                                                 50.00     202.96
  fifo0/data_mem_reg_29__40_/clk (d04fyj03yd0c0)                                                              202.96 r
  library hold time                                                                1.00             -8.73     194.23
  data required time                                                                                          194.23
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          194.23
  data arrival time                                                                                          -189.65
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.58


  Startpoint: init_mask_alu0_seed1_reg_87_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed1_reg_88_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   153.50     153.50
  init_mask_alu0_seed1_reg_87_/clk (d04fyj03yd0b0)                         18.72                       0.00     153.50 r
  init_mask_alu0_seed1_reg_87_/o (d04fyj03yd0b0)                            8.15     1.00             18.19 &   171.69 r
  init_mask_alu0_seed1[87] (net)                    1     0.75 
  cts2910/a (d04bfn11wn0a5)                                        0.00     8.15     1.00     0.00     0.04 &   171.73 r
  cts2910/o (d04bfn11wn0a5)                                                14.24     1.00             22.04 &   193.78 r
  n8778 (net)                                       2     1.82 
  init_mask_alu0_seed1_reg_88_/si (d04fyj03yd0b0)                 -0.98    14.25     1.00    -0.11     0.23 &   194.00 r
  data arrival time                                                                                             194.00

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   158.10     158.10
  clock reconvergence pessimism                                                                        0.00     158.10
  clock uncertainty                                                                                   50.00     208.10
  init_mask_alu0_seed1_reg_88_/clk (d04fyj03yd0b0)                                                              208.10 r
  library hold time                                                                  1.00             -9.51     198.58
  data required time                                                                                            198.58
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            198.58
  data arrival time                                                                                            -194.00
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -4.58


  Startpoint: init_mask_in0_seed6_reg_78_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_77_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  147.38     147.38
  init_mask_in0_seed6_reg_78_/clk (d04fyj03yd0b0)                         22.23                       0.00     147.38 r
  init_mask_in0_seed6_reg_78_/o (d04fyj03yd0b0)                           10.35     1.00             20.63 &   168.01 r
  n2473 (net)                                      1     1.27 
  cts275/a (d04bfn11wn0a5)                                        0.00    10.37     1.00     0.00     0.33 &   168.34 r
  cts275/o (d04bfn11wn0a5)                                                 6.17     1.00             17.43 &   185.77 r
  n6142 (net)                                      1     0.56 
  init_mask_in0_seed6_reg_77_/si (d04fyj03wd0b0)                  0.00     6.17     1.00     0.00     0.06 &   185.83 r
  data arrival time                                                                                            185.83

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  153.04     153.04
  clock reconvergence pessimism                                                                       0.00     153.04
  clock uncertainty                                                                                  50.00     203.04
  init_mask_in0_seed6_reg_77_/clk (d04fyj03wd0b0)                                                              203.04 r
  library hold time                                                                 1.00            -12.63     190.41
  data required time                                                                                           190.41
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           190.41
  data arrival time                                                                                           -185.83
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.58


  Startpoint: fifo2/data_mem_reg_5__12_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__13_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.69     161.69
  fifo2/data_mem_reg_5__12_/clk (d04fyj03yd0b0)                         23.95                       0.00     161.69 r
  fifo2/data_mem_reg_5__12_/o (d04fyj03yd0b0)                           12.27     1.00             22.43 &   184.12 r
  fifo2/data_mem_3574_ (net)                     2     1.70 
  fifo2/route515/a (d04bfn11wn0a5)                             -0.57    12.28     1.00    -0.08     0.21 &   184.33 r
  fifo2/route515/o (d04bfn11wn0a5)                                       7.66     1.00             19.21 &   203.54 r
  fifo2/n13089 (net)                             1     0.81 
  fifo2/data_mem_reg_17__13_/si (d04fyj03yd0b0)                -0.47     7.67     1.00    -0.06     0.10 &   203.64 r
  data arrival time                                                                                          203.64

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                167.21     167.21
  clock reconvergence pessimism                                                                     0.00     167.21
  clock uncertainty                                                                                50.00     217.21
  fifo2/data_mem_reg_17__13_/clk (d04fyj03yd0b0)                                                             217.21 r
  library hold time                                                               1.00             -8.99     208.22
  data required time                                                                                         208.22
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         208.22
  data arrival time                                                                                         -203.64
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.58


  Startpoint: fifo1/data_mem_reg_5__63_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__62_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                152.27     152.27
  fifo1/data_mem_reg_5__63_/clk (d04fyj03yd0b0)                         26.72                       0.00     152.27 r
  fifo1/data_mem_reg_5__63_/o (d04fyj03yd0b0)                           12.00     1.00             22.56 &   174.82 r
  fifo1/data_mem_1935_ (net)                     2     1.61 
  fifo1/cts773/a (d04bfn11wn0a5)                                0.00    12.01     1.00     0.00     0.24 &   175.06 r
  fifo1/cts773/o (d04bfn11wn0a5)                                         6.16     1.00             17.84 &   192.91 r
  fifo1/n4400 (net)                              1     0.54 
  fifo1/data_mem_reg_10__62_/si (d04fyj03yd0b0)                 0.00     6.16     1.00     0.00     0.04 &   192.95 r
  data arrival time                                                                                          192.95

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                156.29     156.29
  clock reconvergence pessimism                                                                     0.00     156.29
  clock uncertainty                                                                                50.00     206.29
  fifo1/data_mem_reg_10__62_/clk (d04fyj03yd0b0)                                                             206.29 r
  library hold time                                                               1.00             -8.77     197.52
  data required time                                                                                         197.52
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         197.52
  data arrival time                                                                                         -192.95
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.58


  Startpoint: fifo0/data_mem_reg_18__11_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_18__13_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.56     152.56
  fifo0/data_mem_reg_18__11_/clk (d04fyj03yd0b0)                         23.83                       0.00     152.56 r
  fifo0/data_mem_reg_18__11_/o (d04fyj03yd0b0)                           13.59     1.00             23.47 &   176.03 r
  fifo0/data_mem_18__11_ (net)                    2     2.01 
  fifo0/cts2075/a (d04bfn11wn0a5)                               -0.23    13.62     1.00    -0.03     0.40 &   176.44 r
  fifo0/cts2075/o (d04bfn11wn0a5)                                         6.84     1.00             19.03 &   195.47 r
  fifo0/n6051 (net)                               1     0.66 
  fifo0/data_mem_reg_18__13_/si (d04fyj03yd0b0)                  0.00     6.84     1.00     0.00     0.11 &   195.58 r
  data arrival time                                                                                           195.58

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.04     159.04
  clock reconvergence pessimism                                                                      0.00     159.04
  clock uncertainty                                                                                 50.00     209.04
  fifo0/data_mem_reg_18__13_/clk (d04fyj03yd0b0)                                                              209.04 r
  library hold time                                                                1.00             -8.89     200.15
  data required time                                                                                          200.15
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.15
  data arrival time                                                                                          -195.58
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.57


  Startpoint: fifo1/data_mem_reg_15__65_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__66_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.90     155.90
  fifo1/data_mem_reg_15__65_/clk (d04fyj03yd0b0)                         20.52                       0.00     155.90 r
  fifo1/data_mem_reg_15__65_/o (d04fyj03yd0b0)                           13.35     1.00             22.84 &   178.75 r
  fifo1/data_mem_1217_ (net)                      2     1.99 
  fifo1/cts809/a (d04bfn11wn0a5)                                 0.00    13.38     1.00     0.00     0.42 &   179.17 r
  fifo1/cts809/o (d04bfn11wn0a5)                                          7.04     1.00             19.11 &   198.27 r
  fifo1/n4436 (net)                               1     0.69 
  fifo1/data_mem_reg_15__66_/si (d04fyj03yd0b0)                  0.00     7.04     1.00     0.00     0.12 &   198.40 r
  data arrival time                                                                                           198.40

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.83     161.83
  clock reconvergence pessimism                                                                      0.00     161.83
  clock uncertainty                                                                                 50.00     211.83
  fifo1/data_mem_reg_15__66_/clk (d04fyj03yd0b0)                                                              211.83 r
  library hold time                                                                1.00             -8.86     202.97
  data required time                                                                                          202.97
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.97
  data arrival time                                                                                          -198.40
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.57


  Startpoint: alu_core0_dout_reg_50_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_26__50_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               153.35     153.35
  alu_core0_dout_reg_50_/clk (d04fyj03yd0g0)                           20.46                       0.00     153.35 r
  alu_core0_dout_reg_50_/o (d04fyj03yd0g0)                             14.86     1.00             27.36 &   180.71 r
  alu_out[50] (net)                             4     9.28 
  place794/a (d04bfn00ynue3)                                   0.00    27.43     1.00     0.00     8.03 &   188.75 r
  place794/o (d04bfn00ynue3)                                           19.44     1.00             13.44 &   202.19 r
  n795 (net)                                   32    33.08 
  fifo2/data_mem_reg_26__50_/d (d04fyj03ld0b0)                -0.65    44.95     1.00    -0.07     9.59 &   211.78 r
  data arrival time                                                                                         211.78

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.25     164.25
  clock reconvergence pessimism                                                                    0.00     164.25
  clock uncertainty                                                                               50.00     214.25
  fifo2/data_mem_reg_26__50_/clk (d04fyj03ld0b0)                                                            214.25 r
  library hold time                                                              1.00              2.11     216.36
  data required time                                                                                        216.36
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.36
  data arrival time                                                                                        -211.78
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -4.57


  Startpoint: fifo0/data_mem_reg_11__69_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_16__68_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.86     152.86
  fifo0/data_mem_reg_11__69_/clk (d04fyj03yd0b0)                         22.66                       0.00     152.86 r
  fifo0/data_mem_reg_11__69_/o (d04fyj03yd0b0)                           13.53     1.00             23.19 &   176.06 r
  fifo0/data_mem_11__69_ (net)                    2     1.98 
  fifo0/cts805/a (d04bfn11wn0a5)                                 0.00    13.56     1.00     0.00     0.38 &   176.43 r
  fifo0/cts805/o (d04bfn11wn0a5)                                          6.42     1.00             18.64 &   195.08 r
  fifo0/n4750 (net)                               1     0.58 
  fifo0/data_mem_reg_16__68_/si (d04fyj03yd0b0)                  0.00     6.42     1.00     0.00     0.05 &   195.12 r
  data arrival time                                                                                           195.12

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.54     158.54
  clock reconvergence pessimism                                                                      0.00     158.54
  clock uncertainty                                                                                 50.00     208.54
  fifo0/data_mem_reg_16__68_/clk (d04fyj03yd0b0)                                                              208.54 r
  library hold time                                                                1.00             -8.85     199.69
  data required time                                                                                          199.69
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          199.69
  data arrival time                                                                                          -195.12
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.57


  Startpoint: fifo2/data_mem_reg_14__94_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_9__94_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.63     151.63
  fifo2/data_mem_reg_14__94_/clk (d04fyj03yd0b0)                         22.36                       0.00     151.63 r
  fifo2/data_mem_reg_14__94_/o (d04fyj03yd0b0)                            9.48     1.00             21.91 &   173.54 f
  fifo2/data_mem_2423_ (net)                      2     2.70 
  fifo2/cts1685/a (d04bfn11wn0a5)                               -0.18     9.55     1.00    -0.03     0.56 &   174.10 f
  fifo2/cts1685/o (d04bfn11wn0a5)                                         5.18     1.00             19.62 &   193.72 f
  fifo2/n9435 (net)                               1     0.50 
  fifo2/data_mem_reg_9__94_/si (d04fyj03yd0b0)                   0.00     5.18     1.00     0.00     0.04 &   193.76 f
  data arrival time                                                                                           193.76

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.99     159.99
  clock reconvergence pessimism                                                                      0.00     159.99
  clock uncertainty                                                                                 50.00     209.99
  fifo2/data_mem_reg_9__94_/clk (d04fyj03yd0b0)                                                               209.99 r
  library hold time                                                                1.00            -11.66     198.33
  data required time                                                                                          198.33
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.33
  data arrival time                                                                                          -193.76
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.57


  Startpoint: fifo0/data_mem_reg_0__61_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_3__58_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                149.79     149.79
  fifo0/data_mem_reg_0__61_/clk (d04fyj03yd0b0)                         19.69                       0.00     149.79 r
  fifo0/data_mem_reg_0__61_/o (d04fyj03yd0b0)                            8.30     1.00             20.14 &   169.93 f
  fifo0/data_mem_0__61_ (net)                    2     2.03 
  fifo0/cts2334/a (d04bfn11wn0a5)                               0.00     8.34     1.00     0.00     0.38 &   170.31 f
  fifo0/cts2334/o (d04bfn11wn0a5)                                        5.15     1.00             19.01 &   189.32 f
  fifo0/n6318 (net)                              1     0.51 
  fifo0/data_mem_reg_3__58_/si (d04fyj03yd0b0)                  0.00     5.16     1.00     0.00     0.07 &   189.39 f
  data arrival time                                                                                          189.39

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.67     155.67
  clock reconvergence pessimism                                                                     0.00     155.67
  clock uncertainty                                                                                50.00     205.67
  fifo0/data_mem_reg_3__58_/clk (d04fyj03yd0b0)                                                              205.67 r
  library hold time                                                               1.00            -11.73     193.95
  data required time                                                                                         193.95
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         193.95
  data arrival time                                                                                         -189.39
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.56


  Startpoint: fifo2/data_mem_reg_10__83_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_9__83_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.38     156.38
  fifo2/data_mem_reg_10__83_/clk (d04fyj03yd0b0)                         24.64                       0.00     156.38 r
  fifo2/data_mem_reg_10__83_/o (d04fyj03yd0b0)                           11.49     1.00             21.56 &   177.94 r
  fifo2/data_mem_2960_ (net)                      2     1.40 
  fifo2/cts127/a (d04bfn11wn0a5)                                 0.00    11.49     1.00     0.00     0.11 &   178.05 r
  fifo2/cts127/o (d04bfn11wn0a5)                                          7.35     1.00             18.67 &   196.73 r
  fifo2/n7847 (net)                               1     0.76 
  fifo2/data_mem_reg_9__83_/si (d04fyj03yd0b0)                  -0.31     7.36     1.00    -0.04     0.11 &   196.83 r
  data arrival time                                                                                           196.83

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.31     160.31
  clock reconvergence pessimism                                                                      0.00     160.31
  clock uncertainty                                                                                 50.00     210.31
  fifo2/data_mem_reg_9__83_/clk (d04fyj03yd0b0)                                                               210.31 r
  library hold time                                                                1.00             -8.92     201.38
  data required time                                                                                          201.38
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.38
  data arrival time                                                                                          -196.83
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.55


  Startpoint: fifo2/data_mem_reg_10__82_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__82_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.52     156.52
  fifo2/data_mem_reg_10__82_/clk (d04fyj03yd0b0)                         24.68                       0.00     156.52 r
  fifo2/data_mem_reg_10__82_/o (d04fyj03yd0b0)                           11.80     1.00             22.15 &   178.67 r
  fifo2/data_mem_2959_ (net)                      2     1.58 
  fifo2/cts2986/a (d04bfn11wn0a5)                                0.00    11.81     1.00     0.00     0.25 &   178.92 r
  fifo2/cts2986/o (d04bfn11wn0a5)                                         6.17     1.00             17.78 &   196.70 r
  fifo2/n10768 (net)                              1     0.54 
  fifo2/data_mem_reg_3__82_/si (d04fyj03yd0b0)                   0.00     6.17     1.00     0.00     0.04 &   196.74 r
  data arrival time                                                                                           196.74

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.13     160.13
  clock reconvergence pessimism                                                                      0.00     160.13
  clock uncertainty                                                                                 50.00     210.13
  fifo2/data_mem_reg_3__82_/clk (d04fyj03yd0b0)                                                               210.13 r
  library hold time                                                                1.00             -8.84     201.29
  data required time                                                                                          201.29
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.29
  data arrival time                                                                                          -196.74
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.54


  Startpoint: fifo2/data_mem_reg_15__107_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_13__107_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  155.66     155.66
  fifo2/data_mem_reg_15__107_/clk (d04fyj03yd0b0)                         20.68                       0.00     155.66 r
  fifo2/data_mem_reg_15__107_/o (d04fyj03yd0b0)                           12.62     1.00             22.26 &   177.91 r
  fifo2/data_mem_2299_ (net)                       2     1.81 
  fifo2/cts2932/a (d04bfn11wn0a5)                                 0.00    12.65     1.00     0.00     0.40 &   178.31 r
  fifo2/cts2932/o (d04bfn11wn0a5)                                          7.32     1.00             19.07 &   197.38 r
  fifo2/n10714 (net)                               1     0.75 
  fifo2/data_mem_reg_13__107_/si (d04fyj03yd0b0)                  0.00     7.33     1.00     0.00     0.13 &   197.51 r
  data arrival time                                                                                            197.51

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  160.90     160.90
  clock reconvergence pessimism                                                                       0.00     160.90
  clock uncertainty                                                                                  50.00     210.90
  fifo2/data_mem_reg_13__107_/clk (d04fyj03yd0b0)                                                              210.90 r
  library hold time                                                                 1.00             -8.85     202.05
  data required time                                                                                           202.05
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           202.05
  data arrival time                                                                                           -197.51
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.54


  Startpoint: fifo2/data_mem_reg_7__73_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__75_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.43     161.43
  fifo2/data_mem_reg_7__73_/clk (d04fyj03yd0b0)                         22.16                       0.00     161.43 r
  fifo2/data_mem_reg_7__73_/o (d04fyj03yd0b0)                           13.08     1.00             22.69 &   184.12 r
  fifo2/data_mem_3361_ (net)                     2     1.86 
  fifo2/cts2371/a (d04bfn11wn0a5)                               0.00    13.09     1.00     0.00     0.30 &   184.41 r
  fifo2/cts2371/o (d04bfn11wn0a5)                                        6.41     1.00             18.47 &   202.89 r
  fifo2/n10138 (net)                             1     0.58 
  fifo2/data_mem_reg_7__75_/si (d04fyj03yd0b0)                  0.00     6.41     1.00     0.00     0.06 &   202.94 r
  data arrival time                                                                                          202.94

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                166.33     166.33
  clock reconvergence pessimism                                                                     0.00     166.33
  clock uncertainty                                                                                50.00     216.33
  fifo2/data_mem_reg_7__75_/clk (d04fyj03yd0b0)                                                              216.33 r
  library hold time                                                               1.00             -8.85     207.48
  data required time                                                                                         207.48
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         207.48
  data arrival time                                                                                         -202.94
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.54


  Startpoint: fifo2/data_mem_reg_3__24_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__23_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.74     153.74
  fifo2/data_mem_reg_3__24_/clk (d04fyj03yd0b0)                         21.15                       0.00     153.74 r
  fifo2/data_mem_reg_3__24_/o (d04fyj03yd0b0)                           13.67     1.00             23.08 &   176.82 r
  fifo2/data_mem_3860_ (net)                     2     2.03 
  fifo2/cts1091/a (d04bfn11wn0a5)                               0.00    13.71     1.00     0.00     0.49 &   177.31 r
  fifo2/cts1091/o (d04bfn11wn0a5)                                        6.61     1.00             18.87 &   196.19 r
  fifo2/n8831 (net)                              1     0.61 
  fifo2/data_mem_reg_3__23_/si (d04fyj03yd0b0)                  0.00     6.61     1.00     0.00     0.10 &   196.29 r
  data arrival time                                                                                          196.29

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.67     159.67
  clock reconvergence pessimism                                                                     0.00     159.67
  clock uncertainty                                                                                50.00     209.67
  fifo2/data_mem_reg_3__23_/clk (d04fyj03yd0b0)                                                              209.67 r
  library hold time                                                               1.00             -8.84     200.82
  data required time                                                                                         200.82
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         200.82
  data arrival time                                                                                         -196.29
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.53


  Startpoint: fifo2/data_mem_reg_18__90_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_10__90_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.39     155.39
  fifo2/data_mem_reg_18__90_/clk (d04fyj03yd0b0)                         21.70                       0.00     155.39 r
  fifo2/data_mem_reg_18__90_/o (d04fyj03yd0b0)                           12.69     1.00             22.26 &   177.65 r
  fifo2/data_mem_1871_ (net)                      2     1.76 
  fifo2/cts2589/a (d04bfn11wn0a5)                                0.00    12.71     1.00     0.00     0.36 &   178.02 r
  fifo2/cts2589/o (d04bfn11wn0a5)                                         6.30     1.00             18.23 &   196.25 r
  fifo2/n10361 (net)                              1     0.56 
  fifo2/data_mem_reg_10__90_/si (d04fyj03yd0b0)                  0.00     6.30     1.00     0.00     0.05 &   196.29 r
  data arrival time                                                                                           196.29

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.68     159.68
  clock reconvergence pessimism                                                                      0.00     159.68
  clock uncertainty                                                                                 50.00     209.68
  fifo2/data_mem_reg_10__90_/clk (d04fyj03yd0b0)                                                              209.68 r
  library hold time                                                                1.00             -8.85     200.83
  data required time                                                                                          200.83
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.83
  data arrival time                                                                                          -196.29
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.53


  Startpoint: init_mask_alu0_seed6_reg_115_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_6__108_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    144.14     144.14
  init_mask_alu0_seed6_reg_115_/clk (d04fyj03yd0c0)                         18.90                       0.00     144.14 r
  init_mask_alu0_seed6_reg_115_/o (d04fyj03yd0c0)                            5.05     1.00             17.07 &   161.20 f
  init_mask_alu0_seed6[115] (net)                    1     1.04 
  cts1867/a (d04bfn13wn0b0)                                        -0.03     5.07     1.00    -0.01     0.21 &   161.41 f
  cts1867/o (d04bfn13wn0b0)                                                  6.21     1.00             45.35 &   206.75 f
  n7735 (net)                                        2     1.26 
  init_mask_alu0_mask_reg_6__108_/d (d04fyj03yd0c0)                 0.00     6.21     1.00     0.00     0.14 &   206.90 f
  data arrival time                                                                                              206.90

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    163.42     163.42
  clock reconvergence pessimism                                                                         0.00     163.42
  clock uncertainty                                                                                    50.00     213.42
  init_mask_alu0_mask_reg_6__108_/clk (d04fyj03yd0c0)                                                            213.42 r
  library hold time                                                                   1.00             -1.99     211.43
  data required time                                                                                             211.43
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             211.43
  data arrival time                                                                                             -206.90
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.53


  Startpoint: fifo2/data_mem_reg_9__131_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_10__131_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.35     151.35
  fifo2/data_mem_reg_9__131_/clk (d04fyj03yd0b0)                         23.86                       0.00     151.35 r
  fifo2/data_mem_reg_9__131_/o (d04fyj03yd0b0)                           14.47     1.00             24.02 &   175.37 r
  fifo2/data_mem_3145_ (net)                      2     2.16 
  fifo2/route637/a (d04bfn11wn0a5)                               0.00    14.50     1.00     0.00     0.41 &   175.78 r
  fifo2/route637/o (d04bfn11wn0a5)                                        6.57     1.00             19.12 &   194.91 r
  fifo2/n13215 (net)                              1     0.60 
  fifo2/data_mem_reg_10__131_/si (d04fyj03yd0b0)                 0.00     6.57     1.00     0.00     0.05 &   194.96 r
  data arrival time                                                                                           194.96

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.38     158.38
  clock reconvergence pessimism                                                                      0.00     158.38
  clock uncertainty                                                                                 50.00     208.38
  fifo2/data_mem_reg_10__131_/clk (d04fyj03yd0b0)                                                             208.38 r
  library hold time                                                                1.00             -8.88     199.49
  data required time                                                                                          199.49
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          199.49
  data arrival time                                                                                          -194.96
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.53


  Startpoint: fifo2/data_mem_reg_12__50_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_14__52_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.10     149.10
  fifo2/data_mem_reg_12__50_/clk (d04fyj03yd0b0)                         19.10                       0.00     149.10 r
  fifo2/data_mem_reg_12__50_/o (d04fyj03yd0b0)                            9.08     1.00             19.09 &   168.19 r
  fifo2/data_mem_2653_ (net)                      1     0.98 
  fifo2/cts3135/a (d04bfn11wn0a5)                                0.00     9.08     1.00     0.00     0.20 &   168.39 r
  fifo2/cts3135/o (d04bfn11wn0a5)                                        10.26     1.00             19.96 &   188.35 r
  fifo2/n10921 (net)                              2     1.25 
  fifo2/data_mem_reg_14__52_/si (d04fyj03yd0b0)                  0.00    10.27     1.00     0.00     0.18 &   188.53 r
  data arrival time                                                                                           188.53

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.19     152.19
  clock reconvergence pessimism                                                                      0.00     152.19
  clock uncertainty                                                                                 50.00     202.19
  fifo2/data_mem_reg_14__52_/clk (d04fyj03yd0b0)                                                              202.19 r
  library hold time                                                                1.00             -9.13     193.06
  data required time                                                                                          193.06
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          193.06
  data arrival time                                                                                          -188.53
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.53


  Startpoint: fifo2/data_mem_reg_26__42_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__42_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.20     159.20
  fifo2/data_mem_reg_26__42_/clk (d04fyj03yd0b0)                         25.08                       0.00     159.20 r
  fifo2/data_mem_reg_26__42_/o (d04fyj03yd0b0)                           11.52     1.00             21.97 &   181.17 r
  fifo2/data_mem_727_ (net)                       2     1.51 
  fifo2/cts733/a (d04bfn11wn0a5)                                 0.00    11.53     1.00     0.00     0.27 &   181.45 r
  fifo2/cts733/o (d04bfn11wn0a5)                                          6.27     1.00             17.77 &   199.22 r
  fifo2/n8464 (net)                               1     0.56 
  fifo2/data_mem_reg_5__42_/si (d04fyj03yd0b0)                   0.00     6.27     1.00     0.00     0.04 &   199.26 r
  data arrival time                                                                                           199.26

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.64     162.64
  clock reconvergence pessimism                                                                      0.00     162.64
  clock uncertainty                                                                                 50.00     212.64
  fifo2/data_mem_reg_5__42_/clk (d04fyj03yd0b0)                                                               212.64 r
  library hold time                                                                1.00             -8.85     203.79
  data required time                                                                                          203.79
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          203.79
  data arrival time                                                                                          -199.26
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.53


  Startpoint: init_mask_alu0_mask_reg_5__113_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed5_reg_126_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                              Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.00       0.00
  clock network delay (propagated)                                                                      145.01     145.01
  init_mask_alu0_mask_reg_5__113_/clk (d04fyj03ld0b0)                         20.41                       0.00     145.01 r
  init_mask_alu0_mask_reg_5__113_/o (d04fyj03ld0b0)                           18.30     1.00             33.89 &   178.90 f
  mask_alu[369] (net)                                  3     4.91 
  init_mask_alu0_seed5_reg_126_/si (d04fyj03ld0b0)                   -0.33    18.66     1.00    -0.05     0.93 &   179.83 f
  data arrival time                                                                                                179.83

  clock clk (rise edge)                                                                                   0.00       0.00
  clock network delay (propagated)                                                                      155.46     155.46
  clock reconvergence pessimism                                                                           0.00     155.46
  clock uncertainty                                                                                      50.00     205.46
  init_mask_alu0_seed5_reg_126_/clk (d04fyj03ld0b0)                                                                205.46 r
  library hold time                                                                     1.00            -21.11     184.35
  data required time                                                                                               184.35
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               184.35
  data arrival time                                                                                               -179.83
  --------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.52


  Startpoint: init_mask_in0_seed5_reg_70_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_5__63_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  159.29     159.29
  init_mask_in0_seed5_reg_70_/clk (d04fyj03yd0b0)                         26.18                       0.00     159.29 r
  init_mask_in0_seed5_reg_70_/o (d04fyj03yd0b0)                            9.54     1.00             20.51 &   179.79 r
  init_mask_in0_seed5_70 (net)                     1     1.05 
  cts1323/a (d04bfn11wn0a5)                                       0.00     9.55     1.00     0.00     0.22 &   180.01 r
  cts1323/o (d04bfn11wn0a5)                                               13.10     1.00             22.38 &   202.39 r
  n7191 (net)                                      2     1.77 
  init_mask_in0_mask_reg_5__63_/d (d04fyj03yd0b0)                 0.00    13.12     1.00     0.00     0.37 &   202.76 r
  data arrival time                                                                                            202.76

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  154.73     154.73
  clock reconvergence pessimism                                                                       0.00     154.73
  clock uncertainty                                                                                  50.00     204.73
  init_mask_in0_mask_reg_5__63_/clk (d04fyj03yd0b0)                                                            204.73 r
  library hold time                                                                 1.00              2.55     207.28
  data required time                                                                                           207.28
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           207.28
  data arrival time                                                                                           -202.76
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.52


  Startpoint: fifo0/data_mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               150.42     150.42
  fifo0/data_mem_reg_3__1_/clk (d04fyj03yd0c0)                         21.53                       0.00     150.42 r
  fifo0/data_mem_reg_3__1_/o (d04fyj03yd0c0)                            7.60     1.00             19.93 &   170.35 r
  fifo0/data_mem_3__1_ (net)                    2     1.36 
  fifo0/U2213/d (d04can03nn0a5)                                0.00     7.61     1.00     0.00     0.20 &   170.55 r
  fifo0/U2213/o1 (d04can03nn0a5)                                       10.01     1.00              9.49 &   180.04 f
  fifo0/n1445 (net)                             1     1.36 
  fifo0/U2217/a (d04nan04ld0b7)                               -0.71    10.03     1.00    -0.13     0.20 &   180.24 f
  fifo0/U2217/o1 (d04nan04ld0b7)                                        6.57     1.00              9.23 &   189.46 r
  fifo0/n1451 (net)                             1     0.77 
  fifo0/U2223/a (d04non02wn0b5)                               -0.08     6.58     1.00    -0.01     0.12 &   189.58 r
  fifo0/U2223/o1 (d04non02wn0b5)                                        7.49     1.00              9.08 &   198.67 f
  fifo0/n1463 (net)                             1     1.44 
  fifo0/U2235/b (d04nan02yn0c0)                               -1.09     7.52     1.00    -0.93    -0.60 &   198.07 f
  fifo0/U2235/o1 (d04nan02yn0c0)                                        6.22     1.00              8.06 &   206.13 r
  fifo0/N99 (net)                               1     2.55 
  fifo0/data_rd_reg_1_/d (d04fyj03yd0g0)                      -0.52     6.64     1.00    -0.07     1.09 &   207.22 r
  data arrival time                                                                                         207.22

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               159.04     159.04
  clock reconvergence pessimism                                                                    0.00     159.04
  clock uncertainty                                                                               50.00     209.04
  fifo0/data_rd_reg_1_/clk (d04fyj03yd0g0)                                                                  209.04 r
  library hold time                                                              1.00              2.70     211.74
  data required time                                                                                        211.74
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        211.74
  data arrival time                                                                                        -207.22
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -4.52


  Startpoint: fifo2/data_mem_reg_22__10_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_6__10_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.86     158.86
  fifo2/data_mem_reg_22__10_/clk (d04fyj03yd0b0)                         27.17                       0.00     158.86 r
  fifo2/data_mem_reg_22__10_/o (d04fyj03yd0b0)                            8.22     1.00             21.05 &   179.92 f
  fifo2/data_mem_1243_ (net)                      2     1.95 
  fifo2/route363/a (d04bfn11wn0a5)                              -0.31     8.25     1.00    -0.05     0.26 &   180.18 f
  fifo2/route363/o (d04bfn11wn0a5)                                        5.44     1.00             19.33 &   199.51 f
  fifo2/n12933 (net)                              1     0.60 
  fifo2/data_mem_reg_6__10_/si (d04fyj03yd0b0)                   0.00     5.45     1.00     0.00     0.08 &   199.58 f
  data arrival time                                                                                           199.58

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.81     165.81
  clock reconvergence pessimism                                                                      0.00     165.81
  clock uncertainty                                                                                 50.00     215.81
  fifo2/data_mem_reg_6__10_/clk (d04fyj03yd0b0)                                                               215.81 r
  library hold time                                                                1.00            -11.71     204.10
  data required time                                                                                          204.10
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          204.10
  data arrival time                                                                                          -199.58
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.51


  Startpoint: fifo0/data_mem_reg_10__4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_5__4_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                164.70     164.70
  fifo0/data_mem_reg_10__4_/clk (d04fyj03yd0b0)                         27.98                       0.00     164.70 r
  fifo0/data_mem_reg_10__4_/o (d04fyj03yd0b0)                           11.09     1.00             21.82 &   186.52 r
  fifo0/data_mem_10__4_ (net)                    2     1.34 
  fifo0/cts340/a (d04bfn11wn0a5)                                0.00    11.09     1.00     0.00     0.11 &   186.63 r
  fifo0/cts340/o (d04bfn11wn0a5)                                         6.45     1.00             17.79 &   204.42 r
  fifo0/n4270 (net)                              1     0.60 
  fifo0/data_mem_reg_5__4_/si (d04fyj03yd0b0)                   0.00     6.45     1.00     0.00     0.09 &   204.52 r
  data arrival time                                                                                          204.52

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                167.82     167.82
  clock reconvergence pessimism                                                                     0.00     167.82
  clock uncertainty                                                                                50.00     217.82
  fifo0/data_mem_reg_5__4_/clk (d04fyj03yd0b0)                                                               217.82 r
  library hold time                                                               1.00             -8.79     209.03
  data required time                                                                                         209.03
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         209.03
  data arrival time                                                                                         -204.52
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.51


  Startpoint: fifo0/data_mem_reg_11__28_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_11__29_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 167.08     167.08
  fifo0/data_mem_reg_11__28_/clk (d04fyj03yd0b0)                         24.56                       0.00     167.08 r
  fifo0/data_mem_reg_11__28_/o (d04fyj03yd0b0)                           15.53     1.00             24.85 &   191.93 r
  fifo0/data_mem_11__28_ (net)                    2     2.36 
  fifo0/cts718/a (d04bfn11wn0a5)                                 0.00    15.55     1.00     0.00     0.38 &   192.31 r
  fifo0/cts718/o (d04bfn11wn0a5)                                          5.92     1.00             18.77 &   211.07 r
  fifo0/n4658 (net)                               1     0.47 
  fifo0/data_mem_reg_11__29_/si (d04fyj03yd0b0)                  0.00     5.92     1.00     0.00     0.01 &   211.08 r
  data arrival time                                                                                           211.08

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 174.35     174.35
  clock reconvergence pessimism                                                                      0.00     174.35
  clock uncertainty                                                                                 50.00     224.35
  fifo0/data_mem_reg_11__29_/clk (d04fyj03yd0b0)                                                              224.35 r
  library hold time                                                                1.00             -8.76     215.59
  data required time                                                                                          215.59
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          215.59
  data arrival time                                                                                          -211.08
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.51


  Startpoint: fifo2/data_mem_reg_6__113_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_9__113_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.26     157.26
  fifo2/data_mem_reg_6__113_/clk (d04fyj03yd0b0)                         21.60                       0.00     157.26 r
  fifo2/data_mem_reg_6__113_/o (d04fyj03yd0b0)                           13.09     1.00             22.69 &   179.96 r
  fifo2/data_mem_3538_ (net)                      2     1.89 
  fifo2/cts278/a (d04bfn11wn0a5)                                 0.00    13.11     1.00     0.00     0.36 &   180.32 r
  fifo2/cts278/o (d04bfn11wn0a5)                                          6.35     1.00             18.42 &   198.74 r
  fifo2/n7990 (net)                               1     0.57 
  fifo2/data_mem_reg_9__113_/si (d04fyj03yd0b0)                  0.00     6.35     1.00     0.00     0.05 &   198.79 r
  data arrival time                                                                                           198.79

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.13     162.13
  clock reconvergence pessimism                                                                      0.00     162.13
  clock uncertainty                                                                                 50.00     212.13
  fifo2/data_mem_reg_9__113_/clk (d04fyj03yd0b0)                                                              212.13 r
  library hold time                                                                1.00             -8.83     203.30
  data required time                                                                                          203.30
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          203.30
  data arrival time                                                                                          -198.79
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.50


  Startpoint: fifo2/data_mem_reg_23__37_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_40_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.58     153.58
  fifo2/data_mem_reg_23__37_/clk (d04fyj03yd0b0)                         20.60                       0.00     153.58 r
  fifo2/data_mem_reg_23__37_/o (d04fyj03yd0b0)                           13.54     1.00             23.00 &   176.58 r
  fifo2/data_mem_1133_ (net)                      2     2.03 
  fifo2/cts3268/a (d04bfn11wn0a5)                               -0.82    13.57     1.00    -0.11     0.33 &   176.91 r
  fifo2/cts3268/o (d04bfn11wn0a5)                                         6.32     1.00             18.56 &   195.47 r
  fifo2/n11056 (net)                              1     0.56 
  fifo2/data_rd_reg_40_/si (d04fyj03yd0b0)                       0.00     6.33     1.00     0.00     0.04 &   195.52 r
  data arrival time                                                                                           195.52

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.84     158.84
  clock reconvergence pessimism                                                                      0.00     158.84
  clock uncertainty                                                                                 50.00     208.84
  fifo2/data_rd_reg_40_/clk (d04fyj03yd0b0)                                                                   208.84 r
  library hold time                                                                1.00             -8.82     200.02
  data required time                                                                                          200.02
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.02
  data arrival time                                                                                          -195.52
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.50


  Startpoint: init_mask_in0_seed2_reg_28_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed2_reg_30_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  144.52     144.52
  init_mask_in0_seed2_reg_28_/clk (d04fyj03yd0c0)                         18.05                       0.00     144.52 r
  init_mask_in0_seed2_reg_28_/o (d04fyj03yd0c0)                            8.08     1.00             19.67 &   164.19 r
  init_mask_in0_seed2_28 (net)                     2     1.58 
  route287/a (d04bfn11wn0a5)                                      0.00     8.10     1.00     0.00     0.30 &   164.50 r
  route287/o (d04bfn11wn0a5)                                               7.17     1.00             17.43 &   181.93 r
  n10161 (net)                                     1     0.75 
  init_mask_in0_seed2_reg_30_/si (d04fyj03ld0b0)                  0.00     7.17     1.00     0.00     0.15 &   182.08 r
  data arrival time                                                                                            182.08

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  149.49     149.49
  clock reconvergence pessimism                                                                       0.00     149.49
  clock uncertainty                                                                                  50.00     199.49
  init_mask_in0_seed2_reg_30_/clk (d04fyj03ld0b0)                                                              199.49 r
  library hold time                                                                 1.00            -12.91     186.58
  data required time                                                                                           186.58
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           186.58
  data arrival time                                                                                           -182.08
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.50


  Startpoint: fifo2/data_mem_reg_3__77_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_77_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                150.39     150.39
  fifo2/data_mem_reg_3__77_/clk (d04fyj03yd0b0)                         21.62                       0.00     150.39 r
  fifo2/data_mem_reg_3__77_/o (d04fyj03yd0b0)                           15.54     1.00             24.42 &   174.82 r
  fifo2/data_mem_3913_ (net)                     2     2.39 
  fifo2/U3844/d (d04can03yn0d0)                                 0.00    15.57     1.00     0.00     0.45 &   175.26 r
  fifo2/U3844/o1 (d04can03yn0d0)                                         5.75     1.00              4.66 &   179.92 f
  fifo2/n2619 (net)                              1     1.63 
  fifo2/U3847/b (d04nan04yd0f0)                                -0.08     5.79     1.00    -0.01     0.33 &   180.25 f
  fifo2/U3847/o1 (d04nan04yd0f0)                                         3.99     1.00              6.23 &   186.47 r
  fifo2/n2626 (net)                              1     2.17 
  fifo2/U3853/a (d04non02yn0c5)                                -0.05     4.36     1.00    -0.01     0.87 &   187.34 r
  fifo2/U3853/o1 (d04non02yn0c5)                                         7.38     1.00              5.65 &   192.99 f
  fifo2/n2638 (net)                              1     3.65 
  fifo2/U3865/a (d04nan02yn0c0)                                -0.86     9.11     1.00    -0.40     2.85 &   195.85 f
  fifo2/U3865/o1 (d04nan02yn0c0)                                        13.69     1.00              9.94 &   205.78 r
  fifo2/N88 (net)                                1     5.52 
  fifo2/data_rd_reg_77_/d (d04fyj03yd0c0)                      -3.82    17.13     1.00    -2.40     4.55 &   210.33 r
  data arrival time                                                                                          210.33

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                163.17     163.17
  clock reconvergence pessimism                                                                     0.00     163.17
  clock uncertainty                                                                                50.00     213.17
  fifo2/data_rd_reg_77_/clk (d04fyj03yd0c0)                                                                  213.17 r
  library hold time                                                               1.00              1.66     214.83
  data required time                                                                                         214.83
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         214.83
  data arrival time                                                                                         -210.33
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.50


  Startpoint: fifo2/data_mem_reg_20__55_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__58_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.63     161.63
  fifo2/data_mem_reg_20__55_/clk (d04fyj03yd0b0)                         24.50                       0.00     161.63 r
  fifo2/data_mem_reg_20__55_/o (d04fyj03yd0b0)                            8.19     1.00             20.94 &   182.57 f
  fifo2/data_mem_1562_ (net)                      2     2.04 
  fifo2/cts1882/a (d04bfn11wn0a5)                               -0.55     8.24     1.00    -0.09     0.34 &   182.90 f
  fifo2/cts1882/o (d04bfn11wn0a5)                                         5.93     1.00             19.84 &   202.74 f
  fifo2/n9636 (net)                               1     0.75 
  fifo2/data_mem_reg_20__58_/si (d04fyj03yd0b0)                  0.00     5.94     1.00     0.00     0.14 &   202.88 f
  data arrival time                                                                                           202.88

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 169.13     169.13
  clock reconvergence pessimism                                                                      0.00     169.13
  clock uncertainty                                                                                 50.00     219.13
  fifo2/data_mem_reg_20__58_/clk (d04fyj03yd0b0)                                                              219.13 r
  library hold time                                                                1.00            -11.75     207.38
  data required time                                                                                          207.38
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          207.38
  data arrival time                                                                                          -202.88
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.49


  Startpoint: fifo2/data_mem_reg_10__51_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__51_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.39     153.39
  fifo2/data_mem_reg_10__51_/clk (d04fyj03yd0b0)                         21.87                       0.00     153.39 r
  fifo2/data_mem_reg_10__51_/o (d04fyj03yd0b0)                            8.23     1.00             18.73 &   172.12 r
  fifo2/data_mem_2928_ (net)                      1     0.75 
  fifo2/cts3355/a (d04bfn11wn0a5)                                0.00     8.23     1.00     0.00     0.07 &   172.19 r
  fifo2/cts3355/o (d04bfn11wn0a5)                                        11.51     1.00             20.74 &   192.93 r
  fifo2/n11145 (net)                              2     1.50 
  fifo2/data_mem_reg_3__51_/si (d04fyj03yd0b0)                   0.00    11.52     1.00     0.00     0.24 &   193.17 r
  data arrival time                                                                                           193.17

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.87     156.87
  clock reconvergence pessimism                                                                      0.00     156.87
  clock uncertainty                                                                                 50.00     206.87
  fifo2/data_mem_reg_3__51_/clk (d04fyj03yd0b0)                                                               206.87 r
  library hold time                                                                1.00             -9.21     197.66
  data required time                                                                                          197.66
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          197.66
  data arrival time                                                                                          -193.17
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.49


  Startpoint: fifo2/data_mem_reg_15__51_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_30__51_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.62     154.62
  fifo2/data_mem_reg_15__51_/clk (d04fyj03yd0b0)                         23.55                       0.00     154.62 r
  fifo2/data_mem_reg_15__51_/o (d04fyj03yd0b0)                           13.71     1.00             23.01 &   177.64 r
  fifo2/data_mem_2243_ (net)                      2     1.88 
  fifo2/route788/a (d04bfn11wn0a5)                               0.00    13.72     1.00     0.00     0.28 &   177.92 r
  fifo2/route788/o (d04bfn11wn0a5)                                        7.31     1.00             19.45 &   197.38 r
  fifo2/n13368 (net)                              1     0.74 
  fifo2/data_mem_reg_30__51_/si (d04fyj03yd0b0)                  0.00     7.32     1.00     0.00     0.13 &   197.51 r
  data arrival time                                                                                           197.51

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.92     160.92
  clock reconvergence pessimism                                                                      0.00     160.92
  clock uncertainty                                                                                 50.00     210.92
  fifo2/data_mem_reg_30__51_/clk (d04fyj03yd0b0)                                                              210.92 r
  library hold time                                                                1.00             -8.93     202.00
  data required time                                                                                          202.00
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.00
  data arrival time                                                                                          -197.51
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.49


  Startpoint: fifo2/data_mem_reg_28__73_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__74_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 148.06     148.06
  fifo2/data_mem_reg_28__73_/clk (d04fyj03yd0b0)                         21.58                       0.00     148.06 r
  fifo2/data_mem_reg_28__73_/o (d04fyj03yd0b0)                            8.61     1.00             20.88 &   168.94 f
  fifo2/data_mem_484_ (net)                       2     2.22 
  fifo2/cts4044/a (d04bfn11wn0a5)                                0.00     8.65     1.00     0.00     0.41 &   169.35 f
  fifo2/cts4044/o (d04bfn11wn0a5)                                         4.79     1.00             18.68 &   188.03 f
  fifo2/n11860 (net)                              1     0.39 
  fifo2/data_mem_reg_29__74_/si (d04fyj03yd0b0)                  0.00     4.79     1.00     0.00     0.01 &   188.04 f
  data arrival time                                                                                           188.04

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.11     154.11
  clock reconvergence pessimism                                                                      0.00     154.11
  clock uncertainty                                                                                 50.00     204.11
  fifo2/data_mem_reg_29__74_/clk (d04fyj03yd0b0)                                                              204.11 r
  library hold time                                                                1.00            -11.58     192.53
  data required time                                                                                          192.53
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          192.53
  data arrival time                                                                                          -188.04
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.49


  Startpoint: fifo2/data_mem_reg_9__1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_11__2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               159.36     159.36
  fifo2/data_mem_reg_9__1_/clk (d04fyj03yd0b0)                         23.99                       0.00     159.36 r
  fifo2/data_mem_reg_9__1_/o (d04fyj03yd0b0)                            8.46     1.00             20.99 &   180.35 f
  fifo2/data_mem_3015_ (net)                    2     2.07 
  fifo2/route296/a (d04bfn11wn0a5)                             0.00     8.47     1.00     0.00     0.25 &   180.60 f
  fifo2/route296/o (d04bfn11wn0a5)                                      5.66     1.00             19.67 &   200.28 f
  fifo2/n12864 (net)                            1     0.67 
  fifo2/data_mem_reg_11__2_/si (d04fyj03yd0b0)                 0.00     5.66     1.00     0.00     0.14 &   200.42 f
  data arrival time                                                                                         200.42

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               166.63     166.63
  clock reconvergence pessimism                                                                    0.00     166.63
  clock uncertainty                                                                               50.00     216.63
  fifo2/data_mem_reg_11__2_/clk (d04fyj03yd0b0)                                                             216.63 r
  library hold time                                                              1.00            -11.72     204.91
  data required time                                                                                        204.91
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        204.91
  data arrival time                                                                                        -200.42
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -4.49


  Startpoint: fifo2/data_mem_reg_7__121_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__118_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.27     161.27
  fifo2/data_mem_reg_7__121_/clk (d04fyj03yd0b0)                         21.04                       0.00     161.27 r
  fifo2/data_mem_reg_7__121_/o (d04fyj03yd0b0)                            9.39     1.00             21.57 &   182.84 f
  fifo2/data_mem_3409_ (net)                      2     2.61 
  fifo2/cts4013/a (d04bfn11wn0a5)                                0.00     9.43     1.00     0.00     0.44 &   183.28 f
  fifo2/cts4013/o (d04bfn11wn0a5)                                         5.32     1.00             19.77 &   203.04 f
  fifo2/n11828 (net)                              1     0.55 
  fifo2/data_mem_reg_7__118_/si (d04fyj03yd0b0)                  0.00     5.32     1.00     0.00     0.10 &   203.14 f
  data arrival time                                                                                           203.14

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 169.36     169.36
  clock reconvergence pessimism                                                                      0.00     169.36
  clock uncertainty                                                                                 50.00     219.36
  fifo2/data_mem_reg_7__118_/clk (d04fyj03yd0b0)                                                              219.36 r
  library hold time                                                                1.00            -11.74     207.62
  data required time                                                                                          207.62
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          207.62
  data arrival time                                                                                          -203.14
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.48


  Startpoint: fifo1/data_mem_reg_6__37_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__42_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.83     158.83
  fifo1/data_mem_reg_6__37_/clk (d04fyj03yd0b0)                         24.40                       0.00     158.83 r
  fifo1/data_mem_reg_6__37_/o (d04fyj03yd0b0)                            8.80     1.00             21.68 &   180.51 f
  fifo1/data_mem_1837_ (net)                     2     2.38 
  fifo1/cts1504/a (d04bfn11wn0a5)                              -0.18     8.87     1.00    -0.03     0.51 &   181.02 f
  fifo1/cts1504/o (d04bfn11wn0a5)                                        4.69     1.00             18.66 &   199.68 f
  fifo1/n5153 (net)                              1     0.36 
  fifo1/data_mem_reg_9__42_/si (d04fyj03yd0b0)                  0.00     4.69     1.00     0.00     0.00 &   199.68 f
  data arrival time                                                                                          199.68

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                165.84     165.84
  clock reconvergence pessimism                                                                     0.00     165.84
  clock uncertainty                                                                                50.00     215.84
  fifo1/data_mem_reg_9__42_/clk (d04fyj03yd0b0)                                                              215.84 r
  library hold time                                                               1.00            -11.68     204.16
  data required time                                                                                         204.16
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         204.16
  data arrival time                                                                                         -199.68
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.48


  Startpoint: fifo2/data_mem_reg_18__8_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_9__9_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                163.55     163.55
  fifo2/data_mem_reg_18__8_/clk (d04fyj03yd0b0)                         23.58                       0.00     163.55 r
  fifo2/data_mem_reg_18__8_/o (d04fyj03yd0b0)                           11.41     1.00             21.57 &   185.12 r
  fifo2/data_mem_1789_ (net)                     2     1.47 
  fifo2/cts908/a (d04bfn11wn0a5)                                0.00    11.42     1.00     0.00     0.21 &   185.33 r
  fifo2/cts908/o (d04bfn11wn0a5)                                         6.43     1.00             17.89 &   203.22 r
  fifo2/n8643 (net)                              1     0.59 
  fifo2/data_mem_reg_9__9_/si (d04fyj03yd0b0)                   0.00     6.43     1.00     0.00     0.05 &   203.27 r
  data arrival time                                                                                          203.27

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                166.58     166.58
  clock reconvergence pessimism                                                                     0.00     166.58
  clock uncertainty                                                                                50.00     216.58
  fifo2/data_mem_reg_9__9_/clk (d04fyj03yd0b0)                                                               216.58 r
  library hold time                                                               1.00             -8.83     207.75
  data required time                                                                                         207.75
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         207.75
  data arrival time                                                                                         -203.27
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.48


  Startpoint: fifo0/data_mem_reg_8__49_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_19__47_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                150.27     150.27
  fifo0/data_mem_reg_8__49_/clk (d04fyj03yd0b0)                         24.61                       0.00     150.27 r
  fifo0/data_mem_reg_8__49_/o (d04fyj03yd0b0)                           13.66     1.00             23.65 &   173.92 r
  fifo0/data_mem_8__49_ (net)                    2     2.02 
  fifo0/route193/a (d04bfn11wn0a5)                             -0.25    13.69     1.00    -0.03     0.41 &   174.33 r
  fifo0/route193/o (d04bfn11wn0a5)                                       8.63     1.00             19.90 &   194.23 r
  fifo0/n6685 (net)                              1     0.84 
  fifo0/route194/a (d04bfn11wn0a5)                              0.00     8.63     1.00     0.00     0.10 &   194.34 r
  fifo0/route194/o (d04bfn11wn0a5)                                       6.69     1.00             17.09 &   211.42 r
  fifo0/n6686 (net)                              1     0.65 
  fifo0/data_mem_reg_19__47_/si (d04fyj03yd0b0)                 0.00     6.69     1.00     0.00     0.06 &   211.48 r
  data arrival time                                                                                          211.48

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                174.80     174.80
  clock reconvergence pessimism                                                                     0.00     174.80
  clock uncertainty                                                                                50.00     224.80
  fifo0/data_mem_reg_19__47_/clk (d04fyj03yd0b0)                                                             224.80 r
  library hold time                                                               1.00             -8.84     215.96
  data required time                                                                                         215.96
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         215.96
  data arrival time                                                                                         -211.48
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.47


  Startpoint: fifo0/data_mem_reg_21__55_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_1__52_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 148.32     148.32
  fifo0/data_mem_reg_21__55_/clk (d04fyj03yd0b0)                         22.80                       0.00     148.32 r
  fifo0/data_mem_reg_21__55_/o (d04fyj03yd0b0)                           14.01     1.00             23.73 &   172.04 r
  fifo0/data_mem_21__55_ (net)                    2     2.13 
  fifo0/cts878/a (d04bfn11wn0a5)                                -1.68    14.03     1.00    -0.81    -0.38 &   171.66 r
  fifo0/cts878/o (d04bfn11wn0a5)                                          6.97     1.00             19.29 &   190.95 r
  fifo0/n4825 (net)                               1     0.68 
  fifo0/data_mem_reg_1__52_/si (d04fyj03yd0b0)                   0.00     6.98     1.00     0.00     0.12 &   191.06 r
  data arrival time                                                                                           191.06

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.41     154.41
  clock reconvergence pessimism                                                                      0.00     154.41
  clock uncertainty                                                                                 50.00     204.41
  fifo0/data_mem_reg_1__52_/clk (d04fyj03yd0b0)                                                               204.41 r
  library hold time                                                                1.00             -8.88     195.53
  data required time                                                                                          195.53
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          195.53
  data arrival time                                                                                          -191.06
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.47


  Startpoint: fifo2/data_mem_reg_3__133_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__134_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.03     161.03
  fifo2/data_mem_reg_3__133_/clk (d04fyj03yd0b0)                         24.82                       0.00     161.03 r
  fifo2/data_mem_reg_3__133_/o (d04fyj03yd0b0)                           13.82     1.00             23.70 &   184.73 r
  fifo2/data_mem_3969_ (net)                      2     2.03 
  fifo2/cts2426/a (d04bfn11wn0a5)                                0.00    13.85     1.00     0.00     0.44 &   185.17 r
  fifo2/cts2426/o (d04bfn11wn0a5)                                         7.19     1.00             19.39 &   204.57 r
  fifo2/n10193 (net)                              1     0.72 
  fifo2/data_mem_reg_3__134_/si (d04fyj03yd0b0)                  0.00     7.19     1.00     0.00     0.13 &   204.69 r
  data arrival time                                                                                           204.69

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 168.01     168.01
  clock reconvergence pessimism                                                                      0.00     168.01
  clock uncertainty                                                                                 50.00     218.01
  fifo2/data_mem_reg_3__134_/clk (d04fyj03yd0b0)                                                              218.01 r
  library hold time                                                                1.00             -8.85     209.16
  data required time                                                                                          209.16
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          209.16
  data arrival time                                                                                          -204.69
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.47


  Startpoint: fifo1/data_mem_reg_30__34_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__34_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.96     162.96
  fifo1/data_mem_reg_30__34_/clk (d04fyj03yd0b0)                         20.44                       0.00     162.96 r
  fifo1/data_mem_reg_30__34_/o (d04fyj03yd0b0)                           12.06     1.00             21.73 &   184.69 r
  fifo1/data_mem_106_ (net)                       2     1.67 
  fifo1/cts1890/a (d04bfn11wn0a5)                                0.00    12.07     1.00     0.00     0.24 &   184.93 r
  fifo1/cts1890/o (d04bfn11wn0a5)                                         6.46     1.00             18.15 &   203.08 r
  fifo1/n5544 (net)                               1     0.59 
  fifo1/data_mem_reg_2__34_/si (d04fyj03yd0b0)                   0.00     6.46     1.00     0.00     0.06 &   203.13 r
  data arrival time                                                                                           203.13

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 166.46     166.46
  clock reconvergence pessimism                                                                      0.00     166.46
  clock uncertainty                                                                                 50.00     216.46
  fifo1/data_mem_reg_2__34_/clk (d04fyj03yd0b0)                                                               216.46 r
  library hold time                                                                1.00             -8.86     207.60
  data required time                                                                                          207.60
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          207.60
  data arrival time                                                                                          -203.13
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.46


  Startpoint: fifo2/data_mem_reg_2__116_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_2__118_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.30     158.30
  fifo2/data_mem_reg_2__116_/clk (d04fyj03yd0b0)                         22.11                       0.00     158.30 r
  fifo2/data_mem_reg_2__116_/o (d04fyj03yd0b0)                            8.73     1.00             21.27 &   179.57 f
  fifo2/data_mem_4089_ (net)                      2     2.37 
  fifo2/cts3244/a (d04bfn11wn0a5)                               -0.76     8.81     1.00    -0.14     0.44 &   180.01 f
  fifo2/cts3244/o (d04bfn11wn0a5)                                         5.04     1.00             19.09 &   199.10 f
  fifo2/n11032 (net)                              1     0.47 
  fifo2/data_mem_reg_2__118_/si (d04fyj03yd0b0)                  0.00     5.04     1.00     0.00     0.03 &   199.13 f
  data arrival time                                                                                           199.13

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.25     165.25
  clock reconvergence pessimism                                                                      0.00     165.25
  clock uncertainty                                                                                 50.00     215.25
  fifo2/data_mem_reg_2__118_/clk (d04fyj03yd0b0)                                                              215.25 r
  library hold time                                                                1.00            -11.66     203.59
  data required time                                                                                          203.59
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          203.59
  data arrival time                                                                                          -199.13
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.46


  Startpoint: fifo2/data_mem_reg_17__58_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__61_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 145.93     145.93
  fifo2/data_mem_reg_17__58_/clk (d04fyj03yd0b0)                         20.96                       0.00     145.93 r
  fifo2/data_mem_reg_17__58_/o (d04fyj03yd0b0)                           10.00     1.00             20.14 &   166.07 r
  fifo2/data_mem_1976_ (net)                      1     1.19 
  fifo2/cts4646/a (d04bfn11wn0a5)                                0.00    10.01     1.00     0.00     0.26 &   166.33 r
  fifo2/cts4646/o (d04bfn11wn0a5)                                        11.58     1.00             21.38 &   187.71 r
  fifo2/n12480 (net)                              2     1.49 
  fifo2/data_mem_reg_17__61_/si (d04fyj03yd0b0)                 -0.74    11.60     1.00    -0.09     0.22 &   187.94 r
  data arrival time                                                                                           187.94

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.63     151.63
  clock reconvergence pessimism                                                                      0.00     151.63
  clock uncertainty                                                                                 50.00     201.63
  fifo2/data_mem_reg_17__61_/clk (d04fyj03yd0b0)                                                              201.63 r
  library hold time                                                                1.00             -9.25     192.39
  data required time                                                                                          192.39
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          192.39
  data arrival time                                                                                          -187.94
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.45


  Startpoint: init_mask_alu0_seed0_reg_35_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed0_reg_42_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   152.52     152.52
  init_mask_alu0_seed0_reg_35_/clk (d04fyj03yd0b0)                         20.33                       0.00     152.52 r
  init_mask_alu0_seed0_reg_35_/o (d04fyj03yd0b0)                            8.84     1.00             19.07 &   171.59 r
  init_mask_alu0_seed0_35 (net)                     1     0.92 
  cts558/a (d04bfn11wn0a5)                                         0.00     8.84     1.00     0.00     0.17 &   171.76 r
  cts558/o (d04bfn11wn0a5)                                                 14.30     1.00             22.35 &   194.11 r
  n6425 (net)                                       2     1.83 
  init_mask_alu0_seed0_reg_42_/si (d04fyj03yd0b0)                  0.00    14.32     1.00     0.00     0.36 &   194.47 r
  data arrival time                                                                                             194.47

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   158.38     158.38
  clock reconvergence pessimism                                                                        0.00     158.38
  clock uncertainty                                                                                   50.00     208.38
  init_mask_alu0_seed0_reg_42_/clk (d04fyj03yd0b0)                                                              208.38 r
  library hold time                                                                  1.00             -9.46     198.92
  data required time                                                                                            198.92
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            198.92
  data arrival time                                                                                            -194.47
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -4.45


  Startpoint: fifo2/data_mem_reg_6__16_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_6__18_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.32     158.32
  fifo2/data_mem_reg_6__16_/clk (d04fyj03yd0b0)                         21.57                       0.00     158.32 r
  fifo2/data_mem_reg_6__16_/o (d04fyj03yd0b0)                           14.81     1.00             23.91 &   182.23 r
  fifo2/data_mem_3441_ (net)                     2     2.24 
  fifo2/cts3018/a (d04bfn11wn0a5)                               0.00    14.85     1.00     0.00     0.49 &   182.72 r
  fifo2/cts3018/o (d04bfn11wn0a5)                                        6.61     1.00             19.28 &   202.00 r
  fifo2/n10802 (net)                             1     0.60 
  fifo2/data_mem_reg_6__18_/si (d04fyj03yd0b0)                  0.00     6.61     1.00     0.00     0.06 &   202.05 r
  data arrival time                                                                                          202.05

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                165.35     165.35
  clock reconvergence pessimism                                                                     0.00     165.35
  clock uncertainty                                                                                50.00     215.35
  fifo2/data_mem_reg_6__18_/clk (d04fyj03yd0b0)                                                              215.35 r
  library hold time                                                               1.00             -8.85     206.50
  data required time                                                                                         206.50
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         206.50
  data arrival time                                                                                         -202.05
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.44


  Startpoint: fifo2/data_mem_reg_13__135_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_12__134_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  151.33     151.33
  fifo2/data_mem_reg_13__135_/clk (d04fyj03yd0b0)                         21.33                       0.00     151.33 r
  fifo2/data_mem_reg_13__135_/o (d04fyj03yd0b0)                            9.16     1.00             21.38 &   172.71 f
  fifo2/data_mem_2601_ (net)                       2     2.48 
  fifo2/cts2500/a (d04bfn11wn0a5)                                 0.00     9.20     1.00     0.00     0.43 &   173.14 f
  fifo2/cts2500/o (d04bfn11wn0a5)                                          4.99     1.00             19.21 &   192.35 f
  fifo2/n10269 (net)                               1     0.45 
  fifo2/data_mem_reg_12__134_/si (d04fyj03yd0b0)                  0.00     4.99     1.00     0.00     0.03 &   192.38 f
  data arrival time                                                                                            192.38

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  158.48     158.48
  clock reconvergence pessimism                                                                       0.00     158.48
  clock uncertainty                                                                                  50.00     208.48
  fifo2/data_mem_reg_12__134_/clk (d04fyj03yd0b0)                                                              208.48 r
  library hold time                                                                 1.00            -11.66     196.82
  data required time                                                                                           196.82
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           196.82
  data arrival time                                                                                           -192.38
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.44


  Startpoint: fifo2/data_mem_reg_10__86_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_22__90_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.03     154.03
  fifo2/data_mem_reg_10__86_/clk (d04fyj03yd0b0)                         23.60                       0.00     154.03 r
  fifo2/data_mem_reg_10__86_/o (d04fyj03yd0b0)                           13.92     1.00             23.78 &   177.81 r
  fifo2/data_mem_2963_ (net)                      2     2.11 
  fifo2/cts4521/a (d04bfn11wn0a5)                                0.00    13.95     1.00     0.00     0.48 &   178.29 r
  fifo2/cts4521/o (d04bfn11wn0a5)                                         5.77     1.00             18.16 &   196.45 r
  fifo2/n12352 (net)                              1     0.45 
  fifo2/data_mem_reg_22__90_/si (d04fyj03yd0b0)                  0.00     5.77     1.00     0.00     0.01 &   196.45 r
  data arrival time                                                                                           196.45

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.70     159.70
  clock reconvergence pessimism                                                                      0.00     159.70
  clock uncertainty                                                                                 50.00     209.70
  fifo2/data_mem_reg_22__90_/clk (d04fyj03yd0b0)                                                              209.70 r
  library hold time                                                                1.00             -8.80     200.90
  data required time                                                                                          200.90
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.90
  data arrival time                                                                                          -196.45
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.44


  Startpoint: fifo1/data_mem_reg_11__23_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_rd_reg_23_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.20     152.20
  fifo1/data_mem_reg_11__23_/clk (d04fyj03yd0b0)                         23.79                       0.00     152.20 r
  fifo1/data_mem_reg_11__23_/o (d04fyj03yd0b0)                            9.38     1.00             19.81 &   172.02 r
  fifo1/data_mem_1463_ (net)                      1     0.95 
  fifo1/cts2235/a (d04bfn00ynud5)                                0.00     9.38     1.00     0.00     0.11 &   172.12 r
  fifo1/cts2235/o (d04bfn00ynud5)                                         3.20     1.00              7.62 &   179.74 r
  fifo1/n5898 (net)                               2     1.85 
  fifo1/U1345/d (d04can03ln0a5)                                 -0.37     3.28     1.00    -0.08     0.30 &   180.04 r
  fifo1/U1345/o1 (d04can03ln0a5)                                          7.38     1.00              7.79 &   187.83 f
  fifo1/n607 (net)                                1     0.82 
  fifo1/post_place73/b (d04ann02yn0b3)                          -0.40     7.39     1.00    -0.05     0.06 &   187.89 f
  fifo1/post_place73/o (d04ann02yn0b3)                                    4.34     1.00             10.01 &   197.90 f
  fifo1/n2429 (net)                               1     1.38 
  fifo1/post_place268/c (d04nan03yn0d0)                         -0.09     4.39     1.00    -0.01     0.34 &   198.23 f
  fifo1/post_place268/o1 (d04nan03yn0d0)                                  3.98     1.00              6.21 &   204.44 r
  fifo1/n6101 (net)                               1     0.90 
  fifo1/U1348/b (d04non02yn0c0)                                  0.00     3.98     1.00     0.00     0.08 &   204.52 r
  fifo1/U1348/o1 (d04non02yn0c0)                                          4.49     1.00              4.68 &   209.20 f
  fifo1/n623 (net)                                1     1.88 
  fifo1/U1360/a (d04nan02ln0b5)                                 -0.20     4.67     1.00    -0.04     0.60 &   209.80 f
  fifo1/U1360/o1 (d04nan02ln0b5)                                          8.76     1.00              9.58 &   219.38 r
  fifo1/N77 (net)                                 1     1.18 
  fifo1/data_rd_reg_23_/d (d04fyj03yd0c0)                       -0.15     8.80     1.00    -0.02     0.40 &   219.77 r
  data arrival time                                                                                           219.77

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 172.46     172.46
  clock reconvergence pessimism                                                                      0.00     172.46
  clock uncertainty                                                                                 50.00     222.46
  fifo1/data_rd_reg_23_/clk (d04fyj03yd0c0)                                                                   222.46 r
  library hold time                                                                1.00              1.75     224.21
  data required time                                                                                          224.21
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          224.21
  data arrival time                                                                                          -219.77
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.44


  Startpoint: fifo1/data_mem_reg_16__67_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__67_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.19     152.19
  fifo1/data_mem_reg_16__67_/clk (d04fyj03yd0b0)                         22.32                       0.00     152.19 r
  fifo1/data_mem_reg_16__67_/o (d04fyj03yd0b0)                           11.14     1.00             21.16 &   173.35 r
  fifo1/data_mem_1147_ (net)                      2     1.41 
  fifo1/cts1219/a (d04bfn11wn0a5)                                0.00    11.14     1.00     0.00     0.19 &   173.53 r
  fifo1/cts1219/o (d04bfn11wn0a5)                                         6.46     1.00             17.82 &   191.35 r
  fifo1/n4857 (net)                               1     0.59 
  fifo1/data_mem_reg_26__67_/si (d04fyj03yd0b0)                  0.00     6.46     1.00     0.00     0.05 &   191.40 r
  data arrival time                                                                                           191.40

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.70     154.70
  clock reconvergence pessimism                                                                      0.00     154.70
  clock uncertainty                                                                                 50.00     204.70
  fifo1/data_mem_reg_26__67_/clk (d04fyj03yd0b0)                                                              204.70 r
  library hold time                                                                1.00             -8.86     195.84
  data required time                                                                                          195.84
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          195.84
  data arrival time                                                                                          -191.40
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.44


  Startpoint: fifo2/data_mem_reg_23__73_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__71_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.35     151.35
  fifo2/data_mem_reg_23__73_/clk (d04fyj03yd0b0)                         23.70                       0.00     151.35 r
  fifo2/data_mem_reg_23__73_/o (d04fyj03yd0b0)                           13.22     1.00             23.13 &   174.49 r
  fifo2/data_mem_1169_ (net)                      2     1.91 
  fifo2/cts2449/a (d04bfn11wn0a5)                               -0.81    13.24     1.00    -0.13     0.22 &   174.70 r
  fifo2/cts2449/o (d04bfn11wn0a5)                                         7.82     1.00             19.68 &   194.39 r
  fifo2/n10218 (net)                              1     0.83 
  fifo2/data_mem_reg_23__71_/si (d04fyj03yd0b0)                  0.00     7.83     1.00     0.00     0.12 &   194.50 r
  data arrival time                                                                                           194.50

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.92     157.92
  clock reconvergence pessimism                                                                      0.00     157.92
  clock uncertainty                                                                                 50.00     207.92
  fifo2/data_mem_reg_23__71_/clk (d04fyj03yd0b0)                                                              207.92 r
  library hold time                                                                1.00             -8.98     198.94
  data required time                                                                                          198.94
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.94
  data arrival time                                                                                          -194.50
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.44


  Startpoint: fifo1/data_mem_reg_23__16_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__18_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.67     153.67
  fifo1/data_mem_reg_23__16_/clk (d04fyj03yd0b0)                         24.19                       0.00     153.67 r
  fifo1/data_mem_reg_23__16_/o (d04fyj03yd0b0)                           12.23     1.00             22.41 &   176.08 r
  fifo1/data_mem_592_ (net)                       2     1.68 
  fifo1/cts1649/a (d04bfn11wn0a5)                                0.00    12.24     1.00     0.00     0.25 &   176.33 r
  fifo1/cts1649/o (d04bfn11wn0a5)                                         7.23     1.00             18.85 &   195.19 r
  fifo1/n5298 (net)                               1     0.74 
  fifo1/data_mem_reg_23__18_/si (d04fyj03yd0b0)                  0.00     7.24     1.00     0.00     0.16 &   195.35 r
  data arrival time                                                                                           195.35

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.68     158.68
  clock reconvergence pessimism                                                                      0.00     158.68
  clock uncertainty                                                                                 50.00     208.68
  fifo1/data_mem_reg_23__18_/clk (d04fyj03yd0b0)                                                              208.68 r
  library hold time                                                                1.00             -8.90     199.78
  data required time                                                                                          199.78
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          199.78
  data arrival time                                                                                          -195.35
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.43


  Startpoint: fifo1/data_mem_reg_19__0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                151.95     151.95
  fifo1/data_mem_reg_19__0_/clk (d04fyj03yd0b0)                         23.31                       0.00     151.95 r
  fifo1/data_mem_reg_19__0_/o (d04fyj03yd0b0)                            9.90     1.00             22.52 &   174.46 f
  fifo1/data_mem_864_ (net)                      2     2.94 
  fifo1/route75/a (d04bfn11wn0a5)                               0.00    10.00     1.00     0.00     0.69 &   175.16 f
  fifo1/route75/o (d04bfn11wn0a5)                                        5.41     1.00             20.13 &   195.29 f
  fifo1/n6271 (net)                              1     0.57 
  fifo1/data_mem_reg_10__0_/si (d04fyj03yd0c0)                  0.00     5.41     1.00     0.00     0.06 &   195.35 f
  data arrival time                                                                                          195.35

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.37     161.37
  clock reconvergence pessimism                                                                     0.00     161.37
  clock uncertainty                                                                                50.00     211.37
  fifo1/data_mem_reg_10__0_/clk (d04fyj03yd0c0)                                                              211.37 r
  library hold time                                                               1.00            -11.59     199.78
  data required time                                                                                         199.78
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         199.78
  data arrival time                                                                                         -195.35
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.43


  Startpoint: fifo2/data_mem_reg_7__97_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__96_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.93     153.93
  fifo2/data_mem_reg_7__97_/clk (d04fyj03yd0b0)                         22.76                       0.00     153.93 r
  fifo2/data_mem_reg_7__97_/o (d04fyj03yd0b0)                            8.69     1.00             21.14 &   175.07 f
  fifo2/data_mem_3385_ (net)                     2     2.25 
  fifo2/cts2019/a (d04bfn11wn0a5)                               0.00     8.74     1.00     0.00     0.44 &   175.51 f
  fifo2/cts2019/o (d04bfn11wn0a5)                                        5.19     1.00             19.24 &   194.75 f
  fifo2/n9777 (net)                              1     0.51 
  fifo2/data_mem_reg_7__96_/si (d04fyj03yd0b0)                  0.00     5.19     1.00     0.00     0.05 &   194.79 f
  data arrival time                                                                                          194.79

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.90     160.90
  clock reconvergence pessimism                                                                     0.00     160.90
  clock uncertainty                                                                                50.00     210.90
  fifo2/data_mem_reg_7__96_/clk (d04fyj03yd0b0)                                                              210.90 r
  library hold time                                                               1.00            -11.67     199.22
  data required time                                                                                         199.22
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         199.22
  data arrival time                                                                                         -194.79
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.43


  Startpoint: init_mask_in0_seed1_reg_9_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_1__17_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   145.46     145.46
  init_mask_in0_seed1_reg_9_/clk (d04fyj03yd0b0)                           18.77                       0.00     145.46 r
  init_mask_in0_seed1_reg_9_/o (d04fyj03yd0b0)                             13.89     1.00             22.46 &   167.92 r
  init_mask_in0_seed1_9 (net)                       2     1.96 
  route325/a (d04bfn11wn0a5)                                       0.00    13.91     1.00     0.00     0.41 &   168.33 r
  route325/o (d04bfn11wn0a5)                                                8.26     1.00             20.34 &   188.67 r
  n10199 (net)                                      1     0.93 
  init_mask_in0_mask_reg_1__17_/si (d04fyj03nd0b0)                 0.00     8.27     1.00     0.00     0.20 &   188.87 r
  data arrival time                                                                                             188.87

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   153.07     153.07
  clock reconvergence pessimism                                                                        0.00     153.07
  clock uncertainty                                                                                   50.00     203.07
  init_mask_in0_mask_reg_1__17_/clk (d04fyj03nd0b0)                                                             203.07 r
  library hold time                                                                  1.00             -9.78     193.29
  data required time                                                                                            193.29
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            193.29
  data arrival time                                                                                            -188.87
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -4.42


  Startpoint: fifo2/data_mem_reg_8__27_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_25__28_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                157.15     157.15
  fifo2/data_mem_reg_8__27_/clk (d04fyj03yd0b0)                         23.84                       0.00     157.15 r
  fifo2/data_mem_reg_8__27_/o (d04fyj03yd0b0)                           13.74     1.00             23.66 &   180.81 r
  fifo2/data_mem_3178_ (net)                     2     2.05 
  fifo2/route1091/a (d04bfn11wn0a5)                            -0.26    13.76     1.00    -0.03     0.34 &   181.15 r
  fifo2/route1091/o (d04bfn11wn0a5)                                      6.50     1.00             18.80 &   199.94 r
  fifo2/n13678 (net)                             1     0.59 
  fifo2/data_mem_reg_25__28_/si (d04fyj03yd0b0)                 0.00     6.51     1.00     0.00     0.05 &   200.00 r
  data arrival time                                                                                          200.00

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                163.26     163.26
  clock reconvergence pessimism                                                                     0.00     163.26
  clock uncertainty                                                                                50.00     213.26
  fifo2/data_mem_reg_25__28_/clk (d04fyj03yd0b0)                                                             213.26 r
  library hold time                                                               1.00             -8.84     204.42
  data required time                                                                                         204.42
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         204.42
  data arrival time                                                                                         -200.00
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.42


  Startpoint: fifo0/data_mem_reg_2__39_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_17__39_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.76     158.76
  fifo0/data_mem_reg_2__39_/clk (d04fyj03yd0b0)                         28.54                       0.00     158.76 r
  fifo0/data_mem_reg_2__39_/o (d04fyj03yd0b0)                           14.70     1.00             25.01 &   183.77 r
  fifo0/data_mem_2__39_ (net)                    2     2.25 
  fifo0/cts1803/a (d04bfn11wn0a5)                              -3.39    14.74     1.00    -2.68    -2.13 &   181.63 r
  fifo0/cts1803/o (d04bfn11wn0a5)                                        6.96     1.00             19.53 &   201.17 r
  fifo0/n5771 (net)                              1     0.67 
  fifo0/data_mem_reg_17__39_/si (d04fyj03yd0b0)                 0.00     6.96     1.00     0.00     0.12 &   201.28 r
  data arrival time                                                                                          201.28

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                164.54     164.54
  clock reconvergence pessimism                                                                     0.00     164.54
  clock uncertainty                                                                                50.00     214.54
  fifo0/data_mem_reg_17__39_/clk (d04fyj03yd0b0)                                                             214.54 r
  library hold time                                                               1.00             -8.83     205.70
  data required time                                                                                         205.70
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         205.70
  data arrival time                                                                                         -201.28
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.42


  Startpoint: fifo2/data_mem_reg_5__19_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__18_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                156.11     156.11
  fifo2/data_mem_reg_5__19_/clk (d04fyj03yd0b0)                         23.95                       0.00     156.11 r
  fifo2/data_mem_reg_5__19_/o (d04fyj03yd0b0)                           11.57     1.00             21.83 &   177.95 r
  fifo2/data_mem_3581_ (net)                     2     1.52 
  fifo2/route446/a (d04bfn11wn0a5)                             -0.18    11.57     1.00    -0.02     0.20 &   178.15 r
  fifo2/route446/o (d04bfn11wn0a5)                                       9.37     1.00             20.35 &   198.49 r
  fifo2/n13020 (net)                             1     1.13 
  fifo2/data_mem_reg_16__18_/si (d04fyj03yd0b0)                 0.00     9.39     1.00     0.00     0.33 &   198.82 r
  data arrival time                                                                                          198.82

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.30     162.30
  clock reconvergence pessimism                                                                     0.00     162.30
  clock uncertainty                                                                                50.00     212.30
  fifo2/data_mem_reg_16__18_/clk (d04fyj03yd0b0)                                                             212.30 r
  library hold time                                                               1.00             -9.06     203.24
  data required time                                                                                         203.24
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         203.24
  data arrival time                                                                                         -198.82
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.42


  Startpoint: fifo0/data_mem_reg_1__70_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_19__71_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.82     155.82
  fifo0/data_mem_reg_1__70_/clk (d04fyj03yd0b0)                         22.56                       0.00     155.82 r
  fifo0/data_mem_reg_1__70_/o (d04fyj03yd0b0)                           11.34     1.00             21.37 &   177.19 r
  fifo0/data_mem_1__70_ (net)                    2     1.46 
  fifo0/cts2005/a (d04bfn11wn0a5)                               0.00    11.35     1.00     0.00     0.22 &   177.40 r
  fifo0/cts2005/o (d04bfn11wn0a5)                                        6.25     1.00             17.69 &   195.09 r
  fifo0/n5978 (net)                              1     0.55 
  fifo0/data_mem_reg_19__71_/si (d04fyj03yd0b0)                 0.00     6.25     1.00     0.00     0.04 &   195.13 r
  data arrival time                                                                                          195.13

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.35     158.35
  clock reconvergence pessimism                                                                     0.00     158.35
  clock uncertainty                                                                                50.00     208.35
  fifo0/data_mem_reg_19__71_/clk (d04fyj03yd0b0)                                                             208.35 r
  library hold time                                                               1.00             -8.81     199.55
  data required time                                                                                         199.55
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         199.55
  data arrival time                                                                                         -195.13
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.41


  Startpoint: init_mask_in0_seed3_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed1_reg_30_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.96     156.96
  init_mask_in0_seed3_reg_0_/clk (d04fyj03yd0b0)                         24.39                       0.00     156.96 r
  init_mask_in0_seed3_reg_0_/o (d04fyj03yd0b0)                            8.95     1.00             19.78 &   176.73 r
  n2360 (net)                                     1     0.92 
  cts1663/a (d04bfn11wn0a5)                                      0.00     8.96     1.00     0.00     0.19 &   176.93 r
  cts1663/o (d04bfn11wn0a5)                                               6.24     1.00             16.83 &   193.75 r
  n7531 (net)                                     1     0.56 
  init_mask_in0_seed1_reg_30_/si (d04fyj03yd0b0)                 0.00     6.24     1.00     0.00     0.04 &   193.79 r
  data arrival time                                                                                           193.79

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.12     157.12
  clock reconvergence pessimism                                                                      0.00     157.12
  clock uncertainty                                                                                 50.00     207.12
  init_mask_in0_seed1_reg_30_/clk (d04fyj03yd0b0)                                                             207.12 r
  library hold time                                                                1.00             -8.92     198.20
  data required time                                                                                          198.20
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.20
  data arrival time                                                                                          -193.79
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.41


  Startpoint: init_mask_alu0_seed0_reg_95_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed0_reg_98_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   153.88     153.88
  init_mask_alu0_seed0_reg_95_/clk (d04fyj03yd0b0)                         20.05                       0.00     153.88 r
  init_mask_alu0_seed0_reg_95_/o (d04fyj03yd0b0)                            9.53     1.00             19.62 &   173.50 r
  init_mask_alu0_seed0[95] (net)                    1     1.09 
  cts2070/a (d04bfn11wn0a5)                                        0.00     9.55     1.00     0.00     0.26 &   173.75 r
  cts2070/o (d04bfn11wn0a5)                                                13.46     1.00             22.00 &   195.75 r
  n7938 (net)                                       2     1.67 
  init_mask_alu0_seed0_reg_98_/si (d04fyj03yd0b0)                 -1.48    13.47     1.00    -0.21     0.03 &   195.78 r
  data arrival time                                                                                             195.78

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   159.57     159.57
  clock reconvergence pessimism                                                                        0.00     159.57
  clock uncertainty                                                                                   50.00     209.57
  init_mask_alu0_seed0_reg_98_/clk (d04fyj03yd0b0)                                                              209.57 r
  library hold time                                                                  1.00             -9.38     200.18
  data required time                                                                                            200.18
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            200.18
  data arrival time                                                                                            -195.78
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -4.40


  Startpoint: fifo2/data_mem_reg_27__6_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.18     159.18
  fifo2/data_mem_reg_27__6_/clk (d04fyj03yd0b0)                         23.12                       0.00     159.18 r
  fifo2/data_mem_reg_27__6_/o (d04fyj03yd0b0)                           13.40     1.00             23.07 &   182.25 r
  fifo2/data_mem_554_ (net)                      2     1.93 
  fifo2/cts1094/a (d04bfn11wn0a5)                               0.00    13.42     1.00     0.00     0.39 &   182.64 r
  fifo2/cts1094/o (d04bfn11wn0a5)                                        6.26     1.00             18.44 &   201.08 r
  fifo2/n8834 (net)                              1     0.55 
  fifo2/data_mem_reg_1__2_/si (d04fyj03yd0b0)                   0.00     6.26     1.00     0.00     0.04 &   201.12 r
  data arrival time                                                                                          201.12

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                164.37     164.37
  clock reconvergence pessimism                                                                     0.00     164.37
  clock uncertainty                                                                                50.00     214.37
  fifo2/data_mem_reg_1__2_/clk (d04fyj03yd0b0)                                                               214.37 r
  library hold time                                                               1.00             -8.85     205.52
  data required time                                                                                         205.52
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         205.52
  data arrival time                                                                                         -201.12
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.40


  Startpoint: fifo2/data_mem_reg_9__0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_9__1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               159.41     159.41
  fifo2/data_mem_reg_9__0_/clk (d04fyj03yd0b0)                         24.00                       0.00     159.41 r
  fifo2/data_mem_reg_9__0_/o (d04fyj03yd0b0)                            8.49     1.00             21.09 &   180.50 f
  fifo2/data_mem_3014_ (net)                    2     2.14 
  fifo2/cts1072/a (d04bfn11wn0a5)                              0.00     8.53     1.00     0.00     0.41 &   180.91 f
  fifo2/cts1072/o (d04bfn11wn0a5)                                       5.18     1.00             19.12 &   200.04 f
  fifo2/n8810 (net)                             1     0.51 
  fifo2/data_mem_reg_9__1_/si (d04fyj03yd0b0)                  0.00     5.18     1.00     0.00     0.05 &   200.08 f
  data arrival time                                                                                         200.08

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               166.13     166.13
  clock reconvergence pessimism                                                                    0.00     166.13
  clock uncertainty                                                                               50.00     216.13
  fifo2/data_mem_reg_9__1_/clk (d04fyj03yd0b0)                                                              216.13 r
  library hold time                                                              1.00            -11.65     204.49
  data required time                                                                                        204.49
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        204.49
  data arrival time                                                                                        -200.08
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -4.40


  Startpoint: fifo2/data_mem_reg_4__92_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_4__93_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                156.36     156.36
  fifo2/data_mem_reg_4__92_/clk (d04fyj03yd0b0)                         21.28                       0.00     156.36 r
  fifo2/data_mem_reg_4__92_/o (d04fyj03yd0b0)                            8.54     1.00             20.87 &   177.24 f
  fifo2/data_mem_3791_ (net)                     2     2.25 
  fifo2/cts4296/a (d04bfn11wn0a5)                               0.00     8.61     1.00     0.00     0.54 &   177.77 f
  fifo2/cts4296/o (d04bfn11wn0a5)                                        5.03     1.00             18.97 &   196.75 f
  fifo2/n12120 (net)                             1     0.47 
  fifo2/data_mem_reg_4__93_/si (d04fyj03yd0b0)                  0.00     5.03     1.00     0.00     0.04 &   196.79 f
  data arrival time                                                                                          196.79

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.87     162.87
  clock reconvergence pessimism                                                                     0.00     162.87
  clock uncertainty                                                                                50.00     212.87
  fifo2/data_mem_reg_4__93_/clk (d04fyj03yd0b0)                                                              212.87 r
  library hold time                                                               1.00            -11.68     201.19
  data required time                                                                                         201.19
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         201.19
  data arrival time                                                                                         -196.79
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.40


  Startpoint: fifo0/data_mem_reg_22__39_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_22__40_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.81     159.81
  fifo0/data_mem_reg_22__39_/clk (d04fyj03yd0b0)                         25.09                       0.00     159.81 r
  fifo0/data_mem_reg_22__39_/o (d04fyj03yd0b0)                            8.61     1.00             21.58 &   181.38 f
  fifo0/data_mem_22__39_ (net)                    2     2.30 
  fifo0/cts1075/a (d04bfn11wn0a5)                               -0.12     8.71     1.00    -0.02     0.63 &   182.01 f
  fifo0/cts1075/o (d04bfn11wn0a5)                                         5.03     1.00             19.01 &   201.03 f
  fifo0/n5027 (net)                               1     0.47 
  fifo0/data_mem_reg_22__40_/si (d04fyj03yd0b0)                  0.00     5.03     1.00     0.00     0.04 &   201.06 f
  data arrival time                                                                                           201.06

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 167.08     167.08
  clock reconvergence pessimism                                                                      0.00     167.08
  clock uncertainty                                                                                 50.00     217.08
  fifo0/data_mem_reg_22__40_/clk (d04fyj03yd0b0)                                                              217.08 r
  library hold time                                                                1.00            -11.62     205.46
  data required time                                                                                          205.46
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          205.46
  data arrival time                                                                                          -201.06
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.40


  Startpoint: fifo2/data_mem_reg_30__136_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_136_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  153.23     153.23
  fifo2/data_mem_reg_30__136_/clk (d04fyj03yd0b0)                         23.71                       0.00     153.23 r
  fifo2/data_mem_reg_30__136_/o (d04fyj03yd0b0)                           12.21     1.00             22.31 &   175.54 r
  fifo2/data_mem_273_ (net)                        2     1.68 
  fifo2/U1142/d (d04can03nn0a5)                                  -1.58    12.23     1.00    -0.45    -0.11 &   175.42 r
  fifo2/U1142/o1 (d04can03nn0a5)                                           8.60     1.00              8.18 &   183.60 f
  fifo2/n472 (net)                                 1     0.94 
  fifo2/U1145/b (d04ann04yd0c5)                                  -0.58     8.61     1.00    -0.08     0.12 &   183.72 f
  fifo2/U1145/o (d04ann04yd0c5)                                            7.22     1.00             13.05 &   196.78 f
  fifo2/n479 (net)                                 1     4.56 
  fifo2/U1151/b (d04nan03yd0e0)                                  -0.40     8.42     1.00    -0.05     2.67 &   199.45 f
  fifo2/U1151/o1 (d04nan03yd0e0)                                           9.01     1.00              8.13 &   207.57 r
  fifo2/N291 (net)                                 1     5.50 
  fifo2/data_rd_reg_136_/d (d04fyj03yd0c0)                       -3.08    13.82     1.00    -1.88     5.27 &   212.85 r
  data arrival time                                                                                            212.85

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  165.52     165.52
  clock reconvergence pessimism                                                                       0.00     165.52
  clock uncertainty                                                                                  50.00     215.52
  fifo2/data_rd_reg_136_/clk (d04fyj03yd0c0)                                                                   215.52 r
  library hold time                                                                 1.00              1.73     217.25
  data required time                                                                                           217.25
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           217.25
  data arrival time                                                                                           -212.85
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.40


  Startpoint: fifo1/data_mem_reg_15__25_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__21_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 170.42     170.42
  fifo1/data_mem_reg_15__25_/clk (d04fyj03yd0b0)                         25.46                       0.00     170.42 r
  fifo1/data_mem_reg_15__25_/o (d04fyj03yd0b0)                           10.03     1.00             20.83 &   191.25 r
  fifo1/data_mem_1177_ (net)                      1     1.18 
  fifo1/cts1757/a (d04bfn11wn0a5)                               -0.60    10.04     1.00    -0.08     0.21 &   191.46 r
  fifo1/cts1757/o (d04bfn11wn0a5)                                        13.07     1.00             22.58 &   214.04 r
  fifo1/n5409 (net)                               2     1.78 
  fifo1/data_mem_reg_15__21_/si (d04fyj03yd0b0)                 -1.51    13.10     1.00    -0.21     0.24 &   214.28 r
  data arrival time                                                                                           214.28

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 178.02     178.02
  clock reconvergence pessimism                                                                      0.00     178.02
  clock uncertainty                                                                                 50.00     228.02
  fifo1/data_mem_reg_15__21_/clk (d04fyj03yd0b0)                                                              228.02 r
  library hold time                                                                1.00             -9.35     218.67
  data required time                                                                                          218.67
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          218.67
  data arrival time                                                                                          -214.28
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.39


  Startpoint: fifo2/data_mem_reg_10__1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_10__2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.43     161.43
  fifo2/data_mem_reg_10__1_/clk (d04fyj03yd0b0)                         24.66                       0.00     161.43 r
  fifo2/data_mem_reg_10__1_/o (d04fyj03yd0b0)                           13.68     1.00             23.63 &   185.06 r
  fifo2/data_mem_2878_ (net)                     2     2.00 
  fifo2/cts1060/a (d04bfn11wn0a5)                               0.00    13.69     1.00     0.00     0.31 &   185.37 r
  fifo2/cts1060/o (d04bfn11wn0a5)                                        7.08     1.00             19.25 &   204.62 r
  fifo2/n8796 (net)                              1     0.70 
  fifo2/data_mem_reg_10__2_/si (d04fyj03yd0b0)                  0.00     7.08     1.00     0.00     0.12 &   204.74 r
  data arrival time                                                                                          204.74

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                167.99     167.99
  clock reconvergence pessimism                                                                     0.00     167.99
  clock uncertainty                                                                                50.00     217.99
  fifo2/data_mem_reg_10__2_/clk (d04fyj03yd0b0)                                                              217.99 r
  library hold time                                                               1.00             -8.86     209.13
  data required time                                                                                         209.13
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         209.13
  data arrival time                                                                                         -204.74
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.39


  Startpoint: fifo2/data_mem_reg_7__24_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_22__24_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.60     161.60
  fifo2/data_mem_reg_7__24_/clk (d04fyj03yd0b0)                         22.47                       0.00     161.60 r
  fifo2/data_mem_reg_7__24_/o (d04fyj03yd0b0)                            8.86     1.00             21.47 &   183.07 f
  fifo2/data_mem_3312_ (net)                     2     2.45 
  fifo2/cts2465/a (d04bfn11wn0a5)                              -0.41     8.95     1.00    -0.06     0.57 &   183.64 f
  fifo2/cts2465/o (d04bfn11wn0a5)                                        5.04     1.00             19.15 &   202.79 f
  fifo2/n10234 (net)                             1     0.47 
  fifo2/data_mem_reg_22__24_/si (d04fyj03yd0b0)                 0.00     5.04     1.00     0.00     0.04 &   202.82 f
  data arrival time                                                                                          202.82

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                168.77     168.77
  clock reconvergence pessimism                                                                     0.00     168.77
  clock uncertainty                                                                                50.00     218.77
  fifo2/data_mem_reg_22__24_/clk (d04fyj03yd0b0)                                                             218.77 r
  library hold time                                                               1.00            -11.57     207.21
  data required time                                                                                         207.21
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         207.21
  data arrival time                                                                                         -202.82
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.38


  Startpoint: fifo2/data_mem_reg_22__69_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_10__74_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.44     156.44
  fifo2/data_mem_reg_22__69_/clk (d04fyj03yd0b0)                         24.48                       0.00     156.44 r
  fifo2/data_mem_reg_22__69_/o (d04fyj03yd0b0)                           12.33     1.00             22.55 &   179.00 r
  fifo2/data_mem_1302_ (net)                      2     1.71 
  fifo2/cts2029/a (d04bfn11wn0a5)                                0.00    12.34     1.00     0.00     0.31 &   179.31 r
  fifo2/cts2029/o (d04bfn11wn0a5)                                         6.25     1.00             18.05 &   197.36 r
  fifo2/n9787 (net)                               1     0.55 
  fifo2/data_mem_reg_10__74_/si (d04fyj03yd0b0)                  0.00     6.25     1.00     0.00     0.04 &   197.40 r
  data arrival time                                                                                           197.40

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.59     160.59
  clock reconvergence pessimism                                                                      0.00     160.59
  clock uncertainty                                                                                 50.00     210.59
  fifo2/data_mem_reg_10__74_/clk (d04fyj03yd0b0)                                                              210.59 r
  library hold time                                                                1.00             -8.81     201.78
  data required time                                                                                          201.78
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.78
  data arrival time                                                                                          -197.40
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.38


  Startpoint: fifo2/data_mem_reg_15__92_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__92_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 150.62     150.62
  fifo2/data_mem_reg_15__92_/clk (d04fyj03yd0b0)                         18.72                       0.00     150.62 r
  fifo2/data_mem_reg_15__92_/o (d04fyj03yd0b0)                            8.87     1.00             20.68 &   171.30 f
  fifo2/data_mem_2284_ (net)                      2     2.34 
  fifo2/route564/a (d04bfn11wn0a5)                               0.00     8.90     1.00     0.00     0.36 &   171.66 f
  fifo2/route564/o (d04bfn11wn0a5)                                        5.90     1.00             20.14 &   191.80 f
  fifo2/n13140 (net)                              1     0.74 
  fifo2/data_mem_reg_29__92_/si (d04fyj03yd0b0)                 -0.63     5.91     1.00    -0.12     0.02 &   191.82 f
  data arrival time                                                                                           191.82

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.07     158.07
  clock reconvergence pessimism                                                                      0.00     158.07
  clock uncertainty                                                                                 50.00     208.07
  fifo2/data_mem_reg_29__92_/clk (d04fyj03yd0b0)                                                              208.07 r
  library hold time                                                                1.00            -11.87     196.20
  data required time                                                                                          196.20
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          196.20
  data arrival time                                                                                          -191.82
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.38


  Startpoint: init_mask_alu0_seed4_reg_20_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_4__13_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    153.31     153.31
  init_mask_alu0_seed4_reg_20_/clk (d04fyj03yd0b0)                          21.71                       0.00     153.31 r
  init_mask_alu0_seed4_reg_20_/o (d04fyj03yd0b0)                             8.06     1.00             18.55 &   171.86 r
  init_mask_alu0_seed4_20 (net)                      1     0.71 
  cts966/a (d04bfn11wn0a5)                                          0.00     8.06     1.00     0.00     0.06 &   171.92 r
  cts966/o (d04bfn11wn0a5)                                                  11.94     1.00             20.33 &   192.25 r
  n6834 (net)                                        2     1.42 
  init_mask_alu0_mask_reg_4__13_/si (d04fyj03yd0c0)                 0.00    11.95     1.00     0.00     0.20 &   192.45 r
  data arrival time                                                                                              192.45

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    156.12     156.12
  clock reconvergence pessimism                                                                         0.00     156.12
  clock uncertainty                                                                                    50.00     206.12
  init_mask_alu0_mask_reg_4__13_/clk (d04fyj03yd0c0)                                                             206.12 r
  library hold time                                                                   1.00             -9.29     196.83
  data required time                                                                                             196.83
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             196.83
  data arrival time                                                                                             -192.45
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.38


  Startpoint: fifo0/data_mem_reg_13__68_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_13__69_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 150.94     150.94
  fifo0/data_mem_reg_13__68_/clk (d04fyj03yd0b0)                         23.71                       0.00     150.94 r
  fifo0/data_mem_reg_13__68_/o (d04fyj03yd0b0)                           13.80     1.00             23.62 &   174.56 r
  fifo0/data_mem_13__68_ (net)                    2     2.05 
  fifo0/cts1063/a (d04bfn11wn0a5)                                0.00    13.82     1.00     0.00     0.42 &   174.98 r
  fifo0/cts1063/o (d04bfn11wn0a5)                                         6.14     1.00             18.47 &   193.45 r
  fifo0/n5015 (net)                               1     0.52 
  fifo0/data_mem_reg_13__69_/si (d04fyj03yd0b0)                  0.00     6.14     1.00     0.00     0.04 &   193.49 r
  data arrival time                                                                                           193.49

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.70     156.70
  clock reconvergence pessimism                                                                      0.00     156.70
  clock uncertainty                                                                                 50.00     206.70
  fifo0/data_mem_reg_13__69_/clk (d04fyj03yd0b0)                                                              206.70 r
  library hold time                                                                1.00             -8.83     197.86
  data required time                                                                                          197.86
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          197.86
  data arrival time                                                                                          -193.49
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.37


  Startpoint: init_mask_in0_seed5_reg_22_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed5_reg_6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  152.31     152.31
  init_mask_in0_seed5_reg_22_/clk (d04fyj03yd0b0)                         20.85                       0.00     152.31 r
  init_mask_in0_seed5_reg_22_/o (d04fyj03yd0b0)                            8.41     1.00             18.75 &   171.06 r
  init_mask_in0_seed5_22 (net)                     1     0.80 
  route810/a (d04bfn11wn0a5)                                      0.00     8.42     1.00     0.00     0.09 &   171.14 r
  route810/o (d04bfn11wn0a5)                                              12.53     1.00             20.91 &   192.06 r
  n10684 (net)                                     2     1.52 
  init_mask_in0_seed5_reg_6_/si (d04fyj03yd0b0)                  -0.62    12.54     1.00    -0.07     0.20 &   192.25 r
  data arrival time                                                                                            192.25

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  155.92     155.92
  clock reconvergence pessimism                                                                       0.00     155.92
  clock uncertainty                                                                                  50.00     205.92
  init_mask_in0_seed5_reg_6_/clk (d04fyj03yd0b0)                                                               205.92 r
  library hold time                                                                 1.00             -9.30     196.62
  data required time                                                                                           196.62
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           196.62
  data arrival time                                                                                           -192.25
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.37


  Startpoint: alu_core0_tmp_add_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_core0_tmp_add_reg_9_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               142.47     142.47
  alu_core0_tmp_add_reg_2_/clk (d04fyj03yd0b0)                         16.49                       0.00     142.47 r
  alu_core0_tmp_add_reg_2_/o (d04fyj03yd0b0)                           13.73     1.00             21.95 &   164.43 r
  alu_core0_tmp_add_2_ (net)                    2     1.92 
  cts565/a (d04bfn11wn0a5)                                    -1.09    13.74     1.00    -0.15     0.09 &   164.51 r
  cts565/o (d04bfn11wn0a5)                                              6.93     1.00             19.15 &   183.66 r
  n6432 (net)                                   1     0.67 
  alu_core0_tmp_add_reg_9_/si (d04fyj03yd0b0)                 -0.11     6.94     1.00    -0.01     0.10 &   183.76 r
  data arrival time                                                                                         183.76

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               147.23     147.23
  clock reconvergence pessimism                                                                    0.00     147.23
  clock uncertainty                                                                               50.00     197.23
  alu_core0_tmp_add_reg_9_/clk (d04fyj03yd0b0)                                                              197.23 r
  library hold time                                                              1.00             -9.10     188.13
  data required time                                                                                        188.13
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        188.13
  data arrival time                                                                                        -183.76
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -4.37


  Startpoint: fifo0/data_mem_reg_31__42_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_28__40_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 148.93     148.93
  fifo0/data_mem_reg_31__42_/clk (d04fky00yd0b0)                         21.97                       0.00     148.93 r
  fifo0/data_mem_reg_31__42_/o (d04fky00yd0b0)                            4.35     1.00             18.17 &   167.10 f
  fifo0/data_mem_31__42_ (net)                    1     0.99 
  fifo0/cts779/a (d04bfn11wn0a5)                                 0.00     4.37     1.00     0.00     0.20 &   167.31 f
  fifo0/cts779/o (d04bfn11wn0a5)                                          7.38     1.00             19.35 &   186.65 f
  fifo0/n4724 (net)                               2     1.19 
  fifo0/data_mem_reg_28__40_/si (d04fyj03yd0b0)                 -0.12     7.38     1.00    -0.02     0.08 &   186.74 f
  data arrival time                                                                                           186.74

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.12     153.12
  clock reconvergence pessimism                                                                      0.00     153.12
  clock uncertainty                                                                                 50.00     203.12
  fifo0/data_mem_reg_28__40_/clk (d04fyj03yd0b0)                                                              203.12 r
  library hold time                                                                1.00            -12.02     191.10
  data required time                                                                                          191.10
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          191.10
  data arrival time                                                                                          -186.74
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.37


  Startpoint: fifo2/data_mem_reg_10__23_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_10__20_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.77     155.77
  fifo2/data_mem_reg_10__23_/clk (d04fyj03yd0b0)                         22.69                       0.00     155.77 r
  fifo2/data_mem_reg_10__23_/o (d04fyj03yd0b0)                            8.32     1.00             20.79 &   176.56 f
  fifo2/data_mem_2900_ (net)                      2     2.11 
  fifo2/cts1813/a (d04bfn11wn0a5)                               -0.12     8.37     1.00    -0.02     0.45 &   177.01 f
  fifo2/cts1813/o (d04bfn11wn0a5)                                         5.13     1.00             18.99 &   195.99 f
  fifo2/n9566 (net)                               1     0.50 
  fifo2/data_mem_reg_10__20_/si (d04fyj03yd0b0)                  0.00     5.13     1.00     0.00     0.05 &   196.04 f
  data arrival time                                                                                           196.04

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.07     162.07
  clock reconvergence pessimism                                                                      0.00     162.07
  clock uncertainty                                                                                 50.00     212.07
  fifo2/data_mem_reg_10__20_/clk (d04fyj03yd0b0)                                                              212.07 r
  library hold time                                                                1.00            -11.67     200.40
  data required time                                                                                          200.40
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.40
  data arrival time                                                                                          -196.04
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.36


  Startpoint: fifo0/data_mem_reg_18__55_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_55_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.98     149.98
  fifo0/data_mem_reg_18__55_/clk (d04fyj03yd0b0)                         24.04                       0.00     149.98 r
  fifo0/data_mem_reg_18__55_/o (d04fyj03yd0b0)                           11.17     1.00             21.43 &   171.42 r
  fifo0/data_mem_18__55_ (net)                    2     1.40 
  fifo0/U2548/d (d04can03nn0a5)                                  0.00    11.17     1.00     0.00     0.15 &   171.56 r
  fifo0/U2548/o1 (d04can03nn0a5)                                          7.80     1.00              7.80 &   179.36 f
  fifo0/n1878 (net)                               1     0.87 
  fifo0/U445/b (d04ann02yn0a5)                                  -0.13     7.81     1.00    -0.02     0.19 &   179.55 f
  fifo0/U445/o (d04ann02yn0a5)                                            6.25     1.00             10.69 &   190.24 f
  fifo0/n2255 (net)                               1     1.83 
  fifo0/place313/a (d04nan02yn0c0)                              -0.31     6.41     1.00    -0.04     0.65 &   190.89 f
  fifo0/place313/o1 (d04nan02yn0c0)                                       4.66     1.00              5.51 &   196.40 r
  fifo0/n1894 (net)                               1     1.46 
  fifo0/U2556/a (d04non02yn0c0)                                 -0.07     4.70     1.00    -0.01     0.32 &   196.72 r
  fifo0/U2556/o1 (d04non02yn0c0)                                          3.21     1.00              3.49 &   200.21 f
  fifo0/n1895 (net)                               1     1.08 
  fifo0/U2557/b (d04nan02wn0c0)                                 -0.03     3.22     1.00    -0.01     0.12 &   200.34 f
  fifo0/U2557/o1 (d04nan02wn0c0)                                         22.62     1.00             13.82 &   214.15 r
  fifo0/N45 (net)                                 1     6.82 
  fifo0/data_rd_reg_55_/d (d04fyj03yd0c0)                       -7.46    29.30     1.00    -4.20     8.64 &   222.80 r
  data arrival time                                                                                           222.80

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 175.54     175.54
  clock reconvergence pessimism                                                                      0.00     175.54
  clock uncertainty                                                                                 50.00     225.54
  fifo0/data_rd_reg_55_/clk (d04fyj03yd0c0)                                                                   225.54 r
  library hold time                                                                1.00              1.62     227.16
  data required time                                                                                          227.16
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          227.16
  data arrival time                                                                                          -222.80
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.36


  Startpoint: fifo2/data_mem_reg_24__133_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__131_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  149.21     149.21
  fifo2/data_mem_reg_24__133_/clk (d04fyj03yd0b0)                         20.40                       0.00     149.21 r
  fifo2/data_mem_reg_24__133_/o (d04fyj03yd0b0)                           13.53     1.00             22.91 &   172.12 r
  fifo2/data_mem_1092_ (net)                       2     2.02 
  fifo2/cts3972/a (d04bfn11wn0a5)                                -0.55    13.56     1.00    -0.07     0.36 &   172.49 r
  fifo2/cts3972/o (d04bfn11wn0a5)                                          6.57     1.00             18.78 &   191.27 r
  fifo2/n11784 (net)                               1     0.60 
  fifo2/data_mem_reg_24__131_/si (d04fyj03yd0b0)                  0.00     6.57     1.00     0.00     0.05 &   191.32 r
  data arrival time                                                                                            191.32

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  154.49     154.49
  clock reconvergence pessimism                                                                       0.00     154.49
  clock uncertainty                                                                                  50.00     204.49
  fifo2/data_mem_reg_24__131_/clk (d04fyj03yd0b0)                                                              204.49 r
  library hold time                                                                 1.00             -8.81     195.68
  data required time                                                                                           195.68
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           195.68
  data arrival time                                                                                           -191.32
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.36


  Startpoint: fifo2/data_mem_reg_28__14_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_15__14_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.58     155.58
  fifo2/data_mem_reg_28__14_/clk (d04fyj03yd0b0)                         26.31                       0.00     155.58 r
  fifo2/data_mem_reg_28__14_/o (d04fyj03yd0b0)                            9.02     1.00             21.89 &   177.47 f
  fifo2/data_mem_425_ (net)                       2     2.39 
  fifo2/cts1333/a (d04bfn11wn0a5)                                0.00     9.09     1.00     0.00     0.57 &   178.03 f
  fifo2/cts1333/o (d04bfn11wn0a5)                                         5.25     1.00             19.49 &   197.52 f
  fifo2/n9077 (net)                               1     0.53 
  fifo2/data_mem_reg_15__14_/si (d04fyj03yd0b0)                  0.00     5.25     1.00     0.00     0.05 &   197.57 f
  data arrival time                                                                                           197.57

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.62     163.62
  clock reconvergence pessimism                                                                      0.00     163.62
  clock uncertainty                                                                                 50.00     213.62
  fifo2/data_mem_reg_15__14_/clk (d04fyj03yd0b0)                                                              213.62 r
  library hold time                                                                1.00            -11.70     201.92
  data required time                                                                                          201.92
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.92
  data arrival time                                                                                          -197.57
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.35


  Startpoint: gen_ecc_in0_ecc_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_10__64_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               138.86     138.86
  gen_ecc_in0_ecc_reg_0_/clk (d04fyj03yd0c0)                           15.40                       0.00     138.86 r
  gen_ecc_in0_ecc_reg_0_/o (d04fyj03yd0c0)                             35.43     1.00             29.33 &   168.18 f
  ecc0[0] (net)                                23    28.70 
  fifo0/data_mem_reg_10__64_/d (d04fyj03yd0b0)                 0.00    64.94     1.00     0.00    26.97 &   195.16 f
  data arrival time                                                                                         195.16

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               159.00     159.00
  clock reconvergence pessimism                                                                    0.00     159.00
  clock uncertainty                                                                               50.00     209.00
  fifo0/data_mem_reg_10__64_/clk (d04fyj03yd0b0)                                                            209.00 r
  library hold time                                                              1.00             -9.50     199.51
  data required time                                                                                        199.51
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        199.51
  data arrival time                                                                                        -195.16
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -4.35


  Startpoint: fifo2/data_mem_reg_22__12_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_6__12_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.18     160.18
  fifo2/data_mem_reg_22__12_/clk (d04fyj03yd0b0)                         27.56                       0.00     160.18 r
  fifo2/data_mem_reg_22__12_/o (d04fyj03yd0b0)                           11.40     1.00             22.16 &   182.34 r
  fifo2/data_mem_1245_ (net)                      2     1.45 
  fifo2/cts3090/a (d04bfn11wn0a5)                                0.00    11.41     1.00     0.00     0.18 &   182.52 r
  fifo2/cts3090/o (d04bfn11wn0a5)                                         6.54     1.00             17.98 &   200.50 r
  fifo2/n10874 (net)                              1     0.61 
  fifo2/data_mem_reg_6__12_/si (d04fyj03yd0b0)                   0.00     6.54     1.00     0.00     0.06 &   200.55 r
  data arrival time                                                                                           200.55

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.76     163.76
  clock reconvergence pessimism                                                                      0.00     163.76
  clock uncertainty                                                                                 50.00     213.76
  fifo2/data_mem_reg_6__12_/clk (d04fyj03yd0b0)                                                               213.76 r
  library hold time                                                                1.00             -8.86     204.90
  data required time                                                                                          204.90
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          204.90
  data arrival time                                                                                          -200.55
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.35


  Startpoint: fifo0/data_mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               154.32     154.32
  fifo0/data_mem_reg_0__0_/clk (d04fyj03yd0c0)                         22.55                       0.00     154.32 r
  fifo0/data_mem_reg_0__0_/o (d04fyj03yd0c0)                            8.30     1.00             20.79 &   175.11 r
  fifo0/data_mem_0__0_ (net)                    2     1.72 
  fifo0/cts321/a (d04bfn11wn0a5)                               0.00     8.33     1.00     0.00     0.32 &   175.43 r
  fifo0/cts321/o (d04bfn11wn0a5)                                        7.02     1.00             17.25 &   192.68 r
  fifo0/n4251 (net)                             1     0.71 
  fifo0/data_mem_reg_3__0_/si (d04fyj03yd0c0)                  0.00     7.02     1.00     0.00     0.13 &   192.81 r
  data arrival time                                                                                         192.81

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               155.95     155.95
  clock reconvergence pessimism                                                                    0.00     155.95
  clock uncertainty                                                                               50.00     205.95
  fifo0/data_mem_reg_3__0_/clk (d04fyj03yd0c0)                                                              205.95 r
  library hold time                                                              1.00             -8.80     197.15
  data required time                                                                                        197.15
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        197.15
  data arrival time                                                                                        -192.81
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -4.35


  Startpoint: fifo2/data_mem_reg_26__132_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_26__130_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  153.63     153.63
  fifo2/data_mem_reg_26__132_/clk (d04fyj03yd0b0)                         25.78                       0.00     153.63 r
  fifo2/data_mem_reg_26__132_/o (d04fyj03yd0b0)                            8.78     1.00             21.52 &   175.15 f
  fifo2/data_mem_817_ (net)                        2     2.19 
  fifo2/cts3209/a (d04bfn11wn0a5)                                 0.00     8.79     1.00     0.00     0.20 &   175.36 f
  fifo2/cts3209/o (d04bfn11wn0a5)                                          5.27     1.00             19.37 &   194.72 f
  fifo2/n10995 (net)                               1     0.54 
  fifo2/data_mem_reg_26__130_/si (d04fyj03yd0b0)                  0.00     5.27     1.00     0.00     0.05 &   194.77 f
  data arrival time                                                                                            194.77

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  160.72     160.72
  clock reconvergence pessimism                                                                       0.00     160.72
  clock uncertainty                                                                                  50.00     210.72
  fifo2/data_mem_reg_26__130_/clk (d04fyj03yd0b0)                                                              210.72 r
  library hold time                                                                 1.00            -11.61     199.12
  data required time                                                                                           199.12
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           199.12
  data arrival time                                                                                           -194.77
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.34


  Startpoint: init_mask_alu0_seed4_reg_76_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_4__69_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   156.11     156.11
  init_mask_alu0_seed4_reg_76_/clk (d04fyj03ld0b0)                         23.04                       0.00     156.11 r
  init_mask_alu0_seed4_reg_76_/o (d04fyj03ld0b0)                           16.71     1.00             29.64 &   185.75 r
  init_mask_alu0_seed4[76] (net)                    2     1.65 
  route1074/a (d04bfn11wn0a5)                                      0.00    16.72     1.00     0.00     0.18 &   185.93 r
  route1074/o (d04bfn11wn0a5)                                               6.77     1.00             19.71 &   205.64 r
  n10948 (net)                                      1     0.61 
  init_mask_alu0_mask_reg_4__69_/d (d04fyj03ld0c0)                 0.00     6.78     1.00     0.00     0.06 &   205.71 r
  data arrival time                                                                                             205.71

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   156.15     156.15
  clock reconvergence pessimism                                                                        0.00     156.15
  clock uncertainty                                                                                   50.00     206.15
  init_mask_alu0_mask_reg_4__69_/clk (d04fyj03ld0c0)                                                            206.15 r
  library hold time                                                                  1.00              3.89     210.05
  data required time                                                                                            210.05
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            210.05
  data arrival time                                                                                            -205.71
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -4.34


  Startpoint: check_ecc_in0_secded_in0_data_rxc_reg_41_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_core0_dout_reg_40_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                143.80     143.80
  check_ecc_in0_secded_in0_data_rxc_reg_41_/clk (d04fyj03yd0g0)                         15.24                       0.00     143.80 r
  check_ecc_in0_secded_in0_data_rxc_reg_41_/o (d04fyj03yd0g0)                           15.39     1.00             26.38 &   170.18 r
  din_rxc0[41] (net)                                             9    10.78 
  U16272/b (d04cak01yn0b0)                                                     -0.71    31.28     1.00    -0.07    15.23 &   185.41 r
  U16272/o1 (d04cak01yn0b0)                                                              4.17     1.00              7.49 &   192.90 f
  n14707 (net)                                                   1     0.82 
  U16276/b (d04con02yn0b0)                                                     -0.05     4.17     1.00    -0.01     0.10 &   193.00 f
  U16276/o1 (d04con02yn0b0)                                                             11.21     1.00             10.27 &   203.28 r
  alu_core0_N589 (net)                                           1     2.18 
  alu_core0_dout_reg_40_/d (d04fyj03yd0g0)                                     -2.51    11.33     1.00    -1.95    -1.11 &   202.17 r
  data arrival time                                                                                                          202.17

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                154.00     154.00
  clock reconvergence pessimism                                                                                     0.00     154.00
  clock uncertainty                                                                                                50.00     204.00
  alu_core0_dout_reg_40_/clk (d04fyj03yd0g0)                                                                                 204.00 r
  library hold time                                                                               1.00              2.50     206.50
  data required time                                                                                                         206.50
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         206.50
  data arrival time                                                                                                         -202.17
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -4.33


  Startpoint: fifo0/data_mem_reg_11__9_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_26__9_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                152.64     152.64
  fifo0/data_mem_reg_11__9_/clk (d04fyj03yd0b0)                         24.21                       0.00     152.64 r
  fifo0/data_mem_reg_11__9_/o (d04fyj03yd0b0)                           12.87     1.00             22.85 &   175.48 r
  fifo0/data_mem_11__9_ (net)                    2     1.80 
  fifo0/cts470/a (d04bfn11wn0a5)                                0.00    12.88     1.00     0.00     0.25 &   175.74 r
  fifo0/cts470/o (d04bfn11wn0a5)                                         6.44     1.00             18.41 &   194.15 r
  fifo0/n4405 (net)                              1     0.58 
  fifo0/data_mem_reg_26__9_/si (d04fyj03yd0c0)                  0.00     6.44     1.00     0.00     0.05 &   194.20 r
  data arrival time                                                                                          194.20

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                157.29     157.29
  clock reconvergence pessimism                                                                     0.00     157.29
  clock uncertainty                                                                                50.00     207.29
  fifo0/data_mem_reg_26__9_/clk (d04fyj03yd0c0)                                                              207.29 r
  library hold time                                                               1.00             -8.76     198.53
  data required time                                                                                         198.53
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         198.53
  data arrival time                                                                                         -194.20
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.33


  Startpoint: init_mask_in0_seed1_reg_36_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed1_reg_35_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  150.94     150.94
  init_mask_in0_seed1_reg_36_/clk (d04fyj03yd0b0)                         17.45                       0.00     150.94 r
  init_mask_in0_seed1_reg_36_/o (d04fyj03yd0b0)                            8.35     1.00             18.19 &   169.13 r
  init_mask_in0_seed1[36] (net)                    1     0.81 
  cts1664/a (d04bfn11wn0a5)                                       0.00     8.35     1.00     0.00     0.11 &   169.23 r
  cts1664/o (d04bfn11wn0a5)                                               15.22     1.00             22.83 &   192.06 r
  n7532 (net)                                      2     1.99 
  init_mask_in0_seed1_reg_35_/si (d04fyj03yd0b0)                  0.00    15.24     1.00     0.00     0.45 &   192.51 r
  data arrival time                                                                                            192.51

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  156.53     156.53
  clock reconvergence pessimism                                                                       0.00     156.53
  clock uncertainty                                                                                  50.00     206.53
  init_mask_in0_seed1_reg_35_/clk (d04fyj03yd0b0)                                                              206.53 r
  library hold time                                                                 1.00             -9.70     196.83
  data required time                                                                                           196.83
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           196.83
  data arrival time                                                                                           -192.51
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.32


  Startpoint: fifo2/data_mem_reg_10__74_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_10__71_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.78     153.78
  fifo2/data_mem_reg_10__74_/clk (d04fyj03yd0b0)                         21.05                       0.00     153.78 r
  fifo2/data_mem_reg_10__74_/o (d04fyj03yd0b0)                            9.01     1.00             21.17 &   174.96 f
  fifo2/data_mem_2951_ (net)                      2     2.38 
  fifo2/cts2028/a (d04bfn11wn0a5)                                0.00     9.03     1.00     0.00     0.30 &   175.26 f
  fifo2/cts2028/o (d04bfn11wn0a5)                                         5.00     1.00             19.14 &   194.40 f
  fifo2/n9786 (net)                               1     0.45 
  fifo2/data_mem_reg_10__71_/si (d04fyj03yd0b0)                  0.00     5.00     1.00     0.00     0.03 &   194.43 f
  data arrival time                                                                                           194.43

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.44     160.44
  clock reconvergence pessimism                                                                      0.00     160.44
  clock uncertainty                                                                                 50.00     210.44
  fifo2/data_mem_reg_10__71_/clk (d04fyj03yd0b0)                                                              210.44 r
  library hold time                                                                1.00            -11.69     198.75
  data required time                                                                                          198.75
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.75
  data arrival time                                                                                          -194.43
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.32


  Startpoint: fifo2/data_mem_reg_27__113_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__114_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  160.09     160.09
  fifo2/data_mem_reg_27__113_/clk (d04fyj03yd0b0)                         23.52                       0.00     160.09 r
  fifo2/data_mem_reg_27__113_/o (d04fyj03yd0b0)                           13.94     1.00             23.48 &   183.56 r
  fifo2/data_mem_661_ (net)                        2     2.01 
  fifo2/route484/a (d04bfn11wn0a5)                               -0.16    13.95     1.00    -0.02     0.30 &   183.86 r
  fifo2/route484/o (d04bfn11wn0a5)                                         6.02     1.00             18.40 &   202.26 r
  fifo2/n13058 (net)                               1     0.50 
  fifo2/data_mem_reg_5__114_/si (d04fyj03yd0b0)                   0.00     6.02     1.00     0.00     0.02 &   202.27 r
  data arrival time                                                                                            202.27

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  165.41     165.41
  clock reconvergence pessimism                                                                       0.00     165.41
  clock uncertainty                                                                                  50.00     215.41
  fifo2/data_mem_reg_5__114_/clk (d04fyj03yd0b0)                                                               215.41 r
  library hold time                                                                 1.00             -8.81     206.59
  data required time                                                                                           206.59
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           206.59
  data arrival time                                                                                           -202.27
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.32


  Startpoint: fifo2/data_mem_reg_5__122_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__127_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.09     149.09
  fifo2/data_mem_reg_5__122_/clk (d04fyj03yd0b0)                         19.64                       0.00     149.09 r
  fifo2/data_mem_reg_5__122_/o (d04fyj03yd0b0)                            9.00     1.00             19.11 &   168.20 r
  fifo2/data_mem_3684_ (net)                      1     0.96 
  fifo2/cts3663/a (d04bfn11wn0a5)                                0.00     9.01     1.00     0.00     0.20 &   168.39 r
  fifo2/cts3663/o (d04bfn11wn0a5)                                        13.76     1.00             22.55 &   190.94 r
  fifo2/n11463 (net)                              2     1.86 
  fifo2/data_mem_reg_5__127_/si (d04fyj03yd0b0)                  0.00    13.78     1.00     0.00     0.36 &   191.30 r
  data arrival time                                                                                           191.30

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.03     155.03
  clock reconvergence pessimism                                                                      0.00     155.03
  clock uncertainty                                                                                 50.00     205.03
  fifo2/data_mem_reg_5__127_/clk (d04fyj03yd0b0)                                                              205.03 r
  library hold time                                                                1.00             -9.41     195.62
  data required time                                                                                          195.62
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          195.62
  data arrival time                                                                                          -191.30
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.32


  Startpoint: fifo0/data_mem_reg_8__44_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_6__46_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                147.03     147.03
  fifo0/data_mem_reg_8__44_/clk (d04fyj03yd0b0)                         23.04                       0.00     147.03 r
  fifo0/data_mem_reg_8__44_/o (d04fyj03yd0b0)                            8.58     1.00             19.23 &   166.26 r
  fifo0/data_mem_8__44_ (net)                    1     0.84 
  fifo0/route694/a (d04bfn11wn0a5)                              0.00     8.58     1.00     0.00     0.15 &   166.41 r
  fifo0/route694/o (d04bfn11wn0a5)                                      10.90     1.00             20.28 &   186.69 r
  fifo0/n7190 (net)                              2     1.37 
  fifo0/data_mem_reg_6__46_/si (d04fyj03yd0b0)                  0.00    10.91     1.00     0.00     0.24 &   186.93 r
  data arrival time                                                                                          186.93

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                150.60     150.60
  clock reconvergence pessimism                                                                     0.00     150.60
  clock uncertainty                                                                                50.00     200.60
  fifo0/data_mem_reg_6__46_/clk (d04fyj03yd0b0)                                                              200.60 r
  library hold time                                                               1.00             -9.35     191.24
  data required time                                                                                         191.24
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         191.24
  data arrival time                                                                                         -186.93
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.32


  Startpoint: init_mask_alu0_seed2_reg_37_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_2__31_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   155.73     155.73
  init_mask_alu0_seed2_reg_37_/clk (d04fyj03ld0b0)                         20.30                       0.00     155.73 r
  init_mask_alu0_seed2_reg_37_/o (d04fyj03ld0b0)                           11.55     1.00             25.35 &   181.08 r
  init_mask_alu0_seed2_37 (net)                     1     0.94 
  route101/a (d04bfn11wn0a5)                                       0.00    11.55     1.00     0.00     0.17 &   181.25 r
  route101/o (d04bfn11wn0a5)                                               12.83     1.00             22.92 &   204.17 r
  n9975 (net)                                       2     1.71 
  init_mask_alu0_mask_reg_2__31_/d (d04fyj03yd0c0)                -0.77    12.85     1.00    -0.09     0.24 &   204.41 r
  data arrival time                                                                                             204.41

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   157.06     157.06
  clock reconvergence pessimism                                                                        0.00     157.06
  clock uncertainty                                                                                   50.00     207.06
  init_mask_alu0_mask_reg_2__31_/clk (d04fyj03yd0c0)                                                            207.06 r
  library hold time                                                                  1.00              1.67     208.73
  data required time                                                                                            208.73
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            208.73
  data arrival time                                                                                            -204.41
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -4.32


  Startpoint: fifo2/data_mem_reg_12__85_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_12__87_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.25     159.25
  fifo2/data_mem_reg_12__85_/clk (d04fyj03yd0b0)                         26.07                       0.00     159.25 r
  fifo2/data_mem_reg_12__85_/o (d04fyj03yd0b0)                           13.72     1.00             23.82 &   183.06 r
  fifo2/data_mem_2688_ (net)                      2     2.00 
  fifo2/cts4510/a (d04bfn11wn0a5)                                0.00    13.74     1.00     0.00     0.37 &   183.43 r
  fifo2/cts4510/o (d04bfn11wn0a5)                                         6.59     1.00             18.87 &   202.30 r
  fifo2/n12341 (net)                              1     0.61 
  fifo2/data_mem_reg_12__87_/si (d04fyj03yd0b0)                  0.00     6.59     1.00     0.00     0.09 &   202.39 r
  data arrival time                                                                                           202.39

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.52     165.52
  clock reconvergence pessimism                                                                      0.00     165.52
  clock uncertainty                                                                                 50.00     215.52
  fifo2/data_mem_reg_12__87_/clk (d04fyj03yd0b0)                                                              215.52 r
  library hold time                                                                1.00             -8.81     206.71
  data required time                                                                                          206.71
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          206.71
  data arrival time                                                                                          -202.39
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.32


  Startpoint: fifo1/data_mem_reg_23__66_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__67_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.19     162.19
  fifo1/data_mem_reg_23__66_/clk (d04fyj03yd0b0)                         21.38                       0.00     162.19 r
  fifo1/data_mem_reg_23__66_/o (d04fyj03yd0b0)                            9.22     1.00             21.46 &   183.65 f
  fifo1/data_mem_642_ (net)                       2     2.53 
  fifo1/cts730/a (d04bfn11wn0a5)                                 0.00     9.27     1.00     0.00     0.47 &   184.12 f
  fifo1/cts730/o (d04bfn11wn0a5)                                          5.63     1.00             20.04 &   204.16 f
  fifo1/n4357 (net)                               1     0.65 
  fifo1/data_mem_reg_18__67_/si (d04fyj03yd0b0)                  0.00     5.63     1.00     0.00     0.11 &   204.27 f
  data arrival time                                                                                           204.27

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 170.39     170.39
  clock reconvergence pessimism                                                                      0.00     170.39
  clock uncertainty                                                                                 50.00     220.39
  fifo1/data_mem_reg_18__67_/clk (d04fyj03yd0b0)                                                              220.39 r
  library hold time                                                                1.00            -11.80     208.58
  data required time                                                                                          208.58
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          208.58
  data arrival time                                                                                          -204.27
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.32


  Startpoint: fifo0/data_mem_reg_25__5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                148.83     148.83
  fifo0/data_mem_reg_25__5_/clk (d04fyj03yd0b0)                         21.13                       0.00     148.83 r
  fifo0/data_mem_reg_25__5_/o (d04fyj03yd0b0)                           12.71     1.00             22.32 &   171.15 r
  fifo0/data_mem_25__5_ (net)                    2     1.81 
  fifo0/U2477/d (d04can03nn0a5)                                -0.25    12.73     1.00    -0.03     0.34 &   171.49 r
  fifo0/U2477/o1 (d04can03nn0a5)                                        10.78     1.00             10.13 &   181.62 f
  fifo0/n1729 (net)                              1     1.40 
  fifo0/U2481/a (d04nan04yd0b7)                                -0.98    10.81     1.00    -0.42    -0.01 &   181.62 f
  fifo0/U2481/o1 (d04nan04yd0b7)                                         7.40     1.00              8.67 &   190.28 r
  fifo0/n1735 (net)                              1     1.42 
  fifo0/U2487/a (d04non02yn0b3)                                -0.99     7.43     1.00    -0.79    -0.48 &   189.81 r
  fifo0/U2487/o1 (d04non02yn0b3)                                         6.42     1.00              6.95 &   196.75 f
  fifo0/n1736 (net)                              1     1.56 
  fifo0/U2488/b (d04nan02nn0b5)                                 0.00     6.47     1.00     0.00     0.41 &   197.16 f
  fifo0/U2488/o1 (d04nan02nn0b5)                                         7.75     1.00             10.78 &   207.93 r
  fifo0/N95 (net)                                1     1.25 
  fifo0/data_rd_reg_5_/d (d04fyj03yd0g0)                        0.00     7.81     1.00     0.00     0.46 &   208.40 r
  data arrival time                                                                                          208.40

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.00     160.00
  clock reconvergence pessimism                                                                     0.00     160.00
  clock uncertainty                                                                                50.00     210.00
  fifo0/data_rd_reg_5_/clk (d04fyj03yd0g0)                                                                   210.00 r
  library hold time                                                               1.00              2.71     212.71
  data required time                                                                                         212.71
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         212.71
  data arrival time                                                                                         -208.40
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.32


  Startpoint: fifo2/data_mem_reg_5__8_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__5_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.56     162.56
  fifo2/data_mem_reg_5__8_/clk (d04fyj03yd0b0)                         24.19                       0.00     162.56 r
  fifo2/data_mem_reg_5__8_/o (d04fyj03yd0b0)                           11.00     1.00             21.37 &   183.93 r
  fifo2/data_mem_3570_ (net)                    2     1.37 
  fifo2/route506/a (d04bfn11wn0a5)                             0.00    11.00     1.00     0.00     0.14 &   184.07 r
  fifo2/route506/o (d04bfn11wn0a5)                                      7.80     1.00             18.84 &   202.91 r
  fifo2/n13080 (net)                            1     0.84 
  fifo2/data_mem_reg_24__5_/si (d04fyj03yd0b0)                 0.00     7.80     1.00     0.00     0.10 &   203.01 r
  data arrival time                                                                                         203.01

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               166.31     166.31
  clock reconvergence pessimism                                                                    0.00     166.31
  clock uncertainty                                                                               50.00     216.31
  fifo2/data_mem_reg_24__5_/clk (d04fyj03yd0b0)                                                             216.31 r
  library hold time                                                              1.00             -8.98     207.33
  data required time                                                                                        207.33
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        207.33
  data arrival time                                                                                        -203.01
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -4.32


  Startpoint: fifo2/data_mem_reg_25__96_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__93_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.91     155.91
  fifo2/data_mem_reg_25__96_/clk (d04fyj03yd0b0)                         21.50                       0.00     155.91 r
  fifo2/data_mem_reg_25__96_/o (d04fyj03yd0b0)                           11.51     1.00             21.33 &   177.23 r
  fifo2/data_mem_918_ (net)                       2     1.49 
  fifo2/cts3539/a (d04bfn11wn0a5)                                0.00    11.52     1.00     0.00     0.15 &   177.38 r
  fifo2/cts3539/o (d04bfn11wn0a5)                                         7.32     1.00             18.65 &   196.04 r
  fifo2/n11335 (net)                              1     0.75 
  fifo2/data_mem_reg_5__93_/si (d04fyj03yd0b0)                   0.00     7.32     1.00     0.00     0.13 &   196.17 r
  data arrival time                                                                                           196.17

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.39     159.39
  clock reconvergence pessimism                                                                      0.00     159.39
  clock uncertainty                                                                                 50.00     209.39
  fifo2/data_mem_reg_5__93_/clk (d04fyj03yd0b0)                                                               209.39 r
  library hold time                                                                1.00             -8.91     200.48
  data required time                                                                                          200.48
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.48
  data arrival time                                                                                          -196.17
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.31


  Startpoint: fifo2/data_mem_reg_17__23_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_0__24_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.70     158.70
  fifo2/data_mem_reg_17__23_/clk (d04fyj03yd0b0)                         22.37                       0.00     158.70 r
  fifo2/data_mem_reg_17__23_/o (d04fyj03yd0b0)                            8.06     1.00             18.65 &   177.34 r
  fifo2/data_mem_1941_ (net)                      1     0.71 
  fifo2/route878/a (d04bfn11wn0a5)                               0.00     8.06     1.00     0.00     0.06 &   177.41 r
  fifo2/route878/o (d04bfn11wn0a5)                                       11.02     1.00             20.13 &   197.54 r
  fifo2/n13460 (net)                              2     1.38 
  fifo2/data_mem_reg_0__24_/si (d04fyj03yd0b0)                   0.00    11.03     1.00     0.00     0.22 &   197.76 r
  data arrival time                                                                                           197.76

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.28     161.28
  clock reconvergence pessimism                                                                      0.00     161.28
  clock uncertainty                                                                                 50.00     211.28
  fifo2/data_mem_reg_0__24_/clk (d04fyj03yd0b0)                                                               211.28 r
  library hold time                                                                1.00             -9.21     202.08
  data required time                                                                                          202.08
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.08
  data arrival time                                                                                          -197.76
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.31


  Startpoint: fifo2/data_mem_reg_12__86_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_12__88_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.47     158.47
  fifo2/data_mem_reg_12__86_/clk (d04fyj03yd0b0)                         25.89                       0.00     158.47 r
  fifo2/data_mem_reg_12__86_/o (d04fyj03yd0b0)                           14.15     1.00             23.84 &   182.31 r
  fifo2/data_mem_2689_ (net)                      2     2.00 
  fifo2/cts4522/a (d04bfn11wn0a5)                                0.00    14.16     1.00     0.00     0.25 &   182.56 r
  fifo2/cts4522/o (d04bfn11wn0a5)                                         6.78     1.00             19.17 &   201.73 r
  fifo2/n12353 (net)                              1     0.64 
  fifo2/data_mem_reg_12__88_/si (d04fyj03yd0b0)                  0.00     6.78     1.00     0.00     0.06 &   201.79 r
  data arrival time                                                                                           201.79

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 164.92     164.92
  clock reconvergence pessimism                                                                      0.00     164.92
  clock uncertainty                                                                                 50.00     214.92
  fifo2/data_mem_reg_12__88_/clk (d04fyj03yd0b0)                                                              214.92 r
  library hold time                                                                1.00             -8.82     206.10
  data required time                                                                                          206.10
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          206.10
  data arrival time                                                                                          -201.79
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.31


  Startpoint: init_mask_alu0_seed7_reg_133_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_134_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    157.42     157.42
  init_mask_alu0_seed7_reg_133_/clk (d04fyj03yd0b0)                         22.21                       0.00     157.42 r
  init_mask_alu0_seed7_reg_133_/o (d04fyj03yd0b0)                            9.11     1.00             19.58 &   177.00 r
  init_mask_alu0_seed7_133 (net)                     1     0.97 
  cts1626/a (d04bfn11wn0a5)                                         0.00     9.12     1.00     0.00     0.18 &   177.19 r
  cts1626/o (d04bfn11wn0a5)                                                 14.03     1.00             22.26 &   199.44 r
  n7494 (net)                                        2     1.78 
  init_mask_alu0_seed7_reg_134_/si (d04fyj03yd0b0)                 -0.70    14.04     1.00    -0.08     0.24 &   199.68 r
  data arrival time                                                                                              199.68

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    163.47     163.47
  clock reconvergence pessimism                                                                         0.00     163.47
  clock uncertainty                                                                                    50.00     213.47
  init_mask_alu0_seed7_reg_134_/clk (d04fyj03yd0b0)                                                              213.47 r
  library hold time                                                                   1.00             -9.48     203.99
  data required time                                                                                             203.99
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             203.99
  data arrival time                                                                                             -199.68
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.31


  Startpoint: fifo2/data_mem_reg_1__128_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_1__125_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 146.69     146.69
  fifo2/data_mem_reg_1__128_/clk (d04fyj03yd0b0)                         19.29                       0.00     146.69 r
  fifo2/data_mem_reg_1__128_/o (d04fyj03yd0b0)                           14.23     1.00             23.30 &   169.99 r
  fifo2/data_mem_4238_ (net)                      2     2.18 
  fifo2/cts4151/a (d04bfn11wn0a5)                                0.00    14.27     1.00     0.00     0.49 &   170.48 r
  fifo2/cts4151/o (d04bfn11wn0a5)                                         6.44     1.00             18.91 &   189.40 r
  fifo2/n11969 (net)                              1     0.58 
  fifo2/data_mem_reg_1__125_/si (d04fyj03yd0b0)                  0.00     6.44     1.00     0.00     0.05 &   189.44 r
  data arrival time                                                                                           189.44

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.53     152.53
  clock reconvergence pessimism                                                                      0.00     152.53
  clock uncertainty                                                                                 50.00     202.53
  fifo2/data_mem_reg_1__125_/clk (d04fyj03yd0b0)                                                              202.53 r
  library hold time                                                                1.00             -8.78     193.75
  data required time                                                                                          193.75
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          193.75
  data arrival time                                                                                          -189.44
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.31


  Startpoint: fifo0/data_mem_reg_31__23_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_6__24_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.70     165.70
  fifo0/data_mem_reg_31__23_/clk (d04fky00yd0b0)                         25.61                       0.00     165.70 r
  fifo0/data_mem_reg_31__23_/o (d04fky00yd0b0)                            5.27     1.00             19.48 &   185.18 f
  fifo0/data_mem_31__23_ (net)                    2     1.52 
  fifo0/cts1468/a (d04bfn11wn0b5)                                0.00     5.29     1.00     0.00     0.24 &   185.42 f
  fifo0/cts1468/o (d04bfn11wn0b5)                                         5.49     1.00             20.60 &   206.02 f
  fifo0/n5431 (net)                               1     0.47 
  fifo0/data_mem_reg_6__24_/si (d04fyj03yd0b0)                   0.00     5.49     1.00     0.00     0.04 &   206.06 f
  data arrival time                                                                                           206.06

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 172.07     172.07
  clock reconvergence pessimism                                                                      0.00     172.07
  clock uncertainty                                                                                 50.00     222.07
  fifo0/data_mem_reg_6__24_/clk (d04fyj03yd0b0)                                                               222.07 r
  library hold time                                                                1.00            -11.71     210.36
  data required time                                                                                          210.36
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          210.36
  data arrival time                                                                                          -206.06
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.30


  Startpoint: fifo1/data_mem_reg_30__69_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__69_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 169.43     169.43
  fifo1/data_mem_reg_30__69_/clk (d04fyj03yd0b0)                         21.38                       0.00     169.43 r
  fifo1/data_mem_reg_30__69_/o (d04fyj03yd0b0)                           11.52     1.00             21.42 &   190.84 r
  fifo1/data_mem_141_ (net)                       2     1.53 
  fifo1/cts1696/a (d04bfn11wn0a5)                                0.00    11.53     1.00     0.00     0.24 &   191.08 r
  fifo1/cts1696/o (d04bfn11wn0a5)                                         6.55     1.00             18.03 &   209.11 r
  fifo1/n5345 (net)                               1     0.61 
  fifo1/data_mem_reg_28__69_/si (d04fyj03yd0b0)                  0.00     6.55     1.00     0.00     0.06 &   209.17 r
  data arrival time                                                                                           209.17

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 172.30     172.30
  clock reconvergence pessimism                                                                      0.00     172.30
  clock uncertainty                                                                                 50.00     222.30
  fifo1/data_mem_reg_28__69_/clk (d04fyj03yd0b0)                                                              222.30 r
  library hold time                                                                1.00             -8.83     213.47
  data required time                                                                                          213.47
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          213.47
  data arrival time                                                                                          -209.17
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.30


  Startpoint: fifo2/data_mem_reg_9__118_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_9__121_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.50     155.50
  fifo2/data_mem_reg_9__118_/clk (d04fyj03yd0b0)                         21.78                       0.00     155.50 r
  fifo2/data_mem_reg_9__118_/o (d04fyj03yd0b0)                           15.19     1.00             24.13 &   179.63 r
  fifo2/data_mem_3132_ (net)                      2     2.28 
  fifo2/cts4003/a (d04bfn11wn0a5)                                0.00    15.20     1.00     0.00     0.26 &   179.89 r
  fifo2/cts4003/o (d04bfn11wn0a5)                                         6.38     1.00             19.16 &   199.05 r
  fifo2/n11818 (net)                              1     0.56 
  fifo2/data_mem_reg_9__121_/si (d04fyj03yd0b0)                  0.00     6.38     1.00     0.00     0.05 &   199.10 r
  data arrival time                                                                                           199.10

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.23     162.23
  clock reconvergence pessimism                                                                      0.00     162.23
  clock uncertainty                                                                                 50.00     212.23
  fifo2/data_mem_reg_9__121_/clk (d04fyj03yd0b0)                                                              212.23 r
  library hold time                                                                1.00             -8.84     203.39
  data required time                                                                                          203.39
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          203.39
  data arrival time                                                                                          -199.10
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.29


  Startpoint: fifo2/data_mem_reg_15__45_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_30__45_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.39     153.39
  fifo2/data_mem_reg_15__45_/clk (d04fyj03yd0b0)                         20.62                       0.00     153.39 r
  fifo2/data_mem_reg_15__45_/o (d04fyj03yd0b0)                            9.70     1.00             21.85 &   175.24 f
  fifo2/data_mem_2237_ (net)                      2     2.80 
  fifo2/cts1913/a (d04bfn11wn0a5)                               -0.52     9.76     1.00    -0.07     0.46 &   175.70 f
  fifo2/cts1913/o (d04bfn11wn0a5)                                         5.33     1.00             19.92 &   195.62 f
  fifo2/n9667 (net)                               1     0.55 
  fifo2/data_mem_reg_30__45_/si (d04fyj03yd0b0)                  0.00     5.33     1.00     0.00     0.06 &   195.67 f
  data arrival time                                                                                           195.67

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.74     161.74
  clock reconvergence pessimism                                                                      0.00     161.74
  clock uncertainty                                                                                 50.00     211.74
  fifo2/data_mem_reg_30__45_/clk (d04fyj03yd0b0)                                                              211.74 r
  library hold time                                                                1.00            -11.77     199.97
  data required time                                                                                          199.97
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          199.97
  data arrival time                                                                                          -195.67
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.29


  Startpoint: fifo2/data_mem_reg_17__11_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__13_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.18     159.18
  fifo2/data_mem_reg_17__11_/clk (d04fyj03yd0b0)                         22.97                       0.00     159.18 r
  fifo2/data_mem_reg_17__11_/o (d04fyj03yd0b0)                            8.69     1.00             21.37 &   180.55 f
  fifo2/data_mem_1929_ (net)                      2     2.35 
  fifo2/cts698/a (d04bfn11wn0a5)                                 0.00     8.77     1.00     0.00     0.59 &   181.15 f
  fifo2/cts698/o (d04bfn11wn0a5)                                          5.22     1.00             19.29 &   200.44 f
  fifo2/n8428 (net)                               1     0.52 
  fifo2/data_mem_reg_16__13_/si (d04fyj03yd0c0)                  0.00     5.22     1.00     0.00     0.05 &   200.49 f
  data arrival time                                                                                           200.49

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 166.46     166.46
  clock reconvergence pessimism                                                                      0.00     166.46
  clock uncertainty                                                                                 50.00     216.46
  fifo2/data_mem_reg_16__13_/clk (d04fyj03yd0c0)                                                              216.46 r
  library hold time                                                                1.00            -11.68     204.78
  data required time                                                                                          204.78
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          204.78
  data arrival time                                                                                          -200.49
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.29


  Startpoint: fifo1/data_mem_reg_7__47_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__47_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.56     154.56
  fifo1/data_mem_reg_7__47_/clk (d04fyj03yd0b0)                         23.06                       0.00     154.56 r
  fifo1/data_mem_reg_7__47_/o (d04fyj03yd0b0)                            8.47     1.00             19.11 &   173.67 r
  fifo1/data_mem_1775_ (net)                     1     0.79 
  fifo1/cts1980/a (d04bfn11wn0a5)                               0.00     8.47     1.00     0.00     0.04 &   173.71 r
  fifo1/cts1980/o (d04bfn11wn0a5)                                        7.06     1.00             17.01 &   190.72 r
  fifo1/n5637 (net)                              1     0.64 
  fifo1/cts1981/a (d04bfn00ld0b0)                              -0.24     7.06     1.00    -0.03     0.07 &   190.79 r
  fifo1/cts1981/o (d04bfn00ld0b0)                                        9.08     1.00             13.45 &   204.24 r
  fifo1/n5638 (net)                              2     1.25 
  fifo1/data_mem_reg_5__47_/si (d04fyj03yd0b0)                  0.00     9.09     1.00     0.00     0.20 &   204.44 r
  data arrival time                                                                                          204.44

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                167.77     167.77
  clock reconvergence pessimism                                                                     0.00     167.77
  clock uncertainty                                                                                50.00     217.77
  fifo1/data_mem_reg_5__47_/clk (d04fyj03yd0b0)                                                              217.77 r
  library hold time                                                               1.00             -9.04     208.73
  data required time                                                                                         208.73
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         208.73
  data arrival time                                                                                         -204.44
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.29


  Startpoint: fifo2/data_mem_reg_10__123_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_123_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  150.07     150.07
  fifo2/data_mem_reg_10__123_/clk (d04fyj03yd0b0)                         22.60                       0.00     150.07 r
  fifo2/data_mem_reg_10__123_/o (d04fyj03yd0b0)                           11.38     1.00             21.54 &   171.61 r
  fifo2/data_mem_3000_ (net)                       2     1.51 
  fifo2/U1952/b (d04can03nn0a5)                                   0.00    11.40     1.00     0.00     0.31 &   171.92 r
  fifo2/U1952/o1 (d04can03nn0a5)                                           9.98     1.00             10.61 &   182.53 f
  fifo2/n766 (net)                                 1     1.20 
  fifo2/post_place917/b (d04ann04yd0c5)                          -0.79    10.01     1.00    -0.16     0.24 &   182.77 f
  fifo2/post_place917/o (d04ann04yd0c5)                                    8.11     1.00             12.85 &   195.61 f
  fifo2/n5899 (net)                                1     6.13 
  fifo2/place597/a (d04nan03yn0d0)                               -1.65    14.77     1.00    -0.22     7.54 &   203.16 f
  fifo2/place597/o1 (d04nan03yn0d0)                                       10.77     1.00              9.18 &   212.34 r
  fifo2/N421 (net)                                 1     2.96 
  fifo2/data_rd_reg_123_/d (d04fyj03yd0b0)                       -1.40    12.12     1.00    -0.71     2.51 &   214.85 r
  data arrival time                                                                                            214.85

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  166.56     166.56
  clock reconvergence pessimism                                                                       0.00     166.56
  clock uncertainty                                                                                  50.00     216.56
  fifo2/data_rd_reg_123_/clk (d04fyj03yd0b0)                                                                   216.56 r
  library hold time                                                                 1.00              2.58     219.14
  data required time                                                                                           219.14
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           219.14
  data arrival time                                                                                           -214.85
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.29


  Startpoint: fifo2/data_mem_reg_0__11_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.29     159.29
  fifo2/data_mem_reg_0__11_/clk (d04fyj03yd0b0)                         22.60                       0.00     159.29 r
  fifo2/data_mem_reg_0__11_/o (d04fyj03yd0b0)                            8.62     1.00             21.00 &   180.30 f
  fifo2/data_mem_4258_ (net)                     2     2.19 
  fifo2/cts4076/a (d04bfn11wn0a5)                               0.00     8.64     1.00     0.00     0.34 &   180.63 f
  fifo2/cts4076/o (d04bfn11wn0a5)                                        5.32     1.00             19.36 &   199.99 f
  fifo2/n11892 (net)                             1     0.55 
  fifo2/data_mem_reg_0__3_/si (d04fyj03yd0b0)                   0.00     5.32     1.00     0.00     0.05 &   200.05 f
  data arrival time                                                                                          200.05

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                166.05     166.05
  clock reconvergence pessimism                                                                     0.00     166.05
  clock uncertainty                                                                                50.00     216.05
  fifo2/data_mem_reg_0__3_/clk (d04fyj03yd0b0)                                                               216.05 r
  library hold time                                                               1.00            -11.71     204.34
  data required time                                                                                         204.34
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         204.34
  data arrival time                                                                                         -200.05
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.29


  Startpoint: fifo2/data_mem_reg_19__81_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_81_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.25     152.25
  fifo2/data_mem_reg_19__81_/clk (d04fyj03yd0b0)                         21.56                       0.00     152.25 r
  fifo2/data_mem_reg_19__81_/o (d04fyj03yd0b0)                           12.21     1.00             22.04 &   174.29 r
  fifo2/data_mem_1725_ (net)                      2     1.70 
  fifo2/U3786/b (d04can03ln0a5)                                 -1.01    12.23     1.00    -0.13     0.19 &   174.48 r
  fifo2/U3786/o1 (d04can03ln0a5)                                          6.44     1.00              9.30 &   183.78 f
  fifo2/n2562 (net)                               1     0.57 
  fifo2/U3789/b (d04nan04yn0b5)                                  0.00     6.44     1.00     0.00     0.09 &   183.87 f
  fifo2/U3789/o1 (d04nan04yn0b5)                                         10.14     1.00             11.55 &   195.42 r
  fifo2/n2569 (net)                               1     1.60 
  fifo2/U3795/a (d04non02nn0c0)                                 -1.72    10.18     1.00    -1.34    -0.89 &   194.54 r
  fifo2/U3795/o1 (d04non02nn0c0)                                          5.73     1.00              6.19 &   200.72 f
  fifo2/n2570 (net)                               1     1.99 
  fifo2/U3796/b (d04nan02yn0d5)                                  0.00     5.79     1.00     0.00     0.40 &   201.12 f
  fifo2/U3796/o1 (d04nan02yn0d5)                                          7.28     1.00              5.96 &   207.08 r
  fifo2/N84 (net)                                 1     3.92 
  fifo2/data_rd_reg_81_/d (d04fyj03yd0c0)                       -0.96     9.12     1.00    -0.42     3.24 &   210.31 r
  data arrival time                                                                                           210.31

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.88     162.88
  clock reconvergence pessimism                                                                      0.00     162.88
  clock uncertainty                                                                                 50.00     212.88
  fifo2/data_rd_reg_81_/clk (d04fyj03yd0c0)                                                                   212.88 r
  library hold time                                                                1.00              1.71     214.59
  data required time                                                                                          214.59
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          214.59
  data arrival time                                                                                          -210.31
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.28


  Startpoint: fifo2/data_mem_reg_27__98_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__98_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.71     158.71
  fifo2/data_mem_reg_27__98_/clk (d04fyj03yd0b0)                         23.73                       0.00     158.71 r
  fifo2/data_mem_reg_27__98_/o (d04fyj03yd0b0)                           13.15     1.00             23.06 &   181.77 r
  fifo2/data_mem_646_ (net)                       2     1.89 
  fifo2/cts527/a (d04bfn11wn0a5)                                 0.00    13.17     1.00     0.00     0.33 &   182.10 r
  fifo2/cts527/o (d04bfn11wn0a5)                                          6.22     1.00             18.31 &   200.41 r
  fifo2/n8250 (net)                               1     0.54 
  fifo2/data_mem_reg_20__98_/si (d04fyj03yd0c0)                  0.00     6.22     1.00     0.00     0.04 &   200.46 r
  data arrival time                                                                                           200.46

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.50     163.50
  clock reconvergence pessimism                                                                      0.00     163.50
  clock uncertainty                                                                                 50.00     213.50
  fifo2/data_mem_reg_20__98_/clk (d04fyj03yd0c0)                                                              213.50 r
  library hold time                                                                1.00             -8.77     204.73
  data required time                                                                                          204.73
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          204.73
  data arrival time                                                                                          -200.46
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.27


  Startpoint: init_mask_alu0_mask_reg_3__84_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_0__25_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     153.83     153.83
  init_mask_alu0_mask_reg_3__84_/clk (d04fyj03yd0c0)                         21.32                       0.00     153.83 r
  init_mask_alu0_mask_reg_3__84_/o (d04fyj03yd0c0)                           12.52     1.00             24.39 &   178.23 r
  mask_alu[596] (net)                                 3     4.00 
  cts2424/a (d04bfn11wn0a5)                                         -0.82    12.68     1.00    -0.11     0.90 &   179.12 r
  cts2424/o (d04bfn11wn0a5)                                                   6.19     1.00             18.11 &   197.24 r
  n8292 (net)                                         1     0.54 
  init_mask_alu0_mask_reg_0__25_/si (d04fyj03yd0c0)                  0.00     6.19     1.00     0.00     0.04 &   197.27 r
  data arrival time                                                                                               197.27

  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     160.25     160.25
  clock reconvergence pessimism                                                                          0.00     160.25
  clock uncertainty                                                                                     50.00     210.25
  init_mask_alu0_mask_reg_0__25_/clk (d04fyj03yd0c0)                                                              210.25 r
  library hold time                                                                    1.00             -8.70     201.55
  data required time                                                                                              201.55
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              201.55
  data arrival time                                                                                              -197.27
  -------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -4.27


  Startpoint: fifo2/data_mem_reg_20__106_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__104_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  154.19     154.19
  fifo2/data_mem_reg_20__106_/clk (d04fyj03yd0b0)                         21.33                       0.00     154.19 r
  fifo2/data_mem_reg_20__106_/o (d04fyj03yd0b0)                           13.06     1.00             22.69 &   176.88 r
  fifo2/data_mem_1613_ (net)                       2     1.90 
  fifo2/cts2774/a (d04bfn11wn0a5)                                 0.00    13.08     1.00     0.00     0.32 &   177.20 r
  fifo2/cts2774/o (d04bfn11wn0a5)                                          7.07     1.00             19.01 &   196.21 r
  fifo2/n10550 (net)                               1     0.70 
  fifo2/data_mem_reg_20__104_/si (d04fyj03yd0b0)                  0.00     7.07     1.00     0.00     0.10 &   196.31 r
  data arrival time                                                                                            196.31

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  159.44     159.44
  clock reconvergence pessimism                                                                       0.00     159.44
  clock uncertainty                                                                                  50.00     209.44
  fifo2/data_mem_reg_20__104_/clk (d04fyj03yd0b0)                                                              209.44 r
  library hold time                                                                 1.00             -8.86     200.58
  data required time                                                                                           200.58
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           200.58
  data arrival time                                                                                           -196.31
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.27


  Startpoint: alu_core0_dout_reg_84_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__84_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               145.56     145.56
  alu_core0_dout_reg_84_/clk (d04fyj03yd0g0)                           18.13                       0.00     145.56 r
  alu_core0_dout_reg_84_/o (d04fyj03yd0g0)                             18.21     1.00             30.22 &   175.78 r
  alu_out[84] (net)                             3    13.47 
  fifo2/place268/a (d04bfn00wnud5)                            -0.58    20.28     1.00    -0.08     3.85 &   179.63 r
  fifo2/place268/o (d04bfn00wnud5)                                     29.72     1.00             18.39 &   198.01 r
  fifo2/n1080 (net)                            32    27.85 
  fifo2/data_mem_reg_20__84_/d (d04fyj03yd0b0)                -0.53    54.59     1.00    -0.27     7.17 &   205.18 r
  data arrival time                                                                                         205.18

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               157.13     157.13
  clock reconvergence pessimism                                                                    0.00     157.13
  clock uncertainty                                                                               50.00     207.13
  fifo2/data_mem_reg_20__84_/clk (d04fyj03yd0b0)                                                            207.13 r
  library hold time                                                              1.00              2.31     209.45
  data required time                                                                                        209.45
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        209.45
  data arrival time                                                                                        -205.18
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -4.27


  Startpoint: fifo0/data_mem_reg_1__64_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_4__64_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.84     154.84
  fifo0/data_mem_reg_1__64_/clk (d04fyj03yd0b0)                         22.24                       0.00     154.84 r
  fifo0/data_mem_reg_1__64_/o (d04fyj03yd0b0)                           10.67     1.00             20.91 &   175.75 r
  fifo0/data_mem_1__64_ (net)                    1     1.36 
  fifo0/cts1378/a (d04bfn11wn0a5)                              -0.74    10.69     1.00    -0.10     0.27 &   176.02 r
  fifo0/cts1378/o (d04bfn11wn0a5)                                       10.25     1.00             20.53 &   196.55 r
  fifo0/n5338 (net)                              2     1.24 
  fifo0/data_mem_reg_4__64_/si (d04fyj03yd0b0)                  0.00    10.25     1.00     0.00     0.13 &   196.68 r
  data arrival time                                                                                          196.68

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.12     160.12
  clock reconvergence pessimism                                                                     0.00     160.12
  clock uncertainty                                                                                50.00     210.12
  fifo0/data_mem_reg_4__64_/clk (d04fyj03yd0b0)                                                              210.12 r
  library hold time                                                               1.00             -9.17     200.95
  data required time                                                                                         200.95
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         200.95
  data arrival time                                                                                         -196.68
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.27


  Startpoint: fifo1/data_mem_reg_22__56_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__57_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.82     154.82
  fifo1/data_mem_reg_22__56_/clk (d04fyj03yd0b0)                         23.22                       0.00     154.82 r
  fifo1/data_mem_reg_22__56_/o (d04fyj03yd0b0)                           16.63     1.00             25.99 &   180.81 r
  fifo1/data_mem_704_ (net)                       2     2.84 
  fifo1/cts2242/a (d04bfn11wn0a5)                               -3.09    16.72     1.00    -2.38    -1.50 &   179.31 r
  fifo1/cts2242/o (d04bfn11wn0a5)                                         6.31     1.00             19.36 &   198.67 r
  fifo1/n5906 (net)                               1     0.54 
  fifo1/data_mem_reg_24__57_/si (d04fyj03yd0b0)                  0.00     6.31     1.00     0.00     0.04 &   198.71 r
  data arrival time                                                                                           198.71

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.76     161.76
  clock reconvergence pessimism                                                                      0.00     161.76
  clock uncertainty                                                                                 50.00     211.76
  fifo1/data_mem_reg_24__57_/clk (d04fyj03yd0b0)                                                              211.76 r
  library hold time                                                                1.00             -8.79     202.97
  data required time                                                                                          202.97
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.97
  data arrival time                                                                                          -198.71
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.26


  Startpoint: fifo2/data_mem_reg_8__92_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_0__95_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                156.00     156.00
  fifo2/data_mem_reg_8__92_/clk (d04fyj03yd0b0)                         19.19                       0.00     156.00 r
  fifo2/data_mem_reg_8__92_/o (d04fyj03yd0b0)                           13.80     1.00             23.05 &   179.05 r
  fifo2/data_mem_3243_ (net)                     2     2.13 
  fifo2/cts1066/a (d04bfn11wn0a5)                              -0.21    13.84     1.00    -0.03     0.55 &   179.60 r
  fifo2/cts1066/o (d04bfn11wn0a5)                                        6.42     1.00             18.75 &   198.35 r
  fifo2/n8804 (net)                              1     0.58 
  fifo2/data_mem_reg_0__95_/si (d04fyj03yd0b0)                  0.00     6.42     1.00     0.00     0.06 &   198.41 r
  data arrival time                                                                                          198.41

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.44     161.44
  clock reconvergence pessimism                                                                     0.00     161.44
  clock uncertainty                                                                                50.00     211.44
  fifo2/data_mem_reg_0__95_/clk (d04fyj03yd0b0)                                                              211.44 r
  library hold time                                                               1.00             -8.78     202.66
  data required time                                                                                         202.66
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         202.66
  data arrival time                                                                                         -198.41
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.26


  Startpoint: fifo2/data_mem_reg_17__72_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__68_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.60     158.60
  fifo2/data_mem_reg_17__72_/clk (d04fyj03yd0b0)                         25.49                       0.00     158.60 r
  fifo2/data_mem_reg_17__72_/o (d04fyj03yd0b0)                            9.49     1.00             20.38 &   178.98 r
  fifo2/data_mem_1990_ (net)                      1     1.04 
  fifo2/cts3489/a (d04bfn11wn0a5)                                0.00     9.50     1.00     0.00     0.22 &   179.20 r
  fifo2/cts3489/o (d04bfn11wn0a5)                                        13.84     1.00             22.69 &   201.89 r
  fifo2/n11283 (net)                              2     1.85 
  fifo2/data_mem_reg_17__68_/si (d04fyj03yd0b0)                 -0.25    13.85     1.00    -0.03     0.27 &   202.16 r
  data arrival time                                                                                           202.16

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.83     165.83
  clock reconvergence pessimism                                                                      0.00     165.83
  clock uncertainty                                                                                 50.00     215.83
  fifo2/data_mem_reg_17__68_/clk (d04fyj03yd0b0)                                                              215.83 r
  library hold time                                                                1.00             -9.41     206.42
  data required time                                                                                          206.42
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          206.42
  data arrival time                                                                                          -202.16
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.25


  Startpoint: fifo2/data_mem_reg_18__94_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__97_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.22     154.22
  fifo2/data_mem_reg_18__94_/clk (d04fyj03yd0b0)                         23.31                       0.00     154.22 r
  fifo2/data_mem_reg_18__94_/o (d04fyj03yd0b0)                            8.40     1.00             20.87 &   175.09 f
  fifo2/data_mem_1875_ (net)                      2     2.08 
  fifo2/cts1503/a (d04bfn11wn0a5)                                0.00     8.43     1.00     0.00     0.35 &   175.44 f
  fifo2/cts1503/o (d04bfn11wn0a5)                                         5.31     1.00             19.25 &   194.69 f
  fifo2/n9252 (net)                               1     0.55 
  fifo2/data_mem_reg_7__97_/si (d04fyj03yd0b0)                   0.00     5.32     1.00     0.00     0.06 &   194.75 f
  data arrival time                                                                                           194.75

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.69     160.69
  clock reconvergence pessimism                                                                      0.00     160.69
  clock uncertainty                                                                                 50.00     210.69
  fifo2/data_mem_reg_7__97_/clk (d04fyj03yd0b0)                                                               210.69 r
  library hold time                                                                1.00            -11.69     199.00
  data required time                                                                                          199.00
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          199.00
  data arrival time                                                                                          -194.75
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.25


  Startpoint: fifo1/data_mem_reg_0__18_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_rd_reg_18_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.37     160.37
  fifo1/data_mem_reg_0__18_/clk (d04fyj03yd0b0)                         20.47                       0.00     160.37 r
  fifo1/data_mem_reg_0__18_/o (d04fyj03yd0b0)                           11.83     1.00             21.57 &   181.94 r
  fifo1/data_mem_2250_ (net)                     2     1.62 
  fifo1/U1548/b (d04can03nn0a5)                                -1.49    11.84     1.00    -0.22     0.05 &   181.99 r
  fifo1/U1548/o1 (d04can03nn0a5)                                         8.80     1.00              9.90 &   191.89 f
  fifo1/n833 (net)                               1     1.01 
  fifo1/U1556/a (d04nan04wd0b7)                                 0.00     8.81     1.00     0.00     0.16 &   192.05 f
  fifo1/U1556/o1 (d04nan04wd0b7)                                         6.25     1.00              9.11 &   201.16 r
  fifo1/n8401 (net)                              1     0.62 
  fifo1/U1567/a (d04non02yn0b3)                                 0.00     6.25     1.00     0.00     0.05 &   201.22 r
  fifo1/U1567/o1 (d04non02yn0b3)                                         5.56     1.00              5.92 &   207.13 f
  fifo1/n855 (net)                               1     1.19 
  fifo1/U1593/a (d04nan02yn0c0)                                -0.08     5.58     1.00    -0.01     0.20 &   207.33 f
  fifo1/U1593/o1 (d04nan02yn0c0)                                        12.93     1.00              9.06 &   216.39 r
  fifo1/N82 (net)                                1     5.43 
  fifo1/data_rd_reg_18_/d (d04fyj03yd0b0)                      -0.90    15.43     1.00    -0.48     5.24 &   221.63 r
  data arrival time                                                                                          221.63

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                173.37     173.37
  clock reconvergence pessimism                                                                     0.00     173.37
  clock uncertainty                                                                                50.00     223.37
  fifo1/data_rd_reg_18_/clk (d04fyj03yd0b0)                                                                  223.37 r
  library hold time                                                               1.00              2.52     225.88
  data required time                                                                                         225.88
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         225.88
  data arrival time                                                                                         -221.63
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.25


  Startpoint: init_mask_alu0_seed6_reg_120_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_6__113_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    142.49     142.49
  init_mask_alu0_seed6_reg_120_/clk (d04fyj03yd0b0)                         18.40                       0.00     142.49 r
  init_mask_alu0_seed6_reg_120_/o (d04fyj03yd0b0)                            5.39     1.00             17.11 &   159.60 f
  init_mask_alu0_seed6[120] (net)                    1     0.81 
  cts3838/a (d04bfn13wn0b0)                                        -0.25     5.41     1.00    -0.04     0.15 &   159.75 f
  cts3838/o (d04bfn13wn0b0)                                                  8.46     1.00             47.88 &   207.62 f
  n9706 (net)                                        2     2.39 
  init_mask_alu0_mask_reg_6__113_/d (d04fyj03yd0b0)                -0.91     8.58     1.00    -0.16     0.55 &   208.17 f
  data arrival time                                                                                              208.17

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    164.82     164.82
  clock reconvergence pessimism                                                                         0.00     164.82
  clock uncertainty                                                                                    50.00     214.82
  init_mask_alu0_mask_reg_6__113_/clk (d04fyj03yd0b0)                                                            214.82 r
  library hold time                                                                   1.00             -2.40     212.42
  data required time                                                                                             212.42
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             212.42
  data arrival time                                                                                             -208.17
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.25


  Startpoint: fifo0/data_mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_19__1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               149.60     149.60
  fifo0/data_mem_reg_4__1_/clk (d04fyj03yd0c0)                         22.89                       0.00     149.60 r
  fifo0/data_mem_reg_4__1_/o (d04fyj03yd0c0)                            8.69     1.00             21.24 &   170.84 r
  fifo0/data_mem_4__1_ (net)                    2     1.93 
  fifo0/route439/a (d04bfn11wn0a5)                             0.00     8.72     1.00     0.00     0.40 &   171.24 r
  fifo0/route439/o (d04bfn11wn0a5)                                      8.09     1.00             17.66 &   188.91 r
  fifo0/n6931 (net)                             1     0.77 
  fifo0/route440/a (d04bfn11wn0a5)                             0.00     8.09     1.00     0.00     0.08 &   188.98 r
  fifo0/route440/o (d04bfn11wn0a5)                                      6.40     1.00             16.65 &   205.64 r
  fifo0/n6932 (net)                             1     0.60 
  fifo0/data_mem_reg_19__1_/si (d04fyj03yd0b0)                 0.00     6.40     1.00     0.00     0.05 &   205.69 r
  data arrival time                                                                                         205.69

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               168.90     168.90
  clock reconvergence pessimism                                                                    0.00     168.90
  clock uncertainty                                                                               50.00     218.90
  fifo0/data_mem_reg_19__1_/clk (d04fyj03yd0b0)                                                             218.90 r
  library hold time                                                              1.00             -8.96     209.94
  data required time                                                                                        209.94
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        209.94
  data arrival time                                                                                        -205.69
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -4.25


  Startpoint: fifo2/data_mem_reg_13__103_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_31__103_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  152.82     152.82
  fifo2/data_mem_reg_13__103_/clk (d04fyj03yd0b0)                         24.51                       0.00     152.82 r
  fifo2/data_mem_reg_13__103_/o (d04fyj03yd0b0)                           10.87     1.00             21.32 &   174.14 r
  fifo2/data_mem_2569_ (net)                       2     1.34 
  fifo2/cts1419/a (d04bfn11wn0a5)                                 0.00    10.88     1.00     0.00     0.12 &   174.26 r
  fifo2/cts1419/o (d04bfn11wn0a5)                                          7.86     1.00             18.27 &   192.53 r
  fifo2/n9166 (net)                                1     0.72 
  fifo2/route385/a (d04bfn11wn0a5)                                0.00     7.86     1.00     0.00     0.07 &   192.60 r
  fifo2/route385/o (d04bfn11wn0a5)                                         6.81     1.00             16.88 &   209.48 r
  fifo2/n12955 (net)                               1     0.67 
  fifo2/data_mem_reg_31__103_/si (d04fky00yd0b0)                  0.00     6.81     1.00     0.00     0.08 &   209.55 r
  data arrival time                                                                                            209.55

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  162.98     162.98
  clock reconvergence pessimism                                                                       0.00     162.98
  clock uncertainty                                                                                  50.00     212.98
  fifo2/data_mem_reg_31__103_/clk (d04fky00yd0b0)                                                              212.98 r
  library hold time                                                                 1.00              0.82     213.80
  data required time                                                                                           213.80
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           213.80
  data arrival time                                                                                           -209.55
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.25


  Startpoint: fifo0/data_mem_reg_27__71_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_6__70_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.47     153.47
  fifo0/data_mem_reg_27__71_/clk (d04fyj03yd0b0)                         23.15                       0.00     153.47 r
  fifo0/data_mem_reg_27__71_/o (d04fyj03yd0b0)                            8.66     1.00             21.27 &   174.74 f
  fifo0/data_mem_27__71_ (net)                    2     2.29 
  fifo0/cts154/a (d04bfn11wn0a5)                                 0.00     8.72     1.00     0.00     0.52 &   175.27 f
  fifo0/cts154/o (d04bfn11wn0a5)                                          5.02     1.00             19.02 &   194.28 f
  fifo0/n4077 (net)                               1     0.47 
  fifo0/data_mem_reg_6__70_/si (d04fyj03yd0b0)                   0.00     5.02     1.00     0.00     0.04 &   194.32 f
  data arrival time                                                                                           194.32

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.18     160.18
  clock reconvergence pessimism                                                                      0.00     160.18
  clock uncertainty                                                                                 50.00     210.18
  fifo0/data_mem_reg_6__70_/clk (d04fyj03yd0b0)                                                               210.18 r
  library hold time                                                                1.00            -11.61     198.57
  data required time                                                                                          198.57
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.57
  data arrival time                                                                                          -194.32
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.25


  Startpoint: fifo1/data_mem_reg_2__39_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__38_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.84     159.84
  fifo1/data_mem_reg_2__39_/clk (d04fyj03yd0b0)                         23.89                       0.00     159.84 r
  fifo1/data_mem_reg_2__39_/o (d04fyj03yd0b0)                           11.39     1.00             21.60 &   181.44 r
  fifo1/data_mem_2127_ (net)                     2     1.46 
  fifo1/cts2275/a (d04bfn11wn0a5)                               0.00    11.40     1.00     0.00     0.24 &   181.68 r
  fifo1/cts2275/o (d04bfn11wn0a5)                                        6.19     1.00             17.65 &   199.33 r
  fifo1/n5939 (net)                              1     0.54 
  fifo1/data_mem_reg_14__38_/si (d04fyj03yd0b0)                 0.00     6.19     1.00     0.00     0.04 &   199.37 r
  data arrival time                                                                                          199.37

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.44     162.44
  clock reconvergence pessimism                                                                     0.00     162.44
  clock uncertainty                                                                                50.00     212.44
  fifo1/data_mem_reg_14__38_/clk (d04fyj03yd0b0)                                                             212.44 r
  library hold time                                                               1.00             -8.82     203.62
  data required time                                                                                         203.62
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         203.62
  data arrival time                                                                                         -199.37
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.25


  Startpoint: fifo2/data_mem_reg_15__119_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_13__119_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  158.45     158.45
  fifo2/data_mem_reg_15__119_/clk (d04fyj03yd0b0)                         21.78                       0.00     158.45 r
  fifo2/data_mem_reg_15__119_/o (d04fyj03yd0b0)                           11.65     1.00             21.59 &   180.03 r
  fifo2/data_mem_2311_ (net)                       2     1.56 
  fifo2/cts3855/a (d04bfn11wn0a5)                                 0.00    11.66     1.00     0.00     0.26 &   180.29 r
  fifo2/cts3855/o (d04bfn11wn0a5)                                          6.69     1.00             18.19 &   198.48 r
  fifo2/n11665 (net)                               1     0.63 
  fifo2/data_mem_reg_13__119_/si (d04fyj03yd0b0)                  0.00     6.69     1.00     0.00     0.07 &   198.55 r
  data arrival time                                                                                            198.55

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  161.60     161.60
  clock reconvergence pessimism                                                                       0.00     161.60
  clock uncertainty                                                                                  50.00     211.60
  fifo2/data_mem_reg_13__119_/clk (d04fyj03yd0b0)                                                              211.60 r
  library hold time                                                                 1.00             -8.81     202.79
  data required time                                                                                           202.79
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           202.79
  data arrival time                                                                                           -198.55
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.24


  Startpoint: fifo1/data_mem_reg_5__50_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__51_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.32     160.32
  fifo1/data_mem_reg_5__50_/clk (d04fyj03yd0b0)                         20.64                       0.00     160.32 r
  fifo1/data_mem_reg_5__50_/o (d04fyj03yd0b0)                            8.37     1.00             20.43 &   180.74 f
  fifo1/data_mem_1922_ (net)                     2     2.09 
  fifo1/cts1841/a (d04bfn11wn0a5)                               0.00     8.40     1.00     0.00     0.38 &   181.13 f
  fifo1/cts1841/o (d04bfn11wn0a5)                                        5.11     1.00             18.97 &   200.10 f
  fifo1/n5494 (net)                              1     0.50 
  fifo1/data_mem_reg_5__51_/si (d04fyj03yd0b0)                  0.00     5.11     1.00     0.00     0.04 &   200.14 f
  data arrival time                                                                                          200.14

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                166.11     166.11
  clock reconvergence pessimism                                                                     0.00     166.11
  clock uncertainty                                                                                50.00     216.11
  fifo1/data_mem_reg_5__51_/clk (d04fyj03yd0b0)                                                              216.11 r
  library hold time                                                               1.00            -11.73     204.38
  data required time                                                                                         204.38
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         204.38
  data arrival time                                                                                         -200.14
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.23


  Startpoint: fifo0/data_mem_reg_29__23_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_14__22_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.01     156.01
  fifo0/data_mem_reg_29__23_/clk (d04fyj03yd0b0)                         22.91                       0.00     156.01 r
  fifo0/data_mem_reg_29__23_/o (d04fyj03yd0b0)                            8.73     1.00             19.34 &   175.35 r
  fifo0/data_mem_29__23_ (net)                    1     0.86 
  fifo0/cts604/a (d04bfn11wn0a5)                                 0.00     8.73     1.00     0.00     0.10 &   175.45 r
  fifo0/cts604/o (d04bfn11wn0a5)                                         11.28     1.00             20.65 &   196.10 r
  fifo0/n4543 (net)                               2     1.44 
  fifo0/data_mem_reg_14__22_/si (d04fyj03yd0b0)                  0.00    11.29     1.00     0.00     0.25 &   196.35 r
  data arrival time                                                                                           196.35

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.84     159.84
  clock reconvergence pessimism                                                                      0.00     159.84
  clock uncertainty                                                                                 50.00     209.84
  fifo0/data_mem_reg_14__22_/clk (d04fyj03yd0b0)                                                              209.84 r
  library hold time                                                                1.00             -9.26     200.58
  data required time                                                                                          200.58
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.58
  data arrival time                                                                                          -196.35
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.23


  Startpoint: fifo2/data_mem_reg_13__8_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_15__6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                157.90     157.90
  fifo2/data_mem_reg_13__8_/clk (d04fyj03yd0b0)                         23.16                       0.00     157.90 r
  fifo2/data_mem_reg_13__8_/o (d04fyj03yd0b0)                           12.98     1.00             22.91 &   180.81 r
  fifo2/data_mem_2474_ (net)                     2     1.87 
  fifo2/route367/a (d04bfn11wn0a5)                              0.00    13.00     1.00     0.00     0.29 &   181.10 r
  fifo2/route367/o (d04bfn11wn0a5)                                       6.26     1.00             18.29 &   199.39 r
  fifo2/n12937 (net)                             1     0.55 
  fifo2/data_mem_reg_15__6_/si (d04fyj03yd0b0)                  0.00     6.26     1.00     0.00     0.04 &   199.44 r
  data arrival time                                                                                          199.44

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.49     162.49
  clock reconvergence pessimism                                                                     0.00     162.49
  clock uncertainty                                                                                50.00     212.49
  fifo2/data_mem_reg_15__6_/clk (d04fyj03yd0b0)                                                              212.49 r
  library hold time                                                               1.00             -8.83     203.66
  data required time                                                                                         203.66
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         203.66
  data arrival time                                                                                         -199.44
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.23


  Startpoint: alu_core0_tmp_add_reg_39_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_core0_tmp_add_reg_49_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                149.98     149.98
  alu_core0_tmp_add_reg_39_/clk (d04fyj03yd0b0)                         16.04                       0.00     149.98 r
  alu_core0_tmp_add_reg_39_/o (d04fyj03yd0b0)                           14.60     1.00             22.65 &   172.63 r
  alu_core0_tmp_add_39_ (net)                    2     2.15 
  cts205/a (d04bfn11wn0a5)                                     -1.36    14.63     1.00    -0.20     0.22 &   172.85 r
  cts205/o (d04bfn11wn0a5)                                               6.26     1.00             18.87 &   191.73 r
  n6071 (net)                                    1     0.54 
  alu_core0_tmp_add_reg_49_/si (d04fyj03yd0b0)                  0.00     6.26     1.00     0.00     0.04 &   191.77 r
  data arrival time                                                                                          191.77

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.06     155.06
  clock reconvergence pessimism                                                                     0.00     155.06
  clock uncertainty                                                                                50.00     205.06
  alu_core0_tmp_add_reg_49_/clk (d04fyj03yd0b0)                                                              205.06 r
  library hold time                                                               1.00             -9.06     196.00
  data required time                                                                                         196.00
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         196.00
  data arrival time                                                                                         -191.77
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.23


  Startpoint: fifo2/data_mem_reg_24__114_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_114_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  147.92     147.92
  fifo2/data_mem_reg_24__114_/clk (d04fyj03yd0b0)                         19.89                       0.00     147.92 r
  fifo2/data_mem_reg_24__114_/o (d04fyj03yd0b0)                           11.02     1.00             20.66 &   168.58 r
  fifo2/data_mem_1073_ (net)                       2     1.39 
  fifo2/U3562/d (d04can03wn0a5)                                  -0.48    11.03     1.00    -0.07     0.16 &   168.74 r
  fifo2/U3562/o1 (d04can03wn0a5)                                           6.87     1.00              8.66 &   177.39 f
  fifo2/n2313 (net)                                1     0.51 
  fifo2/U3564/c (d04nan04yn0b5)                                   0.00     6.87     1.00     0.00     0.04 &   177.43 f
  fifo2/U3564/o1 (d04nan04yn0b5)                                           7.81     1.00             10.26 &   187.69 r
  fifo2/n2316 (net)                                1     0.80 
  fifo2/U3565/b (d04non02nn0b7)                                   0.00     7.81     1.00     0.00     0.05 &   187.73 r
  fifo2/U3565/o1 (d04non02nn0b7)                                           5.65     1.00              7.18 &   194.91 f
  fifo2/n2318 (net)                                1     1.65 
  fifo2/U3566/b (d04nan02yn0c0)                                   0.00     5.74     1.00     0.00     0.50 &   195.41 f
  fifo2/U3566/o1 (d04nan02yn0c0)                                          13.23     1.00              9.49 &   204.91 r
  fifo2/N510 (net)                                 1     5.02 
  fifo2/data_rd_reg_114_/d (d04fyj03yd0g0)                       -0.93    15.38     1.00    -0.10     5.61 &   210.52 r
  data arrival time                                                                                            210.52

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  162.29     162.29
  clock reconvergence pessimism                                                                       0.00     162.29
  clock uncertainty                                                                                  50.00     212.29
  fifo2/data_rd_reg_114_/clk (d04fyj03yd0g0)                                                                   212.29 r
  library hold time                                                                 1.00              2.45     214.74
  data required time                                                                                           214.74
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           214.74
  data arrival time                                                                                           -210.52
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.22


  Startpoint: init_mask_alu0_seed6_reg_100_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed6_reg_107_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    156.58     156.58
  init_mask_alu0_seed6_reg_100_/clk (d04fyj03yd0b0)                         19.26                       0.00     156.58 r
  init_mask_alu0_seed6_reg_100_/o (d04fyj03yd0b0)                            8.46     1.00             18.55 &   175.13 r
  init_mask_alu0_seed6[100] (net)                    1     0.82 
  cts3929/a (d04bfn11wn0a5)                                         0.00     8.46     1.00     0.00     0.09 &   175.22 r
  cts3929/o (d04bfn11wn0a5)                                                 14.08     1.00             22.05 &   197.27 r
  n9797 (net)                                        2     1.80 
  init_mask_alu0_seed6_reg_107_/si (d04fyj03yd0c0)                  0.00    14.10     1.00     0.00     0.41 &   197.68 r
  data arrival time                                                                                              197.68

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    161.45     161.45
  clock reconvergence pessimism                                                                         0.00     161.45
  clock uncertainty                                                                                    50.00     211.45
  init_mask_alu0_seed6_reg_107_/clk (d04fyj03yd0c0)                                                              211.45 r
  library hold time                                                                   1.00             -9.55     201.90
  data required time                                                                                             201.90
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             201.90
  data arrival time                                                                                             -197.68
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.22


  Startpoint: init_mask_alu0_mask_reg_6__59_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_6__57_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     155.41     155.41
  init_mask_alu0_mask_reg_6__59_/clk (d04fyj03yd0b0)                         20.12                       0.00     155.41 r
  init_mask_alu0_mask_reg_6__59_/o (d04fyj03yd0b0)                           18.39     1.00             23.61 &   179.03 f
  mask_alu[187] (net)                                 3     6.68 
  init_mask_alu0_mask_reg_6__57_/si (d04fyj03ld0c0)                 -1.55    24.72     1.00    -0.18     5.85 &   184.87 f
  data arrival time                                                                                               184.87

  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     161.94     161.94
  clock reconvergence pessimism                                                                          0.00     161.94
  clock uncertainty                                                                                     50.00     211.94
  init_mask_alu0_mask_reg_6__57_/clk (d04fyj03ld0c0)                                                              211.94 r
  library hold time                                                                    1.00            -22.85     189.09
  data required time                                                                                              189.09
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              189.09
  data arrival time                                                                                              -184.87
  -------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -4.22


  Startpoint: fifo2/data_mem_reg_18__100_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__100_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  154.25     154.25
  fifo2/data_mem_reg_18__100_/clk (d04fyj03yd0b0)                         23.32                       0.00     154.25 r
  fifo2/data_mem_reg_18__100_/o (d04fyj03yd0b0)                           13.37     1.00             23.07 &   177.32 r
  fifo2/data_mem_1881_ (net)                       2     1.91 
  fifo2/cts2260/a (d04bfn11wn0a5)                                -0.11    13.39     1.00    -0.02     0.34 &   177.66 r
  fifo2/cts2260/o (d04bfn11wn0a5)                                          6.56     1.00             18.71 &   196.37 r
  fifo2/n10025 (net)                               1     0.60 
  fifo2/data_mem_reg_7__100_/si (d04fyj03yd0b0)                   0.00     6.56     1.00     0.00     0.06 &   196.43 r
  data arrival time                                                                                            196.43

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  159.51     159.51
  clock reconvergence pessimism                                                                       0.00     159.51
  clock uncertainty                                                                                  50.00     209.51
  fifo2/data_mem_reg_7__100_/clk (d04fyj03yd0b0)                                                               209.51 r
  library hold time                                                                 1.00             -8.87     200.64
  data required time                                                                                           200.64
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           200.64
  data arrival time                                                                                           -196.43
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.22


  Startpoint: init_mask_alu0_seed1_reg_61_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_1__55_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   154.79     154.79
  init_mask_alu0_seed1_reg_61_/clk (d04fyj03ld0b0)                         20.04                       0.00     154.79 r
  init_mask_alu0_seed1_reg_61_/o (d04fyj03ld0b0)                           18.76     1.00             30.84 &   185.63 r
  init_mask_alu0_seed1_61 (net)                     2     2.06 
  cts806/a (d04bfn11wn0a5)                                        -0.32    18.78     1.00    -0.04     0.41 &   186.04 r
  cts806/o (d04bfn11wn0a5)                                                  7.45     1.00             20.65 &   206.69 r
  n6673 (net)                                       1     0.74 
  init_mask_alu0_mask_reg_1__55_/d (d04fyj03yd0c0)                 0.00     7.46     1.00     0.00     0.14 &   206.83 r
  data arrival time                                                                                             206.83

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   159.27     159.27
  clock reconvergence pessimism                                                                        0.00     159.27
  clock uncertainty                                                                                   50.00     209.27
  init_mask_alu0_mask_reg_1__55_/clk (d04fyj03yd0c0)                                                            209.27 r
  library hold time                                                                  1.00              1.78     211.04
  data required time                                                                                            211.04
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            211.04
  data arrival time                                                                                            -206.83
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -4.22


  Startpoint: fifo2/data_mem_reg_18__23_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_6__24_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.97     159.97
  fifo2/data_mem_reg_18__23_/clk (d04fyj03yd0b0)                         23.05                       0.00     159.97 r
  fifo2/data_mem_reg_18__23_/o (d04fyj03yd0b0)                           13.95     1.00             23.68 &   183.64 r
  fifo2/data_mem_1804_ (net)                      2     2.11 
  fifo2/cts2468/a (d04bfn11wn0a5)                                0.00    13.99     1.00     0.00     0.50 &   184.15 r
  fifo2/cts2468/o (d04bfn11wn0a5)                                         6.33     1.00             18.72 &   202.86 r
  fifo2/n10237 (net)                              1     0.56 
  fifo2/data_mem_reg_6__24_/si (d04fyj03yd0b0)                   0.00     6.33     1.00     0.00     0.04 &   202.91 r
  data arrival time                                                                                           202.91

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.95     165.95
  clock reconvergence pessimism                                                                      0.00     165.95
  clock uncertainty                                                                                 50.00     215.95
  fifo2/data_mem_reg_6__24_/clk (d04fyj03yd0b0)                                                               215.95 r
  library hold time                                                                1.00             -8.83     207.12
  data required time                                                                                          207.12
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          207.12
  data arrival time                                                                                          -202.91
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.21


  Startpoint: init_mask_in0_seed5_reg_5_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_5__12_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   150.72     150.72
  init_mask_in0_seed5_reg_5_/clk (d04fyj03yd0b0)                           19.62                       0.00     150.72 r
  init_mask_in0_seed5_reg_5_/o (d04fyj03yd0b0)                              8.33     1.00             18.49 &   169.21 r
  init_mask_in0_seed5_5 (net)                       1     0.79 
  cts1502/a (d04bfn11wn0a5)                                        0.00     8.33     1.00     0.00     0.09 &   169.30 r
  cts1502/o (d04bfn11wn0a5)                                                13.47     1.00             21.56 &   190.86 r
  n7370 (net)                                       2     1.69 
  init_mask_in0_mask_reg_5__12_/si (d04fyj03yd0b0)                -1.24    13.48     1.00    -0.15     0.16 &   191.02 r
  data arrival time                                                                                             191.02

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   154.70     154.70
  clock reconvergence pessimism                                                                        0.00     154.70
  clock uncertainty                                                                                   50.00     204.70
  init_mask_in0_mask_reg_5__12_/clk (d04fyj03yd0b0)                                                             204.70 r
  library hold time                                                                  1.00             -9.47     195.23
  data required time                                                                                            195.23
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            195.23
  data arrival time                                                                                            -191.02
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -4.21


  Startpoint: fifo2/data_mem_reg_3__36_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_11__36_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                149.09     149.09
  fifo2/data_mem_reg_3__36_/clk (d04fyj03yd0b0)                         19.33                       0.00     149.09 r
  fifo2/data_mem_reg_3__36_/o (d04fyj03yd0b0)                           12.08     1.00             21.50 &   170.59 r
  fifo2/data_mem_3872_ (net)                     2     1.66 
  fifo2/cts2285/a (d04bfn11wn0a5)                               0.00    12.09     1.00     0.00     0.26 &   170.86 r
  fifo2/cts2285/o (d04bfn11wn0a5)                                        6.82     1.00             18.46 &   189.32 r
  fifo2/n10050 (net)                             1     0.66 
  fifo2/data_mem_reg_11__36_/si (d04fyj03yd0b0)                 0.00     6.82     1.00     0.00     0.11 &   189.43 r
  data arrival time                                                                                          189.43

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                152.45     152.45
  clock reconvergence pessimism                                                                     0.00     152.45
  clock uncertainty                                                                                50.00     202.45
  fifo2/data_mem_reg_11__36_/clk (d04fyj03yd0b0)                                                             202.45 r
  library hold time                                                               1.00             -8.81     193.64
  data required time                                                                                         193.64
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         193.64
  data arrival time                                                                                         -189.43
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.21


  Startpoint: fifo2/data_mem_reg_24__68_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__73_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.83     152.83
  fifo2/data_mem_reg_24__68_/clk (d04fyj03yd0b0)                         23.09                       0.00     152.83 r
  fifo2/data_mem_reg_24__68_/o (d04fyj03yd0b0)                           14.35     1.00             23.77 &   176.60 r
  fifo2/data_mem_1027_ (net)                      2     2.12 
  fifo2/cts2138/a (d04bfn11wn0a5)                                0.00    14.37     1.00     0.00     0.35 &   176.95 r
  fifo2/cts2138/o (d04bfn11wn0a5)                                         6.69     1.00             19.17 &   196.12 r
  fifo2/n9900 (net)                               1     0.62 
  fifo2/data_mem_reg_24__73_/si (d04fyj03yd0b0)                  0.00     6.69     1.00     0.00     0.07 &   196.19 r
  data arrival time                                                                                           196.19

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.27     159.27
  clock reconvergence pessimism                                                                      0.00     159.27
  clock uncertainty                                                                                 50.00     209.27
  fifo2/data_mem_reg_24__73_/clk (d04fyj03yd0b0)                                                              209.27 r
  library hold time                                                                1.00             -8.89     200.39
  data required time                                                                                          200.39
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.39
  data arrival time                                                                                          -196.19
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.20


  Startpoint: fifo2/data_mem_reg_7__79_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__77_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                156.30     156.30
  fifo2/data_mem_reg_7__79_/clk (d04fyj03yd0b0)                         22.04                       0.00     156.30 r
  fifo2/data_mem_reg_7__79_/o (d04fyj03yd0b0)                            8.63     1.00             21.01 &   177.31 f
  fifo2/data_mem_3367_ (net)                     2     2.25 
  fifo2/cts2547/a (d04bfn11wn0a5)                               0.00     8.67     1.00     0.00     0.46 &   177.76 f
  fifo2/cts2547/o (d04bfn11wn0a5)                                        5.18     1.00             19.19 &   196.95 f
  fifo2/n10319 (net)                             1     0.51 
  fifo2/data_mem_reg_7__77_/si (d04fyj03yd0b0)                  0.00     5.18     1.00     0.00     0.04 &   197.00 f
  data arrival time                                                                                          197.00

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.88     162.88
  clock reconvergence pessimism                                                                     0.00     162.88
  clock uncertainty                                                                                50.00     212.88
  fifo2/data_mem_reg_7__77_/clk (d04fyj03yd0b0)                                                              212.88 r
  library hold time                                                               1.00            -11.68     201.19
  data required time                                                                                         201.19
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         201.19
  data arrival time                                                                                         -197.00
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.19


  Startpoint: fifo2/data_mem_reg_26__111_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__109_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  148.54     148.54
  fifo2/data_mem_reg_26__111_/clk (d04fyj03yd0b0)                         21.85                       0.00     148.54 r
  fifo2/data_mem_reg_26__111_/o (d04fyj03yd0b0)                            9.58     1.00             21.92 &   170.46 f
  fifo2/data_mem_796_ (net)                        2     2.74 
  fifo2/cts2427/a (d04bfn11wn0a5)                                 0.00     9.64     1.00     0.00     0.56 &   171.02 f
  fifo2/cts2427/o (d04bfn11wn0a5)                                          5.62     1.00             20.20 &   191.22 f
  fifo2/n10194 (net)                               1     0.63 
  fifo2/data_mem_reg_21__109_/si (d04fyj03yd0b0)                  0.00     5.62     1.00     0.00     0.07 &   191.29 f
  data arrival time                                                                                            191.29

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  157.24     157.24
  clock reconvergence pessimism                                                                       0.00     157.24
  clock uncertainty                                                                                  50.00     207.24
  fifo2/data_mem_reg_21__109_/clk (d04fyj03yd0b0)                                                              207.24 r
  library hold time                                                                 1.00            -11.76     195.48
  data required time                                                                                           195.48
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           195.48
  data arrival time                                                                                           -191.29
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.19


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_108_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_106_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   153.10     153.10
  check_ecc_alu0/secded_alu0_data_rxc_reg_108_/clk (d04fyj03nd0c0)                         19.72                       0.00     153.10 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_108_/o (d04fyj03nd0c0)                           18.98     1.00             30.73 &   183.84 f
  check_ecc_alu0/data_rxc[108] (net)                                2    10.82 
  check_ecc_alu0/secded_alu0_data_rxc_reg_106_/si (d04fyj03nd0c0)                  0.00    19.07     1.00     0.00     0.12 &   183.96 f
  data arrival time                                                                                                             183.96

  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   155.06     155.06
  clock reconvergence pessimism                                                                                        0.00     155.06
  clock uncertainty                                                                                                   50.00     205.06
  check_ecc_alu0/secded_alu0_data_rxc_reg_106_/clk (d04fyj03nd0c0)                                                              205.06 r
  library hold time                                                                                  1.00            -16.92     188.14
  data required time                                                                                                            188.14
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            188.14
  data arrival time                                                                                                            -183.96
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                               -4.18


  Startpoint: fifo2/data_mem_reg_10__52_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_6__51_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.77     153.77
  fifo2/data_mem_reg_10__52_/clk (d04fyj03yd0b0)                         21.95                       0.00     153.77 r
  fifo2/data_mem_reg_10__52_/o (d04fyj03yd0b0)                            8.10     1.00             18.63 &   172.39 r
  fifo2/data_mem_2929_ (net)                      1     0.72 
  fifo2/cts2539/a (d04bfn11wn0a5)                                0.00     8.10     1.00     0.00     0.07 &   172.46 r
  fifo2/cts2539/o (d04bfn11wn0a5)                                        11.53     1.00             20.71 &   193.18 r
  fifo2/n10311 (net)                              2     1.51 
  fifo2/data_mem_reg_6__51_/si (d04fyj03yd0b0)                   0.00    11.54     1.00     0.00     0.28 &   193.45 r
  data arrival time                                                                                           193.45

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.87     156.87
  clock reconvergence pessimism                                                                      0.00     156.87
  clock uncertainty                                                                                 50.00     206.87
  fifo2/data_mem_reg_6__51_/clk (d04fyj03yd0b0)                                                               206.87 r
  library hold time                                                                1.00             -9.24     197.63
  data required time                                                                                          197.63
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          197.63
  data arrival time                                                                                          -193.45
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.18


  Startpoint: fifo0/data_mem_reg_29__3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_28__3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.00     155.00
  fifo0/data_mem_reg_29__3_/clk (d04fyj03yd0b0)                         23.16                       0.00     155.00 r
  fifo0/data_mem_reg_29__3_/o (d04fyj03yd0b0)                           12.52     1.00             22.44 &   177.44 r
  fifo0/data_mem_29__3_ (net)                    2     1.74 
  fifo0/cts198/a (d04bfn11wn0a5)                                0.00    12.54     1.00     0.00     0.32 &   177.76 r
  fifo0/cts198/o (d04bfn11wn0a5)                                         7.18     1.00             18.91 &   196.67 r
  fifo0/n4126 (net)                              1     0.72 
  fifo0/data_mem_reg_28__3_/si (d04fyj03yd0b0)                 -0.49     7.18     1.00    -0.06     0.06 &   196.73 r
  data arrival time                                                                                          196.73

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.83     159.83
  clock reconvergence pessimism                                                                     0.00     159.83
  clock uncertainty                                                                                50.00     209.83
  fifo0/data_mem_reg_28__3_/clk (d04fyj03yd0b0)                                                              209.83 r
  library hold time                                                               1.00             -8.92     200.91
  data required time                                                                                         200.91
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         200.91
  data arrival time                                                                                         -196.73
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.18


  Startpoint: init_mask_in0_seed5_reg_102_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_107_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   155.04     155.04
  init_mask_in0_seed5_reg_102_/clk (d04fyj03yd0b0)                         23.70                       0.00     155.04 r
  init_mask_in0_seed5_reg_102_/o (d04fyj03yd0b0)                            9.92     1.00             20.48 &   175.52 r
  n22201 (net)                                      1     1.15 
  cts516/a (d04bfn11wn0a5)                                         0.00     9.93     1.00     0.00     0.23 &   175.75 r
  cts516/o (d04bfn11wn0a5)                                                  6.22     1.00             17.16 &   192.90 r
  n6383 (net)                                       1     0.56 
  init_mask_in0_seed6_reg_107_/si (d04fyj03yd0b0)                  0.00     6.22     1.00     0.00     0.05 &   192.95 r
  data arrival time                                                                                             192.95

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   155.93     155.93
  clock reconvergence pessimism                                                                        0.00     155.93
  clock uncertainty                                                                                   50.00     205.93
  init_mask_in0_seed6_reg_107_/clk (d04fyj03yd0b0)                                                              205.93 r
  library hold time                                                                  1.00             -8.80     197.13
  data required time                                                                                            197.13
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            197.13
  data arrival time                                                                                            -192.95
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -4.18


  Startpoint: fifo2/data_mem_reg_22__102_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_11__101_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  156.05     156.05
  fifo2/data_mem_reg_22__102_/clk (d04fyj03yd0b0)                         24.25                       0.00     156.05 r
  fifo2/data_mem_reg_22__102_/o (d04fyj03yd0b0)                           12.90     1.00             23.01 &   179.06 r
  fifo2/data_mem_1335_ (net)                       2     1.85 
  fifo2/cts861/a (d04bfn11wn0a5)                                  0.00    12.92     1.00     0.00     0.36 &   179.42 r
  fifo2/cts861/o (d04bfn11wn0a5)                                           6.18     1.00             18.25 &   197.67 r
  fifo2/n8594 (net)                                1     0.55 
  fifo2/data_mem_reg_11__101_/si (d04fyj03nd0b0)                  0.00     6.18     1.00     0.00     0.05 &   197.72 r
  data arrival time                                                                                            197.72

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  161.42     161.42
  clock reconvergence pessimism                                                                       0.00     161.42
  clock uncertainty                                                                                  50.00     211.42
  fifo2/data_mem_reg_11__101_/clk (d04fyj03nd0b0)                                                              211.42 r
  library hold time                                                                 1.00             -9.52     201.90
  data required time                                                                                           201.90
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           201.90
  data arrival time                                                                                           -197.72
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.18


  Startpoint: fifo2/data_mem_reg_27__99_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__99_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.67     158.67
  fifo2/data_mem_reg_27__99_/clk (d04fyj03yd0b0)                         23.72                       0.00     158.67 r
  fifo2/data_mem_reg_27__99_/o (d04fyj03yd0b0)                           12.98     1.00             22.87 &   181.55 r
  fifo2/data_mem_647_ (net)                       2     1.83 
  fifo2/cts667/a (d04bfn11wn0a5)                                 0.00    13.00     1.00     0.00     0.31 &   181.85 r
  fifo2/cts667/o (d04bfn11wn0a5)                                          6.51     1.00             18.52 &   200.38 r
  fifo2/n8394 (net)                               1     0.59 
  fifo2/data_mem_reg_20__99_/si (d04fyj03yd0b0)                  0.00     6.51     1.00     0.00     0.05 &   200.43 r
  data arrival time                                                                                           200.43

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.47     163.47
  clock reconvergence pessimism                                                                      0.00     163.47
  clock uncertainty                                                                                 50.00     213.47
  fifo2/data_mem_reg_20__99_/clk (d04fyj03yd0b0)                                                              213.47 r
  library hold time                                                                1.00             -8.86     204.61
  data required time                                                                                          204.61
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          204.61
  data arrival time                                                                                          -200.43
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.17


  Startpoint: check_ecc_in1_secded_in0_data_encoded_reg_66_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed0_reg_41_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                 0.00       0.00
  clock network delay (propagated)                                                                                    146.83     146.83
  check_ecc_in1_secded_in0_data_encoded_reg_66_/clk (d04fyj03yd0b0)                         21.25                       0.00     146.83 r
  check_ecc_in1_secded_in0_data_encoded_reg_66_/o (d04fyj03yd0b0)                           11.74     1.00             21.50 &   168.33 r
  check_ecc_in1_secded_in0_data_encoded_66_ (net)                    2     1.56 
  cts1452/a (d04bfn11wn0a5)                                                         0.00    11.75     1.00     0.00     0.27 &   168.60 r
  cts1452/o (d04bfn11wn0a5)                                                                  6.79     1.00             18.31 &   186.91 r
  n7320 (net)                                                        1     0.66 
  init_mask_in0_seed0_reg_41_/si (d04fyj03yd0b0)                                    0.00     6.79     1.00     0.00     0.11 &   187.03 r
  data arrival time                                                                                                              187.03

  clock clk (rise edge)                                                                                                 0.00       0.00
  clock network delay (propagated)                                                                                    150.08     150.08
  clock reconvergence pessimism                                                                                         0.00     150.08
  clock uncertainty                                                                                                    50.00     200.08
  init_mask_in0_seed0_reg_41_/clk (d04fyj03yd0b0)                                                                                200.08 r
  library hold time                                                                                   1.00             -8.89     191.19
  data required time                                                                                                             191.19
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                             191.19
  data arrival time                                                                                                             -187.03
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                -4.16


  Startpoint: fifo2/data_mem_reg_23__120_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__120_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  153.64     153.64
  fifo2/data_mem_reg_23__120_/clk (d04fyj03yd0b0)                         22.85                       0.00     153.64 r
  fifo2/data_mem_reg_23__120_/o (d04fyj03yd0b0)                           13.81     1.00             23.37 &   177.01 r
  fifo2/data_mem_1216_ (net)                       2     2.02 
  fifo2/route628/a (d04bfn11wn0a5)                                0.00    13.83     1.00     0.00     0.34 &   177.34 r
  fifo2/route628/o (d04bfn11wn0a5)                                         6.99     1.00             19.23 &   196.58 r
  fifo2/n13206 (net)                               1     0.68 
  fifo2/data_mem_reg_16__120_/si (d04fyj03yd0b0)                  0.00     7.00     1.00     0.00     0.13 &   196.70 r
  data arrival time                                                                                            196.70

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  159.76     159.76
  clock reconvergence pessimism                                                                       0.00     159.76
  clock uncertainty                                                                                  50.00     209.76
  fifo2/data_mem_reg_16__120_/clk (d04fyj03yd0b0)                                                              209.76 r
  library hold time                                                                 1.00             -8.90     200.86
  data required time                                                                                           200.86
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           200.86
  data arrival time                                                                                           -196.70
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.16


  Startpoint: fifo0/data_mem_reg_25__6_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                152.57     152.57
  fifo0/data_mem_reg_25__6_/clk (d04fyj03yd0b0)                         23.57                       0.00     152.57 r
  fifo0/data_mem_reg_25__6_/o (d04fyj03yd0b0)                           11.58     1.00             21.72 &   174.28 r
  fifo0/data_mem_25__6_ (net)                    2     1.51 
  fifo0/U1826/d (d04can03nn0a5)                                 0.00    11.59     1.00     0.00     0.23 &   174.51 r
  fifo0/U1826/o1 (d04can03nn0a5)                                        11.14     1.00             10.25 &   184.76 f
  fifo0/n1071 (net)                              1     1.45 
  fifo0/U1830/a (d04nan04yd0d7)                                -0.18    11.18     1.00    -0.02     0.43 &   185.19 f
  fifo0/U1830/o1 (d04nan04yd0d7)                                         6.55     1.00              8.79 &   193.98 r
  fifo0/n1078 (net)                              1     2.16 
  fifo0/U1836/a (d04non02yn0c0)                                -0.33     6.83     1.00    -0.04     0.93 &   194.90 r
  fifo0/U1836/o1 (d04non02yn0c0)                                         4.04     1.00              4.39 &   199.29 f
  fifo0/n1079 (net)                              1     1.68 
  fifo0/U1837/b (d04nan02yn0b5)                                -0.35     4.20     1.00    -0.32     0.26 &   199.55 f
  fifo0/U1837/o1 (d04nan02yn0b5)                                         7.81     1.00              8.96 &   208.52 r
  fifo0/N94 (net)                                1     1.38 
  fifo0/data_rd_reg_6_/d (d04fyj03yd0g0)                       -0.27     7.84     1.00    -0.03     0.34 &   208.86 r
  data arrival time                                                                                          208.86

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.30     160.30
  clock reconvergence pessimism                                                                     0.00     160.30
  clock uncertainty                                                                                50.00     210.30
  fifo0/data_rd_reg_6_/clk (d04fyj03yd0g0)                                                                   210.30 r
  library hold time                                                               1.00              2.72     213.02
  data required time                                                                                         213.02
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         213.02
  data arrival time                                                                                         -208.86
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.16


  Startpoint: init_mask_alu0_seed2_reg_35_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_2__29_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   155.17     155.17
  init_mask_alu0_seed2_reg_35_/clk (d04fyj03ld0b0)                         20.18                       0.00     155.17 r
  init_mask_alu0_seed2_reg_35_/o (d04fyj03ld0b0)                           13.15     1.00             26.78 &   181.94 r
  init_mask_alu0_seed2_35 (net)                     1     1.23 
  cts3993/a (d04bfn11wn0a5)                                        0.00    13.16     1.00     0.00     0.31 &   182.25 r
  cts3993/o (d04bfn11wn0a5)                                                12.18     1.00             23.04 &   205.29 r
  n9861 (net)                                       2     1.60 
  init_mask_alu0_mask_reg_2__29_/d (d04fyj03yd0b0)                -0.99    12.20     1.00    -0.13     0.23 &   205.52 r
  data arrival time                                                                                             205.52

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   157.15     157.15
  clock reconvergence pessimism                                                                        0.00     157.15
  clock uncertainty                                                                                   50.00     207.15
  init_mask_alu0_mask_reg_2__29_/clk (d04fyj03yd0b0)                                                            207.15 r
  library hold time                                                                  1.00              2.52     209.67
  data required time                                                                                            209.67
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            209.67
  data arrival time                                                                                            -205.52
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -4.15


  Startpoint: fifo0/data_mem_reg_25__22_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_25__23_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.68     152.68
  fifo0/data_mem_reg_25__22_/clk (d04fyj03yd0b0)                         21.12                       0.00     152.68 r
  fifo0/data_mem_reg_25__22_/o (d04fyj03yd0b0)                            9.23     1.00             19.51 &   172.19 r
  fifo0/data_mem_25__22_ (net)                    1     1.00 
  fifo0/cts2388/a (d04bfn11wn0a5)                               -0.17     9.23     1.00    -0.02     0.13 &   172.32 r
  fifo0/cts2388/o (d04bfn11wn0a5)                                        13.23     1.00             22.01 &   194.33 r
  fifo0/n6372 (net)                               2     1.71 
  fifo0/data_mem_reg_25__23_/si (d04fyj03yd0b0)                 -1.20    13.25     1.00    -0.15     0.14 &   194.48 r
  data arrival time                                                                                           194.48

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.02     158.02
  clock reconvergence pessimism                                                                      0.00     158.02
  clock uncertainty                                                                                 50.00     208.02
  fifo0/data_mem_reg_25__23_/clk (d04fyj03yd0b0)                                                              208.02 r
  library hold time                                                                1.00             -9.39     198.63
  data required time                                                                                          198.63
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.63
  data arrival time                                                                                          -194.48
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.15


  Startpoint: fifo2/data_mem_reg_28__66_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__66_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 150.64     150.64
  fifo2/data_mem_reg_28__66_/clk (d04fyj03yd0b0)                         23.08                       0.00     150.64 r
  fifo2/data_mem_reg_28__66_/o (d04fyj03yd0b0)                           12.74     1.00             22.70 &   173.34 r
  fifo2/data_mem_477_ (net)                       2     1.82 
  fifo2/cts4169/a (d04bfn11wn0a5)                                0.00    12.76     1.00     0.00     0.31 &   173.65 r
  fifo2/cts4169/o (d04bfn11wn0a5)                                         6.86     1.00             18.73 &   192.38 r
  fifo2/n11987 (net)                              1     0.66 
  fifo2/data_mem_reg_29__66_/si (d04fyj03yd0b0)                  0.00     6.86     1.00     0.00     0.09 &   192.48 r
  data arrival time                                                                                           192.48

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.45     155.45
  clock reconvergence pessimism                                                                      0.00     155.45
  clock uncertainty                                                                                 50.00     205.45
  fifo2/data_mem_reg_29__66_/clk (d04fyj03yd0b0)                                                              205.45 r
  library hold time                                                                1.00             -8.83     196.62
  data required time                                                                                          196.62
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          196.62
  data arrival time                                                                                          -192.48
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.15


  Startpoint: fifo2/data_mem_reg_24__20_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__18_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.22     158.22
  fifo2/data_mem_reg_24__20_/clk (d04fyj03yd0b0)                         25.97                       0.00     158.22 r
  fifo2/data_mem_reg_24__20_/o (d04fyj03yd0b0)                           12.53     1.00             22.86 &   181.08 r
  fifo2/data_mem_979_ (net)                       2     1.73 
  fifo2/route755/a (d04bfn11wn0a5)                               0.00    12.54     1.00     0.00     0.30 &   181.38 r
  fifo2/route755/o (d04bfn11wn0a5)                                        7.56     1.00             19.21 &   200.59 r
  fifo2/n13335 (net)                              1     0.79 
  fifo2/data_mem_reg_21__18_/si (d04fyj03yd0b0)                 -0.05     7.56     1.00    -0.01     0.10 &   200.68 r
  data arrival time                                                                                           200.68

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.78     163.78
  clock reconvergence pessimism                                                                      0.00     163.78
  clock uncertainty                                                                                 50.00     213.78
  fifo2/data_mem_reg_21__18_/clk (d04fyj03yd0b0)                                                              213.78 r
  library hold time                                                                1.00             -8.95     204.83
  data required time                                                                                          204.83
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          204.83
  data arrival time                                                                                          -200.68
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.15


  Startpoint: fifo0/data_mem_reg_9__69_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_26__70_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.31     154.31
  fifo0/data_mem_reg_9__69_/clk (d04fyj03yd0b0)                         22.87                       0.00     154.31 r
  fifo0/data_mem_reg_9__69_/o (d04fyj03yd0b0)                           13.03     1.00             22.84 &   177.15 r
  fifo0/data_mem_9__69_ (net)                    2     1.87 
  fifo0/cts796/a (d04bfn11wn0a5)                                0.00    13.06     1.00     0.00     0.40 &   177.55 r
  fifo0/cts796/o (d04bfn11wn0a5)                                         6.97     1.00             18.94 &   196.48 r
  fifo0/n4741 (net)                              1     0.68 
  fifo0/data_mem_reg_26__70_/si (d04fyj03yd0b0)                 0.00     6.98     1.00     0.00     0.12 &   196.60 r
  data arrival time                                                                                          196.60

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.61     159.61
  clock reconvergence pessimism                                                                     0.00     159.61
  clock uncertainty                                                                                50.00     209.61
  fifo0/data_mem_reg_26__70_/clk (d04fyj03yd0b0)                                                             209.61 r
  library hold time                                                               1.00             -8.87     200.74
  data required time                                                                                         200.74
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         200.74
  data arrival time                                                                                         -196.60
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.14


  Startpoint: fifo2/data_rd_reg_118_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_15_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                     Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             157.34     157.34
  fifo2/data_rd_reg_118_/clk (d04fyj03yd0g0)                         22.02                       0.00     157.34 r
  fifo2/data_rd_reg_118_/o (d04fyj03yd0g0)                            9.70     1.00             22.97 &   180.31 f
  fifo2/data_rd[118] (net)                    3     9.64 
  fifo2/cts4633/a (d04bfn00wd0b3)                           -0.63    11.07     1.00    -0.09     0.82 &   181.13 f
  fifo2/cts4633/o (d04bfn00wd0b3)                                     4.10     1.00             14.56 &   195.68 f
  fifo2/n12467 (net)                          1     0.56 
  fifo2/data_rd_reg_15_/si (d04fyj03yd0c0)                   0.00     4.10     1.00     0.00     0.06 &   195.75 f
  data arrival time                                                                                       195.75

  clock clk (rise edge)                                                                          0.00       0.00
  clock network delay (propagated)                                                             161.45     161.45
  clock reconvergence pessimism                                                                  0.00     161.45
  clock uncertainty                                                                             50.00     211.45
  fifo2/data_rd_reg_15_/clk (d04fyj03yd0c0)                                                               211.45 r
  library hold time                                                            1.00            -11.57     199.88
  data required time                                                                                      199.88
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      199.88
  data arrival time                                                                                      -195.75
  -----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -4.14


  Startpoint: fifo0/data_mem_reg_19__40_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_33_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.89     153.89
  fifo0/data_mem_reg_19__40_/clk (d04fyj03yd0b0)                         25.29                       0.00     153.89 r
  fifo0/data_mem_reg_19__40_/o (d04fyj03yd0b0)                           12.57     1.00             22.89 &   176.77 r
  fifo0/data_mem_19__40_ (net)                    2     1.76 
  fifo0/route125/a (d04bfn11wn0a5)                              -0.44    12.59     1.00    -0.06     0.23 &   177.01 r
  fifo0/route125/o (d04bfn11wn0a5)                                        7.40     1.00             19.10 &   196.10 r
  fifo0/n6617 (net)                               1     0.76 
  fifo0/data_rd_reg_33_/si (d04fyj03yd0c0)                       0.00     7.40     1.00     0.00     0.09 &   196.19 r
  data arrival time                                                                                           196.19

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.18     159.18
  clock reconvergence pessimism                                                                      0.00     159.18
  clock uncertainty                                                                                 50.00     209.18
  fifo0/data_rd_reg_33_/clk (d04fyj03yd0c0)                                                                   209.18 r
  library hold time                                                                1.00             -8.86     200.32
  data required time                                                                                          200.32
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.32
  data arrival time                                                                                          -196.19
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.13


  Startpoint: fifo0/data_mem_reg_1__40_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_1__14_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                157.33     157.33
  fifo0/data_mem_reg_1__40_/clk (d04fyj03yd0b0)                         23.38                       0.00     157.33 r
  fifo0/data_mem_reg_1__40_/o (d04fyj03yd0b0)                            8.71     1.00             19.40 &   176.73 r
  fifo0/data_mem_1__40_ (net)                    1     0.86 
  fifo0/route444/a (d04bfn11wn0a5)                              0.00     8.72     1.00     0.00     0.13 &   176.86 r
  fifo0/route444/o (d04bfn11wn0a5)                                      12.34     1.00             21.44 &   198.30 r
  fifo0/n6936 (net)                              2     1.62 
  fifo0/data_mem_reg_1__14_/si (d04fyj03yd0b0)                  0.00    12.36     1.00     0.00     0.32 &   198.61 r
  data arrival time                                                                                          198.61

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.09     162.09
  clock reconvergence pessimism                                                                     0.00     162.09
  clock uncertainty                                                                                50.00     212.09
  fifo0/data_mem_reg_1__14_/clk (d04fyj03yd0b0)                                                              212.09 r
  library hold time                                                               1.00             -9.36     202.74
  data required time                                                                                         202.74
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         202.74
  data arrival time                                                                                         -198.61
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.13


  Startpoint: init_mask_alu0_seed4_reg_41_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_4__33_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    150.80     150.80
  init_mask_alu0_seed4_reg_41_/clk (d04fyj03yd0c0)                          18.68                       0.00     150.80 r
  init_mask_alu0_seed4_reg_41_/o (d04fyj03yd0c0)                             7.12     1.00             19.05 &   169.85 r
  init_mask_alu0_seed4_41 (net)                      1     1.20 
  cts3934/a (d04bfn11wn0a5)                                        -0.37     7.14     1.00    -0.06     0.22 &   170.07 r
  cts3934/o (d04bfn11wn0a5)                                                 14.88     1.00             22.14 &   192.21 r
  n9802 (net)                                        2     1.94 
  init_mask_alu0_mask_reg_4__33_/si (d04fyj03yd0c0)                -0.82    14.91     1.00    -0.09     0.35 &   192.55 r
  data arrival time                                                                                              192.55

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    156.30     156.30
  clock reconvergence pessimism                                                                         0.00     156.30
  clock uncertainty                                                                                    50.00     206.30
  init_mask_alu0_mask_reg_4__33_/clk (d04fyj03yd0c0)                                                             206.30 r
  library hold time                                                                   1.00             -9.62     196.68
  data required time                                                                                             196.68
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             196.68
  data arrival time                                                                                             -192.55
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.12


  Startpoint: fifo2/data_mem_reg_7__103_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_103_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.02     154.02
  fifo2/data_mem_reg_7__103_/clk (d04fyj03yd0c0)                         22.78                       0.00     154.02 r
  fifo2/data_mem_reg_7__103_/o (d04fyj03yd0c0)                            9.53     1.00             21.79 &   175.80 r
  fifo2/data_mem_3391_ (net)                      2     2.23 
  fifo2/U2458/b (d04can03yn0d0)                                  0.00     9.55     1.00     0.00     0.29 &   176.09 r
  fifo2/U2458/o1 (d04can03yn0d0)                                          5.10     1.00              4.73 &   180.83 f
  fifo2/n1194 (net)                               1     0.91 
  fifo2/U2460/c (d04nan04yn0e0)                                  0.00     5.10     1.00     0.00     0.01 &   180.84 f
  fifo2/U2460/o1 (d04nan04yn0e0)                                          5.34     1.00              6.39 &   187.23 r
  fifo2/n1202 (net)                               1     2.17 
  fifo2/U2466/a (d04non02yn0e0)                                  0.00     5.59     1.00     0.00     0.82 &   188.05 r
  fifo2/U2466/o1 (d04non02yn0e0)                                          5.44     1.00              4.26 &   192.32 f
  fifo2/n1214 (net)                               1     4.98 
  fifo2/U2478/a (d04nan02nn0c0)                                 -1.09     9.20     1.00    -0.74     4.02 &   196.34 f
  fifo2/U2478/o1 (d04nan02nn0c0)                                         12.34     1.00             10.48 &   206.82 r
  fifo2/N6210 (net)                               1     4.15 
  fifo2/data_rd_reg_103_/d (d04fyj03yd0c0)                      -0.93    13.42     1.00    -0.10     3.78 &   210.60 r
  data arrival time                                                                                           210.60

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.00     163.00
  clock reconvergence pessimism                                                                      0.00     163.00
  clock uncertainty                                                                                 50.00     213.00
  fifo2/data_rd_reg_103_/clk (d04fyj03yd0c0)                                                                  213.00 r
  library hold time                                                                1.00              1.72     214.72
  data required time                                                                                          214.72
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          214.72
  data arrival time                                                                                          -210.60
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.12


  Startpoint: init_mask_alu0_mask_reg_3__76_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_80_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     152.72     152.72
  init_mask_alu0_mask_reg_3__76_/clk (d04fyj03yd0c0)                         18.50                       0.00     152.72 r
  init_mask_alu0_mask_reg_3__76_/o (d04fyj03yd0c0)                           15.07     1.00             24.49 &   177.20 r
  mask_alu[588] (net)                                 3     4.59 
  cts2396/a (d04bfn11wn0a5)                                          0.00    15.30     1.00     0.00     0.58 &   177.78 r
  cts2396/o (d04bfn11wn0a5)                                                   6.78     1.00             19.52 &   197.30 r
  n8264 (net)                                         1     0.63 
  init_mask_alu0_seed3_reg_80_/si (d04fyj03yd0c0)                    0.00     6.78     1.00     0.00     0.07 &   197.37 r
  data arrival time                                                                                               197.37

  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     160.26     160.26
  clock reconvergence pessimism                                                                          0.00     160.26
  clock uncertainty                                                                                     50.00     210.26
  init_mask_alu0_seed3_reg_80_/clk (d04fyj03yd0c0)                                                                210.26 r
  library hold time                                                                    1.00             -8.77     201.49
  data required time                                                                                              201.49
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              201.49
  data arrival time                                                                                              -197.37
  -------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -4.12


  Startpoint: alu_core0_dout_reg_44_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_1__44_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              154.70     154.70
  alu_core0_dout_reg_44_/clk (d04fyj03yd0b0)                          20.09                       0.00     154.70 r
  alu_core0_dout_reg_44_/o (d04fyj03yd0b0)                            10.69     1.00             20.36 &   175.06 r
  alu_out[44] (net)                            1     1.28 
  place1748/a (d04inn00ynuc5)                                 0.00    10.69     1.00     0.00     0.11 &   175.16 r
  place1748/o1 (d04inn00ynuc5)                                         7.57     1.00              5.50 &   180.66 f
  n2784 (net)                                  1     4.10 
  place1749/a (d04inn00ynuh5)                                 0.00     8.69     1.00     0.00     1.56 &   182.22 f
  place1749/o1 (d04inn00ynuh5)                                        10.27     1.00              5.34 &   187.56 r
  n2785 (net)                                  7    21.70 
  cts334/a (d04bfn00yd0h0)                                   -4.06    20.83     1.00    -2.12     6.85 &   194.41 r
  cts334/o (d04bfn00yd0h0)                                            12.72     1.00             15.22 &   209.63 r
  n6201 (net)                                 16    13.09 
  fifo2/data_mem_reg_1__44_/d (d04fyj03yd0b0)                 0.00    14.72     1.00     0.00     1.52 &   211.15 r
  data arrival time                                                                                        211.15

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              162.77     162.77
  clock reconvergence pessimism                                                                   0.00     162.77
  clock uncertainty                                                                              50.00     212.77
  fifo2/data_mem_reg_1__44_/clk (d04fyj03yd0b0)                                                            212.77 r
  library hold time                                                             1.00              2.50     215.27
  data required time                                                                                       215.27
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       215.27
  data arrival time                                                                                       -211.15
  ------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -4.12


  Startpoint: fifo2/data_mem_reg_26__55_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__55_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.03     155.03
  fifo2/data_mem_reg_26__55_/clk (d04fyj03yd0b0)                         25.50                       0.00     155.03 r
  fifo2/data_mem_reg_26__55_/o (d04fyj03yd0b0)                           10.83     1.00             21.43 &   176.45 r
  fifo2/data_mem_740_ (net)                       2     1.33 
  fifo2/cts3435/a (d04bfn11wn0a5)                                0.00    10.84     1.00     0.00     0.12 &   176.57 r
  fifo2/cts3435/o (d04bfn11wn0a5)                                         6.96     1.00             18.11 &   194.68 r
  fifo2/n11229 (net)                              1     0.69 
  fifo2/data_mem_reg_23__55_/si (d04fyj03yd0b0)                  0.00     6.96     1.00     0.00     0.09 &   194.77 r
  data arrival time                                                                                           194.77

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.78     157.78
  clock reconvergence pessimism                                                                      0.00     157.78
  clock uncertainty                                                                                 50.00     207.78
  fifo2/data_mem_reg_23__55_/clk (d04fyj03yd0b0)                                                              207.78 r
  library hold time                                                                1.00             -8.90     198.88
  data required time                                                                                          198.88
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.88
  data arrival time                                                                                          -194.77
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.12


  Startpoint: fifo2/data_mem_reg_12__82_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_14__82_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.50     159.50
  fifo2/data_mem_reg_12__82_/clk (d04fyj03yd0b0)                         26.11                       0.00     159.50 r
  fifo2/data_mem_reg_12__82_/o (d04fyj03yd0b0)                           10.73     1.00             21.36 &   180.86 r
  fifo2/data_mem_2685_ (net)                      2     1.29 
  fifo2/cts2971/a (d04bfn11wn0a5)                                0.00    10.74     1.00     0.00     0.17 &   181.03 r
  fifo2/cts2971/o (d04bfn11wn0a5)                                         6.58     1.00             17.78 &   198.80 r
  fifo2/n10753 (net)                              1     0.62 
  fifo2/data_mem_reg_14__82_/si (d04fyj03yd0b0)                  0.00     6.59     1.00     0.00     0.10 &   198.90 r
  data arrival time                                                                                           198.90

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.88     161.88
  clock reconvergence pessimism                                                                      0.00     161.88
  clock uncertainty                                                                                 50.00     211.88
  fifo2/data_mem_reg_14__82_/clk (d04fyj03yd0b0)                                                              211.88 r
  library hold time                                                                1.00             -8.86     203.02
  data required time                                                                                          203.02
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          203.02
  data arrival time                                                                                          -198.90
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.12


  Startpoint: fifo2/data_mem_reg_18__130_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__129_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  155.18     155.18
  fifo2/data_mem_reg_18__130_/clk (d04fyj03yd0b0)                         23.16                       0.00     155.18 r
  fifo2/data_mem_reg_18__130_/o (d04fyj03yd0b0)                            9.01     1.00             21.76 &   176.94 f
  fifo2/data_mem_1911_ (net)                       2     2.49 
  fifo2/cts2923/a (d04bfn11wn0a5)                                 0.00     9.09     1.00     0.00     0.58 &   177.52 f
  fifo2/cts2923/o (d04bfn11wn0a5)                                          5.52     1.00             19.83 &   197.35 f
  fifo2/n10705 (net)                               1     0.61 
  fifo2/data_mem_reg_7__129_/si (d04fyj03yd0b0)                   0.00     5.52     1.00     0.00     0.11 &   197.46 f
  data arrival time                                                                                            197.46

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  163.26     163.26
  clock reconvergence pessimism                                                                       0.00     163.26
  clock uncertainty                                                                                  50.00     213.26
  fifo2/data_mem_reg_7__129_/clk (d04fyj03yd0b0)                                                               213.26 r
  library hold time                                                                 1.00            -11.69     201.57
  data required time                                                                                           201.57
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           201.57
  data arrival time                                                                                           -197.46
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.11


  Startpoint: fifo1/data_mem_reg_28__59_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__58_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.26     165.26
  fifo1/data_mem_reg_28__59_/clk (d04fyj03yd0b0)                         21.34                       0.00     165.26 r
  fifo1/data_mem_reg_28__59_/o (d04fyj03yd0b0)                           10.01     1.00             20.21 &   185.48 r
  fifo1/data_mem_275_ (net)                       1     1.20 
  fifo1/cts2188/a (d04bfn11wn0a5)                                0.00    10.03     1.00     0.00     0.30 &   185.77 r
  fifo1/cts2188/o (d04bfn11wn0a5)                                        13.31     1.00             22.67 &   208.45 r
  fifo1/n5851 (net)                               2     1.80 
  fifo1/data_mem_reg_28__58_/si (d04fyj03yd0b0)                 -1.26    13.33     1.00    -0.17     0.23 &   208.68 r
  data arrival time                                                                                           208.68

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 172.19     172.19
  clock reconvergence pessimism                                                                      0.00     172.19
  clock uncertainty                                                                                 50.00     222.19
  fifo1/data_mem_reg_28__58_/clk (d04fyj03yd0b0)                                                              222.19 r
  library hold time                                                                1.00             -9.40     212.79
  data required time                                                                                          212.79
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          212.79
  data arrival time                                                                                          -208.68
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.11


  Startpoint: init_mask_in0_seed6_reg_46_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_43_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  143.50     143.50
  init_mask_in0_seed6_reg_46_/clk (d04fyj03yd0b0)                         18.75                       0.00     143.50 r
  init_mask_in0_seed6_reg_46_/o (d04fyj03yd0b0)                            9.26     1.00             19.18 &   162.68 r
  init_mask_in0_seed6[46] (net)                    1     1.02 
  cts2185/a (d04bfn11wn0a5)                                      -0.58     9.26     1.00    -0.08     0.08 &   162.75 r
  cts2185/o (d04bfn11wn0a5)                                               13.48     1.00             21.91 &   184.66 r
  n8053 (net)                                      2     1.68 
  init_mask_in0_seed6_reg_43_/si (d04fyj03yd0b0)                  0.00    13.49     1.00     0.00     0.28 &   184.94 r
  data arrival time                                                                                            184.94

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  148.43     148.43
  clock reconvergence pessimism                                                                       0.00     148.43
  clock uncertainty                                                                                  50.00     198.43
  init_mask_in0_seed6_reg_43_/clk (d04fyj03yd0b0)                                                              198.43 r
  library hold time                                                                 1.00             -9.38     189.05
  data required time                                                                                           189.05
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           189.05
  data arrival time                                                                                           -184.94
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.11


  Startpoint: fifo0/data_mem_reg_27__0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_25__0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                152.58     152.58
  fifo0/data_mem_reg_27__0_/clk (d04fyj03yd0b0)                         17.04                       0.00     152.58 r
  fifo0/data_mem_reg_27__0_/o (d04fyj03yd0b0)                           10.85     1.00             20.18 &   172.75 r
  fifo0/data_mem_27__0_ (net)                    2     1.39 
  fifo0/cts1274/a (d04bfn11wn0a5)                               0.00    10.85     1.00     0.00     0.19 &   172.94 r
  fifo0/cts1274/o (d04bfn11wn0a5)                                        6.66     1.00             17.87 &   190.82 r
  fifo0/n5231 (net)                              1     0.63 
  fifo0/data_mem_reg_25__0_/si (d04fyj03yd0b0)                  0.00     6.66     1.00     0.00     0.07 &   190.89 r
  data arrival time                                                                                          190.89

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.80     153.80
  clock reconvergence pessimism                                                                     0.00     153.80
  clock uncertainty                                                                                50.00     203.80
  fifo0/data_mem_reg_25__0_/clk (d04fyj03yd0b0)                                                              203.80 r
  library hold time                                                               1.00             -8.81     194.99
  data required time                                                                                         194.99
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         194.99
  data arrival time                                                                                         -190.89
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.10


  Startpoint: fifo2/data_mem_reg_8__17_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_2__24_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.42     159.42
  fifo2/data_mem_reg_8__17_/clk (d04fyj03yd0b0)                         24.73                       0.00     159.42 r
  fifo2/data_mem_reg_8__17_/o (d04fyj03yd0b0)                           11.75     1.00             22.10 &   181.52 r
  fifo2/data_mem_3168_ (net)                     2     1.56 
  fifo2/cts3458/a (d04bfn11wn0a5)                               0.00    11.76     1.00     0.00     0.21 &   181.73 r
  fifo2/cts3458/o (d04bfn11wn0a5)                                        6.20     1.00             17.79 &   199.52 r
  fifo2/n11252 (net)                             1     0.54 
  fifo2/data_mem_reg_2__24_/si (d04fyj03yd0b0)                  0.00     6.20     1.00     0.00     0.04 &   199.56 r
  data arrival time                                                                                          199.56

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.46     162.46
  clock reconvergence pessimism                                                                     0.00     162.46
  clock uncertainty                                                                                50.00     212.46
  fifo2/data_mem_reg_2__24_/clk (d04fyj03yd0b0)                                                              212.46 r
  library hold time                                                               1.00             -8.80     203.66
  data required time                                                                                         203.66
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         203.66
  data arrival time                                                                                         -199.56
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.09


  Startpoint: fifo0/data_mem_reg_24__38_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_24__39_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.33     153.33
  fifo0/data_mem_reg_24__38_/clk (d04fyj03yd0b0)                         24.66                       0.00     153.33 r
  fifo0/data_mem_reg_24__38_/o (d04fyj03yd0b0)                           12.60     1.00             22.72 &   176.05 r
  fifo0/data_mem_24__38_ (net)                    2     1.75 
  fifo0/cts1804/a (d04bfn11wn0a5)                               -0.77    12.62     1.00    -0.14     0.22 &   176.27 r
  fifo0/cts1804/o (d04bfn11wn0a5)                                         7.79     1.00             19.44 &   195.71 r
  fifo0/n5772 (net)                               1     0.83 
  fifo0/data_mem_reg_24__39_/si (d04fyj03yd0b0)                 -0.67     7.79     1.00    -0.10     0.06 &   195.76 r
  data arrival time                                                                                           195.76

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.77     158.77
  clock reconvergence pessimism                                                                      0.00     158.77
  clock uncertainty                                                                                 50.00     208.77
  fifo0/data_mem_reg_24__39_/clk (d04fyj03yd0b0)                                                              208.77 r
  library hold time                                                                1.00             -8.91     199.86
  data required time                                                                                          199.86
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          199.86
  data arrival time                                                                                          -195.76
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.09


  Startpoint: fifo0/data_mem_reg_23__69_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_18__69_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 148.63     148.63
  fifo0/data_mem_reg_23__69_/clk (d04fyj03yd0b0)                         20.68                       0.00     148.63 r
  fifo0/data_mem_reg_23__69_/o (d04fyj03yd0b0)                           11.34     1.00             21.15 &   169.78 r
  fifo0/data_mem_23__69_ (net)                    2     1.49 
  fifo0/cts1222/a (d04bfn11wn0a5)                               -0.21    11.35     1.00    -0.03     0.24 &   170.01 r
  fifo0/cts1222/o (d04bfn11wn0a5)                                         7.18     1.00             18.48 &   188.50 r
  fifo0/n5177 (net)                               1     0.73 
  fifo0/data_mem_reg_18__69_/si (d04fyj03yd0b0)                 -0.12     7.19     1.00    -0.02     0.11 &   188.61 r
  data arrival time                                                                                           188.61

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.56     151.56
  clock reconvergence pessimism                                                                      0.00     151.56
  clock uncertainty                                                                                 50.00     201.56
  fifo0/data_mem_reg_18__69_/clk (d04fyj03yd0b0)                                                              201.56 r
  library hold time                                                                1.00             -8.86     192.69
  data required time                                                                                          192.69
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          192.69
  data arrival time                                                                                          -188.61
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.08


  Startpoint: fifo2/data_mem_reg_20__32_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__32_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.98     157.98
  fifo2/data_mem_reg_20__32_/clk (d04fyj03yd0b0)                         21.40                       0.00     157.98 r
  fifo2/data_mem_reg_20__32_/o (d04fyj03yd0b0)                           12.95     1.00             22.63 &   180.61 r
  fifo2/data_mem_1539_ (net)                      2     1.88 
  fifo2/cts4593/a (d04bfn11wn0a5)                                0.00    12.97     1.00     0.00     0.34 &   180.95 r
  fifo2/cts4593/o (d04bfn11wn0a5)                                         6.30     1.00             18.32 &   199.27 r
  fifo2/n12427 (net)                              1     0.56 
  fifo2/data_mem_reg_27__32_/si (d04fyj03yd0b0)                  0.00     6.30     1.00     0.00     0.05 &   199.32 r
  data arrival time                                                                                           199.32

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.19     162.19
  clock reconvergence pessimism                                                                      0.00     162.19
  clock uncertainty                                                                                 50.00     212.19
  fifo2/data_mem_reg_27__32_/clk (d04fyj03yd0b0)                                                              212.19 r
  library hold time                                                                1.00             -8.79     203.40
  data required time                                                                                          203.40
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          203.40
  data arrival time                                                                                          -199.32
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.08


  Startpoint: fifo0/data_mem_reg_22__30_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_22__31_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.35     153.35
  fifo0/data_mem_reg_22__30_/clk (d04fyj03yd0b0)                         21.36                       0.00     153.35 r
  fifo0/data_mem_reg_22__30_/o (d04fyj03yd0b0)                           14.27     1.00             23.78 &   177.13 r
  fifo0/data_mem_22__30_ (net)                    2     2.24 
  fifo0/cts395/a (d04bfn11wn0a5)                                 0.00    14.33     1.00     0.00     0.68 &   177.81 r
  fifo0/cts395/o (d04bfn11wn0a5)                                          6.30     1.00             18.81 &   196.62 r
  fifo0/n4328 (net)                               1     0.55 
  fifo0/data_mem_reg_22__31_/si (d04fyj03yd0c0)                  0.00     6.31     1.00     0.00     0.04 &   196.66 r
  data arrival time                                                                                           196.66

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.45     159.45
  clock reconvergence pessimism                                                                      0.00     159.45
  clock uncertainty                                                                                 50.00     209.45
  fifo0/data_mem_reg_22__31_/clk (d04fyj03yd0c0)                                                              209.45 r
  library hold time                                                                1.00             -8.70     200.74
  data required time                                                                                          200.74
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.74
  data arrival time                                                                                          -196.66
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.08


  Startpoint: fifo2/data_mem_reg_29__118_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__121_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  159.05     159.05
  fifo2/data_mem_reg_29__118_/clk (d04fyj03yd0b0)                         23.48                       0.00     159.05 r
  fifo2/data_mem_reg_29__118_/o (d04fyj03yd0b0)                           14.76     1.00             24.04 &   183.09 r
  fifo2/data_mem_392_ (net)                        2     2.18 
  fifo2/cts3848/a (d04bfn11wn0a5)                                 0.00    14.78     1.00     0.00     0.35 &   183.44 r
  fifo2/cts3848/o (d04bfn11wn0a5)                                          6.90     1.00             19.49 &   202.93 r
  fifo2/n11658 (net)                               1     0.66 
  fifo2/data_mem_reg_29__121_/si (d04fyj03yd0b0)                  0.00     6.90     1.00     0.00     0.07 &   202.99 r
  data arrival time                                                                                            202.99

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  165.98     165.98
  clock reconvergence pessimism                                                                       0.00     165.98
  clock uncertainty                                                                                  50.00     215.98
  fifo2/data_mem_reg_29__121_/clk (d04fyj03yd0b0)                                                              215.98 r
  library hold time                                                                 1.00             -8.91     207.07
  data required time                                                                                           207.07
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           207.07
  data arrival time                                                                                           -202.99
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.08


  Startpoint: fifo1/data_mem_reg_30__60_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__62_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 166.95     166.95
  fifo1/data_mem_reg_30__60_/clk (d04fyj03yd0b0)                         20.37                       0.00     166.95 r
  fifo1/data_mem_reg_30__60_/o (d04fyj03yd0b0)                           12.90     1.00             22.43 &   189.38 r
  fifo1/data_mem_132_ (net)                       2     1.87 
  fifo1/cts1948/a (d04bfn11wn0a5)                               -0.63    12.92     1.00    -0.08     0.27 &   189.65 r
  fifo1/cts1948/o (d04bfn11wn0a5)                                         7.20     1.00             19.06 &   208.71 r
  fifo1/n5604 (net)                               1     0.72 
  fifo1/data_mem_reg_28__62_/si (d04fyj03yd0b0)                 -0.25     7.20     1.00    -0.03     0.09 &   208.80 r
  data arrival time                                                                                           208.80

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 171.76     171.76
  clock reconvergence pessimism                                                                      0.00     171.76
  clock uncertainty                                                                                 50.00     221.76
  fifo1/data_mem_reg_28__62_/clk (d04fyj03yd0b0)                                                              221.76 r
  library hold time                                                                1.00             -8.88     212.88
  data required time                                                                                          212.88
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          212.88
  data arrival time                                                                                          -208.80
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.08


  Startpoint: fifo2/data_mem_reg_8__53_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_1__53_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.11     159.11
  fifo2/data_mem_reg_8__53_/clk (d04fyj03yd0b0)                         24.10                       0.00     159.11 r
  fifo2/data_mem_reg_8__53_/o (d04fyj03yd0b0)                           13.08     1.00             23.14 &   182.24 r
  fifo2/data_mem_3204_ (net)                     2     1.89 
  fifo2/cts3459/a (d04bfn11wn0a5)                              -1.14    13.10     1.00    -0.17     0.17 &   182.41 r
  fifo2/cts3459/o (d04bfn11wn0a5)                                        6.49     1.00             18.55 &   200.96 r
  fifo2/n11253 (net)                             1     0.59 
  fifo2/data_mem_reg_1__53_/si (d04fyj03yd0b0)                  0.00     6.49     1.00     0.00     0.05 &   201.01 r
  data arrival time                                                                                          201.01

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                163.87     163.87
  clock reconvergence pessimism                                                                     0.00     163.87
  clock uncertainty                                                                                50.00     213.87
  fifo2/data_mem_reg_1__53_/clk (d04fyj03yd0b0)                                                              213.87 r
  library hold time                                                               1.00             -8.78     205.09
  data required time                                                                                         205.09
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         205.09
  data arrival time                                                                                         -201.01
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.07


  Startpoint: fifo1/data_rd_reg_33_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_rd_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            159.18     159.18
  fifo1/data_rd_reg_33_/clk (d04fyj03yd0c0)                         22.87                       0.00     159.18 r
  fifo1/data_rd_reg_33_/o (d04fyj03yd0c0)                            7.00     1.00             19.48 &   178.67 r
  fifo1/n2381 (net)                          1     1.00 
  fifo1/place536/a (d04bfn00nnud5)                          0.00     7.01     1.00     0.00     0.18 &   178.85 r
  fifo1/place536/o (d04bfn00nnud5)                                   2.97     1.00              8.03 &   186.88 r
  fifo1/n6828 (net)                          1     1.31 
  fifo1/route7/a (d04bfn00yd0i0)                            0.00     3.02     1.00     0.00     0.28 &   187.16 r
  fifo1/route7/o (d04bfn00yd0i0)                                     7.33     1.00             10.65 &   197.81 r
  fifo1/data_rd[33] (net)                    6    11.52 
  fifo1/data_rd_reg_3_/si (d04fyj03yd0c0)                  -0.12     8.25     1.00    -0.01     0.78 &   198.59 r
  data arrival time                                                                                      198.59

  clock clk (rise edge)                                                                         0.00       0.00
  clock network delay (propagated)                                                            161.57     161.57
  clock reconvergence pessimism                                                                 0.00     161.57
  clock uncertainty                                                                            50.00     211.57
  fifo1/data_rd_reg_3_/clk (d04fyj03yd0c0)                                                               211.57 r
  library hold time                                                           1.00             -8.92     202.66
  data required time                                                                                     202.66
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     202.66
  data arrival time                                                                                     -198.59
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                        -4.07


  Startpoint: fifo0/data_mem_reg_3__66_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_0__71_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                148.18     148.18
  fifo0/data_mem_reg_3__66_/clk (d04fyj03yd0b0)                         19.35                       0.00     148.18 r
  fifo0/data_mem_reg_3__66_/o (d04fyj03yd0b0)                           12.84     1.00             22.14 &   170.32 r
  fifo0/data_mem_3__66_ (net)                    2     1.84 
  fifo0/cts1535/a (d04bfn11wn0a5)                               0.00    12.85     1.00     0.00     0.29 &   170.61 r
  fifo0/cts1535/o (d04bfn11wn0a5)                                        7.16     1.00             19.02 &   189.62 r
  fifo0/n5498 (net)                              1     0.72 
  fifo0/data_mem_reg_0__71_/si (d04fyj03yd0b0)                 -0.42     7.17     1.00    -0.05     0.07 &   189.70 r
  data arrival time                                                                                          189.70

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                152.63     152.63
  clock reconvergence pessimism                                                                     0.00     152.63
  clock uncertainty                                                                                50.00     202.63
  fifo0/data_mem_reg_0__71_/clk (d04fyj03yd0b0)                                                              202.63 r
  library hold time                                                               1.00             -8.87     193.76
  data required time                                                                                         193.76
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         193.76
  data arrival time                                                                                         -189.70
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.06


  Startpoint: init_mask_alu0_seed2_reg_100_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed2_reg_102_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    150.55     150.55
  init_mask_alu0_seed2_reg_100_/clk (d04fyj03yd0b0)                         22.30                       0.00     150.55 r
  init_mask_alu0_seed2_reg_100_/o (d04fyj03yd0b0)                           10.92     1.00             21.13 &   171.68 r
  init_mask_alu0_seed2[100] (net)                    1     1.42 
  cts3685/a (d04bfn11wn0a5)                                         0.00    10.95     1.00     0.00     0.45 &   172.13 r
  cts3685/o (d04bfn11wn0a5)                                                 11.52     1.00             21.06 &   193.19 r
  n9553 (net)                                        2     1.33 
  init_mask_alu0_seed2_reg_102_/si (d04fyj03yd0b0)                  0.00    11.52     1.00     0.00     0.15 &   193.34 r
  data arrival time                                                                                              193.34

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    156.68     156.68
  clock reconvergence pessimism                                                                         0.00     156.68
  clock uncertainty                                                                                    50.00     206.68
  init_mask_alu0_seed2_reg_102_/clk (d04fyj03yd0b0)                                                              206.68 r
  library hold time                                                                   1.00             -9.27     197.41
  data required time                                                                                             197.41
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             197.41
  data arrival time                                                                                             -193.34
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.06


  Startpoint: fifo2/data_mem_reg_18__30_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_22__31_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.90     157.90
  fifo2/data_mem_reg_18__30_/clk (d04fyj03yd0b0)                         22.25                       0.00     157.90 r
  fifo2/data_mem_reg_18__30_/o (d04fyj03yd0b0)                           12.03     1.00             21.90 &   179.80 r
  fifo2/data_mem_1811_ (net)                      2     1.63 
  fifo2/cts1785/a (d04bfn11wn0a5)                                0.00    12.04     1.00     0.00     0.25 &   180.06 r
  fifo2/cts1785/o (d04bfn11wn0a5)                                         6.73     1.00             18.37 &   198.43 r
  fifo2/n9537 (net)                               1     0.65 
  fifo2/data_mem_reg_22__31_/si (d04fyj03yd0b0)                 -0.34     6.73     1.00    -0.04     0.08 &   198.51 r
  data arrival time                                                                                           198.51

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.44     161.44
  clock reconvergence pessimism                                                                      0.00     161.44
  clock uncertainty                                                                                 50.00     211.44
  fifo2/data_mem_reg_22__31_/clk (d04fyj03yd0b0)                                                              211.44 r
  library hold time                                                                1.00             -8.87     202.57
  data required time                                                                                          202.57
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.57
  data arrival time                                                                                          -198.51
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.06


  Startpoint: fifo2/data_mem_reg_25__60_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_60_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.17     158.17
  fifo2/data_mem_reg_25__60_/clk (d04fyj03yd0b0)                         24.51                       0.00     158.17 r
  fifo2/data_mem_reg_25__60_/o (d04fyj03yd0b0)                           11.94     1.00             22.11 &   180.29 r
  fifo2/data_mem_882_ (net)                       2     1.58 
  fifo2/U2324/d (d04can03yn0b0)                                  0.00    11.95     1.00     0.00     0.24 &   180.53 r
  fifo2/U2324/o1 (d04can03yn0b0)                                          6.38     1.00              5.81 &   186.34 f
  fifo2/n1071 (net)                               1     0.92 
  fifo2/U2325/d (d04nan04yn0b5)                                  0.00     6.39     1.00     0.00     0.18 &   186.52 f
  fifo2/U2325/o1 (d04nan04yn0b5)                                          7.64     1.00             11.25 &   197.77 r
  fifo2/n10801 (net)                              1     0.94 
  fifo2/U2339/b (d04non02yn0b7)                                  0.00     7.64     1.00     0.00     0.11 &   197.88 r
  fifo2/U2339/o1 (d04non02yn0b7)                                          4.18     1.00              4.73 &   202.61 f
  fifo2/n1081 (net)                               1     0.79 
  fifo2/U2340/b (d04nan02yn0b5)                                  0.00     4.19     1.00     0.00     0.11 &   202.71 f
  fifo2/U2340/o1 (d04nan02yn0b5)                                         14.90     1.00             12.46 &   215.17 r
  fifo2/N105 (net)                                1     2.63 
  fifo2/data_rd_reg_60_/d (d04fyj03yd0g0)                       -2.57    15.08     1.00    -1.76    -0.07 &   215.10 r
  data arrival time                                                                                           215.10

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 166.66     166.66
  clock reconvergence pessimism                                                                      0.00     166.66
  clock uncertainty                                                                                 50.00     216.66
  fifo2/data_rd_reg_60_/clk (d04fyj03yd0g0)                                                                   216.66 r
  library hold time                                                                1.00              2.51     219.17
  data required time                                                                                          219.17
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          219.17
  data arrival time                                                                                          -215.10
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.06


  Startpoint: fifo2/data_mem_reg_21__80_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__81_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 150.96     150.96
  fifo2/data_mem_reg_21__80_/clk (d04fyj03yd0b0)                         23.05                       0.00     150.96 r
  fifo2/data_mem_reg_21__80_/o (d04fyj03yd0b0)                            8.60     1.00             21.10 &   172.06 f
  fifo2/data_mem_1450_ (net)                      2     2.22 
  fifo2/cts4447/a (d04bfn11wn0a5)                                0.00     8.66     1.00     0.00     0.50 &   172.55 f
  fifo2/cts4447/o (d04bfn11wn0a5)                                         5.67     1.00             19.78 &   192.33 f
  fifo2/n12274 (net)                              1     0.67 
  fifo2/data_mem_reg_21__81_/si (d04fyj03yd0b0)                 -0.20     5.68     1.00    -0.03     0.08 &   192.41 f
  data arrival time                                                                                           192.41

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.21     158.21
  clock reconvergence pessimism                                                                      0.00     158.21
  clock uncertainty                                                                                 50.00     208.21
  fifo2/data_mem_reg_21__81_/clk (d04fyj03yd0b0)                                                              208.21 r
  library hold time                                                                1.00            -11.73     196.47
  data required time                                                                                          196.47
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          196.47
  data arrival time                                                                                          -192.41
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.06


  Startpoint: fifo2/data_mem_reg_18__116_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_9__116_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  158.47     158.47
  fifo2/data_mem_reg_18__116_/clk (d04fyj03yd0b0)                         21.76                       0.00     158.47 r
  fifo2/data_mem_reg_18__116_/o (d04fyj03yd0b0)                           11.36     1.00             21.26 &   179.73 r
  fifo2/data_mem_1897_ (net)                       2     1.46 
  fifo2/route893/a (d04bfn11wn0a5)                                0.00    11.37     1.00     0.00     0.19 &   179.92 r
  fifo2/route893/o (d04bfn11wn0a5)                                         6.76     1.00             18.14 &   198.06 r
  fifo2/n13475 (net)                               1     0.65 
  fifo2/data_mem_reg_9__116_/si (d04fyj03yd0b0)                   0.00     6.76     1.00     0.00     0.07 &   198.14 r
  data arrival time                                                                                            198.14

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  161.05     161.05
  clock reconvergence pessimism                                                                       0.00     161.05
  clock uncertainty                                                                                  50.00     211.05
  fifo2/data_mem_reg_9__116_/clk (d04fyj03yd0b0)                                                               211.05 r
  library hold time                                                                 1.00             -8.86     202.19
  data required time                                                                                           202.19
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           202.19
  data arrival time                                                                                           -198.14
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.06


  Startpoint: fifo2/data_mem_reg_5__36_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__39_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.14     155.14
  fifo2/data_mem_reg_5__36_/clk (d04fyj03yd0b0)                         22.39                       0.00     155.14 r
  fifo2/data_mem_reg_5__36_/o (d04fyj03yd0b0)                           12.99     1.00             22.81 &   177.94 r
  fifo2/data_mem_3598_ (net)                     2     1.88 
  fifo2/cts36/a (d04bfn11wn0a5)                                -0.49    13.01     1.00    -0.06     0.26 &   178.20 r
  fifo2/cts36/o (d04bfn11wn0a5)                                          8.14     1.00             19.86 &   198.06 r
  fifo2/n7761 (net)                              1     0.90 
  fifo2/data_mem_reg_16__39_/si (d04fyj03yd0c0)                 0.00     8.14     1.00     0.00     0.18 &   198.24 r
  data arrival time                                                                                          198.24

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.25     161.25
  clock reconvergence pessimism                                                                     0.00     161.25
  clock uncertainty                                                                                50.00     211.25
  fifo2/data_mem_reg_16__39_/clk (d04fyj03yd0c0)                                                             211.25 r
  library hold time                                                               1.00             -8.97     202.29
  data required time                                                                                         202.29
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         202.29
  data arrival time                                                                                         -198.24
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.05


  Startpoint: init_mask_alu0_mask_reg_0__17_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_0__16_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     153.43     153.43
  init_mask_alu0_mask_reg_0__17_/clk (d04fyj03yd0c0)                         19.56                       0.00     153.43 r
  init_mask_alu0_mask_reg_0__17_/o (d04fyj03yd0c0)                           15.34     1.00             24.24 &   177.67 r
  mask_alu[913] (net)                                 3     4.57 
  cts564/a (d04bfn11wn0a5)                                           0.00    15.70     1.00     0.00     0.69 &   178.36 r
  cts564/o (d04bfn11wn0a5)                                                    6.18     1.00             19.05 &   197.40 r
  n6431 (net)                                         1     0.52 
  init_mask_alu0_mask_reg_0__16_/si (d04fyj03yd0c0)                  0.00     6.18     1.00     0.00     0.04 &   197.44 r
  data arrival time                                                                                               197.44

  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     160.19     160.19
  clock reconvergence pessimism                                                                          0.00     160.19
  clock uncertainty                                                                                     50.00     210.19
  init_mask_alu0_mask_reg_0__16_/clk (d04fyj03yd0c0)                                                              210.19 r
  library hold time                                                                    1.00             -8.70     201.49
  data required time                                                                                              201.49
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              201.49
  data arrival time                                                                                              -197.44
  -------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -4.05


  Startpoint: alu_core0_dout_reg_58_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__58_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               153.19     153.19
  alu_core0_dout_reg_58_/clk (d04fyj03yd0c0)                           20.43                       0.00     153.19 r
  alu_core0_dout_reg_58_/o (d04fyj03yd0c0)                             17.11     1.00             24.80 &   177.99 r
  alu_out[58] (net)                             3     4.96 
  place1513/a (d04inn00ynud0)                                  0.00    18.97     1.00     0.00     2.72 &   180.71 r
  place1513/o1 (d04inn00ynud0)                                         12.29     1.00              7.46 &   188.17 f
  n2043 (net)                                   2    15.29 
  place1512/a (d04inn00ydui0)                                  0.00    13.90     1.00     0.00     1.24 &   189.41 f
  place1512/o1 (d04inn00ydui0)                                         12.95     1.00              8.41 &   197.83 r
  n2042 (net)                                   5    17.27 
  place841/a (d04bfn00yduk0)                                  -0.99    18.52     1.00    -0.11     4.22 &   202.05 r
  place841/o (d04bfn00yduk0)                                            5.73     1.00             10.42 &   212.48 r
  n842 (net)                                   32    32.93 
  fifo2/data_mem_reg_20__58_/d (d04fyj03yd0b0)                -0.38    28.48     1.00    -0.04     4.78 &   217.26 r
  data arrival time                                                                                         217.26

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.13     169.13
  clock reconvergence pessimism                                                                    0.00     169.13
  clock uncertainty                                                                               50.00     219.13
  fifo2/data_mem_reg_20__58_/clk (d04fyj03yd0b0)                                                            219.13 r
  library hold time                                                              1.00              2.18     221.31
  data required time                                                                                        221.31
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        221.31
  data arrival time                                                                                        -217.26
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -4.05


  Startpoint: fifo2/data_mem_reg_24__62_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_26__63_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.32     154.32
  fifo2/data_mem_reg_24__62_/clk (d04fyj03yd0b0)                         23.69                       0.00     154.32 r
  fifo2/data_mem_reg_24__62_/o (d04fyj03yd0b0)                           11.93     1.00             21.53 &   175.85 r
  fifo2/data_mem_1021_ (net)                      2     1.43 
  fifo2/route1043/a (d04bfn11wn0a5)                              0.00    11.93     1.00     0.00     0.04 &   175.90 r
  fifo2/route1043/o (d04bfn11wn0a5)                                       6.09     1.00             17.74 &   193.64 r
  fifo2/n13630 (net)                              1     0.52 
  fifo2/data_mem_reg_26__63_/si (d04fyj03yd0b0)                  0.00     6.09     1.00     0.00     0.03 &   193.67 r
  data arrival time                                                                                           193.67

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.55     156.55
  clock reconvergence pessimism                                                                      0.00     156.55
  clock uncertainty                                                                                 50.00     206.55
  fifo2/data_mem_reg_26__63_/clk (d04fyj03yd0b0)                                                              206.55 r
  library hold time                                                                1.00             -8.83     197.72
  data required time                                                                                          197.72
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          197.72
  data arrival time                                                                                          -193.67
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.05


  Startpoint: fifo0/data_mem_reg_7__63_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_10__62_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                152.29     152.29
  fifo0/data_mem_reg_7__63_/clk (d04fyj03yd0b0)                         23.16                       0.00     152.29 r
  fifo0/data_mem_reg_7__63_/o (d04fyj03yd0b0)                            9.47     1.00             20.03 &   172.31 r
  fifo0/data_mem_7__63_ (net)                    1     1.05 
  fifo0/cts845/a (d04bfn11wn0a5)                               -0.79     9.48     1.00    -0.12     0.09 &   172.40 r
  fifo0/cts845/o (d04bfn11wn0a5)                                        13.79     1.00             22.64 &   195.04 r
  fifo0/n4790 (net)                              2     1.83 
  fifo0/data_mem_reg_10__62_/si (d04fyj03yd0b0)                 0.00    13.80     1.00     0.00     0.31 &   195.35 r
  data arrival time                                                                                          195.35

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.87     158.87
  clock reconvergence pessimism                                                                     0.00     158.87
  clock uncertainty                                                                                50.00     208.87
  fifo0/data_mem_reg_10__62_/clk (d04fyj03yd0b0)                                                             208.87 r
  library hold time                                                               1.00             -9.48     199.39
  data required time                                                                                         199.39
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         199.39
  data arrival time                                                                                         -195.35
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.05


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_51_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_57_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  148.26     148.26
  check_ecc_alu0/secded_alu0_data_rxc_reg_51_/clk (d04fyj03yd0b0)                         19.75                       0.00     148.26 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_51_/o (d04fyj03yd0b0)                           28.26     1.00             32.06 &   180.33 f
  check_ecc_alu0/data_rxc[51] (net)                                2    11.23 
  check_ecc_alu0/secded_alu0_data_rxc_reg_57_/si (d04fyj03yd0b0)                  0.00    28.53     1.00     0.00     0.54 &   180.86 f
  data arrival time                                                                                                            180.86

  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  150.38     150.38
  clock reconvergence pessimism                                                                                       0.00     150.38
  clock uncertainty                                                                                                  50.00     200.38
  check_ecc_alu0/secded_alu0_data_rxc_reg_57_/clk (d04fyj03yd0b0)                                                              200.38 r
  library hold time                                                                                 1.00            -15.47     184.91
  data required time                                                                                                           184.91
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           184.91
  data arrival time                                                                                                           -180.86
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                              -4.04


  Startpoint: fifo2/data_mem_reg_4__134_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__134_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.03     155.03
  fifo2/data_mem_reg_4__134_/clk (d04fyj03yd0c0)                         24.03                       0.00     155.03 r
  fifo2/data_mem_reg_4__134_/o (d04fyj03yd0c0)                            9.00     1.00             21.56 &   176.59 r
  fifo2/data_mem_3833_ (net)                      2     1.96 
  fifo2/route452/a (d04bfn11wn0a5)                               0.00     9.02     1.00     0.00     0.28 &   176.87 r
  fifo2/route452/o (d04bfn11wn0a5)                                        6.62     1.00             17.17 &   194.05 r
  fifo2/n13026 (net)                              1     0.63 
  fifo2/data_mem_reg_8__134_/si (d04fyj03yd0b0)                  0.00     6.62     1.00     0.00     0.06 &   194.11 r
  data arrival time                                                                                           194.11

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.97     156.97
  clock reconvergence pessimism                                                                      0.00     156.97
  clock uncertainty                                                                                 50.00     206.97
  fifo2/data_mem_reg_8__134_/clk (d04fyj03yd0b0)                                                              206.97 r
  library hold time                                                                1.00             -8.82     198.14
  data required time                                                                                          198.14
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.14
  data arrival time                                                                                          -194.11
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.04


  Startpoint: alu_core0_dout_reg_52_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_26__52_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               153.22     153.22
  alu_core0_dout_reg_52_/clk (d04fyj03yd0c0)                           20.44                       0.00     153.22 r
  alu_core0_dout_reg_52_/o (d04fyj03yd0c0)                             17.61     1.00             24.27 &   177.49 r
  alu_out[52] (net)                             3     5.42 
  place837/a (d04bfn00yn0e0)                                   0.00    23.12     1.00     0.00     6.20 &   183.70 r
  place837/o (d04bfn00yn0e0)                                            3.76     1.00              9.38 &   193.08 r
  n838 (net)                                    1     1.15 
  route1243/a (d04bfn00yd0i0)                                  0.00     3.77     1.00     0.00     0.12 &   193.20 r
  route1243/o (d04bfn00yd0i0)                                           8.90     1.00             10.59 &   203.79 r
  n11104 (net)                                 32    30.64 
  fifo2/data_mem_reg_26__52_/d (d04fyj03yd0b0)                -0.53    42.00     1.00    -0.05     8.77 &   212.56 r
  data arrival time                                                                                         212.56

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               164.77     164.77
  clock reconvergence pessimism                                                                    0.00     164.77
  clock uncertainty                                                                               50.00     214.77
  fifo2/data_mem_reg_26__52_/clk (d04fyj03yd0b0)                                                            214.77 r
  library hold time                                                              1.00              1.82     216.59
  data required time                                                                                        216.59
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        216.59
  data arrival time                                                                                        -212.56
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -4.03


  Startpoint: fifo2/data_mem_reg_21__122_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__128_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  150.48     150.48
  fifo2/data_mem_reg_21__122_/clk (d04fyj03yd0b0)                         20.15                       0.00     150.48 r
  fifo2/data_mem_reg_21__122_/o (d04fyj03yd0b0)                            8.29     1.00             20.17 &   170.65 f
  fifo2/data_mem_1492_ (net)                       2     2.01 
  fifo2/cts2739/a (d04bfn11wn0a5)                                -0.16     8.32     1.00    -0.02     0.32 &   170.97 f
  fifo2/cts2739/o (d04bfn11wn0a5)                                          5.73     1.00             19.67 &   190.64 f
  fifo2/n10515 (net)                               1     0.69 
  fifo2/data_mem_reg_21__128_/si (d04fyj03yd0b0)                 -0.46     5.74     1.00    -0.09     0.04 &   190.68 f
  data arrival time                                                                                            190.68

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  156.54     156.54
  clock reconvergence pessimism                                                                       0.00     156.54
  clock uncertainty                                                                                  50.00     206.54
  fifo2/data_mem_reg_21__128_/clk (d04fyj03yd0b0)                                                              206.54 r
  library hold time                                                                 1.00            -11.83     194.71
  data required time                                                                                           194.71
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           194.71
  data arrival time                                                                                           -190.68
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.03


  Startpoint: check_ecc_alu0/secded_alu0_data_tmp_reg_90_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_tmp_reg_88_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  144.31     144.31
  check_ecc_alu0/secded_alu0_data_tmp_reg_90_/clk (d04fyj03yd0b0)                         19.67                       0.00     144.31 r
  check_ecc_alu0/secded_alu0_data_tmp_reg_90_/o (d04fyj03yd0b0)                           10.05     1.00             20.00 &   164.31 r
  check_ecc_alu0/secded_alu0_data_tmp[90] (net)                    1     1.22 
  check_ecc_alu0/cts76/a (d04bfn11wn0a5)                                         -0.06    10.07     1.00    -0.01     0.28 &   164.59 r
  check_ecc_alu0/cts76/o (d04bfn11wn0a5)                                                  12.19     1.00             21.26 &   185.85 r
  check_ecc_alu0/n3750 (net)                                       2     1.45 
  check_ecc_alu0/secded_alu0_data_tmp_reg_88_/si (d04fyj03yd0b0)                  0.00    12.20     1.00     0.00     0.18 &   186.03 r
  data arrival time                                                                                                            186.03

  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  149.34     149.34
  clock reconvergence pessimism                                                                                       0.00     149.34
  clock uncertainty                                                                                                  50.00     199.34
  check_ecc_alu0/secded_alu0_data_tmp_reg_88_/clk (d04fyj03yd0b0)                                                              199.34 r
  library hold time                                                                                 1.00             -9.28     190.05
  data required time                                                                                                           190.05
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           190.05
  data arrival time                                                                                                           -186.03
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                              -4.02


  Startpoint: init_mask_alu0_seed0_reg_107_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed0_reg_113_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    153.71     153.71
  init_mask_alu0_seed0_reg_107_/clk (d04fyj03yd0b0)                         20.04                       0.00     153.71 r
  init_mask_alu0_seed0_reg_107_/o (d04fyj03yd0b0)                            8.40     1.00             20.29 &   174.01 f
  init_mask_alu0_seed0[107] (net)                    2     2.07 
  route640/a (d04bfn11wn0a5)                                       -0.05     8.44     1.00    -0.01     0.39 &   174.40 f
  route640/o (d04bfn11wn0a5)                                                 5.19     1.00             19.09 &   193.49 f
  n10514 (net)                                       1     0.52 
  init_mask_alu0_seed0_reg_113_/si (d04fyj03yd0b0)                  0.00     5.19     1.00     0.00     0.05 &   193.53 f
  data arrival time                                                                                              193.53

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    159.32     159.32
  clock reconvergence pessimism                                                                         0.00     159.32
  clock uncertainty                                                                                    50.00     209.32
  init_mask_alu0_seed0_reg_113_/clk (d04fyj03yd0b0)                                                              209.32 r
  library hold time                                                                   1.00            -11.77     197.56
  data required time                                                                                             197.56
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             197.56
  data arrival time                                                                                             -193.53
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.02


  Startpoint: fifo2/data_rd_reg_127_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_1__127_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.37     162.37
  fifo2/data_rd_reg_127_/clk (d04fyj03yd0c0)                            21.71                       0.00     162.37 r
  fifo2/data_rd_reg_127_/o (d04fyj03yd0c0)                              10.97     1.00             21.04 &   183.40 f
  fifo2/data_rd[127] (net)                       2     5.31 
  fifo2/data_mem_reg_1__127_/si (d04fyj03yd0b0)                -0.19    12.70     1.00    -0.10     1.37 &   184.77 f
  data arrival time                                                                                          184.77

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                151.75     151.75
  clock reconvergence pessimism                                                                     0.00     151.75
  clock uncertainty                                                                                50.00     201.75
  fifo2/data_mem_reg_1__127_/clk (d04fyj03yd0b0)                                                             201.75 r
  library hold time                                                               1.00            -12.96     188.78
  data required time                                                                                         188.78
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         188.78
  data arrival time                                                                                         -184.77
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -4.01


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_38_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_36_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  152.23     152.23
  check_ecc_alu0/secded_alu0_data_rxc_reg_38_/clk (d04fyj03yd0b0)                         20.98                       0.00     152.23 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_38_/o (d04fyj03yd0b0)                           27.49     1.00             32.93 &   185.16 f
  check_ecc_alu0/data_rxc[38] (net)                                2    11.06 
  check_ecc_alu0/secded_alu0_data_rxc_reg_36_/si (d04fyj03yd0c0)                  0.00    27.57     1.00     0.00     0.11 &   185.26 f
  data arrival time                                                                                                            185.26

  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  154.54     154.54
  clock reconvergence pessimism                                                                                       0.00     154.54
  clock uncertainty                                                                                                  50.00     204.54
  check_ecc_alu0/secded_alu0_data_rxc_reg_36_/clk (d04fyj03yd0c0)                                                              204.54 r
  library hold time                                                                                 1.00            -15.27     189.27
  data required time                                                                                                           189.27
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           189.27
  data arrival time                                                                                                           -185.26
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                              -4.01


  Startpoint: fifo2/data_mem_reg_17__133_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__136_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  152.63     152.63
  fifo2/data_mem_reg_17__133_/clk (d04fyj03yd0b0)                         23.13                       0.00     152.63 r
  fifo2/data_mem_reg_17__133_/o (d04fyj03yd0b0)                           12.57     1.00             22.36 &   175.00 r
  fifo2/data_mem_2051_ (net)                       2     1.72 
  fifo2/route1006/a (d04bfn11wn0a5)                               0.00    12.58     1.00     0.00     0.28 &   175.28 r
  fifo2/route1006/o (d04bfn11wn0a5)                                        6.48     1.00             18.35 &   193.63 r
  fifo2/n13591 (net)                               1     0.59 
  fifo2/data_mem_reg_16__136_/si (d04fyj03yd0b0)                  0.00     6.48     1.00     0.00     0.06 &   193.68 r
  data arrival time                                                                                            193.68

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  156.47     156.47
  clock reconvergence pessimism                                                                       0.00     156.47
  clock uncertainty                                                                                  50.00     206.47
  fifo2/data_mem_reg_16__136_/clk (d04fyj03yd0b0)                                                              206.47 r
  library hold time                                                                 1.00             -8.78     197.69
  data required time                                                                                           197.69
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           197.69
  data arrival time                                                                                           -193.68
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -4.01


  Startpoint: fifo1/data_mem_reg_19__50_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__50_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.57     152.57
  fifo1/data_mem_reg_19__50_/clk (d04fyj03yd0b0)                         21.09                       0.00     152.57 r
  fifo1/data_mem_reg_19__50_/o (d04fyj03yd0b0)                            9.25     1.00             21.44 &   174.01 f
  fifo1/data_mem_914_ (net)                       2     2.54 
  fifo1/cts540/a (d04bfn11wn0a5)                                 0.00     9.29     1.00     0.00     0.43 &   174.44 f
  fifo1/cts540/o (d04bfn11wn0a5)                                          5.57     1.00             19.98 &   194.42 f
  fifo1/n4163 (net)                               1     0.63 
  fifo1/data_mem_reg_21__50_/si (d04fyj03yd0c0)                  0.00     5.58     1.00     0.00     0.09 &   194.52 f
  data arrival time                                                                                           194.52

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.31     160.31
  clock reconvergence pessimism                                                                      0.00     160.31
  clock uncertainty                                                                                 50.00     210.31
  fifo1/data_mem_reg_21__50_/clk (d04fyj03yd0c0)                                                              210.31 r
  library hold time                                                                1.00            -11.79     198.52
  data required time                                                                                          198.52
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.52
  data arrival time                                                                                          -194.52
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -4.00


  Startpoint: init_mask_alu0_seed5_reg_73_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_5__66_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   148.07     148.07
  init_mask_alu0_seed5_reg_73_/clk (d04fyj03ld0b0)                         17.87                       0.00     148.07 r
  init_mask_alu0_seed5_reg_73_/o (d04fyj03ld0b0)                           13.99     1.00             27.04 &   175.12 r
  init_mask_alu0_seed5[73] (net)                    1     1.38 
  cts3206/a (d04bfn11wn0a5)                                        0.00    14.00     1.00     0.00     0.31 &   175.43 r
  cts3206/o (d04bfn11wn0a5)                                                13.48     1.00             24.51 &   199.94 r
  n9074 (net)                                       2     1.84 
  init_mask_alu0_mask_reg_5__66_/d (d04fyj03ld0c0)                 0.00    13.52     1.00     0.00     0.49 &   200.43 r
  data arrival time                                                                                             200.43

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   151.21     151.21
  clock reconvergence pessimism                                                                        0.00     151.21
  clock uncertainty                                                                                   50.00     201.21
  init_mask_alu0_mask_reg_5__66_/clk (d04fyj03ld0c0)                                                            201.21 r
  library hold time                                                                  1.00              3.21     204.42
  data required time                                                                                            204.42
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            204.42
  data arrival time                                                                                            -200.43
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -3.99


  Startpoint: init_mask_alu0_seed7_reg_120_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_122_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    150.12     150.12
  init_mask_alu0_seed7_reg_120_/clk (d04fyj03yd0b0)                         24.38                       0.00     150.12 r
  init_mask_alu0_seed7_reg_120_/o (d04fyj03yd0b0)                            9.28     1.00             20.05 &   170.18 r
  init_mask_alu0_seed7[120] (net)                    1     1.00 
  cts1980/a (d04bfn11wn0a5)                                        -0.14     9.29     1.00    -0.02     0.18 &   170.36 r
  cts1980/o (d04bfn11wn0a5)                                                 14.01     1.00             22.30 &   192.66 r
  n7848 (net)                                        2     1.77 
  init_mask_alu0_seed7_reg_122_/si (d04fyj03yd0b0)                  0.00    14.02     1.00     0.00     0.28 &   192.94 r
  data arrival time                                                                                              192.94

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    156.39     156.39
  clock reconvergence pessimism                                                                         0.00     156.39
  clock uncertainty                                                                                    50.00     206.39
  init_mask_alu0_seed7_reg_122_/clk (d04fyj03yd0b0)                                                              206.39 r
  library hold time                                                                   1.00             -9.46     196.93
  data required time                                                                                             196.93
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             196.93
  data arrival time                                                                                             -192.94
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.99


  Startpoint: fifo2/data_mem_reg_8__43_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_1__45_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                157.52     157.52
  fifo2/data_mem_reg_8__43_/clk (d04fyj03yd0b0)                         22.13                       0.00     157.52 r
  fifo2/data_mem_reg_8__43_/o (d04fyj03yd0b0)                           10.29     1.00             20.57 &   178.09 r
  fifo2/data_mem_3194_ (net)                     1     1.26 
  fifo2/cts2349/a (d04bfn11wn0a5)                               0.00    10.31     1.00     0.00     0.31 &   178.40 r
  fifo2/cts2349/o (d04bfn11wn0a5)                                       11.10     1.00             21.18 &   199.59 r
  fifo2/n10116 (net)                             2     1.42 
  fifo2/data_mem_reg_1__45_/si (d04fyj03yd0b0)                 -0.62    11.11     1.00    -0.08     0.14 &   199.73 r
  data arrival time                                                                                          199.73

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.94     162.94
  clock reconvergence pessimism                                                                     0.00     162.94
  clock uncertainty                                                                                50.00     212.94
  fifo2/data_mem_reg_1__45_/clk (d04fyj03yd0b0)                                                              212.94 r
  library hold time                                                               1.00             -9.22     203.71
  data required time                                                                                         203.71
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         203.71
  data arrival time                                                                                         -199.73
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.98


  Startpoint: fifo2/data_mem_reg_14__71_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_14__68_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.80     151.80
  fifo2/data_mem_reg_14__71_/clk (d04fyj03yd0b0)                         24.37                       0.00     151.80 r
  fifo2/data_mem_reg_14__71_/o (d04fyj03yd0b0)                            8.80     1.00             21.43 &   173.23 f
  fifo2/data_mem_2400_ (net)                      2     2.24 
  fifo2/cts1741/a (d04bfn11wn0a5)                                0.00     8.82     1.00     0.00     0.30 &   173.53 f
  fifo2/cts1741/o (d04bfn11wn0a5)                                         5.15     1.00             19.22 &   192.76 f
  fifo2/n9491 (net)                               1     0.50 
  fifo2/data_mem_reg_14__68_/si (d04fyj03yd0b0)                  0.00     5.15     1.00     0.00     0.04 &   192.80 f
  data arrival time                                                                                           192.80

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.40     158.40
  clock reconvergence pessimism                                                                      0.00     158.40
  clock uncertainty                                                                                 50.00     208.40
  fifo2/data_mem_reg_14__68_/clk (d04fyj03yd0b0)                                                              208.40 r
  library hold time                                                                1.00            -11.62     196.78
  data required time                                                                                          196.78
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          196.78
  data arrival time                                                                                          -192.80
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.98


  Startpoint: fifo2/data_mem_reg_18__134_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__134_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  155.02     155.02
  fifo2/data_mem_reg_18__134_/clk (d04fyj03yd0b0)                         23.12                       0.00     155.02 r
  fifo2/data_mem_reg_18__134_/o (d04fyj03yd0b0)                            9.01     1.00             21.76 &   176.77 f
  fifo2/data_mem_1915_ (net)                       2     2.49 
  fifo2/cts3870/a (d04bfn11wn0a5)                                 0.00     9.09     1.00     0.00     0.58 &   177.36 f
  fifo2/cts3870/o (d04bfn11wn0a5)                                          5.67     1.00             19.99 &   197.35 f
  fifo2/n11680 (net)                               1     0.66 
  fifo2/data_mem_reg_7__134_/si (d04fyj03yd0b0)                   0.00     5.67     1.00     0.00     0.12 &   197.47 f
  data arrival time                                                                                            197.47

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  163.16     163.16
  clock reconvergence pessimism                                                                       0.00     163.16
  clock uncertainty                                                                                  50.00     213.16
  fifo2/data_mem_reg_7__134_/clk (d04fyj03yd0b0)                                                               213.16 r
  library hold time                                                                 1.00            -11.72     201.45
  data required time                                                                                           201.45
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           201.45
  data arrival time                                                                                           -197.47
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.98


  Startpoint: init_mask_alu0_mask_reg_5__70_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_5__65_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     145.76     145.76
  init_mask_alu0_mask_reg_5__70_/clk (d04fyj03ld0b0)                         18.46                       0.00     145.76 r
  init_mask_alu0_mask_reg_5__70_/o (d04fyj03ld0b0)                           25.13     1.00             37.40 &   183.16 r
  mask_alu[326] (net)                                 3     3.62 
  init_mask_alu0_mask_reg_5__65_/si (d04fyj03ld0c0)                 -1.77    25.18     1.00    -0.20     0.62 &   183.78 r
  data arrival time                                                                                               183.78

  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     152.10     152.10
  clock reconvergence pessimism                                                                          0.00     152.10
  clock uncertainty                                                                                     50.00     202.10
  init_mask_alu0_mask_reg_5__65_/clk (d04fyj03ld0c0)                                                              202.10 r
  library hold time                                                                    1.00            -14.34     187.76
  data required time                                                                                              187.76
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              187.76
  data arrival time                                                                                              -183.78
  -------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -3.98


  Startpoint: fifo2/data_mem_reg_20__39_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_1__40_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.23     156.23
  fifo2/data_mem_reg_20__39_/clk (d04fyj03yd0b0)                         20.93                       0.00     156.23 r
  fifo2/data_mem_reg_20__39_/o (d04fyj03yd0b0)                            9.92     1.00             20.08 &   176.31 r
  fifo2/data_mem_1546_ (net)                      1     1.18 
  fifo2/cts2238/a (d04bfn11wn0a5)                                0.00     9.94     1.00     0.00     0.28 &   176.59 r
  fifo2/cts2238/o (d04bfn11wn0a5)                                        12.61     1.00             22.18 &   198.77 r
  fifo2/n10003 (net)                              2     1.69 
  fifo2/data_mem_reg_1__40_/si (d04fyj03yd0b0)                  -2.49    12.62     1.00    -1.54    -1.20 &   197.57 r
  data arrival time                                                                                           197.57

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.88     160.88
  clock reconvergence pessimism                                                                      0.00     160.88
  clock uncertainty                                                                                 50.00     210.88
  fifo2/data_mem_reg_1__40_/clk (d04fyj03yd0b0)                                                               210.88 r
  library hold time                                                                1.00             -9.33     201.55
  data required time                                                                                          201.55
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.55
  data arrival time                                                                                          -197.57
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.98


  Startpoint: fifo2/data_mem_reg_24__124_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__124_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  154.26     154.26
  fifo2/data_mem_reg_24__124_/clk (d04fyj03yd0b0)                         23.54                       0.00     154.26 r
  fifo2/data_mem_reg_24__124_/o (d04fyj03yd0b0)                           11.69     1.00             21.76 &   176.03 r
  fifo2/data_mem_1083_ (net)                       2     1.53 
  fifo2/cts28/a (d04bfn11wn0a5)                                  -0.31    11.70     1.00    -0.04     0.21 &   176.24 r
  fifo2/cts28/o (d04bfn11wn0a5)                                            6.08     1.00             17.65 &   193.89 r
  fifo2/n7755 (net)                                1     0.52 
  fifo2/data_mem_reg_21__124_/si (d04fyj03yd0c0)                  0.00     6.08     1.00     0.00     0.04 &   193.93 r
  data arrival time                                                                                            193.93

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  156.59     156.59
  clock reconvergence pessimism                                                                       0.00     156.59
  clock uncertainty                                                                                  50.00     206.59
  fifo2/data_mem_reg_21__124_/clk (d04fyj03yd0c0)                                                              206.59 r
  library hold time                                                                 1.00             -8.69     197.90
  data required time                                                                                           197.90
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           197.90
  data arrival time                                                                                           -193.93
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.97


  Startpoint: fifo2/data_mem_reg_19__11_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_19__6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.32     160.32
  fifo2/data_mem_reg_19__11_/clk (d04fyj03yd0b0)                         23.33                       0.00     160.32 r
  fifo2/data_mem_reg_19__11_/o (d04fyj03yd0b0)                            8.51     1.00             21.04 &   181.36 f
  fifo2/data_mem_1655_ (net)                      2     2.18 
  fifo2/cts1805/a (d04bfn11wn0a5)                                0.00     8.57     1.00     0.00     0.52 &   181.88 f
  fifo2/cts1805/o (d04bfn11wn0a5)                                         5.03     1.00             18.95 &   200.83 f
  fifo2/n9557 (net)                               1     0.47 
  fifo2/data_mem_reg_19__6_/si (d04fyj03yd0b0)                   0.00     5.03     1.00     0.00     0.04 &   200.86 f
  data arrival time                                                                                           200.86

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 166.47     166.47
  clock reconvergence pessimism                                                                      0.00     166.47
  clock uncertainty                                                                                 50.00     216.47
  fifo2/data_mem_reg_19__6_/clk (d04fyj03yd0b0)                                                               216.47 r
  library hold time                                                                1.00            -11.64     204.83
  data required time                                                                                          204.83
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          204.83
  data arrival time                                                                                          -200.86
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.97


  Startpoint: fifo1/data_mem_reg_18__10_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_rd_reg_10_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.90     157.90
  fifo1/data_mem_reg_18__10_/clk (d04fyj03yd0b0)                         27.42                       0.00     157.90 r
  fifo1/data_mem_reg_18__10_/o (d04fyj03yd0b0)                           12.91     1.00             23.37 &   181.27 r
  fifo1/data_mem_946_ (net)                       2     1.82 
  fifo1/U1607/d (d04can03nn0a5)                                 -0.69    12.93     1.00    -0.08     0.30 &   181.56 r
  fifo1/U1607/o1 (d04can03nn0a5)                                          8.33     1.00              7.85 &   189.41 f
  fifo1/n867 (net)                                1     0.84 
  fifo1/U1609/c (d04nan04yn0c0)                                  0.00     8.33     1.00     0.00     0.12 &   189.53 f
  fifo1/U1609/o1 (d04nan04yn0c0)                                          4.71     1.00              7.14 &   196.67 r
  fifo1/n875 (net)                                1     1.35 
  fifo1/U1615/a (d04non02wn0b7)                                 -0.06     4.77     1.00    -0.01     0.37 &   197.05 r
  fifo1/U1615/o1 (d04non02wn0b7)                                          3.54     1.00              4.96 &   202.01 f
  fifo1/n876 (net)                                1     0.67 
  fifo1/U1616/a (d04nan02yn0b5)                                  0.00     3.54     1.00     0.00     0.07 &   202.08 f
  fifo1/U1616/o1 (d04nan02yn0b5)                                          8.74     1.00              8.42 &   210.50 r
  fifo1/N90 (net)                                 1     1.70 
  fifo1/data_rd_reg_10_/d (d04fyj03yd0g0)                       -0.47     8.82     1.00    -0.06     0.55 &   211.05 r
  data arrival time                                                                                           211.05

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.35     162.35
  clock reconvergence pessimism                                                                      0.00     162.35
  clock uncertainty                                                                                 50.00     212.35
  fifo1/data_rd_reg_10_/clk (d04fyj03yd0g0)                                                                   212.35 r
  library hold time                                                                1.00              2.67     215.02
  data required time                                                                                          215.02
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          215.02
  data arrival time                                                                                          -211.05
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.97


  Startpoint: init_mask_in0_seed5_reg_69_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_5__62_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  159.27     159.27
  init_mask_in0_seed5_reg_69_/clk (d04fyj03yd0b0)                         26.18                       0.00     159.27 r
  init_mask_in0_seed5_reg_69_/o (d04fyj03yd0b0)                           13.99     1.00             23.64 &   182.92 r
  init_mask_in0_seed5_69 (net)                     2     1.95 
  cts3800/a (d04bfn11wn0a5)                                       0.00    14.01     1.00     0.00     0.41 &   183.33 r
  cts3800/o (d04bfn11wn0a5)                                                7.23     1.00             19.44 &   202.76 r
  n9668 (net)                                      1     0.71 
  init_mask_in0_mask_reg_5__62_/d (d04fyj03yd0b0)                 0.00     7.23     1.00     0.00     0.13 &   202.90 r
  data arrival time                                                                                            202.90

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  154.15     154.15
  clock reconvergence pessimism                                                                       0.00     154.15
  clock uncertainty                                                                                  50.00     204.15
  init_mask_in0_mask_reg_5__62_/clk (d04fyj03yd0b0)                                                            204.15 r
  library hold time                                                                 1.00              2.72     206.86
  data required time                                                                                           206.86
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           206.86
  data arrival time                                                                                           -202.90
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.97


  Startpoint: fifo0/data_mem_reg_25__40_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_17__40_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.93     157.93
  fifo0/data_mem_reg_25__40_/clk (d04fyj03yd0b0)                         25.84                       0.00     157.93 r
  fifo0/data_mem_reg_25__40_/o (d04fyj03yd0b0)                           14.00     1.00             24.06 &   181.99 r
  fifo0/data_mem_25__40_ (net)                    2     2.08 
  fifo0/cts1810/a (d04bfn11wn0a5)                               -0.96    14.03     1.00    -0.13     0.32 &   182.30 r
  fifo0/cts1810/o (d04bfn11wn0a5)                                         6.95     1.00             19.27 &   201.57 r
  fifo0/n5778 (net)                               1     0.67 
  fifo0/data_mem_reg_17__40_/si (d04fyj03yd0b0)                 -0.29     6.95     1.00    -0.04     0.07 &   201.64 r
  data arrival time                                                                                           201.64

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 164.43     164.43
  clock reconvergence pessimism                                                                      0.00     164.43
  clock uncertainty                                                                                 50.00     214.43
  fifo0/data_mem_reg_17__40_/clk (d04fyj03yd0b0)                                                              214.43 r
  library hold time                                                                1.00             -8.83     205.60
  data required time                                                                                          205.60
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          205.60
  data arrival time                                                                                          -201.64
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.96


  Startpoint: fifo2/data_mem_reg_29__134_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__135_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  150.27     150.27
  fifo2/data_mem_reg_29__134_/clk (d04fyj03yd0b0)                         20.24                       0.00     150.27 r
  fifo2/data_mem_reg_29__134_/o (d04fyj03yd0b0)                           14.83     1.00             23.62 &   173.89 r
  fifo2/data_mem_408_ (net)                        2     2.22 
  fifo2/cts2808/a (d04bfn11wn0a5)                                 0.00    14.85     1.00     0.00     0.39 &   174.28 r
  fifo2/cts2808/o (d04bfn11wn0a5)                                          6.31     1.00             19.00 &   193.28 r
  fifo2/n10584 (net)                               1     0.55 
  fifo2/data_mem_reg_29__135_/si (d04fyj03yd0b0)                  0.00     6.31     1.00     0.00     0.04 &   193.32 r
  data arrival time                                                                                            193.32

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  156.10     156.10
  clock reconvergence pessimism                                                                       0.00     156.10
  clock uncertainty                                                                                  50.00     206.10
  fifo2/data_mem_reg_29__135_/clk (d04fyj03yd0b0)                                                              206.10 r
  library hold time                                                                 1.00             -8.81     197.28
  data required time                                                                                           197.28
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           197.28
  data arrival time                                                                                           -193.32
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.96


  Startpoint: init_mask_alu0_seed4_reg_145_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed4_reg_148_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    152.80     152.80
  init_mask_alu0_seed4_reg_145_/clk (d04fyj03nd0b0)                         25.49                       0.00     152.80 r
  init_mask_alu0_seed4_reg_145_/o (d04fyj03nd0b0)                            9.19     1.00             22.10 &   174.90 r
  n1381 (net)                                        1     0.77 
  cts2906/a (d04bfn11wn0a5)                                         0.00     9.19     1.00     0.00     0.11 &   175.00 r
  cts2906/o (d04bfn11wn0a5)                                                  5.86     1.00             16.71 &   191.71 r
  n8774 (net)                                        1     0.51 
  init_mask_alu0_seed4_reg_148_/si (d04fyj03wd0b0)                  0.00     5.86     1.00     0.00     0.04 &   191.75 r
  data arrival time                                                                                              191.75

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    158.02     158.02
  clock reconvergence pessimism                                                                         0.00     158.02
  clock uncertainty                                                                                    50.00     208.02
  init_mask_alu0_seed4_reg_148_/clk (d04fyj03wd0b0)                                                              208.02 r
  library hold time                                                                   1.00            -12.31     195.71
  data required time                                                                                             195.71
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             195.71
  data arrival time                                                                                             -191.75
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.96


  Startpoint: fifo2/data_mem_reg_9__65_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_65_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.87     153.87
  fifo2/data_mem_reg_9__65_/clk (d04fyj03yd0b0)                         23.08                       0.00     153.87 r
  fifo2/data_mem_reg_9__65_/o (d04fyj03yd0b0)                           12.24     1.00             22.21 &   176.08 r
  fifo2/data_mem_3079_ (net)                     2     1.68 
  fifo2/U3010/d (d04can03nn0a5)                                -0.24    12.25     1.00    -0.04     0.28 &   176.36 r
  fifo2/U3010/o1 (d04can03nn0a5)                                         6.54     1.00              6.50 &   182.86 f
  fifo2/n1735 (net)                              1     0.55 
  fifo2/U3014/a (d04nan04yn0b5)                                 0.00     6.54     1.00     0.00     0.04 &   182.90 f
  fifo2/U3014/o1 (d04nan04yn0b5)                                        11.81     1.00             11.60 &   194.50 r
  fifo2/n1748 (net)                              1     2.10 
  fifo2/U3020/a (d04non02yn0d0)                                -0.99    11.98     1.00    -0.12     0.88 &   195.38 r
  fifo2/U3020/o1 (d04non02yn0d0)                                         7.63     1.00              6.02 &   201.39 f
  fifo2/n1776 (net)                              1     4.64 
  fifo2/U3032/a (d04nan02yn0c0)                                -2.11    10.20     1.00    -1.48     2.98 &   204.37 f
  fifo2/U3032/o1 (d04nan02yn0c0)                                         5.44     1.00              6.61 &   210.98 r
  fifo2/N100 (net)                               1     1.60 
  fifo2/data_rd_reg_65_/d (d04fyj03yd0g0)                      -0.41     5.54     1.00    -0.06     0.44 &   211.42 r
  data arrival time                                                                                          211.42

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.63     162.63
  clock reconvergence pessimism                                                                     0.00     162.63
  clock uncertainty                                                                                50.00     212.63
  fifo2/data_rd_reg_65_/clk (d04fyj03yd0g0)                                                                  212.63 r
  library hold time                                                               1.00              2.75     215.38
  data required time                                                                                         215.38
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         215.38
  data arrival time                                                                                         -211.42
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.96


  Startpoint: init_mask_alu0_seed7_reg_161_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_143_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    144.34     144.34
  init_mask_alu0_seed7_reg_161_/clk (d04fyj03ld0b0)                         19.51                       0.00     144.34 r
  init_mask_alu0_seed7_reg_161_/o (d04fyj03ld0b0)                           12.59     1.00             26.14 &   170.47 r
  n2194 (net)                                        1     1.13 
  cts1536/a (d04bfn11wn0a5)                                         0.00    12.61     1.00     0.00     0.26 &   170.74 r
  cts1536/o (d04bfn11wn0a5)                                                  6.26     1.00             18.32 &   189.06 r
  n7404 (net)                                        1     0.57 
  init_mask_alu0_seed7_reg_143_/si (d04fyj03wd0b0)                  0.00     6.26     1.00     0.00     0.06 &   189.12 r
  data arrival time                                                                                              189.12

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    156.49     156.49
  clock reconvergence pessimism                                                                         0.00     156.49
  clock uncertainty                                                                                    50.00     206.49
  init_mask_alu0_seed7_reg_143_/clk (d04fyj03wd0b0)                                                              206.49 r
  library hold time                                                                   1.00            -13.41     193.08
  data required time                                                                                             193.08
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             193.08
  data arrival time                                                                                             -189.12
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.96


  Startpoint: fifo2/data_mem_reg_12__37_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_30__36_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.54     158.54
  fifo2/data_mem_reg_12__37_/clk (d04fyj03yd0b0)                         23.43                       0.00     158.54 r
  fifo2/data_mem_reg_12__37_/o (d04fyj03yd0b0)                           13.76     1.00             23.54 &   182.09 r
  fifo2/data_mem_2640_ (net)                      2     2.04 
  fifo2/cts3374/a (d04bfn11wn0a5)                               -0.49    13.78     1.00    -0.08     0.31 &   182.40 r
  fifo2/cts3374/o (d04bfn11wn0a5)                                         7.25     1.00             19.42 &   201.82 r
  fifo2/n11164 (net)                              1     0.73 
  fifo2/data_mem_reg_30__36_/si (d04fyj03yd0b0)                  0.00     7.25     1.00     0.00     0.12 &   201.94 r
  data arrival time                                                                                           201.94

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 164.79     164.79
  clock reconvergence pessimism                                                                      0.00     164.79
  clock uncertainty                                                                                 50.00     214.79
  fifo2/data_mem_reg_30__36_/clk (d04fyj03yd0b0)                                                              214.79 r
  library hold time                                                                1.00             -8.90     205.89
  data required time                                                                                          205.89
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          205.89
  data arrival time                                                                                          -201.94
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.95


  Startpoint: fifo2/data_mem_reg_24__110_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__108_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  147.22     147.22
  fifo2/data_mem_reg_24__110_/clk (d04fyj03yd0b0)                         19.62                       0.00     147.22 r
  fifo2/data_mem_reg_24__110_/o (d04fyj03yd0b0)                           13.97     1.00             22.78 &   169.99 r
  fifo2/data_mem_1069_ (net)                       2     2.00 
  fifo2/cts3895/a (d04bfn11wn0a5)                                -0.66    13.98     1.00    -0.09     0.19 &   170.18 r
  fifo2/cts3895/o (d04bfn11wn0a5)                                          6.48     1.00             18.86 &   189.04 r
  fifo2/n11707 (net)                               1     0.59 
  fifo2/data_mem_reg_24__108_/si (d04fyj03yd0b0)                  0.00     6.48     1.00     0.00     0.06 &   189.09 r
  data arrival time                                                                                            189.09

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  151.83     151.83
  clock reconvergence pessimism                                                                       0.00     151.83
  clock uncertainty                                                                                  50.00     201.83
  fifo2/data_mem_reg_24__108_/clk (d04fyj03yd0b0)                                                              201.83 r
  library hold time                                                                 1.00             -8.79     193.04
  data required time                                                                                           193.04
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           193.04
  data arrival time                                                                                           -189.09
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.95


  Startpoint: fifo0/data_mem_reg_3__25_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_9__16_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                165.49     165.49
  fifo0/data_mem_reg_3__25_/clk (d04fyj03yd0b0)                         26.23                       0.00     165.49 r
  fifo0/data_mem_reg_3__25_/o (d04fyj03yd0b0)                           13.88     1.00             23.93 &   189.43 r
  fifo0/data_mem_3__25_ (net)                    2     2.03 
  fifo0/cts578/a (d04bfn11wn0a5)                                0.00    13.91     1.00     0.00     0.43 &   189.85 r
  fifo0/cts578/o (d04bfn11wn0a5)                                         7.21     1.00             19.43 &   209.28 r
  fifo0/n4517 (net)                              1     0.72 
  fifo0/data_mem_reg_9__16_/si (d04fyj03yd0b0)                  0.00     7.21     1.00     0.00     0.09 &   209.36 r
  data arrival time                                                                                          209.36

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                172.19     172.19
  clock reconvergence pessimism                                                                     0.00     172.19
  clock uncertainty                                                                                50.00     222.19
  fifo0/data_mem_reg_9__16_/clk (d04fyj03yd0b0)                                                              222.19 r
  library hold time                                                               1.00             -8.88     213.31
  data required time                                                                                         213.31
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         213.31
  data arrival time                                                                                         -209.36
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.94


  Startpoint: fifo2/data_mem_reg_24__64_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_0__64_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.13     154.13
  fifo2/data_mem_reg_24__64_/clk (d04fyj03yd0b0)                         23.68                       0.00     154.13 r
  fifo2/data_mem_reg_24__64_/o (d04fyj03yd0b0)                           10.78     1.00             21.06 &   175.19 r
  fifo2/data_mem_1023_ (net)                      2     1.31 
  fifo2/route1032/a (d04bfn11wn0a5)                              0.00    10.79     1.00     0.00     0.16 &   175.35 r
  fifo2/route1032/o (d04bfn11wn0a5)                                       6.01     1.00             17.25 &   192.60 r
  fifo2/n13619 (net)                              1     0.51 
  fifo2/data_mem_reg_0__64_/si (d04fyj03yd0b0)                   0.00     6.01     1.00     0.00     0.02 &   192.62 r
  data arrival time                                                                                           192.62

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.36     155.36
  clock reconvergence pessimism                                                                      0.00     155.36
  clock uncertainty                                                                                 50.00     205.36
  fifo2/data_mem_reg_0__64_/clk (d04fyj03yd0b0)                                                               205.36 r
  library hold time                                                                1.00             -8.80     196.56
  data required time                                                                                          196.56
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          196.56
  data arrival time                                                                                          -192.62
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.94


  Startpoint: init_mask_alu0_seed2_reg_128_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed2_reg_140_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    155.10     155.10
  init_mask_alu0_seed2_reg_128_/clk (d04fyj03yd0b0)                         18.94                       0.00     155.10 r
  init_mask_alu0_seed2_reg_128_/o (d04fyj03yd0b0)                            9.96     1.00             19.80 &   174.90 r
  init_mask_alu0_seed2_128 (net)                     1     1.19 
  cts2298/a (d04bfn11wn0a5)                                         0.00     9.97     1.00     0.00     0.24 &   175.14 r
  cts2298/o (d04bfn11wn0a5)                                                 13.85     1.00             22.45 &   197.59 r
  n8166 (net)                                        2     1.75 
  init_mask_alu0_seed2_reg_140_/si (d04fyj03yd0b0)                  0.00    13.87     1.00     0.00     0.36 &   197.95 r
  data arrival time                                                                                              197.95

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    161.31     161.31
  clock reconvergence pessimism                                                                         0.00     161.31
  clock uncertainty                                                                                    50.00     211.31
  init_mask_alu0_seed2_reg_140_/clk (d04fyj03yd0b0)                                                              211.31 r
  library hold time                                                                   1.00             -9.42     201.89
  data required time                                                                                             201.89
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             201.89
  data arrival time                                                                                             -197.95
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.94


  Startpoint: init_mask_alu0_seed4_reg_125_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_4__112_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     153.15     153.15
  init_mask_alu0_seed4_reg_125_/clk (d04fyj03yd0b0)                          18.79                       0.00     153.15 r
  init_mask_alu0_seed4_reg_125_/o (d04fyj03yd0b0)                             8.32     1.00             18.36 &   171.51 r
  init_mask_alu0_seed4[125] (net)                     1     0.79 
  cts2831/a (d04bfn11wn0a5)                                          0.00     8.32     1.00     0.00     0.08 &   171.59 r
  cts2831/o (d04bfn11wn0a5)                                                  11.82     1.00             20.37 &   191.96 r
  n8699 (net)                                         2     1.40 
  init_mask_alu0_mask_reg_4__112_/si (d04fyj03nd0b0)                 0.00    11.83     1.00     0.00     0.19 &   192.14 r
  data arrival time                                                                                               192.14

  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     156.59     156.59
  clock reconvergence pessimism                                                                          0.00     156.59
  clock uncertainty                                                                                     50.00     206.59
  init_mask_alu0_mask_reg_4__112_/clk (d04fyj03nd0b0)                                                             206.59 r
  library hold time                                                                    1.00            -10.52     196.07
  data required time                                                                                              196.07
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              196.07
  data arrival time                                                                                              -192.14
  -------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -3.93


  Startpoint: init_mask_in0_mask_reg_3__35_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_3__44_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    150.60     150.60
  init_mask_in0_mask_reg_3__35_/clk (d04fyj03nd0b0)                         20.52                       0.00     150.60 r
  init_mask_in0_mask_reg_3__35_/o (d04fyj03nd0b0)                           24.70     1.00             31.96 &   182.56 f
  mask_in[227] (net)                                 5     8.62 
  init_mask_in0_mask_reg_3__44_/si (d04fyj03nd0b0)                 -1.44    26.38     1.00    -0.17     1.65 &   184.21 f
  data arrival time                                                                                              184.21

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    156.38     156.38
  clock reconvergence pessimism                                                                         0.00     156.38
  clock uncertainty                                                                                    50.00     206.38
  init_mask_in0_mask_reg_3__44_/clk (d04fyj03nd0b0)                                                              206.38 r
  library hold time                                                                   1.00            -18.24     188.14
  data required time                                                                                             188.14
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             188.14
  data arrival time                                                                                             -184.21
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.93


  Startpoint: init_mask_alu0_mask_reg_7__15_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_7__14_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     146.67     146.67
  init_mask_alu0_mask_reg_7__15_/clk (d04fyj03yd0c0)                         19.81                       0.00     146.67 r
  init_mask_alu0_mask_reg_7__15_/o (d04fyj03yd0c0)                           11.50     1.00             20.67 &   167.34 f
  mask_alu[15] (net)                                  3     6.44 
  cts654/a (d04bfn11wn0a5)                                          -0.23    11.93     1.00    -0.03     0.29 &   167.63 f
  cts654/o (d04bfn11wn0a5)                                                    5.43     1.00             21.13 &   188.76 f
  n6521 (net)                                         1     0.56 
  init_mask_alu0_mask_reg_7__14_/si (d04fyj03yd0c0)                  0.00     5.44     1.00     0.00     0.09 &   188.86 f
  data arrival time                                                                                               188.86

  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     154.55     154.55
  clock reconvergence pessimism                                                                          0.00     154.55
  clock uncertainty                                                                                     50.00     204.55
  init_mask_alu0_mask_reg_7__14_/clk (d04fyj03yd0c0)                                                              204.55 r
  library hold time                                                                    1.00            -11.76     192.79
  data required time                                                                                              192.79
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              192.79
  data arrival time                                                                                              -188.86
  -------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -3.93


  Startpoint: fifo2/data_mem_reg_2__73_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_19__69_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                152.97     152.97
  fifo2/data_mem_reg_2__73_/clk (d04fyj03yd0b0)                         24.02                       0.00     152.97 r
  fifo2/data_mem_reg_2__73_/o (d04fyj03yd0b0)                           14.34     1.00             23.73 &   176.70 r
  fifo2/data_mem_4046_ (net)                     2     2.05 
  fifo2/route1088/a (d04bfn11wn0a5)                             0.00    14.34     1.00     0.00     0.19 &   176.89 r
  fifo2/route1088/o (d04bfn11wn0a5)                                      6.13     1.00             18.64 &   195.53 r
  fifo2/n13675 (net)                             1     0.52 
  fifo2/data_mem_reg_19__69_/si (d04fyj03yd0b0)                 0.00     6.13     1.00     0.00     0.02 &   195.54 r
  data arrival time                                                                                          195.54

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.30     158.30
  clock reconvergence pessimism                                                                     0.00     158.30
  clock uncertainty                                                                                50.00     208.30
  fifo2/data_mem_reg_19__69_/clk (d04fyj03yd0b0)                                                             208.30 r
  library hold time                                                               1.00             -8.82     199.47
  data required time                                                                                         199.47
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         199.47
  data arrival time                                                                                         -195.54
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.93


  Startpoint: fifo2/data_mem_reg_25__90_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_25__91_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 147.33     147.33
  fifo2/data_mem_reg_25__90_/clk (d04fyj03yd0b0)                         21.28                       0.00     147.33 r
  fifo2/data_mem_reg_25__90_/o (d04fyj03yd0b0)                           13.26     1.00             22.79 &   170.12 r
  fifo2/data_mem_912_ (net)                       2     1.93 
  fifo2/cts4297/a (d04bfn11wn0a5)                                0.00    13.28     1.00     0.00     0.37 &   170.49 r
  fifo2/cts4297/o (d04bfn11wn0a5)                                         7.15     1.00             19.16 &   189.65 r
  fifo2/n12121 (net)                              1     0.71 
  fifo2/data_mem_reg_25__91_/si (d04fyj03yd0b0)                  0.00     7.16     1.00     0.00     0.11 &   189.76 r
  data arrival time                                                                                           189.76

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.55     152.55
  clock reconvergence pessimism                                                                      0.00     152.55
  clock uncertainty                                                                                 50.00     202.55
  fifo2/data_mem_reg_25__91_/clk (d04fyj03yd0b0)                                                              202.55 r
  library hold time                                                                1.00             -8.87     193.68
  data required time                                                                                          193.68
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          193.68
  data arrival time                                                                                          -189.76
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.92


  Startpoint: fifo2/data_mem_reg_18__117_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_18__121_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  159.75     159.75
  fifo2/data_mem_reg_18__117_/clk (d04fyj03yd0b0)                         22.15                       0.00     159.75 r
  fifo2/data_mem_reg_18__117_/o (d04fyj03yd0b0)                            9.20     1.00             21.76 &   181.51 f
  fifo2/data_mem_1898_ (net)                       2     2.56 
  fifo2/cts1162/a (d04bfn11wn0a5)                                 0.00     9.25     1.00     0.00     0.48 &   181.99 f
  fifo2/cts1162/o (d04bfn11wn0a5)                                          4.93     1.00             19.16 &   201.15 f
  fifo2/n8903 (net)                                1     0.43 
  fifo2/data_mem_reg_18__121_/si (d04fyj03yd0b0)                  0.00     4.93     1.00     0.00     0.03 &   201.18 f
  data arrival time                                                                                            201.18

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  166.75     166.75
  clock reconvergence pessimism                                                                       0.00     166.75
  clock uncertainty                                                                                  50.00     216.75
  fifo2/data_mem_reg_18__121_/clk (d04fyj03yd0b0)                                                              216.75 r
  library hold time                                                                 1.00            -11.65     205.10
  data required time                                                                                           205.10
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           205.10
  data arrival time                                                                                           -201.18
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.92


  Startpoint: fifo0/data_mem_reg_24__41_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_41_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.31     154.31
  fifo0/data_mem_reg_24__41_/clk (d04fyj03yd0b0)                         24.89                       0.00     154.31 r
  fifo0/data_mem_reg_24__41_/o (d04fyj03yd0b0)                           13.06     1.00             23.16 &   177.47 r
  fifo0/data_mem_24__41_ (net)                    2     1.86 
  fifo0/U1747/d (d04can03ln0a5)                                  0.00    13.08     1.00     0.00     0.36 &   177.83 r
  fifo0/U1747/o1 (d04can03ln0a5)                                          9.18     1.00              9.51 &   187.34 f
  fifo0/n994 (net)                                1     0.90 
  fifo0/U1750/b (d04nan04yd0b7)                                 -0.51     9.19     1.00    -0.07     0.11 &   187.45 f
  fifo0/U1750/o1 (d04nan04yd0b7)                                          5.99     1.00              8.10 &   195.55 r
  fifo0/n1001 (net)                               1     0.95 
  fifo0/U1756/a (d04non02yn0b3)                                 -0.10     6.01     1.00    -0.01     0.18 &   195.72 r
  fifo0/U1756/o1 (d04non02yn0b3)                                          5.00     1.00              5.44 &   201.17 f
  fifo0/n1013 (net)                               1     1.02 
  fifo0/U1768/a (d04nan02yn0b6)                                 -0.06     5.02     1.00    -0.01     0.22 &   201.39 f
  fifo0/U1768/o1 (d04nan02yn0b6)                                          9.98     1.00              7.50 &   208.89 r
  fifo0/N59 (net)                                 1     2.72 
  fifo0/data_rd_reg_41_/d (d04fyj03yd0g0)                       -0.75    11.00     1.00    -0.09     2.78 &   211.66 r
  data arrival time                                                                                           211.66

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.04     163.04
  clock reconvergence pessimism                                                                      0.00     163.04
  clock uncertainty                                                                                 50.00     213.04
  fifo0/data_rd_reg_41_/clk (d04fyj03yd0g0)                                                                   213.04 r
  library hold time                                                                1.00              2.54     215.58
  data required time                                                                                          215.58
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          215.58
  data arrival time                                                                                          -211.66
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.91


  Startpoint: fifo0/data_mem_reg_2__58_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_11__58_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.59     154.59
  fifo0/data_mem_reg_2__58_/clk (d04fyj03yd0b0)                         24.58                       0.00     154.59 r
  fifo0/data_mem_reg_2__58_/o (d04fyj03yd0b0)                            8.44     1.00             21.11 &   175.69 f
  fifo0/data_mem_2__58_ (net)                    2     2.10 
  fifo0/route195/a (d04bfn11wn0a5)                              0.00     8.46     1.00     0.00     0.35 &   176.04 f
  fifo0/route195/o (d04bfn11wn0a5)                                       5.35     1.00             19.33 &   195.37 f
  fifo0/n6687 (net)                              1     0.57 
  fifo0/data_mem_reg_11__58_/si (d04fyj03yd0b0)                 0.00     5.36     1.00     0.00     0.09 &   195.46 f
  data arrival time                                                                                          195.46

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.08     161.08
  clock reconvergence pessimism                                                                     0.00     161.08
  clock uncertainty                                                                                50.00     211.08
  fifo0/data_mem_reg_11__58_/clk (d04fyj03yd0b0)                                                             211.08 r
  library hold time                                                               1.00            -11.70     199.38
  data required time                                                                                         199.38
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         199.38
  data arrival time                                                                                         -195.46
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.91


  Startpoint: fifo2/data_mem_reg_16__34_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__32_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.63     152.63
  fifo2/data_mem_reg_16__34_/clk (d04fyj03yd0b0)                         21.56                       0.00     152.63 r
  fifo2/data_mem_reg_16__34_/o (d04fyj03yd0b0)                           12.27     1.00             21.95 &   174.58 r
  fifo2/data_mem_2089_ (net)                      2     1.68 
  fifo2/cts624/a (d04bfn11wn0a5)                                -0.20    12.28     1.00    -0.03     0.25 &   174.83 r
  fifo2/cts624/o (d04bfn11wn0a5)                                          6.17     1.00             17.95 &   192.78 r
  fifo2/n8351 (net)                               1     0.54 
  fifo2/data_mem_reg_21__32_/si (d04fyj03yd0b0)                  0.00     6.17     1.00     0.00     0.04 &   192.82 r
  data arrival time                                                                                           192.82

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.50     155.50
  clock reconvergence pessimism                                                                      0.00     155.50
  clock uncertainty                                                                                 50.00     205.50
  fifo2/data_mem_reg_21__32_/clk (d04fyj03yd0b0)                                                              205.50 r
  library hold time                                                                1.00             -8.77     196.73
  data required time                                                                                          196.73
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          196.73
  data arrival time                                                                                          -192.82
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.91


  Startpoint: fifo2/data_mem_reg_22__70_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_10__72_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.69     156.69
  fifo2/data_mem_reg_22__70_/clk (d04fyj03yd0b0)                         24.54                       0.00     156.69 r
  fifo2/data_mem_reg_22__70_/o (d04fyj03yd0b0)                           12.33     1.00             22.57 &   179.26 r
  fifo2/data_mem_1303_ (net)                      2     1.71 
  fifo2/cts3188/a (d04bfn11wn0a5)                                0.00    12.35     1.00     0.00     0.33 &   179.59 r
  fifo2/cts3188/o (d04bfn11wn0a5)                                         6.27     1.00             18.07 &   197.66 r
  fifo2/n10974 (net)                              1     0.56 
  fifo2/data_mem_reg_10__72_/si (d04fyj03yd0b0)                  0.00     6.27     1.00     0.00     0.05 &   197.71 r
  data arrival time                                                                                           197.71

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.43     160.43
  clock reconvergence pessimism                                                                      0.00     160.43
  clock uncertainty                                                                                 50.00     210.43
  fifo2/data_mem_reg_10__72_/clk (d04fyj03yd0b0)                                                              210.43 r
  library hold time                                                                1.00             -8.81     201.62
  data required time                                                                                          201.62
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.62
  data arrival time                                                                                          -197.71
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.91


  Startpoint: init_mask_in0_seed6_reg_50_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_57_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  144.01     144.01
  init_mask_in0_seed6_reg_50_/clk (d04fyj03yd0b0)                         20.07                       0.00     144.01 r
  init_mask_in0_seed6_reg_50_/o (d04fyj03yd0b0)                            8.23     1.00             20.10 &   164.11 f
  init_mask_in0_seed6[50] (net)                    2     1.99 
  cts2659/a (d04bfn11wn0a5)                                       0.00     8.26     1.00     0.00     0.40 &   164.51 f
  cts2659/o (d04bfn11wn0a5)                                                5.93     1.00             19.85 &   184.36 f
  n8527 (net)                                      1     0.75 
  init_mask_in0_seed6_reg_57_/si (d04fyj03yd0b0)                  0.00     5.94     1.00     0.00     0.15 &   184.51 f
  data arrival time                                                                                            184.51

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  150.26     150.26
  clock reconvergence pessimism                                                                       0.00     150.26
  clock uncertainty                                                                                  50.00     200.26
  init_mask_in0_seed6_reg_57_/clk (d04fyj03yd0b0)                                                              200.26 r
  library hold time                                                                 1.00            -11.85     188.41
  data required time                                                                                           188.41
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           188.41
  data arrival time                                                                                           -184.51
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.90


  Startpoint: fifo0/data_mem_reg_20__62_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_6__64_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.79     157.79
  fifo0/data_mem_reg_20__62_/clk (d04fyj03yd0b0)                         26.63                       0.00     157.79 r
  fifo0/data_mem_reg_20__62_/o (d04fyj03yd0b0)                           11.48     1.00             22.12 &   179.90 r
  fifo0/data_mem_20__62_ (net)                    2     1.48 
  fifo0/route711/a (d04bfn11wn0a5)                               0.00    11.49     1.00     0.00     0.18 &   180.08 r
  fifo0/route711/o (d04bfn11wn0a5)                                        5.86     1.00             17.36 &   197.44 r
  fifo0/n7209 (net)                               1     0.48 
  fifo0/data_mem_reg_6__64_/si (d04fyj03yd0b0)                   0.00     5.86     1.00     0.00     0.01 &   197.46 r
  data arrival time                                                                                           197.46

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.08     160.08
  clock reconvergence pessimism                                                                      0.00     160.08
  clock uncertainty                                                                                 50.00     210.08
  fifo0/data_mem_reg_6__64_/clk (d04fyj03yd0b0)                                                               210.08 r
  library hold time                                                                1.00             -8.73     201.35
  data required time                                                                                          201.35
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.35
  data arrival time                                                                                          -197.46
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.90


  Startpoint: fifo1/data_mem_reg_16__7_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__14_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.39     160.39
  fifo1/data_mem_reg_16__7_/clk (d04fyj03yd0b0)                         29.42                       0.00     160.39 r
  fifo1/data_mem_reg_16__7_/o (d04fyj03yd0b0)                           13.25     1.00             23.91 &   184.31 r
  fifo1/data_mem_1087_ (net)                     2     1.89 
  fifo1/cts1255/a (d04bfn11wn0a5)                               0.00    13.28     1.00     0.00     0.39 &   184.70 r
  fifo1/cts1255/o (d04bfn11wn0a5)                                        6.79     1.00             18.87 &   203.56 r
  fifo1/n4893 (net)                              1     0.65 
  fifo1/data_mem_reg_16__14_/si (d04fyj03yd0b0)                 0.00     6.79     1.00     0.00     0.11 &   203.67 r
  data arrival time                                                                                          203.67

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                166.45     166.45
  clock reconvergence pessimism                                                                     0.00     166.45
  clock uncertainty                                                                                50.00     216.45
  fifo1/data_mem_reg_16__14_/clk (d04fyj03yd0b0)                                                             216.45 r
  library hold time                                                               1.00             -8.88     207.56
  data required time                                                                                         207.56
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         207.56
  data arrival time                                                                                         -203.67
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.89


  Startpoint: check_ecc_alu0/secded_alu0_data_tmp_reg_49_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_43_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  155.22     155.22
  check_ecc_alu0/secded_alu0_data_tmp_reg_49_/clk (d04fyj03yd0b0)                         20.40                       0.00     155.22 r
  check_ecc_alu0/secded_alu0_data_tmp_reg_49_/o (d04fyj03yd0b0)                            7.85     1.00             19.75 &   174.97 f
  check_ecc_alu0/secded_alu0_data_tmp_49 (net)                     2     1.81 
  check_ecc_alu0/U2008/d2 (d04mkn22yn0a5)                                         0.00     7.88     1.00     0.00     0.35 &   175.31 f
  check_ecc_alu0/U2008/out (d04mkn22yn0a5)                                                10.06     1.00             14.48 &   189.79 f
  check_ecc_alu0/secded_alu0_N2106 (net)                           1     1.30 
  check_ecc_alu0/secded_alu0_data_rxc_reg_43_/d (d04fyj03nd0c0)                  -0.15    10.10     1.00    -0.02     0.41 &   190.20 f
  data arrival time                                                                                                            190.20

  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  146.60     146.60
  clock reconvergence pessimism                                                                                       0.00     146.60
  clock uncertainty                                                                                                  50.00     196.60
  check_ecc_alu0/secded_alu0_data_rxc_reg_43_/clk (d04fyj03nd0c0)                                                              196.60 r
  library hold time                                                                                 1.00             -2.51     194.08
  data required time                                                                                                           194.08
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           194.08
  data arrival time                                                                                                           -190.20
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                              -3.88


  Startpoint: fifo0/data_mem_reg_4__41_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_4__36_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.09     153.09
  fifo0/data_mem_reg_4__41_/clk (d04fyj03yd0b0)                         25.79                       0.00     153.09 r
  fifo0/data_mem_reg_4__41_/o (d04fyj03yd0b0)                            8.68     1.00             19.70 &   172.79 r
  fifo0/data_mem_4__41_ (net)                    1     0.84 
  fifo0/cts2335/a (d04bfn11wn0a5)                               0.00     8.69     1.00     0.00     0.11 &   172.91 r
  fifo0/cts2335/o (d04bfn11wn0a5)                                       13.17     1.00             22.43 &   195.34 r
  fifo0/n6319 (net)                              2     1.76 
  fifo0/data_mem_reg_4__36_/si (d04fyj03yd0b0)                  0.00    13.18     1.00     0.00     0.33 &   195.67 r
  data arrival time                                                                                          195.67

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.90     158.90
  clock reconvergence pessimism                                                                     0.00     158.90
  clock uncertainty                                                                                50.00     208.90
  fifo0/data_mem_reg_4__36_/clk (d04fyj03yd0b0)                                                              208.90 r
  library hold time                                                               1.00             -9.36     199.55
  data required time                                                                                         199.55
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         199.55
  data arrival time                                                                                         -195.67
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.88


  Startpoint: fifo1/data_mem_reg_17__36_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__34_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.51     156.51
  fifo1/data_mem_reg_17__36_/clk (d04fyj03yd0b0)                         22.44                       0.00     156.51 r
  fifo1/data_mem_reg_17__36_/o (d04fyj03yd0b0)                            8.50     1.00             20.85 &   177.36 f
  fifo1/data_mem_1044_ (net)                      2     2.14 
  fifo1/cts1228/a (d04bfn11wn0a5)                                0.00     8.54     1.00     0.00     0.40 &   177.76 f
  fifo1/cts1228/o (d04bfn11wn0a5)                                         4.98     1.00             18.87 &   196.63 f
  fifo1/n4866 (net)                               1     0.45 
  fifo1/data_mem_reg_20__34_/si (d04fyj03yd0b0)                  0.00     4.98     1.00     0.00     0.04 &   196.66 f
  data arrival time                                                                                           196.66

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.21     162.21
  clock reconvergence pessimism                                                                      0.00     162.21
  clock uncertainty                                                                                 50.00     212.21
  fifo1/data_mem_reg_20__34_/clk (d04fyj03yd0b0)                                                              212.21 r
  library hold time                                                                1.00            -11.67     200.54
  data required time                                                                                          200.54
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.54
  data arrival time                                                                                          -196.66
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.87


  Startpoint: fifo0/data_rd_reg_29_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_31_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.06     158.06
  fifo0/data_rd_reg_29_/clk (d04fyj03yd0c0)                              25.76                       0.00     158.06 r
  fifo0/data_rd_reg_29_/o (d04fyj03yd0c0)                                11.19     1.00             22.15 &   180.21 f
  fifo0/data_rd[29] (net)                         3     5.58 
  init_mask_in0_seed6_reg_31_/si (d04fyj03yd0b0)                -0.24    13.60     1.00    -0.03     1.83 &   182.04 f
  data arrival time                                                                                           182.04

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.02     149.02
  clock reconvergence pessimism                                                                      0.00     149.02
  clock uncertainty                                                                                 50.00     199.02
  init_mask_in0_seed6_reg_31_/clk (d04fyj03yd0b0)                                                             199.02 r
  library hold time                                                                1.00            -13.12     185.91
  data required time                                                                                          185.91
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          185.91
  data arrival time                                                                                          -182.04
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.86


  Startpoint: fifo0/data_mem_reg_18__39_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_23__39_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.57     156.57
  fifo0/data_mem_reg_18__39_/clk (d04fyj03yd0b0)                         24.86                       0.00     156.57 r
  fifo0/data_mem_reg_18__39_/o (d04fyj03yd0b0)                            8.26     1.00             19.19 &   175.76 r
  fifo0/data_mem_18__39_ (net)                    1     0.73 
  fifo0/cts1807/a (d04bfn11wn0a5)                                0.00     8.26     1.00     0.00     0.04 &   175.80 r
  fifo0/cts1807/o (d04bfn11wn0a5)                                        12.42     1.00             21.33 &   197.13 r
  fifo0/n5775 (net)                               2     1.64 
  fifo0/data_mem_reg_23__39_/si (d04fyj03yd0b0)                 -0.57    12.44     1.00    -0.07     0.29 &   197.43 r
  data arrival time                                                                                           197.43

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.59     160.59
  clock reconvergence pessimism                                                                      0.00     160.59
  clock uncertainty                                                                                 50.00     210.59
  fifo0/data_mem_reg_23__39_/clk (d04fyj03yd0b0)                                                              210.59 r
  library hold time                                                                1.00             -9.31     201.28
  data required time                                                                                          201.28
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.28
  data arrival time                                                                                          -197.43
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.85


  Startpoint: fifo0/data_mem_reg_4__36_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_4__43_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.26     153.26
  fifo0/data_mem_reg_4__36_/clk (d04fyj03yd0b0)                         25.82                       0.00     153.26 r
  fifo0/data_mem_reg_4__36_/o (d04fyj03yd0b0)                            8.20     1.00             20.92 &   174.18 f
  fifo0/data_mem_4__36_ (net)                    2     1.95 
  fifo0/cts2340/a (d04bfn11wn0a5)                               0.00     8.23     1.00     0.00     0.34 &   174.52 f
  fifo0/cts2340/o (d04bfn11wn0a5)                                        5.23     1.00             19.03 &   193.55 f
  fifo0/n6324 (net)                              1     0.53 
  fifo0/data_mem_reg_4__43_/si (d04fyj03yd0b0)                  0.00     5.23     1.00     0.00     0.05 &   193.60 f
  data arrival time                                                                                          193.60

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.08     159.08
  clock reconvergence pessimism                                                                     0.00     159.08
  clock uncertainty                                                                                50.00     209.08
  fifo0/data_mem_reg_4__43_/clk (d04fyj03yd0b0)                                                              209.08 r
  library hold time                                                               1.00            -11.63     197.45
  data required time                                                                                         197.45
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         197.45
  data arrival time                                                                                         -193.60
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.85


  Startpoint: fifo0/data_mem_reg_28__43_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_29__36_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 148.73     148.73
  fifo0/data_mem_reg_28__43_/clk (d04fyj03yd0b0)                         23.96                       0.00     148.73 r
  fifo0/data_mem_reg_28__43_/o (d04fyj03yd0b0)                            8.73     1.00             21.28 &   170.01 f
  fifo0/data_mem_28__43_ (net)                    2     2.23 
  fifo0/cts766/a (d04bfn11wn0a5)                                 0.00     8.77     1.00     0.00     0.45 &   170.45 f
  fifo0/cts766/o (d04bfn11wn0a5)                                          4.94     1.00             18.93 &   189.38 f
  fifo0/n4711 (net)                               1     0.44 
  fifo0/data_mem_reg_29__36_/si (d04fyj03yd0b0)                  0.00     4.94     1.00     0.00     0.03 &   189.41 f
  data arrival time                                                                                           189.41

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.89     154.89
  clock reconvergence pessimism                                                                      0.00     154.89
  clock uncertainty                                                                                 50.00     204.89
  fifo0/data_mem_reg_29__36_/clk (d04fyj03yd0b0)                                                              204.89 r
  library hold time                                                                1.00            -11.63     193.26
  data required time                                                                                          193.26
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          193.26
  data arrival time                                                                                          -189.41
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.85


  Startpoint: fifo0/data_mem_reg_23__66_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_66_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 150.83     150.83
  fifo0/data_mem_reg_23__66_/clk (d04fyj03yd0b0)                         21.89                       0.00     150.83 r
  fifo0/data_mem_reg_23__66_/o (d04fyj03yd0b0)                           11.84     1.00             21.75 &   172.58 r
  fifo0/data_mem_23__66_ (net)                    2     1.60 
  fifo0/U1190/b (d04can03nn0a5)                                  0.00    11.85     1.00     0.00     0.21 &   172.79 r
  fifo0/U1190/o1 (d04can03nn0a5)                                          9.59     1.00             10.01 &   182.81 f
  fifo0/n486 (net)                                1     1.04 
  fifo0/U1192/c (d04nan04nd0b7)                                 -0.35     9.60     1.00    -0.05     0.18 &   182.98 f
  fifo0/U1192/o1 (d04nan04nd0b7)                                          6.30     1.00              8.94 &   191.93 r
  fifo0/n494 (net)                                1     0.94 
  fifo0/U1198/a (d04non02yn0b3)                                 -0.65     6.32     1.00    -0.30    -0.10 &   191.82 r
  fifo0/U1198/o1 (d04non02yn0b3)                                          6.95     1.00              6.99 &   198.82 f
  fifo0/n495 (net)                                1     1.66 
  fifo0/U1199/a (d04nan02yn0d5)                                  0.00     6.98     1.00     0.00     0.33 &   199.14 f
  fifo0/U1199/o1 (d04nan02yn0d5)                                          7.81     1.00              5.82 &   204.96 r
  fifo0/N340 (net)                                1     7.11 
  fifo0/data_rd_reg_66_/d (d04fyj03yd0c0)                       -0.40    19.71     1.00    -0.04    11.28 &   216.25 r
  data arrival time                                                                                           216.25

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 168.45     168.45
  clock reconvergence pessimism                                                                      0.00     168.45
  clock uncertainty                                                                                 50.00     218.45
  fifo0/data_rd_reg_66_/clk (d04fyj03yd0c0)                                                                   218.45 r
  library hold time                                                                1.00              1.64     220.09
  data required time                                                                                          220.09
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          220.09
  data arrival time                                                                                          -216.25
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.85


  Startpoint: fifo0/data_mem_reg_30__41_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_29__35_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.78     149.78
  fifo0/data_mem_reg_30__41_/clk (d04fyj03yd0b0)                         23.02                       0.00     149.78 r
  fifo0/data_mem_reg_30__41_/o (d04fyj03yd0b0)                           12.91     1.00             22.84 &   172.63 r
  fifo0/data_mem_30__41_ (net)                    2     1.87 
  fifo0/route671/a (d04bfn11wn0a5)                               0.00    12.93     1.00     0.00     0.39 &   173.01 r
  fifo0/route671/o (d04bfn11wn0a5)                                        6.68     1.00             18.64 &   191.65 r
  fifo0/n7167 (net)                               1     0.63 
  fifo0/data_mem_reg_29__35_/si (d04fyj03yd0b0)                  0.00     6.68     1.00     0.00     0.06 &   191.72 r
  data arrival time                                                                                           191.72

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.45     154.45
  clock reconvergence pessimism                                                                      0.00     154.45
  clock uncertainty                                                                                 50.00     204.45
  fifo0/data_mem_reg_29__35_/clk (d04fyj03yd0b0)                                                              204.45 r
  library hold time                                                                1.00             -8.88     195.56
  data required time                                                                                          195.56
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          195.56
  data arrival time                                                                                          -191.72
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.85


  Startpoint: fifo0/data_mem_reg_30__67_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_30__68_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.23     152.23
  fifo0/data_mem_reg_30__67_/clk (d04fyj03yd0b0)                         23.17                       0.00     152.23 r
  fifo0/data_mem_reg_30__67_/o (d04fyj03yd0b0)                            9.11     1.00             21.59 &   173.82 f
  fifo0/data_mem_30__67_ (net)                    2     2.42 
  fifo0/cts1209/a (d04bfn11wn0a5)                                0.00     9.14     1.00     0.00     0.33 &   174.15 f
  fifo0/cts1209/o (d04bfn11wn0a5)                                         5.01     1.00             19.21 &   193.35 f
  fifo0/n5164 (net)                               1     0.46 
  fifo0/data_mem_reg_30__68_/si (d04fyj03yd0b0)                  0.00     5.01     1.00     0.00     0.03 &   193.39 f
  data arrival time                                                                                           193.39

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.88     158.88
  clock reconvergence pessimism                                                                      0.00     158.88
  clock uncertainty                                                                                 50.00     208.88
  fifo0/data_mem_reg_30__68_/clk (d04fyj03yd0b0)                                                              208.88 r
  library hold time                                                                1.00            -11.65     197.23
  data required time                                                                                          197.23
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          197.23
  data arrival time                                                                                          -193.39
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.84


  Startpoint: fifo2/data_mem_reg_10__32_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_18__32_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 148.85     148.85
  fifo2/data_mem_reg_10__32_/clk (d04fyj03yd0b0)                         19.42                       0.00     148.85 r
  fifo2/data_mem_reg_10__32_/o (d04fyj03yd0b0)                            8.78     1.00             20.85 &   169.70 f
  fifo2/data_mem_2909_ (net)                      2     2.40 
  fifo2/cts2706/a (d04bfn11wn0a5)                               -0.38     8.86     1.00    -0.07     0.52 &   170.22 f
  fifo2/cts2706/o (d04bfn11wn0a5)                                         5.27     1.00             19.41 &   189.63 f
  fifo2/n10480 (net)                              1     0.54 
  fifo2/data_mem_reg_18__32_/si (d04fyj03yd0b0)                  0.00     5.27     1.00     0.00     0.09 &   189.72 f
  data arrival time                                                                                           189.72

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.33     155.33
  clock reconvergence pessimism                                                                      0.00     155.33
  clock uncertainty                                                                                 50.00     205.33
  fifo2/data_mem_reg_18__32_/clk (d04fyj03yd0b0)                                                              205.33 r
  library hold time                                                                1.00            -11.76     193.56
  data required time                                                                                          193.56
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          193.56
  data arrival time                                                                                          -189.72
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.84


  Startpoint: fifo2/data_mem_reg_15__18_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_30__18_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.63     157.63
  fifo2/data_mem_reg_15__18_/clk (d04fyj03yd0b0)                         25.58                       0.00     157.63 r
  fifo2/data_mem_reg_15__18_/o (d04fyj03yd0b0)                           12.79     1.00             23.10 &   180.73 r
  fifo2/data_mem_2210_ (net)                      2     1.81 
  fifo2/cts3495/a (d04bfn11wn0a5)                                0.00    12.81     1.00     0.00     0.34 &   181.07 r
  fifo2/cts3495/o (d04bfn11wn0a5)                                         6.51     1.00             18.47 &   199.53 r
  fifo2/n11289 (net)                              1     0.60 
  fifo2/data_mem_reg_30__18_/si (d04fyj03yd0b0)                  0.00     6.52     1.00     0.00     0.06 &   199.59 r
  data arrival time                                                                                           199.59

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.27     162.27
  clock reconvergence pessimism                                                                      0.00     162.27
  clock uncertainty                                                                                 50.00     212.27
  fifo2/data_mem_reg_30__18_/clk (d04fyj03yd0b0)                                                              212.27 r
  library hold time                                                                1.00             -8.84     203.43
  data required time                                                                                          203.43
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          203.43
  data arrival time                                                                                          -199.59
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.83


  Startpoint: fifo2/data_mem_reg_23__79_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__77_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.55     151.55
  fifo2/data_mem_reg_23__79_/clk (d04fyj03yd0b0)                         23.09                       0.00     151.55 r
  fifo2/data_mem_reg_23__79_/o (d04fyj03yd0b0)                           15.90     1.00             25.27 &   176.82 r
  fifo2/data_mem_1175_ (net)                      2     2.61 
  fifo2/cts815/a (d04bfn11wn0a5)                                -2.36    15.98     1.00    -1.24    -0.43 &   176.39 r
  fifo2/cts815/o (d04bfn11wn0a5)                                          6.58     1.00             19.48 &   195.87 r
  fifo2/n8548 (net)                               1     0.59 
  fifo2/data_mem_reg_21__77_/si (d04fyj03yd0b0)                  0.00     6.58     1.00     0.00     0.03 &   195.89 r
  data arrival time                                                                                           195.89

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.63     158.63
  clock reconvergence pessimism                                                                      0.00     158.63
  clock uncertainty                                                                                 50.00     208.63
  fifo2/data_mem_reg_21__77_/clk (d04fyj03yd0b0)                                                              208.63 r
  library hold time                                                                1.00             -8.90     199.73
  data required time                                                                                          199.73
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          199.73
  data arrival time                                                                                          -195.89
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.83


  Startpoint: fifo2/data_mem_reg_21__132_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__130_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  152.26     152.26
  fifo2/data_mem_reg_21__132_/clk (d04fyj03yd0b0)                         20.97                       0.00     152.26 r
  fifo2/data_mem_reg_21__132_/o (d04fyj03yd0b0)                           13.31     1.00             22.86 &   175.12 r
  fifo2/data_mem_1502_ (net)                       2     1.98 
  fifo2/cts3206/a (d04bfn11wn0a5)                                 0.00    13.34     1.00     0.00     0.46 &   175.58 r
  fifo2/cts3206/o (d04bfn11wn0a5)                                          6.18     1.00             18.34 &   193.92 r
  fifo2/n10992 (net)                               1     0.53 
  fifo2/data_mem_reg_23__130_/si (d04fyj03yd0b0)                  0.00     6.19     1.00     0.00     0.04 &   193.96 r
  data arrival time                                                                                            193.96

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  156.54     156.54
  clock reconvergence pessimism                                                                       0.00     156.54
  clock uncertainty                                                                                  50.00     206.54
  fifo2/data_mem_reg_23__130_/clk (d04fyj03yd0b0)                                                              206.54 r
  library hold time                                                                 1.00             -8.75     197.79
  data required time                                                                                           197.79
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           197.79
  data arrival time                                                                                           -193.96
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.83


  Startpoint: fifo2/data_mem_reg_26__59_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__55_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.53     154.53
  fifo2/data_mem_reg_26__59_/clk (d04fyj03yd0b0)                         25.32                       0.00     154.53 r
  fifo2/data_mem_reg_26__59_/o (d04fyj03yd0b0)                           13.24     1.00             22.87 &   177.40 r
  fifo2/data_mem_744_ (net)                       2     1.75 
  fifo2/cts3440/a (d04bfn11wn0a5)                                0.00    13.25     1.00     0.00     0.21 &   177.60 r
  fifo2/cts3440/o (d04bfn11wn0a5)                                         6.31     1.00             18.43 &   196.03 r
  fifo2/n11234 (net)                              1     0.56 
  fifo2/data_mem_reg_24__55_/si (d04fyj03yd0b0)                  0.00     6.31     1.00     0.00     0.04 &   196.08 r
  data arrival time                                                                                           196.08

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.67     158.67
  clock reconvergence pessimism                                                                      0.00     158.67
  clock uncertainty                                                                                 50.00     208.67
  fifo2/data_mem_reg_24__55_/clk (d04fyj03yd0b0)                                                              208.67 r
  library hold time                                                                1.00             -8.77     199.90
  data required time                                                                                          199.90
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          199.90
  data arrival time                                                                                          -196.08
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.82


  Startpoint: fifo0/data_mem_reg_26__52_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_7__52_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.03     155.03
  fifo0/data_mem_reg_26__52_/clk (d04fyj03yd0b0)                         24.79                       0.00     155.03 r
  fifo0/data_mem_reg_26__52_/o (d04fyj03yd0b0)                           13.89     1.00             23.37 &   178.40 r
  fifo0/data_mem_26__52_ (net)                    2     1.93 
  fifo0/cts2068/a (d04bfn11wn0a5)                                0.00    13.91     1.00     0.00     0.39 &   178.79 r
  fifo0/cts2068/o (d04bfn11wn0a5)                                         6.27     1.00             18.63 &   197.42 r
  fifo0/n6044 (net)                               1     0.55 
  fifo0/data_mem_reg_7__52_/si (d04fyj03yd0b0)                   0.00     6.27     1.00     0.00     0.04 &   197.46 r
  data arrival time                                                                                           197.46

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.14     160.14
  clock reconvergence pessimism                                                                      0.00     160.14
  clock uncertainty                                                                                 50.00     210.14
  fifo0/data_mem_reg_7__52_/clk (d04fyj03yd0b0)                                                               210.14 r
  library hold time                                                                1.00             -8.85     201.28
  data required time                                                                                          201.28
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.28
  data arrival time                                                                                          -197.46
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.82


  Startpoint: fifo2/data_mem_reg_27__86_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__86_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.57     151.57
  fifo2/data_mem_reg_27__86_/clk (d04fyj03yd0b0)                         21.13                       0.00     151.57 r
  fifo2/data_mem_reg_27__86_/o (d04fyj03yd0b0)                           11.94     1.00             21.52 &   173.10 r
  fifo2/data_mem_634_ (net)                       2     1.57 
  fifo2/cts3631/a (d04bfn11wn0a5)                                0.00    11.95     1.00     0.00     0.20 &   173.30 r
  fifo2/cts3631/o (d04bfn11wn0a5)                                         6.00     1.00             17.67 &   190.96 r
  fifo2/n11431 (net)                              1     0.51 
  fifo2/data_mem_reg_20__86_/si (d04fyj03yd0b0)                  0.00     6.00     1.00     0.00     0.03 &   191.00 r
  data arrival time                                                                                           191.00

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.60     153.60
  clock reconvergence pessimism                                                                      0.00     153.60
  clock uncertainty                                                                                 50.00     203.60
  fifo2/data_mem_reg_20__86_/clk (d04fyj03yd0b0)                                                              203.60 r
  library hold time                                                                1.00             -8.78     194.82
  data required time                                                                                          194.82
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          194.82
  data arrival time                                                                                          -191.00
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.82


  Startpoint: fifo2/data_mem_reg_11__108_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_9__108_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  160.25     160.25
  fifo2/data_mem_reg_11__108_/clk (d04fyj03yd0b0)                         22.42                       0.00     160.25 r
  fifo2/data_mem_reg_11__108_/o (d04fyj03yd0b0)                           11.93     1.00             21.92 &   182.18 r
  fifo2/data_mem_2848_ (net)                       2     1.63 
  fifo2/route300/a (d04bfn11wn0a5)                                0.00    11.94     1.00     0.00     0.29 &   182.47 r
  fifo2/route300/o (d04bfn11wn0a5)                                         6.32     1.00             17.97 &   200.44 r
  fifo2/n12868 (net)                               1     0.56 
  fifo2/data_mem_reg_9__108_/si (d04fyj03yd0b0)                   0.00     6.32     1.00     0.00     0.04 &   200.48 r
  data arrival time                                                                                            200.48

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  163.14     163.14
  clock reconvergence pessimism                                                                       0.00     163.14
  clock uncertainty                                                                                  50.00     213.14
  fifo2/data_mem_reg_9__108_/clk (d04fyj03yd0b0)                                                               213.14 r
  library hold time                                                                 1.00             -8.84     204.30
  data required time                                                                                           204.30
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           204.30
  data arrival time                                                                                           -200.48
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.82


  Startpoint: fifo0/data_mem_reg_29__15_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_31__15_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.62     155.62
  fifo0/data_mem_reg_29__15_/clk (d04fyj03yd0b0)                         22.73                       0.00     155.62 r
  fifo0/data_mem_reg_29__15_/o (d04fyj03yd0b0)                            5.45     1.00             17.72 &   173.35 f
  fifo0/data_mem_29__15_ (net)                    1     0.77 
  fifo0/cts376/a (d04bfn12wn0b0)                                 0.00     5.46     1.00     0.00     0.13 &   173.48 f
  fifo0/cts376/o (d04bfn12wn0b0)                                          6.81     1.00             40.02 &   213.49 f
  fifo0/n4308 (net)                               2     1.36 
  fifo0/data_mem_reg_31__15_/si (d04fky00yd0e0)                  0.00     6.83     1.00     0.00     0.22 &   213.71 f
  data arrival time                                                                                           213.71

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 171.10     171.10
  clock reconvergence pessimism                                                                      0.00     171.10
  clock uncertainty                                                                                 50.00     221.10
  fifo0/data_mem_reg_31__15_/clk (d04fky00yd0e0)                                                              221.10 r
  library hold time                                                                1.00             -3.57     217.53
  data required time                                                                                          217.53
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          217.53
  data arrival time                                                                                          -213.71
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.82


  Startpoint: init_mask_in0_seed2_reg_11_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_2__9_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  148.75     148.75
  init_mask_in0_seed2_reg_11_/clk (d04fyj03yd0c0)                         22.86                       0.00     148.75 r
  init_mask_in0_seed2_reg_11_/o (d04fyj03yd0c0)                            6.82     1.00             19.37 &   168.12 r
  init_mask_in0_seed2_11 (net)                     1     0.94 
  cts707/a (d04bfn11wn0a5)                                        0.00     6.83     1.00     0.00     0.19 &   168.31 r
  cts707/o (d04bfn11wn0a5)                                                13.62     1.00             21.12 &   189.43 r
  n6574 (net)                                      2     1.72 
  init_mask_in0_mask_reg_2__9_/si (d04fyj03yd0g0)                 0.00    13.64     1.00     0.00     0.35 &   189.78 r
  data arrival time                                                                                            189.78

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  152.98     152.98
  clock reconvergence pessimism                                                                       0.00     152.98
  clock uncertainty                                                                                  50.00     202.98
  init_mask_in0_mask_reg_2__9_/clk (d04fyj03yd0g0)                                                             202.98 r
  library hold time                                                                 1.00             -9.38     193.59
  data required time                                                                                           193.59
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           193.59
  data arrival time                                                                                           -189.78
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.82


  Startpoint: fifo0/data_mem_reg_25__36_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_20__36_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.90     156.90
  fifo0/data_mem_reg_25__36_/clk (d04fyj03yd0b0)                         25.63                       0.00     156.90 r
  fifo0/data_mem_reg_25__36_/o (d04fyj03yd0b0)                            8.42     1.00             21.40 &   178.30 f
  fifo0/data_mem_25__36_ (net)                    2     2.16 
  fifo0/cts1958/a (d04bfn11wn0a5)                               -0.44     8.47     1.00    -0.07     0.43 &   178.73 f
  fifo0/cts1958/o (d04bfn11wn0a5)                                         5.80     1.00             19.82 &   198.55 f
  fifo0/n5931 (net)                               1     0.71 
  fifo0/data_mem_reg_20__36_/si (d04fyj03yd0b0)                  0.00     5.80     1.00     0.00     0.14 &   198.69 f
  data arrival time                                                                                           198.69

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 164.22     164.22
  clock reconvergence pessimism                                                                      0.00     164.22
  clock uncertainty                                                                                 50.00     214.22
  fifo0/data_mem_reg_20__36_/clk (d04fyj03yd0b0)                                                              214.22 r
  library hold time                                                                1.00            -11.72     202.50
  data required time                                                                                          202.50
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.50
  data arrival time                                                                                          -198.69
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.81


  Startpoint: fifo2/data_mem_reg_24__7_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__4_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.83     162.83
  fifo2/data_mem_reg_24__7_/clk (d04fyj03yd0b0)                         23.99                       0.00     162.83 r
  fifo2/data_mem_reg_24__7_/o (d04fyj03yd0b0)                           12.15     1.00             22.25 &   185.09 r
  fifo2/data_mem_966_ (net)                      2     1.64 
  fifo2/route214/a (d04bfn11wn0a5)                              0.00    12.17     1.00     0.00     0.28 &   185.36 r
  fifo2/route214/o (d04bfn11wn0a5)                                       5.91     1.00             17.65 &   203.02 r
  fifo2/n12779 (net)                             1     0.49 
  fifo2/data_mem_reg_16__4_/si (d04fyj03yd0b0)                  0.00     5.91     1.00     0.00     0.01 &   203.03 r
  data arrival time                                                                                          203.03

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                165.64     165.64
  clock reconvergence pessimism                                                                     0.00     165.64
  clock uncertainty                                                                                50.00     215.64
  fifo2/data_mem_reg_16__4_/clk (d04fyj03yd0b0)                                                              215.64 r
  library hold time                                                               1.00             -8.81     206.84
  data required time                                                                                         206.84
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         206.84
  data arrival time                                                                                         -203.03
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.81


  Startpoint: init_mask_in0_seed3_reg_33_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_3__42_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   151.08     151.08
  init_mask_in0_seed3_reg_33_/clk (d04fyj03yd0b0)                          19.36                       0.00     151.08 r
  init_mask_in0_seed3_reg_33_/o (d04fyj03yd0b0)                             8.74     1.00             18.84 &   169.91 r
  init_mask_in0_seed3[33] (net)                     1     0.90 
  cts2382/a (d04bfn11wn0a5)                                       -0.13     8.74     1.00    -0.02     0.15 &   170.07 r
  cts2382/o (d04bfn11wn0a5)                                                13.58     1.00             21.79 &   191.86 r
  n8250 (net)                                       2     1.70 
  init_mask_in0_mask_reg_3__42_/si (d04fyj03yd0b0)                 0.00    13.59     1.00     0.00     0.28 &   192.14 r
  data arrival time                                                                                             192.14

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   155.35     155.35
  clock reconvergence pessimism                                                                        0.00     155.35
  clock uncertainty                                                                                   50.00     205.35
  init_mask_in0_mask_reg_3__42_/clk (d04fyj03yd0b0)                                                             205.35 r
  library hold time                                                                  1.00             -9.41     195.95
  data required time                                                                                            195.95
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            195.95
  data arrival time                                                                                            -192.14
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -3.81


  Startpoint: fifo2/data_mem_reg_2__50_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__50_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                151.12     151.12
  fifo2/data_mem_reg_2__50_/clk (d04fyj03yd0b0)                         23.13                       0.00     151.12 r
  fifo2/data_mem_reg_2__50_/o (d04fyj03yd0b0)                           10.08     1.00             20.54 &   171.67 r
  fifo2/data_mem_4023_ (net)                     1     1.21 
  fifo2/cts727/a (d04bfn11wn0a5)                               -0.51    10.10     1.00    -0.07     0.24 &   171.91 r
  fifo2/cts727/o (d04bfn11wn0a5)                                        11.66     1.00             21.27 &   193.18 r
  fifo2/n8457 (net)                              2     1.45 
  fifo2/data_mem_reg_16__50_/si (d04fyj03yd0c0)                 0.00    11.67     1.00     0.00     0.17 &   193.35 r
  data arrival time                                                                                          193.35

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                156.48     156.48
  clock reconvergence pessimism                                                                     0.00     156.48
  clock uncertainty                                                                                50.00     206.48
  fifo2/data_mem_reg_16__50_/clk (d04fyj03yd0c0)                                                             206.48 r
  library hold time                                                               1.00             -9.33     197.15
  data required time                                                                                         197.15
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         197.15
  data arrival time                                                                                         -193.35
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.80


  Startpoint: fifo1/data_mem_reg_14__58_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__59_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.35     153.35
  fifo1/data_mem_reg_14__58_/clk (d04fyj03yd0b0)                         20.83                       0.00     153.35 r
  fifo1/data_mem_reg_14__58_/o (d04fyj03yd0b0)                            9.42     1.00             19.64 &   172.99 r
  fifo1/data_mem_1282_ (net)                      1     1.06 
  fifo1/cts2198/a (d04bfn11wn0a5)                                0.00     9.44     1.00     0.00     0.24 &   173.23 r
  fifo1/cts2198/o (d04bfn11wn0a5)                                        12.14     1.00             21.65 &   194.88 r
  fifo1/n5861 (net)                               2     1.61 
  fifo1/data_mem_reg_29__59_/si (d04fyj03yd0b0)                 -0.54    12.16     1.00    -0.06     0.27 &   195.16 r
  data arrival time                                                                                           195.16

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.23     158.23
  clock reconvergence pessimism                                                                      0.00     158.23
  clock uncertainty                                                                                 50.00     208.23
  fifo1/data_mem_reg_29__59_/clk (d04fyj03yd0b0)                                                              208.23 r
  library hold time                                                                1.00             -9.28     198.95
  data required time                                                                                          198.95
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.95
  data arrival time                                                                                          -195.16
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.80


  Startpoint: fifo2/data_mem_reg_10__84_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__84_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.68     155.68
  fifo2/data_mem_reg_10__84_/clk (d04fyj03yd0b0)                         24.45                       0.00     155.68 r
  fifo2/data_mem_reg_10__84_/o (d04fyj03yd0b0)                           12.03     1.00             22.30 &   177.99 r
  fifo2/data_mem_2961_ (net)                      2     1.63 
  fifo2/cts58/a (d04bfn11wn0a5)                                  0.00    12.04     1.00     0.00     0.23 &   178.21 r
  fifo2/cts58/o (d04bfn11wn0a5)                                           7.22     1.00             18.76 &   196.98 r
  fifo2/n7780 (net)                               1     0.73 
  fifo2/data_mem_reg_7__84_/si (d04fyj03yd0b0)                   0.00     7.22     1.00     0.00     0.14 &   197.11 r
  data arrival time                                                                                           197.11

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.80     159.80
  clock reconvergence pessimism                                                                      0.00     159.80
  clock uncertainty                                                                                 50.00     209.80
  fifo2/data_mem_reg_7__84_/clk (d04fyj03yd0b0)                                                               209.80 r
  library hold time                                                                1.00             -8.89     200.91
  data required time                                                                                          200.91
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.91
  data arrival time                                                                                          -197.11
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.80


  Startpoint: fifo0/data_mem_reg_27__26_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_4__56_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.97     155.97
  fifo0/data_mem_reg_27__26_/clk (d04fyj03yd0b0)                         28.78                       0.00     155.97 r
  fifo0/data_mem_reg_27__26_/o (d04fyj03yd0b0)                            8.69     1.00             22.03 &   178.00 f
  fifo0/data_mem_27__26_ (net)                    2     2.35 
  fifo0/cts2259/a (d04bfn11wn0a5)                                0.00     8.80     1.00     0.00     0.69 &   178.69 f
  fifo0/cts2259/o (d04bfn11wn0a5)                                         5.42     1.00             19.59 &   198.28 f
  fifo0/n6241 (net)                               1     0.59 
  fifo0/data_mem_reg_4__56_/si (d04fyj03yd0b0)                   0.00     5.43     1.00     0.00     0.10 &   198.38 f
  data arrival time                                                                                           198.38

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.86     163.86
  clock reconvergence pessimism                                                                      0.00     163.86
  clock uncertainty                                                                                 50.00     213.86
  fifo0/data_mem_reg_4__56_/clk (d04fyj03yd0b0)                                                               213.86 r
  library hold time                                                                1.00            -11.71     202.15
  data required time                                                                                          202.15
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.15
  data arrival time                                                                                          -198.38
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.77


  Startpoint: fifo0/data_mem_reg_22__70_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_22__71_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.03     155.03
  fifo0/data_mem_reg_22__70_/clk (d04fyj03yd0b0)                         23.37                       0.00     155.03 r
  fifo0/data_mem_reg_22__70_/o (d04fyj03yd0b0)                            8.38     1.00             20.83 &   175.85 f
  fifo0/data_mem_22__70_ (net)                    2     2.06 
  fifo0/cts1852/a (d04bfn11wn0a5)                                0.00     8.41     1.00     0.00     0.32 &   176.18 f
  fifo0/cts1852/o (d04bfn11wn0a5)                                         5.08     1.00             18.94 &   195.12 f
  fifo0/n5822 (net)                               1     0.49 
  fifo0/data_mem_reg_22__71_/si (d04fyj03yd0b0)                  0.00     5.08     1.00     0.00     0.04 &   195.15 f
  data arrival time                                                                                           195.15

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.58     160.58
  clock reconvergence pessimism                                                                      0.00     160.58
  clock uncertainty                                                                                 50.00     210.58
  fifo0/data_mem_reg_22__71_/clk (d04fyj03yd0b0)                                                              210.58 r
  library hold time                                                                1.00            -11.66     198.92
  data required time                                                                                          198.92
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.92
  data arrival time                                                                                          -195.15
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.77


  Startpoint: fifo2/data_mem_reg_24__16_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__15_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.54     158.54
  fifo2/data_mem_reg_24__16_/clk (d04fyj03yd0c0)                         26.03                       0.00     158.54 r
  fifo2/data_mem_reg_24__16_/o (d04fyj03yd0c0)                            6.57     1.00             19.50 &   178.04 r
  fifo2/data_mem_975_ (net)                       1     0.70 
  fifo2/route749/a (d04bfn11wn0a5)                               0.00     6.57     1.00     0.00     0.03 &   178.07 r
  fifo2/route749/o (d04bfn11wn0a5)                                       13.25     1.00             21.34 &   199.41 r
  fifo2/n13329 (net)                              2     1.80 
  fifo2/data_mem_reg_16__15_/si (d04fyj03yd0b0)                  0.00    13.28     1.00     0.00     0.43 &   199.83 r
  data arrival time                                                                                           199.83

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.00     163.00
  clock reconvergence pessimism                                                                      0.00     163.00
  clock uncertainty                                                                                 50.00     213.00
  fifo2/data_mem_reg_16__15_/clk (d04fyj03yd0b0)                                                              213.00 r
  library hold time                                                                1.00             -9.40     203.60
  data required time                                                                                          203.60
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          203.60
  data arrival time                                                                                          -199.83
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.77


  Startpoint: fifo0/data_mem_reg_13__64_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_10__63_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.82     151.82
  fifo0/data_mem_reg_13__64_/clk (d04fyj03yd0b0)                         24.11                       0.00     151.82 r
  fifo0/data_mem_reg_13__64_/o (d04fyj03yd0b0)                            7.98     1.00             20.40 &   172.22 f
  fifo0/data_mem_13__64_ (net)                    2     1.81 
  fifo0/route543/a (d04bfn11wn0a5)                               0.00     8.00     1.00     0.00     0.26 &   172.47 f
  fifo0/route543/o (d04bfn11wn0a5)                                        6.84     1.00             20.66 &   193.13 f
  fifo0/n7037 (net)                               1     1.04 
  fifo0/data_mem_reg_10__63_/si (d04fyj03yd0b0)                 -0.56     6.86     1.00    -0.09     0.14 &   193.28 f
  data arrival time                                                                                           193.28

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.98     158.98
  clock reconvergence pessimism                                                                      0.00     158.98
  clock uncertainty                                                                                 50.00     208.98
  fifo0/data_mem_reg_10__63_/clk (d04fyj03yd0b0)                                                              208.98 r
  library hold time                                                                1.00            -11.94     197.04
  data required time                                                                                          197.04
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          197.04
  data arrival time                                                                                          -193.28
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.76


  Startpoint: fifo2/data_mem_reg_5__67_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__67_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.10     154.10
  fifo2/data_mem_reg_5__67_/clk (d04fyj03yd0b0)                         22.29                       0.00     154.10 r
  fifo2/data_mem_reg_5__67_/o (d04fyj03yd0b0)                           11.31     1.00             21.37 &   175.47 r
  fifo2/data_mem_3629_ (net)                     2     1.47 
  fifo2/route1066/a (d04bfn11wn0a5)                             0.00    11.32     1.00     0.00     0.19 &   175.66 r
  fifo2/route1066/o (d04bfn11wn0a5)                                      6.22     1.00             17.65 &   193.31 r
  fifo2/n13653 (net)                             1     0.55 
  fifo2/data_mem_reg_21__67_/si (d04fyj03yd0b0)                 0.00     6.22     1.00     0.00     0.04 &   193.35 r
  data arrival time                                                                                          193.35

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.95     155.95
  clock reconvergence pessimism                                                                     0.00     155.95
  clock uncertainty                                                                                50.00     205.95
  fifo2/data_mem_reg_21__67_/clk (d04fyj03yd0b0)                                                             205.95 r
  library hold time                                                               1.00             -8.84     197.11
  data required time                                                                                         197.11
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         197.11
  data arrival time                                                                                         -193.35
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.76


  Startpoint: fifo0/data_mem_reg_22__50_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_22__51_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.52     155.52
  fifo0/data_mem_reg_22__50_/clk (d04fyj03nd0b0)                         20.41                       0.00     155.52 r
  fifo0/data_mem_reg_22__50_/o (d04fyj03nd0b0)                           13.82     1.00             25.30 &   180.82 r
  fifo0/data_mem_22__50_ (net)                    2     1.76 
  fifo0/cts1123/a (d04bfn11wn0a5)                               -0.25    13.84     1.00    -0.03     0.28 &   181.11 r
  fifo0/cts1123/o (d04bfn11wn0a5)                                         6.36     1.00             18.69 &   199.80 r
  fifo0/n5075 (net)                               1     0.56 
  fifo0/data_mem_reg_22__51_/si (d04fyj03yd0b0)                  0.00     6.36     1.00     0.00     0.05 &   199.84 r
  data arrival time                                                                                           199.84

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.38     162.38
  clock reconvergence pessimism                                                                      0.00     162.38
  clock uncertainty                                                                                 50.00     212.38
  fifo0/data_mem_reg_22__51_/clk (d04fyj03yd0b0)                                                              212.38 r
  library hold time                                                                1.00             -8.78     203.60
  data required time                                                                                          203.60
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          203.60
  data arrival time                                                                                          -199.84
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.76


  Startpoint: fifo2/data_mem_reg_27__95_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__95_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.45     159.45
  fifo2/data_mem_reg_27__95_/clk (d04fyj03yd0b0)                         23.95                       0.00     159.45 r
  fifo2/data_mem_reg_27__95_/o (d04fyj03yd0b0)                           13.04     1.00             22.99 &   182.44 r
  fifo2/data_mem_643_ (net)                       2     1.86 
  fifo2/cts4065/a (d04bfn11wn0a5)                                0.00    13.05     1.00     0.00     0.30 &   182.74 r
  fifo2/cts4065/o (d04bfn11wn0a5)                                         6.92     1.00             18.89 &   201.63 r
  fifo2/n11881 (net)                              1     0.68 
  fifo2/data_mem_reg_20__95_/si (d04fyj03yd0b0)                  0.00     6.93     1.00     0.00     0.14 &   201.77 r
  data arrival time                                                                                           201.77

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 164.43     164.43
  clock reconvergence pessimism                                                                      0.00     164.43
  clock uncertainty                                                                                 50.00     214.43
  fifo2/data_mem_reg_20__95_/clk (d04fyj03yd0b0)                                                              214.43 r
  library hold time                                                                1.00             -8.91     205.52
  data required time                                                                                          205.52
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          205.52
  data arrival time                                                                                          -201.77
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.76


  Startpoint: fifo0/data_mem_reg_4__59_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_14__61_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.03     155.03
  fifo0/data_mem_reg_4__59_/clk (d04fyj03yd0b0)                         23.35                       0.00     155.03 r
  fifo0/data_mem_reg_4__59_/o (d04fyj03yd0b0)                           13.25     1.00             23.18 &   178.22 r
  fifo0/data_mem_4__59_ (net)                    2     1.95 
  fifo0/cts1781/a (d04bfn11wn0a5)                               0.00    13.28     1.00     0.00     0.38 &   178.60 r
  fifo0/cts1781/o (d04bfn11wn0a5)                                        6.80     1.00             18.88 &   197.48 r
  fifo0/n5747 (net)                              1     0.65 
  fifo0/data_mem_reg_14__61_/si (d04fyj03yd0b0)                 0.00     6.81     1.00     0.00     0.11 &   197.58 r
  data arrival time                                                                                          197.58

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.21     160.21
  clock reconvergence pessimism                                                                     0.00     160.21
  clock uncertainty                                                                                50.00     210.21
  fifo0/data_mem_reg_14__61_/clk (d04fyj03yd0b0)                                                             210.21 r
  library hold time                                                               1.00             -8.88     201.34
  data required time                                                                                         201.34
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         201.34
  data arrival time                                                                                         -197.58
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.76


  Startpoint: fifo1/data_mem_reg_26__59_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__58_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.51     155.51
  fifo1/data_mem_reg_26__59_/clk (d04fyj03yd0b0)                         28.06                       0.00     155.51 r
  fifo1/data_mem_reg_26__59_/o (d04fyj03yd0b0)                            9.17     1.00             22.44 &   177.95 f
  fifo1/data_mem_419_ (net)                       2     2.62 
  fifo1/cts797/a (d04bfn11wn0a5)                                 0.00     9.30     1.00     0.00     0.77 &   178.72 f
  fifo1/cts797/o (d04bfn11wn0a5)                                          5.12     1.00             19.43 &   198.15 f
  fifo1/n4424 (net)                               1     0.49 
  fifo1/data_mem_reg_26__58_/si (d04fyj03yd0b0)                  0.00     5.12     1.00     0.00     0.04 &   198.19 f
  data arrival time                                                                                           198.19

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.48     163.48
  clock reconvergence pessimism                                                                      0.00     163.48
  clock uncertainty                                                                                 50.00     213.48
  fifo1/data_mem_reg_26__58_/clk (d04fyj03yd0b0)                                                              213.48 r
  library hold time                                                                1.00            -11.55     201.93
  data required time                                                                                          201.93
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.93
  data arrival time                                                                                          -198.19
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.74


  Startpoint: fifo2/data_mem_reg_0__112_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_26__112_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 150.66     150.66
  fifo2/data_mem_reg_0__112_/clk (d04fyj03yd0b0)                         21.50                       0.00     150.66 r
  fifo2/data_mem_reg_0__112_/o (d04fyj03yd0b0)                           12.59     1.00             22.12 &   172.78 r
  fifo2/data_mem_4359_ (net)                      2     1.72 
  fifo2/cts1209/a (d04bfn11wn0a5)                               -0.95    12.59     1.00    -0.13     0.11 &   172.89 r
  fifo2/cts1209/o (d04bfn11wn0a5)                                         6.44     1.00             18.32 &   191.21 r
  fifo2/n8950 (net)                               1     0.58 
  fifo2/data_mem_reg_26__112_/si (d04fyj03yd0b0)                 0.00     6.44     1.00     0.00     0.05 &   191.26 r
  data arrival time                                                                                           191.26

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.84     153.84
  clock reconvergence pessimism                                                                      0.00     153.84
  clock uncertainty                                                                                 50.00     203.84
  fifo2/data_mem_reg_26__112_/clk (d04fyj03yd0b0)                                                             203.84 r
  library hold time                                                                1.00             -8.84     195.00
  data required time                                                                                          195.00
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          195.00
  data arrival time                                                                                          -191.26
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.74


  Startpoint: fifo2/data_mem_reg_18__97_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__94_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.27     154.27
  fifo2/data_mem_reg_18__97_/clk (d04fyj03yd0b0)                         23.33                       0.00     154.27 r
  fifo2/data_mem_reg_18__97_/o (d04fyj03yd0b0)                           14.34     1.00             23.94 &   178.20 r
  fifo2/data_mem_1878_ (net)                      2     2.17 
  fifo2/cts1683/a (d04bfn11wn0a5)                                0.00    14.38     1.00     0.00     0.55 &   178.75 r
  fifo2/cts1683/o (d04bfn11wn0a5)                                         6.68     1.00             19.17 &   197.92 r
  fifo2/n9433 (net)                               1     0.62 
  fifo2/data_mem_reg_7__94_/si (d04fyj03yd0b0)                   0.00     6.68     1.00     0.00     0.06 &   197.98 r
  data arrival time                                                                                           197.98

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.61     160.61
  clock reconvergence pessimism                                                                      0.00     160.61
  clock uncertainty                                                                                 50.00     210.61
  fifo2/data_mem_reg_7__94_/clk (d04fyj03yd0b0)                                                               210.61 r
  library hold time                                                                1.00             -8.89     201.72
  data required time                                                                                          201.72
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.72
  data arrival time                                                                                          -197.98
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.74


  Startpoint: fifo2/data_mem_reg_12__35_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_22__35_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.74     158.74
  fifo2/data_mem_reg_12__35_/clk (d04fyj03yd0b0)                         23.47                       0.00     158.74 r
  fifo2/data_mem_reg_12__35_/o (d04fyj03yd0b0)                           11.34     1.00             21.49 &   180.24 r
  fifo2/data_mem_2638_ (net)                      2     1.45 
  fifo2/cts1575/a (d04bfn11wn0a5)                                0.00    11.35     1.00     0.00     0.17 &   180.41 r
  fifo2/cts1575/o (d04bfn11wn0a5)                                         6.51     1.00             17.93 &   198.34 r
  fifo2/n9324 (net)                               1     0.60 
  fifo2/data_mem_reg_22__35_/si (d04fyj03yd0b0)                  0.00     6.51     1.00     0.00     0.06 &   198.40 r
  data arrival time                                                                                           198.40

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.98     160.98
  clock reconvergence pessimism                                                                      0.00     160.98
  clock uncertainty                                                                                 50.00     210.98
  fifo2/data_mem_reg_22__35_/clk (d04fyj03yd0b0)                                                              210.98 r
  library hold time                                                                1.00             -8.84     202.13
  data required time                                                                                          202.13
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.13
  data arrival time                                                                                          -198.40
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.73


  Startpoint: alu_core0_tmp_add_reg_21_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_core0_dout_reg_21_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                142.08     142.08
  alu_core0_tmp_add_reg_21_/clk (d04fyj03yd0b0)                         15.81                       0.00     142.08 r
  alu_core0_tmp_add_reg_21_/o (d04fyj03yd0b0)                           13.29     1.00             22.00 &   164.08 r
  alu_core0_tmp_add_21_ (net)                    2     1.98 
  U12739/d (d04aon03yn0a5)                                     -0.90    13.32     1.00    -0.12     0.32 &   164.40 r
  U12739/o (d04aon03yn0a5)                                               6.32     1.00             11.54 &   175.95 r
  n14748 (net)                                   1     0.96 
  U16325/c (d04cak01yn0b0)                                      0.00     6.33     1.00     0.00     0.19 &   176.14 r
  U16325/o1 (d04cak01yn0b0)                                              3.87     1.00              3.96 &   180.10 f
  n14751 (net)                                   1     0.69 
  U16329/a (d04con02nn0c0)                                      0.00     3.87     1.00     0.00     0.09 &   180.19 f
  U16329/o1 (d04con02nn0c0)                                             19.66     1.00             14.18 &   194.37 r
  alu_core0_N570 (net)                           1     3.22 
  alu_core0_dout_reg_21_/d (d04fyj03yd0c0)                     -3.02    20.10     1.00    -1.96     1.25 &   195.63 r
  data arrival time                                                                                          195.63

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                147.73     147.73
  clock reconvergence pessimism                                                                     0.00     147.73
  clock uncertainty                                                                                50.00     197.73
  alu_core0_dout_reg_21_/clk (d04fyj03yd0c0)                                                                 197.73 r
  library hold time                                                               1.00              1.63     199.36
  data required time                                                                                         199.36
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         199.36
  data arrival time                                                                                         -195.63
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.73


  Startpoint: fifo0/data_mem_reg_27__2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_18__2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                152.97     152.97
  fifo0/data_mem_reg_27__2_/clk (d04fyj03yd0b0)                         17.08                       0.00     152.97 r
  fifo0/data_mem_reg_27__2_/o (d04fyj03yd0b0)                           12.78     1.00             21.84 &   174.81 r
  fifo0/data_mem_27__2_ (net)                    2     1.87 
  fifo0/cts2131/a (d04bfn11wn0a5)                               0.00    12.81     1.00     0.00     0.39 &   175.21 r
  fifo0/cts2131/o (d04bfn11wn0a5)                                        6.87     1.00             18.77 &   193.97 r
  fifo0/n6107 (net)                              1     0.67 
  fifo0/data_mem_reg_18__2_/si (d04fyj03yd0b0)                  0.00     6.88     1.00     0.00     0.15 &   194.12 r
  data arrival time                                                                                          194.12

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                156.74     156.74
  clock reconvergence pessimism                                                                     0.00     156.74
  clock uncertainty                                                                                50.00     206.74
  fifo0/data_mem_reg_18__2_/clk (d04fyj03yd0b0)                                                              206.74 r
  library hold time                                                               1.00             -8.89     197.85
  data required time                                                                                         197.85
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         197.85
  data arrival time                                                                                         -194.12
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.73


  Startpoint: gen_ecc_in0_ecc_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_5__64_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              138.86     138.86
  gen_ecc_in0_ecc_reg_0_/clk (d04fyj03yd0c0)                          15.40                       0.00     138.86 r
  gen_ecc_in0_ecc_reg_0_/o (d04fyj03yd0c0)                            35.43     1.00             29.33 &   168.18 f
  ecc0[0] (net)                               23    28.70 
  fifo0/data_mem_reg_5__64_/d (d04fyj03yd0b0)                 0.00    61.68     1.00     0.00    20.70 &   188.88 f
  data arrival time                                                                                        188.88

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              151.84     151.84
  clock reconvergence pessimism                                                                   0.00     151.84
  clock uncertainty                                                                              50.00     201.84
  fifo0/data_mem_reg_5__64_/clk (d04fyj03yd0b0)                                                            201.84 r
  library hold time                                                             1.00             -9.22     192.61
  data required time                                                                                       192.61
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       192.61
  data arrival time                                                                                       -188.88
  ------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -3.73


  Startpoint: fifo0/data_mem_reg_10__64_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_7__62_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.92     151.92
  fifo0/data_mem_reg_10__64_/clk (d04fyj03yd0b0)                         23.74                       0.00     151.92 r
  fifo0/data_mem_reg_10__64_/o (d04fyj03yd0b0)                            9.81     1.00             20.40 &   172.33 r
  fifo0/data_mem_10__64_ (net)                    1     1.13 
  fifo0/cts2014/a (d04bfn11wn0a5)                                0.00     9.82     1.00     0.00     0.27 &   172.60 r
  fifo0/cts2014/o (d04bfn11wn0a5)                                        14.50     1.00             22.99 &   195.59 r
  fifo0/n5987 (net)                               2     1.88 
  fifo0/data_mem_reg_7__62_/si (d04fyj03yd0b0)                   0.00    14.51     1.00     0.00     0.21 &   195.80 r
  data arrival time                                                                                           195.80

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.07     159.07
  clock reconvergence pessimism                                                                      0.00     159.07
  clock uncertainty                                                                                 50.00     209.07
  fifo0/data_mem_reg_7__62_/clk (d04fyj03yd0b0)                                                               209.07 r
  library hold time                                                                1.00             -9.54     199.53
  data required time                                                                                          199.53
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          199.53
  data arrival time                                                                                          -195.80
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.73


  Startpoint: fifo1/data_mem_reg_15__45_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__44_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.12     157.12
  fifo1/data_mem_reg_15__45_/clk (d04fyj03yd0b0)                         23.30                       0.00     157.12 r
  fifo1/data_mem_reg_15__45_/o (d04fyj03yd0b0)                           13.24     1.00             23.17 &   180.29 r
  fifo1/data_mem_1197_ (net)                      2     1.94 
  fifo1/cts1976/a (d04bfn11wn0a5)                               -0.23    13.27     1.00    -0.03     0.36 &   180.65 r
  fifo1/cts1976/o (d04bfn11wn0a5)                                         6.96     1.00             19.00 &   199.65 r
  fifo1/n5633 (net)                               1     0.68 
  fifo1/data_mem_reg_12__44_/si (d04fyj03yd0b0)                  0.00     6.97     1.00     0.00     0.12 &   199.77 r
  data arrival time                                                                                           199.77

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.33     162.33
  clock reconvergence pessimism                                                                      0.00     162.33
  clock uncertainty                                                                                 50.00     212.33
  fifo1/data_mem_reg_12__44_/clk (d04fyj03yd0b0)                                                              212.33 r
  library hold time                                                                1.00             -8.84     203.49
  data required time                                                                                          203.49
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          203.49
  data arrival time                                                                                          -199.77
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.72


  Startpoint: fifo0/data_mem_reg_10__11_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_8__11_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.71     157.71
  fifo0/data_mem_reg_10__11_/clk (d04fyj03yd0b0)                         22.36                       0.00     157.71 r
  fifo0/data_mem_reg_10__11_/o (d04fyj03yd0b0)                           11.33     1.00             21.31 &   179.02 r
  fifo0/data_mem_10__11_ (net)                    2     1.44 
  fifo0/route452/a (d04bfn11wn0a5)                               0.00    11.33     1.00     0.00     0.12 &   179.13 r
  fifo0/route452/o (d04bfn11wn0a5)                                        5.88     1.00             17.32 &   196.46 r
  fifo0/n6944 (net)                               1     0.48 
  fifo0/data_mem_reg_8__11_/si (d04fyj03yd0b0)                   0.00     5.88     1.00     0.00     0.01 &   196.47 r
  data arrival time                                                                                           196.47

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.92     158.92
  clock reconvergence pessimism                                                                      0.00     158.92
  clock uncertainty                                                                                 50.00     208.92
  fifo0/data_mem_reg_8__11_/clk (d04fyj03yd0b0)                                                               208.92 r
  library hold time                                                                1.00             -8.73     200.19
  data required time                                                                                          200.19
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.19
  data arrival time                                                                                          -196.47
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.72


  Startpoint: fifo0/data_mem_reg_8__37_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_6__37_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.44     158.44
  fifo0/data_mem_reg_8__37_/clk (d04fyj03yd0b0)                         24.50                       0.00     158.44 r
  fifo0/data_mem_reg_8__37_/o (d04fyj03yd0b0)                           11.55     1.00             21.80 &   180.23 r
  fifo0/data_mem_8__37_ (net)                    2     1.49 
  fifo0/cts1007/a (d04bfn11wn0a5)                               0.00    11.56     1.00     0.00     0.23 &   180.46 r
  fifo0/cts1007/o (d04bfn11wn0a5)                                        7.62     1.00             18.91 &   199.37 r
  fifo0/n4958 (net)                              1     0.80 
  fifo0/data_mem_reg_6__37_/si (d04fyj03yd0b0)                  0.00     7.62     1.00     0.00     0.13 &   199.50 r
  data arrival time                                                                                          199.50

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.13     162.13
  clock reconvergence pessimism                                                                     0.00     162.13
  clock uncertainty                                                                                50.00     212.13
  fifo0/data_mem_reg_6__37_/clk (d04fyj03yd0b0)                                                              212.13 r
  library hold time                                                               1.00             -8.92     203.21
  data required time                                                                                         203.21
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         203.21
  data arrival time                                                                                         -199.50
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.71


  Startpoint: fifo1/data_mem_reg_22__50_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__51_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.33     153.33
  fifo1/data_mem_reg_22__50_/clk (d04fyj03yd0b0)                         22.94                       0.00     153.33 r
  fifo1/data_mem_reg_22__50_/o (d04fyj03yd0b0)                            8.94     1.00             21.54 &   174.87 f
  fifo1/data_mem_698_ (net)                       2     2.47 
  fifo1/cts1824/a (d04bfn11wn0a5)                               -0.54     9.05     1.00    -0.08     0.61 &   175.48 f
  fifo1/cts1824/o (d04bfn11wn0a5)                                         5.20     1.00             19.42 &   194.90 f
  fifo1/n5476 (net)                               1     0.52 
  fifo1/data_mem_reg_22__51_/si (d04fyj03yd0b0)                  0.00     5.20     1.00     0.00     0.09 &   194.99 f
  data arrival time                                                                                           194.99

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.40     160.40
  clock reconvergence pessimism                                                                      0.00     160.40
  clock uncertainty                                                                                 50.00     210.40
  fifo1/data_mem_reg_22__51_/clk (d04fyj03yd0b0)                                                              210.40 r
  library hold time                                                                1.00            -11.70     198.70
  data required time                                                                                          198.70
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.70
  data arrival time                                                                                          -194.99
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.71


  Startpoint: fifo2/data_mem_reg_6__134_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__110_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.44     155.44
  fifo2/data_mem_reg_6__134_/clk (d04fyj03yd0b0)                         24.69                       0.00     155.44 r
  fifo2/data_mem_reg_6__134_/o (d04fyj03yd0b0)                           10.99     1.00             21.38 &   176.83 r
  fifo2/data_mem_3559_ (net)                      2     1.36 
  fifo2/route835/a (d04bfn11wn0a5)                               0.00    10.99     1.00     0.00     0.18 &   177.00 r
  fifo2/route835/o (d04bfn11wn0a5)                                        8.78     1.00             19.65 &   196.65 r
  fifo2/n13417 (net)                              1     1.02 
  fifo2/data_mem_reg_3__110_/si (d04fyj03yd0b0)                 -1.03     8.79     1.00    -0.16     0.08 &   196.73 r
  data arrival time                                                                                           196.73

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.48     159.48
  clock reconvergence pessimism                                                                      0.00     159.48
  clock uncertainty                                                                                 50.00     209.48
  fifo2/data_mem_reg_3__110_/clk (d04fyj03yd0b0)                                                              209.48 r
  library hold time                                                                1.00             -9.05     200.43
  data required time                                                                                          200.43
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.43
  data arrival time                                                                                          -196.73
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.70


  Startpoint: fifo2/data_mem_reg_14__100_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_14__99_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  152.89     152.89
  fifo2/data_mem_reg_14__100_/clk (d04fyj03yd0b0)                         22.81                       0.00     152.89 r
  fifo2/data_mem_reg_14__100_/o (d04fyj03yd0b0)                            9.10     1.00             21.50 &   174.39 f
  fifo2/data_mem_2429_ (net)                       2     2.40 
  fifo2/cts2257/a (d04bfn11wn0a5)                                 0.00     9.11     1.00     0.00     0.28 &   174.66 f
  fifo2/cts2257/o (d04bfn11wn0a5)                                          5.37     1.00             19.66 &   194.32 f
  fifo2/n10022 (net)                               1     0.56 
  fifo2/data_mem_reg_14__99_/si (d04fyj03yd0b0)                   0.00     5.37     1.00     0.00     0.06 &   194.38 f
  data arrival time                                                                                            194.38

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  159.77     159.77
  clock reconvergence pessimism                                                                       0.00     159.77
  clock uncertainty                                                                                  50.00     209.77
  fifo2/data_mem_reg_14__99_/clk (d04fyj03yd0b0)                                                               209.77 r
  library hold time                                                                 1.00            -11.70     198.08
  data required time                                                                                           198.08
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           198.08
  data arrival time                                                                                           -194.38
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.70


  Startpoint: fifo2/data_mem_reg_2__70_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_70_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.24     153.24
  fifo2/data_mem_reg_2__70_/clk (d04fyj03yd0b0)                         24.08                       0.00     153.24 r
  fifo2/data_mem_reg_2__70_/o (d04fyj03yd0b0)                           15.37     1.00             24.66 &   177.90 r
  fifo2/data_mem_4043_ (net)                     2     2.34 
  fifo2/U2907/d (d04can03yn0d0)                                 0.00    15.39     1.00     0.00     0.47 &   178.37 r
  fifo2/U2907/o1 (d04can03yn0d0)                                         4.94     1.00              3.89 &   182.25 f
  fifo2/n1625 (net)                              1     0.96 
  fifo2/post_place749/a (d04nan02yn0b6)                        -0.32     4.96     1.00    -0.14     0.05 &   182.30 f
  fifo2/post_place749/o1 (d04nan02yn0b6)                                 4.36     1.00              5.08 &   187.38 r
  fifo2/n1632 (net)                              1     0.93 
  fifo2/U2916/a (d04non02yn0b5)                                -0.07     4.38     1.00    -0.01     0.20 &   187.58 r
  fifo2/U2916/o1 (d04non02yn0b5)                                         7.43     1.00              7.25 &   194.83 f
  fifo2/n1633 (net)                              1     1.99 
  fifo2/U2917/b (d04nan02yn0d5)                                 0.00     7.44     1.00     0.00     0.24 &   195.08 f
  fifo2/U2917/o1 (d04nan02yn0d5)                                         7.47     1.00              6.52 &   201.59 r
  fifo2/N95 (net)                                1     6.95 
  fifo2/data_rd_reg_70_/d (d04fyj03yd0c0)                      -2.15    19.90     1.00    -1.13    10.58 &   212.18 r
  data arrival time                                                                                          212.18

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                164.14     164.14
  clock reconvergence pessimism                                                                     0.00     164.14
  clock uncertainty                                                                                50.00     214.14
  fifo2/data_rd_reg_70_/clk (d04fyj03yd0c0)                                                                  214.14 r
  library hold time                                                               1.00              1.74     215.87
  data required time                                                                                         215.87
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         215.87
  data arrival time                                                                                         -212.18
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.70


  Startpoint: fifo0/data_mem_reg_8__51_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_13__50_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                150.60     150.60
  fifo0/data_mem_reg_8__51_/clk (d04fyj03yd0b0)                         24.67                       0.00     150.60 r
  fifo0/data_mem_reg_8__51_/o (d04fyj03yd0b0)                           11.74     1.00             22.01 &   172.61 r
  fifo0/data_mem_8__51_ (net)                    2     1.53 
  fifo0/route185/a (d04bfn11wn0a5)                              0.00    11.75     1.00     0.00     0.18 &   172.79 r
  fifo0/route185/o (d04bfn11wn0a5)                                       6.01     1.00             17.60 &   190.39 r
  fifo0/n6677 (net)                              1     0.51 
  fifo0/data_mem_reg_13__50_/si (d04fyj03yd0b0)                 0.00     6.01     1.00     0.00     0.02 &   190.40 r
  data arrival time                                                                                          190.40

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                152.91     152.91
  clock reconvergence pessimism                                                                     0.00     152.91
  clock uncertainty                                                                                50.00     202.91
  fifo0/data_mem_reg_13__50_/clk (d04fyj03yd0b0)                                                             202.91 r
  library hold time                                                               1.00             -8.81     194.10
  data required time                                                                                         194.10
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         194.10
  data arrival time                                                                                         -190.40
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.70


  Startpoint: fifo2/data_mem_reg_0__35_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__35_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                157.84     157.84
  fifo2/data_mem_reg_0__35_/clk (d04fyj03yd0b0)                         22.51                       0.00     157.84 r
  fifo2/data_mem_reg_0__35_/o (d04fyj03yd0b0)                           11.12     1.00             21.13 &   178.97 r
  fifo2/data_mem_4282_ (net)                     2     1.39 
  fifo2/route768/a (d04bfn11wn0a5)                             -0.51    11.13     1.00    -0.07     0.12 &   179.09 r
  fifo2/route768/o (d04bfn11wn0a5)                                       7.05     1.00             18.29 &   197.38 r
  fifo2/n13348 (net)                             1     0.70 
  fifo2/data_mem_reg_24__35_/si (d04fyj03yd0b0)                 0.00     7.05     1.00     0.00     0.08 &   197.46 r
  data arrival time                                                                                          197.46

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.03     160.03
  clock reconvergence pessimism                                                                     0.00     160.03
  clock uncertainty                                                                                50.00     210.03
  fifo2/data_mem_reg_24__35_/clk (d04fyj03yd0b0)                                                             210.03 r
  library hold time                                                               1.00             -8.88     201.15
  data required time                                                                                         201.15
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         201.15
  data arrival time                                                                                         -197.46
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.69


  Startpoint: fifo0/data_mem_reg_0__7_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_3__7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               155.42     155.42
  fifo0/data_mem_reg_0__7_/clk (d04fyj03yd0b0)                         22.86                       0.00     155.42 r
  fifo0/data_mem_reg_0__7_/o (d04fyj03yd0b0)                           10.87     1.00             21.08 &   176.50 r
  fifo0/data_mem_0__7_ (net)                    2     1.36 
  fifo0/cts1264/a (d04bfn11wn0a5)                              0.00    10.88     1.00     0.00     0.16 &   176.67 r
  fifo0/cts1264/o (d04bfn11wn0a5)                                       6.67     1.00             17.90 &   194.56 r
  fifo0/n5221 (net)                             1     0.64 
  fifo0/data_mem_reg_3__7_/si (d04fyj03yd0b0)                  0.00     6.67     1.00     0.00     0.11 &   194.67 r
  data arrival time                                                                                         194.67

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               157.20     157.20
  clock reconvergence pessimism                                                                    0.00     157.20
  clock uncertainty                                                                               50.00     207.20
  fifo0/data_mem_reg_3__7_/clk (d04fyj03yd0b0)                                                              207.20 r
  library hold time                                                              1.00             -8.84     198.36
  data required time                                                                                        198.36
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        198.36
  data arrival time                                                                                        -194.67
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -3.69


  Startpoint: fifo2/data_mem_reg_22__129_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__130_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  162.40     162.40
  fifo2/data_mem_reg_22__129_/clk (d04fyj03yd0b0)                         24.42                       0.00     162.40 r
  fifo2/data_mem_reg_22__129_/o (d04fyj03yd0b0)                           12.98     1.00             23.09 &   185.49 r
  fifo2/data_mem_1362_ (net)                       2     1.86 
  fifo2/cts3192/a (d04bfn11wn0a5)                                 0.00    12.99     1.00     0.00     0.34 &   185.83 r
  fifo2/cts3192/o (d04bfn11wn0a5)                                          6.63     1.00             18.62 &   204.45 r
  fifo2/n10978 (net)                               1     0.62 
  fifo2/data_mem_reg_3__130_/si (d04fyj03yd0b0)                   0.00     6.63     1.00     0.00     0.06 &   204.51 r
  data arrival time                                                                                            204.51

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  167.01     167.01
  clock reconvergence pessimism                                                                       0.00     167.01
  clock uncertainty                                                                                  50.00     217.01
  fifo2/data_mem_reg_3__130_/clk (d04fyj03yd0b0)                                                               217.01 r
  library hold time                                                                 1.00             -8.81     208.20
  data required time                                                                                           208.20
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           208.20
  data arrival time                                                                                           -204.51
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.69


  Startpoint: fifo2/data_mem_reg_4__58_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_1__61_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.72     158.72
  fifo2/data_mem_reg_4__58_/clk (d04fyj03yd0b0)                         24.27                       0.00     158.72 r
  fifo2/data_mem_reg_4__58_/o (d04fyj03yd0b0)                           13.81     1.00             23.77 &   182.50 r
  fifo2/data_mem_3757_ (net)                     2     2.07 
  fifo2/cts1361/a (d04bfn11wn0a5)                              -0.94    13.84     1.00    -0.12     0.34 &   182.83 r
  fifo2/cts1361/o (d04bfn11wn0a5)                                        6.45     1.00             18.77 &   201.61 r
  fifo2/n9107 (net)                              1     0.58 
  fifo2/data_mem_reg_1__61_/si (d04fyj03yd0b0)                  0.00     6.45     1.00     0.00     0.05 &   201.66 r
  data arrival time                                                                                          201.66

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                164.12     164.12
  clock reconvergence pessimism                                                                     0.00     164.12
  clock uncertainty                                                                                50.00     214.12
  fifo2/data_mem_reg_1__61_/clk (d04fyj03yd0b0)                                                              214.12 r
  library hold time                                                               1.00             -8.78     205.34
  data required time                                                                                         205.34
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         205.34
  data arrival time                                                                                         -201.66
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.69


  Startpoint: fifo0/data_mem_reg_11__64_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_64_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.57     155.57
  fifo0/data_mem_reg_11__64_/clk (d04fyj03yd0b0)                         23.73                       0.00     155.57 r
  fifo0/data_mem_reg_11__64_/o (d04fyj03yd0b0)                           14.29     1.00             24.06 &   179.63 r
  fifo0/data_mem_11__64_ (net)                    2     2.18 
  fifo0/U775/d (d04can03nn0a5)                                   0.00    14.32     1.00     0.00     0.45 &   180.08 r
  fifo0/U775/o1 (d04can03nn0a5)                                          10.09     1.00              9.15 &   189.22 f
  fifo0/n12100 (net)                              1     1.12 
  fifo0/U777/c (d04nan04yd0d7)                                  -1.51    10.10     1.00    -1.22    -0.99 &   188.23 f
  fifo0/U777/o1 (d04nan04yd0d7)                                           5.74     1.00              7.15 &   195.38 r
  fifo0/n12400 (net)                              1     1.19 
  fifo0/U531/b (d04nob02yn0b5)                                   0.00     5.77     1.00     0.00     0.28 &   195.66 r
  fifo0/U531/out (d04nob02yn0b5)                                          6.36     1.00              7.18 &   202.83 f
  fifo0/n137 (net)                                1     1.44 
  fifo0/U790/a (d04nan02yn0d0)                                  -0.43     6.39     1.00    -0.06     0.27 &   203.10 f
  fifo0/U790/o1 (d04nan02yn0d0)                                          11.03     1.00              6.88 &   209.98 r
  fifo0/N361 (net)                                1     6.62 
  fifo0/data_rd_reg_64_/d (d04fyj03yd0c0)                       -1.14    16.45     1.00    -0.41     7.54 &   217.52 r
  data arrival time                                                                                           217.52

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 169.55     169.55
  clock reconvergence pessimism                                                                      0.00     169.55
  clock uncertainty                                                                                 50.00     219.55
  fifo0/data_rd_reg_64_/clk (d04fyj03yd0c0)                                                                   219.55 r
  library hold time                                                                1.00              1.65     221.20
  data required time                                                                                          221.20
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          221.20
  data arrival time                                                                                          -217.52
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.68


  Startpoint: gen_ecc_in0_ecc_reg_6_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_20__70_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               142.96     142.96
  gen_ecc_in0_ecc_reg_6_/clk (d04fyj03yd0b0)                           16.68                       0.00     142.96 r
  gen_ecc_in0_ecc_reg_6_/o (d04fyj03yd0b0)                             28.42     1.00             28.28 &   171.24 f
  ecc0[6] (net)                                 3    11.36 
  place588/a (d04bfn00yduk0)                                  -3.46    42.24     1.00    -0.38    14.33 &   185.57 f
  place588/o (d04bfn00yduk0)                                            6.36     1.00             16.04 &   201.61 f
  n589 (net)                                   32    26.31 
  fifo0/data_mem_reg_20__70_/d (d04fyj03yd0b0)                 0.00    20.63     1.00     0.00     2.82 &   204.43 f
  data arrival time                                                                                         204.43

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.02     162.02
  clock reconvergence pessimism                                                                    0.00     162.02
  clock uncertainty                                                                               50.00     212.02
  fifo0/data_mem_reg_20__70_/clk (d04fyj03yd0b0)                                                            212.02 r
  library hold time                                                              1.00             -3.91     208.11
  data required time                                                                                        208.11
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        208.11
  data arrival time                                                                                        -204.43
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -3.68


  Startpoint: fifo0/data_mem_reg_30__35_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_28__35_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.99     149.99
  fifo0/data_mem_reg_30__35_/clk (d04fyj03yd0b0)                         23.06                       0.00     149.99 r
  fifo0/data_mem_reg_30__35_/o (d04fyj03yd0b0)                           13.71     1.00             23.29 &   173.28 r
  fifo0/data_mem_30__35_ (net)                    2     1.98 
  fifo0/route299/a (d04bfn11wn0a5)                               0.00    13.72     1.00     0.00     0.26 &   173.54 r
  fifo0/route299/o (d04bfn11wn0a5)                                        6.16     1.00             18.45 &   191.99 r
  fifo0/n6791 (net)                               1     0.53 
  fifo0/data_mem_reg_28__35_/si (d04fyj03yd0b0)                  0.00     6.16     1.00     0.00     0.02 &   192.01 r
  data arrival time                                                                                           192.01

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.52     154.52
  clock reconvergence pessimism                                                                      0.00     154.52
  clock uncertainty                                                                                 50.00     204.52
  fifo0/data_mem_reg_28__35_/clk (d04fyj03yd0b0)                                                              204.52 r
  library hold time                                                                1.00             -8.82     195.69
  data required time                                                                                          195.69
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          195.69
  data arrival time                                                                                          -192.01
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.68


  Startpoint: fifo2/data_mem_reg_30__71_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_30__74_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.56     158.56
  fifo2/data_mem_reg_30__71_/clk (d04fyj03yd0b0)                         24.65                       0.00     158.56 r
  fifo2/data_mem_reg_30__71_/o (d04fyj03yd0b0)                           14.60     1.00             24.26 &   182.82 r
  fifo2/data_mem_208_ (net)                       2     2.20 
  fifo2/cts3099/a (d04bfn11wn0a5)                               -0.82    14.63     1.00    -0.41     0.07 &   182.89 r
  fifo2/cts3099/o (d04bfn11wn0a5)                                         7.69     1.00             20.09 &   202.99 r
  fifo2/n10883 (net)                              1     0.81 
  fifo2/data_mem_reg_30__74_/si (d04fyj03yd0b0)                  0.00     7.70     1.00     0.00     0.19 &   203.17 r
  data arrival time                                                                                           203.17

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.76     165.76
  clock reconvergence pessimism                                                                      0.00     165.76
  clock uncertainty                                                                                 50.00     215.76
  fifo2/data_mem_reg_30__74_/clk (d04fyj03yd0b0)                                                              215.76 r
  library hold time                                                                1.00             -8.90     206.85
  data required time                                                                                          206.85
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          206.85
  data arrival time                                                                                          -203.17
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.68


  Startpoint: fifo2/data_mem_reg_27__112_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__112_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  159.36     159.36
  fifo2/data_mem_reg_27__112_/clk (d04fyj03yd0b0)                         23.34                       0.00     159.36 r
  fifo2/data_mem_reg_27__112_/o (d04fyj03yd0b0)                           12.41     1.00             22.38 &   181.74 r
  fifo2/data_mem_660_ (net)                        2     1.71 
  fifo2/route269/a (d04bfn11wn0a5)                                0.00    12.42     1.00     0.00     0.25 &   181.99 r
  fifo2/route269/o (d04bfn11wn0a5)                                         7.20     1.00             18.88 &   200.87 r
  fifo2/n12837 (net)                               1     0.72 
  fifo2/data_mem_reg_8__112_/si (d04fyj03yd0b0)                   0.00     7.21     1.00     0.00     0.08 &   200.95 r
  data arrival time                                                                                            200.95

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  163.49     163.49
  clock reconvergence pessimism                                                                       0.00     163.49
  clock uncertainty                                                                                  50.00     213.49
  fifo2/data_mem_reg_8__112_/clk (d04fyj03yd0b0)                                                               213.49 r
  library hold time                                                                 1.00             -8.86     204.63
  data required time                                                                                           204.63
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           204.63
  data arrival time                                                                                           -200.95
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.68


  Startpoint: fifo1/data_mem_reg_25__70_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__70_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.08     165.08
  fifo1/data_mem_reg_25__70_/clk (d04fyj03yd0b0)                         20.84                       0.00     165.08 r
  fifo1/data_mem_reg_25__70_/o (d04fyj03yd0b0)                           11.88     1.00             21.55 &   186.63 r
  fifo1/data_mem_502_ (net)                       2     1.60 
  fifo1/cts314/a (d04bfn11wn0a5)                                 0.00    11.89     1.00     0.00     0.25 &   186.88 r
  fifo1/cts314/o (d04bfn11wn0a5)                                          7.01     1.00             18.54 &   205.42 r
  fifo1/n3932 (net)                               1     0.69 
  fifo1/data_mem_reg_23__70_/si (d04fyj03yd0c0)                  0.00     7.02     1.00     0.00     0.10 &   205.52 r
  data arrival time                                                                                           205.52

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 167.99     167.99
  clock reconvergence pessimism                                                                      0.00     167.99
  clock uncertainty                                                                                 50.00     217.99
  fifo1/data_mem_reg_23__70_/clk (d04fyj03yd0c0)                                                              217.99 r
  library hold time                                                                1.00             -8.80     209.19
  data required time                                                                                          209.19
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          209.19
  data arrival time                                                                                          -205.52
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.67


  Startpoint: init_mask_alu0_seed4_reg_53_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_2__27_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    154.73     154.73
  init_mask_alu0_seed4_reg_53_/clk (d04fyj03yd0c0)                          20.10                       0.00     154.73 r
  init_mask_alu0_seed4_reg_53_/o (d04fyj03yd0c0)                             8.25     1.00             20.15 &   174.87 r
  init_mask_alu0_seed4_53 (net)                      2     1.62 
  route96/a (d04bfn11wn0a5)                                         0.00     8.26     1.00     0.00     0.27 &   175.14 r
  route96/o (d04bfn11wn0a5)                                                  8.95     1.00             18.76 &   193.90 r
  n9970 (net)                                        1     1.05 
  init_mask_alu0_mask_reg_2__27_/si (d04fyj03yd0b0)                -0.92     8.95     1.00    -0.14     0.01 &   193.92 r
  data arrival time                                                                                              193.92

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    156.67     156.67
  clock reconvergence pessimism                                                                         0.00     156.67
  clock uncertainty                                                                                    50.00     206.67
  init_mask_alu0_mask_reg_2__27_/clk (d04fyj03yd0b0)                                                             206.67 r
  library hold time                                                                   1.00             -9.08     197.59
  data required time                                                                                             197.59
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             197.59
  data arrival time                                                                                             -193.92
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.67


  Startpoint: fifo2/data_mem_reg_22__39_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__39_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.69     153.69
  fifo2/data_mem_reg_22__39_/clk (d04fyj03yd0b0)                         21.50                       0.00     153.69 r
  fifo2/data_mem_reg_22__39_/o (d04fyj03yd0b0)                           10.41     1.00             20.49 &   174.19 r
  fifo2/data_mem_1272_ (net)                      2     1.26 
  fifo2/route590/a (d04bfn11wn0a5)                               0.00    10.41     1.00     0.00     0.14 &   174.32 r
  fifo2/route590/o (d04bfn11wn0a5)                                        6.74     1.00             17.78 &   192.10 r
  fifo2/n13166 (net)                              1     0.65 
  fifo2/data_mem_reg_7__39_/si (d04fyj03yd0b0)                   0.00     6.75     1.00     0.00     0.06 &   192.16 r
  data arrival time                                                                                           192.16

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.65     154.65
  clock reconvergence pessimism                                                                      0.00     154.65
  clock uncertainty                                                                                 50.00     204.65
  fifo2/data_mem_reg_7__39_/clk (d04fyj03yd0b0)                                                               204.65 r
  library hold time                                                                1.00             -8.81     195.83
  data required time                                                                                          195.83
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          195.83
  data arrival time                                                                                          -192.16
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.67


  Startpoint: check_ecc_in0_secded_in0_data_tmp_reg_45_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_in0_secded_in0_data_tmp_reg_41_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                149.41     149.41
  check_ecc_in0_secded_in0_data_tmp_reg_45_/clk (d04fyj03yd0b0)                         18.75                       0.00     149.41 r
  check_ecc_in0_secded_in0_data_tmp_reg_45_/o (d04fyj03yd0b0)                            8.86     1.00             18.85 &   168.26 r
  check_ecc_in0_secded_in0_data_tmp[45] (net)                    1     0.93 
  cts2682/a (d04bfn11wn0a5)                                                     0.00     8.86     1.00     0.00     0.13 &   168.39 r
  cts2682/o (d04bfn11wn0a5)                                                             13.39     1.00             21.70 &   190.08 r
  n8550 (net)                                                    2     1.67 
  check_ecc_in0_secded_in0_data_tmp_reg_41_/si (d04fyj03yd0b0)                  0.00    13.40     1.00     0.00     0.27 &   190.35 r
  data arrival time                                                                                                          190.35

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                153.39     153.39
  clock reconvergence pessimism                                                                                     0.00     153.39
  clock uncertainty                                                                                                50.00     203.39
  check_ecc_in0_secded_in0_data_tmp_reg_41_/clk (d04fyj03yd0b0)                                                              203.39 r
  library hold time                                                                               1.00             -9.37     194.02
  data required time                                                                                                         194.02
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         194.02
  data arrival time                                                                                                         -190.35
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -3.67


  Startpoint: fifo2/data_mem_reg_30__7_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__15_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                156.48     156.48
  fifo2/data_mem_reg_30__7_/clk (d04fyj03yd0b0)                         23.61                       0.00     156.48 r
  fifo2/data_mem_reg_30__7_/o (d04fyj03yd0b0)                            8.62     1.00             21.31 &   177.79 f
  fifo2/data_mem_144_ (net)                      2     2.26 
  fifo2/route648/a (d04bfn11wn0a5)                             -0.14     8.67     1.00    -0.02     0.44 &   178.23 f
  fifo2/route648/o (d04bfn11wn0a5)                                       5.40     1.00             19.47 &   197.70 f
  fifo2/n13226 (net)                             1     0.58 
  fifo2/data_mem_reg_29__15_/si (d04fyj03yd0b0)                 0.00     5.40     1.00     0.00     0.06 &   197.76 f
  data arrival time                                                                                          197.76

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                163.11     163.11
  clock reconvergence pessimism                                                                     0.00     163.11
  clock uncertainty                                                                                50.00     213.11
  fifo2/data_mem_reg_29__15_/clk (d04fyj03yd0b0)                                                             213.11 r
  library hold time                                                               1.00            -11.68     201.43
  data required time                                                                                         201.43
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         201.43
  data arrival time                                                                                         -197.76
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.67


  Startpoint: fifo2/data_mem_reg_7__66_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_22__65_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.47     160.47
  fifo2/data_mem_reg_7__66_/clk (d04fyj03yd0b0)                         21.62                       0.00     160.47 r
  fifo2/data_mem_reg_7__66_/o (d04fyj03yd0b0)                           11.37     1.00             21.33 &   181.80 r
  fifo2/data_mem_3354_ (net)                     2     1.49 
  fifo2/cts4496/a (d04bfn11wn0a5)                               0.00    11.38     1.00     0.00     0.22 &   182.02 r
  fifo2/cts4496/o (d04bfn11wn0a5)                                        6.83     1.00             18.20 &   200.22 r
  fifo2/n12327 (net)                             1     0.66 
  fifo2/data_mem_reg_22__65_/si (d04fyj03yd0b0)                 0.00     6.83     1.00     0.00     0.07 &   200.29 r
  data arrival time                                                                                          200.29

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.82     162.82
  clock reconvergence pessimism                                                                     0.00     162.82
  clock uncertainty                                                                                50.00     212.82
  fifo2/data_mem_reg_22__65_/clk (d04fyj03yd0b0)                                                             212.82 r
  library hold time                                                               1.00             -8.86     203.96
  data required time                                                                                         203.96
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         203.96
  data arrival time                                                                                         -200.29
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.67


  Startpoint: fifo1/data_mem_reg_5__48_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__51_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.15     160.15
  fifo1/data_mem_reg_5__48_/clk (d04fyj03yd0b0)                         20.59                       0.00     160.15 r
  fifo1/data_mem_reg_5__48_/o (d04fyj03yd0b0)                           12.66     1.00             22.13 &   182.28 r
  fifo1/data_mem_1920_ (net)                     2     1.77 
  fifo1/cts1009/a (d04bfn11wn0a5)                               0.00    12.66     1.00     0.00     0.20 &   182.48 r
  fifo1/cts1009/o (d04bfn11wn0a5)                                        6.34     1.00             18.25 &   200.73 r
  fifo1/n4640 (net)                              1     0.57 
  fifo1/data_mem_reg_7__51_/si (d04fyj03yd0b0)                  0.00     6.34     1.00     0.00     0.05 &   200.78 r
  data arrival time                                                                                          200.78

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                163.28     163.28
  clock reconvergence pessimism                                                                     0.00     163.28
  clock uncertainty                                                                                50.00     213.28
  fifo1/data_mem_reg_7__51_/clk (d04fyj03yd0b0)                                                              213.28 r
  library hold time                                                               1.00             -8.83     204.45
  data required time                                                                                         204.45
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         204.45
  data arrival time                                                                                         -200.78
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.66


  Startpoint: init_mask_alu0_seed4_reg_130_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_4__124_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     153.00     153.00
  init_mask_alu0_seed4_reg_130_/clk (d04fyj03yd0b0)                          18.76                       0.00     153.00 r
  init_mask_alu0_seed4_reg_130_/o (d04fyj03yd0b0)                             8.62     1.00             18.62 &   171.62 r
  init_mask_alu0_seed4_130 (net)                      1     0.86 
  cts3396/a (d04bfn11wn0a5)                                          0.00     8.62     1.00     0.00     0.07 &   171.69 r
  cts3396/o (d04bfn11wn0a5)                                                  13.86     1.00             21.94 &   193.63 r
  n9264 (net)                                         2     1.74 
  init_mask_alu0_mask_reg_4__124_/si (d04fyj03yd0g0)                 0.00    13.86     1.00     0.00     0.24 &   193.87 r
  data arrival time                                                                                               193.87

  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     157.15     157.15
  clock reconvergence pessimism                                                                          0.00     157.15
  clock uncertainty                                                                                     50.00     207.15
  init_mask_alu0_mask_reg_4__124_/clk (d04fyj03yd0g0)                                                             207.15 r
  library hold time                                                                    1.00             -9.61     197.53
  data required time                                                                                              197.53
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              197.53
  data arrival time                                                                                              -193.87
  -------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -3.66


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_111_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_110_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   153.05     153.05
  check_ecc_alu0/secded_alu0_data_rxc_reg_111_/clk (d04fyj03nd0c0)                         19.71                       0.00     153.05 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_111_/o (d04fyj03nd0c0)                           19.88     1.00             29.65 &   182.70 f
  check_ecc_alu0/data_rxc[111] (net)                                2    11.24 
  check_ecc_alu0/secded_alu0_data_rxc_reg_110_/si (d04fyj03nd0c0)                  0.00    21.00     1.00     0.00     1.29 &   183.99 f
  data arrival time                                                                                                             183.99

  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   154.95     154.95
  clock reconvergence pessimism                                                                                        0.00     154.95
  clock uncertainty                                                                                                   50.00     204.95
  check_ecc_alu0/secded_alu0_data_rxc_reg_110_/clk (d04fyj03nd0c0)                                                              204.95 r
  library hold time                                                                                  1.00            -17.30     187.65
  data required time                                                                                                            187.65
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            187.65
  data arrival time                                                                                                            -183.99
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                               -3.66


  Startpoint: fifo1/data_mem_reg_15__4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.56     158.56
  fifo1/data_mem_reg_15__4_/clk (d04fyj03yd0b0)                         24.72                       0.00     158.56 r
  fifo1/data_mem_reg_15__4_/o (d04fyj03yd0b0)                           13.38     1.00             23.51 &   182.07 r
  fifo1/data_mem_1156_ (net)                     2     1.98 
  fifo1/cts448/a (d04bfn11wn0a5)                                0.00    13.41     1.00     0.00     0.44 &   182.51 r
  fifo1/cts448/o (d04bfn11wn0a5)                                         6.79     1.00             18.91 &   201.41 r
  fifo1/n4069 (net)                              1     0.65 
  fifo1/data_mem_reg_15__6_/si (d04fyj03yd0b0)                  0.00     6.79     1.00     0.00     0.09 &   201.50 r
  data arrival time                                                                                          201.50

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                163.98     163.98
  clock reconvergence pessimism                                                                     0.00     163.98
  clock uncertainty                                                                                50.00     213.98
  fifo1/data_mem_reg_15__6_/clk (d04fyj03yd0b0)                                                              213.98 r
  library hold time                                                               1.00             -8.82     205.16
  data required time                                                                                         205.16
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         205.16
  data arrival time                                                                                         -201.50
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.66


  Startpoint: init_mask_in0_seed6_reg_60_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_6__54_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  143.58     143.58
  init_mask_in0_seed6_reg_60_/clk (d04fyj03yd0b0)                         19.97                       0.00     143.58 r
  init_mask_in0_seed6_reg_60_/o (d04fyj03yd0b0)                            7.87     1.00             18.11 &   161.69 r
  init_mask_in0_seed6[60] (net)                    1     0.67 
  route451/a (d04bfn11wn0a5)                                      0.00     7.87     1.00     0.00     0.02 &   161.71 r
  route451/o (d04bfn11wn0a5)                                               7.97     1.00             17.26 &   178.97 r
  n10325 (net)                                     1     0.75 
  cts1428/a (d04bfn11wn0a5)                                       0.00     7.97     1.00     0.00     0.08 &   179.05 r
  cts1428/o (d04bfn11wn0a5)                                               10.80     1.00             20.01 &   199.06 r
  n7296 (net)                                      2     1.35 
  init_mask_in0_mask_reg_6__54_/d (d04fyj03yd0b0)                 0.00    10.80     1.00     0.00     0.17 &   199.23 r
  data arrival time                                                                                            199.23

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  150.28     150.28
  clock reconvergence pessimism                                                                       0.00     150.28
  clock uncertainty                                                                                  50.00     200.28
  init_mask_in0_mask_reg_6__54_/clk (d04fyj03yd0b0)                                                            200.28 r
  library hold time                                                                 1.00              2.60     202.88
  data required time                                                                                           202.88
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           202.88
  data arrival time                                                                                           -199.23
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.65


  Startpoint: fifo2/data_mem_reg_9__59_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_11__59_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.22     153.22
  fifo2/data_mem_reg_9__59_/clk (d04fyj03yd0b0)                         21.14                       0.00     153.22 r
  fifo2/data_mem_reg_9__59_/o (d04fyj03yd0b0)                            8.64     1.00             19.00 &   172.22 r
  fifo2/data_mem_3073_ (net)                     1     0.86 
  fifo2/route226/a (d04bfn11wn0a5)                              0.00     8.64     1.00     0.00     0.13 &   172.34 r
  fifo2/route226/o (d04bfn11wn0a5)                                      13.35     1.00             22.18 &   194.52 r
  fifo2/n12791 (net)                             2     1.81 
  fifo2/data_mem_reg_11__59_/si (d04fyj03yd0b0)                -0.75    13.37     1.00    -0.08     0.31 &   194.83 r
  data arrival time                                                                                          194.83

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                157.88     157.88
  clock reconvergence pessimism                                                                     0.00     157.88
  clock uncertainty                                                                                50.00     207.88
  fifo2/data_mem_reg_11__59_/clk (d04fyj03yd0b0)                                                             207.88 r
  library hold time                                                               1.00             -9.40     198.48
  data required time                                                                                         198.48
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         198.48
  data arrival time                                                                                         -194.83
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.65


  Startpoint: fifo2/data_mem_reg_9__105_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_9__104_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.41     154.41
  fifo2/data_mem_reg_9__105_/clk (d04fyj03yd0b0)                         23.71                       0.00     154.41 r
  fifo2/data_mem_reg_9__105_/o (d04fyj03yd0b0)                            8.20     1.00             20.91 &   175.32 f
  fifo2/data_mem_3119_ (net)                      2     2.08 
  fifo2/cts765/a (d04bfn11wn0a5)                                 0.00     8.26     1.00     0.00     0.52 &   175.84 f
  fifo2/cts765/o (d04bfn11wn0a5)                                          5.98     1.00             19.92 &   195.76 f
  fifo2/n8496 (net)                               1     0.78 
  fifo2/data_mem_reg_9__104_/si (d04fyj03yd0c0)                  0.00     6.00     1.00     0.00     0.22 &   195.98 f
  data arrival time                                                                                           195.98

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.41     161.41
  clock reconvergence pessimism                                                                      0.00     161.41
  clock uncertainty                                                                                 50.00     211.41
  fifo2/data_mem_reg_9__104_/clk (d04fyj03yd0c0)                                                              211.41 r
  library hold time                                                                1.00            -11.78     199.63
  data required time                                                                                          199.63
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          199.63
  data arrival time                                                                                          -195.98
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.65


  Startpoint: fifo1/data_mem_reg_16__68_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__68_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.75     151.75
  fifo1/data_mem_reg_16__68_/clk (d04fyj03yd0b0)                         22.23                       0.00     151.75 r
  fifo1/data_mem_reg_16__68_/o (d04fyj03yd0b0)                           11.54     1.00             21.49 &   173.23 r
  fifo1/data_mem_1148_ (net)                      2     1.51 
  fifo1/cts575/a (d04bfn11wn0a5)                                 0.00    11.55     1.00     0.00     0.23 &   173.46 r
  fifo1/cts575/o (d04bfn11wn0a5)                                          6.49     1.00             17.99 &   191.45 r
  fifo1/n4198 (net)                               1     0.60 
  fifo1/data_mem_reg_26__68_/si (d04fyj03yd0c0)                  0.00     6.50     1.00     0.00     0.06 &   191.51 r
  data arrival time                                                                                           191.51

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.95     153.95
  clock reconvergence pessimism                                                                      0.00     153.95
  clock uncertainty                                                                                 50.00     203.95
  fifo1/data_mem_reg_26__68_/clk (d04fyj03yd0c0)                                                              203.95 r
  library hold time                                                                1.00             -8.79     195.16
  data required time                                                                                          195.16
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          195.16
  data arrival time                                                                                          -191.51
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.65


  Startpoint: fifo1/data_mem_reg_16__15_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_rd_reg_15_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.39     165.39
  fifo1/data_mem_reg_16__15_/clk (d04fyj03yd0b0)                         21.97                       0.00     165.39 r
  fifo1/data_mem_reg_16__15_/o (d04fyj03yd0b0)                           10.82     1.00             20.87 &   186.26 r
  fifo1/data_mem_1095_ (net)                      2     1.34 
  fifo1/U1716/d (d04can03ln0a5)                                  0.00    10.82     1.00     0.00     0.18 &   186.44 r
  fifo1/U1716/o1 (d04can03ln0a5)                                          9.08     1.00              9.43 &   195.87 f
  fifo1/n972 (net)                                1     0.94 
  fifo1/U1719/b (d04nan04yd0b7)                                 -0.55     9.09     1.00    -0.07     0.14 &   196.00 f
  fifo1/U1719/o1 (d04nan04yd0b7)                                          7.73     1.00              9.42 &   205.42 r
  fifo1/n974 (net)                                1     1.54 
  fifo1/U1720/b (d04non02yd0d0)                                  0.00     7.76     1.00     0.00     0.34 &   205.76 r
  fifo1/U1720/o1 (d04non02yd0d0)                                          3.58     1.00              3.78 &   209.54 f
  fifo1/n987 (net)                                1     1.46 
  fifo1/U1732/a (d04nan02yn0c0)                                 -0.15     3.66     1.00    -0.02     0.36 &   209.91 f
  fifo1/U1732/o1 (d04nan02yn0c0)                                          4.72     1.00              5.21 &   215.11 r
  fifo1/N85 (net)                                 1     1.83 
  fifo1/data_rd_reg_15_/d (d04fyj03yd0c0)                       -0.37     4.88     1.00    -0.13     0.48 &   215.59 r
  data arrival time                                                                                           215.59

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 167.47     167.47
  clock reconvergence pessimism                                                                      0.00     167.47
  clock uncertainty                                                                                 50.00     217.47
  fifo1/data_rd_reg_15_/clk (d04fyj03yd0c0)                                                                   217.47 r
  library hold time                                                                1.00              1.76     219.23
  data required time                                                                                          219.23
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          219.23
  data arrival time                                                                                          -215.59
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.64


  Startpoint: fifo2/data_mem_reg_2__120_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_19__120_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.61     158.61
  fifo2/data_mem_reg_2__120_/clk (d04fyj03yd0b0)                         22.19                       0.00     158.61 r
  fifo2/data_mem_reg_2__120_/o (d04fyj03yd0b0)                            8.66     1.00             21.02 &   179.63 f
  fifo2/data_mem_4093_ (net)                      2     2.24 
  fifo2/cts3904/a (d04bfn11wn0a5)                                0.00     8.70     1.00     0.00     0.41 &   180.04 f
  fifo2/cts3904/o (d04bfn11wn0a5)                                         5.03     1.00             19.02 &   199.06 f
  fifo2/n11716 (net)                              1     0.47 
  fifo2/data_mem_reg_19__120_/si (d04fyj03yd0b0)                 0.00     5.03     1.00     0.00     0.04 &   199.10 f
  data arrival time                                                                                           199.10

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 164.40     164.40
  clock reconvergence pessimism                                                                      0.00     164.40
  clock uncertainty                                                                                 50.00     214.40
  fifo2/data_mem_reg_19__120_/clk (d04fyj03yd0b0)                                                             214.40 r
  library hold time                                                                1.00            -11.67     202.74
  data required time                                                                                          202.74
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.74
  data arrival time                                                                                          -199.10
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.63


  Startpoint: fifo2/data_mem_reg_24__43_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__44_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.66     155.66
  fifo2/data_mem_reg_24__43_/clk (d04fyj03yd0b0)                         22.58                       0.00     155.66 r
  fifo2/data_mem_reg_24__43_/o (d04fyj03yd0b0)                           15.14     1.00             24.25 &   179.91 r
  fifo2/data_mem_1002_ (net)                      2     2.29 
  fifo2/cts728/a (d04bfn11wn0a5)                                 0.00    15.17     1.00     0.00     0.45 &   180.36 r
  fifo2/cts728/o (d04bfn11wn0a5)                                          6.59     1.00             19.35 &   199.71 r
  fifo2/n8458 (net)                               1     0.60 
  fifo2/data_mem_reg_24__44_/si (d04fyj03yd0b0)                  0.00     6.59     1.00     0.00     0.05 &   199.76 r
  data arrival time                                                                                           199.76

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.26     162.26
  clock reconvergence pessimism                                                                      0.00     162.26
  clock uncertainty                                                                                 50.00     212.26
  fifo2/data_mem_reg_24__44_/clk (d04fyj03yd0b0)                                                              212.26 r
  library hold time                                                                1.00             -8.86     203.39
  data required time                                                                                          203.39
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          203.39
  data arrival time                                                                                          -199.76
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.63


  Startpoint: fifo2/data_mem_reg_10__117_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_10__118_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  158.45     158.45
  fifo2/data_mem_reg_10__117_/clk (d04fyj03yd0b0)                         22.82                       0.00     158.45 r
  fifo2/data_mem_reg_10__117_/o (d04fyj03yd0b0)                            8.58     1.00             21.07 &   179.52 f
  fifo2/data_mem_2994_ (net)                       2     2.22 
  fifo2/cts3241/a (d04bfn11wn0a5)                                 0.00     8.64     1.00     0.00     0.51 &   180.03 f
  fifo2/cts3241/o (d04bfn11wn0a5)                                          5.21     1.00             19.21 &   199.25 f
  fifo2/n11029 (net)                               1     0.52 
  fifo2/data_mem_reg_10__118_/si (d04fyj03yd0b0)                  0.00     5.21     1.00     0.00     0.04 &   199.29 f
  data arrival time                                                                                            199.29

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  164.61     164.61
  clock reconvergence pessimism                                                                       0.00     164.61
  clock uncertainty                                                                                  50.00     214.61
  fifo2/data_mem_reg_10__118_/clk (d04fyj03yd0b0)                                                              214.61 r
  library hold time                                                                 1.00            -11.68     202.92
  data required time                                                                                           202.92
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           202.92
  data arrival time                                                                                           -199.29
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.63


  Startpoint: fifo0/data_mem_reg_14__61_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_29__59_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.02     154.02
  fifo0/data_mem_reg_14__61_/clk (d04fyj03yd0b0)                         22.36                       0.00     154.02 r
  fifo0/data_mem_reg_14__61_/o (d04fyj03yd0b0)                           13.43     1.00             23.18 &   177.20 r
  fifo0/data_mem_14__61_ (net)                    2     2.00 
  fifo0/cts1906/a (d04bfn11wn0a5)                               -0.40    13.46     1.00    -0.05     0.42 &   177.61 r
  fifo0/cts1906/o (d04bfn11wn0a5)                                         6.90     1.00             19.02 &   196.64 r
  fifo0/n5878 (net)                               1     0.67 
  fifo0/data_mem_reg_29__59_/si (d04fyj03yd0b0)                 -0.39     6.90     1.00    -0.05     0.08 &   196.72 r
  data arrival time                                                                                           196.72

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.25     159.25
  clock reconvergence pessimism                                                                      0.00     159.25
  clock uncertainty                                                                                 50.00     209.25
  fifo0/data_mem_reg_29__59_/clk (d04fyj03yd0b0)                                                              209.25 r
  library hold time                                                                1.00             -8.89     200.35
  data required time                                                                                          200.35
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.35
  data arrival time                                                                                          -196.72
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.63


  Startpoint: fifo2/data_mem_reg_4__117_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_117_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.95     151.95
  fifo2/data_mem_reg_4__117_/clk (d04fyj03yd0b0)                         25.52                       0.00     151.95 r
  fifo2/data_mem_reg_4__117_/o (d04fyj03yd0b0)                           16.30     1.00             25.75 &   177.70 r
  fifo2/data_mem_3816_ (net)                      2     2.61 
  fifo2/U822/b (d04can03yn0d0)                                   0.00    16.33     1.00     0.00     0.52 &   178.22 r
  fifo2/U822/o1 (d04can03yn0d0)                                           5.39     1.00              5.42 &   183.64 f
  fifo2/n227 (net)                                1     1.50 
  fifo2/U823/d (d04nan04yd0b7)                                  -0.09     5.46     1.00    -0.01     0.42 &   184.07 f
  fifo2/U823/o1 (d04nan04yd0b7)                                           6.79     1.00              7.60 &   191.67 r
  fifo2/n236 (net)                                1     1.53 
  fifo2/U829/a (d04non02yn0c5)                                  -0.46     6.85     1.00    -0.06     0.37 &   192.04 r
  fifo2/U829/o1 (d04non02yn0c5)                                           4.85     1.00              5.08 &   197.12 f
  fifo2/n248 (net)                                1     1.90 
  fifo2/place1620/a (d04nan02yn0f0)                              0.00     4.91     1.00     0.00     0.40 &   197.52 f
  fifo2/place1620/o1 (d04nan02yn0f0)                                      6.53     1.00              5.10 &   202.62 r
  fifo2/N485 (net)                                1     6.36 
  fifo2/data_rd_reg_117_/d (d04fyj03yd0c0)                      -0.24    13.72     1.00    -0.03     7.88 &   210.50 r
  data arrival time                                                                                           210.50

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.43     162.43
  clock reconvergence pessimism                                                                      0.00     162.43
  clock uncertainty                                                                                 50.00     212.43
  fifo2/data_rd_reg_117_/clk (d04fyj03yd0c0)                                                                  212.43 r
  library hold time                                                                1.00              1.70     214.13
  data required time                                                                                          214.13
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          214.13
  data arrival time                                                                                          -210.50
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.63


  Startpoint: fifo2/data_mem_reg_7__109_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_6__107_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.96     159.96
  fifo2/data_mem_reg_7__109_/clk (d04fyj03yd0b0)                         20.66                       0.00     159.96 r
  fifo2/data_mem_reg_7__109_/o (d04fyj03yd0b0)                           13.26     1.00             22.77 &   182.73 r
  fifo2/data_mem_3397_ (net)                      2     1.96 
  fifo2/cts3584/a (d04bfn11wn0a5)                               -0.63    13.28     1.00    -0.08     0.26 &   182.99 r
  fifo2/cts3584/o (d04bfn11wn0a5)                                         6.34     1.00             18.47 &   201.46 r
  fifo2/n11380 (net)                              1     0.56 
  fifo2/data_mem_reg_6__107_/si (d04fyj03yd0b0)                  0.00     6.34     1.00     0.00     0.05 &   201.51 r
  data arrival time                                                                                           201.51

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.97     163.97
  clock reconvergence pessimism                                                                      0.00     163.97
  clock uncertainty                                                                                 50.00     213.97
  fifo2/data_mem_reg_6__107_/clk (d04fyj03yd0b0)                                                              213.97 r
  library hold time                                                                1.00             -8.83     205.14
  data required time                                                                                          205.14
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          205.14
  data arrival time                                                                                          -201.51
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.63


  Startpoint: fifo2/data_mem_reg_27__109_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_2__107_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  157.85     157.85
  fifo2/data_mem_reg_27__109_/clk (d04fyj03yd0b0)                         22.61                       0.00     157.85 r
  fifo2/data_mem_reg_27__109_/o (d04fyj03yd0b0)                           12.62     1.00             22.44 &   180.29 r
  fifo2/data_mem_657_ (net)                        2     1.77 
  fifo2/cts258/a (d04bfn11wn0a5)                                 -0.38    12.64     1.00    -0.06     0.24 &   180.53 r
  fifo2/cts258/o (d04bfn11wn0a5)                                           7.46     1.00             19.18 &   199.71 r
  fifo2/n7970 (net)                                1     0.77 
  fifo2/data_mem_reg_2__107_/si (d04fyj03yd0c0)                   0.00     7.47     1.00     0.00     0.14 &   199.85 r
  data arrival time                                                                                            199.85

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  162.33     162.33
  clock reconvergence pessimism                                                                       0.00     162.33
  clock uncertainty                                                                                  50.00     212.33
  fifo2/data_mem_reg_2__107_/clk (d04fyj03yd0c0)                                                               212.33 r
  library hold time                                                                 1.00             -8.86     203.47
  data required time                                                                                           203.47
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           203.47
  data arrival time                                                                                           -199.85
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.62


  Startpoint: fifo2/data_mem_reg_2__74_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_2__67_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                151.90     151.90
  fifo2/data_mem_reg_2__74_/clk (d04fyj03yd0b0)                         23.82                       0.00     151.90 r
  fifo2/data_mem_reg_2__74_/o (d04fyj03yd0b0)                            9.09     1.00             21.91 &   173.81 f
  fifo2/data_mem_4047_ (net)                     2     2.50 
  fifo2/cts4236/a (d04bfn11wn0a5)                               0.00     9.14     1.00     0.00     0.49 &   174.30 f
  fifo2/cts4236/o (d04bfn11wn0a5)                                        5.00     1.00             19.20 &   193.50 f
  fifo2/n12057 (net)                             1     0.46 
  fifo2/data_mem_reg_2__67_/si (d04fyj03yd0b0)                  0.00     5.00     1.00     0.00     0.03 &   193.53 f
  data arrival time                                                                                          193.53

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.77     158.77
  clock reconvergence pessimism                                                                     0.00     158.77
  clock uncertainty                                                                                50.00     208.77
  fifo2/data_mem_reg_2__67_/clk (d04fyj03yd0b0)                                                              208.77 r
  library hold time                                                               1.00            -11.61     197.15
  data required time                                                                                         197.15
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         197.15
  data arrival time                                                                                         -193.53
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.62


  Startpoint: fifo2/data_mem_reg_19__92_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_26__92_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.07     157.07
  fifo2/data_mem_reg_19__92_/clk (d04fyj03yd0b0)                         21.56                       0.00     157.07 r
  fifo2/data_mem_reg_19__92_/o (d04fyj03yd0b0)                           13.47     1.00             23.07 &   180.15 r
  fifo2/data_mem_1736_ (net)                      2     1.99 
  fifo2/cts1069/a (d04bfn11wn0a5)                                0.00    13.48     1.00     0.00     0.30 &   180.45 r
  fifo2/cts1069/o (d04bfn11wn0a5)                                         6.44     1.00             18.63 &   199.08 r
  fifo2/n8807 (net)                               1     0.58 
  fifo2/data_mem_reg_26__92_/si (d04fyj03yd0b0)                  0.00     6.44     1.00     0.00     0.05 &   199.13 r
  data arrival time                                                                                           199.13

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.56     161.56
  clock reconvergence pessimism                                                                      0.00     161.56
  clock uncertainty                                                                                 50.00     211.56
  fifo2/data_mem_reg_26__92_/clk (d04fyj03yd0b0)                                                              211.56 r
  library hold time                                                                1.00             -8.81     202.75
  data required time                                                                                          202.75
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.75
  data arrival time                                                                                          -199.13
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.62


  Startpoint: init_mask_alu0_seed3_reg_132_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_128_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    153.14     153.14
  init_mask_alu0_seed3_reg_132_/clk (d04fyj03yd0b0)                         19.44                       0.00     153.14 r
  init_mask_alu0_seed3_reg_132_/o (d04fyj03yd0b0)                           14.30     1.00             22.91 &   176.05 r
  init_mask_alu0_seed3_132 (net)                     2     2.06 
  cts2098/a (d04bfn11wn0a5)                                         0.00    14.33     1.00     0.00     0.43 &   176.49 r
  cts2098/o (d04bfn11wn0a5)                                                  6.41     1.00             18.91 &   195.40 r
  n7966 (net)                                        1     0.57 
  init_mask_alu0_seed3_reg_128_/si (d04fyj03yd0b0)                  0.00     6.41     1.00     0.00     0.05 &   195.45 r
  data arrival time                                                                                              195.45

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    157.86     157.86
  clock reconvergence pessimism                                                                         0.00     157.86
  clock uncertainty                                                                                    50.00     207.86
  init_mask_alu0_seed3_reg_128_/clk (d04fyj03yd0b0)                                                              207.86 r
  library hold time                                                                   1.00             -8.80     199.06
  data required time                                                                                             199.06
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             199.06
  data arrival time                                                                                             -195.45
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.61


  Startpoint: fifo0/data_mem_reg_22__54_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_10__52_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.85     156.85
  fifo0/data_mem_reg_22__54_/clk (d04fyj03yd0c0)                         20.74                       0.00     156.85 r
  fifo0/data_mem_reg_22__54_/o (d04fyj03yd0c0)                            9.39     1.00             21.60 &   178.45 r
  fifo0/data_mem_22__54_ (net)                    2     2.42 
  fifo0/cts1493/a (d04bfn11wn0a5)                               -0.70     9.49     1.00    -0.10     0.58 &   179.03 r
  fifo0/cts1493/o (d04bfn11wn0a5)                                         7.36     1.00             17.94 &   196.98 r
  fifo0/n5456 (net)                               1     0.77 
  fifo0/data_mem_reg_10__52_/si (d04fyj03yd0b0)                 -0.30     7.36     1.00    -0.04     0.09 &   197.07 r
  data arrival time                                                                                           197.07

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.60     159.60
  clock reconvergence pessimism                                                                      0.00     159.60
  clock uncertainty                                                                                 50.00     209.60
  fifo0/data_mem_reg_10__52_/clk (d04fyj03yd0b0)                                                              209.60 r
  library hold time                                                                1.00             -8.92     200.68
  data required time                                                                                          200.68
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.68
  data arrival time                                                                                          -197.07
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.61


  Startpoint: fifo2/data_mem_reg_1__93_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_93_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.56     154.56
  fifo2/data_mem_reg_1__93_/clk (d04fyj03yd0b0)                         19.75                       0.00     154.56 r
  fifo2/data_mem_reg_1__93_/o (d04fyj03yd0b0)                           10.91     1.00             20.65 &   175.20 r
  fifo2/data_mem_4203_ (net)                     2     1.39 
  fifo2/U3969/d (d04can03nn0a5)                                 0.00    10.92     1.00     0.00     0.25 &   175.45 r
  fifo2/U3969/o1 (d04can03nn0a5)                                         9.94     1.00              9.53 &   184.98 f
  fifo2/n2802 (net)                              1     1.29 
  fifo2/U3973/a (d04nan04yn0b5)                                -1.16     9.97     1.00    -0.87    -0.51 &   184.46 f
  fifo2/U3973/o1 (d04nan04yn0b5)                                         8.64     1.00              9.76 &   194.22 r
  fifo2/n2808 (net)                              1     1.06 
  fifo2/U3979/a (d04non02yn0c0)                                -0.66     8.64     1.00    -0.08     0.09 &   194.32 r
  fifo2/U3979/o1 (d04non02yn0c0)                                         3.80     1.00              3.82 &   198.13 f
  fifo2/n2809 (net)                              1     1.13 
  fifo2/U3980/b (d04nan02ln0c0)                                 0.00     3.83     1.00     0.00     0.22 &   198.35 f
  fifo2/U3980/o1 (d04nan02ln0c0)                                        10.94     1.00              9.16 &   207.52 r
  fifo2/N72 (net)                                1     2.75 
  fifo2/data_rd_reg_93_/d (d04fyj03yd0c0)                      -1.03    11.55     1.00    -0.13     2.43 &   209.94 r
  data arrival time                                                                                          209.94

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.80     161.80
  clock reconvergence pessimism                                                                     0.00     161.80
  clock uncertainty                                                                                50.00     211.80
  fifo2/data_rd_reg_93_/clk (d04fyj03yd0c0)                                                                  211.80 r
  library hold time                                                               1.00              1.75     213.55
  data required time                                                                                         213.55
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         213.55
  data arrival time                                                                                         -209.94
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.61


  Startpoint: fifo2/data_mem_reg_7__95_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__95_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.18     154.18
  fifo2/data_mem_reg_7__95_/clk (d04fyj03yd0b0)                         22.82                       0.00     154.18 r
  fifo2/data_mem_reg_7__95_/o (d04fyj03yd0b0)                            7.87     1.00             20.15 &   174.33 f
  fifo2/data_mem_3383_ (net)                     2     1.79 
  fifo2/route406/a (d04bfn11wn0a5)                              0.00     7.88     1.00     0.00     0.24 &   174.57 f
  fifo2/route406/o (d04bfn11wn0a5)                                       6.58     1.00             20.34 &   194.91 f
  fifo2/n12976 (net)                             1     0.96 
  fifo2/data_mem_reg_3__95_/si (d04fyj03yd0b0)                 -0.44     6.60     1.00    -0.06     0.18 &   195.09 f
  data arrival time                                                                                          195.09

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.57     160.57
  clock reconvergence pessimism                                                                     0.00     160.57
  clock uncertainty                                                                                50.00     210.57
  fifo2/data_mem_reg_3__95_/clk (d04fyj03yd0b0)                                                              210.57 r
  library hold time                                                               1.00            -11.87     198.69
  data required time                                                                                         198.69
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         198.69
  data arrival time                                                                                         -195.09
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.61


  Startpoint: fifo0/data_mem_reg_0__65_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_0__66_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                147.58     147.58
  fifo0/data_mem_reg_0__65_/clk (d04fyj03yd0b0)                         18.91                       0.00     147.58 r
  fifo0/data_mem_reg_0__65_/o (d04fyj03yd0b0)                           13.54     1.00             22.17 &   169.74 r
  fifo0/data_mem_0__65_ (net)                    2     1.86 
  fifo0/cts1532/a (d04bfn11wn0a5)                               0.00    13.55     1.00     0.00     0.25 &   169.99 r
  fifo0/cts1532/o (d04bfn11wn0a5)                                        7.75     1.00             19.74 &   189.73 r
  fifo0/n5495 (net)                              1     0.82 
  fifo0/data_mem_reg_0__66_/si (d04fyj03yd0b0)                  0.00     7.75     1.00     0.00     0.15 &   189.88 r
  data arrival time                                                                                          189.88

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                152.42     152.42
  clock reconvergence pessimism                                                                     0.00     152.42
  clock uncertainty                                                                                50.00     202.42
  fifo0/data_mem_reg_0__66_/clk (d04fyj03yd0b0)                                                              202.42 r
  library hold time                                                               1.00             -8.93     193.49
  data required time                                                                                         193.49
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         193.49
  data arrival time                                                                                         -189.88
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.61


  Startpoint: fifo2/data_mem_reg_9__58_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_11__58_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.00     153.00
  fifo2/data_mem_reg_9__58_/clk (d04fyj03yd0b0)                         21.11                       0.00     153.00 r
  fifo2/data_mem_reg_9__58_/o (d04fyj03yd0b0)                           12.11     1.00             21.79 &   174.79 r
  fifo2/data_mem_3072_ (net)                     2     1.65 
  fifo2/cts87/a (d04bfn11wn0a5)                                -0.95    12.13     1.00    -0.13     0.14 &   174.93 r
  fifo2/cts87/o (d04bfn11wn0a5)                                          8.69     1.00             19.98 &   194.91 r
  fifo2/n7809 (net)                              1     1.00 
  fifo2/data_mem_reg_11__58_/si (d04fyj03yd0b0)                 0.00     8.69     1.00     0.00     0.18 &   195.08 r
  data arrival time                                                                                          195.08

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                157.69     157.69
  clock reconvergence pessimism                                                                     0.00     157.69
  clock uncertainty                                                                                50.00     207.69
  fifo2/data_mem_reg_11__58_/clk (d04fyj03yd0b0)                                                             207.69 r
  library hold time                                                               1.00             -9.00     198.68
  data required time                                                                                         198.68
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         198.68
  data arrival time                                                                                         -195.08
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.60


  Startpoint: fifo0/data_rd_reg_55_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_0__41_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               169.39     169.39
  fifo0/data_rd_reg_55_/clk (d04fyj03yd0c0)                            23.32                       0.00     169.39 r
  fifo0/data_rd_reg_55_/o (d04fyj03yd0c0)                              12.14     1.00             21.90 &   191.29 f
  fifo0/data_rd[55] (net)                       3     7.17 
  fifo0/data_mem_reg_0__41_/si (d04fyj03yd0b0)                -0.86    15.43     1.00    -0.10     2.08 &   193.37 f
  data arrival time                                                                                         193.37

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               160.29     160.29
  clock reconvergence pessimism                                                                    0.00     160.29
  clock uncertainty                                                                               50.00     210.29
  fifo0/data_mem_reg_0__41_/clk (d04fyj03yd0b0)                                                             210.29 r
  library hold time                                                              1.00            -13.33     196.97
  data required time                                                                                        196.97
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        196.97
  data arrival time                                                                                        -193.37
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -3.60


  Startpoint: init_mask_alu0_seed3_reg_55_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_3__49_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    154.87     154.87
  init_mask_alu0_seed3_reg_55_/clk (d04fyj03yd0b0)                          20.32                       0.00     154.87 r
  init_mask_alu0_seed3_reg_55_/o (d04fyj03yd0b0)                             9.83     1.00             19.91 &   174.77 r
  init_mask_alu0_seed3_55 (net)                      1     1.16 
  cts1199/a (d04bfn11wn0a5)                                        -0.71     9.84     1.00    -0.10     0.14 &   174.91 r
  cts1199/o (d04bfn11wn0a5)                                                 11.87     1.00             20.92 &   195.83 r
  n7067 (net)                                        2     1.39 
  init_mask_alu0_mask_reg_3__49_/si (d04fyj03yd0b0)                 0.00    11.87     1.00     0.00     0.12 &   195.96 r
  data arrival time                                                                                              195.96

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    158.79     158.79
  clock reconvergence pessimism                                                                         0.00     158.79
  clock uncertainty                                                                                    50.00     208.79
  init_mask_alu0_mask_reg_3__49_/clk (d04fyj03yd0b0)                                                             208.79 r
  library hold time                                                                   1.00             -9.24     199.56
  data required time                                                                                             199.56
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             199.56
  data arrival time                                                                                             -195.96
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.60


  Startpoint: init_mask_alu0_mask_reg_2__99_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_2__93_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     158.60     158.60
  init_mask_alu0_mask_reg_2__99_/clk (d04fyj03yd0b0)                         23.12                       0.00     158.60 r
  init_mask_alu0_mask_reg_2__99_/o (d04fyj03yd0b0)                            9.49     1.00             22.05 &   180.65 f
  mask_alu[739] (net)                                 3     2.71 
  init_mask_alu0_mask_reg_2__93_/si (d04fyj03yd0b0)                 -0.16     9.57     1.00    -0.02     0.59 &   181.25 f
  data arrival time                                                                                               181.25

  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     147.27     147.27
  clock reconvergence pessimism                                                                          0.00     147.27
  clock uncertainty                                                                                     50.00     197.27
  init_mask_alu0_mask_reg_2__93_/clk (d04fyj03yd0b0)                                                              197.27 r
  library hold time                                                                    1.00            -12.43     184.84
  data required time                                                                                              184.84
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              184.84
  data arrival time                                                                                              -181.25
  -------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -3.60


  Startpoint: init_mask_alu0_mask_reg_4__97_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed4_reg_101_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     157.39     157.39
  init_mask_alu0_mask_reg_4__97_/clk (d04fyj03ld0c0)                         24.48                       0.00     157.39 r
  init_mask_alu0_mask_reg_4__97_/o (d04fyj03ld0c0)                            9.71     1.00             29.54 &   186.94 f
  mask_alu[481] (net)                                 3     3.57 
  init_mask_alu0_seed4_reg_101_/si (d04fyj03yd0b0)                  -0.64     9.92     1.00    -0.08     0.92 &   187.85 f
  data arrival time                                                                                               187.85

  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     154.03     154.03
  clock reconvergence pessimism                                                                          0.00     154.03
  clock uncertainty                                                                                     50.00     204.03
  init_mask_alu0_seed4_reg_101_/clk (d04fyj03yd0b0)                                                               204.03 r
  library hold time                                                                    1.00            -12.59     191.43
  data required time                                                                                              191.43
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              191.43
  data arrival time                                                                                              -187.85
  -------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -3.58


  Startpoint: fifo0/data_mem_reg_24__58_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_5__58_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.62     149.62
  fifo0/data_mem_reg_24__58_/clk (d04fyj03yd0b0)                         20.51                       0.00     149.62 r
  fifo0/data_mem_reg_24__58_/o (d04fyj03yd0b0)                            9.60     1.00             19.75 &   169.36 r
  fifo0/data_mem_24__58_ (net)                    1     1.10 
  fifo0/cts763/a (d04bfn11wn0a5)                                -0.09     9.62     1.00    -0.01     0.23 &   169.59 r
  fifo0/cts763/o (d04bfn11wn0a5)                                          9.86     1.00             19.83 &   189.42 r
  fifo0/n4708 (net)                               2     1.17 
  fifo0/data_mem_reg_5__58_/si (d04fyj03yd0b0)                   0.00     9.87     1.00     0.00     0.16 &   189.59 r
  data arrival time                                                                                           189.59

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.28     152.28
  clock reconvergence pessimism                                                                      0.00     152.28
  clock uncertainty                                                                                 50.00     202.28
  fifo0/data_mem_reg_5__58_/clk (d04fyj03yd0b0)                                                               202.28 r
  library hold time                                                                1.00             -9.12     193.16
  data required time                                                                                          193.16
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          193.16
  data arrival time                                                                                          -189.59
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.57


  Startpoint: fifo2/data_mem_reg_15__101_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_101_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  152.68     152.68
  fifo2/data_mem_reg_15__101_/clk (d04fyj03yd0b0)                         19.52                       0.00     152.68 r
  fifo2/data_mem_reg_15__101_/o (d04fyj03yd0b0)                           15.54     1.00             24.22 &   176.90 r
  fifo2/data_mem_2293_ (net)                       2     2.43 
  fifo2/U2255/b (d04can03yn0d0)                                   0.00    15.55     1.00     0.00     0.33 &   177.23 r
  fifo2/U2255/o1 (d04can03yn0d0)                                           4.83     1.00              4.57 &   181.80 f
  fifo2/n1042 (net)                                1     0.70 
  fifo2/U2259/c (d04nan04yn0c0)                                  -0.02     4.83     1.00    -0.02     0.05 &   181.85 f
  fifo2/U2259/o1 (d04nan04yn0c0)                                           5.86     1.00              6.65 &   188.49 r
  fifo2/n1045 (net)                                1     1.63 
  fifo2/U2260/b (d04non02yn0d5)                                   0.00     5.88     1.00     0.00     0.22 &   188.72 r
  fifo2/U2260/o1 (d04non02yn0d5)                                           6.97     1.00              5.51 &   194.23 f
  fifo2/n1058 (net)                                1     5.28 
  fifo2/U2288/a (d04nan02nn0b6)                                  -3.29    12.31     1.00    -2.32     4.01 &   198.24 f
  fifo2/U2288/o1 (d04nan02nn0b6)                                           8.46     1.00             10.64 &   208.88 r
  fifo2/N640 (net)                                 1     2.01 
  fifo2/data_rd_reg_101_/d (d04fyj03yd0c0)                       -0.22     8.56     1.00    -0.03     0.64 &   209.52 r
  data arrival time                                                                                            209.52

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  161.32     161.32
  clock reconvergence pessimism                                                                       0.00     161.32
  clock uncertainty                                                                                  50.00     211.32
  fifo2/data_rd_reg_101_/clk (d04fyj03yd0c0)                                                                   211.32 r
  library hold time                                                                 1.00              1.77     213.09
  data required time                                                                                           213.09
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           213.09
  data arrival time                                                                                           -209.52
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.57


  Startpoint: fifo2/data_mem_reg_31__92_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_13__95_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.55     154.55
  fifo2/data_mem_reg_31__92_/clk (d04fky00yd0b0)                         25.91                       0.00     154.55 r
  fifo2/data_mem_reg_31__92_/o (d04fky00yd0b0)                            5.35     1.00             19.61 &   174.15 f
  fifo2/data_mem_92_ (net)                        2     1.57 
  fifo2/cts2218/a (d04bfn11wn0a5)                                0.00     5.37     1.00     0.00     0.25 &   174.40 f
  fifo2/cts2218/o (d04bfn11wn0a5)                                         4.92     1.00             17.24 &   191.65 f
  fifo2/n9982 (net)                               1     0.47 
  fifo2/data_mem_reg_13__95_/si (d04fyj03yd0b0)                  0.00     4.92     1.00     0.00     0.04 &   191.68 f
  data arrival time                                                                                           191.68

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.86     156.86
  clock reconvergence pessimism                                                                      0.00     156.86
  clock uncertainty                                                                                 50.00     206.86
  fifo2/data_mem_reg_13__95_/clk (d04fyj03yd0b0)                                                              206.86 r
  library hold time                                                                1.00            -11.61     195.25
  data required time                                                                                          195.25
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          195.25
  data arrival time                                                                                          -191.68
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.57


  Startpoint: init_mask_alu0_seed6_reg_112_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_6__105_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    143.32     143.32
  init_mask_alu0_seed6_reg_112_/clk (d04fyj03yd0c0)                         18.69                       0.00     143.32 r
  init_mask_alu0_seed6_reg_112_/o (d04fyj03yd0c0)                            5.03     1.00             17.00 &   160.32 f
  init_mask_alu0_seed6[112] (net)                    1     1.02 
  cts775/a (d04bfn13wn0b0)                                         -0.31     5.05     1.00    -0.06     0.14 &   160.45 f
  cts775/o (d04bfn13wn0b0)                                                   6.27     1.00             45.41 &   205.87 f
  n6642 (net)                                        2     1.30 
  init_mask_alu0_mask_reg_6__105_/d (d04fyj03yd0c0)                 0.00     6.28     1.00     0.00     0.19 &   206.06 f
  data arrival time                                                                                              206.06

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    161.65     161.65
  clock reconvergence pessimism                                                                         0.00     161.65
  clock uncertainty                                                                                    50.00     211.65
  init_mask_alu0_mask_reg_6__105_/clk (d04fyj03yd0c0)                                                            211.65 r
  library hold time                                                                   1.00             -2.02     209.63
  data required time                                                                                             209.63
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             209.63
  data arrival time                                                                                             -206.06
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.57


  Startpoint: fifo2/data_mem_reg_30__29_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_29_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.42     153.42
  fifo2/data_mem_reg_30__29_/clk (d04fyj03yd0c0)                         20.76                       0.00     153.42 r
  fifo2/data_mem_reg_30__29_/o (d04fyj03yd0c0)                            8.70     1.00             20.94 &   174.35 r
  fifo2/data_mem_166_ (net)                       2     1.98 
  fifo2/U1224/d (d04can03ln0a5)                                 -0.13     8.75     1.00    -0.02     0.42 &   174.77 r
  fifo2/U1224/o1 (d04can03ln0a5)                                          6.88     1.00              7.60 &   182.37 f
  fifo2/n537 (net)                                1     0.60 
  fifo2/U1233/a (d04ann04yd0b7)                                 -0.10     6.88     1.00    -0.01     0.04 &   182.41 f
  fifo2/U1233/o (d04ann04yd0b7)                                           6.10     1.00             13.71 &   196.12 f
  fifo2/n543 (net)                                1     2.53 
  fifo2/place627/b (d04nab03yd0i5)                               0.00     6.27     1.00     0.00     0.71 &   196.83 f
  fifo2/place627/out (d04nab03yd0i5)                                      5.88     1.00              4.79 &   201.62 r
  fifo2/N136 (net)                                1     5.57 
  fifo2/data_rd_reg_29_/d (d04fyj03yd0g0)                       -1.84    11.01     1.00    -0.76     5.33 &   206.95 r
  data arrival time                                                                                           206.95

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.91     157.91
  clock reconvergence pessimism                                                                      0.00     157.91
  clock uncertainty                                                                                 50.00     207.91
  fifo2/data_rd_reg_29_/clk (d04fyj03yd0g0)                                                                   207.91 r
  library hold time                                                                1.00              2.60     210.51
  data required time                                                                                          210.51
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          210.51
  data arrival time                                                                                          -206.95
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.56


  Startpoint: gen_ecc_in0_ecc_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_30__66_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               138.86     138.86
  gen_ecc_in0_ecc_reg_2_/clk (d04fyj03yd0b0)                           15.40                       0.00     138.86 r
  gen_ecc_in0_ecc_reg_2_/o (d04fyj03yd0b0)                             11.49     1.00             20.19 &   159.05 r
  ecc0[2] (net)                                 2     1.48 
  place827/a (d04bfn00ynuc0)                                  -0.89    11.50     1.00    -0.10     0.14 &   159.20 r
  place827/o (d04bfn00ynuc0)                                            3.71     1.00              8.94 &   168.13 r
  n828 (net)                                    1     0.81 
  route1250/a (d04bfn00ynud5)                                  0.00     3.71     1.00     0.00     0.08 &   168.21 r
  route1250/o (d04bfn00ynud5)                                          20.53     1.00             10.33 &   178.55 r
  n11111 (net)                                 28    30.95 
  fifo0/data_mem_reg_30__66_/d (d04fyj03yd0b0)                -1.22    75.41     1.00    -0.13    31.35 &   209.90 r
  data arrival time                                                                                         209.90

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               159.59     159.59
  clock reconvergence pessimism                                                                    0.00     159.59
  clock uncertainty                                                                               50.00     209.59
  fifo0/data_mem_reg_30__66_/clk (d04fyj03yd0b0)                                                            209.59 r
  library hold time                                                              1.00              3.88     213.46
  data required time                                                                                        213.46
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        213.46
  data arrival time                                                                                        -209.90
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -3.56


  Startpoint: fifo2/data_mem_reg_13__94_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_31__98_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 150.83     150.83
  fifo2/data_mem_reg_13__94_/clk (d04fyj03yd0b0)                         24.04                       0.00     150.83 r
  fifo2/data_mem_reg_13__94_/o (d04fyj03yd0b0)                            8.04     1.00             18.87 &   169.70 r
  fifo2/data_mem_2560_ (net)                      1     0.69 
  fifo2/cts60/a (d04bfn11wn0a5)                                  0.00     8.04     1.00     0.00     0.05 &   169.74 r
  fifo2/cts60/o (d04bfn11wn0a5)                                           9.24     1.00             18.32 &   188.06 r
  fifo2/n7782 (net)                               1     0.97 
  fifo2/cts61/a (d04bfn11wn0a5)                                  0.00     9.24     1.00     0.00     0.15 &   188.20 r
  fifo2/cts61/o (d04bfn11wn0a5)                                          10.83     1.00             20.58 &   208.78 r
  fifo2/n9133 (net)                               2     1.37 
  fifo2/data_mem_reg_31__98_/si (d04fky00yd0b0)                  0.00    10.84     1.00     0.00     0.23 &   209.01 r
  data arrival time                                                                                           209.01

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.66     161.66
  clock reconvergence pessimism                                                                      0.00     161.66
  clock uncertainty                                                                                 50.00     211.66
  fifo2/data_mem_reg_31__98_/clk (d04fky00yd0b0)                                                              211.66 r
  library hold time                                                                1.00              0.91     212.57
  data required time                                                                                          212.57
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          212.57
  data arrival time                                                                                          -209.01
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.56


  Startpoint: fifo2/data_mem_reg_19__84_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_84_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.10     151.10
  fifo2/data_mem_reg_19__84_/clk (d04fyj03yd0b0)                         21.26                       0.00     151.10 r
  fifo2/data_mem_reg_19__84_/o (d04fyj03yd0b0)                           11.98     1.00             21.78 &   172.89 r
  fifo2/data_mem_1728_ (net)                      2     1.64 
  fifo2/U3234/b (d04can03nn0a5)                                  0.00    11.99     1.00     0.00     0.28 &   173.17 r
  fifo2/U3234/o1 (d04can03nn0a5)                                          9.97     1.00             10.62 &   183.79 f
  fifo2/n1969 (net)                               1     1.17 
  fifo2/U3237/b (d04nan04nd0d7)                                 -1.23     9.98     1.00    -0.99    -0.75 &   183.04 f
  fifo2/U3237/o1 (d04nan04nd0d7)                                          6.13     1.00              8.01 &   191.05 r
  fifo2/n1976 (net)                               1     1.34 
  fifo2/U3243/a (d04non02nn0c0)                                 -0.10     6.16     1.00    -0.01     0.32 &   191.37 r
  fifo2/U3243/o1 (d04non02nn0c0)                                          5.55     1.00              5.93 &   197.30 f
  fifo2/n1977 (net)                               1     2.30 
  fifo2/U1261/a (d04nan02yd0f0)                                  0.00     5.70     1.00     0.00     0.65 &   197.95 f
  fifo2/U1261/o1 (d04nan02yd0f0)                                          7.38     1.00              5.41 &   203.37 r
  fifo2/N81 (net)                                 1     5.55 
  fifo2/data_rd_reg_84_/d (d04fyj03yd0c0)                       -1.23    12.32     1.00    -0.41     6.47 &   209.84 r
  data arrival time                                                                                           209.84

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.70     161.70
  clock reconvergence pessimism                                                                      0.00     161.70
  clock uncertainty                                                                                 50.00     211.70
  fifo2/data_rd_reg_84_/clk (d04fyj03yd0c0)                                                                   211.70 r
  library hold time                                                                1.00              1.70     213.40
  data required time                                                                                          213.40
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          213.40
  data arrival time                                                                                          -209.84
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.56


  Startpoint: alu_core0_tmp_add_reg_41_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_core0_dout_reg_41_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                150.05     150.05
  alu_core0_tmp_add_reg_41_/clk (d04fyj03yd0b0)                         16.06                       0.00     150.05 r
  alu_core0_tmp_add_reg_41_/o (d04fyj03yd0b0)                           15.42     1.00             23.76 &   173.81 r
  alu_core0_tmp_add_41_ (net)                    2     2.49 
  U20722/b (d04nan02nn0c0)                                     -2.75    15.45     1.00    -1.65    -1.17 &   172.64 r
  U20722/o1 (d04nan02nn0c0)                                              4.66     1.00              4.73 &   177.37 f
  n20133 (net)                                   1     0.75 
  U20686/a (d04nan02yn0b5)                                     -0.06     4.67     1.00    -0.01     0.10 &   177.47 f
  U20686/o1 (d04nan02yn0b5)                                              4.83     1.00              5.56 &   183.03 r
  n18251 (net)                                   1     0.58 
  U20674/c (d04cak01nn0b0)                                      0.00     4.84     1.00     0.00     0.07 &   183.11 r
  U20674/o1 (d04cak01nn0b0)                                              6.34     1.00              6.64 &   189.74 f
  n18256 (net)                                   1     1.59 
  U20029/b (d04nan03yn0b5)                                     -0.92     6.41     1.00    -0.91    -0.43 &   189.31 f
  U20029/o1 (d04nan03yn0b5)                                             11.66     1.00             12.93 &   202.25 r
  alu_core0_N590 (net)                           1     2.08 
  alu_core0_dout_reg_41_/d (d04fyj03yd0c0)                     -1.50    11.80     1.00    -1.13    -0.23 &   202.02 r
  data arrival time                                                                                          202.02

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.91     153.91
  clock reconvergence pessimism                                                                     0.00     153.91
  clock uncertainty                                                                                50.00     203.91
  alu_core0_dout_reg_41_/clk (d04fyj03yd0c0)                                                                 203.91 r
  library hold time                                                               1.00              1.67     205.58
  data required time                                                                                         205.58
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         205.58
  data arrival time                                                                                         -202.02
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.56


  Startpoint: fifo0/data_mem_reg_9__49_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_49_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                152.92     152.92
  fifo0/data_mem_reg_9__49_/clk (d04fyj03yd0b0)                         24.24                       0.00     152.92 r
  fifo0/data_mem_reg_9__49_/o (d04fyj03yd0b0)                            9.67     1.00             20.38 &   173.30 r
  fifo0/data_mem_9__49_ (net)                    2     1.09 
  fifo0/U1228/d (d04can03ln0a5)                                 0.00     9.67     1.00     0.00     0.15 &   173.45 r
  fifo0/U1228/o1 (d04can03ln0a5)                                         8.28     1.00              8.74 &   182.19 f
  fifo0/n526 (net)                               1     0.82 
  fifo0/U1232/a (d04nan04nd0b7)                                -0.92     8.28     1.00    -0.78    -0.69 &   181.51 f
  fifo0/U1232/o1 (d04nan04nd0b7)                                         8.21     1.00              9.97 &   191.48 r
  fifo0/n527 (net)                               1     1.72 
  fifo0/U1233/b (d04non02yn0b3)                                 0.00     8.28     1.00     0.00     0.52 &   192.00 r
  fifo0/U1233/o1 (d04non02yn0b3)                                         9.10     1.00             10.51 &   202.51 f
  fifo0/n5401 (net)                              1     2.81 
  fifo0/U1245/a (d04nan02yn0d5)                                -0.55     9.40     1.00    -0.07     1.10 &   203.61 f
  fifo0/U1245/o1 (d04nan02yn0d5)                                         8.52     1.00              6.12 &   209.74 r
  fifo0/N51 (net)                                1     8.50 
  fifo0/data_rd_reg_49_/d (d04fyj03yd0b0)                      -4.31    27.57     1.00    -2.17    14.82 &   224.55 r
  data arrival time                                                                                          224.55

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                175.96     175.96
  clock reconvergence pessimism                                                                     0.00     175.96
  clock uncertainty                                                                                50.00     225.96
  fifo0/data_rd_reg_49_/clk (d04fyj03yd0b0)                                                                  225.96 r
  library hold time                                                               1.00              2.15     228.11
  data required time                                                                                         228.11
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         228.11
  data arrival time                                                                                         -224.55
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.56


  Startpoint: fifo0/data_mem_reg_9__61_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_29__61_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.89     155.89
  fifo0/data_mem_reg_9__61_/clk (d04fyj03yd0b0)                         23.56                       0.00     155.89 r
  fifo0/data_mem_reg_9__61_/o (d04fyj03yd0b0)                           11.94     1.00             22.01 &   177.89 r
  fifo0/data_mem_9__61_ (net)                    2     1.59 
  fifo0/cts702/a (d04bfn11wn0a5)                                0.00    11.95     1.00     0.00     0.23 &   178.12 r
  fifo0/cts702/o (d04bfn11wn0a5)                                         6.90     1.00             18.47 &   196.59 r
  fifo0/n4642 (net)                              1     0.67 
  fifo0/data_mem_reg_29__61_/si (d04fyj03yd0b0)                 0.00     6.90     1.00     0.00     0.11 &   196.71 r
  data arrival time                                                                                          196.71

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.15     159.15
  clock reconvergence pessimism                                                                     0.00     159.15
  clock uncertainty                                                                                50.00     209.15
  fifo0/data_mem_reg_29__61_/clk (d04fyj03yd0b0)                                                             209.15 r
  library hold time                                                               1.00             -8.89     200.26
  data required time                                                                                         200.26
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         200.26
  data arrival time                                                                                         -196.71
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.55


  Startpoint: init_mask_alu0_seed0_reg_29_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed0_reg_22_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   154.89     154.89
  init_mask_alu0_seed0_reg_29_/clk (d04fyj03yd0b0)                         20.67                       0.00     154.89 r
  init_mask_alu0_seed0_reg_29_/o (d04fyj03yd0b0)                            8.67     1.00             20.69 &   175.59 f
  init_mask_alu0_seed0_29 (net)                     2     2.20 
  cts2431/a (d04bfn11wn0a5)                                       -0.42     8.71     1.00    -0.07     0.33 &   175.92 f
  cts2431/o (d04bfn11wn0a5)                                                 5.30     1.00             19.36 &   195.28 f
  n8299 (net)                                       1     0.55 
  init_mask_alu0_seed0_reg_22_/si (d04fyj03yd0b0)                  0.00     5.30     1.00     0.00     0.06 &   195.33 f
  data arrival time                                                                                             195.33

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   160.64     160.64
  clock reconvergence pessimism                                                                        0.00     160.64
  clock uncertainty                                                                                   50.00     210.64
  init_mask_alu0_seed0_reg_22_/clk (d04fyj03yd0b0)                                                              210.64 r
  library hold time                                                                  1.00            -11.76     198.88
  data required time                                                                                            198.88
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            198.88
  data arrival time                                                                                            -195.33
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -3.55


  Startpoint: fifo2/data_mem_reg_15__80_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_15__78_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.79     155.79
  fifo2/data_mem_reg_15__80_/clk (d04fyj03yd0b0)                         22.10                       0.00     155.79 r
  fifo2/data_mem_reg_15__80_/o (d04fyj03yd0b0)                            8.61     1.00             20.96 &   176.75 f
  fifo2/data_mem_2272_ (net)                      2     2.22 
  fifo2/cts320/a (d04bfn11wn0a5)                                 0.00     8.66     1.00     0.00     0.46 &   177.21 f
  fifo2/cts320/o (d04bfn11wn0a5)                                          5.49     1.00             19.58 &   196.79 f
  fifo2/n8034 (net)                               1     0.60 
  fifo2/data_mem_reg_15__78_/si (d04fyj03yd0b0)                  0.00     5.49     1.00     0.00     0.07 &   196.86 f
  data arrival time                                                                                           196.86

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.14     162.14
  clock reconvergence pessimism                                                                      0.00     162.14
  clock uncertainty                                                                                 50.00     212.14
  fifo2/data_mem_reg_15__78_/clk (d04fyj03yd0b0)                                                              212.14 r
  library hold time                                                                1.00            -11.73     200.41
  data required time                                                                                          200.41
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.41
  data arrival time                                                                                          -196.86
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.55


  Startpoint: fifo0/data_mem_reg_10__23_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_8__23_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 170.39     170.39
  fifo0/data_mem_reg_10__23_/clk (d04fyj03yd0b0)                         23.64                       0.00     170.39 r
  fifo0/data_mem_reg_10__23_/o (d04fyj03yd0b0)                           13.60     1.00             23.45 &   193.84 r
  fifo0/data_mem_10__23_ (net)                    2     2.01 
  fifo0/cts990/a (d04bfn11wn0a5)                                -0.84    13.63     1.00    -0.11     0.30 &   194.14 r
  fifo0/cts990/o (d04bfn11wn0a5)                                          6.44     1.00             18.69 &   212.83 r
  fifo0/n4941 (net)                               1     0.58 
  fifo0/data_mem_reg_8__23_/si (d04fyj03yd0b0)                   0.00     6.44     1.00     0.00     0.05 &   212.88 r
  data arrival time                                                                                           212.88

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 175.20     175.20
  clock reconvergence pessimism                                                                      0.00     175.20
  clock uncertainty                                                                                 50.00     225.20
  fifo0/data_mem_reg_8__23_/clk (d04fyj03yd0b0)                                                               225.20 r
  library hold time                                                                1.00             -8.77     216.43
  data required time                                                                                          216.43
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          216.43
  data arrival time                                                                                          -212.88
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.55


  Startpoint: fifo1/data_rd_reg_17_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__19_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                163.36     163.36
  fifo1/data_rd_reg_17_/clk (d04fyj03yd0c0)                             22.04                       0.00     163.36 r
  fifo1/data_rd_reg_17_/o (d04fyj03yd0c0)                               19.70     1.00             24.01 &   187.37 f
  fifo1/data_rd[17] (net)                        6    14.16 
  fifo1/data_mem_reg_23__19_/si (d04fyj03yd0b0)                 0.00    24.45     1.00     0.00     2.28 &   189.65 f
  data arrival time                                                                                          189.65

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                157.92     157.92
  clock reconvergence pessimism                                                                     0.00     157.92
  clock uncertainty                                                                                50.00     207.92
  fifo1/data_mem_reg_23__19_/clk (d04fyj03yd0b0)                                                             207.92 r
  library hold time                                                               1.00            -14.73     193.19
  data required time                                                                                         193.19
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         193.19
  data arrival time                                                                                         -189.65
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.55


  Startpoint: fifo2/data_mem_reg_20__66_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_66_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.44     154.44
  fifo2/data_mem_reg_20__66_/clk (d04fyj03yd0b0)                         24.33                       0.00     154.44 r
  fifo2/data_mem_reg_20__66_/o (d04fyj03yd0b0)                           10.81     1.00             21.23 &   175.68 r
  fifo2/data_mem_1573_ (net)                      2     1.33 
  fifo2/U3000/b (d04can03wn0a5)                                  0.00    10.81     1.00     0.00     0.16 &   175.84 r
  fifo2/U3000/o1 (d04can03wn0a5)                                          8.65     1.00             11.61 &   187.45 f
  fifo2/n1713 (net)                               1     0.80 
  fifo2/place1201/c (d04ann04yd0b7)                             -1.49     8.66     1.00    -1.19    -1.02 &   186.43 f
  fifo2/place1201/o (d04ann04yd0b7)                                       4.89     1.00             14.94 &   201.37 f
  fifo2/n4559 (net)                               1     1.75 
  fifo2/place1554/a (d04nan04yd0f0)                              0.00     4.97     1.00     0.00     0.45 &   201.82 f
  fifo2/place1554/o1 (d04nan04yd0f0)                                      6.38     1.00              5.50 &   207.32 r
  fifo2/N99 (net)                                 1     2.96 
  fifo2/data_rd_reg_66_/d (d04fyj03yd0c0)                       -0.11     8.02     1.00    -0.01     3.17 &   210.49 r
  data arrival time                                                                                           210.49

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.28     162.28
  clock reconvergence pessimism                                                                      0.00     162.28
  clock uncertainty                                                                                 50.00     212.28
  fifo2/data_rd_reg_66_/clk (d04fyj03yd0c0)                                                                   212.28 r
  library hold time                                                                1.00              1.76     214.03
  data required time                                                                                          214.03
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          214.03
  data arrival time                                                                                          -210.49
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.54


  Startpoint: fifo2/data_mem_reg_8__60_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__54_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.33     155.33
  fifo2/data_mem_reg_8__60_/clk (d04fyj03yd0b0)                         22.72                       0.00     155.33 r
  fifo2/data_mem_reg_8__60_/o (d04fyj03yd0b0)                            9.54     1.00             20.04 &   175.37 r
  fifo2/data_mem_3211_ (net)                     1     1.08 
  fifo2/cts2570/a (d04bfn11wn0a5)                               0.00     9.56     1.00     0.00     0.31 &   175.67 r
  fifo2/cts2570/o (d04bfn11wn0a5)                                        9.66     1.00             19.72 &   195.39 r
  fifo2/n10342 (net)                             2     1.15 
  fifo2/data_mem_reg_5__54_/si (d04fyj03yd0b0)                  0.00     9.66     1.00     0.00     0.07 &   195.47 r
  data arrival time                                                                                          195.47

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.09     158.09
  clock reconvergence pessimism                                                                     0.00     158.09
  clock uncertainty                                                                                50.00     208.09
  fifo2/data_mem_reg_5__54_/clk (d04fyj03yd0b0)                                                              208.09 r
  library hold time                                                               1.00             -9.09     199.00
  data required time                                                                                         199.00
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         199.00
  data arrival time                                                                                         -195.47
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.53


  Startpoint: fifo0/data_mem_reg_11__42_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_9__42_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.80     158.80
  fifo0/data_mem_reg_11__42_/clk (d04fyj03yd0b0)                         24.90                       0.00     158.80 r
  fifo0/data_mem_reg_11__42_/o (d04fyj03yd0b0)                            8.45     1.00             19.38 &   178.18 r
  fifo0/data_mem_11__42_ (net)                    1     0.78 
  fifo0/cts1149/a (d04bfn11wn0a5)                                0.00     8.46     1.00     0.00     0.08 &   178.25 r
  fifo0/cts1149/o (d04bfn11wn0a5)                                         9.95     1.00             19.47 &   197.73 r
  fifo0/n5104 (net)                               2     1.19 
  fifo0/data_mem_reg_9__42_/si (d04fyj03yd0b0)                   0.00     9.96     1.00     0.00     0.14 &   197.87 r
  data arrival time                                                                                           197.87

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.52     160.52
  clock reconvergence pessimism                                                                      0.00     160.52
  clock uncertainty                                                                                 50.00     210.52
  fifo0/data_mem_reg_9__42_/clk (d04fyj03yd0b0)                                                               210.52 r
  library hold time                                                                1.00             -9.13     201.40
  data required time                                                                                          201.40
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.40
  data arrival time                                                                                          -197.87
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.53


  Startpoint: fifo0/data_mem_reg_24__67_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_5__68_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 148.69     148.69
  fifo0/data_mem_reg_24__67_/clk (d04fyj03yd0b0)                         19.91                       0.00     148.69 r
  fifo0/data_mem_reg_24__67_/o (d04fyj03yd0b0)                           12.26     1.00             21.74 &   170.44 r
  fifo0/data_mem_24__67_ (net)                    2     1.70 
  fifo0/cts1067/a (d04bfn11wn0a5)                                0.00    12.27     1.00     0.00     0.28 &   170.72 r
  fifo0/cts1067/o (d04bfn11wn0a5)                                         6.35     1.00             18.12 &   188.84 r
  fifo0/n5019 (net)                               1     0.57 
  fifo0/data_mem_reg_5__68_/si (d04fyj03yd0b0)                   0.00     6.35     1.00     0.00     0.05 &   188.90 r
  data arrival time                                                                                           188.90

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.23     151.23
  clock reconvergence pessimism                                                                      0.00     151.23
  clock uncertainty                                                                                 50.00     201.23
  fifo0/data_mem_reg_5__68_/clk (d04fyj03yd0b0)                                                               201.23 r
  library hold time                                                                1.00             -8.81     192.42
  data required time                                                                                          192.42
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          192.42
  data arrival time                                                                                          -188.90
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.52


  Startpoint: fifo2/data_mem_reg_2__68_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_2__75_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                152.71     152.71
  fifo2/data_mem_reg_2__68_/clk (d04fyj03yd0b0)                         23.98                       0.00     152.71 r
  fifo2/data_mem_reg_2__68_/o (d04fyj03yd0b0)                            8.84     1.00             21.67 &   174.37 f
  fifo2/data_mem_4041_ (net)                     2     2.36 
  fifo2/cts4248/a (d04bfn11wn0a5)                               0.00     8.88     1.00     0.00     0.47 &   174.84 f
  fifo2/cts4248/o (d04bfn11wn0a5)                                        5.17     1.00             19.28 &   194.12 f
  fifo2/n12069 (net)                             1     0.51 
  fifo2/data_mem_reg_2__75_/si (d04fyj03yd0b0)                  0.00     5.17     1.00     0.00     0.05 &   194.17 f
  data arrival time                                                                                          194.17

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.33     159.33
  clock reconvergence pessimism                                                                     0.00     159.33
  clock uncertainty                                                                                50.00     209.33
  fifo2/data_mem_reg_2__75_/clk (d04fyj03yd0b0)                                                              209.33 r
  library hold time                                                               1.00            -11.64     197.69
  data required time                                                                                         197.69
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         197.69
  data arrival time                                                                                         -194.17
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.52


  Startpoint: fifo0/data_mem_reg_10__14_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_5__14_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 164.24     164.24
  fifo0/data_mem_reg_10__14_/clk (d04fyj03yd0b0)                         27.85                       0.00     164.24 r
  fifo0/data_mem_reg_10__14_/o (d04fyj03yd0b0)                           11.04     1.00             21.77 &   186.01 r
  fifo0/data_mem_10__14_ (net)                    2     1.33 
  fifo0/cts1366/a (d04bfn11wn0a5)                                0.00    11.04     1.00     0.00     0.13 &   186.13 r
  fifo0/cts1366/o (d04bfn11wn0a5)                                         7.15     1.00             18.35 &   204.48 r
  fifo0/n5326 (net)                               1     0.73 
  fifo0/data_mem_reg_5__14_/si (d04fyj03yd0b0)                  -0.11     7.16     1.00    -0.01     0.13 &   204.61 r
  data arrival time                                                                                           204.61

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 167.00     167.00
  clock reconvergence pessimism                                                                      0.00     167.00
  clock uncertainty                                                                                 50.00     217.00
  fifo0/data_mem_reg_5__14_/clk (d04fyj03yd0b0)                                                               217.00 r
  library hold time                                                                1.00             -8.86     208.13
  data required time                                                                                          208.13
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          208.13
  data arrival time                                                                                          -204.61
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.52


  Startpoint: fifo2/data_mem_reg_0__72_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_0__71_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                151.59     151.59
  fifo2/data_mem_reg_0__72_/clk (d04fyj03yd0b0)                         23.15                       0.00     151.59 r
  fifo2/data_mem_reg_0__72_/o (d04fyj03yd0b0)                            9.13     1.00             21.80 &   173.39 f
  fifo2/data_mem_4319_ (net)                     2     2.47 
  fifo2/cts4390/a (d04bfn11wn0a5)                               0.00     9.15     1.00     0.00     0.33 &   173.72 f
  fifo2/cts4390/o (d04bfn11wn0a5)                                        5.06     1.00             19.28 &   193.00 f
  fifo2/n12216 (net)                             1     0.47 
  fifo2/data_mem_reg_0__71_/si (d04fyj03yd0b0)                  0.00     5.06     1.00     0.00     0.04 &   193.03 f
  data arrival time                                                                                          193.03

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.19     158.19
  clock reconvergence pessimism                                                                     0.00     158.19
  clock uncertainty                                                                                50.00     208.19
  fifo2/data_mem_reg_0__71_/clk (d04fyj03yd0b0)                                                              208.19 r
  library hold time                                                               1.00            -11.64     196.55
  data required time                                                                                         196.55
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         196.55
  data arrival time                                                                                         -193.03
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.51


  Startpoint: fifo2/data_mem_reg_21__128_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__122_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  150.48     150.48
  fifo2/data_mem_reg_21__128_/clk (d04fyj03yd0b0)                         20.15                       0.00     150.48 r
  fifo2/data_mem_reg_21__128_/o (d04fyj03yd0b0)                            9.40     1.00             21.42 &   171.89 f
  fifo2/data_mem_1498_ (net)                       2     2.59 
  fifo2/cts2992/a (d04bfn11wn0a5)                                 0.00     9.42     1.00     0.00     0.34 &   172.24 f
  fifo2/cts2992/o (d04bfn11wn0a5)                                          5.13     1.00             19.50 &   191.73 f
  fifo2/n10774 (net)                               1     0.49 
  fifo2/data_mem_reg_23__122_/si (d04fyj03yd0b0)                  0.00     5.13     1.00     0.00     0.04 &   191.78 f
  data arrival time                                                                                            191.78

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  157.04     157.04
  clock reconvergence pessimism                                                                       0.00     157.04
  clock uncertainty                                                                                  50.00     207.04
  fifo2/data_mem_reg_23__122_/clk (d04fyj03yd0b0)                                                              207.04 r
  library hold time                                                                 1.00            -11.75     195.29
  data required time                                                                                           195.29
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           195.29
  data arrival time                                                                                           -191.78
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.51


  Startpoint: fifo2/data_mem_reg_18__77_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__81_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.05     157.05
  fifo2/data_mem_reg_18__77_/clk (d04fyj03yd0b0)                         22.40                       0.00     157.05 r
  fifo2/data_mem_reg_18__77_/o (d04fyj03yd0b0)                           13.67     1.00             23.37 &   180.43 r
  fifo2/data_mem_1858_ (net)                      2     2.05 
  fifo2/cts2551/a (d04bfn11wn0a5)                               -1.13    13.70     1.00    -0.16     0.31 &   180.74 r
  fifo2/cts2551/o (d04bfn11wn0a5)                                         7.03     1.00             19.22 &   199.95 r
  fifo2/n10323 (net)                              1     0.69 
  fifo2/data_mem_reg_7__81_/si (d04fyj03yd0b0)                   0.00     7.04     1.00     0.00     0.11 &   200.07 r
  data arrival time                                                                                           200.07

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 162.48     162.48
  clock reconvergence pessimism                                                                      0.00     162.48
  clock uncertainty                                                                                 50.00     212.48
  fifo2/data_mem_reg_7__81_/clk (d04fyj03yd0b0)                                                               212.48 r
  library hold time                                                                1.00             -8.90     203.57
  data required time                                                                                          203.57
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          203.57
  data arrival time                                                                                          -200.07
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.51


  Startpoint: fifo2/data_mem_reg_14__36_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__37_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.09     158.09
  fifo2/data_mem_reg_14__36_/clk (d04fyj03yd0b0)                         22.43                       0.00     158.09 r
  fifo2/data_mem_reg_14__36_/o (d04fyj03yd0b0)                           11.97     1.00             21.96 &   180.05 r
  fifo2/data_mem_2365_ (net)                      2     1.64 
  fifo2/cts2743/a (d04bfn11wn0a5)                               -0.14    11.99     1.00    -0.02     0.33 &   180.38 r
  fifo2/cts2743/o (d04bfn11wn0a5)                                         6.44     1.00             18.10 &   198.48 r
  fifo2/n10519 (net)                              1     0.59 
  fifo2/data_mem_reg_29__37_/si (d04fyj03yd0b0)                  0.00     6.44     1.00     0.00     0.06 &   198.54 r
  data arrival time                                                                                           198.54

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.90     160.90
  clock reconvergence pessimism                                                                      0.00     160.90
  clock uncertainty                                                                                 50.00     210.90
  fifo2/data_mem_reg_29__37_/clk (d04fyj03yd0b0)                                                              210.90 r
  library hold time                                                                1.00             -8.86     202.04
  data required time                                                                                          202.04
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.04
  data arrival time                                                                                          -198.54
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.50


  Startpoint: fifo0/data_mem_reg_2__42_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_17__42_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.16     158.16
  fifo0/data_mem_reg_2__42_/clk (d04fyj03yd0b0)                         28.46                       0.00     158.16 r
  fifo0/data_mem_reg_2__42_/o (d04fyj03yd0b0)                           13.57     1.00             24.05 &   182.21 r
  fifo0/data_mem_2__42_ (net)                    2     1.97 
  fifo0/cts271/a (d04bfn11wn0a5)                                0.00    13.59     1.00     0.00     0.36 &   182.57 r
  fifo0/cts271/o (d04bfn11wn0a5)                                         7.07     1.00             19.20 &   201.77 r
  fifo0/n4199 (net)                              1     0.69 
  fifo0/data_mem_reg_17__42_/si (d04fyj03yd0c0)                -0.58     7.07     1.00    -0.09    -0.01 &   201.77 r
  data arrival time                                                                                          201.77

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                164.05     164.05
  clock reconvergence pessimism                                                                     0.00     164.05
  clock uncertainty                                                                                50.00     214.05
  fifo0/data_mem_reg_17__42_/clk (d04fyj03yd0c0)                                                             214.05 r
  library hold time                                                               1.00             -8.78     205.27
  data required time                                                                                         205.27
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         205.27
  data arrival time                                                                                         -201.77
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.50


  Startpoint: fifo0/data_mem_reg_27__40_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_23__40_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.25     157.25
  fifo0/data_mem_reg_27__40_/clk (d04fyj03yd0b0)                         25.36                       0.00     157.25 r
  fifo0/data_mem_reg_27__40_/o (d04fyj03yd0b0)                           11.54     1.00             21.99 &   179.24 r
  fifo0/data_mem_27__40_ (net)                    2     1.50 
  fifo0/route214/a (d04bfn11wn0a5)                               0.00    11.55     1.00     0.00     0.15 &   179.39 r
  fifo0/route214/o (d04bfn11wn0a5)                                        7.31     1.00             18.66 &   198.05 r
  fifo0/n6706 (net)                               1     0.75 
  fifo0/data_mem_reg_23__40_/si (d04fyj03yd0b0)                  0.00     7.32     1.00     0.00     0.13 &   198.18 r
  data arrival time                                                                                           198.18

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.56     160.56
  clock reconvergence pessimism                                                                      0.00     160.56
  clock uncertainty                                                                                 50.00     210.56
  fifo0/data_mem_reg_23__40_/clk (d04fyj03yd0b0)                                                              210.56 r
  library hold time                                                                1.00             -8.88     201.68
  data required time                                                                                          201.68
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.68
  data arrival time                                                                                          -198.18
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.50


  Startpoint: fifo1/data_mem_reg_5__36_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__35_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                167.76     167.76
  fifo1/data_mem_reg_5__36_/clk (d04fyj03yd0b0)                         21.98                       0.00     167.76 r
  fifo1/data_mem_reg_5__36_/o (d04fyj03yd0b0)                           13.00     1.00             22.76 &   190.52 r
  fifo1/data_mem_1908_ (net)                     2     1.89 
  fifo1/cts604/a (d04bfn11wn0a5)                                0.00    13.02     1.00     0.00     0.35 &   190.86 r
  fifo1/cts604/o (d04bfn11wn0a5)                                         6.25     1.00             18.29 &   209.15 r
  fifo1/n4229 (net)                              1     0.55 
  fifo1/data_mem_reg_22__35_/si (d04fyj03yd0b0)                 0.00     6.25     1.00     0.00     0.03 &   209.18 r
  data arrival time                                                                                          209.18

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                171.50     171.50
  clock reconvergence pessimism                                                                     0.00     171.50
  clock uncertainty                                                                                50.00     221.50
  fifo1/data_mem_reg_22__35_/clk (d04fyj03yd0b0)                                                             221.50 r
  library hold time                                                               1.00             -8.82     212.68
  data required time                                                                                         212.68
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         212.68
  data arrival time                                                                                         -209.18
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.50


  Startpoint: fifo2/data_mem_reg_26__9_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_26__11_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.83     159.83
  fifo2/data_mem_reg_26__9_/clk (d04fyj03yd0b0)                         22.03                       0.00     159.83 r
  fifo2/data_mem_reg_26__9_/o (d04fyj03yd0b0)                            9.27     1.00             21.70 &   181.53 f
  fifo2/data_mem_694_ (net)                      2     2.63 
  fifo2/cts1811/a (d04bfn11wn0a5)                              -0.38     9.37     1.00    -0.05     0.64 &   182.17 f
  fifo2/cts1811/o (d04bfn11wn0a5)                                        5.06     1.00             19.38 &   201.54 f
  fifo2/n9564 (net)                              1     0.47 
  fifo2/data_mem_reg_26__11_/si (d04fyj03yd0b0)                 0.00     5.06     1.00     0.00     0.03 &   201.58 f
  data arrival time                                                                                          201.58

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                166.76     166.76
  clock reconvergence pessimism                                                                     0.00     166.76
  clock uncertainty                                                                                50.00     216.76
  fifo2/data_mem_reg_26__11_/clk (d04fyj03yd0b0)                                                             216.76 r
  library hold time                                                               1.00            -11.68     205.07
  data required time                                                                                         205.07
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         205.07
  data arrival time                                                                                         -201.58
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.49


  Startpoint: fifo0/data_mem_reg_13__10_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_15__10_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.29     159.29
  fifo0/data_mem_reg_13__10_/clk (d04fyj03yd0c0)                         23.49                       0.00     159.29 r
  fifo0/data_mem_reg_13__10_/o (d04fyj03yd0c0)                            7.96     1.00             20.48 &   179.77 r
  fifo0/data_mem_13__10_ (net)                    2     1.45 
  fifo0/cts1255/a (d04bfn11wn0a5)                                0.00     7.96     1.00     0.00     0.16 &   179.93 r
  fifo0/cts1255/o (d04bfn11wn0a5)                                         5.82     1.00             16.06 &   196.00 r
  fifo0/n5212 (net)                               1     0.49 
  fifo0/data_mem_reg_15__10_/si (d04fyj03yd0b0)                  0.00     5.82     1.00     0.00     0.01 &   196.01 r
  data arrival time                                                                                           196.01

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.27     158.27
  clock reconvergence pessimism                                                                      0.00     158.27
  clock uncertainty                                                                                 50.00     208.27
  fifo0/data_mem_reg_15__10_/clk (d04fyj03yd0b0)                                                              208.27 r
  library hold time                                                                1.00             -8.77     199.50
  data required time                                                                                          199.50
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          199.50
  data arrival time                                                                                          -196.01
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.49


  Startpoint: fifo2/data_mem_reg_27__19_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_4__111_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 148.14     148.14
  fifo2/data_mem_reg_27__19_/clk (d04fyj03yd0b0)                         21.58                       0.00     148.14 r
  fifo2/data_mem_reg_27__19_/o (d04fyj03yd0b0)                            8.07     1.00             18.54 &   166.69 r
  fifo2/data_mem_567_ (net)                       1     0.72 
  fifo2/cts47/a (d04bfn11wn0a5)                                  0.00     8.07     1.00     0.00     0.06 &   166.75 r
  fifo2/cts47/o (d04bfn11wn0a5)                                          13.07     1.00             21.76 &   188.51 r
  fifo2/n7771 (net)                               2     1.76 
  fifo2/data_mem_reg_4__111_/si (d04fyj03yd0b0)                  0.00    13.09     1.00     0.00     0.38 &   188.89 r
  data arrival time                                                                                           188.89

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.79     151.79
  clock reconvergence pessimism                                                                      0.00     151.79
  clock uncertainty                                                                                 50.00     201.79
  fifo2/data_mem_reg_4__111_/clk (d04fyj03yd0b0)                                                              201.79 r
  library hold time                                                                1.00             -9.42     192.38
  data required time                                                                                          192.38
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          192.38
  data arrival time                                                                                          -188.89
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.49


  Startpoint: fifo2/data_mem_reg_9__66_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_11__66_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.78     153.78
  fifo2/data_mem_reg_9__66_/clk (d04fyj03yd0b0)                         23.14                       0.00     153.78 r
  fifo2/data_mem_reg_9__66_/o (d04fyj03yd0b0)                           13.64     1.00             23.41 &   177.19 r
  fifo2/data_mem_3080_ (net)                     2     2.02 
  fifo2/cts4479/a (d04bfn11wn0a5)                              -0.89    13.67     1.00    -0.12     0.31 &   177.50 r
  fifo2/cts4479/o (d04bfn11wn0a5)                                        6.74     1.00             18.97 &   196.47 r
  fifo2/n12309 (net)                             1     0.64 
  fifo2/data_mem_reg_11__66_/si (d04fyj03yd0b0)                 0.00     6.74     1.00     0.00     0.11 &   196.58 r
  data arrival time                                                                                          196.58

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.89     158.89
  clock reconvergence pessimism                                                                     0.00     158.89
  clock uncertainty                                                                                50.00     208.89
  fifo2/data_mem_reg_11__66_/clk (d04fyj03yd0b0)                                                             208.89 r
  library hold time                                                               1.00             -8.82     200.07
  data required time                                                                                         200.07
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         200.07
  data arrival time                                                                                         -196.58
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.49


  Startpoint: init_mask_in0_mask_reg_0__42_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_0__49_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    146.19     146.19
  init_mask_in0_mask_reg_0__42_/clk (d04fyj03yd0b0)                         21.93                       0.00     146.19 r
  init_mask_in0_mask_reg_0__42_/o (d04fyj03yd0b0)                           23.45     1.00             28.08 &   174.27 f
  mask_in[426] (net)                                 5     9.11 
  init_mask_in0_mask_reg_0__49_/si (d04fyj03ld0b0)                 -2.06    23.53     1.00    -0.26    -0.16 &   174.12 f
  data arrival time                                                                                              174.12

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    150.20     150.20
  clock reconvergence pessimism                                                                         0.00     150.20
  clock uncertainty                                                                                    50.00     200.20
  init_mask_in0_mask_reg_0__49_/clk (d04fyj03ld0b0)                                                              200.20 r
  library hold time                                                                   1.00            -22.60     177.61
  data required time                                                                                             177.61
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             177.61
  data arrival time                                                                                             -174.12
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.49


  Startpoint: fifo2/data_mem_reg_27__4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__14_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.55     155.55
  fifo2/data_mem_reg_27__4_/clk (d04fyj03yd0b0)                         21.24                       0.00     155.55 r
  fifo2/data_mem_reg_27__4_/o (d04fyj03yd0b0)                           14.46     1.00             23.80 &   179.34 r
  fifo2/data_mem_552_ (net)                      2     2.23 
  fifo2/cts1005/a (d04bfn11wn0a5)                              -0.24    14.50     1.00    -0.03     0.49 &   179.83 r
  fifo2/cts1005/o (d04bfn11wn0a5)                                        6.27     1.00             18.83 &   198.66 r
  fifo2/n8741 (net)                              1     0.54 
  fifo2/data_mem_reg_27__14_/si (d04fyj03yd0b0)                 0.00     6.27     1.00     0.00     0.02 &   198.69 r
  data arrival time                                                                                          198.69

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.98     160.98
  clock reconvergence pessimism                                                                     0.00     160.98
  clock uncertainty                                                                                50.00     210.98
  fifo2/data_mem_reg_27__14_/clk (d04fyj03yd0b0)                                                             210.98 r
  library hold time                                                               1.00             -8.81     202.17
  data required time                                                                                         202.17
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         202.17
  data arrival time                                                                                         -198.69
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.49


  Startpoint: fifo2/data_mem_reg_17__25_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__27_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.90     158.90
  fifo2/data_mem_reg_17__25_/clk (d04fyj03yd0b0)                         22.41                       0.00     158.90 r
  fifo2/data_mem_reg_17__25_/o (d04fyj03yd0b0)                           12.14     1.00             22.02 &   180.91 r
  fifo2/data_mem_1943_ (net)                      2     1.65 
  fifo2/cts1641/a (d04bfn11wn0a5)                                0.00    12.15     1.00     0.00     0.26 &   181.18 r
  fifo2/cts1641/o (d04bfn11wn0a5)                                         6.29     1.00             18.02 &   199.20 r
  fifo2/n9390 (net)                               1     0.56 
  fifo2/data_mem_reg_23__27_/si (d04fyj03yd0b0)                  0.00     6.29     1.00     0.00     0.04 &   199.24 r
  data arrival time                                                                                           199.24

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.59     161.59
  clock reconvergence pessimism                                                                      0.00     161.59
  clock uncertainty                                                                                 50.00     211.59
  fifo2/data_mem_reg_23__27_/clk (d04fyj03yd0b0)                                                              211.59 r
  library hold time                                                                1.00             -8.86     202.72
  data required time                                                                                          202.72
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.72
  data arrival time                                                                                          -199.24
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.48


  Startpoint: fifo0/data_mem_reg_27__19_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_27__21_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.71     163.71
  fifo0/data_mem_reg_27__19_/clk (d04fyj03yd0b0)                         32.66                       0.00     163.71 r
  fifo0/data_mem_reg_27__19_/o (d04fyj03yd0b0)                            7.96     1.00             21.33 &   185.03 f
  fifo0/data_mem_27__19_ (net)                    2     1.84 
  fifo0/cts2323/a (d04bfn11wn0a5)                               -0.77     7.98     1.00    -0.15     0.16 &   185.19 f
  fifo0/cts2323/o (d04bfn11wn0a5)                                         5.44     1.00             19.20 &   204.39 f
  fifo0/n6307 (net)                               1     0.60 
  fifo0/data_mem_reg_27__21_/si (d04fyj03yd0b0)                  0.00     5.44     1.00     0.00     0.12 &   204.51 f
  data arrival time                                                                                           204.51

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 169.47     169.47
  clock reconvergence pessimism                                                                      0.00     169.47
  clock uncertainty                                                                                 50.00     219.47
  fifo0/data_mem_reg_27__21_/clk (d04fyj03yd0b0)                                                              219.47 r
  library hold time                                                                1.00            -11.48     207.99
  data required time                                                                                          207.99
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          207.99
  data arrival time                                                                                          -204.51
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.48


  Startpoint: fifo0/data_mem_reg_18__56_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_23__54_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.98     149.98
  fifo0/data_mem_reg_18__56_/clk (d04fyj03yd0b0)                         23.84                       0.00     149.98 r
  fifo0/data_mem_reg_18__56_/o (d04fyj03yd0b0)                            8.33     1.00             21.09 &   171.06 f
  fifo0/data_mem_18__56_ (net)                    2     2.15 
  fifo0/cts2224/a (d04bfn11wn0a5)                               -0.42     8.41     1.00    -0.06     0.49 &   171.56 f
  fifo0/cts2224/o (d04bfn11wn0a5)                                         5.91     1.00             19.90 &   191.46 f
  fifo0/n6206 (net)                               1     0.74 
  fifo0/data_mem_reg_23__54_/si (d04fyj03yd0b0)                 -0.36     5.92     1.00    -0.05     0.09 &   191.55 f
  data arrival time                                                                                           191.55

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.84     156.84
  clock reconvergence pessimism                                                                      0.00     156.84
  clock uncertainty                                                                                 50.00     206.84
  fifo0/data_mem_reg_23__54_/clk (d04fyj03yd0b0)                                                              206.84 r
  library hold time                                                                1.00            -11.82     195.02
  data required time                                                                                          195.02
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          195.02
  data arrival time                                                                                          -191.55
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.48


  Startpoint: fifo1/data_mem_reg_24__40_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_rd_reg_40_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.69     157.69
  fifo1/data_mem_reg_24__40_/clk (d04fyj03yd0c0)                         23.56                       0.00     157.69 r
  fifo1/data_mem_reg_24__40_/o (d04fyj03yd0c0)                            7.83     1.00             20.46 &   178.15 r
  fifo1/data_mem_544_ (net)                       2     1.43 
  fifo1/U1803/d (d04can03nn0a5)                                  0.00     7.84     1.00     0.00     0.20 &   178.35 r
  fifo1/U1803/o1 (d04can03nn0a5)                                         10.65     1.00             10.01 &   188.36 f
  fifo1/n1056 (net)                               1     1.49 
  fifo1/U1806/b (d04nan04nd0b7)                                 -0.16    10.68     1.00    -0.02     0.41 &   188.77 f
  fifo1/U1806/o1 (d04nan04nd0b7)                                          6.47     1.00             10.28 &   199.05 r
  fifo1/n1063 (net)                               1     1.05 
  fifo1/U1812/a (d04non02yn0b5)                                 -0.09     6.49     1.00    -0.01     0.22 &   199.26 r
  fifo1/U1812/o1 (d04non02yn0b5)                                          5.48     1.00              5.91 &   205.18 f
  fifo1/n1075 (net)                               1     1.22 
  fifo1/U1824/a (d04nan02yn0b5)                                 -0.20     5.50     1.00    -0.03     0.20 &   205.38 f
  fifo1/U1824/o1 (d04nan02yn0b5)                                         11.93     1.00             11.43 &   216.81 r
  fifo1/N60 (net)                                 1     2.52 
  fifo1/data_rd_reg_40_/d (d04fyj03yd0c0)                       -2.39    12.18     1.00    -1.82    -0.61 &   216.20 r
  data arrival time                                                                                           216.20

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 167.97     167.97
  clock reconvergence pessimism                                                                      0.00     167.97
  clock uncertainty                                                                                 50.00     217.97
  fifo1/data_rd_reg_40_/clk (d04fyj03yd0c0)                                                                   217.97 r
  library hold time                                                                1.00              1.70     219.67
  data required time                                                                                          219.67
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          219.67
  data arrival time                                                                                          -216.20
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.47


  Startpoint: fifo2/data_mem_reg_20__44_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__42_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.11     155.11
  fifo2/data_mem_reg_20__44_/clk (d04fyj03yd0b0)                         20.31                       0.00     155.11 r
  fifo2/data_mem_reg_20__44_/o (d04fyj03yd0b0)                           15.10     1.00             24.30 &   179.41 r
  fifo2/data_mem_1551_ (net)                      2     2.45 
  fifo2/cts2783/a (d04bfn11wn0a5)                               -2.64    15.16     1.00    -1.83    -1.14 &   178.27 r
  fifo2/cts2783/o (d04bfn11wn0a5)                                         8.39     1.00             20.83 &   199.10 r
  fifo2/n10559 (net)                              1     0.94 
  fifo2/data_mem_reg_20__42_/si (d04fyj03yd0b0)                  0.00     8.40     1.00     0.00     0.21 &   199.31 r
  data arrival time                                                                                           199.31

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.76     161.76
  clock reconvergence pessimism                                                                      0.00     161.76
  clock uncertainty                                                                                 50.00     211.76
  fifo2/data_mem_reg_20__42_/clk (d04fyj03yd0b0)                                                              211.76 r
  library hold time                                                                1.00             -8.97     202.78
  data required time                                                                                          202.78
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.78
  data arrival time                                                                                          -199.31
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.47


  Startpoint: fifo0/data_mem_reg_16__50_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_50_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.34     152.34
  fifo0/data_mem_reg_16__50_/clk (d04fyj03yd0b0)                         18.66                       0.00     152.34 r
  fifo0/data_mem_reg_16__50_/o (d04fyj03yd0b0)                           10.94     1.00             20.50 &   172.84 r
  fifo0/data_mem_16__50_ (net)                    2     1.41 
  fifo0/U1375/d (d04can03nn0a5)                                  0.00    10.95     1.00     0.00     0.23 &   173.07 r
  fifo0/U1375/o1 (d04can03nn0a5)                                          6.83     1.00              6.85 &   179.92 f
  fifo0/n668 (net)                                1     0.65 
  fifo0/U1378/b (d04nan04yn0b5)                                  0.00     6.83     1.00     0.00     0.12 &   180.03 f
  fifo0/U1378/o1 (d04nan04yn0b5)                                         11.08     1.00             12.26 &   192.29 r
  fifo0/n670 (net)                                1     1.81 
  fifo0/U1379/b (d04non02yn0b5)                                 -0.57    11.18     1.00    -0.07     0.66 &   192.96 r
  fifo0/U1379/o1 (d04non02yn0b5)                                          6.64     1.00              8.86 &   201.82 f
  fifo0/n683 (net)                                1     1.66 
  fifo0/U1391/a (d04nan02yn0d5)                                  0.00     6.68     1.00     0.00     0.36 &   202.17 f
  fifo0/U1391/o1 (d04nan02yn0d5)                                          7.89     1.00              5.30 &   207.47 r
  fifo0/N50 (net)                                 1     8.76 
  fifo0/data_rd_reg_50_/d (d04fyj03yd0c0)                       -3.27    28.31     1.00    -1.76    16.07 &   223.54 r
  data arrival time                                                                                           223.54

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 175.39     175.39
  clock reconvergence pessimism                                                                      0.00     175.39
  clock uncertainty                                                                                 50.00     225.39
  fifo0/data_rd_reg_50_/clk (d04fyj03yd0c0)                                                                   225.39 r
  library hold time                                                                1.00              1.62     227.01
  data required time                                                                                          227.01
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          227.01
  data arrival time                                                                                          -223.54
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.47


  Startpoint: fifo0/data_mem_reg_19__38_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_9__40_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.94     153.94
  fifo0/data_mem_reg_19__38_/clk (d04fyj03yd0b0)                         25.31                       0.00     153.94 r
  fifo0/data_mem_reg_19__38_/o (d04fyj03yd0b0)                            8.20     1.00             19.19 &   173.13 r
  fifo0/data_mem_19__38_ (net)                    1     0.72 
  fifo0/route506/a (d04bfn11wn0a5)                               0.00     8.20     1.00     0.00     0.06 &   173.19 r
  fifo0/route506/o (d04bfn11wn0a5)                                       11.91     1.00             21.03 &   194.22 r
  fifo0/n6998 (net)                               2     1.57 
  fifo0/data_mem_reg_9__40_/si (d04fyj03yd0b0)                   0.00    11.92     1.00     0.00     0.26 &   194.48 r
  data arrival time                                                                                           194.48

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.25     157.25
  clock reconvergence pessimism                                                                      0.00     157.25
  clock uncertainty                                                                                 50.00     207.25
  fifo0/data_mem_reg_9__40_/clk (d04fyj03yd0b0)                                                               207.25 r
  library hold time                                                                1.00             -9.31     197.94
  data required time                                                                                          197.94
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          197.94
  data arrival time                                                                                          -194.48
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.47


  Startpoint: fifo2/data_mem_reg_0__43_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_0__44_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.10     158.10
  fifo2/data_mem_reg_0__43_/clk (d04fyj03yd0b0)                         22.61                       0.00     158.10 r
  fifo2/data_mem_reg_0__43_/o (d04fyj03yd0b0)                            8.33     1.00             18.92 &   177.02 r
  fifo2/data_mem_4290_ (net)                     1     0.77 
  fifo2/cts4681/a (d04bfn11wn0a5)                               0.00     8.33     1.00     0.00     0.05 &   177.06 r
  fifo2/cts4681/o (d04bfn11wn0a5)                                       10.46     1.00             20.01 &   197.07 r
  fifo2/n12519 (net)                             2     1.30 
  fifo2/data_mem_reg_0__44_/si (d04fyj03ld0b0)                  0.00    10.47     1.00     0.00     0.20 &   197.27 r
  data arrival time                                                                                          197.27

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                163.24     163.24
  clock reconvergence pessimism                                                                     0.00     163.24
  clock uncertainty                                                                                50.00     213.24
  fifo2/data_mem_reg_0__44_/clk (d04fyj03ld0b0)                                                              213.24 r
  library hold time                                                               1.00            -12.49     200.74
  data required time                                                                                         200.74
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         200.74
  data arrival time                                                                                         -197.27
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.47


  Startpoint: fifo0/data_mem_reg_6__9_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_18__9_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               152.25     152.25
  fifo0/data_mem_reg_6__9_/clk (d04fyj03yd0b0)                         25.08                       0.00     152.25 r
  fifo0/data_mem_reg_6__9_/o (d04fyj03yd0b0)                            8.64     1.00             21.64 &   173.89 f
  fifo0/data_mem_6__9_ (net)                    2     2.31 
  fifo0/cts892/a (d04bfn11wn0a5)                               0.00     8.73     1.00     0.00     0.61 &   174.50 f
  fifo0/cts892/o (d04bfn11wn0a5)                                        5.33     1.00             19.43 &   193.93 f
  fifo0/n4839 (net)                             1     0.56 
  fifo0/data_mem_reg_18__9_/si (d04fyj03yd0b0)                 0.00     5.33     1.00     0.00     0.10 &   194.03 f
  data arrival time                                                                                         194.03

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               159.18     159.18
  clock reconvergence pessimism                                                                    0.00     159.18
  clock uncertainty                                                                               50.00     209.18
  fifo0/data_mem_reg_18__9_/clk (d04fyj03yd0b0)                                                             209.18 r
  library hold time                                                              1.00            -11.69     197.49
  data required time                                                                                        197.49
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        197.49
  data arrival time                                                                                        -194.03
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -3.47


  Startpoint: gen_ecc_in0_ecc_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_25__67_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               142.97     142.97
  gen_ecc_in0_ecc_reg_3_/clk (d04fyj03yd0b0)                           16.68                       0.00     142.97 r
  gen_ecc_in0_ecc_reg_3_/o (d04fyj03yd0b0)                             12.96     1.00             23.02 &   165.99 f
  ecc0[3] (net)                                 2     3.91 
  place575/a (d04bfn00nn0f0)                                  -1.23    13.51     1.00    -0.50     1.05 &   167.04 f
  place575/o (d04bfn00nn0f0)                                           12.96     1.00             15.35 &   182.40 f
  n576 (net)                                   33    34.24 
  fifo0/data_mem_reg_25__67_/d (d04fyj03yd0b0)                -0.48    46.44     1.00    -0.26    12.36 &   194.76 f
  data arrival time                                                                                         194.76

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               155.88     155.88
  clock reconvergence pessimism                                                                    0.00     155.88
  clock uncertainty                                                                               50.00     205.88
  fifo0/data_mem_reg_25__67_/clk (d04fyj03yd0b0)                                                            205.88 r
  library hold time                                                              1.00             -7.66     198.22
  data required time                                                                                        198.22
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        198.22
  data arrival time                                                                                        -194.76
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -3.46


  Startpoint: fifo2/data_mem_reg_18__75_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_6__73_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.40     161.40
  fifo2/data_mem_reg_18__75_/clk (d04fyj03yd0b0)                         21.31                       0.00     161.40 r
  fifo2/data_mem_reg_18__75_/o (d04fyj03yd0b0)                            9.05     1.00             21.31 &   182.71 f
  fifo2/data_mem_1856_ (net)                      2     2.45 
  fifo2/cts2374/a (d04bfn11wn0a5)                                0.00     9.09     1.00     0.00     0.44 &   183.15 f
  fifo2/cts2374/o (d04bfn11wn0a5)                                         5.14     1.00             19.35 &   202.50 f
  fifo2/n10141 (net)                              1     0.50 
  fifo2/data_mem_reg_6__73_/si (d04fyj03yd0b0)                   0.00     5.14     1.00     0.00     0.04 &   202.54 f
  data arrival time                                                                                           202.54

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 167.69     167.69
  clock reconvergence pessimism                                                                      0.00     167.69
  clock uncertainty                                                                                 50.00     217.69
  fifo2/data_mem_reg_6__73_/clk (d04fyj03yd0b0)                                                               217.69 r
  library hold time                                                                1.00            -11.68     206.01
  data required time                                                                                          206.01
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          206.01
  data arrival time                                                                                          -202.54
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.46


  Startpoint: fifo2/data_mem_reg_0__118_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_0__117_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.89     151.89
  fifo2/data_mem_reg_0__118_/clk (d04fyj03yd0b0)                         21.88                       0.00     151.89 r
  fifo2/data_mem_reg_0__118_/o (d04fyj03yd0b0)                            8.73     1.00             21.20 &   173.09 f
  fifo2/data_mem_4365_ (net)                      2     2.33 
  fifo2/cts1197/a (d04bfn11wn0a5)                                0.00     8.78     1.00     0.00     0.43 &   173.51 f
  fifo2/cts1197/o (d04bfn11wn0a5)                                         5.62     1.00             19.78 &   193.30 f
  fifo2/n8938 (net)                               1     0.65 
  fifo2/data_mem_reg_0__117_/si (d04fyj03yd0b0)                 -0.21     5.62     1.00    -0.03     0.08 &   193.38 f
  data arrival time                                                                                           193.38

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.60     158.60
  clock reconvergence pessimism                                                                      0.00     158.60
  clock uncertainty                                                                                 50.00     208.60
  fifo2/data_mem_reg_0__117_/clk (d04fyj03yd0b0)                                                              208.60 r
  library hold time                                                                1.00            -11.76     196.84
  data required time                                                                                          196.84
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          196.84
  data arrival time                                                                                          -193.38
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.46


  Startpoint: fifo0/data_mem_reg_25__0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_0_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                147.90     147.90
  fifo0/data_mem_reg_25__0_/clk (d04fyj03yd0b0)                         20.86                       0.00     147.90 r
  fifo0/data_mem_reg_25__0_/o (d04fyj03yd0b0)                           11.57     1.00             21.27 &   169.17 r
  fifo0/data_mem_25__0_ (net)                    2     1.52 
  fifo0/U2316/d (d04can03wn0a5)                                 0.00    11.58     1.00     0.00     0.26 &   169.44 r
  fifo0/U2316/o1 (d04can03wn0a5)                                         8.95     1.00             10.68 &   180.12 f
  fifo0/n1543 (net)                              1     0.87 
  fifo0/U2320/a (d04nan04yn0b5)                                -0.13     8.96     1.00    -0.02     0.14 &   180.26 f
  fifo0/U2320/o1 (d04nan04yn0b5)                                         7.66     1.00              8.88 &   189.14 r
  fifo0/n1549 (net)                              1     0.89 
  fifo0/U2326/a (d04non02yn0b5)                                 0.00     7.66     1.00     0.00     0.15 &   189.29 r
  fifo0/U2326/o1 (d04non02yn0b5)                                         5.65     1.00              6.02 &   195.31 f
  fifo0/n15501 (net)                             1     1.18 
  fifo0/U2327/b (d04nan02nn0c0)                                -0.08     5.67     1.00    -0.01     0.22 &   195.53 f
  fifo0/U2327/o1 (d04nan02nn0c0)                                        10.47     1.00              9.70 &   205.22 r
  fifo0/N100 (net)                               1     3.61 
  fifo0/data_rd_reg_0_/d (d04fyj03yd0b0)                       -0.91    11.32     1.00    -0.11     3.01 &   208.24 r
  data arrival time                                                                                          208.24

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.10     159.10
  clock reconvergence pessimism                                                                     0.00     159.10
  clock uncertainty                                                                                50.00     209.10
  fifo0/data_rd_reg_0_/clk (d04fyj03yd0b0)                                                                   209.10 r
  library hold time                                                               1.00              2.60     211.70
  data required time                                                                                         211.70
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         211.70
  data arrival time                                                                                         -208.24
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.46


  Startpoint: fifo2/data_mem_reg_27__101_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_2__101_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  158.45     158.45
  fifo2/data_mem_reg_27__101_/clk (d04fyj03yd0b0)                         23.67                       0.00     158.45 r
  fifo2/data_mem_reg_27__101_/o (d04fyj03yd0b0)                           12.39     1.00             22.39 &   180.84 r
  fifo2/data_mem_649_ (net)                        2     1.70 
  fifo2/cts531/a (d04bfn11wn0a5)                                  0.00    12.41     1.00     0.00     0.35 &   181.19 r
  fifo2/cts531/o (d04bfn11wn0a5)                                           6.63     1.00             18.41 &   199.60 r
  fifo2/n8254 (net)                                1     0.62 
  fifo2/data_mem_reg_2__101_/si (d04fyj03yd0b0)                   0.00     6.63     1.00     0.00     0.06 &   199.65 r
  data arrival time                                                                                            199.65

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  161.93     161.93
  clock reconvergence pessimism                                                                       0.00     161.93
  clock uncertainty                                                                                  50.00     211.93
  fifo2/data_mem_reg_2__101_/clk (d04fyj03yd0b0)                                                               211.93 r
  library hold time                                                                 1.00             -8.81     203.11
  data required time                                                                                           203.11
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           203.11
  data arrival time                                                                                           -199.65
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.46


  Startpoint: fifo0/data_mem_reg_25__42_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_20__41_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.53     157.53
  fifo0/data_mem_reg_25__42_/clk (d04fyj03yd0b0)                         25.76                       0.00     157.53 r
  fifo0/data_mem_reg_25__42_/o (d04fyj03yd0b0)                           13.99     1.00             24.11 &   181.64 r
  fifo0/data_mem_25__42_ (net)                    2     2.11 
  fifo0/cts1829/a (d04bfn11wn0a5)                               -1.36    14.04     1.00    -0.21     0.38 &   182.03 r
  fifo0/cts1829/o (d04bfn11wn0a5)                                         6.47     1.00             18.86 &   200.89 r
  fifo0/n5797 (net)                               1     0.58 
  fifo0/data_mem_reg_20__41_/si (d04fyj03yd0b0)                  0.00     6.47     1.00     0.00     0.05 &   200.94 r
  data arrival time                                                                                           200.94

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.17     163.17
  clock reconvergence pessimism                                                                      0.00     163.17
  clock uncertainty                                                                                 50.00     213.17
  fifo0/data_mem_reg_20__41_/clk (d04fyj03yd0b0)                                                              213.17 r
  library hold time                                                                1.00             -8.78     204.38
  data required time                                                                                          204.38
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          204.38
  data arrival time                                                                                          -200.94
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.45


  Startpoint: fifo2/data_mem_reg_16__92_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__91_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.08     149.08
  fifo2/data_mem_reg_16__92_/clk (d04fyj03yd0b0)                         18.32                       0.00     149.08 r
  fifo2/data_mem_reg_16__92_/o (d04fyj03yd0b0)                           12.37     1.00             21.55 &   170.64 r
  fifo2/data_mem_2147_ (net)                      2     1.72 
  fifo2/cts2323/a (d04bfn11wn0a5)                                0.00    12.39     1.00     0.00     0.29 &   170.93 r
  fifo2/cts2323/o (d04bfn11wn0a5)                                         7.96     1.00             19.50 &   190.43 r
  fifo2/n10088 (net)                              1     0.87 
  fifo2/data_mem_reg_21__91_/si (d04fyj03yd0b0)                  0.00     7.97     1.00     0.00     0.25 &   190.68 r
  data arrival time                                                                                           190.68

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.07     153.07
  clock reconvergence pessimism                                                                      0.00     153.07
  clock uncertainty                                                                                 50.00     203.07
  fifo2/data_mem_reg_21__91_/clk (d04fyj03yd0b0)                                                              203.07 r
  library hold time                                                                1.00             -8.95     194.12
  data required time                                                                                          194.12
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          194.12
  data arrival time                                                                                          -190.68
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.45


  Startpoint: fifo2/data_mem_reg_19__38_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_4__38_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.51     158.51
  fifo2/data_mem_reg_19__38_/clk (d04fyj03yd0b0)                         22.12                       0.00     158.51 r
  fifo2/data_mem_reg_19__38_/o (d04fyj03yd0b0)                           12.79     1.00             22.59 &   181.10 r
  fifo2/data_mem_1682_ (net)                      2     1.84 
  fifo2/cts3059/a (d04bfn11wn0a5)                               -0.14    12.81     1.00    -0.02     0.35 &   181.45 r
  fifo2/cts3059/o (d04bfn11wn0a5)                                         7.37     1.00             19.17 &   200.62 r
  fifo2/n10843 (net)                              1     0.76 
  fifo2/data_mem_reg_4__38_/si (d04fyj03yd0b0)                   0.00     7.37     1.00     0.00     0.14 &   200.75 r
  data arrival time                                                                                           200.75

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.09     163.09
  clock reconvergence pessimism                                                                      0.00     163.09
  clock uncertainty                                                                                 50.00     213.09
  fifo2/data_mem_reg_4__38_/clk (d04fyj03yd0b0)                                                               213.09 r
  library hold time                                                                1.00             -8.89     204.20
  data required time                                                                                          204.20
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          204.20
  data arrival time                                                                                          -200.75
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.45


  Startpoint: fifo2/data_mem_reg_7__136_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_18__136_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.90     156.90
  fifo2/data_mem_reg_7__136_/clk (d04fyj03yd0b0)                         24.33                       0.00     156.90 r
  fifo2/data_mem_reg_7__136_/o (d04fyj03yd0b0)                           12.64     1.00             22.81 &   179.71 r
  fifo2/data_mem_3424_ (net)                      2     1.79 
  fifo2/cts3878/a (d04bfn11wn0a5)                               -0.57    12.66     1.00    -0.07     0.30 &   180.01 r
  fifo2/cts3878/o (d04bfn11wn0a5)                                         6.62     1.00             18.49 &   198.50 r
  fifo2/n11688 (net)                              1     0.62 
  fifo2/data_mem_reg_18__136_/si (d04fyj03yd0b0)                 0.00     6.62     1.00     0.00     0.06 &   198.56 r
  data arrival time                                                                                           198.56

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.89     160.89
  clock reconvergence pessimism                                                                      0.00     160.89
  clock uncertainty                                                                                 50.00     210.89
  fifo2/data_mem_reg_18__136_/clk (d04fyj03yd0b0)                                                             210.89 r
  library hold time                                                                1.00             -8.89     202.00
  data required time                                                                                          202.00
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.00
  data arrival time                                                                                          -198.56
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.44


  Startpoint: fifo1/data_mem_reg_2__56_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__57_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.26     161.26
  fifo1/data_mem_reg_2__56_/clk (d04fyj03yd0b0)                         22.32                       0.00     161.26 r
  fifo1/data_mem_reg_2__56_/o (d04fyj03yd0b0)                            8.32     1.00             20.69 &   181.94 f
  fifo1/data_mem_2144_ (net)                     2     2.09 
  fifo1/route537/a (d04bfn11wn0a5)                              0.00     8.36     1.00     0.00     0.45 &   182.39 f
  fifo1/route537/o (d04bfn11wn0a5)                                       5.11     1.00             18.95 &   201.34 f
  fifo1/n6739 (net)                              1     0.49 
  fifo1/data_mem_reg_23__57_/si (d04fyj03yd0b0)                 0.00     5.11     1.00     0.00     0.04 &   201.38 f
  data arrival time                                                                                          201.38

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                166.49     166.49
  clock reconvergence pessimism                                                                     0.00     166.49
  clock uncertainty                                                                                50.00     216.49
  fifo1/data_mem_reg_23__57_/clk (d04fyj03yd0b0)                                                             216.49 r
  library hold time                                                               1.00            -11.67     204.82
  data required time                                                                                         204.82
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         204.82
  data arrival time                                                                                         -201.38
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.44


  Startpoint: fifo2/data_mem_reg_18__58_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__58_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 146.54     146.54
  fifo2/data_mem_reg_18__58_/clk (d04fyj03yd0b0)                         21.07                       0.00     146.54 r
  fifo2/data_mem_reg_18__58_/o (d04fyj03yd0b0)                           12.85     1.00             21.92 &   168.47 r
  fifo2/data_mem_1839_ (net)                      2     1.69 
  fifo2/cts915/a (d04bfn11wn0a5)                                 0.00    12.86     1.00     0.00     0.24 &   168.70 r
  fifo2/cts915/o (d04bfn11wn0a5)                                          7.47     1.00             19.27 &   187.97 r
  fifo2/n8650 (net)                               1     0.77 
  fifo2/data_mem_reg_7__58_/si (d04fyj03yd0b0)                  -0.80     7.48     1.00    -0.12     0.02 &   187.99 r
  data arrival time                                                                                           187.99

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 150.29     150.29
  clock reconvergence pessimism                                                                      0.00     150.29
  clock uncertainty                                                                                 50.00     200.29
  fifo2/data_mem_reg_7__58_/clk (d04fyj03yd0b0)                                                               200.29 r
  library hold time                                                                1.00             -8.86     191.42
  data required time                                                                                          191.42
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          191.42
  data arrival time                                                                                          -187.99
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.44


  Startpoint: fifo1/data_mem_reg_14__9_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__10_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.91     158.91
  fifo1/data_mem_reg_14__9_/clk (d04fyj03yd0b0)                         25.17                       0.00     158.91 r
  fifo1/data_mem_reg_14__9_/o (d04fyj03yd0b0)                           12.61     1.00             22.88 &   181.79 r
  fifo1/data_mem_1233_ (net)                     2     1.77 
  fifo1/route461/a (d04bfn11wn0a5)                             -0.21    12.62     1.00    -0.03     0.25 &   182.04 r
  fifo1/route461/o (d04bfn11wn0a5)                                       8.10     1.00             19.68 &   201.72 r
  fifo1/n6662 (net)                              1     0.88 
  fifo1/data_mem_reg_13__10_/si (d04fyj03yd0b0)                -0.11     8.10     1.00    -0.01     0.10 &   201.82 r
  data arrival time                                                                                          201.82

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                164.18     164.18
  clock reconvergence pessimism                                                                     0.00     164.18
  clock uncertainty                                                                                50.00     214.18
  fifo1/data_mem_reg_13__10_/clk (d04fyj03yd0b0)                                                             214.18 r
  library hold time                                                               1.00             -8.93     205.25
  data required time                                                                                         205.25
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         205.25
  data arrival time                                                                                         -201.82
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.43


  Startpoint: init_mask_in0_seed6_reg_13_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_6__6_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  146.41     146.41
  init_mask_in0_seed6_reg_13_/clk (d04fyj03yd0c0)                         19.52                       0.00     146.41 r
  init_mask_in0_seed6_reg_13_/o (d04fyj03yd0c0)                            6.61     1.00             18.65 &   165.06 r
  init_mask_in0_seed6_13 (net)                     1     0.90 
  cts2459/a (d04bfn11wn0a5)                                       0.00     6.62     1.00     0.00     0.19 &   165.25 r
  cts2459/o (d04bfn11wn0a5)                                               11.43     1.00             19.39 &   184.64 r
  n8327 (net)                                      2     1.33 
  init_mask_in0_mask_reg_6__6_/si (d04fyj03yd0b0)                 0.00    11.44     1.00     0.00     0.16 &   184.80 r
  data arrival time                                                                                            184.80

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  147.50     147.50
  clock reconvergence pessimism                                                                       0.00     147.50
  clock uncertainty                                                                                  50.00     197.50
  init_mask_in0_mask_reg_6__6_/clk (d04fyj03yd0b0)                                                             197.50 r
  library hold time                                                                 1.00             -9.27     188.23
  data required time                                                                                           188.23
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           188.23
  data arrival time                                                                                           -184.80
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.43


  Startpoint: init_mask_alu0_seed7_reg_48_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_7__42_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   147.11     147.11
  init_mask_alu0_seed7_reg_48_/clk (d04fyj03yd0b0)                         18.48                       0.00     147.11 r
  init_mask_alu0_seed7_reg_48_/o (d04fyj03yd0b0)                            8.11     1.00             18.12 &   165.23 r
  init_mask_alu0_seed7_48 (net)                     1     0.74 
  route603/a (d04bfn11wn0a5)                                       0.00     8.11     1.00     0.00     0.07 &   165.29 r
  route603/o (d04bfn11wn0a5)                                                8.51     1.00             17.77 &   183.06 r
  n10477 (net)                                      1     0.84 
  cts3692/a (d04bfn11wn0a5)                                        0.00     8.51     1.00     0.00     0.10 &   183.16 r
  cts3692/o (d04bfn11wn0a5)                                                11.76     1.00             20.98 &   204.15 r
  n9560 (net)                                       2     1.53 
  init_mask_alu0_mask_reg_7__42_/d (d04fyj03yd0b0)                 0.00    11.77     1.00     0.00     0.25 &   204.40 r
  data arrival time                                                                                             204.40

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   155.21     155.21
  clock reconvergence pessimism                                                                        0.00     155.21
  clock uncertainty                                                                                   50.00     205.21
  init_mask_alu0_mask_reg_7__42_/clk (d04fyj03yd0b0)                                                            205.21 r
  library hold time                                                                  1.00              2.62     207.83
  data required time                                                                                            207.83
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            207.83
  data arrival time                                                                                            -204.40
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -3.43


  Startpoint: fifo0/data_mem_reg_31__24_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_2__19_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.70     165.70
  fifo0/data_mem_reg_31__24_/clk (d04fky00yd0b0)                         25.61                       0.00     165.70 r
  fifo0/data_mem_reg_31__24_/o (d04fky00yd0b0)                            5.39     1.00             19.61 &   185.31 f
  fifo0/data_mem_31__24_ (net)                    2     1.59 
  fifo0/route704/a (d04bfn11wn0a5)                               0.00     5.41     1.00     0.00     0.23 &   185.53 f
  fifo0/route704/o (d04bfn11wn0a5)                                        5.01     1.00             17.37 &   202.90 f
  fifo0/n7202 (net)                               1     0.49 
  fifo0/data_mem_reg_2__19_/si (d04fyj03yd0b0)                   0.00     5.01     1.00     0.00     0.05 &   202.95 f
  data arrival time                                                                                           202.95

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 168.08     168.08
  clock reconvergence pessimism                                                                      0.00     168.08
  clock uncertainty                                                                                 50.00     218.08
  fifo0/data_mem_reg_2__19_/clk (d04fyj03yd0b0)                                                               218.08 r
  library hold time                                                                1.00            -11.70     206.38
  data required time                                                                                          206.38
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          206.38
  data arrival time                                                                                          -202.95
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.43


  Startpoint: fifo2/data_mem_reg_1__41_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__39_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                156.32     156.32
  fifo2/data_mem_reg_1__41_/clk (d04fyj03yd0b0)                         20.96                       0.00     156.32 r
  fifo2/data_mem_reg_1__41_/o (d04fyj03yd0b0)                           11.81     1.00             21.48 &   177.80 r
  fifo2/data_mem_4151_ (net)                     2     1.57 
  fifo2/cts2224/a (d04bfn11wn0a5)                               0.00    11.82     1.00     0.00     0.24 &   178.04 r
  fifo2/cts2224/o (d04bfn11wn0a5)                                        6.02     1.00             17.64 &   195.68 r
  fifo2/n9988 (net)                              1     0.51 
  fifo2/data_mem_reg_17__39_/si (d04fyj03yd0b0)                 0.00     6.02     1.00     0.00     0.03 &   195.71 r
  data arrival time                                                                                          195.71

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                157.98     157.98
  clock reconvergence pessimism                                                                     0.00     157.98
  clock uncertainty                                                                                50.00     207.98
  fifo2/data_mem_reg_17__39_/clk (d04fyj03yd0b0)                                                             207.98 r
  library hold time                                                               1.00             -8.84     199.14
  data required time                                                                                         199.14
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         199.14
  data arrival time                                                                                         -195.71
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.43


  Startpoint: fifo2/data_mem_reg_28__134_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_10__25_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  151.10     151.10
  fifo2/data_mem_reg_28__134_/clk (d04fyj03yd0b0)                         20.55                       0.00     151.10 r
  fifo2/data_mem_reg_28__134_/o (d04fyj03yd0b0)                            9.77     1.00             21.95 &   173.05 f
  fifo2/data_mem_545_ (net)                        2     2.88 
  fifo2/cts2419/a (d04bfn11wn0a5)                                 0.00     9.86     1.00     0.00     0.67 &   173.72 f
  fifo2/cts2419/o (d04bfn11wn0a5)                                          5.46     1.00             20.13 &   193.85 f
  fifo2/n10186 (net)                               1     0.58 
  fifo2/data_mem_reg_10__25_/si (d04fyj03yd0b0)                   0.00     5.46     1.00     0.00     0.06 &   193.91 f
  data arrival time                                                                                            193.91

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  159.08     159.08
  clock reconvergence pessimism                                                                       0.00     159.08
  clock uncertainty                                                                                  50.00     209.08
  fifo2/data_mem_reg_10__25_/clk (d04fyj03yd0b0)                                                               209.08 r
  library hold time                                                                 1.00            -11.75     197.33
  data required time                                                                                           197.33
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           197.33
  data arrival time                                                                                           -193.91
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.42


  Startpoint: fifo2/data_mem_reg_5__9_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__9_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.09     162.09
  fifo2/data_mem_reg_5__9_/clk (d04fyj03yd0b0)                         24.11                       0.00     162.09 r
  fifo2/data_mem_reg_5__9_/o (d04fyj03yd0b0)                            8.30     1.00             20.87 &   182.96 f
  fifo2/data_mem_3571_ (net)                    2     2.03 
  fifo2/cts374/a (d04bfn11wn0a5)                               0.00     8.33     1.00     0.00     0.36 &   183.31 f
  fifo2/cts374/o (d04bfn11wn0a5)                                        5.41     1.00             19.32 &   202.63 f
  fifo2/n8088 (net)                             1     0.58 
  fifo2/data_mem_reg_24__9_/si (d04fyj03yd0c0)                 0.00     5.41     1.00     0.00     0.08 &   202.71 f
  data arrival time                                                                                         202.71

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               167.82     167.82
  clock reconvergence pessimism                                                                    0.00     167.82
  clock uncertainty                                                                               50.00     217.82
  fifo2/data_mem_reg_24__9_/clk (d04fyj03yd0c0)                                                             217.82 r
  library hold time                                                              1.00            -11.69     206.13
  data required time                                                                                        206.13
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        206.13
  data arrival time                                                                                        -202.71
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -3.42


  Startpoint: fifo0/data_mem_reg_10__65_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_65_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 150.33     150.33
  fifo0/data_mem_reg_10__65_/clk (d04fyj03yd0b0)                         23.48                       0.00     150.33 r
  fifo0/data_mem_reg_10__65_/o (d04fyj03yd0b0)                           12.33     1.00             22.35 &   172.68 r
  fifo0/data_mem_10__65_ (net)                    2     1.70 
  fifo0/U1326/d (d04can03nn0a5)                                  0.00    12.35     1.00     0.00     0.33 &   173.01 r
  fifo0/U1326/o1 (d04can03nn0a5)                                         11.14     1.00             10.53 &   183.54 f
  fifo0/n596 (net)                                1     1.50 
  fifo0/U1327/d (d04nan04yd0b7)                                 -0.70    11.18     1.00    -0.09     0.37 &   183.92 f
  fifo0/U1327/o1 (d04nan04yd0b7)                                          6.15     1.00              8.49 &   192.41 r
  fifo0/n612 (net)                                1     1.03 
  fifo0/U1333/a (d04non02yn0c5)                                  0.00     6.15     1.00     0.00     0.12 &   192.53 r
  fifo0/U1333/o1 (d04non02yn0c5)                                         10.71     1.00              6.84 &   199.38 f
  fifo0/n639 (net)                                1     5.95 
  fifo0/U1345/a (d04nan02yd0f0)                                 -1.93    15.87     1.00    -1.22     5.37 &   204.75 f
  fifo0/U1345/o1 (d04nan02yd0f0)                                          7.74     1.00              8.45 &   213.20 r
  fifo0/N350 (net)                                1     4.67 
  fifo0/data_rd_reg_65_/d (d04fyj03yd0c0)                       -0.15    10.00     1.00    -0.02     4.53 &   217.73 r
  data arrival time                                                                                           217.73

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 169.45     169.45
  clock reconvergence pessimism                                                                      0.00     169.45
  clock uncertainty                                                                                 50.00     219.45
  fifo0/data_rd_reg_65_/clk (d04fyj03yd0c0)                                                                   219.45 r
  library hold time                                                                1.00              1.70     221.15
  data required time                                                                                          221.15
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          221.15
  data arrival time                                                                                          -217.73
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.42


  Startpoint: fifo0/data_mem_reg_7__62_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_8__63_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                152.68     152.68
  fifo0/data_mem_reg_7__62_/clk (d04fyj03yd0b0)                         23.23                       0.00     152.68 r
  fifo0/data_mem_reg_7__62_/o (d04fyj03yd0b0)                           14.14     1.00             23.34 &   176.03 r
  fifo0/data_mem_7__62_ (net)                    2     1.99 
  fifo0/cts1711/a (d04bfn11wn0a5)                               0.00    14.16     1.00     0.00     0.38 &   176.40 r
  fifo0/cts1711/o (d04bfn11wn0a5)                                        6.15     1.00             18.61 &   195.01 r
  fifo0/n5677 (net)                              1     0.52 
  fifo0/data_mem_reg_8__63_/si (d04fyj03yd0b0)                  0.00     6.15     1.00     0.00     0.04 &   195.05 r
  data arrival time                                                                                          195.05

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                157.27     157.27
  clock reconvergence pessimism                                                                     0.00     157.27
  clock uncertainty                                                                                50.00     207.27
  fifo0/data_mem_reg_8__63_/clk (d04fyj03yd0b0)                                                              207.27 r
  library hold time                                                               1.00             -8.80     198.46
  data required time                                                                                         198.46
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         198.46
  data arrival time                                                                                         -195.05
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.41


  Startpoint: fifo0/data_mem_reg_8__40_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_27__39_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.19     161.19
  fifo0/data_mem_reg_8__40_/clk (d04fyj03yd0b0)                         25.37                       0.00     161.19 r
  fifo0/data_mem_reg_8__40_/o (d04fyj03yd0b0)                           13.46     1.00             23.58 &   184.77 r
  fifo0/data_mem_8__40_ (net)                    2     1.96 
  fifo0/cts1077/a (d04bfn11wn0a5)                              -0.84    13.48     1.00    -0.11     0.30 &   185.07 r
  fifo0/cts1077/o (d04bfn11wn0a5)                                        6.58     1.00             18.76 &   203.83 r
  fifo0/n5029 (net)                              1     0.61 
  fifo0/data_mem_reg_27__39_/si (d04fyj03yd0b0)                 0.00     6.58     1.00     0.00     0.06 &   203.89 r
  data arrival time                                                                                          203.89

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                166.10     166.10
  clock reconvergence pessimism                                                                     0.00     166.10
  clock uncertainty                                                                                50.00     216.10
  fifo0/data_mem_reg_27__39_/clk (d04fyj03yd0b0)                                                             216.10 r
  library hold time                                                               1.00             -8.79     207.30
  data required time                                                                                         207.30
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         207.30
  data arrival time                                                                                         -203.89
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.41


  Startpoint: fifo0/data_mem_reg_28__58_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_24__59_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.28     154.28
  fifo0/data_mem_reg_28__58_/clk (d04fyj03yd0b0)                         22.16                       0.00     154.28 r
  fifo0/data_mem_reg_28__58_/o (d04fyj03yd0b0)                            8.13     1.00             18.68 &   172.96 r
  fifo0/data_mem_28__58_ (net)                    1     0.73 
  fifo0/cts738/a (d04bfn11wn0a5)                                 0.00     8.13     1.00     0.00     0.06 &   173.02 r
  fifo0/cts738/o (d04bfn11wn0a5)                                         10.05     1.00             19.43 &   192.45 r
  fifo0/n4679 (net)                               2     1.21 
  fifo0/data_mem_reg_24__59_/si (d04fyj03yd0b0)                  0.00    10.06     1.00     0.00     0.16 &   192.61 r
  data arrival time                                                                                           192.61

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.13     155.13
  clock reconvergence pessimism                                                                      0.00     155.13
  clock uncertainty                                                                                 50.00     205.13
  fifo0/data_mem_reg_24__59_/clk (d04fyj03yd0b0)                                                              205.13 r
  library hold time                                                                1.00             -9.12     196.02
  data required time                                                                                          196.02
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          196.02
  data arrival time                                                                                          -192.61
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.41


  Startpoint: fifo0/data_mem_reg_11__29_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_19__29_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 167.07     167.07
  fifo0/data_mem_reg_11__29_/clk (d04fyj03yd0b0)                         24.56                       0.00     167.07 r
  fifo0/data_mem_reg_11__29_/o (d04fyj03yd0b0)                           14.97     1.00             24.38 &   191.45 r
  fifo0/data_mem_11__29_ (net)                    2     2.22 
  fifo0/cts732/a (d04bfn11wn0a5)                                 0.00    14.99     1.00     0.00     0.36 &   191.80 r
  fifo0/cts732/o (d04bfn11wn0a5)                                          6.30     1.00             19.04 &   210.85 r
  fifo0/n4673 (net)                               1     0.55 
  fifo0/data_mem_reg_19__29_/si (d04fyj03yd0b0)                  0.00     6.30     1.00     0.00     0.04 &   210.89 r
  data arrival time                                                                                           210.89

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 173.15     173.15
  clock reconvergence pessimism                                                                      0.00     173.15
  clock uncertainty                                                                                 50.00     223.15
  fifo0/data_mem_reg_19__29_/clk (d04fyj03yd0b0)                                                              223.15 r
  library hold time                                                                1.00             -8.85     214.29
  data required time                                                                                          214.29
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          214.29
  data arrival time                                                                                          -210.89
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.41


  Startpoint: fifo0/data_mem_reg_9__19_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_16__19_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                166.60     166.60
  fifo0/data_mem_reg_9__19_/clk (d04fyj03yd0b0)                         24.35                       0.00     166.60 r
  fifo0/data_mem_reg_9__19_/o (d04fyj03yd0b0)                           12.11     1.00             22.30 &   188.90 r
  fifo0/data_mem_9__19_ (net)                    2     1.64 
  fifo0/route996/a (d04bfn11wn0a5)                             -0.61    12.13     1.00    -0.08     0.26 &   189.15 r
  fifo0/route996/o (d04bfn11wn0a5)                                       6.31     1.00             18.03 &   207.18 r
  fifo0/n7494 (net)                              1     0.56 
  fifo0/data_mem_reg_16__19_/si (d04fyj03yd0b0)                 0.00     6.31     1.00     0.00     0.05 &   207.23 r
  data arrival time                                                                                          207.23

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                169.41     169.41
  clock reconvergence pessimism                                                                     0.00     169.41
  clock uncertainty                                                                                50.00     219.41
  fifo0/data_mem_reg_16__19_/clk (d04fyj03yd0b0)                                                             219.41 r
  library hold time                                                               1.00             -8.77     210.63
  data required time                                                                                         210.63
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         210.63
  data arrival time                                                                                         -207.23
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.40


  Startpoint: fifo2/data_mem_reg_7__122_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_18__128_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.35     156.35
  fifo2/data_mem_reg_7__122_/clk (d04fyj03yd0b0)                         24.16                       0.00     156.35 r
  fifo2/data_mem_reg_7__122_/o (d04fyj03yd0b0)                           13.31     1.00             23.35 &   179.70 r
  fifo2/data_mem_3410_ (net)                      2     1.95 
  fifo2/cts1364/a (d04bfn11wn0a5)                                0.00    13.33     1.00     0.00     0.37 &   180.07 r
  fifo2/cts1364/o (d04bfn11wn0a5)                                         6.29     1.00             18.45 &   198.52 r
  fifo2/n9110 (net)                               1     0.56 
  fifo2/data_mem_reg_18__128_/si (d04fyj03yd0b0)                 0.00     6.29     1.00     0.00     0.06 &   198.58 r
  data arrival time                                                                                           198.58

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.85     160.85
  clock reconvergence pessimism                                                                      0.00     160.85
  clock uncertainty                                                                                 50.00     210.85
  fifo2/data_mem_reg_18__128_/clk (d04fyj03yd0b0)                                                             210.85 r
  library hold time                                                                1.00             -8.87     201.98
  data required time                                                                                          201.98
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.98
  data arrival time                                                                                          -198.58
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.40


  Startpoint: fifo2/data_mem_reg_20__61_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_68_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.54     161.54
  fifo2/data_mem_reg_20__61_/clk (d04fyj03yd0c0)                         24.48                       0.00     161.54 r
  fifo2/data_mem_reg_20__61_/o (d04fyj03yd0c0)                            9.80     1.00             22.56 &   184.10 r
  fifo2/data_mem_1568_ (net)                      2     2.57 
  fifo2/cts4697/a (d04bfn11wn0a5)                                0.00     9.89     1.00     0.00     0.69 &   184.79 r
  fifo2/cts4697/o (d04bfn11wn0a5)                                         6.34     1.00             17.25 &   202.04 r
  fifo2/n12535 (net)                              1     0.58 
  fifo2/data_rd_reg_68_/si (d04fyj03yd0c0)                       0.00     6.34     1.00     0.00     0.05 &   202.09 r
  data arrival time                                                                                           202.09

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 164.18     164.18
  clock reconvergence pessimism                                                                      0.00     164.18
  clock uncertainty                                                                                 50.00     214.18
  fifo2/data_rd_reg_68_/clk (d04fyj03yd0c0)                                                                   214.18 r
  library hold time                                                                1.00             -8.69     205.49
  data required time                                                                                          205.49
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          205.49
  data arrival time                                                                                          -202.09
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.40


  Startpoint: fifo2/data_mem_reg_18__22_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_6__22_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.10     159.10
  fifo2/data_mem_reg_18__22_/clk (d04fyj03yd0b0)                         22.85                       0.00     159.10 r
  fifo2/data_mem_reg_18__22_/o (d04fyj03yd0b0)                           13.92     1.00             23.61 &   182.71 r
  fifo2/data_mem_1803_ (net)                      2     2.10 
  fifo2/cts1492/a (d04bfn11wn0a5)                                0.00    13.96     1.00     0.00     0.49 &   183.20 r
  fifo2/cts1492/o (d04bfn11wn0a5)                                         7.75     1.00             19.89 &   203.09 r
  fifo2/n9241 (net)                               1     0.82 
  fifo2/data_mem_reg_6__22_/si (d04fyj03yd0b0)                   0.00     7.75     1.00     0.00     0.16 &   203.25 r
  data arrival time                                                                                           203.25

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.59     165.59
  clock reconvergence pessimism                                                                      0.00     165.59
  clock uncertainty                                                                                 50.00     215.59
  fifo2/data_mem_reg_6__22_/clk (d04fyj03yd0b0)                                                               215.59 r
  library hold time                                                                1.00             -8.95     206.65
  data required time                                                                                          206.65
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          206.65
  data arrival time                                                                                          -203.25
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.39


  Startpoint: init_mask_alu0_seed6_reg_57_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_6__51_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   142.72     142.72
  init_mask_alu0_seed6_reg_57_/clk (d04fyj03ld0b0)                         19.14                       0.00     142.72 r
  init_mask_alu0_seed6_reg_57_/o (d04fyj03ld0b0)                            6.59     1.00             23.68 &   166.41 f
  init_mask_alu0_seed6_57 (net)                     1     0.74 
  cts1820/a (d04bfn12wn0b0)                                        0.00     6.59     1.00     0.00     0.07 &   166.48 f
  cts1820/o (d04bfn12wn0b0)                                                 7.04     1.00             40.67 &   207.15 f
  n7688 (net)                                       2     1.40 
  init_mask_alu0_mask_reg_6__51_/d (d04fyj03yd0c0)                -0.11     7.06     1.00    -0.01     0.20 &   207.34 f
  data arrival time                                                                                             207.34

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   162.86     162.86
  clock reconvergence pessimism                                                                        0.00     162.86
  clock uncertainty                                                                                   50.00     212.86
  init_mask_alu0_mask_reg_6__51_/clk (d04fyj03yd0c0)                                                            212.86 r
  library hold time                                                                  1.00             -2.13     210.73
  data required time                                                                                            210.73
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            210.73
  data arrival time                                                                                            -207.34
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -3.39


  Startpoint: fifo2/data_mem_reg_20__131_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__135_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  160.11     160.11
  fifo2/data_mem_reg_20__131_/clk (d04fyj03yd0b0)                         23.38                       0.00     160.11 r
  fifo2/data_mem_reg_20__131_/o (d04fyj03yd0b0)                            8.53     1.00             21.15 &   181.26 f
  fifo2/data_mem_1638_ (net)                       2     2.22 
  fifo2/cts3672/a (d04bfn11wn0a5)                                -0.41     8.59     1.00    -0.06     0.43 &   181.68 f
  fifo2/cts3672/o (d04bfn11wn0a5)                                          5.46     1.00             19.53 &   201.21 f
  fifo2/n11473 (net)                               1     0.60 
  fifo2/data_mem_reg_20__135_/si (d04fyj03yd0b0)                 -0.26     5.47     1.00    -0.04     0.07 &   201.28 f
  data arrival time                                                                                            201.28

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  166.37     166.37
  clock reconvergence pessimism                                                                       0.00     166.37
  clock uncertainty                                                                                  50.00     216.37
  fifo2/data_mem_reg_20__135_/clk (d04fyj03yd0b0)                                                              216.37 r
  library hold time                                                                 1.00            -11.71     204.66
  data required time                                                                                           204.66
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           204.66
  data arrival time                                                                                           -201.28
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.38


  Startpoint: fifo2/data_mem_reg_12__75_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_12__68_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.45     158.45
  fifo2/data_mem_reg_12__75_/clk (d04fyj03yd0b0)                         25.61                       0.00     158.45 r
  fifo2/data_mem_reg_12__75_/o (d04fyj03yd0b0)                            9.12     1.00             22.23 &   180.68 f
  fifo2/data_mem_2678_ (net)                      2     2.56 
  fifo2/cts1186/a (d04bfn11wn0a5)                                0.00     9.22     1.00     0.00     0.68 &   181.36 f
  fifo2/cts1186/o (d04bfn11wn0a5)                                         5.31     1.00             19.63 &   200.99 f
  fifo2/n8927 (net)                               1     0.55 
  fifo2/data_mem_reg_12__68_/si (d04fyj03yd0b0)                  0.00     5.31     1.00     0.00     0.05 &   201.04 f
  data arrival time                                                                                           201.04

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 166.03     166.03
  clock reconvergence pessimism                                                                      0.00     166.03
  clock uncertainty                                                                                 50.00     216.03
  fifo2/data_mem_reg_12__68_/clk (d04fyj03yd0b0)                                                              216.03 r
  library hold time                                                                1.00            -11.62     204.42
  data required time                                                                                          204.42
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          204.42
  data arrival time                                                                                          -201.04
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.38


  Startpoint: fifo0/data_mem_reg_1__59_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_19__59_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.70     155.70
  fifo0/data_mem_reg_1__59_/clk (d04fyj03yd0b0)                         22.46                       0.00     155.70 r
  fifo0/data_mem_reg_1__59_/o (d04fyj03yd0b0)                           12.33     1.00             22.18 &   177.89 r
  fifo0/data_mem_1__59_ (net)                    2     1.70 
  fifo0/cts1939/a (d04bfn11wn0a5)                              -0.70    12.35     1.00    -0.11     0.21 &   178.10 r
  fifo0/cts1939/o (d04bfn11wn0a5)                                        6.86     1.00             18.59 &   196.69 r
  fifo0/n5912 (net)                              1     0.67 
  fifo0/data_mem_reg_19__59_/si (d04fyj03yd0b0)                -0.33     6.87     1.00    -0.04     0.07 &   196.76 r
  data arrival time                                                                                          196.76

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.98     158.98
  clock reconvergence pessimism                                                                     0.00     158.98
  clock uncertainty                                                                                50.00     208.98
  fifo0/data_mem_reg_19__59_/clk (d04fyj03yd0b0)                                                             208.98 r
  library hold time                                                               1.00             -8.85     200.13
  data required time                                                                                         200.13
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         200.13
  data arrival time                                                                                         -196.76
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.38


  Startpoint: init_mask_alu0_mask_reg_3__79_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_3__74_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     152.13     152.13
  init_mask_alu0_mask_reg_3__79_/clk (d04fyj03yd0c0)                         18.39                       0.00     152.13 r
  init_mask_alu0_mask_reg_3__79_/o (d04fyj03yd0c0)                           16.47     1.00             24.63 &   176.75 r
  mask_alu[591] (net)                                 3     5.09 
  cts2415/a (d04bfn11wn0a5)                                          0.00    17.20     1.00     0.00     1.37 &   178.12 r
  cts2415/o (d04bfn11wn0a5)                                                   6.06     1.00             19.19 &   197.31 r
  n8283 (net)                                         1     0.49 
  init_mask_alu0_mask_reg_3__74_/si (d04fyj03yd0c0)                  0.00     6.06     1.00     0.00     0.03 &   197.34 r
  data arrival time                                                                                               197.34

  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     159.37     159.37
  clock reconvergence pessimism                                                                          0.00     159.37
  clock uncertainty                                                                                     50.00     209.37
  init_mask_alu0_mask_reg_3__74_/clk (d04fyj03yd0c0)                                                              209.37 r
  library hold time                                                                    1.00             -8.66     200.71
  data required time                                                                                              200.71
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              200.71
  data arrival time                                                                                              -197.34
  -------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -3.37


  Startpoint: alu_core0_dout_reg_50_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_0__50_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              153.35     153.35
  alu_core0_dout_reg_50_/clk (d04fyj03yd0g0)                          20.46                       0.00     153.35 r
  alu_core0_dout_reg_50_/o (d04fyj03yd0g0)                            14.86     1.00             27.36 &   180.71 r
  alu_out[50] (net)                            4     9.28 
  place794/a (d04bfn00ynue3)                                  0.00    27.43     1.00     0.00     8.03 &   188.75 r
  place794/o (d04bfn00ynue3)                                          19.44     1.00             13.44 &   202.19 r
  n795 (net)                                  32    33.08 
  fifo2/data_mem_reg_0__50_/d (d04fyj03yd0b0)                -0.57    37.74     1.00    -0.06     7.15 &   209.34 r
  data arrival time                                                                                        209.34

  clock clk (rise edge)                                                                           0.00       0.00
  clock network delay (propagated)                                                              160.81     160.81
  clock reconvergence pessimism                                                                   0.00     160.81
  clock uncertainty                                                                              50.00     210.81
  fifo2/data_mem_reg_0__50_/clk (d04fyj03yd0b0)                                                            210.81 r
  library hold time                                                             1.00              1.90     212.71
  data required time                                                                                       212.71
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                       212.71
  data arrival time                                                                                       -209.34
  ------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                          -3.37


  Startpoint: fifo0/data_mem_reg_30__62_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_62_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.11     153.11
  fifo0/data_mem_reg_30__62_/clk (d04fyj03yd0b0)                         23.38                       0.00     153.11 r
  fifo0/data_mem_reg_30__62_/o (d04fyj03yd0b0)                           11.19     1.00             21.48 &   174.59 r
  fifo0/data_mem_30__62_ (net)                    2     1.45 
  fifo0/U747/b (d04can03nn0a5)                                  -0.73    11.20     1.00    -0.09     0.12 &   174.70 r
  fifo0/U747/o1 (d04can03nn0a5)                                           7.97     1.00              8.95 &   183.66 f
  fifo0/n11100 (net)                              1     0.80 
  fifo0/U765/a (d04nan04nd0b7)                                  -0.45     7.97     1.00    -0.06     0.07 &   183.73 f
  fifo0/U765/o1 (d04nan04nd0b7)                                           9.78     1.00             11.30 &   195.02 r
  fifo0/n11200 (net)                              1     2.40 
  fifo0/U766/b (d04non02yn0b5)                                  -0.16    10.07     1.00    -0.02     1.18 &   196.20 r
  fifo0/U766/o1 (d04non02yn0b5)                                           4.56     1.00              6.49 &   202.69 f
  fifo0/n11400 (net)                              1     0.77 
  fifo0/U767/b (d04nan02yn0b5)                                   0.00     4.56     1.00     0.00     0.08 &   202.77 f
  fifo0/U767/o1 (d04nan02yn0b5)                                          10.07     1.00             10.92 &   213.68 r
  fifo0/N380 (net)                                1     2.02 
  fifo0/data_rd_reg_62_/d (d04fyj03yd0c0)                       -1.35    10.16     1.00    -0.99    -0.30 &   213.38 r
  data arrival time                                                                                           213.38

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.02     165.02
  clock reconvergence pessimism                                                                      0.00     165.02
  clock uncertainty                                                                                 50.00     215.02
  fifo0/data_rd_reg_62_/clk (d04fyj03yd0c0)                                                                   215.02 r
  library hold time                                                                1.00              1.73     216.75
  data required time                                                                                          216.75
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          216.75
  data arrival time                                                                                          -213.38
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.37


  Startpoint: fifo0/data_mem_reg_28__61_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_61_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.19     154.19
  fifo0/data_mem_reg_28__61_/clk (d04fyj03yd0b0)                         22.15                       0.00     154.19 r
  fifo0/data_mem_reg_28__61_/o (d04fyj03yd0b0)                           10.57     1.00             20.64 &   174.83 r
  fifo0/data_mem_28__61_ (net)                    2     1.26 
  fifo0/U807/d (d04can03nn0a5)                                   0.00    10.57     1.00     0.00     0.10 &   174.93 r
  fifo0/U807/o1 (d04can03nn0a5)                                           9.29     1.00              8.89 &   183.81 f
  fifo0/n15500 (net)                              1     1.14 
  fifo0/U811/a (d04nan04yd0b7)                                  -1.26     9.30     1.00    -1.01    -0.82 &   182.99 f
  fifo0/U811/o1 (d04nan04yd0b7)                                           8.05     1.00              9.24 &   192.24 r
  fifo0/n15600 (net)                              1     1.88 
  fifo0/U812/b (d04non02yn0b5)                                  -0.73     8.16     1.00    -0.26     0.41 &   192.65 r
  fifo0/U812/o1 (d04non02yn0b5)                                           4.65     1.00              6.60 &   199.24 f
  fifo0/n158 (net)                                1     0.97 
  fifo0/U813/b (d04nan02wn0b5)                                  -0.06     4.67     1.00    -0.01     0.17 &   199.42 f
  fifo0/U813/o1 (d04nan02wn0b5)                                          11.05     1.00             13.56 &   212.98 r
  fifo0/N390 (net)                                1     1.45 
  fifo0/data_rd_reg_61_/d (d04fyj03yd0c0)                       -0.19    11.07     1.00    -0.02     0.35 &   213.33 r
  data arrival time                                                                                           213.33

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 164.98     164.98
  clock reconvergence pessimism                                                                      0.00     164.98
  clock uncertainty                                                                                 50.00     214.98
  fifo0/data_rd_reg_61_/clk (d04fyj03yd0c0)                                                                   214.98 r
  library hold time                                                                1.00              1.72     216.70
  data required time                                                                                          216.70
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          216.70
  data arrival time                                                                                          -213.33
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.37


  Startpoint: fifo2/data_mem_reg_3__57_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_6__57_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                151.79     151.79
  fifo2/data_mem_reg_3__57_/clk (d04fyj03yd0b0)                         19.84                       0.00     151.79 r
  fifo2/data_mem_reg_3__57_/o (d04fyj03yd0b0)                            8.59     1.00             20.82 &   172.60 f
  fifo2/data_mem_3893_ (net)                     2     2.31 
  fifo2/cts1713/a (d04bfn11wn0a5)                               0.00     8.67     1.00     0.00     0.59 &   173.19 f
  fifo2/cts1713/o (d04bfn11wn0a5)                                        6.29     1.00             20.43 &   193.62 f
  fifo2/n9463 (net)                              1     0.86 
  fifo2/data_mem_reg_6__57_/si (d04fyj03yd0b0)                 -0.31     6.30     1.00    -0.04     0.13 &   193.75 f
  data arrival time                                                                                          193.75

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.00     159.00
  clock reconvergence pessimism                                                                     0.00     159.00
  clock uncertainty                                                                                50.00     209.00
  fifo2/data_mem_reg_6__57_/clk (d04fyj03yd0b0)                                                              209.00 r
  library hold time                                                               1.00            -11.88     197.12
  data required time                                                                                         197.12
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         197.12
  data arrival time                                                                                         -193.75
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.37


  Startpoint: fifo2/data_mem_reg_28__124_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_28__126_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  154.17     154.17
  fifo2/data_mem_reg_28__124_/clk (d04fyj03yd0b0)                         21.86                       0.00     154.17 r
  fifo2/data_mem_reg_28__124_/o (d04fyj03yd0b0)                            9.63     1.00             21.95 &   176.12 f
  fifo2/data_mem_535_ (net)                        2     2.74 
  fifo2/cts2806/a (d04bfn11wn0a5)                                 0.00     9.67     1.00     0.00     0.46 &   176.58 f
  fifo2/cts2806/o (d04bfn11wn0a5)                                          5.08     1.00             19.56 &   196.14 f
  fifo2/n10582 (net)                               1     0.47 
  fifo2/data_mem_reg_28__126_/si (d04fyj03yd0b0)                  0.00     5.08     1.00     0.00     0.03 &   196.17 f
  data arrival time                                                                                            196.17

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  161.19     161.19
  clock reconvergence pessimism                                                                       0.00     161.19
  clock uncertainty                                                                                  50.00     211.19
  fifo2/data_mem_reg_28__126_/clk (d04fyj03yd0b0)                                                              211.19 r
  library hold time                                                                 1.00            -11.66     199.53
  data required time                                                                                           199.53
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           199.53
  data arrival time                                                                                           -196.17
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.36


  Startpoint: init_mask_alu0_seed6_reg_113_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_6__106_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    143.77     143.77
  init_mask_alu0_seed6_reg_113_/clk (d04fyj03yd0c0)                         18.79                       0.00     143.77 r
  init_mask_alu0_seed6_reg_113_/o (d04fyj03yd0c0)                            5.19     1.00             17.25 &   161.02 f
  init_mask_alu0_seed6[113] (net)                    1     1.18 
  cts779/a (d04bfn13wn0b0)                                          0.00     5.22     1.00     0.00     0.27 &   161.29 f
  cts779/o (d04bfn13wn0b0)                                                   6.82     1.00             46.13 &   207.42 f
  n6646 (net)                                        2     1.56 
  init_mask_alu0_mask_reg_6__106_/d (d04fyj03yd0c0)                 0.00     6.84     1.00     0.00     0.25 &   207.67 f
  data arrival time                                                                                              207.67

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    163.10     163.10
  clock reconvergence pessimism                                                                         0.00     163.10
  clock uncertainty                                                                                    50.00     213.10
  init_mask_alu0_mask_reg_6__106_/clk (d04fyj03yd0c0)                                                            213.10 r
  library hold time                                                                   1.00             -2.08     211.02
  data required time                                                                                             211.02
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             211.02
  data arrival time                                                                                             -207.67
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.35


  Startpoint: fifo2/data_mem_reg_6__73_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_22__73_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.17     162.17
  fifo2/data_mem_reg_6__73_/clk (d04fyj03yd0b0)                         22.19                       0.00     162.17 r
  fifo2/data_mem_reg_6__73_/o (d04fyj03yd0b0)                           12.06     1.00             21.86 &   184.03 r
  fifo2/data_mem_3498_ (net)                     2     1.62 
  fifo2/cts3154/a (d04bfn11wn0a5)                               0.00    12.07     1.00     0.00     0.28 &   184.31 r
  fifo2/cts3154/o (d04bfn11wn0a5)                                        6.56     1.00             18.23 &   202.55 r
  fifo2/n10940 (net)                             1     0.61 
  fifo2/data_mem_reg_22__73_/si (d04fyj03yd0b0)                 0.00     6.56     1.00     0.00     0.06 &   202.60 r
  data arrival time                                                                                          202.60

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                164.76     164.76
  clock reconvergence pessimism                                                                     0.00     164.76
  clock uncertainty                                                                                50.00     214.76
  fifo2/data_mem_reg_22__73_/clk (d04fyj03yd0b0)                                                             214.76 r
  library hold time                                                               1.00             -8.81     205.95
  data required time                                                                                         205.95
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         205.95
  data arrival time                                                                                         -202.60
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.35


  Startpoint: fifo0/data_mem_reg_16__34_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_21__34_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.74     156.74
  fifo0/data_mem_reg_16__34_/clk (d04fyj03yd0b0)                         23.30                       0.00     156.74 r
  fifo0/data_mem_reg_16__34_/o (d04fyj03yd0b0)                           11.93     1.00             21.96 &   178.70 r
  fifo0/data_mem_16__34_ (net)                    2     1.59 
  fifo0/cts1480/a (d04bfn11wn0a5)                               -0.11    11.94     1.00    -0.01     0.23 &   178.93 r
  fifo0/cts1480/o (d04bfn11wn0a5)                                         6.22     1.00             17.88 &   196.81 r
  fifo0/n5443 (net)                               1     0.55 
  fifo0/data_mem_reg_21__34_/si (d04fyj03yd0b0)                  0.00     6.22     1.00     0.00     0.04 &   196.85 r
  data arrival time                                                                                           196.85

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.98     158.98
  clock reconvergence pessimism                                                                      0.00     158.98
  clock uncertainty                                                                                 50.00     208.98
  fifo0/data_mem_reg_21__34_/clk (d04fyj03yd0b0)                                                              208.98 r
  library hold time                                                                1.00             -8.79     200.19
  data required time                                                                                          200.19
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.19
  data arrival time                                                                                          -196.85
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.34


  Startpoint: fifo2/data_mem_reg_3__105_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_22__105_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.32     157.32
  fifo2/data_mem_reg_3__105_/clk (d04fyj03yd0b0)                         25.49                       0.00     157.32 r
  fifo2/data_mem_reg_3__105_/o (d04fyj03yd0b0)                            8.30     1.00             21.27 &   178.59 f
  fifo2/data_mem_3941_ (net)                      2     2.13 
  fifo2/cts3316/a (d04bfn11wn0a5)                                0.00     8.38     1.00     0.00     0.57 &   179.16 f
  fifo2/cts3316/o (d04bfn11wn0a5)                                         5.65     1.00             19.62 &   198.78 f
  fifo2/n11106 (net)                              1     0.67 
  fifo2/data_mem_reg_22__105_/si (d04fyj03yd0b0)                 0.00     5.65     1.00     0.00     0.14 &   198.92 f
  data arrival time                                                                                           198.92

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.97     163.97
  clock reconvergence pessimism                                                                      0.00     163.97
  clock uncertainty                                                                                 50.00     213.97
  fifo2/data_mem_reg_22__105_/clk (d04fyj03yd0b0)                                                             213.97 r
  library hold time                                                                1.00            -11.71     202.26
  data required time                                                                                          202.26
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.26
  data arrival time                                                                                          -198.92
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.34


  Startpoint: fifo2/data_mem_reg_27__55_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_55_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.25     149.25
  fifo2/data_mem_reg_27__55_/clk (d04fyj03yd0b0)                         21.73                       0.00     149.25 r
  fifo2/data_mem_reg_27__55_/o (d04fyj03yd0b0)                            6.38     1.00             18.65 &   167.90 f
  fifo2/data_mem_603_ (net)                       2     1.18 
  fifo2/U2562/d (d04can03wn0a5)                                  0.00     6.38     1.00     0.00     0.10 &   168.00 f
  fifo2/U2562/o1 (d04can03wn0a5)                                         14.51     1.00             15.46 &   183.46 r
  fifo2/n1292 (net)                               1     1.19 
  fifo2/U2564/c (d04nan04yn0b5)                                 -1.46    14.53     1.00    -0.25     0.09 &   183.55 r
  fifo2/U2564/o1 (d04nan04yn0b5)                                         10.87     1.00             10.36 &   193.91 f
  fifo2/n13001 (net)                              1     1.42 
  fifo2/U2570/a (d04non02yn0b5)                                 -2.07    10.90     1.00    -1.50    -1.07 &   192.85 f
  fifo2/U2570/o1 (d04non02yn0b5)                                          5.72     1.00              6.30 &   199.14 r
  fifo2/n1301 (net)                               1     0.71 
  fifo2/U2571/b (d04nan02wn0b5)                                  0.00     5.73     1.00     0.00     0.07 &   199.22 r
  fifo2/U2571/o1 (d04nan02wn0b5)                                         13.36     1.00             10.83 &   210.05 f
  fifo2/N110 (net)                                1     3.24 
  fifo2/data_rd_reg_55_/d (d04fyj03yd0c0)                       -5.34    14.03     1.00    -4.14    -1.03 &   209.02 f
  data arrival time                                                                                           209.02

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 165.49     165.49
  clock reconvergence pessimism                                                                      0.00     165.49
  clock uncertainty                                                                                 50.00     215.49
  fifo2/data_rd_reg_55_/clk (d04fyj03yd0c0)                                                                   215.49 r
  library hold time                                                                1.00             -3.13     212.36
  data required time                                                                                          212.36
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          212.36
  data arrival time                                                                                          -209.02
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.34


  Startpoint: fifo2/data_mem_reg_0__98_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__101_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.96     154.96
  fifo2/data_mem_reg_0__98_/clk (d04fyj03yd0b0)                         19.71                       0.00     154.96 r
  fifo2/data_mem_reg_0__98_/o (d04fyj03yd0b0)                            8.99     1.00             21.16 &   176.11 f
  fifo2/data_mem_4345_ (net)                     2     2.52 
  fifo2/cts537/a (d04bfn11wn0a5)                               -0.49     9.06     1.00    -0.07     0.49 &   176.61 f
  fifo2/cts537/o (d04bfn11wn0a5)                                         5.11     1.00             19.30 &   195.91 f
  fifo2/n8260 (net)                              1     0.49 
  fifo2/data_mem_reg_8__101_/si (d04fyj03yd0b0)                 0.00     5.12     1.00     0.00     0.04 &   195.95 f
  data arrival time                                                                                          195.95

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.16     161.16
  clock reconvergence pessimism                                                                     0.00     161.16
  clock uncertainty                                                                                50.00     211.16
  fifo2/data_mem_reg_8__101_/clk (d04fyj03yd0b0)                                                             211.16 r
  library hold time                                                               1.00            -11.87     199.29
  data required time                                                                                         199.29
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         199.29
  data arrival time                                                                                         -195.95
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.33


  Startpoint: fifo0/data_mem_reg_17__69_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_69_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.53     152.53
  fifo0/data_mem_reg_17__69_/clk (d04fyj03yd0c0)                         21.87                       0.00     152.53 r
  fifo0/data_mem_reg_17__69_/o (d04fyj03yd0c0)                            8.37     1.00             20.77 &   173.29 r
  fifo0/data_mem_17__69_ (net)                    2     1.78 
  fifo0/U973/b (d04can03nn0a5)                                  -0.38     8.40     1.00    -0.05     0.34 &   173.63 r
  fifo0/U973/o1 (d04can03nn0a5)                                           7.18     1.00              8.73 &   182.37 f
  fifo0/n311 (net)                                1     0.81 
  fifo0/U976/b (d04nan04yn0b5)                                  -0.87     7.18     1.00    -0.72    -0.58 &   181.79 f
  fifo0/U976/o1 (d04nan04yn0b5)                                          10.57     1.00             11.98 &   193.77 r
  fifo0/n318 (net)                                1     1.66 
  fifo0/U982/a (d04non02yn0b7)                                  -0.68    10.65     1.00    -0.08     0.56 &   194.33 r
  fifo0/U982/o1 (d04non02yn0b7)                                           6.42     1.00              6.46 &   200.78 f
  fifo0/n3190 (net)                               1     1.85 
  fifo0/U983/b (d04nan02yn0d5)                                   0.00     6.43     1.00     0.00     0.19 &   200.98 f
  fifo0/U983/o1 (d04nan02yn0d5)                                           6.98     1.00              5.70 &   206.67 r
  fifo0/N319 (net)                                1     4.38 
  fifo0/data_rd_reg_69_/d (d04fyj03yd0c0)                       -0.19    12.67     1.00    -0.02     6.53 &   213.20 r
  data arrival time                                                                                           213.20

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 164.82     164.82
  clock reconvergence pessimism                                                                      0.00     164.82
  clock uncertainty                                                                                 50.00     214.82
  fifo0/data_rd_reg_69_/clk (d04fyj03yd0c0)                                                                   214.82 r
  library hold time                                                                1.00              1.72     216.54
  data required time                                                                                          216.54
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          216.54
  data arrival time                                                                                          -213.20
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.33


  Startpoint: init_mask_in0_seed5_reg_30_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_5__14_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   152.32     152.32
  init_mask_in0_seed5_reg_30_/clk (d04fyj03yd0b0)                          20.80                       0.00     152.32 r
  init_mask_in0_seed5_reg_30_/o (d04fyj03yd0b0)                             8.28     1.00             18.62 &   170.94 r
  init_mask_in0_seed5_30 (net)                      1     0.77 
  route495/a (d04bfn11wn0a5)                                       0.00     8.28     1.00     0.00     0.09 &   171.02 r
  route495/o (d04bfn11wn0a5)                                               12.21     1.00             20.61 &   191.63 r
  n10369 (net)                                      2     1.46 
  init_mask_in0_mask_reg_5__14_/si (d04fyj03yd0b0)                 0.00    12.21     1.00     0.00     0.14 &   191.77 r
  data arrival time                                                                                             191.77

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   154.48     154.48
  clock reconvergence pessimism                                                                        0.00     154.48
  clock uncertainty                                                                                   50.00     204.48
  init_mask_in0_mask_reg_5__14_/clk (d04fyj03yd0b0)                                                             204.48 r
  library hold time                                                                  1.00             -9.37     195.10
  data required time                                                                                            195.10
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            195.10
  data arrival time                                                                                            -191.77
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -3.33


  Startpoint: fifo2/data_mem_reg_7__124_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__126_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.03     157.03
  fifo2/data_mem_reg_7__124_/clk (d04fyj03yd0b0)                         24.35                       0.00     157.03 r
  fifo2/data_mem_reg_7__124_/o (d04fyj03yd0b0)                            8.85     1.00             21.58 &   178.61 f
  fifo2/data_mem_3412_ (net)                      2     2.34 
  fifo2/cts3238/a (d04bfn11wn0a5)                               -0.43     8.90     1.00    -0.07     0.40 &   179.01 f
  fifo2/cts3238/o (d04bfn11wn0a5)                                         5.21     1.00             19.34 &   198.35 f
  fifo2/n11026 (net)                              1     0.52 
  fifo2/data_mem_reg_7__126_/si (d04fyj03yd0b0)                  0.00     5.21     1.00     0.00     0.05 &   198.40 f
  data arrival time                                                                                           198.40

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.37     163.37
  clock reconvergence pessimism                                                                      0.00     163.37
  clock uncertainty                                                                                 50.00     213.37
  fifo2/data_mem_reg_7__126_/clk (d04fyj03yd0b0)                                                              213.37 r
  library hold time                                                                1.00            -11.64     201.73
  data required time                                                                                          201.73
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          201.73
  data arrival time                                                                                          -198.40
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.33


  Startpoint: init_mask_alu0_seed7_reg_153_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_164_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    149.02     149.02
  init_mask_alu0_seed7_reg_153_/clk (d04fyj03yd0b0)                         18.69                       0.00     149.02 r
  init_mask_alu0_seed7_reg_153_/o (d04fyj03yd0b0)                            8.01     1.00             18.06 &   167.08 r
  n22418 (net)                                       1     0.72 
  cts56/a (d04bfn11wn0a5)                                           0.00     8.01     1.00     0.00     0.06 &   167.14 r
  cts56/o (d04bfn11wn0a5)                                                    6.83     1.00             16.98 &   184.12 r
  n5923 (net)                                        1     0.68 
  init_mask_alu0_seed7_reg_164_/si (d04fyj03yd0b0)                  0.00     6.83     1.00     0.00     0.12 &   184.23 r
  data arrival time                                                                                              184.23

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    146.84     146.84
  clock reconvergence pessimism                                                                         0.00     146.84
  clock uncertainty                                                                                    50.00     196.84
  init_mask_alu0_seed7_reg_164_/clk (d04fyj03yd0b0)                                                              196.84 r
  library hold time                                                                   1.00             -9.28     187.56
  data required time                                                                                             187.56
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             187.56
  data arrival time                                                                                             -184.23
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.33


  Startpoint: check_ecc_in0_secded_in0_data_encoded_reg_29_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_in0_secded_in0_data_encoded_reg_28_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                 0.00       0.00
  clock network delay (propagated)                                                                                    143.11     143.11
  check_ecc_in0_secded_in0_data_encoded_reg_29_/clk (d04fyj03yd0b0)                         19.65                       0.00     143.11 r
  check_ecc_in0_secded_in0_data_encoded_reg_29_/o (d04fyj03yd0b0)                           10.57     1.00             20.43 &   163.54 r
  check_ecc_in0_secded_in0_data_encoded_29_ (net)                    1     1.34 
  cts388/a (d04bfn11wn0a5)                                                         -0.65    10.59     1.00    -0.12     0.19 &   163.73 r
  cts388/o (d04bfn11wn0a5)                                                                  10.77     1.00             20.94 &   184.67 r
  n6255 (net)                                                        2     1.34 
  check_ecc_in0_secded_in0_data_encoded_reg_28_/si (d04fyj03yd0b0)                  0.00    10.77     1.00     0.00     0.21 &   184.89 r
  data arrival time                                                                                                              184.89

  clock clk (rise edge)                                                                                                 0.00       0.00
  clock network delay (propagated)                                                                                    147.36     147.36
  clock reconvergence pessimism                                                                                         0.00     147.36
  clock uncertainty                                                                                                    50.00     197.36
  check_ecc_in0_secded_in0_data_encoded_reg_28_/clk (d04fyj03yd0b0)                                                              197.36 r
  library hold time                                                                                   1.00             -9.15     188.21
  data required time                                                                                                             188.21
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                             188.21
  data arrival time                                                                                                             -184.89
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                -3.33


  Startpoint: fifo2/data_mem_reg_24__53_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__54_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 150.94     150.94
  fifo2/data_mem_reg_24__53_/clk (d04fyj03yd0b0)                         25.34                       0.00     150.94 r
  fifo2/data_mem_reg_24__53_/o (d04fyj03yd0b0)                            9.62     1.00             20.48 &   171.42 r
  fifo2/data_mem_1012_ (net)                      1     1.08 
  fifo2/cts2569/a (d04bfn11wn0a5)                                0.00     9.64     1.00     0.00     0.25 &   171.66 r
  fifo2/cts2569/o (d04bfn11wn0a5)                                        11.65     1.00             21.28 &   192.94 r
  fifo2/n10341 (net)                              2     1.50 
  fifo2/data_mem_reg_21__54_/si (d04fyj03yd0b0)                 -0.69    11.66     1.00    -0.08     0.16 &   193.10 r
  data arrival time                                                                                           193.10

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.71     155.71
  clock reconvergence pessimism                                                                      0.00     155.71
  clock uncertainty                                                                                 50.00     205.71
  fifo2/data_mem_reg_21__54_/clk (d04fyj03yd0b0)                                                              205.71 r
  library hold time                                                                1.00             -9.28     196.43
  data required time                                                                                          196.43
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          196.43
  data arrival time                                                                                          -193.10
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.33


  Startpoint: fifo2/data_mem_reg_18__129_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__129_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  155.20     155.20
  fifo2/data_mem_reg_18__129_/clk (d04fyj03yd0b0)                         23.16                       0.00     155.20 r
  fifo2/data_mem_reg_18__129_/o (d04fyj03yd0b0)                           16.62     1.00             25.53 &   180.74 r
  fifo2/data_mem_1910_ (net)                       2     2.67 
  fifo2/cts4705/a (d04bfn11wn0a5)                                 0.00    16.66     1.00     0.00     0.60 &   181.33 r
  fifo2/cts4705/o (d04bfn11wn0a5)                                          7.46     1.00             20.48 &   201.81 r
  fifo2/n12543 (net)                               1     0.77 
  fifo2/data_mem_reg_3__129_/si (d04fyj03ld0b0)                  -0.34     7.46     1.00    -0.05     0.10 &   201.91 r
  data arrival time                                                                                            201.91

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  167.37     167.37
  clock reconvergence pessimism                                                                       0.00     167.37
  clock uncertainty                                                                                  50.00     217.37
  fifo2/data_mem_reg_3__129_/clk (d04fyj03ld0b0)                                                               217.37 r
  library hold time                                                                 1.00            -12.14     205.23
  data required time                                                                                           205.23
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           205.23
  data arrival time                                                                                           -201.91
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.32


  Startpoint: fifo2/data_mem_reg_13__56_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__58_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.64     156.64
  fifo2/data_mem_reg_13__56_/clk (d04fyj03yd0b0)                         24.49                       0.00     156.64 r
  fifo2/data_mem_reg_13__56_/o (d04fyj03yd0b0)                           13.02     1.00             22.83 &   179.47 r
  fifo2/data_mem_2522_ (net)                      2     1.77 
  fifo2/route354/a (d04bfn11wn0a5)                               0.00    13.02     1.00     0.00     0.19 &   179.66 r
  fifo2/route354/o (d04bfn11wn0a5)                                        9.68     1.00             21.12 &   200.78 r
  fifo2/n12924 (net)                              1     1.18 
  fifo2/data_mem_reg_29__58_/si (d04fyj03yd0b0)                 -0.16     9.70     1.00    -0.02     0.27 &   201.05 r
  data arrival time                                                                                           201.05

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.49     163.49
  clock reconvergence pessimism                                                                      0.00     163.49
  clock uncertainty                                                                                 50.00     213.49
  fifo2/data_mem_reg_29__58_/clk (d04fyj03yd0b0)                                                              213.49 r
  library hold time                                                                1.00             -9.12     204.37
  data required time                                                                                          204.37
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          204.37
  data arrival time                                                                                          -201.05
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.32


  Startpoint: init_mask_alu0_mask_reg_5__0_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_5__68_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    148.68     148.68
  init_mask_alu0_mask_reg_5__0_/clk (d04fyj03ld0c0)                         18.96                       0.00     148.68 r
  init_mask_alu0_mask_reg_5__0_/o (d04fyj03ld0c0)                           25.27     1.00             33.47 &   182.15 r
  mask_alu[256] (net)                                3     6.52 
  init_mask_alu0_mask_reg_5__68_/si (d04fyj03ld0b0)                 0.00    27.27     1.00     0.00     2.02 &   184.17 r
  data arrival time                                                                                              184.17

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    151.69     151.69
  clock reconvergence pessimism                                                                         0.00     151.69
  clock uncertainty                                                                                    50.00     201.69
  init_mask_alu0_mask_reg_5__68_/clk (d04fyj03ld0b0)                                                             201.69 r
  library hold time                                                                   1.00            -14.20     187.49
  data required time                                                                                             187.49
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             187.49
  data arrival time                                                                                             -184.17
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.32


  Startpoint: fifo1/data_mem_reg_5__41_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__34_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                167.96     167.96
  fifo1/data_mem_reg_5__41_/clk (d04fyj03yd0b0)                         22.13                       0.00     167.96 r
  fifo1/data_mem_reg_5__41_/o (d04fyj03yd0b0)                           12.86     1.00             22.43 &   190.40 r
  fifo1/data_mem_1913_ (net)                     2     1.79 
  fifo1/cts2187/a (d04bfn11wn0a5)                               0.00    12.88     1.00     0.00     0.30 &   190.69 r
  fifo1/cts2187/o (d04bfn11wn0a5)                                        6.67     1.00             18.62 &   209.31 r
  fifo1/n5850 (net)                              1     0.63 
  fifo1/data_mem_reg_22__34_/si (d04fyj03yd0b0)                 0.00     6.67     1.00     0.00     0.07 &   209.38 r
  data arrival time                                                                                          209.38

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                171.55     171.55
  clock reconvergence pessimism                                                                     0.00     171.55
  clock uncertainty                                                                                50.00     221.55
  fifo1/data_mem_reg_22__34_/clk (d04fyj03yd0b0)                                                             221.55 r
  library hold time                                                               1.00             -8.85     212.70
  data required time                                                                                         212.70
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         212.70
  data arrival time                                                                                         -209.38
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.32


  Startpoint: init_mask_alu0_seed2_reg_33_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed2_reg_32_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   155.92     155.92
  init_mask_alu0_seed2_reg_33_/clk (d04fyj03yd0b0)                         20.33                       0.00     155.92 r
  init_mask_alu0_seed2_reg_33_/o (d04fyj03yd0b0)                            8.24     1.00             20.18 &   176.10 f
  init_mask_alu0_seed2_33 (net)                     2     2.02 
  cts425/a (d04bfn11wn0a5)                                         0.00     8.29     1.00     0.00     0.49 &   176.59 f
  cts425/o (d04bfn11wn0a5)                                                  5.61     1.00             19.54 &   196.13 f
  n6292 (net)                                       1     0.65 
  init_mask_alu0_seed2_reg_32_/si (d04fyj03yd0b0)                  0.00     5.62     1.00     0.00     0.12 &   196.25 f
  data arrival time                                                                                             196.25

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   161.38     161.38
  clock reconvergence pessimism                                                                        0.00     161.38
  clock uncertainty                                                                                   50.00     211.38
  init_mask_alu0_seed2_reg_32_/clk (d04fyj03yd0b0)                                                              211.38 r
  library hold time                                                                  1.00            -11.82     199.56
  data required time                                                                                            199.56
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            199.56
  data arrival time                                                                                            -196.25
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -3.32


  Startpoint: fifo1/data_mem_reg_13__48_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__49_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.58     163.58
  fifo1/data_mem_reg_13__48_/clk (d04fyj03yd0b0)                         27.31                       0.00     163.58 r
  fifo1/data_mem_reg_13__48_/o (d04fyj03yd0b0)                           12.00     1.00             22.57 &   186.16 r
  fifo1/data_mem_1344_ (net)                      2     1.59 
  fifo1/cts1018/a (d04bfn11wn0a5)                               -0.60    12.01     1.00    -0.08     0.19 &   186.34 r
  fifo1/cts1018/o (d04bfn11wn0a5)                                         5.91     1.00             17.60 &   203.95 r
  fifo1/n4649 (net)                               1     0.49 
  fifo1/data_mem_reg_12__49_/si (d04fyj03yd0b0)                  0.00     5.91     1.00     0.00     0.01 &   203.96 r
  data arrival time                                                                                           203.96

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 166.07     166.07
  clock reconvergence pessimism                                                                      0.00     166.07
  clock uncertainty                                                                                 50.00     216.07
  fifo1/data_mem_reg_12__49_/clk (d04fyj03yd0b0)                                                              216.07 r
  library hold time                                                                1.00             -8.79     207.27
  data required time                                                                                          207.27
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          207.27
  data arrival time                                                                                          -203.96
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.31


  Startpoint: fifo2/data_mem_reg_26__58_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__58_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.11     155.11
  fifo2/data_mem_reg_26__58_/clk (d04fyj03yd0b0)                         25.51                       0.00     155.11 r
  fifo2/data_mem_reg_26__58_/o (d04fyj03yd0b0)                           11.41     1.00             21.92 &   177.03 r
  fifo2/data_mem_743_ (net)                       2     1.47 
  fifo2/cts2133/a (d04bfn11wn0a5)                                0.00    11.42     1.00     0.00     0.19 &   177.22 r
  fifo2/cts2133/o (d04bfn11wn0a5)                                         6.94     1.00             18.31 &   195.52 r
  fifo2/n9895 (net)                               1     0.68 
  fifo2/data_mem_reg_23__58_/si (d04fyj03yd0b0)                 -0.32     6.94     1.00    -0.04     0.07 &   195.59 r
  data arrival time                                                                                           195.59

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.80     157.80
  clock reconvergence pessimism                                                                      0.00     157.80
  clock uncertainty                                                                                 50.00     207.80
  fifo2/data_mem_reg_23__58_/clk (d04fyj03yd0b0)                                                              207.80 r
  library hold time                                                                1.00             -8.90     198.91
  data required time                                                                                          198.91
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.91
  data arrival time                                                                                          -195.59
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.31


  Startpoint: fifo0/data_mem_reg_24__7_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_7_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                150.24     150.24
  fifo0/data_mem_reg_24__7_/clk (d04fyj03yd0c0)                         23.21                       0.00     150.24 r
  fifo0/data_mem_reg_24__7_/o (d04fyj03yd0c0)                            8.00     1.00             20.55 &   170.79 r
  fifo0/data_mem_24__7_ (net)                    2     1.51 
  fifo0/U1793/d (d04can03ln0a5)                                 0.00     8.00     1.00     0.00     0.17 &   170.96 r
  fifo0/U1793/o1 (d04can03ln0a5)                                         7.12     1.00              7.72 &   178.68 f
  fifo0/n1038 (net)                              1     0.65 
  fifo0/U1796/b (d04nan04yd0b7)                                -0.10     7.12     1.00    -0.01     0.05 &   178.73 f
  fifo0/U1796/o1 (d04nan04yd0b7)                                         6.80     1.00              7.73 &   186.46 r
  fifo0/n1045 (net)                              1     1.06 
  fifo0/U1802/b (d04non02yn0b5)                                -0.11     6.81     1.00    -0.01     0.23 &   186.69 r
  fifo0/U1802/o1 (d04non02yn0b5)                                         7.78     1.00              8.53 &   195.21 f
  fifo0/n1057 (net)                              1     1.97 
  fifo0/U1814/a (d04nan02yn0d5)                                -0.42     7.86     1.00    -0.06     0.50 &   195.72 f
  fifo0/U1814/o1 (d04nan02yn0d5)                                         7.72     1.00              6.26 &   201.98 r
  fifo0/N93 (net)                                1     5.43 
  fifo0/data_rd_reg_7_/d (d04fyj03yd0g0)                       -0.86    11.52     1.00    -0.10     5.55 &   207.53 r
  data arrival time                                                                                          207.53

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                158.29     158.29
  clock reconvergence pessimism                                                                     0.00     158.29
  clock uncertainty                                                                                50.00     208.29
  fifo0/data_rd_reg_7_/clk (d04fyj03yd0g0)                                                                   208.29 r
  library hold time                                                               1.00              2.55     210.84
  data required time                                                                                         210.84
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         210.84
  data arrival time                                                                                         -207.53
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.31


  Startpoint: fifo2/data_mem_reg_0__76_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_2__78_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                149.55     149.55
  fifo2/data_mem_reg_0__76_/clk (d04fyj03yd0b0)                         22.56                       0.00     149.55 r
  fifo2/data_mem_reg_0__76_/o (d04fyj03yd0b0)                           12.92     1.00             22.21 &   171.76 r
  fifo2/data_mem_4323_ (net)                     2     1.70 
  fifo2/cts4339/a (d04bfn11wn0a5)                               0.00    12.94     1.00     0.00     0.27 &   172.03 r
  fifo2/cts4339/o (d04bfn11wn0a5)                                        6.45     1.00             18.45 &   190.48 r
  fifo2/n12163 (net)                             1     0.58 
  fifo2/data_mem_reg_2__78_/si (d04fyj03yd0b0)                  0.00     6.45     1.00     0.00     0.05 &   190.53 r
  data arrival time                                                                                          190.53

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                152.68     152.68
  clock reconvergence pessimism                                                                     0.00     152.68
  clock uncertainty                                                                                50.00     202.68
  fifo2/data_mem_reg_2__78_/clk (d04fyj03yd0b0)                                                              202.68 r
  library hold time                                                               1.00             -8.84     193.84
  data required time                                                                                         193.84
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         193.84
  data arrival time                                                                                         -190.53
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.31


  Startpoint: init_mask_in0_seed6_reg_47_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_45_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  143.73     143.73
  init_mask_in0_seed6_reg_47_/clk (d04fyj03yd0b0)                         18.83                       0.00     143.73 r
  init_mask_in0_seed6_reg_47_/o (d04fyj03yd0b0)                           10.14     1.00             19.95 &   163.68 r
  init_mask_in0_seed6[47] (net)                    1     1.25 
  cts3729/a (d04bfn11wn0a5)                                       0.00    10.16     1.00     0.00     0.33 &   164.02 r
  cts3729/o (d04bfn11wn0a5)                                               12.80     1.00             21.76 &   185.78 r
  n9597 (net)                                      2     1.56 
  init_mask_in0_seed6_reg_45_/si (d04fyj03yd0b0)                  0.00    12.81     1.00     0.00     0.25 &   186.03 r
  data arrival time                                                                                            186.03

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  148.66     148.66
  clock reconvergence pessimism                                                                       0.00     148.66
  clock uncertainty                                                                                  50.00     198.66
  init_mask_in0_seed6_reg_45_/clk (d04fyj03yd0b0)                                                              198.66 r
  library hold time                                                                 1.00             -9.32     189.34
  data required time                                                                                           189.34
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           189.34
  data arrival time                                                                                           -186.03
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.31


  Startpoint: fifo0/data_mem_reg_23__19_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_25__20_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.66     153.66
  fifo0/data_mem_reg_23__19_/clk (d04fyj03yd0b0)                         22.05                       0.00     153.66 r
  fifo0/data_mem_reg_23__19_/o (d04fyj03yd0b0)                            8.98     1.00             19.45 &   173.10 r
  fifo0/data_mem_23__19_ (net)                    1     0.94 
  fifo0/cts2304/a (d04bfn11wn0a5)                                0.00     8.99     1.00     0.00     0.16 &   173.26 r
  fifo0/cts2304/o (d04bfn11wn0a5)                                        13.58     1.00             21.89 &   195.15 r
  fifo0/n6287 (net)                               2     1.71 
  fifo0/data_mem_reg_25__20_/si (d04fyj03yd0b0)                 -0.08    13.60     1.00    -0.01     0.32 &   195.48 r
  data arrival time                                                                                           195.48

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.21     158.21
  clock reconvergence pessimism                                                                      0.00     158.21
  clock uncertainty                                                                                 50.00     208.21
  fifo0/data_mem_reg_25__20_/clk (d04fyj03yd0b0)                                                              208.21 r
  library hold time                                                                1.00             -9.42     198.78
  data required time                                                                                          198.78
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.78
  data arrival time                                                                                          -195.48
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.31


  Startpoint: fifo2/data_mem_reg_12__47_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_14__49_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 148.29     148.29
  fifo2/data_mem_reg_12__47_/clk (d04fyj03yd0b0)                         18.71                       0.00     148.29 r
  fifo2/data_mem_reg_12__47_/o (d04fyj03yd0b0)                           10.36     1.00             20.11 &   168.41 r
  fifo2/data_mem_2650_ (net)                      1     1.30 
  fifo2/cts3411/a (d04bfn11wn0a5)                                0.00    10.38     1.00     0.00     0.30 &   168.70 r
  fifo2/cts3411/o (d04bfn11wn0a5)                                        11.39     1.00             21.29 &   190.00 r
  fifo2/n11205 (net)                              2     1.44 
  fifo2/data_mem_reg_14__49_/si (d04fyj03yd0b0)                  0.00    11.40     1.00     0.00     0.23 &   190.23 r
  data arrival time                                                                                           190.23

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 152.74     152.74
  clock reconvergence pessimism                                                                      0.00     152.74
  clock uncertainty                                                                                 50.00     202.74
  fifo2/data_mem_reg_14__49_/clk (d04fyj03yd0b0)                                                              202.74 r
  library hold time                                                                1.00             -9.20     193.53
  data required time                                                                                          193.53
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          193.53
  data arrival time                                                                                          -190.23
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.30


  Startpoint: init_mask_alu0_seed3_reg_41_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_50_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   154.57     154.57
  init_mask_alu0_seed3_reg_41_/clk (d04fyj03yd0b0)                         18.82                       0.00     154.57 r
  init_mask_alu0_seed3_reg_41_/o (d04fyj03yd0b0)                            8.54     1.00             18.57 &   173.14 r
  init_mask_alu0_seed3_41 (net)                     1     0.85 
  route365/a (d04bfn11wn0a5)                                       0.00     8.54     1.00     0.00     0.15 &   173.29 r
  route365/o (d04bfn11wn0a5)                                               13.64     1.00             21.76 &   195.05 r
  n10239 (net)                                      2     1.71 
  init_mask_alu0_seed3_reg_50_/si (d04fyj03yd0b0)                  0.00    13.65     1.00     0.00     0.30 &   195.35 r
  data arrival time                                                                                             195.35

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   158.05     158.05
  clock reconvergence pessimism                                                                        0.00     158.05
  clock uncertainty                                                                                   50.00     208.05
  init_mask_alu0_seed3_reg_50_/clk (d04fyj03yd0b0)                                                              208.05 r
  library hold time                                                                  1.00             -9.40     198.65
  data required time                                                                                            198.65
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            198.65
  data arrival time                                                                                            -195.35
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -3.30


  Startpoint: fifo2/data_mem_reg_0__86_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__88_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.72     154.72
  fifo2/data_mem_reg_0__86_/clk (d04fyj03yd0b0)                         20.96                       0.00     154.72 r
  fifo2/data_mem_reg_0__86_/o (d04fyj03yd0b0)                           10.69     1.00             20.58 &   175.30 r
  fifo2/data_mem_4333_ (net)                     2     1.31 
  fifo2/cts1136/a (d04bfn11wn0a5)                               0.00    10.70     1.00     0.00     0.17 &   175.47 r
  fifo2/cts1136/o (d04bfn11wn0a5)                                        6.33     1.00             17.53 &   193.00 r
  fifo2/n8876 (net)                              1     0.57 
  fifo2/data_mem_reg_5__88_/si (d04fyj03yd0b0)                  0.00     6.33     1.00     0.00     0.05 &   193.06 r
  data arrival time                                                                                          193.06

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.17     155.17
  clock reconvergence pessimism                                                                     0.00     155.17
  clock uncertainty                                                                                50.00     205.17
  fifo2/data_mem_reg_5__88_/clk (d04fyj03yd0b0)                                                              205.17 r
  library hold time                                                               1.00             -8.82     196.35
  data required time                                                                                         196.35
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         196.35
  data arrival time                                                                                         -193.06
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.30


  Startpoint: init_mask_alu0_seed0_reg_32_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_0__26_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   153.18     153.18
  init_mask_alu0_seed0_reg_32_/clk (d04fyj03yd0c0)                         20.50                       0.00     153.18 r
  init_mask_alu0_seed0_reg_32_/o (d04fyj03yd0c0)                            6.53     1.00             18.71 &   171.89 r
  init_mask_alu0_seed0_32 (net)                     1     0.83 
  route164/a (d04bfn11wn0a5)                                       0.00     6.53     1.00     0.00     0.14 &   172.03 r
  route164/o (d04bfn11wn0a5)                                                8.16     1.00             16.92 &   188.95 r
  n10038 (net)                                      1     0.79 
  cts553/a (d04bfn11wn0a5)                                         0.00     8.16     1.00     0.00     0.08 &   189.03 r
  cts553/o (d04bfn11wn0a5)                                                 10.48     1.00             19.82 &   208.85 r
  n6420 (net)                                       2     1.30 
  init_mask_alu0_mask_reg_0__26_/d (d04fyj03yd0c0)                 0.00    10.48     1.00     0.00     0.15 &   209.00 r
  data arrival time                                                                                             209.00

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   160.54     160.54
  clock reconvergence pessimism                                                                        0.00     160.54
  clock uncertainty                                                                                   50.00     210.54
  init_mask_alu0_mask_reg_0__26_/clk (d04fyj03yd0c0)                                                            210.54 r
  library hold time                                                                  1.00              1.75     212.29
  data required time                                                                                            212.29
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            212.29
  data arrival time                                                                                            -209.00
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -3.29


  Startpoint: fifo2/data_mem_reg_27__91_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__90_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.68     151.68
  fifo2/data_mem_reg_27__91_/clk (d04fyj03yd0b0)                         21.15                       0.00     151.68 r
  fifo2/data_mem_reg_27__91_/o (d04fyj03yd0b0)                           10.44     1.00             20.55 &   172.23 r
  fifo2/data_mem_639_ (net)                       1     1.30 
  fifo2/cts4287/a (d04bfn11wn0a5)                                0.00    10.46     1.00     0.00     0.31 &   172.54 r
  fifo2/cts4287/o (d04bfn11wn0a5)                                        12.97     1.00             22.42 &   194.96 r
  fifo2/n12111 (net)                              2     1.70 
  fifo2/data_mem_reg_27__90_/si (d04fyj03yd0b0)                  0.00    12.99     1.00     0.00     0.34 &   195.30 r
  data arrival time                                                                                           195.30

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.97     157.97
  clock reconvergence pessimism                                                                      0.00     157.97
  clock uncertainty                                                                                 50.00     207.97
  fifo2/data_mem_reg_27__90_/clk (d04fyj03yd0b0)                                                              207.97 r
  library hold time                                                                1.00             -9.38     198.59
  data required time                                                                                          198.59
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.59
  data arrival time                                                                                          -195.30
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.29


  Startpoint: fifo0/data_mem_reg_28__33_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_33_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 146.46     146.46
  fifo0/data_mem_reg_28__33_/clk (d04fyj03yd0b0)                         23.36                       0.00     146.46 r
  fifo0/data_mem_reg_28__33_/o (d04fyj03yd0b0)                           13.83     1.00             23.87 &   170.33 r
  fifo0/data_mem_28__33_ (net)                    2     2.16 
  fifo0/U1739/d (d04can03nn0a5)                                  0.00    13.89     1.00     0.00     0.65 &   170.98 r
  fifo0/U1739/o1 (d04can03nn0a5)                                         10.09     1.00              9.15 &   180.12 f
  fifo0/n987 (net)                                1     1.13 
  fifo0/U1743/a (d04nan04yd0e0)                                  0.00    10.10     1.00     0.00     0.18 &   180.30 f
  fifo0/U1743/o1 (d04nan04yd0e0)                                          5.26     1.00              6.83 &   187.13 r
  fifo0/n988 (net)                                1     1.29 
  fifo0/U1744/a (d04non02yn0b5)                                 -0.08     5.32     1.00    -0.01     0.37 &   187.50 r
  fifo0/U1744/o1 (d04non02yn0b5)                                          6.50     1.00              6.80 &   194.31 f
  fifo0/n9901 (net)                               1     1.73 
  fifo0/U1745/b (d04nan02yn0c0)                                 -0.34     6.60     1.00    -0.05     0.53 &   194.84 f
  fifo0/U1745/o1 (d04nan02yn0c0)                                         10.17     1.00              8.34 &   203.18 r
  fifo0/N67 (net)                                 1     3.71 
  fifo0/data_rd_reg_33_/d (d04fyj03yd0c0)                       -0.19    12.41     1.00    -0.02     4.43 &   207.61 r
  data arrival time                                                                                           207.61

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.18     159.18
  clock reconvergence pessimism                                                                      0.00     159.18
  clock uncertainty                                                                                 50.00     209.18
  fifo0/data_rd_reg_33_/clk (d04fyj03yd0c0)                                                                   209.18 r
  library hold time                                                                1.00              1.72     210.90
  data required time                                                                                          210.90
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          210.90
  data arrival time                                                                                          -207.61
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.28


  Startpoint: fifo2/data_mem_reg_5__73_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__71_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.01     154.01
  fifo2/data_mem_reg_5__73_/clk (d04fyj03yd0b0)                         22.15                       0.00     154.01 r
  fifo2/data_mem_reg_5__73_/o (d04fyj03yd0b0)                            9.28     1.00             21.64 &   175.65 f
  fifo2/data_mem_3635_ (net)                     2     2.56 
  fifo2/cts2886/a (d04bfn11wn0a5)                               0.00     9.33     1.00     0.00     0.46 &   176.11 f
  fifo2/cts2886/o (d04bfn11wn0a5)                                        5.04     1.00             19.33 &   195.45 f
  fifo2/n10667 (net)                             1     0.46 
  fifo2/data_mem_reg_5__71_/si (d04fyj03yd0b0)                  0.00     5.04     1.00     0.00     0.04 &   195.48 f
  data arrival time                                                                                          195.48

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.44     160.44
  clock reconvergence pessimism                                                                     0.00     160.44
  clock uncertainty                                                                                50.00     210.44
  fifo2/data_mem_reg_5__71_/clk (d04fyj03yd0b0)                                                              210.44 r
  library hold time                                                               1.00            -11.67     198.77
  data required time                                                                                         198.77
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         198.77
  data arrival time                                                                                         -195.48
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.28


  Startpoint: fifo1/data_mem_reg_24__37_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__37_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.25     160.25
  fifo1/data_mem_reg_24__37_/clk (d04fyj03yd0b0)                         24.60                       0.00     160.25 r
  fifo1/data_mem_reg_24__37_/o (d04fyj03yd0b0)                           12.43     1.00             22.59 &   182.84 r
  fifo1/data_mem_541_ (net)                       2     1.71 
  fifo1/route376/a (d04bfn11wn0a5)                              -0.22    12.45     1.00    -0.03     0.24 &   183.08 r
  fifo1/route376/o (d04bfn11wn0a5)                                        7.67     1.00             19.28 &   202.36 r
  fifo1/n6576 (net)                               1     0.81 
  fifo1/data_mem_reg_19__37_/si (d04fyj03yd0b0)                 -0.37     7.68     1.00    -0.05     0.12 &   202.48 r
  data arrival time                                                                                           202.48

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 164.69     164.69
  clock reconvergence pessimism                                                                      0.00     164.69
  clock uncertainty                                                                                 50.00     214.69
  fifo1/data_mem_reg_19__37_/clk (d04fyj03yd0b0)                                                              214.69 r
  library hold time                                                                1.00             -8.93     205.76
  data required time                                                                                          205.76
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          205.76
  data arrival time                                                                                          -202.48
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.28


  Startpoint: init_mask_alu0_seed1_reg_113_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed2_reg_75_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    154.49     154.49
  init_mask_alu0_seed1_reg_113_/clk (d04fyj03yd0b0)                         20.67                       0.00     154.49 r
  init_mask_alu0_seed1_reg_113_/o (d04fyj03yd0b0)                            8.72     1.00             18.99 &   173.49 r
  init_mask_alu0_seed1[113] (net)                    1     0.88 
  route563/a (d04bfn11wn0a5)                                        0.00     8.72     1.00     0.00     0.10 &   173.58 r
  route563/o (d04bfn11wn0a5)                                                13.10     1.00             21.43 &   195.01 r
  n10437 (net)                                       2     1.61 
  init_mask_alu0_seed2_reg_75_/si (d04fyj03yd0b0)                   0.00    13.11     1.00     0.00     0.21 &   195.22 r
  data arrival time                                                                                              195.22

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    157.92     157.92
  clock reconvergence pessimism                                                                         0.00     157.92
  clock uncertainty                                                                                    50.00     207.92
  init_mask_alu0_seed2_reg_75_/clk (d04fyj03yd0b0)                                                               207.92 r
  library hold time                                                                   1.00             -9.42     198.50
  data required time                                                                                             198.50
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             198.50
  data arrival time                                                                                             -195.22
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.28


  Startpoint: check_ecc_in1_secded_in0_data_encoded_reg_53_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_in1_secded_in0_data_tmp_reg_53_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                 0.00       0.00
  clock network delay (propagated)                                                                                    146.01     146.01
  check_ecc_in1_secded_in0_data_encoded_reg_53_/clk (d04fyj03nd0b0)                         21.06                       0.00     146.01 r
  check_ecc_in1_secded_in0_data_encoded_reg_53_/o (d04fyj03nd0b0)                           18.12     1.00             28.73 &   174.75 r
  check_ecc_in1_secded_in0_data_encoded_53_ (net)                    3     2.61 
  U18803/a (d04inn00wn0a5)                                                         -0.96    18.16     1.00    -0.13     0.42 &   175.16 r
  U18803/o1 (d04inn00wn0a5)                                                                  7.52     1.00              8.97 &   184.13 f
  n16966 (net)                                                       1     0.95 
  U18804/d (d04con03yn0b0)                                                         -0.11     7.53     1.00    -0.03     0.15 &   184.29 f
  U18804/o1 (d04con03yn0b0)                                                                 14.77     1.00             14.57 &   198.86 r
  check_ecc_in1_secded_in0_N988 (net)                                1     1.69 
  check_ecc_in1_secded_in0_data_tmp_reg_53_/d (d04fyj03yd0b0)                      -4.25    14.79     1.00    -2.90    -2.49 &   196.37 r
  data arrival time                                                                                                              196.37

  clock clk (rise edge)                                                                                                 0.00       0.00
  clock network delay (propagated)                                                                                    147.19     147.19
  clock reconvergence pessimism                                                                                         0.00     147.19
  clock uncertainty                                                                                                    50.00     197.19
  check_ecc_in1_secded_in0_data_tmp_reg_53_/clk (d04fyj03yd0b0)                                                                  197.19 r
  library hold time                                                                                   1.00              2.46     199.65
  data required time                                                                                                             199.65
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                             199.65
  data arrival time                                                                                                             -196.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                -3.28


  Startpoint: init_mask_alu0_seed6_reg_107_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed6_reg_98_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    156.55     156.55
  init_mask_alu0_seed6_reg_107_/clk (d04fyj03yd0c0)                         19.25                       0.00     156.55 r
  init_mask_alu0_seed6_reg_107_/o (d04fyj03yd0c0)                            7.18     1.00             19.18 &   175.73 r
  init_mask_alu0_seed6[107] (net)                    1     1.20 
  cts770/a (d04bfn11wn0a5)                                          0.00     7.19     1.00     0.00     0.21 &   175.94 r
  cts770/o (d04bfn11wn0a5)                                                  14.06     1.00             21.56 &   197.51 r
  n6637 (net)                                        2     1.79 
  init_mask_alu0_seed6_reg_98_/si (d04fyj03yd0b0)                   0.00    14.08     1.00     0.00     0.36 &   197.87 r
  data arrival time                                                                                              197.87

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    160.63     160.63
  clock reconvergence pessimism                                                                         0.00     160.63
  clock uncertainty                                                                                    50.00     210.63
  init_mask_alu0_seed6_reg_98_/clk (d04fyj03yd0b0)                                                               210.63 r
  library hold time                                                                   1.00             -9.49     201.14
  data required time                                                                                             201.14
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             201.14
  data arrival time                                                                                             -197.87
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.27


  Startpoint: fifo2/data_mem_reg_22__4_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_11__5_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.12     159.12
  fifo2/data_mem_reg_22__4_/clk (d04fyj03yd0b0)                         27.28                       0.00     159.12 r
  fifo2/data_mem_reg_22__4_/o (d04fyj03yd0b0)                           12.12     1.00             22.74 &   181.85 r
  fifo2/data_mem_1237_ (net)                     2     1.63 
  fifo2/route633/a (d04bfn11wn0a5)                             -1.43    12.12     1.00    -0.33    -0.13 &   181.73 r
  fifo2/route633/o (d04bfn11wn0a5)                                       8.82     1.00             20.10 &   201.83 r
  fifo2/n13211 (net)                             1     1.03 
  fifo2/data_mem_reg_11__5_/si (d04fyj03yd0b0)                 -0.89     8.84     1.00    -0.29    -0.01 &   201.82 r
  data arrival time                                                                                          201.82

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                164.16     164.16
  clock reconvergence pessimism                                                                     0.00     164.16
  clock uncertainty                                                                                50.00     214.16
  fifo2/data_mem_reg_11__5_/clk (d04fyj03yd0b0)                                                              214.16 r
  library hold time                                                               1.00             -9.08     205.08
  data required time                                                                                         205.08
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         205.08
  data arrival time                                                                                         -201.82
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.26


  Startpoint: fifo2/data_mem_reg_15__101_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_13__100_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  152.68     152.68
  fifo2/data_mem_reg_15__101_/clk (d04fyj03yd0b0)                         19.52                       0.00     152.68 r
  fifo2/data_mem_reg_15__101_/o (d04fyj03yd0b0)                            9.00     1.00             20.92 &   173.60 f
  fifo2/data_mem_2293_ (net)                       2     2.38 
  fifo2/cts458/a (d04bfn11wn0a5)                                  0.00     9.03     1.00     0.00     0.32 &   173.92 f
  fifo2/cts458/o (d04bfn11wn0a5)                                           5.65     1.00             19.95 &   193.87 f
  fifo2/n8176 (net)                                1     0.66 
  fifo2/data_mem_reg_13__100_/si (d04fyj03yd0b0)                 -0.09     5.66     1.00    -0.01     0.13 &   194.00 f
  data arrival time                                                                                            194.00

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  158.97     158.97
  clock reconvergence pessimism                                                                       0.00     158.97
  clock uncertainty                                                                                  50.00     208.97
  fifo2/data_mem_reg_13__100_/clk (d04fyj03yd0b0)                                                              208.97 r
  library hold time                                                                 1.00            -11.71     197.26
  data required time                                                                                           197.26
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           197.26
  data arrival time                                                                                           -194.00
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.26


  Startpoint: fifo1/data_mem_reg_6__35_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__36_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.04     162.04
  fifo1/data_mem_reg_6__35_/clk (d04fyj03yd0b0)                         25.29                       0.00     162.04 r
  fifo1/data_mem_reg_6__35_/o (d04fyj03yd0b0)                           12.97     1.00             23.14 &   185.18 r
  fifo1/data_mem_1835_ (net)                     2     1.83 
  fifo1/route316/a (d04bfn11wn0a5)                              0.00    12.98     1.00     0.00     0.29 &   185.47 r
  fifo1/route316/o (d04bfn11wn0a5)                                       6.39     1.00             18.42 &   203.89 r
  fifo1/n6516 (net)                              1     0.57 
  fifo1/data_mem_reg_2__36_/si (d04fyj03yd0b0)                  0.00     6.39     1.00     0.00     0.06 &   203.94 r
  data arrival time                                                                                          203.94

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                166.06     166.06
  clock reconvergence pessimism                                                                     0.00     166.06
  clock uncertainty                                                                                50.00     216.06
  fifo1/data_mem_reg_2__36_/clk (d04fyj03yd0b0)                                                              216.06 r
  library hold time                                                               1.00             -8.86     207.20
  data required time                                                                                         207.20
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         207.20
  data arrival time                                                                                         -203.94
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.25


  Startpoint: fifo2/data_mem_reg_10__73_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__72_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.62     153.62
  fifo2/data_mem_reg_10__73_/clk (d04fyj03yd0b0)                         21.02                       0.00     153.62 r
  fifo2/data_mem_reg_10__73_/o (d04fyj03yd0b0)                            9.55     1.00             21.74 &   175.37 f
  fifo2/data_mem_2950_ (net)                      2     2.71 
  fifo2/cts3148/a (d04bfn11wn0a5)                                0.00     9.60     1.00     0.00     0.49 &   175.86 f
  fifo2/cts3148/o (d04bfn11wn0a5)                                         5.11     1.00             19.55 &   195.41 f
  fifo2/n10934 (net)                              1     0.48 
  fifo2/data_mem_reg_3__72_/si (d04fyj03yd0b0)                   0.00     5.11     1.00     0.00     0.04 &   195.45 f
  data arrival time                                                                                           195.45

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.39     160.39
  clock reconvergence pessimism                                                                      0.00     160.39
  clock uncertainty                                                                                 50.00     210.39
  fifo2/data_mem_reg_3__72_/clk (d04fyj03yd0b0)                                                               210.39 r
  library hold time                                                                1.00            -11.69     198.70
  data required time                                                                                          198.70
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.70
  data arrival time                                                                                          -195.45
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.25


  Startpoint: fifo2/data_mem_reg_11__69_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_14__72_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.20     153.20
  fifo2/data_mem_reg_11__69_/clk (d04fyj03yd0b0)                         20.25                       0.00     153.20 r
  fifo2/data_mem_reg_11__69_/o (d04fyj03yd0b0)                            8.36     1.00             20.51 &   173.71 f
  fifo2/data_mem_2809_ (net)                      2     2.18 
  fifo2/cts2119/a (d04bfn11wn0a5)                               -0.15     8.44     1.00    -0.03     0.54 &   174.26 f
  fifo2/cts2119/o (d04bfn11wn0a5)                                         5.11     1.00             18.99 &   193.25 f
  fifo2/n9881 (net)                               1     0.49 
  fifo2/data_mem_reg_14__72_/si (d04fyj03yd0b0)                  0.00     5.11     1.00     0.00     0.04 &   193.29 f
  data arrival time                                                                                           193.29

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.15     158.15
  clock reconvergence pessimism                                                                      0.00     158.15
  clock uncertainty                                                                                 50.00     208.15
  fifo2/data_mem_reg_14__72_/clk (d04fyj03yd0b0)                                                              208.15 r
  library hold time                                                                1.00            -11.62     196.53
  data required time                                                                                          196.53
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          196.53
  data arrival time                                                                                          -193.29
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.25


  Startpoint: fifo0/data_mem_reg_4__67_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_4__71_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.86     154.86
  fifo0/data_mem_reg_4__67_/clk (d04fyj03yd0b0)                         23.35                       0.00     154.86 r
  fifo0/data_mem_reg_4__67_/o (d04fyj03yd0b0)                            8.71     1.00             21.28 &   176.14 f
  fifo0/data_mem_4__67_ (net)                    2     2.27 
  fifo0/cts2001/a (d04bfn11wn0a5)                               0.00     8.76     1.00     0.00     0.48 &   176.62 f
  fifo0/cts2001/o (d04bfn11wn0a5)                                        5.21     1.00             19.27 &   195.89 f
  fifo0/n5974 (net)                              1     0.52 
  fifo0/data_mem_reg_4__71_/si (d04fyj03yd0b0)                  0.00     5.21     1.00     0.00     0.05 &   195.93 f
  data arrival time                                                                                          195.93

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.87     160.87
  clock reconvergence pessimism                                                                     0.00     160.87
  clock uncertainty                                                                                50.00     210.87
  fifo0/data_mem_reg_4__71_/clk (d04fyj03yd0b0)                                                              210.87 r
  library hold time                                                               1.00            -11.69     199.18
  data required time                                                                                         199.18
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         199.18
  data arrival time                                                                                         -195.93
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.25


  Startpoint: fifo2/data_mem_reg_14__116_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_10__116_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  159.58     159.58
  fifo2/data_mem_reg_14__116_/clk (d04fyj03yd0b0)                         26.81                       0.00     159.58 r
  fifo2/data_mem_reg_14__116_/o (d04fyj03yd0b0)                           12.96     1.00             23.33 &   182.91 r
  fifo2/data_mem_2445_ (net)                       2     1.83 
  fifo2/cts1170/a (d04bfn11wn0a5)                                 0.00    12.98     1.00     0.00     0.30 &   183.20 r
  fifo2/cts1170/o (d04bfn11wn0a5)                                          6.65     1.00             18.64 &   201.84 r
  fifo2/n8911 (net)                                1     0.62 
  fifo2/data_mem_reg_10__116_/si (d04fyj03yd0b0)                  0.00     6.65     1.00     0.00     0.06 &   201.90 r
  data arrival time                                                                                            201.90

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  164.02     164.02
  clock reconvergence pessimism                                                                       0.00     164.02
  clock uncertainty                                                                                  50.00     214.02
  fifo2/data_mem_reg_10__116_/clk (d04fyj03yd0b0)                                                              214.02 r
  library hold time                                                                 1.00             -8.87     205.15
  data required time                                                                                           205.15
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           205.15
  data arrival time                                                                                           -201.90
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.24


  Startpoint: fifo0/data_mem_reg_26__64_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_16__64_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.25     156.25
  fifo0/data_mem_reg_26__64_/clk (d04fyj03yd0b0)                         22.74                       0.00     156.25 r
  fifo0/data_mem_reg_26__64_/o (d04fyj03yd0b0)                           12.61     1.00             22.55 &   178.80 r
  fifo0/data_mem_26__64_ (net)                    2     1.79 
  fifo0/cts846/a (d04bfn11wn0a5)                                 0.00    12.63     1.00     0.00     0.34 &   179.15 r
  fifo0/cts846/o (d04bfn11wn0a5)                                          6.29     1.00             18.19 &   197.34 r
  fifo0/n4791 (net)                               1     0.56 
  fifo0/data_mem_reg_16__64_/si (d04fyj03yd0b0)                  0.00     6.29     1.00     0.00     0.04 &   197.38 r
  data arrival time                                                                                           197.38

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.45     159.45
  clock reconvergence pessimism                                                                      0.00     159.45
  clock uncertainty                                                                                 50.00     209.45
  fifo0/data_mem_reg_16__64_/clk (d04fyj03yd0b0)                                                              209.45 r
  library hold time                                                                1.00             -8.83     200.62
  data required time                                                                                          200.62
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.62
  data arrival time                                                                                          -197.38
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.24


  Startpoint: fifo1/data_mem_reg_20__9_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_rd_reg_9_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.10     154.10
  fifo1/data_mem_reg_20__9_/clk (d04fyj03yd0c0)                         23.15                       0.00     154.10 r
  fifo1/data_mem_reg_20__9_/o (d04fyj03yd0c0)                            8.36     1.00             21.00 &   175.10 r
  fifo1/data_mem_801_ (net)                      2     1.77 
  fifo1/U1537/b (d04can03nn0a5)                                -0.76     8.39     1.00    -0.12     0.24 &   175.34 r
  fifo1/U1537/o1 (d04can03nn0a5)                                         8.36     1.00              9.51 &   184.85 f
  fifo1/n818 (net)                               1     1.00 
  fifo1/U1538/d (d04nan04yd0b7)                                -0.12     8.37     1.00    -0.02     0.16 &   185.01 f
  fifo1/U1538/o1 (d04nan04yd0b7)                                         7.14     1.00              9.02 &   194.03 r
  fifo1/n827 (net)                               1     1.78 
  fifo1/U1544/a (d04non02wn0b7)                                -0.11     7.23     1.00    -0.02     0.57 &   194.60 r
  fifo1/U1544/o1 (d04non02wn0b7)                                         4.67     1.00              6.36 &   200.95 f
  fifo1/n828 (net)                               1     1.04 
  fifo1/U1545/b (d04nan02yd0b5)                                 0.00     4.68     1.00     0.00     0.13 &   201.09 f
  fifo1/U1545/o1 (d04nan02yd0b5)                                         9.54     1.00             10.18 &   211.27 r
  fifo1/N91 (net)                                1     1.61 
  fifo1/data_rd_reg_9_/d (d04fyj03yd0g0)                       -0.97     9.61     1.00    -0.43     0.12 &   211.38 r
  data arrival time                                                                                          211.38

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.97     161.97
  clock reconvergence pessimism                                                                     0.00     161.97
  clock uncertainty                                                                                50.00     211.97
  fifo1/data_rd_reg_9_/clk (d04fyj03yd0g0)                                                                   211.97 r
  library hold time                                                               1.00              2.65     214.62
  data required time                                                                                         214.62
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         214.62
  data arrival time                                                                                         -211.38
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.24


  Startpoint: fifo2/data_mem_reg_19__47_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_2__47_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.06     156.06
  fifo2/data_mem_reg_19__47_/clk (d04fyj03yd0b0)                         23.16                       0.00     156.06 r
  fifo2/data_mem_reg_19__47_/o (d04fyj03yd0b0)                           11.06     1.00             21.30 &   177.35 r
  fifo2/data_mem_1691_ (net)                      2     1.41 
  fifo2/cts3513/a (d04bfn11wn0a5)                                0.00    11.07     1.00     0.00     0.19 &   177.55 r
  fifo2/cts3513/o (d04bfn11wn0a5)                                         6.31     1.00             17.64 &   195.19 r
  fifo2/n11309 (net)                              1     0.57 
  fifo2/data_mem_reg_2__47_/si (d04fyj03yd0b0)                   0.00     6.31     1.00     0.00     0.05 &   195.23 r
  data arrival time                                                                                           195.23

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.32     157.32
  clock reconvergence pessimism                                                                      0.00     157.32
  clock uncertainty                                                                                 50.00     207.32
  fifo2/data_mem_reg_2__47_/clk (d04fyj03yd0b0)                                                               207.32 r
  library hold time                                                                1.00             -8.85     198.47
  data required time                                                                                          198.47
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.47
  data arrival time                                                                                          -195.23
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.24


  Startpoint: fifo0/data_mem_reg_22__67_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_7__70_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.81     154.81
  fifo0/data_mem_reg_22__67_/clk (d04fyj03yd0b0)                         23.32                       0.00     154.81 r
  fifo0/data_mem_reg_22__67_/o (d04fyj03yd0b0)                           12.28     1.00             22.34 &   177.15 r
  fifo0/data_mem_22__67_ (net)                    2     1.70 
  fifo0/route600/a (d04bfn11wn0a5)                               0.00    12.30     1.00     0.00     0.30 &   177.45 r
  fifo0/route600/o (d04bfn11wn0a5)                                        6.83     1.00             18.55 &   196.00 r
  fifo0/n7094 (net)                               1     0.66 
  fifo0/data_mem_reg_7__70_/si (d04fyj03yd0b0)                   0.00     6.84     1.00     0.00     0.11 &   196.11 r
  data arrival time                                                                                           196.11

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.24     158.24
  clock reconvergence pessimism                                                                      0.00     158.24
  clock uncertainty                                                                                 50.00     208.24
  fifo0/data_mem_reg_7__70_/clk (d04fyj03yd0b0)                                                               208.24 r
  library hold time                                                                1.00             -8.89     199.35
  data required time                                                                                          199.35
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          199.35
  data arrival time                                                                                          -196.11
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.24


  Startpoint: init_mask_in0_seed1_reg_35_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed1_reg_39_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  150.92     150.92
  init_mask_in0_seed1_reg_35_/clk (d04fyj03yd0b0)                         17.45                       0.00     150.92 r
  init_mask_in0_seed1_reg_35_/o (d04fyj03yd0b0)                            9.66     1.00             19.32 &   170.24 r
  init_mask_in0_seed1[35] (net)                    1     1.13 
  cts1724/a (d04bfn11wn0a5)                                       0.00     9.67     1.00     0.00     0.23 &   170.47 r
  cts1724/o (d04bfn11wn0a5)                                               14.42     1.00             22.75 &   193.22 r
  n7592 (net)                                      2     1.85 
  init_mask_in0_seed1_reg_39_/si (d04fyj03yd0b0)                  0.00    14.44     1.00     0.00     0.35 &   193.57 r
  data arrival time                                                                                            193.57

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  156.43     156.43
  clock reconvergence pessimism                                                                       0.00     156.43
  clock uncertainty                                                                                  50.00     206.43
  init_mask_in0_seed1_reg_39_/clk (d04fyj03yd0b0)                                                              206.43 r
  library hold time                                                                 1.00             -9.63     196.80
  data required time                                                                                           196.80
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           196.80
  data arrival time                                                                                           -193.57
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.23


  Startpoint: fifo0/data_mem_reg_8__46_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_8__45_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                147.17     147.17
  fifo0/data_mem_reg_8__46_/clk (d04fyj03yd0b0)                         23.06                       0.00     147.17 r
  fifo0/data_mem_reg_8__46_/o (d04fyj03yd0b0)                            8.22     1.00             20.52 &   167.69 f
  fifo0/data_mem_8__46_ (net)                    2     1.95 
  fifo0/cts572/a (d04bfn11wn0a5)                                0.00     8.24     1.00     0.00     0.33 &   168.02 f
  fifo0/cts572/o (d04bfn11wn0a5)                                         5.11     1.00             18.90 &   186.92 f
  fifo0/n4511 (net)                              1     0.50 
  fifo0/data_mem_reg_8__45_/si (d04fyj03yd0b0)                  0.00     5.11     1.00     0.00     0.05 &   186.97 f
  data arrival time                                                                                          186.97

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                151.89     151.89
  clock reconvergence pessimism                                                                     0.00     151.89
  clock uncertainty                                                                                50.00     201.89
  fifo0/data_mem_reg_8__45_/clk (d04fyj03yd0b0)                                                              201.89 r
  library hold time                                                               1.00            -11.69     190.20
  data required time                                                                                         190.20
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         190.20
  data arrival time                                                                                         -186.97
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.23


  Startpoint: fifo2/data_mem_reg_8__41_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__35_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                157.19     157.19
  fifo2/data_mem_reg_8__41_/clk (d04fyj03yd0b0)                         22.08                       0.00     157.19 r
  fifo2/data_mem_reg_8__41_/o (d04fyj03yd0b0)                           13.61     1.00             23.30 &   180.49 r
  fifo2/data_mem_3192_ (net)                     2     2.05 
  fifo2/cts3172/a (d04bfn11wn0a5)                               0.00    13.65     1.00     0.00     0.51 &   181.00 r
  fifo2/cts3172/o (d04bfn11wn0a5)                                        6.57     1.00             18.81 &   199.81 r
  fifo2/n10958 (net)                             1     0.60 
  fifo2/data_mem_reg_27__35_/si (d04fyj03yd0b0)                 0.00     6.57     1.00     0.00     0.05 &   199.87 r
  data arrival time                                                                                          199.87

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.91     161.91
  clock reconvergence pessimism                                                                     0.00     161.91
  clock uncertainty                                                                                50.00     211.91
  fifo2/data_mem_reg_27__35_/clk (d04fyj03yd0b0)                                                             211.91 r
  library hold time                                                               1.00             -8.81     203.09
  data required time                                                                                         203.09
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         203.09
  data arrival time                                                                                         -199.87
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.23


  Startpoint: fifo2/data_mem_reg_7__83_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__85_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.29     155.29
  fifo2/data_mem_reg_7__83_/clk (d04fyj03yd0b0)                         21.81                       0.00     155.29 r
  fifo2/data_mem_reg_7__83_/o (d04fyj03yd0b0)                           13.07     1.00             22.80 &   178.09 r
  fifo2/data_mem_3371_ (net)                     2     1.91 
  fifo2/cts4515/a (d04bfn11wn0a5)                              -0.21    13.10     1.00    -0.03     0.38 &   178.47 r
  fifo2/cts4515/o (d04bfn11wn0a5)                                        7.81     1.00             19.62 &   198.09 r
  fifo2/n12346 (net)                             1     0.83 
  fifo2/data_mem_reg_7__85_/si (d04fyj03yd0b0)                  0.00     7.82     1.00     0.00     0.10 &   198.19 r
  data arrival time                                                                                          198.19

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.36     160.36
  clock reconvergence pessimism                                                                     0.00     160.36
  clock uncertainty                                                                                50.00     210.36
  fifo2/data_mem_reg_7__85_/clk (d04fyj03yd0b0)                                                              210.36 r
  library hold time                                                               1.00             -8.95     201.41
  data required time                                                                                         201.41
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         201.41
  data arrival time                                                                                         -198.19
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.22


  Startpoint: fifo2/data_mem_reg_24__103_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__106_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  153.62     153.62
  fifo2/data_mem_reg_24__103_/clk (d04fyj03yd0b0)                         19.14                       0.00     153.62 r
  fifo2/data_mem_reg_24__103_/o (d04fyj03yd0b0)                            8.83     1.00             20.94 &   174.55 f
  fifo2/data_mem_1062_ (net)                       2     2.46 
  fifo2/cts1551/a (d04bfn11wn0a5)                                 0.00     8.92     1.00     0.00     0.64 &   175.19 f
  fifo2/cts1551/o (d04bfn11wn0a5)                                          5.14     1.00             19.26 &   194.45 f
  fifo2/n9300 (net)                                1     0.50 
  fifo2/data_mem_reg_24__106_/si (d04fyj03yd0b0)                 -0.23     5.14     1.00    -0.04     0.01 &   194.46 f
  data arrival time                                                                                            194.46

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  159.42     159.42
  clock reconvergence pessimism                                                                       0.00     159.42
  clock uncertainty                                                                                  50.00     209.42
  fifo2/data_mem_reg_24__106_/clk (d04fyj03yd0b0)                                                              209.42 r
  library hold time                                                                 1.00            -11.75     197.68
  data required time                                                                                           197.68
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           197.68
  data arrival time                                                                                           -194.46
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.22


  Startpoint: init_mask_alu0_seed4_reg_42_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed4_reg_40_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   150.89     150.89
  init_mask_alu0_seed4_reg_42_/clk (d04fyj03yd0b0)                         18.71                       0.00     150.89 r
  init_mask_alu0_seed4_reg_42_/o (d04fyj03yd0b0)                           10.01     1.00             19.82 &   170.71 r
  init_mask_alu0_seed4_42 (net)                     1     1.22 
  cts2149/a (d04bfn11wn0a5)                                       -0.16    10.03     1.00    -0.03     0.27 &   170.98 r
  cts2149/o (d04bfn11wn0a5)                                                12.82     1.00             21.73 &   192.71 r
  n8017 (net)                                       2     1.57 
  init_mask_alu0_seed4_reg_40_/si (d04fyj03yd0b0)                  0.00    12.83     1.00     0.00     0.28 &   192.99 r
  data arrival time                                                                                             192.99

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   155.59     155.59
  clock reconvergence pessimism                                                                        0.00     155.59
  clock uncertainty                                                                                   50.00     205.59
  init_mask_alu0_seed4_reg_40_/clk (d04fyj03yd0b0)                                                              205.59 r
  library hold time                                                                  1.00             -9.39     196.21
  data required time                                                                                            196.21
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            196.21
  data arrival time                                                                                            -192.99
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -3.22


  Startpoint: fifo2/data_mem_reg_0__115_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_26__114_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.70     151.70
  fifo2/data_mem_reg_0__115_/clk (d04fyj03yd0b0)                         21.82                       0.00     151.70 r
  fifo2/data_mem_reg_0__115_/o (d04fyj03yd0b0)                           11.16     1.00             21.09 &   172.79 r
  fifo2/data_mem_4362_ (net)                      2     1.41 
  fifo2/cts1211/a (d04bfn11wn0a5)                                0.00    11.16     1.00     0.00     0.15 &   172.94 r
  fifo2/cts1211/o (d04bfn11wn0a5)                                         7.05     1.00             18.30 &   191.24 r
  fifo2/n8952 (net)                               1     0.70 
  fifo2/data_mem_reg_26__114_/si (d04fyj03yd0b0)                 0.00     7.05     1.00     0.00     0.11 &   191.34 r
  data arrival time                                                                                           191.34

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.45     153.45
  clock reconvergence pessimism                                                                      0.00     153.45
  clock uncertainty                                                                                 50.00     203.45
  fifo2/data_mem_reg_26__114_/clk (d04fyj03yd0b0)                                                             203.45 r
  library hold time                                                                1.00             -8.89     194.55
  data required time                                                                                          194.55
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          194.55
  data arrival time                                                                                          -191.34
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.21


  Startpoint: fifo2/data_mem_reg_23__54_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__60_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 150.57     150.57
  fifo2/data_mem_reg_23__54_/clk (d04fyj03yd0b0)                         23.08                       0.00     150.57 r
  fifo2/data_mem_reg_23__54_/o (d04fyj03yd0b0)                            9.73     1.00             20.24 &   170.81 r
  fifo2/data_mem_1150_ (net)                      1     1.12 
  fifo2/cts3381/a (d04bfn11wn0a5)                                0.00     9.75     1.00     0.00     0.26 &   171.06 r
  fifo2/cts3381/o (d04bfn11wn0a5)                                        11.56     1.00             21.33 &   192.40 r
  fifo2/n11171 (net)                              2     1.50 
  fifo2/data_mem_reg_27__60_/si (d04fyj03yd0b0)                 -0.96    11.58     1.00    -0.12     0.17 &   192.57 r
  data arrival time                                                                                           192.57

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.03     155.03
  clock reconvergence pessimism                                                                      0.00     155.03
  clock uncertainty                                                                                 50.00     205.03
  fifo2/data_mem_reg_27__60_/clk (d04fyj03yd0b0)                                                              205.03 r
  library hold time                                                                1.00             -9.26     195.77
  data required time                                                                                          195.77
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          195.77
  data arrival time                                                                                          -192.57
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.21


  Startpoint: fifo2/data_mem_reg_7__74_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__68_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                162.07     162.07
  fifo2/data_mem_reg_7__74_/clk (d04fyj03yd0b0)                         22.25                       0.00     162.07 r
  fifo2/data_mem_reg_7__74_/o (d04fyj03yd0b0)                            8.43     1.00             20.73 &   182.80 f
  fifo2/data_mem_3362_ (net)                     2     2.10 
  fifo2/cts1190/a (d04bfn11wn0a5)                               0.00     8.46     1.00     0.00     0.38 &   183.18 f
  fifo2/cts1190/o (d04bfn11wn0a5)                                        5.07     1.00             18.95 &   202.13 f
  fifo2/n8931 (net)                              1     0.48 
  fifo2/data_mem_reg_7__68_/si (d04fyj03yd0b0)                  0.00     5.07     1.00     0.00     0.04 &   202.18 f
  data arrival time                                                                                          202.18

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                167.05     167.05
  clock reconvergence pessimism                                                                     0.00     167.05
  clock uncertainty                                                                                50.00     217.05
  fifo2/data_mem_reg_7__68_/clk (d04fyj03yd0b0)                                                              217.05 r
  library hold time                                                               1.00            -11.67     205.38
  data required time                                                                                         205.38
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         205.38
  data arrival time                                                                                         -202.18
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.21


  Startpoint: check_ecc_in1_secded_in0_data_tmp_reg_65_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_in1_secded_in0_data_encoded_reg_52_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   144.60     144.60
  check_ecc_in1_secded_in0_data_tmp_reg_65_/clk (d04fyj03yd0b0)                            18.91                       0.00     144.60 r
  check_ecc_in1_secded_in0_data_tmp_reg_65_/o (d04fyj03yd0b0)                              13.63     1.00             22.26 &   166.86 r
  check_ecc_in1_secded_in0_data_tmp_65 (net)                        2     1.90 
  cts2634/a (d04bfn11wn0a5)                                                        0.00    13.65     1.00     0.00     0.37 &   167.23 r
  cts2634/o (d04bfn11wn0a5)                                                                 7.31     1.00             19.42 &   186.65 r
  n8502 (net)                                                       1     0.74 
  check_ecc_in1_secded_in0_data_encoded_reg_52_/si (d04fyj03yd0b0)                -0.44     7.31     1.00    -0.06     0.07 &   186.72 r
  data arrival time                                                                                                             186.72

  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   148.77     148.77
  clock reconvergence pessimism                                                                                        0.00     148.77
  clock uncertainty                                                                                                   50.00     198.77
  check_ecc_in1_secded_in0_data_encoded_reg_52_/clk (d04fyj03yd0b0)                                                             198.77 r
  library hold time                                                                                  1.00             -8.85     189.93
  data required time                                                                                                            189.93
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            189.93
  data arrival time                                                                                                            -186.72
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                               -3.21


  Startpoint: fifo0/data_mem_reg_22__38_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_8__40_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.73     159.73
  fifo0/data_mem_reg_22__38_/clk (d04fyj03yd0b0)                         25.07                       0.00     159.73 r
  fifo0/data_mem_reg_22__38_/o (d04fyj03yd0b0)                            9.19     1.00             22.20 &   181.92 f
  fifo0/data_mem_22__38_ (net)                    2     2.64 
  fifo0/route672/a (d04bfn11wn0a5)                              -0.14     9.32     1.00    -0.02     0.73 &   182.66 f
  fifo0/route672/o (d04bfn11wn0a5)                                        6.09     1.00             20.53 &   203.19 f
  fifo0/n7168 (net)                               1     0.78 
  fifo0/data_mem_reg_8__40_/si (d04fyj03yd0b0)                   0.00     6.09     1.00     0.00     0.13 &   203.32 f
  data arrival time                                                                                           203.32

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 168.29     168.29
  clock reconvergence pessimism                                                                      0.00     168.29
  clock uncertainty                                                                                 50.00     218.29
  fifo0/data_mem_reg_8__40_/clk (d04fyj03yd0b0)                                                               218.29 r
  library hold time                                                                1.00            -11.76     206.53
  data required time                                                                                          206.53
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          206.53
  data arrival time                                                                                          -203.32
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.21


  Startpoint: fifo1/data_mem_reg_22__57_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__53_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.73     154.73
  fifo1/data_mem_reg_22__57_/clk (d04fyj03yd0b0)                         23.21                       0.00     154.73 r
  fifo1/data_mem_reg_22__57_/o (d04fyj03yd0b0)                            9.02     1.00             21.67 &   176.40 f
  fifo1/data_mem_705_ (net)                       2     2.51 
  fifo1/cts2321/a (d04bfn11wn0a5)                               -0.68     9.10     1.00    -0.11     0.51 &   176.91 f
  fifo1/cts2321/o (d04bfn11wn0a5)                                         5.62     1.00             19.95 &   196.86 f
  fifo1/n5986 (net)                               1     0.65 
  fifo1/data_mem_reg_22__53_/si (d04fyj03yd0b0)                  0.00     5.62     1.00     0.00     0.12 &   196.98 f
  data arrival time                                                                                           196.98

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.94     161.94
  clock reconvergence pessimism                                                                      0.00     161.94
  clock uncertainty                                                                                 50.00     211.94
  fifo1/data_mem_reg_22__53_/clk (d04fyj03yd0b0)                                                              211.94 r
  library hold time                                                                1.00            -11.76     200.18
  data required time                                                                                          200.18
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          200.18
  data arrival time                                                                                          -196.98
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.20


  Startpoint: init_mask_in0_seed3_reg_14_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_3__21_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   155.97     155.97
  init_mask_in0_seed3_reg_14_/clk (d04fyj03ld0b0)                          24.15                       0.00     155.97 r
  init_mask_in0_seed3_reg_14_/o (d04fyj03ld0b0)                            10.34     1.00             29.07 &   185.04 f
  init_mask_in0_seed3_14 (net)                      2     2.01 
  init_mask_in0_mask_reg_3__21_/si (d04fyj03yd0b0)                 0.00    10.38     1.00     0.00     0.49 &   185.53 f
  data arrival time                                                                                             185.53

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   151.30     151.30
  clock reconvergence pessimism                                                                        0.00     151.30
  clock uncertainty                                                                                   50.00     201.30
  init_mask_in0_mask_reg_3__21_/clk (d04fyj03yd0b0)                                                             201.30 r
  library hold time                                                                  1.00            -12.57     188.73
  data required time                                                                                            188.73
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            188.73
  data arrival time                                                                                            -185.53
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -3.20


  Startpoint: init_mask_alu0_seed3_reg_73_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_72_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   154.58     154.58
  init_mask_alu0_seed3_reg_73_/clk (d04fyj03yd0b0)                         20.61                       0.00     154.58 r
  init_mask_alu0_seed3_reg_73_/o (d04fyj03yd0b0)                           10.60     1.00             20.60 &   175.18 r
  init_mask_alu0_seed3[73] (net)                    1     1.35 
  cts1259/a (d04bfn11wn0a5)                                        0.00    10.62     1.00     0.00     0.35 &   175.53 r
  cts1259/o (d04bfn11wn0a5)                                                12.86     1.00             21.97 &   197.49 r
  n7127 (net)                                       2     1.57 
  init_mask_alu0_seed3_reg_72_/si (d04fyj03yd0b0)                  0.00    12.87     1.00     0.00     0.23 &   197.73 r
  data arrival time                                                                                             197.73

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   160.28     160.28
  clock reconvergence pessimism                                                                        0.00     160.28
  clock uncertainty                                                                                   50.00     210.28
  init_mask_alu0_seed3_reg_72_/clk (d04fyj03yd0b0)                                                              210.28 r
  library hold time                                                                  1.00             -9.35     200.93
  data required time                                                                                            200.93
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            200.93
  data arrival time                                                                                            -197.73
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -3.20


  Startpoint: fifo0/data_mem_reg_9__66_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_26__69_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.46     154.46
  fifo0/data_mem_reg_9__66_/clk (d04fyj03yd0b0)                         22.89                       0.00     154.46 r
  fifo0/data_mem_reg_9__66_/o (d04fyj03yd0b0)                           14.08     1.00             23.78 &   178.24 r
  fifo0/data_mem_9__66_ (net)                    2     2.16 
  fifo0/cts793/a (d04bfn11wn0a5)                                0.00    14.14     1.00     0.00     0.67 &   178.91 r
  fifo0/cts793/o (d04bfn11wn0a5)                                         6.20     1.00             18.64 &   197.55 r
  fifo0/n4738 (net)                              1     0.53 
  fifo0/data_mem_reg_26__69_/si (d04fyj03yd0b0)                 0.00     6.20     1.00     0.00     0.04 &   197.60 r
  data arrival time                                                                                          197.60

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.60     159.60
  clock reconvergence pessimism                                                                     0.00     159.60
  clock uncertainty                                                                                50.00     209.60
  fifo0/data_mem_reg_26__69_/clk (d04fyj03yd0b0)                                                             209.60 r
  library hold time                                                               1.00             -8.80     200.79
  data required time                                                                                         200.79
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         200.79
  data arrival time                                                                                         -197.60
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.20


  Startpoint: fifo1/data_mem_reg_4__22_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__22_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.16     153.16
  fifo1/data_mem_reg_4__22_/clk (d04fyj03yd0b0)                         18.04                       0.00     153.16 r
  fifo1/data_mem_reg_4__22_/o (d04fyj03yd0b0)                            5.76     1.00             17.40 &   170.56 f
  fifo1/data_mem_1966_ (net)                     1     0.94 
  fifo1/cts2005/a (d04bfn00ynub3)                              -0.13     5.77     1.00    -0.02     0.18 &   170.74 f
  fifo1/cts2005/o (d04bfn00ynub3)                                        4.22     1.00              9.88 &   180.62 f
  fifo1/n5663 (net)                              2     1.21 
  fifo1/cts2004/a (d04bfn12wn0b0)                               0.00     4.23     1.00     0.00     0.11 &   180.74 f
  fifo1/cts2004/o (d04bfn12wn0b0)                                        5.02     1.00             37.03 &   217.77 f
  fifo1/n5662 (net)                              1     0.53 
  fifo1/data_mem_reg_26__22_/si (d04fyj03yd0b0)                 0.00     5.02     1.00     0.00     0.06 &   217.82 f
  data arrival time                                                                                          217.82

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                182.63     182.63
  clock reconvergence pessimism                                                                     0.00     182.63
  clock uncertainty                                                                                50.00     232.63
  fifo1/data_mem_reg_26__22_/clk (d04fyj03yd0b0)                                                             232.63 r
  library hold time                                                               1.00            -11.61     221.02
  data required time                                                                                         221.02
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         221.02
  data arrival time                                                                                         -217.82
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.20


  Startpoint: fifo0/data_mem_reg_0__32_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_29__31_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                150.32     150.32
  fifo0/data_mem_reg_0__32_/clk (d04fyj03yd0b0)                         21.87                       0.00     150.32 r
  fifo0/data_mem_reg_0__32_/o (d04fyj03yd0b0)                           10.01     1.00             20.29 &   170.62 r
  fifo0/data_mem_0__32_ (net)                    1     1.19 
  fifo0/cts159/a (d04bfn11wn0a5)                               -0.98    10.03     1.00    -0.16     0.12 &   170.73 r
  fifo0/cts159/o (d04bfn11wn0a5)                                        10.66     1.00             20.71 &   191.44 r
  fifo0/n4082 (net)                              2     1.33 
  fifo0/data_mem_reg_29__31_/si (d04fyj03yd0b0)                 0.00    10.66     1.00     0.00     0.15 &   191.59 r
  data arrival time                                                                                          191.59

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.01     154.01
  clock reconvergence pessimism                                                                     0.00     154.01
  clock uncertainty                                                                                50.00     204.01
  fifo0/data_mem_reg_29__31_/clk (d04fyj03yd0b0)                                                             204.01 r
  library hold time                                                               1.00             -9.23     194.79
  data required time                                                                                         194.79
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         194.79
  data arrival time                                                                                         -191.59
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.20


  Startpoint: fifo0/data_mem_reg_24__37_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_37_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.05     151.05
  fifo0/data_mem_reg_24__37_/clk (d04fyj03yd0c0)                         23.81                       0.00     151.05 r
  fifo0/data_mem_reg_24__37_/o (d04fyj03yd0c0)                            9.48     1.00             22.11 &   173.16 r
  fifo0/data_mem_24__37_ (net)                    2     2.37 
  fifo0/U1493/d (d04can03wn0a5)                                 -0.93     9.56     1.00    -0.15     0.48 &   173.65 r
  fifo0/U1493/o1 (d04can03wn0a5)                                          9.49     1.00             10.93 &   184.58 f
  fifo0/n752 (net)                                1     1.00 
  fifo0/U1496/b (d04nan04nn0b5)                                 -0.75     9.50     1.00    -0.11     0.10 &   184.68 f
  fifo0/U1496/o1 (d04nan04nn0b5)                                          7.07     1.00             10.87 &   195.55 r
  fifo0/n759 (net)                                1     0.56 
  fifo0/U1502/a (d04non02nn0b5)                                  0.00     7.07     1.00     0.00     0.04 &   195.58 r
  fifo0/U1502/o1 (d04non02nn0b5)                                          6.22     1.00              6.99 &   202.57 f
  fifo0/n771 (net)                                1     1.23 
  fifo0/U1514/a (d04nan02yn0c0)                                  0.00     6.24     1.00     0.00     0.24 &   202.81 f
  fifo0/U1514/o1 (d04nan02yn0c0)                                          8.96     1.00              6.50 &   209.31 r
  fifo0/N63 (net)                                 1     3.04 
  fifo0/data_rd_reg_37_/d (d04fyj03yd0b0)                       -0.50    10.50     1.00    -0.06     3.29 &   212.60 r
  data arrival time                                                                                           212.60

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.23     163.23
  clock reconvergence pessimism                                                                      0.00     163.23
  clock uncertainty                                                                                 50.00     213.23
  fifo0/data_rd_reg_37_/clk (d04fyj03yd0b0)                                                                   213.23 r
  library hold time                                                                1.00              2.56     215.79
  data required time                                                                                          215.79
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          215.79
  data arrival time                                                                                          -212.60
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.20


  Startpoint: fifo0/data_mem_reg_12__61_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_0__64_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.58     151.58
  fifo0/data_mem_reg_12__61_/clk (d04fyj03yd0b0)                         22.97                       0.00     151.58 r
  fifo0/data_mem_reg_12__61_/o (d04fyj03yd0b0)                           13.20     1.00             23.09 &   174.67 r
  fifo0/data_mem_12__61_ (net)                    2     1.94 
  fifo0/cts1382/a (d04bfn11wn0a5)                               -0.21    13.23     1.00    -0.03     0.40 &   175.07 r
  fifo0/cts1382/o (d04bfn11wn0a5)                                         6.77     1.00             18.82 &   193.89 r
  fifo0/n5342 (net)                               1     0.64 
  fifo0/data_mem_reg_0__64_/si (d04fyj03yd0b0)                   0.00     6.77     1.00     0.00     0.07 &   193.96 r
  data arrival time                                                                                           193.96

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.98     155.98
  clock reconvergence pessimism                                                                      0.00     155.98
  clock uncertainty                                                                                 50.00     205.98
  fifo0/data_mem_reg_0__64_/clk (d04fyj03yd0b0)                                                               205.98 r
  library hold time                                                                1.00             -8.83     197.15
  data required time                                                                                          197.15
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          197.15
  data arrival time                                                                                          -193.96
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.19


  Startpoint: fifo2/data_mem_reg_28__111_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_28__110_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  155.28     155.28
  fifo2/data_mem_reg_28__111_/clk (d04fyj03yd0b0)                         21.20                       0.00     155.28 r
  fifo2/data_mem_reg_28__111_/o (d04fyj03yd0b0)                            9.37     1.00             21.59 &   176.87 f
  fifo2/data_mem_522_ (net)                        2     2.61 
  fifo2/cts2712/a (d04bfn11wn0a5)                                 0.00     9.42     1.00     0.00     0.46 &   177.32 f
  fifo2/cts2712/o (d04bfn11wn0a5)                                          5.50     1.00             19.98 &   197.30 f
  fifo2/n10486 (net)                               1     0.61 
  fifo2/data_mem_reg_28__110_/si (d04fyj03yd0b0)                 -0.35     5.50     1.00    -0.05     0.05 &   197.35 f
  data arrival time                                                                                            197.35

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  162.29     162.29
  clock reconvergence pessimism                                                                       0.00     162.29
  clock uncertainty                                                                                  50.00     212.29
  fifo2/data_mem_reg_28__110_/clk (d04fyj03yd0b0)                                                              212.29 r
  library hold time                                                                 1.00            -11.75     200.54
  data required time                                                                                           200.54
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           200.54
  data arrival time                                                                                           -197.35
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.19


  Startpoint: fifo2/data_mem_reg_29__135_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_13__136_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  150.29     150.29
  fifo2/data_mem_reg_29__135_/clk (d04fyj03yd0b0)                         20.25                       0.00     150.29 r
  fifo2/data_mem_reg_29__135_/o (d04fyj03yd0b0)                            9.50     1.00             21.80 &   172.09 f
  fifo2/data_mem_409_ (net)                        2     2.76 
  fifo2/cts2838/a (d04bfn11wn0a5)                                 0.00     9.57     1.00     0.00     0.56 &   172.65 f
  fifo2/cts2838/o (d04bfn11wn0a5)                                          5.14     1.00             19.59 &   192.23 f
  fifo2/n10618 (net)                               1     0.49 
  fifo2/data_mem_reg_13__136_/si (d04fyj03yd0b0)                  0.00     5.14     1.00     0.00     0.04 &   192.27 f
  data arrival time                                                                                            192.27

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  157.16     157.16
  clock reconvergence pessimism                                                                       0.00     157.16
  clock uncertainty                                                                                  50.00     207.16
  fifo2/data_mem_reg_13__136_/clk (d04fyj03yd0b0)                                                              207.16 r
  library hold time                                                                 1.00            -11.70     195.45
  data required time                                                                                           195.45
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           195.45
  data arrival time                                                                                           -192.27
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.18


  Startpoint: fifo1/data_mem_reg_19__2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__13_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                153.40     153.40
  fifo1/data_mem_reg_19__2_/clk (d04fyj03yd0b0)                         23.75                       0.00     153.40 r
  fifo1/data_mem_reg_19__2_/o (d04fyj03yd0b0)                           12.80     1.00             22.83 &   176.23 r
  fifo1/data_mem_866_ (net)                      2     1.82 
  fifo1/cts209/a (d04bfn11wn0a5)                               -0.22    12.81     1.00    -0.03     0.28 &   176.51 r
  fifo1/cts209/o (d04bfn11wn0a5)                                         7.35     1.00             19.15 &   195.66 r
  fifo1/n3824 (net)                              1     0.75 
  fifo1/data_mem_reg_4__13_/si (d04fyj03yd0b0)                  0.00     7.35     1.00     0.00     0.12 &   195.77 r
  data arrival time                                                                                          195.77

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                157.89     157.89
  clock reconvergence pessimism                                                                     0.00     157.89
  clock uncertainty                                                                                50.00     207.89
  fifo1/data_mem_reg_4__13_/clk (d04fyj03yd0b0)                                                              207.89 r
  library hold time                                                               1.00             -8.94     198.95
  data required time                                                                                         198.95
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         198.95
  data arrival time                                                                                         -195.77
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.18


  Startpoint: fifo1/data_mem_reg_20__3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_rd_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                154.23     154.23
  fifo1/data_mem_reg_20__3_/clk (d04fyj03yd0c0)                         23.18                       0.00     154.23 r
  fifo1/data_mem_reg_20__3_/o (d04fyj03yd0c0)                            9.29     1.00             21.74 &   175.97 r
  fifo1/data_mem_795_ (net)                      2     2.17 
  fifo1/U1190/b (d04can03yn0b7)                                -1.16     9.32     1.00    -0.18     0.20 &   176.17 r
  fifo1/U1190/o1 (d04can03yn0b7)                                         5.32     1.00              5.74 &   181.91 f
  fifo1/n457 (net)                               1     0.83 
  fifo1/U1191/d (d04nan04nn0b5)                                 0.00     5.33     1.00     0.00     0.08 &   181.99 f
  fifo1/U1191/o1 (d04nan04nn0b5)                                        10.82     1.00             14.20 &   196.19 r
  fifo1/n466 (net)                               1     1.58 
  fifo1/U1197/a (d04non02yn0b5)                                -1.46    10.88     1.00    -1.12    -0.56 &   195.63 r
  fifo1/U1197/o1 (d04non02yn0b5)                                         5.90     1.00              6.08 &   201.71 f
  fifo1/n467 (net)                               1     1.01 
  fifo1/U1198/b (d04nan02nn0c0)                                 0.00     5.91     1.00     0.00     0.10 &   201.80 f
  fifo1/U1198/o1 (d04nan02nn0c0)                                         6.23     1.00              8.14 &   209.94 r
  fifo1/N97 (net)                                1     2.21 
  fifo1/data_rd_reg_3_/d (d04fyj03yd0c0)                       -0.57     6.41     1.00    -0.55     0.22 &   210.17 r
  data arrival time                                                                                          210.17

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.57     161.57
  clock reconvergence pessimism                                                                     0.00     161.57
  clock uncertainty                                                                                50.00     211.57
  fifo1/data_rd_reg_3_/clk (d04fyj03yd0c0)                                                                   211.57 r
  library hold time                                                               1.00              1.77     213.34
  data required time                                                                                         213.34
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         213.34
  data arrival time                                                                                         -210.17
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.18


  Startpoint: fifo2/data_mem_reg_10__118_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__118_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  158.41     158.41
  fifo2/data_mem_reg_10__118_/clk (d04fyj03yd0b0)                         22.81                       0.00     158.41 r
  fifo2/data_mem_reg_10__118_/o (d04fyj03yd0b0)                           11.37     1.00             21.50 &   179.92 r
  fifo2/data_mem_2995_ (net)                       2     1.49 
  fifo2/cts4020/a (d04bfn11wn0a5)                                 0.00    11.38     1.00     0.00     0.24 &   180.16 r
  fifo2/cts4020/o (d04bfn11wn0a5)                                          6.99     1.00             18.33 &   198.49 r
  fifo2/n11835 (net)                               1     0.69 
  fifo2/data_mem_reg_3__118_/si (d04fyj03yd0b0)                   0.00     6.99     1.00     0.00     0.09 &   198.58 r
  data arrival time                                                                                            198.58

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  160.66     160.66
  clock reconvergence pessimism                                                                       0.00     160.66
  clock uncertainty                                                                                  50.00     210.66
  fifo2/data_mem_reg_3__118_/clk (d04fyj03yd0b0)                                                               210.66 r
  library hold time                                                                 1.00             -8.91     201.75
  data required time                                                                                           201.75
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           201.75
  data arrival time                                                                                           -198.58
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.17


  Startpoint: fifo2/data_mem_reg_15__102_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_102_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  152.72     152.72
  fifo2/data_mem_reg_15__102_/clk (d04fyj03yd0c0)                         19.53                       0.00     152.72 r
  fifo2/data_mem_reg_15__102_/o (d04fyj03yd0c0)                            7.94     1.00             19.94 &   172.66 r
  fifo2/data_mem_2294_ (net)                       2     1.57 
  fifo2/U2440/b (d04can03nn0a5)                                   0.00     7.95     1.00     0.00     0.26 &   172.92 r
  fifo2/U2440/o1 (d04can03nn0a5)                                           8.47     1.00              8.94 &   181.87 f
  fifo2/n1176 (net)                                1     0.87 
  fifo2/place1184/c (d04ann04yd0d7)                              -0.13     8.47     1.00    -0.02     0.15 &   182.01 f
  fifo2/place1184/o (d04ann04yd0d7)                                        5.88     1.00             12.91 &   194.93 f
  fifo2/n4540 (net)                                1     4.75 
  fifo2/place1340/b (d04nan03yd0e0)                               0.00     9.54     1.00     0.00     4.35 &   199.27 f
  fifo2/place1340/o1 (d04nan03yd0e0)                                       9.54     1.00              8.44 &   207.71 r
  fifo2/N630 (net)                                 1     5.21 
  fifo2/data_rd_reg_102_/d (d04fyj03yd0b0)                       -1.73    13.33     1.00    -0.90     5.09 &   212.81 r
  data arrival time                                                                                            212.81

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  163.43     163.43
  clock reconvergence pessimism                                                                       0.00     163.43
  clock uncertainty                                                                                  50.00     213.43
  fifo2/data_rd_reg_102_/clk (d04fyj03yd0b0)                                                                   213.43 r
  library hold time                                                                 1.00              2.55     215.98
  data required time                                                                                           215.98
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           215.98
  data arrival time                                                                                           -212.81
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.17


  Startpoint: fifo0/data_mem_reg_27__39_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_43_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.71     157.71
  fifo0/data_mem_reg_27__39_/clk (d04fyj03yd0b0)                         25.49                       0.00     157.71 r
  fifo0/data_mem_reg_27__39_/o (d04fyj03yd0b0)                           13.87     1.00             24.02 &   181.72 r
  fifo0/data_mem_27__39_ (net)                    2     2.08 
  fifo0/cts1831/a (d04bfn11wn0a5)                                0.00    13.89     1.00     0.00     0.41 &   182.14 r
  fifo0/cts1831/o (d04bfn11wn0a5)                                         6.75     1.00             19.06 &   201.19 r
  fifo0/n5799 (net)                               1     0.64 
  fifo0/data_rd_reg_43_/si (d04fyj03yd0c0)                       0.00     6.75     1.00     0.00     0.11 &   201.30 r
  data arrival time                                                                                           201.30

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.31     163.31
  clock reconvergence pessimism                                                                      0.00     163.31
  clock uncertainty                                                                                 50.00     213.31
  fifo0/data_rd_reg_43_/clk (d04fyj03yd0c0)                                                                   213.31 r
  library hold time                                                                1.00             -8.84     204.47
  data required time                                                                                          204.47
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          204.47
  data arrival time                                                                                          -201.30
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.17


  Startpoint: fifo2/data_mem_reg_3__11_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_10__11_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                164.46     164.46
  fifo2/data_mem_reg_3__11_/clk (d04fyj03yd0b0)                         25.41                       0.00     164.46 r
  fifo2/data_mem_reg_3__11_/o (d04fyj03yd0b0)                           13.20     1.00             23.22 &   187.68 r
  fifo2/data_mem_3847_ (net)                     2     1.85 
  fifo2/cts1063/a (d04bfn11wn0a5)                              -0.08    13.21     1.00    -0.01     0.27 &   187.95 r
  fifo2/cts1063/o (d04bfn11wn0a5)                                        6.29     1.00             18.40 &   206.35 r
  fifo2/n8799 (net)                              1     0.55 
  fifo2/data_mem_reg_10__11_/si (d04fyj03yd0b0)                 0.00     6.30     1.00     0.00     0.04 &   206.39 r
  data arrival time                                                                                          206.39

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                168.34     168.34
  clock reconvergence pessimism                                                                     0.00     168.34
  clock uncertainty                                                                                50.00     218.34
  fifo2/data_mem_reg_10__11_/clk (d04fyj03yd0b0)                                                             218.34 r
  library hold time                                                               1.00             -8.78     209.55
  data required time                                                                                         209.55
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         209.55
  data arrival time                                                                                         -206.39
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.16


  Startpoint: fifo2/data_mem_reg_10__61_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__61_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.87     153.87
  fifo2/data_mem_reg_10__61_/clk (d04fyj03yd0b0)                         22.00                       0.00     153.87 r
  fifo2/data_mem_reg_10__61_/o (d04fyj03yd0b0)                           13.61     1.00             23.27 &   177.14 r
  fifo2/data_mem_2938_ (net)                      2     2.03 
  fifo2/cts2461/a (d04bfn11wn0a5)                               -0.81    13.63     1.00    -0.11     0.24 &   177.38 r
  fifo2/cts2461/o (d04bfn11wn0a5)                                         6.30     1.00             18.55 &   195.93 r
  fifo2/n10230 (net)                              1     0.55 
  fifo2/data_mem_reg_3__61_/si (d04fyj03yd0b0)                   0.00     6.30     1.00     0.00     0.04 &   195.98 r
  data arrival time                                                                                           195.98

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.92     157.92
  clock reconvergence pessimism                                                                      0.00     157.92
  clock uncertainty                                                                                 50.00     207.92
  fifo2/data_mem_reg_3__61_/clk (d04fyj03yd0b0)                                                               207.92 r
  library hold time                                                                1.00             -8.78     199.14
  data required time                                                                                          199.14
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          199.14
  data arrival time                                                                                          -195.98
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.16


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_115_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_25_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   152.90     152.90
  check_ecc_alu0/secded_alu0_data_rxc_reg_115_/clk (d04fyj03yd0b0)                         19.67                       0.00     152.90 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_115_/o (d04fyj03yd0b0)                           27.66     1.00             31.76 &   184.66 f
  check_ecc_alu0/data_rxc[115] (net)                                2    10.95 
  check_ecc_alu0/secded_alu0_data_rxc_reg_25_/si (d04fyj03yd0b0)                   0.00    28.52     1.00     0.00     1.68 &   186.34 f
  data arrival time                                                                                                             186.34

  clock clk (rise edge)                                                                                                0.00       0.00
  clock network delay (propagated)                                                                                   154.98     154.98
  clock reconvergence pessimism                                                                                        0.00     154.98
  clock uncertainty                                                                                                   50.00     204.98
  check_ecc_alu0/secded_alu0_data_rxc_reg_25_/clk (d04fyj03yd0b0)                                                               204.98 r
  library hold time                                                                                  1.00            -15.48     189.50
  data required time                                                                                                            189.50
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            189.50
  data arrival time                                                                                                            -186.34
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                               -3.16


  Startpoint: init_mask_alu0_seed5_reg_50_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_5__45_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    140.70     140.70
  init_mask_alu0_seed5_reg_50_/clk (d04fyj03ld0b0)                          19.06                       0.00     140.70 r
  init_mask_alu0_seed5_reg_50_/o (d04fyj03ld0b0)                            10.57     1.00             24.22 &   164.92 r
  init_mask_alu0_seed5_50 (net)                      1     0.76 
  route1109/a (d04bfn11wn0a5)                                       0.00    10.57     1.00     0.00     0.08 &   165.00 r
  route1109/o (d04bfn11wn0a5)                                               13.50     1.00             22.59 &   187.60 r
  n10983 (net)                                       2     1.69 
  init_mask_alu0_mask_reg_5__45_/si (d04fyj03ld0c0)                 0.00    13.51     1.00     0.00     0.33 &   187.93 r
  data arrival time                                                                                              187.93

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    154.24     154.24
  clock reconvergence pessimism                                                                         0.00     154.24
  clock uncertainty                                                                                    50.00     204.24
  init_mask_alu0_mask_reg_5__45_/clk (d04fyj03ld0c0)                                                             204.24 r
  library hold time                                                                   1.00            -13.16     191.09
  data required time                                                                                             191.09
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             191.09
  data arrival time                                                                                             -187.93
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.16


  Startpoint: fifo2/data_mem_reg_12__132_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__132_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  153.88     153.88
  fifo2/data_mem_reg_12__132_/clk (d04fyj03yd0b0)                         22.40                       0.00     153.88 r
  fifo2/data_mem_reg_12__132_/o (d04fyj03yd0b0)                           15.32     1.00             24.35 &   178.23 r
  fifo2/data_mem_2735_ (net)                       2     2.32 
  fifo2/cts884/a (d04bfn11wn0a5)                                 -1.88    15.34     1.00    -0.60    -0.21 &   178.02 r
  fifo2/cts884/o (d04bfn11wn0a5)                                           7.40     1.00             20.04 &   198.07 r
  fifo2/n8619 (net)                                1     0.75 
  fifo2/data_mem_reg_7__132_/si (d04fyj03yd0b0)                   0.00     7.40     1.00     0.00     0.10 &   198.16 r
  data arrival time                                                                                            198.16

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  160.27     160.27
  clock reconvergence pessimism                                                                       0.00     160.27
  clock uncertainty                                                                                  50.00     210.27
  fifo2/data_mem_reg_7__132_/clk (d04fyj03yd0b0)                                                               210.27 r
  library hold time                                                                 1.00             -8.95     201.32
  data required time                                                                                           201.32
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           201.32
  data arrival time                                                                                           -198.16
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.16


  Startpoint: fifo1/data_mem_reg_30__61_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__61_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 167.41     167.41
  fifo1/data_mem_reg_30__61_/clk (d04fyj03yd0b0)                         20.44                       0.00     167.41 r
  fifo1/data_mem_reg_30__61_/o (d04fyj03yd0b0)                           14.00     1.00             23.40 &   190.80 r
  fifo1/data_mem_133_ (net)                       2     2.16 
  fifo1/cts832/a (d04bfn11wn0a5)                                -1.25    14.04     1.00    -0.20     0.31 &   191.11 r
  fifo1/cts832/o (d04bfn11wn0a5)                                          6.63     1.00             19.01 &   210.12 r
  fifo1/n4459 (net)                               1     0.61 
  fifo1/data_mem_reg_28__61_/si (d04fyj03yd0b0)                  0.00     6.63     1.00     0.00     0.06 &   210.18 r
  data arrival time                                                                                           210.18

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 172.17     172.17
  clock reconvergence pessimism                                                                      0.00     172.17
  clock uncertainty                                                                                 50.00     222.17
  fifo1/data_mem_reg_28__61_/clk (d04fyj03yd0b0)                                                              222.17 r
  library hold time                                                                1.00             -8.83     213.33
  data required time                                                                                          213.33
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          213.33
  data arrival time                                                                                          -210.18
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.15


  Startpoint: fifo0/data_mem_reg_17__44_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_44_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.57     156.57
  fifo0/data_mem_reg_17__44_/clk (d04fyj03yd0b0)                         20.57                       0.00     156.57 r
  fifo0/data_mem_reg_17__44_/o (d04fyj03yd0b0)                           11.64     1.00             21.43 &   178.00 r
  fifo0/data_mem_17__44_ (net)                    2     1.57 
  fifo0/U1258/b (d04can03ln0a5)                                 -0.75    11.65     1.00    -0.09     0.13 &   178.13 r
  fifo0/U1258/o1 (d04can03ln0a5)                                          9.25     1.00             11.24 &   189.37 f
  fifo0/n553 (net)                                1     1.00 
  fifo0/U1261/b (d04nan04nd0b7)                                 -0.13     9.26     1.00    -0.02     0.19 &   189.56 f
  fifo0/U1261/o1 (d04nan04nd0b7)                                         14.30     1.00             15.01 &   204.57 r
  fifo0/n561 (net)                                1     3.27 
  fifo0/U1267/a (d04non02nd0i0)                                  0.00    14.35     1.00     0.00     0.62 &   205.19 r
  fifo0/U1267/o1 (d04non02nd0i0)                                          3.44     1.00              2.98 &   208.17 f
  fifo0/n562 (net)                                1     0.92 
  fifo0/U1268/b (d04nan02wd0b5)                                  0.00     3.45     1.00     0.00     0.09 &   208.26 f
  fifo0/U1268/o1 (d04nan02wd0b5)                                         10.87     1.00             12.13 &   220.38 r
  fifo0/N56 (net)                                 1     1.16 
  fifo0/data_rd_reg_44_/d (d04fyj03yd0g0)                       -1.28    10.88     1.00    -0.65    -0.36 &   220.02 r
  data arrival time                                                                                           220.02

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 170.56     170.56
  clock reconvergence pessimism                                                                      0.00     170.56
  clock uncertainty                                                                                 50.00     220.56
  fifo0/data_rd_reg_44_/clk (d04fyj03yd0g0)                                                                   220.56 r
  library hold time                                                                1.00              2.60     223.16
  data required time                                                                                          223.16
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          223.16
  data arrival time                                                                                          -220.02
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.14


  Startpoint: fifo2/data_mem_reg_2__109_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_19__109_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.04     156.04
  fifo2/data_mem_reg_2__109_/clk (d04fyj03yd0b0)                         21.29                       0.00     156.04 r
  fifo2/data_mem_reg_2__109_/o (d04fyj03yd0b0)                            8.72     1.00             20.95 &   176.99 f
  fifo2/data_mem_4082_ (net)                      2     2.27 
  fifo2/cts4092/a (d04bfn11wn0a5)                                0.00     8.76     1.00     0.00     0.39 &   177.38 f
  fifo2/cts4092/o (d04bfn11wn0a5)                                         5.16     1.00             19.21 &   196.59 f
  fifo2/n11910 (net)                              1     0.51 
  fifo2/data_mem_reg_19__109_/si (d04fyj03yd0b0)                 0.00     5.16     1.00     0.00     0.05 &   196.64 f
  data arrival time                                                                                           196.64

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.50     161.50
  clock reconvergence pessimism                                                                      0.00     161.50
  clock uncertainty                                                                                 50.00     211.50
  fifo2/data_mem_reg_19__109_/clk (d04fyj03yd0b0)                                                             211.50 r
  library hold time                                                                1.00            -11.71     199.78
  data required time                                                                                          199.78
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          199.78
  data arrival time                                                                                          -196.64
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.14


  Startpoint: fifo0/addr_rd_reg_3_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/addr_rd_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                   Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                        0.00       0.00
  clock network delay (propagated)                                                           153.24     153.24
  fifo0/addr_rd_reg_3_/clk (d04fyj43yd0c0)                         23.33                       0.00     153.24 r
  fifo0/addr_rd_reg_3_/o (d04fyj43yd0c0)                            8.72     1.00             21.02 &   174.25 f
  fifo0/addr_rd[3] (net)                    4     4.68 
  fifo0/cts246/a (d04bfn00nnuc0)                           0.00     8.85     1.00     0.00     0.78 &   175.03 f
  fifo0/cts246/o (d04bfn00nnuc0)                                    3.29     1.00             11.26 &   186.28 f
  fifo0/n4174 (net)                         1     0.69 
  fifo0/addr_rd_reg_1_/si (d04fyj43yd0g0)                  0.00     3.30     1.00     0.00     0.12 &   186.41 f
  data arrival time                                                                                     186.41

  clock clk (rise edge)                                                                        0.00       0.00
  clock network delay (propagated)                                                           158.27     158.27
  clock reconvergence pessimism                                                                0.00     158.27
  clock uncertainty                                                                           50.00     208.27
  fifo0/addr_rd_reg_1_/clk (d04fyj43yd0g0)                                                              208.27 r
  library hold time                                                          1.00            -18.73     189.55
  data required time                                                                                    189.55
  ---------------------------------------------------------------------------------------------------------------
  data required time                                                                                    189.55
  data arrival time                                                                                    -186.41
  ---------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                       -3.14


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_93_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_34_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  152.03     152.03
  check_ecc_alu0/secded_alu0_data_rxc_reg_93_/clk (d04fyj03nd0c0)                         20.95                       0.00     152.03 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_93_/o (d04fyj03nd0c0)                           19.95     1.00             29.76 &   181.80 f
  check_ecc_alu0/data_rxc[93] (net)                                2    11.32 
  check_ecc_alu0/secded_alu0_data_rxc_reg_34_/si (d04fyj03nd0b0)                  0.00    21.87     1.00     0.00     2.23 &   184.03 f
  data arrival time                                                                                                            184.03

  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  154.46     154.46
  clock reconvergence pessimism                                                                                       0.00     154.46
  clock uncertainty                                                                                                  50.00     204.46
  check_ecc_alu0/secded_alu0_data_rxc_reg_34_/clk (d04fyj03nd0b0)                                                              204.46 r
  library hold time                                                                                 1.00            -17.30     187.16
  data required time                                                                                                           187.16
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           187.16
  data arrival time                                                                                                           -184.03
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                              -3.13


  Startpoint: fifo2/data_mem_reg_14__80_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_10__80_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.73     156.73
  fifo2/data_mem_reg_14__80_/clk (d04fyj03yd0b0)                         23.97                       0.00     156.73 r
  fifo2/data_mem_reg_14__80_/o (d04fyj03yd0b0)                            9.93     1.00             22.63 &   179.37 f
  fifo2/data_mem_2409_ (net)                      2     2.94 
  fifo2/cts3754/a (d04bfn11wn0a5)                                0.00    10.01     1.00     0.00     0.64 &   180.01 f
  fifo2/cts3754/o (d04bfn11wn0a5)                                         5.19     1.00             19.86 &   199.87 f
  fifo2/n11560 (net)                              1     0.50 
  fifo2/data_mem_reg_10__80_/si (d04fyj03yd0b0)                  0.00     5.19     1.00     0.00     0.05 &   199.92 f
  data arrival time                                                                                           199.92

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 164.67     164.67
  clock reconvergence pessimism                                                                      0.00     164.67
  clock uncertainty                                                                                 50.00     214.67
  fifo2/data_mem_reg_10__80_/clk (d04fyj03yd0b0)                                                              214.67 r
  library hold time                                                                1.00            -11.63     203.04
  data required time                                                                                          203.04
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          203.04
  data arrival time                                                                                          -199.92
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.12


  Startpoint: fifo2/data_mem_reg_31__123_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_13__123_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  154.03     154.03
  fifo2/data_mem_reg_31__123_/clk (d04fky00yd0b0)                         23.34                       0.00     154.03 r
  fifo2/data_mem_reg_31__123_/o (d04fky00yd0b0)                            6.08     1.00             19.94 &   173.97 f
  fifo2/data_mem_123_ (net)                        2     1.93 
  fifo2/route1133/a (d04bfn11wn0a5)                               0.00     6.11     1.00     0.00     0.31 &   174.28 f
  fifo2/route1133/o (d04bfn11wn0a5)                                        5.77     1.00             18.61 &   192.89 f
  fifo2/n13724 (net)                               1     0.73 
  fifo2/data_mem_reg_13__123_/si (d04fyj03yd0b0)                 -0.24     5.78     1.00    -0.04     0.12 &   193.01 f
  data arrival time                                                                                            193.01

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  157.93     157.93
  clock reconvergence pessimism                                                                       0.00     157.93
  clock uncertainty                                                                                  50.00     207.93
  fifo2/data_mem_reg_13__123_/clk (d04fyj03yd0b0)                                                              207.93 r
  library hold time                                                                 1.00            -11.80     196.14
  data required time                                                                                           196.14
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           196.14
  data arrival time                                                                                           -193.01
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.12


  Startpoint: fifo2/data_mem_reg_24__107_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_107_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  147.25     147.25
  fifo2/data_mem_reg_24__107_/clk (d04fyj03yd0b0)                         19.63                       0.00     147.25 r
  fifo2/data_mem_reg_24__107_/o (d04fyj03yd0b0)                           12.29     1.00             21.72 &   168.97 r
  fifo2/data_mem_1066_ (net)                       2     1.71 
  fifo2/U1115/d (d04can03nn0a5)                                   0.00    12.30     1.00     0.00     0.27 &   169.25 r
  fifo2/U1115/o1 (d04can03nn0a5)                                          11.77     1.00             10.70 &   179.95 f
  fifo2/n444 (net)                                 1     1.54 
  fifo2/U1117/c (d04nan04nd0d7)                                  -1.08    11.81     1.00    -0.57    -0.13 &   179.82 f
  fifo2/U1117/o1 (d04nan04nd0d7)                                           5.40     1.00              8.88 &   188.70 r
  fifo2/n447 (net)                                 1     1.15 
  fifo2/U1118/b (d04non02yn0c5)                                   0.00     5.40     1.00     0.00     0.10 &   188.80 r
  fifo2/U1118/o1 (d04non02yn0c5)                                           7.46     1.00              6.32 &   195.12 f
  fifo2/n459 (net)                                 1     3.35 
  fifo2/U1129/a (d04nan03yd0e0)                                  -0.62     8.97     1.00    -0.28     2.32 &   197.44 f
  fifo2/U1129/o1 (d04nan03yd0e0)                                           8.65     1.00              7.05 &   204.49 r
  fifo2/N580 (net)                                 1     4.83 
  fifo2/data_rd_reg_107_/d (d04fyj03yd0g0)                       -1.06    11.43     1.00    -0.17     5.14 &   209.63 r
  data arrival time                                                                                            209.63

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  160.15     160.15
  clock reconvergence pessimism                                                                       0.00     160.15
  clock uncertainty                                                                                  50.00     210.15
  fifo2/data_rd_reg_107_/clk (d04fyj03yd0g0)                                                                   210.15 r
  library hold time                                                                 1.00              2.60     212.75
  data required time                                                                                           212.75
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           212.75
  data arrival time                                                                                           -209.63
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.12


  Startpoint: init_mask_alu0_mask_reg_1__99_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_2__64_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     153.64     153.64
  init_mask_alu0_mask_reg_1__99_/clk (d04fyj03yd0c0)                         19.01                       0.00     153.64 r
  init_mask_alu0_mask_reg_1__99_/o (d04fyj03yd0c0)                           14.23     1.00             23.84 &   177.48 r
  mask_alu[867] (net)                                 3     4.03 
  cts624/a (d04bfn11wn0a5)                                           0.00    14.52     1.00     0.00     0.92 &   178.40 r
  cts624/o (d04bfn11wn0a5)                                                    6.57     1.00             19.12 &   197.52 r
  n6491 (net)                                         1     0.60 
  init_mask_alu0_mask_reg_2__64_/si (d04fyj03yd0c0)                  0.00     6.57     1.00     0.00     0.06 &   197.58 r
  data arrival time                                                                                               197.58

  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     159.43     159.43
  clock reconvergence pessimism                                                                          0.00     159.43
  clock uncertainty                                                                                     50.00     209.43
  init_mask_alu0_mask_reg_2__64_/clk (d04fyj03yd0c0)                                                              209.43 r
  library hold time                                                                    1.00             -8.73     200.70
  data required time                                                                                              200.70
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              200.70
  data arrival time                                                                                              -197.58
  -------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -3.12


  Startpoint: fifo2/data_mem_reg_10__55_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__55_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.77     153.77
  fifo2/data_mem_reg_10__55_/clk (d04fyj03yd0b0)                         21.98                       0.00     153.77 r
  fifo2/data_mem_reg_10__55_/o (d04fyj03yd0b0)                           13.13     1.00             22.88 &   176.65 r
  fifo2/data_mem_2932_ (net)                      2     1.93 
  fifo2/cts3444/a (d04bfn11wn0a5)                                0.00    13.15     1.00     0.00     0.41 &   177.05 r
  fifo2/cts3444/o (d04bfn11wn0a5)                                         6.84     1.00             18.85 &   195.90 r
  fifo2/n11238 (net)                              1     0.65 
  fifo2/data_mem_reg_3__55_/si (d04fyj03yd0b0)                   0.00     6.84     1.00     0.00     0.07 &   195.97 r
  data arrival time                                                                                           195.97

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.91     157.91
  clock reconvergence pessimism                                                                      0.00     157.91
  clock uncertainty                                                                                 50.00     207.91
  fifo2/data_mem_reg_3__55_/clk (d04fyj03yd0b0)                                                               207.91 r
  library hold time                                                                1.00             -8.83     199.08
  data required time                                                                                          199.08
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          199.08
  data arrival time                                                                                          -195.97
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.12


  Startpoint: fifo2/data_mem_reg_1__111_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_25__22_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 156.82     156.82
  fifo2/data_mem_reg_1__111_/clk (d04fyj03yd0b0)                         20.42                       0.00     156.82 r
  fifo2/data_mem_reg_1__111_/o (d04fyj03yd0b0)                           13.62     1.00             23.04 &   179.86 r
  fifo2/data_mem_4221_ (net)                      2     2.05 
  fifo2/cts981/a (d04bfn11wn0a5)                                 0.00    13.64     1.00     0.00     0.43 &   180.29 r
  fifo2/cts981/o (d04bfn11wn0a5)                                          7.28     1.00             19.39 &   199.68 r
  fifo2/n8717 (net)                               1     0.73 
  fifo2/data_mem_reg_25__22_/si (d04fyj03yd0b0)                  0.00     7.28     1.00     0.00     0.09 &   199.77 r
  data arrival time                                                                                           199.77

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.78     161.78
  clock reconvergence pessimism                                                                      0.00     161.78
  clock uncertainty                                                                                 50.00     211.78
  fifo2/data_mem_reg_25__22_/clk (d04fyj03yd0b0)                                                              211.78 r
  library hold time                                                                1.00             -8.89     202.89
  data required time                                                                                          202.89
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.89
  data arrival time                                                                                          -199.77
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.12


  Startpoint: init_mask_alu0_seed1_reg_101_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed1_reg_102_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    152.86     152.86
  init_mask_alu0_seed1_reg_101_/clk (d04fyj03yd0b0)                         18.23                       0.00     152.86 r
  init_mask_alu0_seed1_reg_101_/o (d04fyj03yd0b0)                            9.42     1.00             19.24 &   172.10 r
  init_mask_alu0_seed1[101] (net)                    1     1.07 
  cts3741/a (d04bfn11wn0a5)                                         0.00     9.43     1.00     0.00     0.17 &   172.27 r
  cts3741/o (d04bfn11wn0a5)                                                 13.70     1.00             22.13 &   194.41 r
  n9609 (net)                                        2     1.72 
  init_mask_alu0_seed1_reg_102_/si (d04fyj03yd0b0)                  0.00    13.71     1.00     0.00     0.30 &   194.70 r
  data arrival time                                                                                              194.70

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    157.34     157.34
  clock reconvergence pessimism                                                                         0.00     157.34
  clock uncertainty                                                                                    50.00     207.34
  init_mask_alu0_seed1_reg_102_/clk (d04fyj03yd0b0)                                                              207.34 r
  library hold time                                                                   1.00             -9.52     197.82
  data required time                                                                                             197.82
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             197.82
  data arrival time                                                                                             -194.70
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.11


  Startpoint: fifo2/data_mem_reg_10__48_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__48_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 154.09     154.09
  fifo2/data_mem_reg_10__48_/clk (d04fyj03yd0b0)                         22.01                       0.00     154.09 r
  fifo2/data_mem_reg_10__48_/o (d04fyj03yd0b0)                           10.20     1.00             20.46 &   174.55 r
  fifo2/data_mem_2925_ (net)                      1     1.23 
  fifo2/cts1625/a (d04bfn11wn0a5)                               -1.12    10.21     1.00    -0.20     0.02 &   174.57 r
  fifo2/cts1625/o (d04bfn11wn0a5)                                         9.97     1.00             20.22 &   194.79 r
  fifo2/n9374 (net)                               2     1.21 
  fifo2/data_mem_reg_3__48_/si (d04fyj03yd0b0)                   0.00     9.97     1.00     0.00     0.14 &   194.93 r
  data arrival time                                                                                           194.93

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.12     157.12
  clock reconvergence pessimism                                                                      0.00     157.12
  clock uncertainty                                                                                 50.00     207.12
  fifo2/data_mem_reg_3__48_/clk (d04fyj03yd0b0)                                                               207.12 r
  library hold time                                                                1.00             -9.08     198.04
  data required time                                                                                          198.04
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.04
  data arrival time                                                                                          -194.93
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.11


  Startpoint: fifo2/data_mem_reg_17__27_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__27_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.06     159.06
  fifo2/data_mem_reg_17__27_/clk (d04fyj03yd0b0)                         22.44                       0.00     159.06 r
  fifo2/data_mem_reg_17__27_/o (d04fyj03yd0b0)                           11.62     1.00             21.57 &   180.63 r
  fifo2/data_mem_1945_ (net)                      2     1.52 
  fifo2/cts1644/a (d04bfn11wn0a5)                                0.00    11.63     1.00     0.00     0.23 &   180.86 r
  fifo2/cts1644/o (d04bfn11wn0a5)                                         7.09     1.00             18.51 &   199.36 r
  fifo2/n9393 (net)                               1     0.71 
  fifo2/data_mem_reg_21__27_/si (d04fyj03yd0b0)                 -0.46     7.09     1.00    -0.06     0.06 &   199.43 r
  data arrival time                                                                                           199.43

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 161.47     161.47
  clock reconvergence pessimism                                                                      0.00     161.47
  clock uncertainty                                                                                 50.00     211.47
  fifo2/data_mem_reg_21__27_/clk (d04fyj03yd0b0)                                                              211.47 r
  library hold time                                                                1.00             -8.93     202.54
  data required time                                                                                          202.54
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.54
  data arrival time                                                                                          -199.43
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.11


  Startpoint: fifo2/data_mem_reg_1__38_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__38_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                157.06     157.06
  fifo2/data_mem_reg_1__38_/clk (d04fyj03yd0b0)                         21.16                       0.00     157.06 r
  fifo2/data_mem_reg_1__38_/o (d04fyj03yd0b0)                           12.15     1.00             21.79 &   178.85 r
  fifo2/data_mem_4148_ (net)                     2     1.64 
  fifo2/cts4123/a (d04bfn11wn0a5)                               0.00    12.16     1.00     0.00     0.21 &   179.06 r
  fifo2/cts4123/o (d04bfn11wn0a5)                                        7.05     1.00             18.67 &   197.73 r
  fifo2/n11941 (net)                             1     0.70 
  fifo2/data_mem_reg_17__38_/si (d04fyj03yd0b0)                 0.00     7.05     1.00     0.00     0.12 &   197.85 r
  data arrival time                                                                                          197.85

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                159.86     159.86
  clock reconvergence pessimism                                                                     0.00     159.86
  clock uncertainty                                                                                50.00     209.86
  fifo2/data_mem_reg_17__38_/clk (d04fyj03yd0b0)                                                             209.86 r
  library hold time                                                               1.00             -8.90     200.96
  data required time                                                                                         200.96
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         200.96
  data arrival time                                                                                         -197.85
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.11


  Startpoint: fifo2/data_mem_reg_19__73_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_19__75_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 150.99     150.99
  fifo2/data_mem_reg_19__73_/clk (d04fyj03yd0b0)                         23.83                       0.00     150.99 r
  fifo2/data_mem_reg_19__73_/o (d04fyj03yd0b0)                            9.22     1.00             21.80 &   172.79 f
  fifo2/data_mem_1717_ (net)                      2     2.48 
  fifo2/cts4397/a (d04bfn11wn0a5)                                0.00     9.25     1.00     0.00     0.35 &   173.14 f
  fifo2/cts4397/o (d04bfn11wn0a5)                                         5.62     1.00             20.01 &   193.15 f
  fifo2/n12224 (net)                              1     0.64 
  fifo2/data_mem_reg_19__75_/si (d04fyj03yd0b0)                 -0.16     5.62     1.00    -0.02     0.05 &   193.20 f
  data arrival time                                                                                           193.20

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 158.02     158.02
  clock reconvergence pessimism                                                                      0.00     158.02
  clock uncertainty                                                                                 50.00     208.02
  fifo2/data_mem_reg_19__75_/clk (d04fyj03yd0b0)                                                              208.02 r
  library hold time                                                                1.00            -11.72     196.31
  data required time                                                                                          196.31
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          196.31
  data arrival time                                                                                          -193.20
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.10


  Startpoint: init_mask_alu0_seed2_reg_141_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed2_reg_124_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    155.07     155.07
  init_mask_alu0_seed2_reg_141_/clk (d04fyj03yd0b0)                         18.92                       0.00     155.07 r
  init_mask_alu0_seed2_reg_141_/o (d04fyj03yd0b0)                            9.00     1.00             18.99 &   174.05 r
  n2129 (net)                                        1     0.96 
  cts2510/a (d04bfn11wn0a5)                                         0.00     9.00     1.00     0.00     0.14 &   174.20 r
  cts2510/o (d04bfn11wn0a5)                                                  6.11     1.00             16.71 &   190.91 r
  n8378 (net)                                        1     0.54 
  init_mask_alu0_seed2_reg_124_/si (d04fyj03yd0c0)                  0.00     6.11     1.00     0.00     0.04 &   190.95 r
  data arrival time                                                                                              190.95

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    152.86     152.86
  clock reconvergence pessimism                                                                         0.00     152.86
  clock uncertainty                                                                                    50.00     202.86
  init_mask_alu0_seed2_reg_124_/clk (d04fyj03yd0c0)                                                              202.86 r
  library hold time                                                                   1.00             -8.81     194.05
  data required time                                                                                             194.05
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             194.05
  data arrival time                                                                                             -190.95
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.10


  Startpoint: fifo1/data_mem_reg_6__15_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__19_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                165.27     165.27
  fifo1/data_mem_reg_6__15_/clk (d04fyj03yd0b0)                         25.63                       0.00     165.27 r
  fifo1/data_mem_reg_6__15_/o (d04fyj03yd0b0)                           12.75     1.00             22.96 &   188.24 r
  fifo1/data_mem_1815_ (net)                     2     1.77 
  fifo1/cts1281/a (d04bfn11wn0a5)                               0.00    12.77     1.00     0.00     0.33 &   188.56 r
  fifo1/cts1281/o (d04bfn11wn0a5)                                        6.75     1.00             18.65 &   207.21 r
  fifo1/n4922 (net)                              1     0.64 
  fifo1/data_mem_reg_29__19_/si (d04fyj03yd0b0)                 0.00     6.75     1.00     0.00     0.11 &   207.32 r
  data arrival time                                                                                          207.32

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                169.25     169.25
  clock reconvergence pessimism                                                                     0.00     169.25
  clock uncertainty                                                                                50.00     219.25
  fifo1/data_mem_reg_29__19_/clk (d04fyj03yd0b0)                                                             219.25 r
  library hold time                                                               1.00             -8.83     210.43
  data required time                                                                                         210.43
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         210.43
  data arrival time                                                                                         -207.32
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.10


  Startpoint: check_ecc_in0_secded_in0_data_tmp_reg_62_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_in1_secded_in0_data_rxc_reg_57_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                150.12     150.12
  check_ecc_in0_secded_in0_data_tmp_reg_62_/clk (d04fyj03yd0b0)                         19.82                       0.00     150.12 r
  check_ecc_in0_secded_in0_data_tmp_reg_62_/o (d04fyj03yd0b0)                            9.66     1.00             19.70 &   169.82 r
  check_ecc_in0_secded_in0_data_tmp[62] (net)                    1     1.13 
  cts2588/a (d04bfn11wn0a5)                                                    -0.46     9.68     1.00    -0.06     0.24 &   170.06 r
  cts2588/o (d04bfn11wn0a5)                                                             12.23     1.00             21.17 &   191.23 r
  n8456 (net)                                                    2     1.47 
  check_ecc_in1_secded_in0_data_rxc_reg_57_/si (d04fyj03yd0c0)                  0.00    12.24     1.00     0.00     0.23 &   191.46 r
  data arrival time                                                                                                          191.46

  clock clk (rise edge)                                                                                             0.00       0.00
  clock network delay (propagated)                                                                                153.88     153.88
  clock reconvergence pessimism                                                                                     0.00     153.88
  clock uncertainty                                                                                                50.00     203.88
  check_ecc_in1_secded_in0_data_rxc_reg_57_/clk (d04fyj03yd0c0)                                                              203.88 r
  library hold time                                                                               1.00             -9.32     194.56
  data required time                                                                                                         194.56
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         194.56
  data arrival time                                                                                                         -191.46
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                            -3.10


  Startpoint: check_ecc_alu0/secded_alu0_data_tmp_reg_84_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_tmp_reg_75_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  147.20     147.20
  check_ecc_alu0/secded_alu0_data_tmp_reg_84_/clk (d04fyj03yd0b0)                         19.08                       0.00     147.20 r
  check_ecc_alu0/secded_alu0_data_tmp_reg_84_/o (d04fyj03yd0b0)                            9.39     1.00             19.36 &   166.55 r
  check_ecc_alu0/secded_alu0_data_tmp[84] (net)                    1     1.06 
  check_ecc_alu0/cts167/a (d04bfn11wn0a5)                                        -0.16     9.41     1.00    -0.02     0.22 &   166.77 r
  check_ecc_alu0/cts167/o (d04bfn11wn0a5)                                                 11.08     1.00             20.19 &   186.96 r
  check_ecc_alu0/n3841 (net)                                       2     1.27 
  check_ecc_alu0/secded_alu0_data_tmp_reg_75_/si (d04fyj03yd0b0)                  0.00    11.08     1.00     0.00     0.15 &   187.11 r
  data arrival time                                                                                                            187.11

  clock clk (rise edge)                                                                                               0.00       0.00
  clock network delay (propagated)                                                                                  149.39     149.39
  clock reconvergence pessimism                                                                                       0.00     149.39
  clock uncertainty                                                                                                  50.00     199.39
  check_ecc_alu0/secded_alu0_data_tmp_reg_75_/clk (d04fyj03yd0b0)                                                              199.39 r
  library hold time                                                                                 1.00             -9.18     190.20
  data required time                                                                                                           190.20
  --------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                           190.20
  data arrival time                                                                                                           -187.11
  --------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                              -3.10


  Startpoint: init_mask_in0_seed6_reg_43_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_33_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  143.50     143.50
  init_mask_in0_seed6_reg_43_/clk (d04fyj03yd0b0)                         18.76                       0.00     143.50 r
  init_mask_in0_seed6_reg_43_/o (d04fyj03yd0b0)                            8.69     1.00             18.69 &   162.18 r
  init_mask_in0_seed6[43] (net)                    1     0.88 
  cts1755/a (d04bfn11wn0a5)                                       0.00     8.69     1.00     0.00     0.10 &   162.29 r
  cts1755/o (d04bfn11wn0a5)                                               15.69     1.00             23.29 &   185.58 r
  n7623 (net)                                      2     2.07 
  init_mask_in0_seed6_reg_33_/si (d04fyj03yd0b0)                 -0.79    15.72     1.00    -0.09     0.38 &   185.96 r
  data arrival time                                                                                            185.96

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  148.62     148.62
  clock reconvergence pessimism                                                                       0.00     148.62
  clock uncertainty                                                                                  50.00     198.62
  init_mask_in0_seed6_reg_33_/clk (d04fyj03yd0b0)                                                              198.62 r
  library hold time                                                                 1.00             -9.57     189.05
  data required time                                                                                           189.05
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           189.05
  data arrival time                                                                                           -185.96
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.10


  Startpoint: fifo2/data_mem_reg_0__130_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_26__132_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 159.74     159.74
  fifo2/data_mem_reg_0__130_/clk (d04fyj03yd0c0)                         22.55                       0.00     159.74 r
  fifo2/data_mem_reg_0__130_/o (d04fyj03yd0c0)                            9.37     1.00             21.57 &   181.31 r
  fifo2/data_mem_4377_ (net)                      2     2.14 
  fifo2/cts880/a (d04bfn11wn0a5)                                 0.00     9.40     1.00     0.00     0.38 &   181.69 r
  fifo2/cts880/o (d04bfn11wn0a5)                                          6.51     1.00             17.23 &   198.91 r
  fifo2/n8615 (net)                               1     0.61 
  fifo2/data_mem_reg_26__132_/si (d04fyj03yd0b0)                 0.00     6.52     1.00     0.00     0.07 &   198.98 r
  data arrival time                                                                                           198.98

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.87     160.87
  clock reconvergence pessimism                                                                      0.00     160.87
  clock uncertainty                                                                                 50.00     210.87
  fifo2/data_mem_reg_26__132_/clk (d04fyj03yd0b0)                                                             210.87 r
  library hold time                                                                1.00             -8.79     202.08
  data required time                                                                                          202.08
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.08
  data arrival time                                                                                          -198.98
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.10


  Startpoint: fifo2/data_mem_reg_21__32_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__32_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 150.17     150.17
  fifo2/data_mem_reg_21__32_/clk (d04fyj03yd0b0)                         19.27                       0.00     150.17 r
  fifo2/data_mem_reg_21__32_/o (d04fyj03yd0b0)                            5.51     1.00             17.16 &   167.33 f
  fifo2/data_mem_1402_ (net)                      1     0.77 
  fifo2/cts32/a (d04bfn11wn0a5)                                  0.00     5.51     1.00     0.00     0.07 &   167.40 f
  fifo2/cts32/o (d04bfn11wn0a5)                                           5.85     1.00             18.38 &   185.79 f
  fifo2/n7758 (net)                               1     0.75 
  fifo2/cts33/a (d04bfn00yn0b0)                                  0.00     5.85     1.00     0.00     0.08 &   185.87 f
  fifo2/cts33/o (d04bfn00yn0b0)                                           4.95     1.00              9.37 &   195.24 f
  fifo2/n8349 (net)                               2     1.76 
  fifo2/data_mem_reg_17__32_/si (d04fyj03yd0c0)                  0.00     5.00     1.00     0.00     0.33 &   195.57 f
  data arrival time                                                                                           195.57

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.27     160.27
  clock reconvergence pessimism                                                                      0.00     160.27
  clock uncertainty                                                                                 50.00     210.27
  fifo2/data_mem_reg_17__32_/clk (d04fyj03yd0c0)                                                              210.27 r
  library hold time                                                                1.00            -11.61     198.66
  data required time                                                                                          198.66
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          198.66
  data arrival time                                                                                          -195.57
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.09


  Startpoint: init_mask_alu0_seed0_reg_27_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed0_reg_28_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                           Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   154.32     154.32
  init_mask_alu0_seed0_reg_27_/clk (d04fyj03yd0b0)                         20.56                       0.00     154.32 r
  init_mask_alu0_seed0_reg_27_/o (d04fyj03yd0b0)                           10.22     1.00             20.25 &   174.57 r
  init_mask_alu0_seed0_27 (net)                     1     1.24 
  cts1023/a (d04bfn11wn0a5)                                        0.00    10.23     1.00     0.00     0.21 &   174.79 r
  cts1023/o (d04bfn11wn0a5)                                                14.34     1.00             22.89 &   197.67 r
  n6891 (net)                                       2     1.82 
  init_mask_alu0_seed0_reg_28_/si (d04fyj03yd0c0)                 -1.70    14.35     1.00    -0.35    -0.07 &   197.60 r
  data arrival time                                                                                             197.60

  clock clk (rise edge)                                                                                0.00       0.00
  clock network delay (propagated)                                                                   160.25     160.25
  clock reconvergence pessimism                                                                        0.00     160.25
  clock uncertainty                                                                                   50.00     210.25
  init_mask_alu0_seed0_reg_28_/clk (d04fyj03yd0c0)                                                              210.25 r
  library hold time                                                                  1.00             -9.56     200.69
  data required time                                                                                            200.69
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            200.69
  data arrival time                                                                                            -197.60
  -----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                               -3.09


  Startpoint: fifo2/data_mem_reg_23__67_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_67_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.94     149.94
  fifo2/data_mem_reg_23__67_/clk (d04fyj03yd0b0)                         22.84                       0.00     149.94 r
  fifo2/data_mem_reg_23__67_/o (d04fyj03yd0b0)                           11.66     1.00             21.75 &   171.69 r
  fifo2/test_so18 (net)                           2     1.55 
  fifo2/U2937/b (d04can03nn0a5)                                  0.00    11.67     1.00     0.00     0.24 &   171.93 r
  fifo2/U2937/o1 (d04can03nn0a5)                                         10.01     1.00             10.90 &   182.83 f
  fifo2/n1649 (net)                               1     1.26 
  fifo2/U2938/a (d04nan04nd0b7)                                 -0.74    10.03     1.00    -0.52    -0.22 &   182.61 f
  fifo2/U2938/o1 (d04nan04nd0b7)                                         10.09     1.00             11.74 &   194.35 r
  fifo2/n1653 (net)                               1     2.15 
  fifo2/U2939/b (d04non02yn0e0)                                 -0.47    10.13     1.00    -0.06     0.41 &   194.76 r
  fifo2/U2939/o1 (d04non02yn0e0)                                          3.27     1.00              4.39 &   199.15 f
  fifo2/n1655 (net)                               1     2.14 
  fifo2/U2940/b (d04nan02yn0d5)                                  0.00     3.46     1.00     0.00     0.57 &   199.71 f
  fifo2/U2940/o1 (d04nan02yn0d5)                                          8.17     1.00              5.42 &   205.14 r
  fifo2/N98 (net)                                 1     5.62 
  fifo2/data_rd_reg_67_/d (d04fyj03yd0c0)                       -0.49    14.18     1.00    -0.06     7.38 &   212.51 r
  data arrival time                                                                                           212.51

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 163.85     163.85
  clock reconvergence pessimism                                                                      0.00     163.85
  clock uncertainty                                                                                 50.00     213.85
  fifo2/data_rd_reg_67_/clk (d04fyj03yd0c0)                                                                   213.85 r
  library hold time                                                                1.00              1.76     215.60
  data required time                                                                                          215.60
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          215.60
  data arrival time                                                                                          -212.51
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.09


  Startpoint: init_mask_alu0_mask_reg_3__75_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_3__77_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     152.57     152.57
  init_mask_alu0_mask_reg_3__75_/clk (d04fyj03yd0c0)                         18.48                       0.00     152.57 r
  init_mask_alu0_mask_reg_3__75_/o (d04fyj03yd0c0)                           15.72     1.00             24.81 &   177.38 r
  mask_alu[587] (net)                                 3     4.83 
  cts2412/a (d04bfn11wn0a5)                                          0.00    15.92     1.00     0.00     0.58 &   177.95 r
  cts2412/o (d04bfn11wn0a5)                                                   6.48     1.00             19.38 &   197.34 r
  n8280 (net)                                         1     0.58 
  init_mask_alu0_mask_reg_3__77_/si (d04fyj03yd0c0)                  0.00     6.48     1.00     0.00     0.05 &   197.39 r
  data arrival time                                                                                               197.39

  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     159.18     159.18
  clock reconvergence pessimism                                                                          0.00     159.18
  clock uncertainty                                                                                     50.00     209.18
  init_mask_alu0_mask_reg_3__77_/clk (d04fyj03yd0c0)                                                              209.18 r
  library hold time                                                                    1.00             -8.71     200.48
  data required time                                                                                              200.48
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              200.48
  data arrival time                                                                                              -197.39
  -------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -3.09


  Startpoint: fifo1/data_mem_reg_6__31_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__33_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                157.44     157.44
  fifo1/data_mem_reg_6__31_/clk (d04fyj03yd0b0)                         23.34                       0.00     157.44 r
  fifo1/data_mem_reg_6__31_/o (d04fyj03yd0b0)                           12.99     1.00             22.78 &   180.22 r
  fifo1/data_mem_1831_ (net)                     2     1.82 
  fifo1/route335/a (d04bfn11wn0a5)                              0.00    13.00     1.00     0.00     0.25 &   180.47 r
  fifo1/route335/o (d04bfn11wn0a5)                                       6.61     1.00             18.62 &   199.09 r
  fifo1/n6535 (net)                              1     0.62 
  fifo1/data_mem_reg_21__33_/si (d04fyj03yd0b0)                 0.00     6.62     1.00     0.00     0.11 &   199.20 r
  data arrival time                                                                                          199.20

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.11     161.11
  clock reconvergence pessimism                                                                     0.00     161.11
  clock uncertainty                                                                                50.00     211.11
  fifo1/data_mem_reg_21__33_/clk (d04fyj03yd0b0)                                                             211.11 r
  library hold time                                                               1.00             -8.83     202.28
  data required time                                                                                         202.28
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         202.28
  data arrival time                                                                                         -199.20
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.09


  Startpoint: init_mask_in0_seed4_reg_69_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed5_reg_53_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  148.17     148.17
  init_mask_in0_seed4_reg_69_/clk (d04fyj03yd0b0)                         25.07                       0.00     148.17 r
  init_mask_in0_seed4_reg_69_/o (d04fyj03yd0b0)                            9.66     1.00             20.48 &   168.64 r
  init_mask_in0_seed4_69 (net)                     1     1.09 
  cts1565/a (d04bfn11wn0a5)                                       0.00     9.68     1.00     0.00     0.23 &   168.87 r
  cts1565/o (d04bfn11wn0a5)                                               13.60     1.00             22.18 &   191.04 r
  n7433 (net)                                      2     1.72 
  init_mask_in0_seed5_reg_53_/si (d04fyj03yd0b0)                  0.00    13.63     1.00     0.00     0.46 &   191.51 r
  data arrival time                                                                                            191.51

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  154.07     154.07
  clock reconvergence pessimism                                                                       0.00     154.07
  clock uncertainty                                                                                  50.00     204.07
  init_mask_in0_seed5_reg_53_/clk (d04fyj03yd0b0)                                                              204.07 r
  library hold time                                                                 1.00             -9.48     194.59
  data required time                                                                                           194.59
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           194.59
  data arrival time                                                                                           -191.51
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.08


  Startpoint: fifo1/data_mem_reg_2__10_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_17__10_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                171.19     171.19
  fifo1/data_mem_reg_2__10_/clk (d04fyj03nd0b0)                         23.46                       0.00     171.19 r
  fifo1/data_mem_reg_2__10_/o (d04fyj03nd0b0)                           12.13     1.00             24.80 &   195.99 r
  fifo1/data_mem_2098_ (net)                     2     1.50 
  fifo1/data_mem_reg_17__10_/si (d04fyj03yd0b0)                -2.15    12.14     1.00    -0.97    -0.72 &   195.27 r
  data arrival time                                                                                          195.27

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                157.66     157.66
  clock reconvergence pessimism                                                                     0.00     157.66
  clock uncertainty                                                                                50.00     207.66
  fifo1/data_mem_reg_17__10_/clk (d04fyj03yd0b0)                                                             207.66 r
  library hold time                                                               1.00             -9.30     198.36
  data required time                                                                                         198.36
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         198.36
  data arrival time                                                                                         -195.27
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.08


  Startpoint: fifo2/data_mem_reg_11__107_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_10__111_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  160.22     160.22
  fifo2/data_mem_reg_11__107_/clk (d04fyj03yd0b0)                         22.41                       0.00     160.22 r
  fifo2/data_mem_reg_11__107_/o (d04fyj03yd0b0)                           13.47     1.00             23.24 &   183.46 r
  fifo2/data_mem_2847_ (net)                       2     2.01 
  fifo2/cts1194/a (d04bfn11wn0a5)                                -0.87    13.50     1.00    -0.11     0.33 &   183.78 r
  fifo2/cts1194/o (d04bfn11wn0a5)                                          6.76     1.00             18.93 &   202.71 r
  fifo2/n8935 (net)                                1     0.64 
  fifo2/data_mem_reg_10__111_/si (d04fyj03yd0b0)                  0.00     6.77     1.00     0.00     0.11 &   202.83 r
  data arrival time                                                                                            202.83

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  164.80     164.80
  clock reconvergence pessimism                                                                       0.00     164.80
  clock uncertainty                                                                                  50.00     214.80
  fifo2/data_mem_reg_10__111_/clk (d04fyj03yd0b0)                                                              214.80 r
  library hold time                                                                 1.00             -8.89     205.91
  data required time                                                                                           205.91
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           205.91
  data arrival time                                                                                           -202.83
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.08


  Startpoint: fifo0/data_mem_reg_28__54_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_28__56_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 149.19     149.19
  fifo0/data_mem_reg_28__54_/clk (d04fyj03yd0b0)                         22.19                       0.00     149.19 r
  fifo0/data_mem_reg_28__54_/o (d04fyj03yd0b0)                           13.77     1.00             23.38 &   172.57 r
  fifo0/data_mem_28__54_ (net)                    2     2.06 
  fifo0/cts2252/a (d04bfn11wn0a5)                                0.00    13.80     1.00     0.00     0.45 &   173.02 r
  fifo0/cts2252/o (d04bfn11wn0a5)                                         6.33     1.00             18.65 &   191.67 r
  fifo0/n6234 (net)                               1     0.56 
  fifo0/data_mem_reg_28__56_/si (d04fyj03yd0b0)                  0.00     6.33     1.00     0.00     0.05 &   191.72 r
  data arrival time                                                                                           191.72

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.62     153.62
  clock reconvergence pessimism                                                                      0.00     153.62
  clock uncertainty                                                                                 50.00     203.62
  fifo0/data_mem_reg_28__56_/clk (d04fyj03yd0b0)                                                              203.62 r
  library hold time                                                                1.00             -8.82     194.80
  data required time                                                                                          194.80
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          194.80
  data arrival time                                                                                          -191.72
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.08


  Startpoint: init_mask_alu0_mask_reg_2__64_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_1__97_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                             Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     154.11     154.11
  init_mask_alu0_mask_reg_2__64_/clk (d04fyj03yd0c0)                         20.25                       0.00     154.11 r
  init_mask_alu0_mask_reg_2__64_/o (d04fyj03yd0c0)                           12.25     1.00             23.75 &   177.86 r
  mask_alu[704] (net)                                 3     3.79 
  cts633/a (d04bfn11wn0a5)                                           0.00    12.40     1.00     0.00     0.95 &   178.81 r
  cts633/o (d04bfn11wn0a5)                                                    6.35     1.00             18.16 &   196.97 r
  n6500 (net)                                         1     0.57 
  init_mask_alu0_mask_reg_1__97_/si (d04fyj03yd0c0)                  0.00     6.35     1.00     0.00     0.05 &   197.01 r
  data arrival time                                                                                               197.01

  clock clk (rise edge)                                                                                  0.00       0.00
  clock network delay (propagated)                                                                     158.78     158.78
  clock reconvergence pessimism                                                                          0.00     158.78
  clock uncertainty                                                                                     50.00     208.78
  init_mask_alu0_mask_reg_1__97_/clk (d04fyj03yd0c0)                                                              208.78 r
  library hold time                                                                    1.00             -8.70     200.09
  data required time                                                                                              200.09
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              200.09
  data arrival time                                                                                              -197.01
  -------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -3.07


  Startpoint: alu_core0_tmp_add_reg_49_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_core0_tmp_add_reg_51_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                149.93     149.93
  alu_core0_tmp_add_reg_49_/clk (d04fyj03yd0b0)                         16.03                       0.00     149.93 r
  alu_core0_tmp_add_reg_49_/o (d04fyj03yd0b0)                            8.63     1.00             19.97 &   169.90 f
  alu_core0_tmp_add_49_ (net)                    2     2.22 
  cts227/a (d04bfn11wn0a5)                                     -0.58     8.67     1.00    -0.09     0.31 &   170.21 f
  cts227/o (d04bfn11wn0a5)                                               5.28     1.00             19.32 &   189.53 f
  n6093 (net)                                    1     0.54 
  alu_core0_tmp_add_reg_51_/si (d04fyj03yd0b0)                  0.00     5.28     1.00     0.00     0.06 &   189.59 f
  data arrival time                                                                                          189.59

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.02     155.02
  clock reconvergence pessimism                                                                     0.00     155.02
  clock uncertainty                                                                                50.00     205.02
  alu_core0_tmp_add_reg_51_/clk (d04fyj03yd0b0)                                                              205.02 r
  library hold time                                                               1.00            -12.35     192.67
  data required time                                                                                         192.67
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         192.67
  data arrival time                                                                                         -189.59
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.07


  Startpoint: init_mask_alu0_seed3_reg_122_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_135_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    152.96     152.96
  init_mask_alu0_seed3_reg_122_/clk (d04fyj03yd0b0)                         18.23                       0.00     152.96 r
  init_mask_alu0_seed3_reg_122_/o (d04fyj03yd0b0)                            7.93     1.00             17.92 &   170.88 r
  init_mask_alu0_seed3[122] (net)                    1     0.70 
  route132/a (d04bfn11wn0a5)                                        0.00     7.93     1.00     0.00     0.06 &   170.95 r
  route132/o (d04bfn11wn0a5)                                                16.51     1.00             23.58 &   194.53 r
  n10006 (net)                                       2     2.21 
  init_mask_alu0_seed3_reg_135_/si (d04fyj03yd0b0)                 -0.91    16.54     1.00    -0.10     0.40 &   194.92 r
  data arrival time                                                                                              194.92

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    157.65     157.65
  clock reconvergence pessimism                                                                         0.00     157.65
  clock uncertainty                                                                                    50.00     207.65
  init_mask_alu0_seed3_reg_135_/clk (d04fyj03yd0b0)                                                              207.65 r
  library hold time                                                                   1.00             -9.66     198.00
  data required time                                                                                             198.00
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             198.00
  data arrival time                                                                                             -194.92
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.07


  Startpoint: fifo2/data_mem_reg_17__106_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_106_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                          Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  150.00     150.00
  fifo2/data_mem_reg_17__106_/clk (d04fyj03yd0b0)                         21.39                       0.00     150.00 r
  fifo2/data_mem_reg_17__106_/o (d04fyj03yd0b0)                           11.53     1.00             21.32 &   171.32 r
  fifo2/data_mem_2024_ (net)                       2     1.51 
  fifo2/U2381/d (d04can03wn0a5)                                   0.00    11.54     1.00     0.00     0.29 &   171.61 r
  fifo2/U2381/o1 (d04can03wn0a5)                                           6.96     1.00              8.81 &   180.43 f
  fifo2/n1121 (net)                                1     0.52 
  fifo2/U2384/b (d04nan04yn0b5)                                   0.00     6.96     1.00     0.00     0.05 &   180.47 f
  fifo2/U2384/o1 (d04nan04yn0b5)                                          11.29     1.00             11.51 &   191.98 r
  fifo2/n1123 (net)                                1     1.52 
  fifo2/U2385/a (d04non02yn0b5)                                  -2.38    11.33     1.00    -1.61    -1.12 &   190.86 r
  fifo2/U2385/o1 (d04non02yn0b5)                                           6.09     1.00              6.29 &   197.15 f
  fifo2/n1125 (net)                                1     1.07 
  fifo2/U2386/b (d04nan02yd0c0)                                   0.00     6.09     1.00     0.00     0.13 &   197.28 f
  fifo2/U2386/o1 (d04nan02yd0c0)                                          16.82     1.00             12.77 &   210.05 r
  fifo2/N591 (net)                                 1     4.11 
  fifo2/data_rd_reg_106_/d (d04fyj03yd0g0)                       -3.10    17.63     1.00    -1.99     2.03 &   212.08 r
  data arrival time                                                                                            212.08

  clock clk (rise edge)                                                                               0.00       0.00
  clock network delay (propagated)                                                                  162.73     162.73
  clock reconvergence pessimism                                                                       0.00     162.73
  clock uncertainty                                                                                  50.00     212.73
  fifo2/data_rd_reg_106_/clk (d04fyj03yd0g0)                                                                   212.73 r
  library hold time                                                                 1.00              2.42     215.15
  data required time                                                                                           215.15
  ----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           215.15
  data arrival time                                                                                           -212.08
  ----------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                              -3.07


  Startpoint: fifo2/data_mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__2_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                       Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               155.95     155.95
  fifo2/data_mem_reg_1__1_/clk (d04fyj03yd0b0)                         21.72                       0.00     155.95 r
  fifo2/data_mem_reg_1__1_/o (d04fyj03yd0b0)                           13.21     1.00             22.83 &   178.78 r
  fifo2/data_mem_4111_ (net)                    2     1.93 
  fifo2/route306/a (d04bfn11wn0a5)                            -1.21    13.24     1.00    -0.19     0.25 &   179.03 r
  fifo2/route306/o (d04bfn11wn0a5)                                      9.15     1.00             20.77 &   199.80 r
  fifo2/n12874 (net)                            1     1.08 
  fifo2/data_mem_reg_8__2_/si (d04fyj03yd0b0)                 -0.93     9.17     1.00    -0.14     0.13 &   199.94 r
  data arrival time                                                                                         199.94

  clock clk (rise edge)                                                                            0.00       0.00
  clock network delay (propagated)                                                               162.07     162.07
  clock reconvergence pessimism                                                                    0.00     162.07
  clock uncertainty                                                                               50.00     212.07
  fifo2/data_mem_reg_8__2_/clk (d04fyj03yd0b0)                                                              212.07 r
  library hold time                                                              1.00             -9.06     203.00
  data required time                                                                                        203.00
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        203.00
  data arrival time                                                                                        -199.94
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                           -3.07


  Startpoint: fifo2/data_mem_reg_4__97_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__96_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.84     155.84
  fifo2/data_mem_reg_4__97_/clk (d04fyj03yd0b0)                         21.16                       0.00     155.84 r
  fifo2/data_mem_reg_4__97_/o (d04fyj03yd0b0)                            8.43     1.00             20.70 &   176.54 f
  fifo2/data_mem_3796_ (net)                     2     2.18 
  fifo2/cts523/a (d04bfn11wn0a5)                               -0.36     8.48     1.00    -0.05     0.43 &   176.97 f
  fifo2/cts523/o (d04bfn11wn0a5)                                         5.75     1.00             19.76 &   196.73 f
  fifo2/n8246 (net)                              1     0.69 
  fifo2/data_mem_reg_8__96_/si (d04fyj03yd0c0)                  0.00     5.75     1.00     0.00     0.13 &   196.86 f
  data arrival time                                                                                          196.86

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                161.85     161.85
  clock reconvergence pessimism                                                                     0.00     161.85
  clock uncertainty                                                                                50.00     211.85
  fifo2/data_mem_reg_8__96_/clk (d04fyj03yd0c0)                                                              211.85 r
  library hold time                                                               1.00            -11.93     199.92
  data required time                                                                                         199.92
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         199.92
  data arrival time                                                                                         -196.86
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.06


  Startpoint: fifo2/data_mem_reg_13__85_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_13__82_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 150.13     150.13
  fifo2/data_mem_reg_13__85_/clk (d04fyj03yd0b0)                         22.50                       0.00     150.13 r
  fifo2/data_mem_reg_13__85_/o (d04fyj03yd0b0)                            9.43     1.00             21.83 &   171.96 f
  fifo2/data_mem_2551_ (net)                      2     2.61 
  fifo2/cts686/a (d04bfn11wn0a5)                                -0.45     9.46     1.00    -0.06     0.35 &   172.30 f
  fifo2/cts686/o (d04bfn11wn0a5)                                          5.38     1.00             19.84 &   192.15 f
  fifo2/n8416 (net)                               1     0.57 
  fifo2/data_mem_reg_13__82_/si (d04fyj03yd0c0)                  0.00     5.38     1.00     0.00     0.10 &   192.25 f
  data arrival time                                                                                           192.25

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 157.01     157.01
  clock reconvergence pessimism                                                                      0.00     157.01
  clock uncertainty                                                                                 50.00     207.01
  fifo2/data_mem_reg_13__82_/clk (d04fyj03yd0c0)                                                              207.01 r
  library hold time                                                                1.00            -11.70     195.31
  data required time                                                                                          195.31
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          195.31
  data arrival time                                                                                          -192.25
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.06


  Startpoint: fifo1/data_mem_reg_26__23_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_19_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 176.90     176.90
  fifo1/data_mem_reg_26__23_/clk (d04fyj03yd0b0)                         24.64                       0.00     176.90 r
  fifo1/data_mem_reg_26__23_/o (d04fyj03yd0b0)                            9.14     1.00             22.04 &   198.94 f
  fifo1/test_so35 (net)                           2     2.60 
  fifo0/data_rd_reg_19_/si (d04fyj03yd0b0)                      -0.85     9.27     1.00    -0.23     0.53 &   199.47 f
  data arrival time                                                                                           199.47

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 164.77     164.77
  clock reconvergence pessimism                                                                      0.00     164.77
  clock uncertainty                                                                                 50.00     214.77
  fifo0/data_rd_reg_19_/clk (d04fyj03yd0b0)                                                                   214.77 r
  library hold time                                                                1.00            -12.24     202.53
  data required time                                                                                          202.53
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          202.53
  data arrival time                                                                                          -199.47
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.06


  Startpoint: init_mask_alu0_seed3_reg_113_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_115_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                            Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    152.69     152.69
  init_mask_alu0_seed3_reg_113_/clk (d04fyj03yd0b0)                         18.15                       0.00     152.69 r
  init_mask_alu0_seed3_reg_113_/o (d04fyj03yd0b0)                            8.04     1.00             18.01 &   170.70 r
  init_mask_alu0_seed3[113] (net)                    1     0.73 
  cts2845/a (d04bfn11wn0a5)                                         0.00     8.05     1.00     0.00     0.07 &   170.77 r
  cts2845/o (d04bfn11wn0a5)                                                 12.08     1.00             20.61 &   191.37 r
  n8713 (net)                                        2     1.45 
  init_mask_alu0_seed3_reg_115_/si (d04fyj03ld0b0)                  0.00    12.09     1.00     0.00     0.19 &   191.56 r
  data arrival time                                                                                              191.56

  clock clk (rise edge)                                                                                 0.00       0.00
  clock network delay (propagated)                                                                    157.62     157.62
  clock reconvergence pessimism                                                                         0.00     157.62
  clock uncertainty                                                                                    50.00     207.62
  init_mask_alu0_seed3_reg_115_/clk (d04fyj03ld0b0)                                                              207.62 r
  library hold time                                                                   1.00            -13.00     194.62
  data required time                                                                                             194.62
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             194.62
  data arrival time                                                                                             -191.56
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.06


  Startpoint: fifo2/data_mem_reg_5__117_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__118_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 160.50     160.50
  fifo2/data_mem_reg_5__117_/clk (d04fyj03yd0b0)                         22.13                       0.00     160.50 r
  fifo2/data_mem_reg_5__117_/o (d04fyj03yd0b0)                            9.36     1.00             21.76 &   182.26 f
  fifo2/data_mem_3679_ (net)                      2     2.63 
  fifo2/cts2698/a (d04bfn11wn0a5)                               -0.86     9.42     1.00    -0.15     0.37 &   182.63 f
  fifo2/cts2698/o (d04bfn11wn0a5)                                         5.12     1.00             19.49 &   202.12 f
  fifo2/n10472 (net)                              1     0.49 
  fifo2/data_mem_reg_5__118_/si (d04fyj03yd0b0)                  0.00     5.12     1.00     0.00     0.04 &   202.16 f
  data arrival time                                                                                           202.16

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 166.89     166.89
  clock reconvergence pessimism                                                                      0.00     166.89
  clock uncertainty                                                                                 50.00     216.89
  fifo2/data_mem_reg_5__118_/clk (d04fyj03yd0b0)                                                              216.89 r
  library hold time                                                                1.00            -11.67     205.22
  data required time                                                                                          205.22
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          205.22
  data arrival time                                                                                          -202.16
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.06


  Startpoint: fifo1/data_mem_reg_27__7_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__8_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                        Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                155.21     155.21
  fifo1/data_mem_reg_27__7_/clk (d04fyj03yd0b0)                         25.68                       0.00     155.21 r
  fifo1/data_mem_reg_27__7_/o (d04fyj03yd0b0)                            8.11     1.00             20.75 &   175.96 f
  fifo1/data_mem_295_ (net)                      2     1.88 
  fifo1/cts1276/a (d04bfn11wn0a5)                               0.00     8.14     1.00     0.00     0.34 &   176.30 f
  fifo1/cts1276/o (d04bfn11wn0a5)                                        5.56     1.00             19.39 &   195.69 f
  fifo1/n4917 (net)                              1     0.63 
  fifo1/data_mem_reg_27__8_/si (d04fyj03yd0b0)                  0.00     5.56     1.00     0.00     0.07 &   195.76 f
  data arrival time                                                                                          195.76

  clock clk (rise edge)                                                                             0.00       0.00
  clock network delay (propagated)                                                                160.51     160.51
  clock reconvergence pessimism                                                                     0.00     160.51
  clock uncertainty                                                                                50.00     210.51
  fifo1/data_mem_reg_27__8_/clk (d04fyj03yd0b0)                                                              210.51 r
  library hold time                                                               1.00            -11.70     198.82
  data required time                                                                                         198.82
  --------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         198.82
  data arrival time                                                                                         -195.76
  --------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                            -3.06


  Startpoint: fifo2/data_mem_reg_15__68_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_15__70_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 148.85     148.85
  fifo2/data_mem_reg_15__68_/clk (d04fyj03yd0b0)                         19.85                       0.00     148.85 r
  fifo2/data_mem_reg_15__68_/o (d04fyj03yd0b0)                           10.26     1.00             22.10 &   170.95 f
  fifo2/data_mem_2260_ (net)                      2     2.96 
  fifo2/cts3072/a (d04bfn11wn0a5)                                0.00    10.27     1.00     0.00     0.28 &   171.23 f
  fifo2/cts3072/o (d04bfn11wn0a5)                                         4.96     1.00             19.70 &   190.93 f
  fifo2/n10856 (net)                              1     0.43 
  fifo2/data_mem_reg_15__70_/si (d04fyj03yd0b0)                  0.00     4.96     1.00     0.00     0.03 &   190.96 f
  data arrival time                                                                                           190.96

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 155.71     155.71
  clock reconvergence pessimism                                                                      0.00     155.71
  clock uncertainty                                                                                 50.00     205.71
  fifo2/data_mem_reg_15__70_/clk (d04fyj03yd0b0)                                                              205.71 r
  library hold time                                                                1.00            -11.70     194.01
  data required time                                                                                          194.01
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          194.01
  data arrival time                                                                                          -190.96
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.05


  Startpoint: fifo2/data_mem_reg_22__42_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_11__45_
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: REG2REG
  Path Type: min

  Point                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 151.89     151.89
  fifo2/data_mem_reg_22__42_/clk (d04fyj03yd0b0)                         20.97                       0.00     151.89 r
  fifo2/data_mem_reg_22__42_/o (d04fyj03yd0b0)                           11.07     1.00             20.97 &   172.86 r
  fifo2/data_mem_1275_ (net)                      2     1.42 
  fifo2/cts2097/a (d04bfn11wn0a5)                                0.00    11.08     1.00     0.00     0.17 &   173.03 r
  fifo2/cts2097/o (d04bfn11wn0a5)                                         7.14     1.00             18.35 &   191.38 r
  fifo2/n9859 (net)                               1     0.72 
  fifo2/data_mem_reg_11__45_/si (d04fyj03yd0b0)                  0.00     7.15     1.00     0.00     0.13 &   191.51 r
  data arrival time                                                                                           191.51

  clock clk (rise edge)                                                                              0.00       0.00
  clock network delay (propagated)                                                                 153.41     153.41
  clock reconvergence pessimism                                                                      0.00     153.41
  clock uncertainty                                                                                 50.00     203.41
  fifo2/data_mem_reg_11__45_/clk (d04fyj03yd0b0)                                                              203.41 r
  library hold time                                                                1.00             -8.84     194.57
  data required time                                                                                          194.57
  ---------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          194.57
  data arrival time                                                                                          -191.51
  ---------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -3.05

Warning: report_timing has satisfied the max_paths criteria. There are 20710 further endpoints which have paths of interest with slack less than  9999.00 that were not considered when generating this report. (UITE-502)

1
