
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2;
2
set RST_NAME "reset";
reset
set TOP_MOD_NAME "part2_mac";
part2_mac
set SRC_FILE "proj_01_version-1.sv";
proj_01_version-1.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./proj_01_version-1.sv
Compiling source file ./proj_01_version-1.sv
Warning:  ./proj_01_version-1.sv:13: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ./proj_01_version-1.sv:13: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Information:  ./proj_01_version-1.sv:59: List () of one, unnamed, port is ignored. (VER-988)
Warning:  ./proj_01_version-1.sv:67: the undeclared symbol 'overflow' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./proj_01_version-1.sv:70: The statements in initial blocks are ignored. (VER-281)
Warning:  ./proj_01_version-1.sv:70: delay controls are ignored for synthesis. (VER-176)
Warning:  ./proj_01_version-1.sv:102: The statements in initial blocks are ignored. (VER-281)
Warning:  ./proj_01_version-1.sv:139: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./proj_01_version-1.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./proj_01_version-1.sv:43: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine part2_mac line 15 in file
		'./proj_01_version-1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     voflag_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      areg_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      breg_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part2_mac line 36 in file
		'./proj_01_version-1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     offlag_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'part2_mac'.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'part2_mac'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'part2_mac_DW01_add_0'
  Mapping 'part2_mac_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     544.0      0.00       0.0       0.0                          
    0:00:00     544.0      0.00       0.0       0.0                          
    0:00:00     544.0      0.00       0.0       0.0                          
    0:00:00     544.0      0.00       0.0       0.0                          
    0:00:00     544.0      0.00       0.0       0.0                          
    0:00:00     523.0      0.00       0.0       0.0                          
    0:00:00     523.0      0.00       0.0       0.0                          
    0:00:00     523.0      0.00       0.0       0.0                          
    0:00:00     523.0      0.00       0.0       0.0                          
    0:00:00     523.0      0.00       0.0       0.0                          
    0:00:00     523.0      0.00       0.0       0.0                          
    0:00:00     523.0      0.00       0.0       0.0                          
    0:00:00     523.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     523.0      0.00       0.0       0.0                          
    0:00:00     523.0      0.00       0.0       0.0                          
    0:00:00     522.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     522.4      0.00       0.0       0.0                          
    0:00:00     522.4      0.00       0.0       0.0                          
    0:00:00     522.4      0.00       0.0       0.0                          
    0:00:00     522.4      0.00       0.0       0.0                          
    0:00:00     522.4      0.00       0.0       0.0                          
    0:00:00     522.4      0.00       0.0       0.0                          
    0:00:00     522.2      0.00       0.0       0.0                          
    0:00:00     522.2      0.00       0.0       0.0                          
    0:00:00     522.2      0.00       0.0       0.0                          
    0:00:00     522.2      0.00       0.0       0.0                          
    0:00:00     522.2      0.00       0.0       0.0                          
    0:00:00     522.2      0.00       0.0       0.0                          
    0:00:00     522.2      0.00       0.0       0.0                          
    0:00:00     522.2      0.00       0.0       0.0                          
    0:00:00     522.2      0.00       0.0       0.0                          
    0:00:00     522.2      0.00       0.0       0.0                          
    0:00:00     522.2      0.00       0.0       0.0                          
    0:00:00     522.2      0.00       0.0       0.0                          
    0:00:00     522.2      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
report_area
 
****************************************
Report : area
Design : part2_mac
Version: J-2014.09-SP5-2
Date   : Sat Sep 30 15:28:59 2017
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           37
Number of nets:                           128
Number of cells:                           77
Number of combinational cells:             40
Number of sequential cells:                35
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                      10

Combinational area:                363.888002
Buf/Inv area:                        8.246000
Noncombinational area:             158.269994
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                   522.157997
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : part2_mac
Version: J-2014.09-SP5-2
Date   : Sat Sep 30 15:28:59 2017
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
part2_mac              5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 136.5393 uW   (82%)
  Net Switching Power  =  30.1906 uW   (18%)
                         ---------
Total Dynamic Power    = 166.7299 uW  (100%)

Cell Leakage Power     =  10.3196 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register         107.5981            7.0114        2.7352e+03          117.3447  (  66.28%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     28.9412           23.1792        7.5845e+03           59.7049  (  33.72%)
--------------------------------------------------------------------------------------------------
Total            136.5394 uW        30.1906 uW     1.0320e+04 nW       177.0495 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : part2_mac
Version: J-2014.09-SP5-2
Date   : Sat Sep 30 15:28:59 2017
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: areg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f_reg[15] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  part2_mac          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  areg_reg[1]/CK (DFF_X1)                                 0.00       0.00 r
  areg_reg[1]/Q (DFF_X1)                                  0.14       0.14 r
  mult_48/a[1] (part2_mac_DW_mult_tc_0)                   0.00       0.14 r
  mult_48/U168/ZN (INV_X1)                                0.05       0.19 f
  mult_48/U171/Z (XOR2_X2)                                0.12       0.31 r
  mult_48/U233/ZN (NAND2_X1)                              0.09       0.39 f
  mult_48/U181/ZN (OAI22_X1)                              0.08       0.47 r
  mult_48/U37/S (HA_X1)                                   0.09       0.55 r
  mult_48/U13/S (FA_X1)                                   0.12       0.68 f
  mult_48/product[3] (part2_mac_DW_mult_tc_0)             0.00       0.68 f
  add_49/A[3] (part2_mac_DW01_add_0)                      0.00       0.68 f
  add_49/U1_3/CO (FA_X1)                                  0.10       0.78 f
  add_49/U1_4/CO (FA_X1)                                  0.09       0.87 f
  add_49/U1_5/CO (FA_X1)                                  0.09       0.96 f
  add_49/U1_6/CO (FA_X1)                                  0.09       1.05 f
  add_49/U1_7/CO (FA_X1)                                  0.09       1.14 f
  add_49/U1_8/CO (FA_X1)                                  0.09       1.23 f
  add_49/U1_9/CO (FA_X1)                                  0.09       1.33 f
  add_49/U1_10/CO (FA_X1)                                 0.09       1.42 f
  add_49/U1_11/CO (FA_X1)                                 0.09       1.51 f
  add_49/U1_12/CO (FA_X1)                                 0.09       1.60 f
  add_49/U1_13/CO (FA_X1)                                 0.09       1.69 f
  add_49/U1_14/CO (FA_X1)                                 0.09       1.78 f
  add_49/U1_15/S (FA_X1)                                  0.13       1.91 r
  add_49/SUM[15] (part2_mac_DW01_add_0)                   0.00       1.91 r
  U59/ZN (AND2_X1)                                        0.04       1.95 r
  f_reg[15]/D (DFF_X1)                                    0.01       1.95 r
  data arrival time                                                  1.95

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  f_reg[15]/CK (DFF_X1)                                   0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/avenkatesh/aswinese507/proj1/gates.v'.
1
quit

Thank you...
