
*** Running vivado
    with args -log TEST_02_Block_usp_rf_data_converter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TEST_02_Block_usp_rf_data_converter_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source TEST_02_Block_usp_rf_data_converter_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/DAC_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TimeController'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top TEST_02_Block_usp_rf_data_converter_0_0 -part xczu28dr-ffvg1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19896
load diablo GTM unisim library
WARNING: [Synth 8-2292] literal value truncated to fit in 3 bits [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:293]
WARNING: [Synth 8-2292] literal value truncated to fit in 3 bits [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:313]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1807.953 ; gain = 185.641
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0.v:52]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_block' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:56]
	Parameter dac00_enable bound to: 1'b1 
	Parameter dac00_data_type bound to: 1'b0 
	Parameter dac00_interpolation bound to: 3'b000 
	Parameter dac00_mixer bound to: 2'b00 
	Parameter dac00_sinc bound to: 1'b0 
	Parameter dac01_enable bound to: 1'b0 
	Parameter dac01_data_type bound to: 1'b0 
	Parameter dac01_interpolation bound to: 3'b000 
	Parameter dac01_mixer bound to: 2'b10 
	Parameter dac01_sinc bound to: 1'b0 
	Parameter dac02_enable bound to: 1'b0 
	Parameter dac02_data_type bound to: 1'b0 
	Parameter dac02_interpolation bound to: 3'b000 
	Parameter dac02_mixer bound to: 2'b10 
	Parameter dac02_sinc bound to: 1'b0 
	Parameter dac03_enable bound to: 1'b0 
	Parameter dac03_data_type bound to: 1'b0 
	Parameter dac03_interpolation bound to: 3'b000 
	Parameter dac03_mixer bound to: 2'b10 
	Parameter dac03_sinc bound to: 1'b0 
	Parameter dac10_enable bound to: 1'b1 
	Parameter dac10_data_type bound to: 1'b0 
	Parameter dac10_interpolation bound to: 3'b000 
	Parameter dac10_mixer bound to: 2'b00 
	Parameter dac10_sinc bound to: 1'b0 
	Parameter dac11_enable bound to: 1'b0 
	Parameter dac11_data_type bound to: 1'b0 
	Parameter dac11_interpolation bound to: 3'b000 
	Parameter dac11_mixer bound to: 2'b10 
	Parameter dac11_sinc bound to: 1'b0 
	Parameter dac12_enable bound to: 1'b0 
	Parameter dac12_data_type bound to: 1'b0 
	Parameter dac12_interpolation bound to: 3'b000 
	Parameter dac12_mixer bound to: 2'b10 
	Parameter dac12_sinc bound to: 1'b0 
	Parameter dac13_enable bound to: 1'b0 
	Parameter dac13_data_type bound to: 1'b0 
	Parameter dac13_interpolation bound to: 3'b000 
	Parameter dac13_mixer bound to: 2'b10 
	Parameter dac13_sinc bound to: 1'b0 
	Parameter adc00_enable bound to: 1'b0 
	Parameter adc00_data_type bound to: 1'b0 
	Parameter adc00_decimation bound to: 3'b000 
	Parameter adc00_mixer bound to: 2'b10 
	Parameter adc01_enable bound to: 1'b0 
	Parameter adc01_data_type bound to: 1'b0 
	Parameter adc01_decimation bound to: 3'b000 
	Parameter adc01_mixer bound to: 2'b10 
	Parameter adc02_enable bound to: 1'b0 
	Parameter adc02_data_type bound to: 1'b0 
	Parameter adc02_decimation bound to: 3'b000 
	Parameter adc02_mixer bound to: 2'b10 
	Parameter adc03_enable bound to: 1'b0 
	Parameter adc03_data_type bound to: 1'b0 
	Parameter adc03_decimation bound to: 3'b000 
	Parameter adc03_mixer bound to: 2'b10 
	Parameter adc10_enable bound to: 1'b0 
	Parameter adc10_data_type bound to: 1'b0 
	Parameter adc10_decimation bound to: 3'b000 
	Parameter adc10_mixer bound to: 2'b10 
	Parameter adc11_enable bound to: 1'b0 
	Parameter adc11_data_type bound to: 1'b0 
	Parameter adc11_decimation bound to: 3'b000 
	Parameter adc11_mixer bound to: 2'b10 
	Parameter adc12_enable bound to: 1'b0 
	Parameter adc12_data_type bound to: 1'b0 
	Parameter adc12_decimation bound to: 3'b000 
	Parameter adc12_mixer bound to: 2'b10 
	Parameter adc13_enable bound to: 1'b0 
	Parameter adc13_data_type bound to: 1'b0 
	Parameter adc13_decimation bound to: 3'b000 
	Parameter adc13_mixer bound to: 2'b10 
	Parameter adc20_enable bound to: 1'b0 
	Parameter adc20_data_type bound to: 1'b0 
	Parameter adc20_decimation bound to: 3'b000 
	Parameter adc20_mixer bound to: 2'b10 
	Parameter adc21_enable bound to: 1'b0 
	Parameter adc21_data_type bound to: 1'b0 
	Parameter adc21_decimation bound to: 3'b000 
	Parameter adc21_mixer bound to: 2'b10 
	Parameter adc22_enable bound to: 1'b0 
	Parameter adc22_data_type bound to: 1'b0 
	Parameter adc22_decimation bound to: 3'b000 
	Parameter adc22_mixer bound to: 2'b10 
	Parameter adc23_enable bound to: 1'b0 
	Parameter adc23_data_type bound to: 1'b0 
	Parameter adc23_decimation bound to: 3'b000 
	Parameter adc23_mixer bound to: 2'b10 
	Parameter adc30_enable bound to: 1'b0 
	Parameter adc30_data_type bound to: 1'b0 
	Parameter adc30_decimation bound to: 3'b000 
	Parameter adc30_mixer bound to: 2'b10 
	Parameter adc31_enable bound to: 1'b0 
	Parameter adc31_data_type bound to: 1'b0 
	Parameter adc31_decimation bound to: 3'b000 
	Parameter adc31_mixer bound to: 2'b10 
	Parameter adc32_enable bound to: 1'b0 
	Parameter adc32_data_type bound to: 1'b0 
	Parameter adc32_decimation bound to: 3'b000 
	Parameter adc32_mixer bound to: 2'b10 
	Parameter adc33_enable bound to: 1'b0 
	Parameter adc33_data_type bound to: 1'b0 
	Parameter adc33_decimation bound to: 3'b000 
	Parameter adc33_mixer bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper.v:50]
	Parameter NMR_DAC_TILES bound to: 2 - type: integer 
	Parameter NMR_ADC_TILES bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [E:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (1#1) [E:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_por_fsm_top' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_por_fsm_top.sv:47]
	Parameter start_val_500_nanosecs bound to: 24'b000000000000000000110010 
	Parameter start_val_20_microsecs bound to: 24'b000000000000011111010000 
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_tile_config' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_tile_config.sv:47]
	Parameter idle bound to: 3'b000 
	Parameter memory_delay bound to: 3'b001 
	Parameter check_tile_index bound to: 3'b010 
	Parameter wait_for_drp bound to: 3'b011 
	Parameter write_drp bound to: 3'b100 
	Parameter wait_for_write_rdy bound to: 3'b101 
	Parameter finished bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_device_rom' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_device_rom.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_device_rom' (2#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_device_rom.sv:47]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_tile_config.sv:252]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_tile_config' (3#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_tile_config.sv:47]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_por_fsm_disabled' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_por_fsm_disabled.sv:47]
	Parameter ADC bound to: 1 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter wait_for_config bound to: 4'b0001 
	Parameter wait_for_supplies_up bound to: 4'b0010 
	Parameter wait_for_timer bound to: 4'b0011 
	Parameter request_drp bound to: 4'b0100 
	Parameter read_drp bound to: 4'b0101 
	Parameter wait_for_read_rdy bound to: 4'b0110 
	Parameter dummy_read_drp bound to: 4'b0111 
	Parameter wait_for_dummy_read_rdy bound to: 4'b1000 
	Parameter write_drp bound to: 4'b1001 
	Parameter wait_for_write_rdy bound to: 4'b1010 
	Parameter finish bound to: 4'b1011 
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_por_fsm_disabled' (4#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_por_fsm_disabled.sv:47]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_drp_arbiter' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_drp_arbiter.v:47]
	Parameter DRP_WRITE_DELAY bound to: 4 - type: integer 
	Parameter idle bound to: 3'b000 
	Parameter gnt_tile_config bound to: 3'b001 
	Parameter gnt_status bound to: 3'b010 
	Parameter gnt_por bound to: 3'b011 
	Parameter gnt_bgt bound to: 3'b100 
	Parameter gnt_user bound to: 3'b101 
	Parameter gnt_dummy_read bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_drp_arbiter' (5#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_drp_arbiter.v:47]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_bgt_fsm' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_bgt_fsm.v:47]
	Parameter idle bound to: 5'b00000 
	Parameter request_drp bound to: 5'b00001 
	Parameter write_vbg_ctrl_1 bound to: 5'b00010 
	Parameter write_vbg_ctrl_2 bound to: 5'b00011 
	Parameter write_vbg_ctrl_3 bound to: 5'b00100 
	Parameter write_vbg_ctrl_4 bound to: 5'b00101 
	Parameter wait_for_125_ns_1 bound to: 5'b00110 
	Parameter write_vbg_ctrl_5 bound to: 5'b00111 
	Parameter write_vbg_ctrl_6 bound to: 5'b01000 
	Parameter wait_for_125_ns_2 bound to: 5'b01001 
	Parameter write_vbg_ctrl_7 bound to: 5'b01010 
	Parameter write_vbg_ctrl_8 bound to: 5'b01011 
	Parameter read_vbg_status_1 bound to: 5'b01100 
	Parameter read_vbg_status_2 bound to: 5'b01101 
	Parameter wait_for_vbg_status bound to: 5'b01110 
	Parameter write_vbg_ctrl_9 bound to: 5'b01111 
	Parameter write_vbg_ctrl_10 bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_bgt_fsm' (6#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_bgt_fsm.v:47]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_por_fsm' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_por_fsm.sv:47]
	Parameter ADC bound to: 0 - type: integer 
	Parameter NO_OF_SLICES bound to: 0 - type: integer 
	Parameter PLL bound to: 0 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter wait_for_config bound to: 4'b0001 
	Parameter find_start_stage bound to: 4'b0010 
	Parameter memory_delay bound to: 4'b0011 
	Parameter op_decode bound to: 4'b0100 
	Parameter request_drp bound to: 4'b0101 
	Parameter read_drp bound to: 4'b0110 
	Parameter wait_for_read_rdy bound to: 4'b0111 
	Parameter dummy_read_drp bound to: 4'b1000 
	Parameter wait_for_dummy_read_rdy bound to: 4'b1001 
	Parameter write_drp bound to: 4'b1010 
	Parameter wait_for_write_rdy bound to: 4'b1011 
	Parameter decode_event bound to: 4'b1100 
	Parameter wait_for_event bound to: 4'b1101 
	Parameter finish bound to: 4'b1110 
	Parameter wait_for_tile_config bound to: 4'b0001 
	Parameter access_drp_status bound to: 4'b0010 
	Parameter read_pll_enable bound to: 4'b0011 
	Parameter wait_for_pll_enable_rdy bound to: 4'b0100 
	Parameter read_pll_status bound to: 4'b0101 
	Parameter wait_for_pll_status_rdy bound to: 4'b0110 
	Parameter access_subdrp bound to: 4'b0111 
	Parameter read_subdrp bound to: 4'b1000 
	Parameter wait_for_subdrp_read_rdy bound to: 4'b1001 
	Parameter write_subdrp bound to: 4'b1010 
	Parameter wait_for_subdrp_write_rdy bound to: 4'b1011 
	Parameter wait_for_50_us bound to: 4'b1100 
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_por_fsm' (7#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_por_fsm.sv:47]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_nco_fsm_t0' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_nco_fsm_t0.v:47]
	Parameter MULTITILE_SYNC bound to: 0 - type: integer 
	Parameter idle bound to: 3'b000 
	Parameter wait_enable bound to: 3'b001 
	Parameter wait_gnt bound to: 3'b010 
	Parameter wait_rdy bound to: 3'b011 
	Parameter next_cmd bound to: 3'b100 
	Parameter wait_reenable bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_nco_fsm_t0' (8#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_nco_fsm_t0.v:47]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_usr_drp_mgmt' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_usr_drp_mgmt.v:47]
	Parameter idle bound to: 3'b000 
	Parameter nco_cntrl bound to: 3'b001 
	Parameter user_cntrl bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_usr_drp_mgmt' (9#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_usr_drp_mgmt.v:47]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_nco_fsm' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_nco_fsm.v:47]
	Parameter MULTITILE_SYNC bound to: 0 - type: integer 
	Parameter idle bound to: 3'b000 
	Parameter wait_enable bound to: 3'b001 
	Parameter wait_gnt bound to: 3'b010 
	Parameter wait_rdy bound to: 3'b011 
	Parameter next_cmd bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_nco_fsm' (10#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_nco_fsm.v:47]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_por_fsm_top' (11#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_por_fsm_top.sv:47]
INFO: [Synth 8-6157] synthesizing module 'HSDAC' [E:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp_diablo.v:33704]
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter XPA_CFG0 bound to: 1 - type: integer 
	Parameter XPA_CFG1 bound to: 1 - type: integer 
	Parameter XPA_NUM_DACS bound to: 1 - type: integer 
	Parameter XPA_NUM_DUCS bound to: 1 - type: integer 
	Parameter XPA_PLL_USED bound to: No - type: string 
	Parameter XPA_SAMPLE_RATE_MSPS bound to: 6400 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HSDAC' (12#1) [E:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp_diablo.v:33704]
INFO: [Synth 8-6157] synthesizing module 'HSADC' [E:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp_diablo.v:33595]
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter XPA_CFG0 bound to: 0 - type: integer 
	Parameter XPA_CFG1 bound to: 0 - type: integer 
	Parameter XPA_NUM_ADCS bound to: 0 - type: string 
	Parameter XPA_NUM_DDCS bound to: 0 - type: integer 
	Parameter XPA_PLL_USED bound to: No - type: string 
	Parameter XPA_SAMPLE_RATE_MSPS bound to: 2000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HSADC' (13#1) [E:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp_diablo.v:33595]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper' (14#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper.v:50]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_axi_lite_ipif' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_axi_lite_ipif.v:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 262140 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 2048 - type: integer 
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000111111111111111100 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_slave_attachment' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_slave_attachment.v:83]
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000111111111111111100 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 18 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 262140 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 2048 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_INCLUDE_DPHASE_TIMER bound to: 2048 - type: integer 
	Parameter AXI_RESP_OK bound to: 2'b00 
	Parameter AXI_RESP_SLVERR bound to: 2'b10 
	Parameter IDLE bound to: 3'b000 
	Parameter READING bound to: 3'b001 
	Parameter READ_WAIT bound to: 3'b010 
	Parameter WRITE_WAIT bound to: 3'b011 
	Parameter WRITING bound to: 3'b100 
	Parameter B_VALID bound to: 3'b101 
	Parameter BRESP_WAIT bound to: 3'b110 
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter DPTO_LD_VALUE bound to: 12'b011111111111 
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_counter_f' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_counter_f.v:54]
	Parameter C_NUM_BITS bound to: 12 - type: integer 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_counter_f' (15#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_counter_f.v:54]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_address_decoder' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_address_decoder.v:65]
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_BUS_AWIDTH bound to: 18 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000111111111111111100 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_address_decoder' (16#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_address_decoder.v:65]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_slave_attachment' (17#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_slave_attachment.v:83]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_axi_lite_ipif' (18#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_axi_lite_ipif.v:88]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_register_decode' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_register_decode.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_register_decode.v:146]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_register_decode' (19#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_register_decode.v:49]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_drp_access_ctrl' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_drp_access_ctrl.v:50]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_drp_access_ctrl' (20#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_drp_access_ctrl.v:50]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_drp_control_top' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_drp_control_top.v:50]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_drp_control' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_drp_control.v:50]
	Parameter idle bound to: 3'b000 
	Parameter send_enable bound to: 3'b001 
	Parameter wait_rdy bound to: 3'b010 
	Parameter write_done bound to: 3'b011 
	Parameter read_done bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_drp_control.v:87]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_drp_control' (21#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_drp_control.v:50]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_drp_control_top' (22#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_drp_control_top.v:50]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_irq_sync' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_irq_sync.v:48]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized0' [E:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 5 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized0' (22#1) [E:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_irq_sync' (23#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_irq_sync.v:48]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_powerup_state_irq' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_powerup_state_irq.v:49]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_irq_req_ack' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_irq_req_ack.v:49]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_irq_req_ack' (24#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_irq_req_ack.v:49]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_powerup_state_irq' (25#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_powerup_state_irq.v:49]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_overvol_irq' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_overvol_irq.v:49]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_overvol_irq' (26#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_overvol_irq.v:49]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_bufg_gt_ctrl' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0bufg_gt_ctrl.v:49]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [E:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp_diablo.v:1259]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (27#1) [E:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp_diablo.v:1259]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_bufg_gt_ctrl' (28#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0bufg_gt_ctrl.v:49]
INFO: [Synth 8-6157] synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_reset_count' [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_rst_cnt.v:49]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_reset_count' (29#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_rst_cnt.v:49]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0_block' (30#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_block.v:56]
INFO: [Synth 8-6155] done synthesizing module 'TEST_02_Block_usp_rf_data_converter_0_0' (31#1) [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0.v:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1979.051 ; gain = 356.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2000.957 ; gain = 378.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2000.957 ; gain = 378.645
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.247 . Memory (MB): peak = 2012.980 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TEST_02_Block_usp_rf_data_converter_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TEST_02_Block_usp_rf_data_converter_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/TEST_02_Block_usp_rf_data_converter_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/TEST_02_Block_usp_rf_data_converter_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0.xdc] for cell 'inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0.xdc:247]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0.xdc:249]
Finished Parsing XDC File [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_usp_rf_data_converter_0_0/synth/TEST_02_Block_usp_rf_data_converter_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TEST_02_Block_usp_rf_data_converter_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TEST_02_Block_usp_rf_data_converter_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TEST_02_Block_usp_rf_data_converter_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TEST_02_Block_usp_rf_data_converter_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2124.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.124 . Memory (MB): peak = 2134.047 ; gain = 9.531
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2134.047 ; gain = 511.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2134.047 ; gain = 511.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/TEST_02_Block_usp_rf_data_converter_0_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc0_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc1_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc2_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc3_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_clk_present_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cdc_dac0_clk_valid_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_pll_lock_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_powerup_state_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_clk_present_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cdc_dac1_clk_valid_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_done_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_pll_lock_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_powerup_state_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc00_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc00_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc01_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc01_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc02_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc02_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc03_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc03_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc10_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc10_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc11_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc11_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc12_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc12_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc13_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc13_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc20_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc20_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc21_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc21_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc22_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc22_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc23_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc23_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc30_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc30_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc31_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc31_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc32_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc32_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc33_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc33_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_dac00_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_dac00_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_dac01_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_dac01_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_dac02_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_dac02_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_dac03_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_dac03_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_dac10_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_dac10_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_dac11_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_dac11_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_dac12_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_dac12_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_dac13_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_TEST_02_Block_usp_rf_data_converter_0_0_irq_sync/sync_dac13_fifo_irq. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2134.047 ; gain = 511.734
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tc_sm_state_reg' in module 'TEST_02_Block_usp_rf_data_converter_0_0_tile_config'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'TEST_02_Block_usp_rf_data_converter_0_0_por_fsm_disabled'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_cs_reg' in module 'TEST_02_Block_usp_rf_data_converter_0_0_drp_arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'bgt_sm_state_reg' in module 'TEST_02_Block_usp_rf_data_converter_0_0_bgt_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'TEST_02_Block_usp_rf_data_converter_0_0_por_fsm__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'nco_fsm_reg' in module 'TEST_02_Block_usp_rf_data_converter_0_0_nco_fsm_t0'
INFO: [Synth 8-802] inferred FSM for state register 'mgmt_fsm_reg' in module 'TEST_02_Block_usp_rf_data_converter_0_0_usr_drp_mgmt'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'TEST_02_Block_usp_rf_data_converter_0_0_por_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'nco_fsm_reg' in module 'TEST_02_Block_usp_rf_data_converter_0_0_nco_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'access_cs_reg' in module 'TEST_02_Block_usp_rf_data_converter_0_0_slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TEST_02_Block_usp_rf_data_converter_0_0_drp_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            wait_for_drp |                              001 |                              011
            memory_delay |                              010 |                              001
        check_tile_index |                              011 |                              010
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
                finished |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tc_sm_state_reg' using encoding 'sequential' in module 'TEST_02_Block_usp_rf_data_converter_0_0_tile_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                     000000000001 |                             0000
         wait_for_config |                     000000000010 |                             0001
    wait_for_supplies_up |                     000000000100 |                             0010
          wait_for_timer |                     000000001000 |                             0011
             request_drp |                     000000010000 |                             0100
                read_drp |                     000000100000 |                             0101
       wait_for_read_rdy |                     000001000000 |                             0110
          dummy_read_drp |                     000010000000 |                             0111
 wait_for_dummy_read_rdy |                     000100000000 |                             1000
               write_drp |                     001000000000 |                             1001
      wait_for_write_rdy |                     010000000000 |                             1010
                  finish |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'one-hot' in module 'TEST_02_Block_usp_rf_data_converter_0_0_por_fsm_disabled'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          gnt_dummy_read |                              001 |                              110
         gnt_tile_config |                              010 |                              001
              gnt_status |                              011 |                              010
                 gnt_por |                              100 |                              011
                 gnt_bgt |                              101 |                              100
                gnt_user |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_cs_reg' using encoding 'sequential' in module 'TEST_02_Block_usp_rf_data_converter_0_0_drp_arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
             request_drp |                            00001 |                            00001
        write_vbg_ctrl_1 |                            00010 |                            00010
        write_vbg_ctrl_2 |                            00011 |                            00011
        write_vbg_ctrl_3 |                            00100 |                            00100
        write_vbg_ctrl_4 |                            00101 |                            00101
        write_vbg_ctrl_5 |                            00110 |                            00111
        write_vbg_ctrl_6 |                            00111 |                            01000
       wait_for_125_ns_2 |                            01000 |                            01001
        write_vbg_ctrl_7 |                            01001 |                            01010
        write_vbg_ctrl_8 |                            01010 |                            01011
       read_vbg_status_1 |                            01011 |                            01100
       read_vbg_status_2 |                            01100 |                            01101
     wait_for_vbg_status |                            01101 |                            01110
        write_vbg_ctrl_9 |                            01110 |                            01111
       write_vbg_ctrl_10 |                            01111 |                            10000
       wait_for_125_ns_1 |                            10000 |                            00110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bgt_sm_state_reg' using encoding 'sequential' in module 'TEST_02_Block_usp_rf_data_converter_0_0_bgt_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
         wait_for_config |                             0001 |                             0001
        find_start_stage |                             0010 |                             0010
            memory_delay |                             0011 |                             0011
               op_decode |                             0100 |                             0100
                  finish |                             0101 |                             1110
             request_drp |                             0110 |                             0101
                read_drp |                             0111 |                             0110
       wait_for_read_rdy |                             1000 |                             0111
          dummy_read_drp |                             1001 |                             1000
 wait_for_dummy_read_rdy |                             1010 |                             1001
               write_drp |                             1011 |                             1010
      wait_for_write_rdy |                             1100 |                             1011
            decode_event |                             1101 |                             1100
          wait_for_event |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'TEST_02_Block_usp_rf_data_converter_0_0_por_fsm__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
             wait_enable |                              001 |                             0001
                wait_gnt |                              010 |                             0010
                wait_rdy |                              011 |                             0011
                next_cmd |                              100 |                             0100
           wait_reenable |                              101 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'nco_fsm_reg' using encoding 'sequential' in module 'TEST_02_Block_usp_rf_data_converter_0_0_nco_fsm_t0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
               nco_cntrl |                               01 |                               01
              user_cntrl |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mgmt_fsm_reg' using encoding 'sequential' in module 'TEST_02_Block_usp_rf_data_converter_0_0_usr_drp_mgmt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
         wait_for_config |                             0001 |                             0001
        find_start_stage |                             0010 |                             0010
            memory_delay |                             0011 |                             0011
               op_decode |                             0100 |                             0100
                  finish |                             0101 |                             1110
             request_drp |                             0110 |                             0101
                read_drp |                             0111 |                             0110
       wait_for_read_rdy |                             1000 |                             0111
          dummy_read_drp |                             1001 |                             1000
 wait_for_dummy_read_rdy |                             1010 |                             1001
               write_drp |                             1011 |                             1010
      wait_for_write_rdy |                             1100 |                             1011
            decode_event |                             1101 |                             1100
          wait_for_event |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'TEST_02_Block_usp_rf_data_converter_0_0_por_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
             wait_enable |                              001 |                             0001
                wait_gnt |                              010 |                             0010
                wait_rdy |                              011 |                             0011
                next_cmd |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'nco_fsm_reg' using encoding 'sequential' in module 'TEST_02_Block_usp_rf_data_converter_0_0_nco_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 READING |                              001 |                              001
               READ_WAIT |                              010 |                              010
              WRITE_WAIT |                              011 |                              011
                 WRITING |                              100 |                              100
                 B_VALID |                              101 |                              101
              BRESP_WAIT |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'access_cs_reg' using encoding 'sequential' in module 'TEST_02_Block_usp_rf_data_converter_0_0_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
             send_enable |                            00010 |                              001
                wait_rdy |                            00100 |                              010
               read_done |                            01000 |                              100
              write_done |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'TEST_02_Block_usp_rf_data_converter_0_0_drp_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 2134.047 ; gain = 511.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 9     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 9     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 2     
	   2 Input      7 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 14    
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 54    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 10    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 83    
	                4 Bit    Registers := 56    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 424   
+---Muxes : 
	   2 Input  201 Bit        Muxes := 1     
	  33 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 13    
	   7 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 4     
	   3 Input   24 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 2     
	   7 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 60    
	  12 Input   16 Bit        Muxes := 8     
	   6 Input   16 Bit        Muxes := 6     
	  17 Input   16 Bit        Muxes := 1     
	  15 Input   16 Bit        Muxes := 4     
	   2 Input   14 Bit        Muxes := 28    
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	  12 Input   12 Bit        Muxes := 8     
	   2 Input   12 Bit        Muxes := 14    
	   6 Input   12 Bit        Muxes := 6     
	  17 Input   12 Bit        Muxes := 1     
	  15 Input   12 Bit        Muxes := 2     
	   7 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 6     
	   5 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	  15 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 3     
	  17 Input    9 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	  15 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	  17 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 53    
	   4 Input    5 Bit        Muxes := 2     
	   6 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 7     
	  12 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 2     
	  15 Input    4 Bit        Muxes := 4     
	  38 Input    4 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 6     
	  23 Input    3 Bit        Muxes := 7     
	  19 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 12    
	  17 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 284   
	   7 Input    1 Bit        Muxes := 71    
	  12 Input    1 Bit        Muxes := 48    
	   6 Input    1 Bit        Muxes := 12    
	  17 Input    1 Bit        Muxes := 17    
	   4 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 36    
	  15 Input    1 Bit        Muxes := 70    
	  14 Input    1 Bit        Muxes := 1     
	  13 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 2195.219 ; gain = 572.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+----------------------------------------------------+------------+---------------+----------------+
|Module Name                                         | RTL Object | Depth x Width | Implemented As | 
+----------------------------------------------------+------------+---------------+----------------+
|TEST_02_Block_usp_rf_data_converter_0_0_device_rom  | p_0_out    | 64x28         | LUT            | 
|TEST_02_Block_usp_rf_data_converter_0_0_tile_config | p_0_out    | 64x28         | LUT            | 
+----------------------------------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:39 . Memory (MB): peak = 2506.789 ; gain = 884.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 2576.156 ; gain = 953.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:48 ; elapsed = 00:01:51 . Memory (MB): peak = 2686.941 ; gain = 1064.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 2700.641 ; gain = 1078.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 2700.641 ; gain = 1078.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:51 ; elapsed = 00:01:54 . Memory (MB): peak = 2700.641 ; gain = 1078.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:51 ; elapsed = 00:01:54 . Memory (MB): peak = 2700.641 ; gain = 1078.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:51 ; elapsed = 00:01:54 . Memory (MB): peak = 2700.641 ; gain = 1078.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:51 ; elapsed = 00:01:54 . Memory (MB): peak = 2700.641 ; gain = 1078.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG_GT |     2|
|2     |CARRY8  |    20|
|3     |HSADC   |     4|
|4     |HSDAC   |     2|
|5     |LUT1    |    16|
|6     |LUT2    |   374|
|7     |LUT3    |   363|
|8     |LUT4    |   618|
|9     |LUT5    |   560|
|10    |LUT6    |  1392|
|11    |MUXF7   |     2|
|12    |FDRE    |  2263|
|13    |FDSE    |   254|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:51 ; elapsed = 00:01:54 . Memory (MB): peak = 2700.641 ; gain = 1078.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:29 ; elapsed = 00:01:44 . Memory (MB): peak = 2700.641 ; gain = 945.238
Synthesis Optimization Complete : Time (s): cpu = 00:01:51 ; elapsed = 00:01:54 . Memory (MB): peak = 2700.641 ; gain = 1078.328
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 2700.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/BUFG_GT_SYNC for BUFG_GT inst/i_TEST_02_Block_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/TEST_02_Block_usp_rf_data_converter_0_0_rf_wrapper_i/BUFG_GT_SYNC_1 for BUFG_GT inst/i_TEST_02_Block_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2727.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:01 ; elapsed = 00:02:07 . Memory (MB): peak = 2727.762 ; gain = 1547.633
INFO: [Common 17-1381] The checkpoint 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/TEST_02_Block_usp_rf_data_converter_0_0_synth_1/TEST_02_Block_usp_rf_data_converter_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP TEST_02_Block_usp_rf_data_converter_0_0, cache-ID = 21876b85e8179e6b
INFO: [Coretcl 2-1174] Renamed 167 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/TEST_02_Block_usp_rf_data_converter_0_0_synth_1/TEST_02_Block_usp_rf_data_converter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TEST_02_Block_usp_rf_data_converter_0_0_utilization_synth.rpt -pb TEST_02_Block_usp_rf_data_converter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 25 16:30:10 2023...
