# testlist generated on 2023-09-13 10:43 GMT
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/div-01.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/src/div-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - div
  test_path: /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/div-01.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/divu-01.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/src/divu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - divu
  test_path: /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/divu-01.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mul-01.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/src/mul-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - mul
  - mul
  test_path: /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mul-01.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulh-01.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/src/mulh-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - mulh
  - mulh
  test_path: /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulh-01.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhsu-01.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/src/mulhsu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - mulhsu
  - mulhsu
  test_path: /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhsu-01.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhu-01.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/src/mulhu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - mulhu
  - mulhu
  test_path: /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhu-01.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/rem-01.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/src/rem-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - rem
  test_path: /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/rem-01.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/remu-01.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/src/remu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - remu
  test_path: /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/remu-01.S
