# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TEST1.srcs/sources_1/new/Control.vhd" \
"../../../../TEST1.srcs/Control_Test/imports/new/Control_TB.vhd" \

# Do not sort compile order
nosort
