<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Base roulante - Robotech 2021-2022:  Fichier source de Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Base roulante - Robotech 2021-2022<span id="projectnumber">&#160;1.2.0</span>
   </div>
   <div id="projectbrief">1 roue commandée par le bus CAN, on peut avancer un certains nombre de pas à vitesse constante, choisir la direction, s&#39;arrêter</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Généré par Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Recherche','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Recherche');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('stm32f0xx__hal__rcc_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32f0xx_hal_rcc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f0xx__hal__rcc_8h.html">Aller à la documentation de ce fichier.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#ifndef __STM32F0xx_HAL_RCC_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#define __STM32F0xx_HAL_RCC_H</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f0xx__hal__def_8h.html">stm32f0xx_hal_def.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">/* Disable Backup domain write protection state change timeout */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="group___r_c_c___timeout.html#gae578b5efd6bd38193ab426ce65cb77b1">   48</a></span><span class="preprocessor">#define RCC_DBP_TIMEOUT_VALUE      (100U)       </span><span class="comment">/* 100 ms */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/* LSE state change timeout */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="group___r_c_c___timeout.html#gafe8ed1c0ca0e1c17ea69e09391498cc7">   50</a></span><span class="preprocessor">#define RCC_LSE_TIMEOUT_VALUE      LSE_STARTUP_TIMEOUT</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="group___r_c_c___timeout.html#gab3caadc0f23d394d1033aba55d31fcdc">   51</a></span><span class="preprocessor">#define CLOCKSWITCH_TIMEOUT_VALUE  (5000U)  </span><span class="comment">/* 5 s    */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="group___r_c_c___timeout.html#gac0cd4ed24fa948844e1a40b12c450f32">   52</a></span><span class="preprocessor">#define HSE_TIMEOUT_VALUE          HSE_STARTUP_TIMEOUT</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="group___r_c_c___timeout.html#gad9e56670dcbbe9dbc3a8971b36bbec58">   53</a></span><span class="preprocessor">#define HSI_TIMEOUT_VALUE          (2U)      </span><span class="comment">/* 2 ms (minimum Tick + 1U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="group___r_c_c___timeout.html#gad52c7f624c88b0c82ab41b9dbd2b347f">   54</a></span><span class="preprocessor">#define LSI_TIMEOUT_VALUE          (2U)      </span><span class="comment">/* 2 ms (minimum Tick + 1U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="group___r_c_c___timeout.html#gad54d8ad9b3511329efee38b3ad0665de">   55</a></span><span class="preprocessor">#define PLL_TIMEOUT_VALUE          (2U)      </span><span class="comment">/* 2 ms (minimum Tick + 1U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="group___r_c_c___timeout.html#ga0b8322aa066fcb16ec98dff7f37bb706">   56</a></span><span class="preprocessor">#define HSI14_TIMEOUT_VALUE        (2U)      </span><span class="comment">/* 2 ms (minimum Tick + 1U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#define HSI48_TIMEOUT_VALUE        (2U)      </span><span class="comment">/* 2 ms (minimum Tick + 1U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="group___r_c_c___register___offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">   67</a></span><span class="preprocessor">#define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="group___r_c_c___register___offset.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">   68</a></span><span class="preprocessor">#define RCC_CR_OFFSET             0x00</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="group___r_c_c___register___offset.html#gafb1e90a88869585b970749de3c16ce4a">   69</a></span><span class="preprocessor">#define RCC_CFGR_OFFSET           0x04</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="group___r_c_c___register___offset.html#gace77000e86938c6253dc08e8c17e891a">   70</a></span><span class="preprocessor">#define RCC_CIR_OFFSET            0x08</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="group___r_c_c___register___offset.html#gaf234fe5d9628a3f0769721e76f83c566">   71</a></span><span class="preprocessor">#define RCC_BDCR_OFFSET           0x20</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="group___r_c_c___register___offset.html#ga63141585a221eed1fd009eb80e406619">   72</a></span><span class="preprocessor">#define RCC_CSR_OFFSET            0x24</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">/* CR register byte 2 (Bits[23:16]) base address */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga1da336203f39dd57462e7f331271f699">   80</a></span><span class="preprocessor">#define RCC_CR_BYTE2_ADDRESS          ((uint32_t)(RCC_BASE + RCC_CR_OFFSET + 0x02U))</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">/* CIR register byte 1 (Bits[15:8]) base address */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga97f80d22ba3506a43accbeb9ceb31f51">   83</a></span><span class="preprocessor">#define RCC_CIR_BYTE1_ADDRESS     ((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x01U))</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">/* CIR register byte 2 (Bits[23:16]) base address */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga1387fb2dfadb830eb83ab2772c8d2294">   86</a></span><span class="preprocessor">#define RCC_CIR_BYTE2_ADDRESS     ((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x02U))</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">/* Defines used for Flags */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga56feb1abcd35b22427fa55164c585afa">   89</a></span><span class="preprocessor">#define CR_REG_INDEX                     ((uint8_t)1U)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga8046e472578601da13c39af3eb573693">   90</a></span><span class="preprocessor">#define CR2_REG_INDEX                    ((uint8_t)2U)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga114b3e5b2a2cdb5d85f65511fe085a6d">   91</a></span><span class="preprocessor">#define BDCR_REG_INDEX                   ((uint8_t)3U)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">   92</a></span><span class="preprocessor">#define CSR_REG_INDEX                    ((uint8_t)4U)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">/* Bits position in  in the CFGR register */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga079518093199981a158bb627d6f04ee7">   95</a></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_BITNUMBER         18U</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga61f19c859ce11e3cec19a2d7b42c958b">   96</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_BITNUMBER           4U</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#gaa3250627b16705b1b281fb8ee11f50b3">   97</a></span><span class="preprocessor">#define RCC_CFGR_PPRE_BITNUMBER           8U</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">/* Flags in the CFGR2 register */</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga9ce15a96ac1d8112d06be3780a436668">   99</a></span><span class="preprocessor">#define RCC_CFGR2_PREDIV_BITNUMBER        0</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">/* Flags in the CR register */</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga2771fa0d69ca2134ce795c3207a23b2a">  101</a></span><span class="preprocessor">#define RCC_CR_HSIRDY_BitNumber           1</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga0f9d0f5659813f43bd16fe84df636f23">  102</a></span><span class="preprocessor">#define RCC_CR_HSERDY_BitNumber           17</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga734aed65b34e7ebd96af4c7c6b76032b">  103</a></span><span class="preprocessor">#define RCC_CR_PLLRDY_BitNumber           25</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">/* Flags in the CR2 register */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga2f974a9566ff13780355237bac79a497">  105</a></span><span class="preprocessor">#define RCC_CR2_HSI14RDY_BitNumber        1</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#gad0711e761bf0409f8815a43eb003fc26">  106</a></span><span class="preprocessor">#define RCC_CR2_HSI48RDY_BitNumber       16</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/* Flags in the BDCR register */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#gacb9413be7e02f6a7fd7e51e780211b86">  108</a></span><span class="preprocessor">#define RCC_BDCR_LSERDY_BitNumber         1</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">/* Flags in the CSR register */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#gaf3d58d1abb579d117b3faaa4e9f7037c">  110</a></span><span class="preprocessor">#define RCC_CSR_LSIRDY_BitNumber          1</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#gaac6c2a7c77337a1e68f2c3bc807c89e6">  111</a></span><span class="preprocessor">#define RCC_CSR_V18PWRRSTF_BitNumber      23</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#gaef661fb642cc30e68e55facef6f68b9f">  112</a></span><span class="preprocessor">#define RCC_CSR_RMVF_BitNumber            24</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#gad445a0d3b690e8041fd4b4710a2b651d">  113</a></span><span class="preprocessor">#define RCC_CSR_OBLRSTF_BitNumber         25</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga20cdf38c1587417c2705a05f54d9ce77">  114</a></span><span class="preprocessor">#define RCC_CSR_PINRSTF_BitNumber         26</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#gaf1a5900fc4ee3ca087dfa4f6bee4e10a">  115</a></span><span class="preprocessor">#define RCC_CSR_PORRSTF_BitNumber         27</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga9788d00048bb08f133c7e4aa4ce76705">  116</a></span><span class="preprocessor">#define RCC_CSR_SFTRSTF_BitNumber         28</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#gaf50a9750abd8fe70afc87a24dd13b548">  117</a></span><span class="preprocessor">#define RCC_CSR_IWDGRSTF_BitNumber        29</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#gad9da4897bbc5cce84a887b8ae6273740">  118</a></span><span class="preprocessor">#define RCC_CSR_WWDGRSTF_BitNumber        30</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga94774bfc892c200d0030acb9997bd34a">  119</a></span><span class="preprocessor">#define RCC_CSR_LPWRRSTF_BitNumber        31</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/* Flags in the HSITRIM register */</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga232d85b975206babbd3b8b46ea032fe3">  121</a></span><span class="preprocessor">#define RCC_CR_HSITRIM_BitNumber          3</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga7ea919938864083978f5e25891622ef1">  122</a></span><span class="preprocessor">#define RCC_HSI14TRIM_BIT_NUMBER          3</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">  123</a></span><span class="preprocessor">#define RCC_FLAG_MASK                    ((uint8_t)0x1FU)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga3c9bb7f31e4cd8436a41ae33c8908226">  132</a></span><span class="preprocessor">#define IS_RCC_HSE(__HSE__) (((__HSE__) == RCC_HSE_OFF) || ((__HSE__) == RCC_HSE_ON) || \</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">                             ((__HSE__) == RCC_HSE_BYPASS))</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga6c766af016cdc1d63f1ed64c5082737c">  134</a></span><span class="preprocessor">#define IS_RCC_LSE(__LSE__) (((__LSE__) == RCC_LSE_OFF) || ((__LSE__) == RCC_LSE_ON) || \</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">                             ((__LSE__) == RCC_LSE_BYPASS))</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga230f351a740560f6b51cdc4b7051606e">  136</a></span><span class="preprocessor">#define IS_RCC_HSI(__HSI__) (((__HSI__) == RCC_HSI_OFF) || ((__HSI__) == RCC_HSI_ON))</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga511dd32700ae44f2028255930f0bb99e">  137</a></span><span class="preprocessor">#define IS_RCC_HSI14(__HSI14__) (((__HSI14__) == RCC_HSI14_OFF) || ((__HSI14__) == RCC_HSI14_ON) || ((__HSI14__) == RCC_HSI14_ADC_CONTROL))</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga0811e1266f1690c9f967df0129cb9d66">  138</a></span><span class="preprocessor">#define IS_RCC_CALIBRATION_VALUE(__VALUE__) ((__VALUE__) &lt;= 0x1FU)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga2961f77a4ee7870f36d9f7f6729a0608">  139</a></span><span class="preprocessor">#define IS_RCC_LSI(__LSI__) (((__LSI__) == RCC_LSI_OFF) || ((__LSI__) == RCC_LSI_ON))</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga4e8a1f3a151c3011e915df4da312dd73">  140</a></span><span class="preprocessor">#define IS_RCC_PLL(__PLL__) (((__PLL__) == RCC_PLL_NONE) || ((__PLL__) == RCC_PLL_OFF) || \</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">                             ((__PLL__) == RCC_PLL_ON))</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga6a93e91c36425b2447523ceef63e7d53">  142</a></span><span class="preprocessor">#define IS_RCC_PREDIV(__PREDIV__) (((__PREDIV__) == RCC_PREDIV_DIV1)  || ((__PREDIV__) == RCC_PREDIV_DIV2)   || \</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">                                  ((__PREDIV__) == RCC_PREDIV_DIV3)  || ((__PREDIV__) == RCC_PREDIV_DIV4)   || \</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">                                  ((__PREDIV__) == RCC_PREDIV_DIV5)  || ((__PREDIV__) == RCC_PREDIV_DIV6)   || \</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">                                  ((__PREDIV__) == RCC_PREDIV_DIV7)  || ((__PREDIV__) == RCC_PREDIV_DIV8)   || \</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">                                  ((__PREDIV__) == RCC_PREDIV_DIV9)  || ((__PREDIV__) == RCC_PREDIV_DIV10)  || \</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">                                  ((__PREDIV__) == RCC_PREDIV_DIV11) || ((__PREDIV__) == RCC_PREDIV_DIV12)  || \</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">                                  ((__PREDIV__) == RCC_PREDIV_DIV13) || ((__PREDIV__) == RCC_PREDIV_DIV14)  || \</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">                                  ((__PREDIV__) == RCC_PREDIV_DIV15) || ((__PREDIV__) == RCC_PREDIV_DIV16))</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#gaaa87e62aba8556651b5d09e2f7ec4db5">  151</a></span><span class="preprocessor">#define IS_RCC_PLL_MUL(__MUL__) (((__MUL__) == RCC_PLL_MUL2)  || ((__MUL__) == RCC_PLL_MUL3)   || \</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL4)  || ((__MUL__) == RCC_PLL_MUL5)   || \</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL6)  || ((__MUL__) == RCC_PLL_MUL7)   || \</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL8)  || ((__MUL__) == RCC_PLL_MUL9)   || \</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL10) || ((__MUL__) == RCC_PLL_MUL11)  || \</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL12) || ((__MUL__) == RCC_PLL_MUL13)  || \</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL14) || ((__MUL__) == RCC_PLL_MUL15)  || \</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL16))</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga5639cc7f37f0cb7ce1e5d0f3918a48ba">  159</a></span><span class="preprocessor">#define IS_RCC_CLOCKTYPE(__CLK__) ((((__CLK__) &amp; RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK) || \</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">                                   (((__CLK__) &amp; RCC_CLOCKTYPE_HCLK)   == RCC_CLOCKTYPE_HCLK)   || \</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">                                   (((__CLK__) &amp; RCC_CLOCKTYPE_PCLK1)  == RCC_CLOCKTYPE_PCLK1))</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3">  162</a></span><span class="preprocessor">#define IS_RCC_HCLK(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2) || \</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV4) || ((__HCLK__) == RCC_SYSCLK_DIV8) || \</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV16) || ((__HCLK__) == RCC_SYSCLK_DIV64) || \</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV128) || ((__HCLK__) == RCC_SYSCLK_DIV256) || \</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV512))</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga378b8fcc2e64326f6f98b30cb3fc22d9">  167</a></span><span class="preprocessor">#define IS_RCC_PCLK(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || \</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">                               ((__PCLK__) == RCC_HCLK_DIV4) || ((__PCLK__) == RCC_HCLK_DIV8) || \</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">                               ((__PCLK__) == RCC_HCLK_DIV16))</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga9fa7b8751b8f868f0f1dd55b6efced65">  170</a></span><span class="preprocessor">#define IS_RCC_MCO(__MCO__)  ((__MCO__) == RCC_MCO)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#gacd1d98013cd9a28e8b1544adf931e7b3">  171</a></span><span class="preprocessor">#define IS_RCC_RTCCLKSOURCE(__SOURCE__)  (((__SOURCE__) == RCC_RTCCLKSOURCE_NO_CLK) || \</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_LSE)  || \</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI)  || \</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV32))</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga6003fec797edb43f2d69424cf9da6a2b">  175</a></span><span class="preprocessor">#define IS_RCC_USART1CLKSOURCE(__SOURCE__)  (((__SOURCE__) == RCC_USART1CLKSOURCE_PCLK1)  || \</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">                                             ((__SOURCE__) == RCC_USART1CLKSOURCE_SYSCLK) || \</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">                                             ((__SOURCE__) == RCC_USART1CLKSOURCE_LSE)    || \</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">                                             ((__SOURCE__) == RCC_USART1CLKSOURCE_HSI))</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga08abf8048ad8806f0fb9199ee3095436">  179</a></span><span class="preprocessor">#define IS_RCC_I2C1CLKSOURCE(__SOURCE__)  (((__SOURCE__) == RCC_I2C1CLKSOURCE_HSI) || \</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">                                           ((__SOURCE__) == RCC_I2C1CLKSOURCE_SYSCLK))</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html">  195</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>{</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#ab3bb33f461bb409576e1c899c962e0b0">  197</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#ab3bb33f461bb409576e1c899c962e0b0">PLLState</a>;      </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a418ecda4a355c6a161e4893a7bc1897f">  200</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a418ecda4a355c6a161e4893a7bc1897f">PLLSource</a>;     </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a4a57e48e8e939695ff2a76456e6360ef">  203</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a4a57e48e8e939695ff2a76456e6360ef">PLLMUL</a>;        </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a0b568dda5046e1a2f02180f20f105aed">  206</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a0b568dda5046e1a2f02180f20f105aed">PREDIV</a>;        </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>} <a class="code hl_struct" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a>;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>   </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html">  214</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>{</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">  216</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">OscillatorType</a>;        </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">  219</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">HSEState</a>;              </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">  222</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">LSEState</a>;              </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">  225</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">HSIState</a>;              </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">  228</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">HSICalibrationValue</a>;   </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#ab73e61c4ac5417939c4ca74cfb0bf0fd">  231</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#ab73e61c4ac5417939c4ca74cfb0bf0fd">HSI14State</a>;             </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#aeb6a02415110778760715b50d6106a17">  234</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#aeb6a02415110778760715b50d6106a17">HSI14CalibrationValue</a>;  </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8">  237</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8">LSIState</a>;              </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  uint32_t HSI48State;            </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">  245</a></span>  <a class="code hl_struct" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a> <a class="code hl_variable" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>;         </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>} <a class="code hl_struct" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a>;</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html">  252</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>{</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">  254</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">ClockType</a>;             </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">  257</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">SYSCLKSource</a>;          </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">  260</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">AHBCLKDivider</a>;         </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">  263</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">APB1CLKDivider</a>;        </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>} <a class="code hl_struct" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>;</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">  281</a></span><span class="preprocessor">#define RCC_PLLSOURCE_HSE           RCC_CFGR_PLLSRC_HSE_PREDIV </span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="group___r_c_c___oscillator___type.html#ga5a790362c5d7c4263f0f75a7367dd6b9">  290</a></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_NONE            (0x00000000U)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="group___r_c_c___oscillator___type.html#ga28cacd402dec84e548c9e4ba86d4603f">  291</a></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_HSE             (0x00000001U)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="group___r_c_c___oscillator___type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23">  292</a></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_HSI             (0x00000002U)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="group___r_c_c___oscillator___type.html#ga7036aec5659343c695d795e04d9152ba">  293</a></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_LSE             (0x00000004U)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="group___r_c_c___oscillator___type.html#ga3b7abb8ce0544cca0aa4550540194ce2">  294</a></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_LSI             (0x00000008U)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="group___r_c_c___oscillator___type.html#ga7d221efb3191ac268263237e5c893063">  295</a></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_HSI14           (0x00000010U)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="preprocessor">#define RCC_OSCILLATORTYPE_HSI48           (0x00000020U)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">  306</a></span><span class="preprocessor">#define RCC_HSE_OFF                      (0x00000000U)                     </span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">  307</a></span><span class="preprocessor">#define RCC_HSE_ON                       (0x00000001U)                     </span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">  308</a></span><span class="preprocessor">#define RCC_HSE_BYPASS                   (0x00000005U)                     </span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">  316</a></span><span class="preprocessor">#define RCC_LSE_OFF                      (0x00000000U)                       </span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">  317</a></span><span class="preprocessor">#define RCC_LSE_ON                       (0x00000001U)                       </span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">  318</a></span><span class="preprocessor">#define RCC_LSE_BYPASS                   (0x00000005U)                       </span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">  327</a></span><span class="preprocessor">#define RCC_HSI_OFF                      (0x00000000U)           </span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">  328</a></span><span class="preprocessor">#define RCC_HSI_ON                       RCC_CR_HSION                     </span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___config.html#ga03cf582e263fb7e31a7783d8adabd7a0">  330</a></span><span class="preprocessor">#define RCC_HSICALIBRATION_DEFAULT       (0x10U)         </span><span class="comment">/* Default HSI calibration trimming value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span> </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i14___config.html#gac3435bf798649ee4a037d56a2fda2526">  339</a></span><span class="preprocessor">#define RCC_HSI14_OFF                    (0x00000000U)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i14___config.html#ga7b65adb4985783edb7ce30a3fa049992">  340</a></span><span class="preprocessor">#define RCC_HSI14_ON                     RCC_CR2_HSI14ON</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i14___config.html#gaa6ea417e40326fe5b3e1ae207f875a92">  341</a></span><span class="preprocessor">#define RCC_HSI14_ADC_CONTROL            (~RCC_CR2_HSI14DIS)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i14___config.html#gabd2ce21687b0527ab5d3fc18aac1d48a">  343</a></span><span class="preprocessor">#define RCC_HSI14CALIBRATION_DEFAULT     (0x10U)   </span><span class="comment">/* Default HSI14 calibration trimming value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">  351</a></span><span class="preprocessor">#define RCC_LSI_OFF                      (0x00000000U)   </span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">  352</a></span><span class="preprocessor">#define RCC_LSI_ON                       RCC_CSR_LSION            </span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="preprocessor">#define RCC_HSI48_OFF               ((uint8_t)0x00U)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="preprocessor">#define RCC_HSI48_ON                ((uint8_t)0x01U)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span> </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___config.html#gae47a612f8e15c32917ee2181362d88f3">  373</a></span><span class="preprocessor">#define RCC_PLL_NONE                      (0x00000000U)  </span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">  374</a></span><span class="preprocessor">#define RCC_PLL_OFF                       (0x00000001U)  </span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91">  375</a></span><span class="preprocessor">#define RCC_PLL_ON                        (0x00000002U)  </span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">  384</a></span><span class="preprocessor">#define RCC_CLOCKTYPE_SYSCLK             (0x00000001U) </span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">  385</a></span><span class="preprocessor">#define RCC_CLOCKTYPE_HCLK               (0x00000002U) </span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">  386</a></span><span class="preprocessor">#define RCC_CLOCKTYPE_PCLK1              (0x00000004U) </span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">  395</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_HSI             RCC_CFGR_SW_HSI </span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">  396</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_HSE             RCC_CFGR_SW_HSE </span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">  397</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_PLLCLK          RCC_CFGR_SW_PLL </span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga0d6c2b0b2d59e6591295649853bb2abd">  406</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSI      RCC_CFGR_SWS_HSI            </span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga3847769265bf19becf7b976a7e908a64">  407</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSE      RCC_CFGR_SWS_HSE            </span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga4f05019ec09da478d084f44dbaad7d6d">  408</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_PLLCLK   RCC_CFGR_SWS_PLL            </span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga226f5bf675015ea677868132b6b83494">  417</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV1                  RCC_CFGR_HPRE_DIV1   </span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#gac37c0610458a92e3cb32ec81014625c3">  418</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV2                  RCC_CFGR_HPRE_DIV2   </span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga6fd3652d6853563cdf388a4386b9d22f">  419</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV4                  RCC_CFGR_HPRE_DIV4   </span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga7def31373854ba9c72bb76b1d13e3aad">  420</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV8                  RCC_CFGR_HPRE_DIV8   </span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga895462b261e03eade3d0139cc1327a51">  421</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV16                 RCC_CFGR_HPRE_DIV16  </span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga73814b5a7ee000687ec8334637ca5b14">  422</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV64                 RCC_CFGR_HPRE_DIV64  </span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga43eddf4d4160df30548a714dce102ad8">  423</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV128                RCC_CFGR_HPRE_DIV128 </span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga94956d6e9c3a78230bf660b838f987e2">  424</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV256                RCC_CFGR_HPRE_DIV256 </span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#gabe18a9d55c0858bbfe3db657fb64c76d">  425</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV512                RCC_CFGR_HPRE_DIV512 </span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">  434</a></span><span class="preprocessor">#define RCC_HCLK_DIV1                    RCC_CFGR_PPRE_DIV1  </span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">  435</a></span><span class="preprocessor">#define RCC_HCLK_DIV2                    RCC_CFGR_PPRE_DIV2  </span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">  436</a></span><span class="preprocessor">#define RCC_HCLK_DIV4                    RCC_CFGR_PPRE_DIV4  </span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___source.html#gadb18bc60e2c639cb59244bedb54f7bb3">  437</a></span><span class="preprocessor">#define RCC_HCLK_DIV8                    RCC_CFGR_PPRE_DIV8  </span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___source.html#ga27ac27d48360121bc2dc68b99dc8845d">  438</a></span><span class="preprocessor">#define RCC_HCLK_DIV16                   RCC_CFGR_PPRE_DIV16 </span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#gacce0b2f54d103340d8c3a218e86e295d">  447</a></span><span class="preprocessor">#define RCC_RTCCLKSOURCE_NO_CLK          (0x00000000U)                 </span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">  448</a></span><span class="preprocessor">#define RCC_RTCCLKSOURCE_LSE             RCC_BDCR_RTCSEL_LSE                  </span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">  449</a></span><span class="preprocessor">#define RCC_RTCCLKSOURCE_LSI             RCC_BDCR_RTCSEL_LSI                  </span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga070b819c6eca00d4b89cbf35216c3a92">  450</a></span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV32       RCC_BDCR_RTCSEL_HSE                    </span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#ga1ebc7b8473983247312ff095c242285f">  458</a></span><span class="preprocessor">#define RCC_PLL_MUL2                     RCC_CFGR_PLLMUL2</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#ga4ee529382af73885706795fd81538781">  459</a></span><span class="preprocessor">#define RCC_PLL_MUL3                     RCC_CFGR_PLLMUL3</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#ga2aedc8bc6552d98fb748b58a2379820b">  460</a></span><span class="preprocessor">#define RCC_PLL_MUL4                     RCC_CFGR_PLLMUL4</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#ga3b2b6019d1b1de880b009ff2a6769f03">  461</a></span><span class="preprocessor">#define RCC_PLL_MUL5                     RCC_CFGR_PLLMUL5</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#gae2f8dd748556470dcac6901ac7a3e650">  462</a></span><span class="preprocessor">#define RCC_PLL_MUL6                     RCC_CFGR_PLLMUL6</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#gae215b8ba691fe0ea413c45d56e77eca0">  463</a></span><span class="preprocessor">#define RCC_PLL_MUL7                     RCC_CFGR_PLLMUL7</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#gaddfa6ebdecba8c5951a774b271fa82eb">  464</a></span><span class="preprocessor">#define RCC_PLL_MUL8                     RCC_CFGR_PLLMUL8</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#ga653f185ecd0b9b440180433fb1a6ff3d">  465</a></span><span class="preprocessor">#define RCC_PLL_MUL9                     RCC_CFGR_PLLMUL9</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#ga07cdf351bcf4ffc95cd45a28008e43e5">  466</a></span><span class="preprocessor">#define RCC_PLL_MUL10                    RCC_CFGR_PLLMUL10</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#ga33153db08feae4d86a5c170e8a1781bd">  467</a></span><span class="preprocessor">#define RCC_PLL_MUL11                    RCC_CFGR_PLLMUL11</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#gaca5a5ddd829f682dd9a211e6a9be452a">  468</a></span><span class="preprocessor">#define RCC_PLL_MUL12                    RCC_CFGR_PLLMUL12</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#ga9b8d76a17aeb979992e61ec3a1e32a14">  469</a></span><span class="preprocessor">#define RCC_PLL_MUL13                    RCC_CFGR_PLLMUL13</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#ga6a96dc75a1fb43fb7f032a4cf34db287">  470</a></span><span class="preprocessor">#define RCC_PLL_MUL14                    RCC_CFGR_PLLMUL14</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#gaa75ceb816d75a0d384b67d1bf489bb44">  471</a></span><span class="preprocessor">#define RCC_PLL_MUL15                    RCC_CFGR_PLLMUL15</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#ga39bd735dbbdf7f4bbc122b833d2c92f3">  472</a></span><span class="preprocessor">#define RCC_PLL_MUL16                    RCC_CFGR_PLLMUL16</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span> </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___prediv___factor.html#gabd3eed6433f086d9290081d821549c5a">  482</a></span><span class="preprocessor">#define RCC_PREDIV_DIV1                  RCC_CFGR2_PREDIV_DIV1</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___prediv___factor.html#ga10e8588d1e7abfe53abb7efa9a0bb2a5">  483</a></span><span class="preprocessor">#define RCC_PREDIV_DIV2                  RCC_CFGR2_PREDIV_DIV2</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___prediv___factor.html#ga3b173c7b229c3f93912c19ff82f76b76">  484</a></span><span class="preprocessor">#define RCC_PREDIV_DIV3                  RCC_CFGR2_PREDIV_DIV3</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___prediv___factor.html#ga67ff653fdb6a94461164ed5764c28dfe">  485</a></span><span class="preprocessor">#define RCC_PREDIV_DIV4                  RCC_CFGR2_PREDIV_DIV4</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___prediv___factor.html#gad4dba9a159d1871ddf6de009fbb95ea4">  486</a></span><span class="preprocessor">#define RCC_PREDIV_DIV5                  RCC_CFGR2_PREDIV_DIV5</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___prediv___factor.html#ga24cfc934dd1b49c67ae0874b9e65f409">  487</a></span><span class="preprocessor">#define RCC_PREDIV_DIV6                  RCC_CFGR2_PREDIV_DIV6</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___prediv___factor.html#ga228bc4148ee94efaf9840c29804e996b">  488</a></span><span class="preprocessor">#define RCC_PREDIV_DIV7                  RCC_CFGR2_PREDIV_DIV7</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___prediv___factor.html#ga74a27e81a533e477511c9c67a5c90ab9">  489</a></span><span class="preprocessor">#define RCC_PREDIV_DIV8                  RCC_CFGR2_PREDIV_DIV8</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___prediv___factor.html#ga264138c613991ee25f9259c214021f8c">  490</a></span><span class="preprocessor">#define RCC_PREDIV_DIV9                  RCC_CFGR2_PREDIV_DIV9</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___prediv___factor.html#ga017bee4becac956ceafe7390cbcd5c5f">  491</a></span><span class="preprocessor">#define RCC_PREDIV_DIV10                 RCC_CFGR2_PREDIV_DIV10</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___prediv___factor.html#ga2d2fce66986e97f50fc39d1f0d6bd3d3">  492</a></span><span class="preprocessor">#define RCC_PREDIV_DIV11                 RCC_CFGR2_PREDIV_DIV11</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___prediv___factor.html#gaa9e78335fec5e3bd0dae86b9f910c747">  493</a></span><span class="preprocessor">#define RCC_PREDIV_DIV12                 RCC_CFGR2_PREDIV_DIV12</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___prediv___factor.html#ga20d799fa180ed5bed7438c86bb1947be">  494</a></span><span class="preprocessor">#define RCC_PREDIV_DIV13                 RCC_CFGR2_PREDIV_DIV13</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___prediv___factor.html#ga85bd9c256f8e13657438d91890362e5b">  495</a></span><span class="preprocessor">#define RCC_PREDIV_DIV14                 RCC_CFGR2_PREDIV_DIV14</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___prediv___factor.html#gab7ef485052778fc649ca7099b59f2b64">  496</a></span><span class="preprocessor">#define RCC_PREDIV_DIV15                 RCC_CFGR2_PREDIV_DIV15</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___prediv___factor.html#ga5ace6f1b93f6b88adc80690165df13e1">  497</a></span><span class="preprocessor">#define RCC_PREDIV_DIV16                 RCC_CFGR2_PREDIV_DIV16</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="group___r_c_c___u_s_a_r_t1___clock___source.html#ga577d17f0ddb77fa4416338cd4d1891b5">  507</a></span><span class="preprocessor">#define RCC_USART1CLKSOURCE_PCLK1        RCC_CFGR3_USART1SW_PCLK</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="group___r_c_c___u_s_a_r_t1___clock___source.html#ga50441be9ccc8a7abbdba23cfd7f7286c">  508</a></span><span class="preprocessor">#define RCC_USART1CLKSOURCE_SYSCLK       RCC_CFGR3_USART1SW_SYSCLK</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="group___r_c_c___u_s_a_r_t1___clock___source.html#gac2e82299a4295d0e5bf42950f99ddb39">  509</a></span><span class="preprocessor">#define RCC_USART1CLKSOURCE_LSE          RCC_CFGR3_USART1SW_LSE</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="group___r_c_c___u_s_a_r_t1___clock___source.html#ga15818f4637d9721117cf6751ad79af28">  510</a></span><span class="preprocessor">#define RCC_USART1CLKSOURCE_HSI          RCC_CFGR3_USART1SW_HSI</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span> </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="group___r_c_c___i2_c1___clock___source.html#ga5645524b292048cfe127da02ba9b3df7">  519</a></span><span class="preprocessor">#define RCC_I2C1CLKSOURCE_HSI            RCC_CFGR3_I2C1SW_HSI</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="group___r_c_c___i2_c1___clock___source.html#ga1a04c52a4f4665188e40cd7f4018ea3f">  520</a></span><span class="preprocessor">#define RCC_I2C1CLKSOURCE_SYSCLK         RCC_CFGR3_I2C1SW_SYSCLK</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span> </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o___index.html#ga152dd1ae9455e528526c4e23a817937b">  528</a></span><span class="preprocessor">#define RCC_MCO1                         (0x00000000U)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o___index.html#gad9bc2abe13f0d3e62a5f9aa381927eb3">  529</a></span><span class="preprocessor">#define RCC_MCO                          RCC_MCO1               </span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o___clock___source.html#ga725a16362f3324ef5866dc5a1ff07cf5">  538</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_NOCLOCK            RCC_CFGR_MCO_NOCLOCK</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o___clock___source.html#ga4ada18d28374df66c1b6da16606c23d8">  539</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_LSI                RCC_CFGR_MCO_LSI</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o___clock___source.html#gaa01b6cb196df3a4ad690f8bcaa4d0621">  540</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_LSE                RCC_CFGR_MCO_LSE</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o___clock___source.html#gae8ca2959a1252ecd319843da02c79526">  541</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_SYSCLK             RCC_CFGR_MCO_SYSCLK</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o___clock___source.html#gad99c388c455852143220397db3730635">  542</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_HSI                RCC_CFGR_MCO_HSI</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o___clock___source.html#ga5582d2ab152eb440a6cc3ae4833b043f">  543</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_HSE                RCC_CFGR_MCO_HSE</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o___clock___source.html#ga5bf5e242943168d45ace0c547077e321">  544</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_PLLCLK_DIV2        RCC_CFGR_MCO_PLL</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o___clock___source.html#gadbff3bcd8c7b213280f8078a6564d9fa">  545</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_HSI14              RCC_CFGR_MCO_HSI14</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span> </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">  554</a></span><span class="preprocessor">#define RCC_IT_LSIRDY                    ((uint8_t)RCC_CIR_LSIRDYF)   </span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#gad6b6e78a426850f595ef180d292a673d">  555</a></span><span class="preprocessor">#define RCC_IT_LSERDY                    ((uint8_t)RCC_CIR_LSERDYF)   </span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">  556</a></span><span class="preprocessor">#define RCC_IT_HSIRDY                    ((uint8_t)RCC_CIR_HSIRDYF)   </span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#gad13eaede352bca59611e6cae68665866">  557</a></span><span class="preprocessor">#define RCC_IT_HSERDY                    ((uint8_t)RCC_CIR_HSERDYF)   </span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9">  558</a></span><span class="preprocessor">#define RCC_IT_PLLRDY                    ((uint8_t)RCC_CIR_PLLRDYF)   </span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga3b85dd0ddf5c816fad2bb2c149129c01">  559</a></span><span class="preprocessor">#define RCC_IT_HSI14RDY                  ((uint8_t)RCC_CIR_HSI14RDYF) </span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="preprocessor">#if defined(RCC_CIR_HSI48RDYF)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="preprocessor">#define RCC_IT_HSI48RDY                  ((uint8_t)RCC_CIR_HSI48RDYF) </span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">  563</a></span><span class="preprocessor">#define RCC_IT_CSS                       ((uint8_t)RCC_CIR_CSSF)      </span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment">/* Flags in the CR register */</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">  579</a></span><span class="preprocessor">#define RCC_FLAG_HSIRDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_HSIRDY_BitNumber))</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">  580</a></span><span class="preprocessor">#define RCC_FLAG_HSERDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_HSERDY_BitNumber))</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">  581</a></span><span class="preprocessor">#define RCC_FLAG_PLLRDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_PLLRDY_BitNumber))</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment">/* Flags in the CR2 register */</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga8757cbfae2c0b6871d9e3ddedff95420">  583</a></span><span class="preprocessor">#define RCC_FLAG_HSI14RDY                ((uint8_t)((CR2_REG_INDEX &lt;&lt; 5U) | RCC_CR2_HSI14RDY_BitNumber))</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span> </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">/* Flags in the CSR register */</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga8c5e4992314d347597621bfe7ab10d72">  586</a></span><span class="preprocessor">#define RCC_FLAG_LSIRDY                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_LSIRDY_BitNumber))</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="preprocessor">#if   defined(RCC_CSR_V18PWRRSTF)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="preprocessor">#define RCC_FLAG_V18PWRRST               ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_V18PWRRSTF_BitNumber))</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga9bacaedece5c7cb6d9e52c1412e1a8ae">  590</a></span><span class="preprocessor">#define RCC_FLAG_OBLRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_OBLRSTF_BitNumber))</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">  591</a></span><span class="preprocessor">#define RCC_FLAG_PINRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_PINRSTF_BitNumber))      </span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga39ad309070f416720207eece5da7dc2c">  592</a></span><span class="preprocessor">#define RCC_FLAG_PORRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_PORRSTF_BitNumber))      </span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">  593</a></span><span class="preprocessor">#define RCC_FLAG_SFTRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_SFTRSTF_BitNumber))      </span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">  594</a></span><span class="preprocessor">#define RCC_FLAG_IWDGRST                 ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_IWDGRSTF_BitNumber))     </span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaa80b60b2d497ccd7b7de1075009999a7">  595</a></span><span class="preprocessor">#define RCC_FLAG_WWDGRST                 ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_WWDGRSTF_BitNumber))     </span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga67049531354aed7546971163d02c9920">  596</a></span><span class="preprocessor">#define RCC_FLAG_LPWRRST                 ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_LPWRRSTF_BitNumber))     </span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment">/* Flags in the BDCR register */</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927">  599</a></span><span class="preprocessor">#define RCC_FLAG_LSERDY                  ((uint8_t)((BDCR_REG_INDEX &lt;&lt; 5U) | RCC_BDCR_LSERDY_BitNumber))     </span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span> </div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga1fde58d775fd2458002df817a68f486e">  622</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOAEN);\</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOAEN);\</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga5ad43f3f4d8163d40f7d402ef75d27c5">  629</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOBEN);\</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOBEN);\</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga5ebfeb136612f370950f52306d29b6fd">  636</a></span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOCEN);\</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOCEN);\</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga84098c3c8735d401024a1fb762e9527f">  643</a></span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOFEN);\</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOFEN);\</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga5222bac3ebfec517c93055ae065303da">  650</a></span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_CRCEN);\</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_CRCEN);\</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga49fc2c82ba0753e462ea8eb91c634a98">  657</a></span><span class="preprocessor">#define __HAL_RCC_DMA1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA1EN);\</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA1EN);\</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga93ba92ddc3fa1efc4d840a19795b6888">  664</a></span><span class="preprocessor">#define __HAL_RCC_SRAM_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_SRAMEN);\</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_SRAMEN);\</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga17a2870f308b7ccc5aba84d963484bac">  671</a></span><span class="preprocessor">#define __HAL_RCC_FLITF_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_FLITFEN);\</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_FLITFEN);\</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span> </div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga7083e491e6a1e165d064d199304bd2f0">  679</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_DISABLE()        (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_GPIOAEN))</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga60be1be419b57dafbbb93df67d68a424">  680</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_DISABLE()        (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_GPIOBEN))</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga0fc90c25d35f9b5b5f66961505de1cd4">  681</a></span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_DISABLE()        (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_GPIOCEN))</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga84c2248eab0a30bd8f4912233abbf34a">  682</a></span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_DISABLE()        (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_GPIOFEN))</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga170a30954a78a81a8f9b381378e0c9af">  683</a></span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()          (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_CRCEN))</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga569dc8b9e178a8afab2664fdf87f46c5">  684</a></span><span class="preprocessor">#define __HAL_RCC_DMA1_CLK_DISABLE()         (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_DMA1EN))</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga429ce8eecde9788d3daf85226b5c171b">  685</a></span><span class="preprocessor">#define __HAL_RCC_SRAM_CLK_DISABLE()         (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_SRAMEN))</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga3ecbf76738d7f2b8deb65847614f7574">  686</a></span><span class="preprocessor">#define __HAL_RCC_FLITF_CLK_DISABLE()        (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_FLITFEN))</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#gad1edbd9407c814110f04c1a609a214e4">  698</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_ENABLED()     ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOAEN)) != RESET)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga2fc8f9dc5f5b64c14c325c45ee301b4f">  699</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_ENABLED()     ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOBEN)) != RESET)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga528029c120a0154dfd7cfd6159e8debe">  700</a></span><span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_ENABLED()     ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOCEN)) != RESET)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga5c997b15dc4bc3fd8e5b43193e4b1a2d">  701</a></span><span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()     ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOFEN)) != RESET)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga0e1b25cbf589c1c47c1d069e4c803d56">  702</a></span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_CRCEN))   != RESET)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#gaab05e603c9cadd72e4b6397837b46cef">  703</a></span><span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_ENABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA1EN))  != RESET)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga87efa23f18c79992ea64654c4d159f3b">  704</a></span><span class="preprocessor">#define __HAL_RCC_SRAM_IS_CLK_ENABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_SRAMEN))  != RESET)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga40f5675d8f45c678b8a2f43fca8f991e">  705</a></span><span class="preprocessor">#define __HAL_RCC_FLITF_IS_CLK_ENABLED()     ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_FLITFEN)) != RESET)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga2d73b007700fe1576c7965ce677148bd">  706</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_DISABLED()    ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOAEN)) == RESET)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga9b9353035473ac5f144f6e5385c4bebb">  707</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_DISABLED()    ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOBEN)) == RESET)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga5e939d98ecca025c028bd1d837b84c81">  708</a></span><span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_DISABLED()    ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOCEN)) == RESET)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga843a7fcc2441b978cadacbea548dff93">  709</a></span><span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()    ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOFEN)) == RESET)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga3d2645916b9ee9bad8c724a719c621d9">  710</a></span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_CRCEN))   == RESET)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#gae89d94d6252c79e450623f69eb939ed6">  711</a></span><span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_DISABLED()     ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA1EN))  == RESET)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga44b59a52419512fd34d2d87190bf39c8">  712</a></span><span class="preprocessor">#define __HAL_RCC_SRAM_IS_CLK_DISABLED()     ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_SRAMEN))  == RESET)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#gaeab36991bb98be402aae3d70b0887658">  713</a></span><span class="preprocessor">#define __HAL_RCC_FLITF_IS_CLK_DISABLED()    ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_FLITFEN)) == RESET)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaf62d32fdde03df10072d856515692c8d">  725</a></span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga28c0bd63fbc7500f9c209ef42c0931b6">  732</a></span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gab0c13cc10b36c32d750be226d2fda3b2">  739</a></span><span class="preprocessor">#define __HAL_RCC_WWDG_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_WWDGEN);\</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_WWDGEN);\</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaaeae5b9e93721dd4e34274600996baeb">  746</a></span><span class="preprocessor">#define __HAL_RCC_I2C1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C1EN);\</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C1EN);\</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga6c7399cc977622172aeda52a86ceed92">  753</a></span><span class="preprocessor">#define __HAL_RCC_PWR_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_PWREN);\</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_PWREN);\</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span> </div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga9fb7035f007ec272b725e51018a36b23">  761</a></span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga492911cce1e54350519e7793c897102b">  762</a></span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM14EN))</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga6afa0a633cf2553743a494d97aa5b997">  763</a></span><span class="preprocessor">#define __HAL_RCC_WWDG_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_WWDGEN))</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga490a853eae72da96aad5379a6e939dd8">  764</a></span><span class="preprocessor">#define __HAL_RCC_I2C1_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C1EN))</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaf3db86d2db2bad45732a742b6a91ea0b">  765</a></span><span class="preprocessor">#define __HAL_RCC_PWR_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_PWREN))</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#gaf6090239db6a8a6917b3f3accea15ed0">  777</a></span><span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN))  != RESET)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#gaf40a1f6a134b09aaa211ad159e613d1a">  778</a></span><span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) != RESET)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga9b26aff2638d1e0613b0ce0530f0cd48">  779</a></span><span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_WWDGEN))  != RESET)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga7570e5654fd61b44dabe0546e524c906">  780</a></span><span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C1EN))  != RESET)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga850f4fd113303ed7322577ad023cf748">  781</a></span><span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_PWREN))   != RESET)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga50f8e043a42eaf534c1efa2477078c0a">  782</a></span><span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN))  == RESET)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga89072bbdf8efacb3d243c50711f60766">  783</a></span><span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_DISABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) == RESET)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga21d4e081c859ddccd4492343743bb245">  784</a></span><span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_WWDGEN))  == RESET)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga8868ab331b4bb14a1d5cc55c9133e4de">  785</a></span><span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C1EN))  == RESET)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga1019fdeb30eb4bcb23a0bea2278a94a2">  786</a></span><span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_PWREN))   == RESET)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gafc3ffcbb86e4913ae336ba094ca199e1">  799</a></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SYSCFGEN);\</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SYSCFGEN);\</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaa28c08d39ba2ec206a131f0861d7c1a1">  806</a></span><span class="preprocessor">#define __HAL_RCC_ADC1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC1EN);\</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC1EN);\</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gad693d7300ed7134b60bb1a645e762358">  813</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM1EN);\</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM1EN);\</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga856c7460aa481976644736c703c6702d">  820</a></span><span class="preprocessor">#define __HAL_RCC_SPI1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN);\</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN);\</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga9753b09f531d9d48d31abd4f74c26d26">  827</a></span><span class="preprocessor">#define __HAL_RCC_TIM16_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM16EN);\</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM16EN);\</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga983ec0b6719bbf98e40818a8e6817c58">  834</a></span><span class="preprocessor">#define __HAL_RCC_TIM17_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM17EN);\</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM17EN);\</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga932afe7cea6c567ad63e0f83308b9d3e">  841</a></span><span class="preprocessor">#define __HAL_RCC_USART1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART1EN);\</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART1EN);\</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaa9ce3b2ed26ac09b874d3a5d8c282a67">  848</a></span><span class="preprocessor">#define __HAL_RCC_DBGMCU_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DBGMCUEN);\</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DBGMCUEN);\</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span> </div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaf04a5f1f0d6d8577706022a866f4528e">  856</a></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SYSCFGEN))</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga80a9e4852bac07d3d9cc6390a361302a">  857</a></span><span class="preprocessor">#define __HAL_RCC_ADC1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC1EN))</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaa9eacfb8ee244074ec63dae0b9f621c2">  858</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM1EN))</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaf2ccb5c6b63a60deb6463cbc629c10fe">  859</a></span><span class="preprocessor">#define __HAL_RCC_SPI1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI1EN))</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga4f23f7c1565e07731f200059c8ed4db9">  860</a></span><span class="preprocessor">#define __HAL_RCC_TIM16_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM16EN))</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga6c046db26bd6495179e6171dc6caeff3">  861</a></span><span class="preprocessor">#define __HAL_RCC_TIM17_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM17EN))</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gae0050944298552e9f02f56ec8634f5a6">  862</a></span><span class="preprocessor">#define __HAL_RCC_USART1_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_USART1EN))</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gabe91adc2aacd167316a573d1101d50d2">  863</a></span><span class="preprocessor">#define __HAL_RCC_DBGMCU_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_DBGMCUEN))</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gad1ea95d1d5f3a2ecf2b903c4ed22e7c6">  875</a></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_ENABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SYSCFGEN)) != RESET)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga66eb89f7d856d9107e814efc751e8996">  876</a></span><span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC1EN))   != RESET)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gad2b7c3a381d791c4ee728e303935832a">  877</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM1EN))   != RESET)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gab1787d7cdf591c099b8d96848aee835e">  878</a></span><span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN))   != RESET)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga52afd021e3f0970ce10549dbfb69abac">  879</a></span><span class="preprocessor">#define __HAL_RCC_TIM16_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM16EN))  != RESET)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga9cb697e01267c3ee783f0fabf3eefda1">  880</a></span><span class="preprocessor">#define __HAL_RCC_TIM17_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM17EN))  != RESET)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga59bd3cd20df76f885695fcdad1edce27">  881</a></span><span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_ENABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART1EN)) != RESET)</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gac4db3ae01be60abc0952bfe78b52d9e4">  882</a></span><span class="preprocessor">#define __HAL_RCC_DBGMCU_IS_CLK_ENABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_DBGMCUEN)) != RESET)</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga9f32ce5d57fe1d7a4871552d2e9a5b0e">  883</a></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_DISABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SYSCFGEN)) == RESET)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gac9f006a3c1b75c06270f0ae5a2c3ed07">  884</a></span><span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC1EN))   == RESET)</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga7116893adbb7fc144102af49de55350b">  885</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM1EN))   == RESET)</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gabd506be27916f029d2214e88bc48f6df">  886</a></span><span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN))   == RESET)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga55adb9971771c35d36a549a1948b7b1e">  887</a></span><span class="preprocessor">#define __HAL_RCC_TIM16_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM16EN))  == RESET)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gaf55e3121b3ce93da44a1ac83f3cdac8a">  888</a></span><span class="preprocessor">#define __HAL_RCC_TIM17_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM17EN))  == RESET)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga22c9d59ac6062298a71eed0d6a4a9afd">  889</a></span><span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_DISABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART1EN)) == RESET)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gaa14919a8c412f7cd388bbb44800ba5d7">  890</a></span><span class="preprocessor">#define __HAL_RCC_DBGMCU_IS_CLK_DISABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_DBGMCUEN)) == RESET)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___force___release___reset.html#ga70ac7ee64a7f1911e3c89d54efb13695">  899</a></span><span class="preprocessor">#define __HAL_RCC_AHB_FORCE_RESET()     (RCC-&gt;AHBRSTR = 0xFFFFFFFFU)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___force___release___reset.html#gab329bd497cccffd979bcca9fd42bbc79">  900</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_FORCE_RESET()   (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_GPIOARST))</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___force___release___reset.html#ga3b89be9638638ffce3ebd4f08a3b64cf">  901</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_FORCE_RESET()   (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_GPIOBRST))</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___force___release___reset.html#ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0">  902</a></span><span class="preprocessor">#define __HAL_RCC_GPIOC_FORCE_RESET()   (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_GPIOCRST))</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___force___release___reset.html#gaddfca42e493e7c163e9decf0462183df">  903</a></span><span class="preprocessor">#define __HAL_RCC_GPIOF_FORCE_RESET()   (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_GPIOFRST))</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span> </div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___force___release___reset.html#gab9a849fdb7ef7ea4021af51799b474d7">  905</a></span><span class="preprocessor">#define __HAL_RCC_AHB_RELEASE_RESET()   (RCC-&gt;AHBRSTR = 0x00000000U)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___force___release___reset.html#gad56e47c2eacd972491f94296053d0cc3">  906</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_RELEASE_RESET() (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_GPIOARST))</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___force___release___reset.html#gaf03da3b36478071844fbd77df618a686">  907</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_RELEASE_RESET() (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_GPIOBRST))</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___force___release___reset.html#ga1df0e3536d3450435bdccdbe9c878736">  908</a></span><span class="preprocessor">#define __HAL_RCC_GPIOC_RELEASE_RESET() (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_GPIOCRST))</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___force___release___reset.html#ga9f9a67f57c0ca219d0cf0c2e07114f27">  909</a></span><span class="preprocessor">#define __HAL_RCC_GPIOF_RELEASE_RESET() (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_GPIOFRST))</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga6f6e7048eca1abd1be132027f5b79465">  918</a></span><span class="preprocessor">#define __HAL_RCC_APB1_FORCE_RESET()     (RCC-&gt;APB1RSTR = 0xFFFFFFFFU)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga80ff127f3c25bde58ee5c1f224e2dca4">  919</a></span><span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#gaee5b3b45c9e419c7dc2815fea8ca131f">  920</a></span><span class="preprocessor">#define __HAL_RCC_TIM14_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM14RST))</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#gaf60e74dcb0fdadafd6b4762aa81fc409">  921</a></span><span class="preprocessor">#define __HAL_RCC_WWDG_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_WWDGRST))</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga551c171f88af86ca985db634ac9e3275">  922</a></span><span class="preprocessor">#define __HAL_RCC_I2C1_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C1RST))</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#gaf454341fae45fdfacfea2f45c07ce3e0">  923</a></span><span class="preprocessor">#define __HAL_RCC_PWR_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_PWRRST))</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span> </div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga9d0742ab271ace3dbe1a4e83de3d017b">  925</a></span><span class="preprocessor">#define __HAL_RCC_APB1_RELEASE_RESET()   (RCC-&gt;APB1RSTR = 0x00000000U)</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga27cf9c39217fff6ae9bce2285d9aff8c">  926</a></span><span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga241bf274a6fba46a49b50aedaf1e08d3">  927</a></span><span class="preprocessor">#define __HAL_RCC_TIM14_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM14RST))</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga63fa37b173c2c1d9249389148f96e5f1">  928</a></span><span class="preprocessor">#define __HAL_RCC_WWDG_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_WWDGRST))</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga87cc8c2107c1d0820cc1f7e2aeb1aeb9">  929</a></span><span class="preprocessor">#define __HAL_RCC_I2C1_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C1RST))</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#gaaa5a340d38d50e508243f48bbb47dd32">  930</a></span><span class="preprocessor">#define __HAL_RCC_PWR_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_PWRRST))</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga8788da8c644ad0cc54912baede7d49b4">  939</a></span><span class="preprocessor">#define __HAL_RCC_APB2_FORCE_RESET()     (RCC-&gt;APB2RSTR = 0xFFFFFFFFU)</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga143ff27d8f59a39732efd79539e3765a">  940</a></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SYSCFGRST))</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga6176fa4f52de6ebf932d99a4d611634d">  941</a></span><span class="preprocessor">#define __HAL_RCC_ADC1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_ADC1RST))</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#gac423d6a52fa42423119844e4a7d68c7b">  942</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM1RST))</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga87e6bc588fa1d5ce3928d2fd2a3156a4">  943</a></span><span class="preprocessor">#define __HAL_RCC_SPI1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI1RST))</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga5db01cf30bf3c5c7fc0b42220f4c70ad">  944</a></span><span class="preprocessor">#define __HAL_RCC_USART1_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_USART1RST))</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga08cdf6a4295cfb02eae6a70aecf2e3ee">  945</a></span><span class="preprocessor">#define __HAL_RCC_TIM16_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM16RST))</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga829f154bfefa2317311c97650f1264aa">  946</a></span><span class="preprocessor">#define __HAL_RCC_TIM17_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM17RST))</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#gaf709749ed0e15e1fd1cb0dbe59d65fc5">  947</a></span><span class="preprocessor">#define __HAL_RCC_DBGMCU_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_DBGMCURST))</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span> </div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#gae1e413d623154942d5bbe89769161ece">  949</a></span><span class="preprocessor">#define __HAL_RCC_APB2_RELEASE_RESET()   (RCC-&gt;APB2RSTR = 0x00000000U)</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga56de80d50f5ab276ebdeee16a0e2a31b">  950</a></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SYSCFGRST))</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga681299b233339aa39a30fa5589cac5bc">  951</a></span><span class="preprocessor">#define __HAL_RCC_ADC1_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_ADC1RST))</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga1857f223177c9548ce1bae9753e0a7b4">  952</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM1RST))</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#gad7b4bc8c8a9146529a175c45eecf25e5">  953</a></span><span class="preprocessor">#define __HAL_RCC_SPI1_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI1RST))</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga243061674e38d05d222697046d43813a">  954</a></span><span class="preprocessor">#define __HAL_RCC_USART1_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_USART1RST))</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#gaccce3b7168e4357d179cb5c978a7bfe6">  955</a></span><span class="preprocessor">#define __HAL_RCC_TIM16_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM16RST))</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga48ebe709fd10e1594c70752a05644a85">  956</a></span><span class="preprocessor">#define __HAL_RCC_TIM17_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM17RST))</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga7877d0686f800a9374499abbddbda159">  957</a></span><span class="preprocessor">#define __HAL_RCC_DBGMCU_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_DBGMCURST))</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#gaab944f562b53fc74bcc0e4958388fd42">  975</a></span><span class="preprocessor">#define __HAL_RCC_HSI_ENABLE()  SET_BIT(RCC-&gt;CR, RCC_CR_HSION)</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#ga0c0dc8bc0ef58703782f45b4e487c031">  976</a></span><span class="preprocessor">#define __HAL_RCC_HSI_DISABLE() CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSION)</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span> </div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#ga36991d340af7ad14b79f204c748b0e3e">  985</a></span><span class="preprocessor">#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(_HSICALIBRATIONVALUE_) \</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;CR, RCC_CR_HSITRIM, (uint32_t)(_HSICALIBRATIONVALUE_) &lt;&lt; RCC_CR_HSITRIM_BitNumber)</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span> </div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___configuration.html#ga560de8b8991db4a296de878a7a8aa58b"> 1001</a></span><span class="preprocessor">#define __HAL_RCC_LSI_ENABLE() SET_BIT(RCC-&gt;CSR, RCC_CSR_LSION)</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span> </div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___configuration.html#ga4f96095bb4acda60b7f66d5d927da181"> 1008</a></span><span class="preprocessor">#define __HAL_RCC_LSI_DISABLE() CLEAR_BIT(RCC-&gt;CSR, RCC_CSR_LSION)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span> </div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b"> 1040</a></span><span class="preprocessor">#define __HAL_RCC_HSE_CONFIG(__STATE__)                                     \</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="preprocessor">                    do{                                                     \</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="preprocessor">                      if ((__STATE__) == RCC_HSE_ON)                        \</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="preprocessor">                      {                                                     \</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);                     \</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="preprocessor">                      }                                                     \</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="preprocessor">                      else if ((__STATE__) == RCC_HSE_OFF)                  \</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="preprocessor">                      {                                                     \</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEON);                   \</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);                  \</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="preprocessor">                      }                                                     \</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="preprocessor">                      else if ((__STATE__) == RCC_HSE_BYPASS)               \</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="preprocessor">                      {                                                     \</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);                    \</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);                     \</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="preprocessor">                      }                                                     \</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="preprocessor">                      else                                                  \</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="preprocessor">                      {                                                     \</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEON);                   \</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);                  \</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="preprocessor">                      }                                                     \</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="preprocessor">                    }while(0U)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span> </div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___configuration.html#gafc6bfe4fd172ea49871172fa137b60e0"> 1071</a></span><span class="preprocessor">#define __HAL_RCC_HSE_PREDIV_CONFIG(__HSE_PREDIV_VALUE__) \</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV, (uint32_t)(__HSE_PREDIV_VALUE__))</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span> </div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b"> 1099</a></span><span class="preprocessor">#define __HAL_RCC_LSE_CONFIG(__STATE__)                                     \</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="preprocessor">                    do{                                                     \</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="preprocessor">                      if ((__STATE__) == RCC_LSE_ON)                        \</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="preprocessor">                      {                                                     \</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);                   \</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="preprocessor">                      }                                                     \</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="preprocessor">                      else if ((__STATE__) == RCC_LSE_OFF)                  \</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="preprocessor">                      {                                                     \</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);                 \</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);                \</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="preprocessor">                      }                                                     \</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="preprocessor">                      else if ((__STATE__) == RCC_LSE_BYPASS)               \</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="preprocessor">                      {                                                     \</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);                  \</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);                   \</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="preprocessor">                      }                                                     \</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="preprocessor">                      else                                                  \</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="preprocessor">                      {                                                     \</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);                 \</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);                \</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="preprocessor">                      }                                                     \</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="preprocessor">                    }while(0U)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span> </div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i14___configuration.html#gae918e3236290b9f03f6bd7dc192dceae"> 1136</a></span><span class="preprocessor">#define __HAL_RCC_HSI14_ENABLE()  SET_BIT(RCC-&gt;CR2, RCC_CR2_HSI14ON)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span> </div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i14___configuration.html#ga55588a95af70bea78b741ac53ecd4110"> 1145</a></span><span class="preprocessor">#define __HAL_RCC_HSI14_DISABLE() CLEAR_BIT(RCC-&gt;CR2, RCC_CR2_HSI14ON)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span> </div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i14___configuration.html#ga34755f0502ea1ee4d6a80abefc4156a4"> 1149</a></span><span class="preprocessor">#define __HAL_RCC_HSI14ADC_ENABLE()  CLEAR_BIT(RCC-&gt;CR2, RCC_CR2_HSI14DIS)</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>  </div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i14___configuration.html#gae157dfee3a911f84a68d420e61359a68"> 1153</a></span><span class="preprocessor">#define __HAL_RCC_HSI14ADC_DISABLE() SET_BIT(RCC-&gt;CR2, RCC_CR2_HSI14DIS)</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>  </div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i14___configuration.html#ga50813225c13400010fba77b1b67783f4"> 1162</a></span><span class="preprocessor">#define __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(__HSI14CALIBRATIONVALUE__) \</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;CR2, RCC_CR2_HSI14TRIM, (uint32_t)(__HSI14CALIBRATIONVALUE__) &lt;&lt; RCC_HSI14TRIM_BIT_NUMBER)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="group___r_c_c___u_s_a_r_tx___clock___config.html#gad24b5e0af45000967f8fc72f2d1ee8b4"> 1180</a></span><span class="preprocessor">#define __HAL_RCC_USART1_CONFIG(__USART1CLKSOURCE__) \</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_USART1SW, (uint32_t)(__USART1CLKSOURCE__))</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span> </div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="group___r_c_c___u_s_a_r_tx___clock___config.html#gaf6ff545446befd6af48cd5108e8fbc2e"> 1190</a></span><span class="preprocessor">#define __HAL_RCC_GET_USART1_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_USART1SW)))</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span> </div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="group___r_c_c___i2_cx___clock___config.html#gaa6b4549872ed37d14913c6e0bd91a671"> 1206</a></span><span class="preprocessor">#define __HAL_RCC_I2C1_CONFIG(__I2C1CLKSOURCE__) \</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_I2C1SW, (uint32_t)(__I2C1CLKSOURCE__))</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span> </div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="group___r_c_c___i2_cx___clock___config.html#gab9372aa811e622a602d2b3657790c8e7"> 1214</a></span><span class="preprocessor">#define __HAL_RCC_GET_I2C1_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_I2C1SW)))</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#gaaf196a2df41b0bcbc32745c2b218e696"> 1229</a></span><span class="preprocessor">#define __HAL_RCC_PLL_ENABLE() SET_BIT(RCC-&gt;CR, RCC_CR_PLLON)</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span> </div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#ga718a6afcb1492cc2796be78445a7d5ab"> 1234</a></span><span class="preprocessor">#define __HAL_RCC_PLL_DISABLE() CLEAR_BIT(RCC-&gt;CR, RCC_CR_PLLON)</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span> </div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#gada29b788cc3bffb6438d6beef9c2b6f5"> 1250</a></span><span class="preprocessor">#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSOURCE__ , __PREDIV__, __PLLMUL__) \</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="preprocessor">                  do { \</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="preprocessor">                    MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV, (__PREDIV__)); \</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="preprocessor">                    MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_PLLMUL | RCC_CFGR_PLLSRC, (uint32_t)((__PLLMUL__)|(__RCC_PLLSOURCE__))); \</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="preprocessor">                  } while(0U)</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span> </div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span> </div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#ga3ea1390f8124e2b3b8d53e95541d6e53"> 1262</a></span><span class="preprocessor">#define __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_PLLSRC)))</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span> </div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#gaa29be28740b3d480e83efbc2e695c1b8"> 1280</a></span><span class="preprocessor">#define __HAL_RCC_SYSCLK_CONFIG(__SYSCLKSOURCE__) \</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_SW, (__SYSCLKSOURCE__))</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span> </div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#gac99c2453d9e77c8b457acc0210e754c2"> 1290</a></span><span class="preprocessor">#define __HAL_RCC_GET_SYSCLK_SOURCE()         ((uint32_t)(RCC-&gt;CFGR &amp; RCC_CFGR_SWS))</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span> </div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="preprocessor">#if defined(RCC_CFGR_MCOPRE)</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="preprocessor">#if   defined(RCC_CFGR_MCOPRE)</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><span class="preprocessor">#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="preprocessor">                 MODIFY_REG(RCC-&gt;CFGR, (RCC_CFGR_MCO | RCC_CFGR_MCOPRE), ((__MCOCLKSOURCE__) | (__MCODIV__)))</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span> </div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___m_c_ox___clock___config.html#ga7e5f7f1efc92794b6f0e96068240b45e"> 1379</a></span><span class="preprocessor">#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="preprocessor">                 MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_MCO, (__MCOCLKSOURCE__))</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span> </div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span> </div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#ga2d6c4c7e951bfd007d26988fbfe6eaa4"> 1414</a></span><span class="preprocessor">#define __HAL_RCC_RTC_CONFIG(__RTC_CLKSOURCE__) MODIFY_REG(RCC-&gt;BDCR, RCC_BDCR_RTCSEL, (__RTC_CLKSOURCE__))</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>                                                   </div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44"> 1423</a></span><span class="preprocessor">#define __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCSEL))</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span> </div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#gab7cc36427c31da645a0e38e181f8ce0f"> 1428</a></span><span class="preprocessor">#define __HAL_RCC_RTC_ENABLE() SET_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCEN)</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span> </div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#gaab5eeb81fc9f0c8d4450069f7a751855"> 1433</a></span><span class="preprocessor">#define __HAL_RCC_RTC_DISABLE() CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCEN)</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span> </div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0"> 1439</a></span><span class="preprocessor">#define __HAL_RCC_BACKUPRESET_FORCE()  SET_BIT(RCC-&gt;BDCR, RCC_BDCR_BDRST) </span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span> </div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#ga14f32622c65f4ae239ba8cb00d510321"> 1443</a></span><span class="preprocessor">#define __HAL_RCC_BACKUPRESET_RELEASE() CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_BDRST) </span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span> </div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405"> 1479</a></span><span class="preprocessor">#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__))</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span> </div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50"> 1506</a></span><span class="preprocessor">#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &amp;= (uint8_t)(~(__INTERRUPT__)))</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span> </div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139"> 1534</a></span><span class="preprocessor">#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__))</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span> </div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d"> 1563</a></span><span class="preprocessor">#define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span> </div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gaf28c11b36035ef1e27883ff7ee2c46b0"> 1569</a></span><span class="preprocessor">#define __HAL_RCC_CLEAR_RESET_FLAGS() (RCC-&gt;CSR |= RCC_CSR_RMVF)</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span> </div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449"> 1611</a></span><span class="preprocessor">#define __HAL_RCC_GET_FLAG(__FLAG__) (((((__FLAG__) &gt;&gt; 5U) == CR_REG_INDEX)? RCC-&gt;CR :      \</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span><span class="preprocessor">                                       (((__FLAG__) &gt;&gt; 5U) == CR2_REG_INDEX)? RCC-&gt;CR2 :    \</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="preprocessor">                                       (((__FLAG__) &gt;&gt; 5U) == BDCR_REG_INDEX) ? RCC-&gt;BDCR : \</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="preprocessor">                                       RCC-&gt;CSR) &amp; (1U &lt;&lt; ((__FLAG__) &amp; RCC_FLAG_MASK)))</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span> </div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="comment">/* Include RCC HAL Extension module */</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f0xx__hal__rcc__ex_8h.html">stm32f0xx_hal_rcc_ex.h</a>&quot;</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span> </div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="comment">/* Initialization and de-initialization functions  ******************************/</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="group___r_c_c___exported___functions___group1.html#ga064f7d9878ecdc1d4852cba2b9e6a52e"> 1637</a></span><a class="code hl_enumeration" href="stm32f0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___r_c_c___exported___functions___group1.html#ga064f7d9878ecdc1d4852cba2b9e6a52e">HAL_RCC_DeInit</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="group___r_c_c___exported___functions___group1.html#ga9c504088722e03830df6caad932ad06b"> 1638</a></span><a class="code hl_enumeration" href="stm32f0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___r_c_c___exported___functions___group1.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a>(<a class="code hl_struct" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a>  *RCC_OscInitStruct);</div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="group___r_c_c___exported___functions___group1.html#gad0a4b5c7459219fafc15f3f867563ef3"> 1639</a></span><a class="code hl_enumeration" href="stm32f0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___r_c_c___exported___functions___group1.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a>(<a class="code hl_struct" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>  *RCC_ClkInitStruct, uint32_t FLatency);</div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span> </div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span><span class="comment">/* Peripheral Control functions  ************************************************/</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="group___r_c_c___exported___functions___group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c"> 1650</a></span><span class="keywordtype">void</span>              <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a>(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv);</div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="group___r_c_c___exported___functions___group2.html#gaa0f440ce71c18e95b12b2044cc044bea"> 1651</a></span><span class="keywordtype">void</span>              <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span><span class="comment">/* CSS NMI IRQ handler */</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"><a class="line" href="group___r_c_c___exported___functions___group2.html#ga0c124cf403362750513cae7fb6e6b195"> 1653</a></span><span class="keywordtype">void</span>              <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="comment">/* User Callbacks in non blocking mode (IT mode) */</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="group___r_c_c___exported___functions___group2.html#gaa05b9157de5a48617bd06eb6aafa68aa"> 1655</a></span><span class="keywordtype">void</span>              <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#gaa05b9157de5a48617bd06eb6aafa68aa">HAL_RCC_CSSCallback</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"><a class="line" href="group___r_c_c___exported___functions___group2.html#gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"> 1656</a></span><span class="keywordtype">void</span>              <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#gac2f9cf8f56fd7b22c62ddf32aa5ee3fb">HAL_RCC_DisableCSS</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"><a class="line" href="group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8"> 1657</a></span>uint32_t          <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"><a class="line" href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d"> 1658</a></span>uint32_t          <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="group___r_c_c___exported___functions___group2.html#gab3042d8ac5703ac696cabf0ee461c599"> 1659</a></span>uint32_t          <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"><a class="line" href="group___r_c_c___exported___functions___group2.html#gae2f9413fc447c2d7d6af3a8669c77b36"> 1660</a></span><span class="keywordtype">void</span>              <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a>(<a class="code hl_struct" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a>  *RCC_OscInitStruct);</div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"><a class="line" href="group___r_c_c___exported___functions___group2.html#gabc95375dfca279d88b9ded9d063d2323"> 1661</a></span><span class="keywordtype">void</span>              <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a>(<a class="code hl_struct" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>  *RCC_ClkInitStruct, uint32_t *pFLatency);</div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span> </div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span>}</div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span> </div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32F0xx_HAL_RCC_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span> </div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span> </div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group1_html_ga064f7d9878ecdc1d4852cba2b9e6a52e"><div class="ttname"><a href="group___r_c_c___exported___functions___group1.html#ga064f7d9878ecdc1d4852cba2b9e6a52e">HAL_RCC_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_RCC_DeInit(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group1_html_ga9c504088722e03830df6caad932ad06b"><div class="ttname"><a href="group___r_c_c___exported___functions___group1.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group1_html_gad0a4b5c7459219fafc15f3f867563ef3"><div class="ttname"><a href="group___r_c_c___exported___functions___group1.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_ga0c124cf403362750513cae7fb6e6b195"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</a></div><div class="ttdeci">void HAL_RCC_NMI_IRQHandler(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_ga38d6c5c7a5d8758849912c9aa0a2156d"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetHCLKFreq(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_ga887cafe88b21a059061b077a1e3fa7d8"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetSysClockFreq(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_ga9de46b9c4ecdb1a5e34136b051a6132c"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a></div><div class="ttdeci">void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_gaa05b9157de5a48617bd06eb6aafa68aa"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gaa05b9157de5a48617bd06eb6aafa68aa">HAL_RCC_CSSCallback</a></div><div class="ttdeci">void HAL_RCC_CSSCallback(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_gaa0f440ce71c18e95b12b2044cc044bea"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</a></div><div class="ttdeci">void HAL_RCC_EnableCSS(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_gab3042d8ac5703ac696cabf0ee461c599"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetPCLK1Freq(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_gabc95375dfca279d88b9ded9d063d2323"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a></div><div class="ttdeci">void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t *pFLatency)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gac2f9cf8f56fd7b22c62ddf32aa5ee3fb">HAL_RCC_DisableCSS</a></div><div class="ttdeci">void HAL_RCC_DisableCSS(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_gae2f9413fc447c2d7d6af3a8669c77b36"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a></div><div class="ttdeci">void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)</div></div>
<div class="ttc" id="astm32f0xx__hal__def_8h_html"><div class="ttname"><a href="stm32f0xx__hal__def_8h.html">stm32f0xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions.</div></div>
<div class="ttc" id="astm32f0xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx__hal__def_8h_source.html#l00039">stm32f0xx_hal_def.h:40</a></div></div>
<div class="ttc" id="astm32f0xx__hal__rcc__ex_8h_html"><div class="ttname"><a href="stm32f0xx__hal__rcc__ex_8h.html">stm32f0xx_hal_rcc_ex.h</a></div><div class="ttdoc">Header file of RCC HAL Extension module.</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></div><div class="ttdoc">RCC System, AHB and APB busses clock configuration structure definition</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx__hal__rcc_8h_source.html#l00252">stm32f0xx_hal_rcc.h:253</a></div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a02b70c23b593a55814d887f483ea0871"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">RCC_ClkInitTypeDef::SYSCLKSource</a></div><div class="ttdeci">uint32_t SYSCLKSource</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx__hal__rcc_8h_source.html#l00257">stm32f0xx_hal_rcc.h:257</a></div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a082c91ea9f270509aca7ae6ec42c2a54"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">RCC_ClkInitTypeDef::AHBCLKDivider</a></div><div class="ttdeci">uint32_t AHBCLKDivider</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx__hal__rcc_8h_source.html#l00260">stm32f0xx_hal_rcc.h:260</a></div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a994aca51c40decfc340e045da1a6ca19"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">RCC_ClkInitTypeDef::APB1CLKDivider</a></div><div class="ttdeci">uint32_t APB1CLKDivider</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx__hal__rcc_8h_source.html#l00263">stm32f0xx_hal_rcc.h:263</a></div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_afe92b105bff8e698233c286bb3018384"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">RCC_ClkInitTypeDef::ClockType</a></div><div class="ttdeci">uint32_t ClockType</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx__hal__rcc_8h_source.html#l00254">stm32f0xx_hal_rcc.h:254</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></div><div class="ttdoc">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx__hal__rcc_8h_source.html#l00214">stm32f0xx_hal_rcc.h:215</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a23b9d1da2a92936c618d2416406275a3"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">RCC_OscInitTypeDef::OscillatorType</a></div><div class="ttdeci">uint32_t OscillatorType</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx__hal__rcc_8h_source.html#l00216">stm32f0xx_hal_rcc.h:216</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a49183e0be5cf522de0fa1968df0bf0d7"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">RCC_OscInitTypeDef::HSIState</a></div><div class="ttdeci">uint32_t HSIState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx__hal__rcc_8h_source.html#l00225">stm32f0xx_hal_rcc.h:225</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a7ec4025786fa81e2a4bfc42832c0eddf"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">RCC_OscInitTypeDef::PLL</a></div><div class="ttdeci">RCC_PLLInitTypeDef PLL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx__hal__rcc_8h_source.html#l00245">stm32f0xx_hal_rcc.h:245</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a9acc15f6278f950ef02d5d6f819f68e8"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8">RCC_OscInitTypeDef::LSIState</a></div><div class="ttdeci">uint32_t LSIState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx__hal__rcc_8h_source.html#l00237">stm32f0xx_hal_rcc.h:237</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_ab73e61c4ac5417939c4ca74cfb0bf0fd"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#ab73e61c4ac5417939c4ca74cfb0bf0fd">RCC_OscInitTypeDef::HSI14State</a></div><div class="ttdeci">uint32_t HSI14State</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx__hal__rcc_8h_source.html#l00231">stm32f0xx_hal_rcc.h:231</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_abb72dd5bfb99667e36d99b6887f80a0a"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">RCC_OscInitTypeDef::LSEState</a></div><div class="ttdeci">uint32_t LSEState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx__hal__rcc_8h_source.html#l00222">stm32f0xx_hal_rcc.h:222</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_ad28b977e258a3ee788cd6c2d72430c30"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">RCC_OscInitTypeDef::HSICalibrationValue</a></div><div class="ttdeci">uint32_t HSICalibrationValue</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx__hal__rcc_8h_source.html#l00228">stm32f0xx_hal_rcc.h:228</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_ad499b1bbeeb8096235b534a9bfa53c9d"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">RCC_OscInitTypeDef::HSEState</a></div><div class="ttdeci">uint32_t HSEState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx__hal__rcc_8h_source.html#l00219">stm32f0xx_hal_rcc.h:219</a></div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_aeb6a02415110778760715b50d6106a17"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#aeb6a02415110778760715b50d6106a17">RCC_OscInitTypeDef::HSI14CalibrationValue</a></div><div class="ttdeci">uint32_t HSI14CalibrationValue</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx__hal__rcc_8h_source.html#l00234">stm32f0xx_hal_rcc.h:234</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></div><div class="ttdoc">RCC PLL configuration structure definition</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx__hal__rcc_8h_source.html#l00195">stm32f0xx_hal_rcc.h:196</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a0b568dda5046e1a2f02180f20f105aed"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a0b568dda5046e1a2f02180f20f105aed">RCC_PLLInitTypeDef::PREDIV</a></div><div class="ttdeci">uint32_t PREDIV</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx__hal__rcc_8h_source.html#l00206">stm32f0xx_hal_rcc.h:206</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a418ecda4a355c6a161e4893a7bc1897f"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a418ecda4a355c6a161e4893a7bc1897f">RCC_PLLInitTypeDef::PLLSource</a></div><div class="ttdeci">uint32_t PLLSource</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx__hal__rcc_8h_source.html#l00200">stm32f0xx_hal_rcc.h:200</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a4a57e48e8e939695ff2a76456e6360ef"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a4a57e48e8e939695ff2a76456e6360ef">RCC_PLLInitTypeDef::PLLMUL</a></div><div class="ttdeci">uint32_t PLLMUL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx__hal__rcc_8h_source.html#l00203">stm32f0xx_hal_rcc.h:203</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_ab3bb33f461bb409576e1c899c962e0b0"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#ab3bb33f461bb409576e1c899c962e0b0">RCC_PLLInitTypeDef::PLLState</a></div><div class="ttdeci">uint32_t PLLState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f0xx__hal__rcc_8h_source.html#l00197">stm32f0xx_hal_rcc.h:197</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_f6d082ef8243343fa015a75598738e75.html">STM32F0xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_4b7009c2f6599b81ac3b5ba0b2990409.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f0xx__hal__rcc_8h.html">stm32f0xx_hal_rcc.h</a></li>
    <li class="footer">Généré par <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
