$date
	Fri Oct  6 11:38:51 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var wire 1 ! nx $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 ! nx $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var wire 1 % q $end
$scope module st $end
$var wire 1 " clk $end
$var wire 1 ! d $end
$var wire 1 # reset $end
$var reg 1 % q $end
$upscope $end
$upscope $end
$scope task clk_in $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
0$
1#
0"
x!
$end
#5
0!
0%
1"
#10
0"
0#
#15
1"
#20
1!
0"
1$
#25
0!
1%
1"
#30
0"
#35
1!
0%
1"
#40
0!
0"
0$
#45
1"
#50
0"
#55
1"
#60
1!
0"
1$
#65
0!
1%
1"
#70
1!
0"
0$
#75
1"
#80
