# Used only for simulations
TOPLEVEL = test
SRC = util/latch_d.vhdl util/ff_d.vhdl util/shift_reg.vhdl main.vhdl test.vhdl

include ../../common.build.mk
include ../../$(ENV).build.mk
