Revision, Part, Chapter, Section, Type, Reqt_Num, Sentence
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.3 IDLE3 Idle Sequence Selection', 'REQUIREMENT', '1', 'If a LP-Serial port is operating at Baud Rate Class 1 or 2, and at least one link partner supports IDLE3 in addition to the required IDLE sequence for the baud rate class, the port shall determine which idle sequence to use on the link based on the following algorithm during the port initialization process:  .'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.3 IDLE3 Idle Sequence Selection', 'REQUIREMENT', '2', 'configuration allows it to use DME training, the port shall transmit the DME    .'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.3 IDLE3 Idle Sequence Selection', 'REQUIREMENT', '3', 'If the link partner is operating at Baud Rate Class 1 and has asserted link_initialized using IDLE1 or IDLE2 since the last port or device reset, and either does not support DME training, has disabled DME training, or has reached the TRAINED state, the port shall transmit the previously selected    .'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.3 IDLE3 Idle Sequence Selection', 'REQUIREMENT', '4', 'If the LP-Serial port is operating at Baud Rate Class 2, has asserted link_initialized using IDLE2 since the last port or device reset, and either does not support DME training, has disabled DME training, or has reached the TRAINED state, the port shall transmit IDLE2 and complete    .'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.3 IDLE3 Idle Sequence Selection', 'REQUIREMENT', '5', 'If the LP-Serial port is operating at Baud Rate Class 1 or 2, has not asserted link_initialized since the last port or device reset, supports IDLE3 at Baud Rate Class 1 and 2, is configured to allow IDLE3 use at Baud Rate Class 1 and 2, and either does not support DME training, has disabled DME training, or has reached the CW_TRAINING0 or TRAINED state, shall transmit    .'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.3 IDLE3 Idle Sequence Selection', 'REQUIREMENT', '6', 'The LP-Serial port shall continue to execute the long run lane training state machine as specified in    .'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.3 IDLE3 Idle Sequence Selection', 'REQUIREMENT', '7', 'TRAINED state if DME training was performed, or shall start to execute the    .'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.3 IDLE3 Idle Sequence Selection', 'REQUIREMENT', '8', 'A LP-Serial port that has not asserted link_initialized since the last port or device reset and is transmitting the DME Training or IDLE3 sequence shall monitor the idle sequence it is receiving from the connected port.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.3 IDLE3 Idle Sequence Selection', 'REQUIREMENT', '9', 'The port shall determine the encoding (64b/67b or 8b/10b) being received from the connected port using a lane for which lane_sync is asserted, as defined in    .'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.3 IDLE3 Idle Sequence Selection', 'REQUIREMENT', '10', 'If the LP-Serial port that is transmitting the IDLE3 sequence receives IDLE3 from the connected port, IDLE3 shall be the idle sequence used on the link until the port or device is reset.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.3 IDLE3 Idle Sequence Selection', 'REQUIREMENT', '11', 'If the port determines that an 8b/10b encoded stream is being received from the connected port, and the port is operating at Baud Rate Class 2, IDLE2 shall be the idle sequence used on the link until the port is reset.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.3 IDLE3 Idle Sequence Selection', 'REQUIREMENT', '12', ', the port shall follow the procedure defined in Section 4.7.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.3 Ports Operating at 25.78125 Gbaud', 'REQUIREMENT', '1', 'Long run ports shall support both long run and short run electrical specifications and    .'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.3.1 Long run 25.78125 Gbaud training', 'REQUIREMENT', '1', 'Long run ports shall support adaptive equalizer training using the training frame structure, DME encoding of the control channel and the protocol specified in Clause  .'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.3.1 Long run 25.78125 Gbaud training', 'REQUIREMENT', '2', 'Implementations shall implement a timeout on 25G DME transmit emphasis    .'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.3.1 Long run 25.78125 Gbaud training', 'REQUIREMENT', '3', 'The timeout shall be controlled by Port n Link Timers Control CSRs  .'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.3.2 Short run 25.78125 Gbaud training', 'REQUIREMENT', '1', 'If short run training is implemented, it shall follow the same mechanisms and    .'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.14 Error Detection and Recovery for Error Free Mode Link Operation', 'REQUIREMENT', '1', 'An EFM processing element shall always transmit the oldest packet of highest priority available.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.14 Error Detection and Recovery for Error Free Mode Link Operation', 'REQUIREMENT', '2', 'After each packet is transmitted, an EFM processing element shall operate as if the packet was immediately and successfully acknowledged by the link partner.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.14 Error Detection and Recovery for Error Free Mode Link Operation', 'REQUIREMENT', '3', 'An EFM processing element shall silently discard a received canceled packet.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.14 Error Detection and Recovery for Error Free Mode Link Operation', 'REQUIREMENT', '4', 'An EFM processing element shall continue to detect idle sequence errors, control symbol errors, column padding errors, and packet errors as described in    .'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.14 Error Detection and Recovery for Error Free Mode Link Operation', 'REQUIREMENT', '5', 'An EFM processing element shall not detect timeout errors  .'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.14 Error Detection and Recovery for Error Free Mode Link Operation', 'REQUIREMENT', '6', 'An EFM processing element shall not check ackID values in control symbols or packets.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.14 Error Detection and Recovery for Error Free Mode Link Operation', 'Recommendation', '7', 'It is strongly recommended that switch devices discard any packets which are not correctly delimited or for which corruption is detected.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.14 Error Detection and Recovery for Error Free Mode Link Operation', 'REQUIREMENT', '8', 'Packets shall not be accepted until after an error free start of packet control symbol is received.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.14 Error Detection and Recovery for Error Free Mode Link Operation', 'REQUIREMENT', '9', 'An EFM processing element shall not transmit packet-not-accepted control symbols, and shall ignore received packet-not-accepted control symbols.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.14 Error Detection and Recovery for Error Free Mode Link Operation', 'REQUIREMENT', '10', 'An EFM processing element shall not transmit link-request/port-status control symbols, and shall ignore received link-request/port-status control symbols.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.14 Error Detection and Recovery for Error Free Mode Link Operation', 'REQUIREMENT', '11', 'An EFM processing element shall not transmit link-response control symbols, and shall ignore received link-response control symbols.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.14 Error Detection and Recovery for Error Free Mode Link Operation', 'REQUIREMENT', '12', 'An EFM processing element shall obey the deadlock prevention rules found in    .'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.14 Error Detection and Recovery for Error Free Mode Link Operation', 'REQUIREMENT', '13', 'An EFM processing element shall silently drop a received packet when no buffer space exists for that packet.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.14 Error Detection and Recovery for Error Free Mode Link Operation', 'REQUIREMENT', '14', 'An EFM processing element shall not transmit retry or restart-from-retry control symbols, and shall ignore received retry and restart-from-retry control symbols.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 13 Electrical Specification for 25Gbaud LP-Serial Links', '13.2.1 Common to Level IV Short-reach and Long-reach', 'REQUIREMENT', '1', 'The electrical specifications shall support lane width options of 1x, 2x, 4x, 8x and 16x.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 13 Electrical Specification for 25Gbaud LP-Serial Links', '13.2.1 Common to Level IV Short-reach and Long-reach', 'REQUIREMENT', '2', 'A compliant device must implement AC coupling.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 13 Electrical Specification for 25Gbaud LP-Serial Links', '13.2.1 Common to Level IV Short-reach and Long-reach', 'REQUIREMENT', '3', 'The Bit Error Ratio (BER) shall be better than 10-15 per lane but the test requirements will be to verify 10-12 per lane.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 13 Electrical Specification for 25Gbaud LP-Serial Links', '13.2.1 Common to Level IV Short-reach and Long-reach', 'REQUIREMENT', '4', 'Transmitters and receivers used on short and long-reach links shall inter-operate for path lengths up to 20 cm.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 13 Electrical Specification for 25Gbaud LP-Serial Links', '13.2.1 Common to Level IV Short-reach and Long-reach', 'REQUIREMENT', '5', 'Transmitters and receivers used on long-reach links shall inter-operate for path lengths up to 100 cm.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 13 Electrical Specification for 25Gbaud LP-Serial Links', '13.2.1 Common to Level IV Short-reach and Long-reach', 'REQUIREMENT', '6', 'The transmitter pins shall be capable of surviving short circuit either to each other, to supply voltages, and to ground.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 13 Electrical Specification for 25Gbaud LP-Serial Links', '13.2.2 Application Goals for Level IV Short-reach', 'REQUIREMENT', '1', 'The short-reach interface shall be capable of spanning at least 20 cm of PCB material with up to a single connector.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 13 Electrical Specification for 25Gbaud LP-Serial Links', '13.2.3 Application Goals for Long-reach', 'REQUIREMENT', '1', 'The long-reach interface shall be capable of spanning at least 100 cm of PCB material with up to two connectors at 25.78125 Gbaud.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 13 Electrical Specification for 25Gbaud LP-Serial Links', '13.2.3 Application Goals for Long-reach', 'REQUIREMENT', '2', 'An AC coupled long-reach receiver shall be inter-operable with an AC coupled short-reach transmitter  .'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 13 Electrical Specification for 25Gbaud LP-Serial Links', '13.2.3 Application Goals for Long-reach', 'REQUIREMENT', '3', 'An AC coupled long-reach transmitter shall be inter-operable with an AC coupled short-reach receiver provided that the signal swing values are lowered.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 13 Electrical Specification for 25Gbaud LP-Serial Links', '13.3.2 Transmitter', 'REQUIREMENT', '1', 'Adaptive equalization in the transmitter shall be controlled by the connected receiver.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 13 Electrical Specification for 25Gbaud LP-Serial Links', '13.4 Level IV Electrical Specification', 'REQUIREMENT', '1', 'The transmitters and receivers of an LP-Serial port operating at a nominal baud rate of 25.78125 Gbaud shall comply with at least one of these sets of specifications.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 13 Electrical Specification for 25Gbaud LP-Serial Links', '13.4.1 Level IV Short-reach', 'REQUIREMENT', '1', 'The electrical specifications for the short-reach 25.78125 Gbaud PHY shall be the same as those specified in Annex 83D.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 13 Electrical Specification for 25Gbaud LP-Serial Links', '13.4.1 Level IV Short-reach', 'REQUIREMENT', '2', 'The specifications for the short-reach channel shall be the same as those specified in Annex 83D.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 13 Electrical Specification for 25Gbaud LP-Serial Links', '13.4.2 Level IV Long-reach', 'REQUIREMENT', '1', 'The electrical specifications for the long-reach 25.78125 Gbaud PHY shall be the    .'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 13 Electrical Specification for 25Gbaud LP-Serial Links', '13.4.2 Level IV Long-reach', 'REQUIREMENT', '2', 'specifications for the long-reach channel shall be the same as those specified for the    .'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 13 Electrical Specification for 25Gbaud LP-Serial Links', '13.4.3 Level IV Transmitter Lane-to-Lane Skew', 'REQUIREMENT', '1', 'The electrical level of lane-to-lane skew caused by the transmitter circuitry and associated routing must be less than 2*67 UI + 1000 ps.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 13 Electrical Specification for 25Gbaud LP-Serial Links', '13.4.5 Electrical IDLE', 'REQUIREMENT', '1', 'When a Level IV transmitter is disabled due to the deassertion of the drvr_oe[k] signal, the transmitter shall output a constant output level with no transitions.'
'4.0', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 13 Electrical Specification for 25Gbaud LP-Serial Links', '13.4.5 Electrical IDLE', 'Recommendation', '2', 'It is recommended that the transmitter meet the requirements for <quote>Differential peak-to-peak output voltage (max)<quote> for Transmitter Disabled configuration.'
