

================================================================
== Vivado HLS Report for 'dct_2d'
================================================================
* Date:           Tue Nov  5 19:25:35 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dct_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.790|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3796|  3796|  3796|  3796|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_dct_1d2_fu_173  |dct_1d2  |  209|  209|  209|  209|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |                         |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop           |  1688|  1688|       211|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop   |   208|   208|        26|          -|          -|     8|    no    |
        | + Xpose_Row_Inner_Loop  |    24|    24|         3|          -|          -|     8|    no    |
        |- Col_DCT_Loop           |  1688|  1688|       211|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop   |   208|   208|        26|          -|          -|     8|    no    |
        | + Xpose_Col_Inner_Loop  |    24|    24|         3|          -|          -|     8|    no    |
        +-------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     204|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|      1|     117|     204|    -|
|Memory           |        3|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     275|    -|
|Register         |        -|      -|     126|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        3|      1|     243|     683|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+-----+-----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------+---------+---------+-------+-----+-----+-----+
    |grp_dct_1d2_fu_173  |dct_1d2  |        0|      1|  117|  204|    0|
    +--------------------+---------+---------+-------+-----+-----+-----+
    |Total               |         |        0|      1|  117|  204|    0|
    +--------------------+---------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |row_outbuf_U  |dct_2d_row_outbuf  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |col_outbuf_U  |dct_2d_row_outbuf  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |col_inbuf_U   |dct_2d_row_outbuf  |        1|  0|   0|    0|    64|   16|     1|         1024|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                   |        3|  0|   0|    0|   192|   48|     3|         3072|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln38_1_fu_266_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln38_fu_256_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln49_1_fu_348_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln49_fu_331_p2    |     +    |      0|  0|  15|           8|           8|
    |i_4_fu_281_p2         |     +    |      0|  0|  13|           4|           1|
    |i_5_fu_234_p2         |     +    |      0|  0|  13|           4|           1|
    |i_6_fu_321_p2         |     +    |      0|  0|  13|           4|           1|
    |i_fu_194_p2           |     +    |      0|  0|  13|           4|           1|
    |j_2_fu_293_p2         |     +    |      0|  0|  13|           4|           1|
    |j_fu_206_p2           |     +    |      0|  0|  13|           4|           1|
    |icmp_ln30_fu_188_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln35_fu_200_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln37_fu_228_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln41_fu_275_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln46_fu_287_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln48_fu_315_p2   |   icmp   |      0|  0|  11|           4|           5|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 204|          80|          68|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  59|         14|    1|         14|
    |col_inbuf_address0             |  15|          3|    6|         18|
    |col_inbuf_ce0                  |  15|          3|    1|          3|
    |col_outbuf_address0            |  15|          3|    6|         18|
    |col_outbuf_ce0                 |  15|          3|    1|          3|
    |col_outbuf_we0                 |   9|          2|    1|          2|
    |grp_dct_1d2_fu_173_dst_offset  |  15|          3|    4|         12|
    |grp_dct_1d2_fu_173_src_offset  |  15|          3|    4|         12|
    |grp_dct_1d2_fu_173_src_q0      |  15|          3|   16|         48|
    |i_0_reg_105                    |   9|          2|    4|          8|
    |i_1_reg_128                    |   9|          2|    4|          8|
    |i_2_reg_139                    |   9|          2|    4|          8|
    |i_3_reg_162                    |   9|          2|    4|          8|
    |in_block_ce0                   |   9|          2|    1|          2|
    |j_0_reg_117                    |   9|          2|    4|          8|
    |j_1_reg_151                    |   9|          2|    4|          8|
    |row_outbuf_address0            |  15|          3|    6|         18|
    |row_outbuf_ce0                 |  15|          3|    1|          3|
    |row_outbuf_we0                 |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 275|         59|   73|        203|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln38_1_reg_401               |   8|   0|    8|          0|
    |add_ln49_reg_445                 |   8|   0|    8|          0|
    |ap_CS_fsm                        |  13|   0|   13|          0|
    |col_outbuf_load_reg_455          |  16|   0|   16|          0|
    |grp_dct_1d2_fu_173_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_105                      |   4|   0|    4|          0|
    |i_1_reg_128                      |   4|   0|    4|          0|
    |i_2_reg_139                      |   4|   0|    4|          0|
    |i_3_reg_162                      |   4|   0|    4|          0|
    |i_4_reg_414                      |   4|   0|    4|          0|
    |i_5_reg_391                      |   4|   0|    4|          0|
    |i_6_reg_440                      |   4|   0|    4|          0|
    |i_reg_365                        |   4|   0|    4|          0|
    |j_0_reg_117                      |   4|   0|    4|          0|
    |j_1_reg_151                      |   4|   0|    4|          0|
    |j_2_reg_422                      |   4|   0|    4|          0|
    |j_reg_373                        |   4|   0|    4|          0|
    |row_outbuf_load_reg_406          |  16|   0|   16|          0|
    |zext_ln37_reg_383                |   4|   0|    8|          4|
    |zext_ln38_reg_378                |   4|   0|    8|          4|
    |zext_ln48_reg_432                |   4|   0|    8|          4|
    |zext_ln49_reg_427                |   4|   0|    8|          4|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 126|   0|  142|         16|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_done             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|in_block_address0   | out |    6|  ap_memory |   in_block   |     array    |
|in_block_ce0        | out |    1|  ap_memory |   in_block   |     array    |
|in_block_q0         |  in |   16|  ap_memory |   in_block   |     array    |
|out_block_address0  | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0        | out |   16|  ap_memory |   out_block  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

