Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/ --output-directory=C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/ --report-file=bsf:C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE30F23C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1.qsys
Progress: Loading Microarquitetura/Problema1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding LedColuna [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module LedColuna
Progress: Adding LedLinha [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module LedLinha
Progress: Adding Botoes [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module Botoes
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding LCD_controller_0 [LCD_controller 1.0]
Progress: Parameterizing module LCD_controller_0
Progress: Adding UART [altera_up_avalon_rs232 13.0]
Progress: Parameterizing module UART
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding vga_0 [vga 1.0]
Progress: Parameterizing module vga_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Problema1.Botoes: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/ --output-directory=C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1.sopcinfo --report-file=html:C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1.html --report-file=qip:C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.qip --report-file=cmp:C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE30F23C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1.qsys --language=VERILOG
Progress: Loading Microarquitetura/Problema1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding LedColuna [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module LedColuna
Progress: Adding LedLinha [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module LedLinha
Progress: Adding Botoes [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module Botoes
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding LCD_controller_0 [LCD_controller 1.0]
Progress: Parameterizing module LCD_controller_0
Progress: Adding UART [altera_up_avalon_rs232 13.0]
Progress: Parameterizing module UART
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding vga_0 [vga 1.0]
Progress: Parameterizing module vga_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Problema1.Botoes: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Problema1: Generating Problema1 "Problema1" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 25 connections
Info: merlin_custom_instruction_transform: After transform: 10 modules, 28 connections
Info: merlin_translator_transform: After transform: 16 modules, 52 connections
Info: merlin_domain_transform: After transform: 27 modules, 122 connections
Info: merlin_router_transform: After transform: 33 modules, 146 connections
Info: reset_adaptation_transform: After transform: 34 modules, 116 connections
Info: merlin_network_to_switch_transform: After transform: 45 modules, 144 connections
Info: merlin_mm_transform: After transform: 45 modules, 144 connections
Info: merlin_interrupt_mapper_transform: After transform: 46 modules, 147 connections
Warning: Problema1: "No matching role found for nios2_qsys_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: Problema1: "No matching role found for nios2_qsys_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Problema1: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2_qsys_0: Starting RTL generation for module 'Problema1_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Problema1_nios2_qsys_0 --dir=C:/Users/iagom/AppData/Local/Temp/alt8144_6297553890442629330.dir/0002_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/iagom/AppData/Local/Temp/alt8144_6297553890442629330.dir/0002_nios2_qsys_0_gen//Problema1_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2019.09.05 15:37:15 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2019.09.05 15:37:15 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2019.09.05 15:37:16 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2019.09.05 15:37:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2019.09.05 15:37:16 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2019.09.05 15:37:16 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2019.09.05 15:37:16 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2019.09.05 15:37:16 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2019.09.05 15:37:16 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2019.09.05 15:37:19 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2019.09.05 15:37:19 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2019.09.05 15:37:23 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'Problema1_nios2_qsys_0'
Info: nios2_qsys_0: "Problema1" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: Botoes: Starting RTL generation for module 'Problema1_Botoes'
Info: Botoes:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Problema1_Botoes --dir=C:/Users/iagom/AppData/Local/Temp/alt8144_6297553890442629330.dir/0003_Botoes_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/iagom/AppData/Local/Temp/alt8144_6297553890442629330.dir/0003_Botoes_gen//Problema1_Botoes_component_configuration.pl  --do_build_sim=0  ]
Info: Botoes: Done RTL generation for module 'Problema1_Botoes'
Info: Botoes: "Problema1" instantiated altera_avalon_pio "Botoes"
Info: onchip_memory2_0: Starting RTL generation for module 'Problema1_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Problema1_onchip_memory2_0 --dir=C:/Users/iagom/AppData/Local/Temp/alt8144_6297553890442629330.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/iagom/AppData/Local/Temp/alt8144_6297553890442629330.dir/0004_onchip_memory2_0_gen//Problema1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'Problema1_onchip_memory2_0'
Info: onchip_memory2_0: "Problema1" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: LCD_controller_0: "Problema1" instantiated LCD_controller "LCD_controller_0"
Info: jtag_uart_0: Starting RTL generation for module 'Problema1_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Problema1_jtag_uart_0 --dir=C:/Users/iagom/AppData/Local/Temp/alt8144_6297553890442629330.dir/0006_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/iagom/AppData/Local/Temp/alt8144_6297553890442629330.dir/0006_jtag_uart_0_gen//Problema1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'Problema1_jtag_uart_0'
Info: jtag_uart_0: "Problema1" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: vga_0: "Problema1" instantiated vga "vga_0"
Info: nios2_qsys_0_custom_instruction_master_translator: "Problema1" instantiated altera_customins_master_translator "nios2_qsys_0_custom_instruction_master_translator"
Info: nios2_qsys_0_custom_instruction_master_multi_xconnect: "Problema1" instantiated altera_customins_xconnect "nios2_qsys_0_custom_instruction_master_multi_xconnect"
Info: nios2_qsys_0_custom_instruction_master_multi_slave_translator0: "Problema1" instantiated altera_customins_slave_translator "nios2_qsys_0_custom_instruction_master_multi_slave_translator0"
Info: nios2_qsys_0_instruction_master_translator: "Problema1" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "Problema1" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "Problema1" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "Problema1" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "Problema1" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "Problema1" instantiated altera_merlin_router "addr_router"
Info: id_router: "Problema1" instantiated altera_merlin_router "id_router"
Info: rst_controller: "Problema1" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "Problema1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "Problema1" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "Problema1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "Problema1" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "Problema1" instantiated altera_irq_mapper "irq_mapper"
Info: Problema1: Done Problema1" with 23 modules, 69 files, 1228437 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
