Fitter report for spw_ulight_nofifo
Sun Apr 30 21:25:06 2017
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. PLL Usage Summary
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Routing Usage Summary
 25. I/O Rules Summary
 26. I/O Rules Details
 27. I/O Rules Matrix
 28. Fitter Device Options
 29. Operating Settings and Conditions
 30. Estimated Delay Added for Hold Timing Summary
 31. Estimated Delay Added for Hold Timing Details
 32. Fitter Messages
 33. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Sun Apr 30 21:25:06 2017       ;
; Quartus Prime Version           ; 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Revision Name                   ; spw_ulight_nofifo                           ;
; Top-level Entity Name           ; spw_ulight_con                              ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA4U23C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 4,380 / 15,880 ( 28 % )                     ;
; Total registers                 ; 5628                                        ;
; Total pins                      ; 11 / 314 ( 4 % )                            ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 2,764,800 ( 0 % )                       ;
; Total RAM Blocks                ; 0 / 270 ( 0 % )                             ;
; Total DSP Blocks                ; 0 / 84 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 5 ( 20 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA4U23C6                          ;                                       ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Placement Effort Multiplier                                                ; 8.0                                   ; 1.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                             ; Action     ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                           ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_hps_0:hps_0|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                       ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                                                                       ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]~CLKENA0                                                                                                                       ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[2]~CLKENA0                                                                                                                       ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[3]~CLKENA0                                                                                                                       ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[4]~CLKENA0                                                                                                                       ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                            ;                  ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                                                                                        ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                                ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                            ;                  ;                       ;
; FSM_SPW:FSM_B|after64us[6]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FSM_SPW:FSM_B|after64us[6]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; FSM_SPW:FSM_B|after64us[11]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FSM_SPW:FSM_B|after64us[11]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; FSM_SPW:FSM|after64us[3]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FSM_SPW:FSM|after64us[3]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; FSM_SPW:FSM|after64us[9]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FSM_SPW:FSM|after64us[9]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; RX_SPW:RX_B|bit_c_3                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RX_SPW:RX_B|bit_c_3~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; RX_SPW:RX_B|bit_d_5                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RX_SPW:RX_B|bit_d_5~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; RX_SPW:RX_B|bit_d_7                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RX_SPW:RX_B|bit_d_7~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; TX_SPW:TX|ready_tx_data                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TX_SPW:TX|ready_tx_data~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; TX_SPW:TX|ready_tx_timecode                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TX_SPW:TX|ready_tx_timecode~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; detector_tokens:A|bit_c_2                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; detector_tokens:A|bit_c_2~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; detector_tokens:A|bit_c_3                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; detector_tokens:A|bit_c_3~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; detector_tokens:A|bit_d_5                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; detector_tokens:A|bit_d_5~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; detector_tokens:A|bit_d_6                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; detector_tokens:A|bit_d_6~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; detector_tokens:A|bit_d_7                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; detector_tokens:A|bit_d_7~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; detector_tokens:B|bit_c_2                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; detector_tokens:B|bit_c_2~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; detector_tokens:B|bit_c_3                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; detector_tokens:B|bit_c_3~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_0_s1_agent_rdata_fifo|mem_used[0]                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_0_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_0_s1_agent_rsp_fifo|mem[0][75]~DUPLICATE                                                                                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_s1_agent_rdata_fifo|mem_used[1]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_s1_agent_rsp_fifo|mem_used[0]                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_s1_agent_rsp_fifo|mem_used[1]                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_sel_s1_agent_rdata_fifo|mem_used[0]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_sel_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_sel_s1_agent_rsp_fifo|mem[0][75]                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_sel_s1_agent_rsp_fifo|mem[0][75]~DUPLICATE                                                                                                               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_sel_s1_agent_rsp_fifo|mem_used[0]                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_sel_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_sel_s1_agent_rsp_fifo|mem_used[1]                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_sel_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:credit_error_rx_0_s1_agent_rdata_fifo|mem_used[1]                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:credit_error_rx_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                    ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:credit_error_rx_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:credit_error_rx_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                      ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:credit_error_rx_s1_agent_rsp_fifo|mem[0][77]                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:credit_error_rx_s1_agent_rsp_fifo|mem[0][77]~DUPLICATE                                                                                                         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:credit_error_rx_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:credit_error_rx_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_en_to_w_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_en_to_w_0_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_en_to_w_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_en_to_w_0_s1_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_en_to_w_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_en_to_w_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_en_to_w_s1_agent_rsp_fifo|mem[0][66]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_en_to_w_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_en_to_w_s1_agent_rsp_fifo|mem[0][68]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_en_to_w_s1_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_en_to_w_s1_agent_rsp_fifo|mem[0][131]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_en_to_w_s1_agent_rsp_fifo|mem[0][131]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_en_to_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_en_to_w_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_en_to_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_en_to_w_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_r_0_s1_agent_rdata_fifo|mem_used[1]                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_r_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_r_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_r_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_r_s1_agent_rsp_fifo|mem_used[0]                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_r_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_ready_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_ready_0_s1_agent_rsp_fifo|mem[0][78]~DUPLICATE                                                                                                         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_ready_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_ready_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_ready_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_ready_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_ready_s1_agent_rsp_fifo|mem[0][74]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_ready_s1_agent_rsp_fifo|mem[0][74]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_ready_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_ready_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_ready_s1_agent_rdata_fifo|mem_used[0]                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_ready_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_0_s1_agent_rdata_fifo|mem_used[0]                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_0_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                       ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_0_s1_agent_rdata_fifo|mem_used[1]                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                       ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][74]~DUPLICATE                                                                                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_0_s1_agent_rsp_fifo|mem[0][75]~DUPLICATE                                                                                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_s1_agent_rdata_fifo|mem_used[0]                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_s1_agent_rsp_fifo|mem[0][66]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_s1_agent_rsp_fifo|mem[0][75]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_s1_agent_rsp_fifo|mem[0][75]~DUPLICATE                                                                                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fsm_info_0_s1_agent_rdata_fifo|mem_used[1]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fsm_info_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fsm_info_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fsm_info_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fsm_info_s1_agent_rdata_fifo|mem_used[0]                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fsm_info_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fsm_info_s1_agent_rdata_fifo|mem_used[1]                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fsm_info_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fsm_info_s1_agent_rsp_fifo|mem_used[0]                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fsm_info_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fsm_info_s1_agent_rsp_fifo|mem_used[1]                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fsm_info_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_fpga_s1_agent_rdata_fifo|mem_used[1]                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_fpga_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_fpga_s1_agent_rsp_fifo|mem_used[0]                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_fpga_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_fpga_s1_agent_rsp_fifo|mem_used[1]                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_fpga_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_0_s1_agent_rdata_fifo|mem_used[1]                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                       ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_0_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_s1_agent_rsp_fifo|mem[0][66]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_0_s1_agent_rdata_fifo|mem_used[1]                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_0_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_0_s1_agent_rsp_fifo|mem[0][78]~DUPLICATE                                                                                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_s1_agent_rdata_fifo|mem_used[0]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_s1_agent_rsp_fifo|mem[0][75]                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_s1_agent_rsp_fifo|mem[0][75]~DUPLICATE                                                                                                              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_s1_agent_rsp_fifo|mem_used[0]                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:monitor_a_s1_agent_rdata_fifo|mem_used[1]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:monitor_a_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:monitor_a_s1_agent_rsp_fifo|mem[0][75]                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:monitor_a_s1_agent_rsp_fifo|mem[0][75]~DUPLICATE                                                                                                               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:monitor_a_s1_agent_rsp_fifo|mem[0][78]                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:monitor_a_s1_agent_rsp_fifo|mem[0][78]~DUPLICATE                                                                                                               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:monitor_a_s1_agent_rsp_fifo|mem_used[1]                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:monitor_a_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:monitor_b_s1_agent_rdata_fifo|mem_used[1]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:monitor_b_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:monitor_b_s1_agent_rsp_fifo|mem[0][77]                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:monitor_b_s1_agent_rsp_fifo|mem[0][77]~DUPLICATE                                                                                                               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:send_fct_now_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:send_fct_now_0_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:send_fct_now_s1_agent_rdata_fifo|mem_used[1]                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:send_fct_now_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:send_fct_now_s1_agent_rsp_fifo|mem[0][74]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:send_fct_now_s1_agent_rsp_fifo|mem[0][74]~DUPLICATE                                                                                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:send_fct_now_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:send_fct_now_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_en_to_tx_0_s1_agent_rdata_fifo|mem_used[0]                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_en_to_tx_0_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                     ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_en_to_tx_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_en_to_tx_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                       ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_en_to_tx_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_en_to_tx_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                       ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_en_to_tx_s1_agent_rsp_fifo|mem[0][74]                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_en_to_tx_s1_agent_rsp_fifo|mem[0][74]~DUPLICATE                                                                                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_en_to_tx_s1_agent_rsp_fifo|mem_used[0]                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_en_to_tx_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_en_to_tx_s1_agent_rsp_fifo|mem_used[1]                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_en_to_tx_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_r_0_s1_agent_rdata_fifo|mem_used[1]                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_r_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_r_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_r_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_r_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_r_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_r_s1_agent_rsp_fifo|mem[0][75]                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_r_s1_agent_rsp_fifo|mem[0][75]~DUPLICATE                                                                                                              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_r_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_ready_0_s1_agent_rdata_fifo|mem_used[0]                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_ready_0_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                     ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_ready_0_s1_agent_rdata_fifo|mem_used[1]                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_ready_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                     ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_ready_0_s1_agent_rsp_fifo|mem[0][74]~DUPLICATE                                                                                                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_ready_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_ready_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                       ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_ready_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_ready_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                       ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_ready_s1_agent_rsp_fifo|mem[0][77]                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_ready_s1_agent_rsp_fifo|mem[0][77]~DUPLICATE                                                                                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_ready_s1_agent_rsp_fifo|mem_used[1]                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_ready_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_ready_0_s1_agent_rsp_fifo|mem[0][78]~DUPLICATE                                                                                                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_ready_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_ready_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                       ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_ready_s1_agent_rsp_fifo|mem[0][78]                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_ready_s1_agent_rsp_fifo|mem[0][78]~DUPLICATE                                                                                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_ready_s1_agent_rsp_fifo|mem_used[1]                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_ready_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_to_w_0_s1_agent_rdata_fifo|mem_used[0]                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_to_w_0_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                      ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_to_w_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_to_w_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_to_w_s1_agent_rdata_fifo|mem_used[0]                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_to_w_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_to_w_s1_agent_rsp_fifo|mem[0][66]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_to_w_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_to_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_to_w_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]~DUPLICATE                                              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]~DUPLICATE                                              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]~DUPLICATE                                              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]~DUPLICATE                                              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]~DUPLICATE                                              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]~DUPLICATE                                             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable~DUPLICATE                                                                                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]~DUPLICATE                  ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE                  ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                    ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                   ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                    ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                    ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                    ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE      ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]~DUPLICATE                    ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                      ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                      ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE                    ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                       ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                       ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~DUPLICATE         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~DUPLICATE            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]~DUPLICATE            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                 ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                 ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                 ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE   ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~DUPLICATE               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]~DUPLICATE                 ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                    ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                    ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE      ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                     ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                     ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE       ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                       ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                 ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                 ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                  ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                   ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                 ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                  ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                   ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                   ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE                ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                  ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE    ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~DUPLICATE              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]~DUPLICATE                 ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                   ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE       ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE      ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                      ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                      ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                       ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                  ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE                ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                  ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                  ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~DUPLICATE              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~DUPLICATE              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE                 ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE                  ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                    ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE      ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                    ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE      ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~DUPLICATE                ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                     ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                      ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                       ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                      ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                       ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                 ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                  ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~DUPLICATE              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                    ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                    ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                    ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE      ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE                ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                  ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                  ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE    ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                   ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                    ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                      ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                      ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE  ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                 ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                  ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE    ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE  ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                  ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE    ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]~DUPLICATE              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]~DUPLICATE              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                 ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                 ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE                 ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                   ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                   ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE     ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:auto_start_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:auto_start_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:auto_start_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:auto_start_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:auto_start_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:auto_start_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:auto_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:auto_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:auto_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:auto_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:auto_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:auto_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:auto_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:auto_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clock_sel_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clock_sel_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clock_sel_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clock_sel_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clock_sel_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clock_sel_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:credit_error_rx_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:credit_error_rx_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:credit_error_rx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:credit_error_rx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_en_to_w_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_en_to_w_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_en_to_w_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_en_to_w_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_en_to_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_en_to_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_en_to_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_en_to_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_en_to_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_en_to_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_en_to_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_en_to_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_en_to_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_en_to_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_r_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_r_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_r_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_r_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_tx_ready_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_tx_ready_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_tx_ready_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_tx_ready_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_tx_to_w_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_tx_to_w_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fsm_info_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fsm_info_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_fpga_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_fpga_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_fpga_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_fpga_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                 ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_fpga_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_fpga_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                 ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_fpga_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_fpga_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                 ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_disable_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_disable_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_disable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_disable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_disable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_disable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                               ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:monitor_a_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:monitor_a_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:send_fct_now_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:send_fct_now_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:send_fct_now_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:send_fct_now_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:send_fct_now_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:send_fct_now_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_en_to_tx_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_en_to_tx_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_en_to_tx_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_en_to_tx_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_rx_r_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_rx_r_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_rx_r_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_rx_r_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_rx_ready_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_rx_ready_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                    ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_rx_ready_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_rx_ready_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_rx_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_rx_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_tx_ready_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_tx_ready_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_tx_ready_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_tx_ready_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_tx_to_w_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_tx_to_w_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_tx_to_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_tx_to_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:auto_start_0_s1_translator|waitrequest_reset_override                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:auto_start_0_s1_translator|waitrequest_reset_override~DUPLICATE                                                                                       ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:auto_start_s1_translator|read_latency_shift_reg[0]                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:auto_start_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clock_sel_s1_translator|wait_latency_counter[0]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clock_sel_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:credit_error_rx_s1_translator|wait_latency_counter[1]                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:credit_error_rx_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                       ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_en_to_w_0_s1_translator|read_latency_shift_reg[0]                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_en_to_w_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                      ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_en_to_w_0_s1_translator|wait_latency_counter[0]                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_en_to_w_0_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_en_to_w_s1_translator|wait_latency_counter[0]                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_en_to_w_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_en_to_w_s1_translator|wait_latency_counter[1]                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_en_to_w_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_rx_r_s1_translator|read_latency_shift_reg[0]                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_rx_r_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                           ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_rx_r_s1_translator|wait_latency_counter[1]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_rx_r_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_rx_ready_0_s1_translator|wait_latency_counter[0]                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_rx_ready_0_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                       ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_rx_ready_s1_translator|wait_latency_counter[0]                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_rx_ready_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_tx_ready_s1_translator|wait_latency_counter[1]                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_tx_ready_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                         ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_tx_to_w_0_s1_translator|av_readdata_pre[6]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_tx_to_w_0_s1_translator|av_readdata_pre[6]~DUPLICATE                                                                                             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_tx_to_w_0_s1_translator|wait_latency_counter[0]                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_tx_to_w_0_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_tx_to_w_0_s1_translator|wait_latency_counter[1]                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_tx_to_w_0_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_tx_to_w_s1_translator|wait_latency_counter[1]                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_tx_to_w_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fsm_info_0_s1_translator|av_readdata_pre[2]                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fsm_info_0_s1_translator|av_readdata_pre[2]~DUPLICATE                                                                                                 ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fsm_info_s1_translator|wait_latency_counter[0]                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fsm_info_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_fpga_s1_translator|wait_latency_counter[0]                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_fpga_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:link_disable_0_s1_translator|wait_latency_counter[1]                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:link_disable_0_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:link_disable_s1_translator|wait_latency_counter[0]                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:link_disable_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:link_disable_s1_translator|wait_latency_counter[1]                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:link_disable_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:link_start_s1_translator|wait_latency_counter[1]                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:link_start_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:monitor_b_s1_translator|wait_latency_counter[0]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:monitor_b_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:send_fct_now_0_s1_translator|wait_latency_counter[0]                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:send_fct_now_0_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:send_fct_now_s1_translator|wait_latency_counter[0]                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:send_fct_now_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_en_to_tx_0_s1_translator|wait_latency_counter[0]                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_en_to_tx_0_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                      ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_rx_r_0_s1_translator|wait_latency_counter[0]                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_rx_r_0_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                          ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_rx_ready_s1_translator|wait_latency_counter[1]                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_rx_ready_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_tx_to_w_0_s1_translator|av_readdata_pre[1]                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_tx_to_w_0_s1_translator|av_readdata_pre[1]~DUPLICATE                                                                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_tx_to_w_0_s1_translator|av_readdata_pre[2]                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_tx_to_w_0_s1_translator|av_readdata_pre[2]~DUPLICATE                                                                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_tx_to_w_0_s1_translator|av_readdata_pre[6]                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_tx_to_w_0_s1_translator|av_readdata_pre[6]~DUPLICATE                                                                                            ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_tx_to_w_s1_translator|av_readdata_pre[1]                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_tx_to_w_s1_translator|av_readdata_pre[1]~DUPLICATE                                                                                              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_tx_to_w_s1_translator|av_readdata_pre[2]                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_tx_to_w_s1_translator|av_readdata_pre[2]~DUPLICATE                                                                                              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_tx_to_w_s1_translator|av_readdata_pre[6]                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_tx_to_w_s1_translator|av_readdata_pre[6]~DUPLICATE                                                                                              ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|has_pending_responses                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|has_pending_responses~DUPLICATE                                                                                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|last_channel[22]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|last_channel[22]~DUPLICATE                                                                                             ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|has_pending_responses                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|has_pending_responses~DUPLICATE                                                                                        ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|pending_response_count[0]                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|pending_response_count[0]~DUPLICATE                                                                                    ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                   ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[0]                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[0]~DUPLICATE                                                                                                     ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                   ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_009|packet_in_progress                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_009|packet_in_progress~DUPLICATE                                                                                                 ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[0]                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[0]~DUPLICATE                                                                                                     ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_016|saved_grant[0]                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_016|saved_grant[0]~DUPLICATE                                                                                                     ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                   ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_020|packet_in_progress                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_020|packet_in_progress~DUPLICATE                                                                                                 ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_023|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_023|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                   ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_026|saved_grant[0]                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_026|saved_grant[0]~DUPLICATE                                                                                                     ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_027|saved_grant[0]                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_027|saved_grant[0]~DUPLICATE                                                                                                     ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_035|saved_grant[0]                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_035|saved_grant[0]~DUPLICATE                                                                                                     ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_timec_tx_to_w:timec_tx_to_w_0|data_out[3]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_timec_tx_to_w:timec_tx_to_w_0|data_out[3]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_timec_tx_to_w:timec_tx_to_w_0|data_out[5]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_timec_tx_to_w:timec_tx_to_w_0|data_out[5]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_timec_tx_to_w:timec_tx_to_w_0|data_out[6]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_timec_tx_to_w:timec_tx_to_w_0|data_out[6]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_timec_tx_to_w:timec_tx_to_w_0|data_out[7]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_timec_tx_to_w:timec_tx_to_w_0|data_out[7]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                        ;
+--------------+----------------+--------------+------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+------------+---------------+----------------+
; I/O Standard ; spw_ulight_con ;              ; KEY        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; spw_ulight_con ;              ; LED        ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------+--------------+------------+---------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 12653 ) ; 0.00 % ( 0 / 12653 )       ; 0.00 % ( 0 / 12653 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 12653 ) ; 0.00 % ( 0 / 12653 )       ; 0.00 % ( 0 / 12653 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 12626 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 27 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/output_files/spw_ulight_nofifo.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 4,380 / 15,880        ; 28 %  ;
; ALMs needed [=A-B+C]                                        ; 4,380                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 4,727 / 15,880        ; 30 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,230                 ;       ;
;         [b] ALMs used for LUT logic                         ; 2,130                 ;       ;
;         [c] ALMs used for registers                         ; 367                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 356 / 15,880          ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 9 / 15,880            ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 8                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 585 / 1,588           ; 37 %  ;
;     -- Logic LABs                                           ; 585                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 7,445                 ;       ;
;     -- 7 input functions                                    ; 139                   ;       ;
;     -- 6 input functions                                    ; 1,265                 ;       ;
;     -- 5 input functions                                    ; 1,438                 ;       ;
;     -- 4 input functions                                    ; 2,050                 ;       ;
;     -- <=3 input functions                                  ; 2,553                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 180                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 5,628                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 5,193 / 31,760        ; 16 %  ;
;         -- Secondary logic registers                        ; 435 / 31,760          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 5,208                 ;       ;
;         -- Routing optimization registers                   ; 420                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 11 / 314              ; 4 %   ;
;     -- Clock pins                                           ; 1 / 6                 ; 17 %  ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 0 / 270               ; 0 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 0 / 2,764,800         ; 0 %   ;
; Total block memory implementation bits                      ; 0 / 2,764,800         ; 0 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 84                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 5                 ; 20 %  ;
; Global signals                                              ; 8                     ;       ;
;     -- Global clocks                                        ; 8 / 16                ; 50 %  ;
;     -- Quadrant clocks                                      ; 0 / 72                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 76                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 76                ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 8.8% / 8.8% / 8.6%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 22.6% / 22.5% / 27.2% ;       ;
; Maximum fan-out                                             ; 5192                  ;       ;
; Highest non-global fan-out                                  ; 175                   ;       ;
; Total fan-out                                               ; 50593                 ;       ;
; Average fan-out                                             ; 3.80                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                         ;
+-------------------------------------------------------------+-----------------------+----------------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; spw_ulight_nofifo_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 4380 / 15880 ( 28 % ) ; 0 / 15880 ( 0 % )                            ; 0 / 15880 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 4380                  ; 0                                            ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 4727 / 15880 ( 30 % ) ; 0 / 15880 ( 0 % )                            ; 0 / 15880 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2230                  ; 0                                            ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 2130                  ; 0                                            ; 0                              ;
;         [c] ALMs used for registers                         ; 367                   ; 0                                            ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                                            ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 356 / 15880 ( 2 % )   ; 0 / 15880 ( 0 % )                            ; 0 / 15880 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 9 / 15880 ( < 1 % )   ; 0 / 15880 ( 0 % )                            ; 0 / 15880 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                                            ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ; 0                                            ; 0                              ;
;         [c] Due to LAB input limits                         ; 8                     ; 0                                            ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                                            ; 0                              ;
;                                                             ;                       ;                                              ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                                          ; Low                            ;
;                                                             ;                       ;                                              ;                                ;
; Total LABs:  partially or completely used                   ; 585 / 1588 ( 37 % )   ; 0 / 1588 ( 0 % )                             ; 0 / 1588 ( 0 % )               ;
;     -- Logic LABs                                           ; 585                   ; 0                                            ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                                            ; 0                              ;
;                                                             ;                       ;                                              ;                                ;
; Combinational ALUT usage for logic                          ; 7445                  ; 0                                            ; 0                              ;
;     -- 7 input functions                                    ; 139                   ; 0                                            ; 0                              ;
;     -- 6 input functions                                    ; 1265                  ; 0                                            ; 0                              ;
;     -- 5 input functions                                    ; 1438                  ; 0                                            ; 0                              ;
;     -- 4 input functions                                    ; 2050                  ; 0                                            ; 0                              ;
;     -- <=3 input functions                                  ; 2553                  ; 0                                            ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 180                   ; 0                                            ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                                            ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                                            ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                                            ; 0                              ;
;                                                             ;                       ;                                              ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                                            ; 0                              ;
;     -- By type:                                             ;                       ;                                              ;                                ;
;         -- Primary logic registers                          ; 5193 / 31760 ( 16 % ) ; 0 / 31760 ( 0 % )                            ; 0 / 31760 ( 0 % )              ;
;         -- Secondary logic registers                        ; 435 / 31760 ( 1 % )   ; 0 / 31760 ( 0 % )                            ; 0 / 31760 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                              ;                                ;
;         -- Design implementation registers                  ; 5208                  ; 0                                            ; 0                              ;
;         -- Routing optimization registers                   ; 420                   ; 0                                            ; 0                              ;
;                                                             ;                       ;                                              ;                                ;
;                                                             ;                       ;                                              ;                                ;
; Virtual pins                                                ; 0                     ; 0                                            ; 0                              ;
; I/O pins                                                    ; 9                     ; 0                                            ; 2                              ;
; I/O registers                                               ; 0                     ; 0                                            ; 0                              ;
; Total block memory bits                                     ; 0                     ; 0                                            ; 0                              ;
; Total block memory implementation bits                      ; 0                     ; 0                                            ; 0                              ;
; Clock enable block                                          ; 1 / 110 ( < 1 % )     ; 0 / 110 ( 0 % )                              ; 7 / 110 ( 6 % )                ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )                                ; 1 / 5 ( 20 % )                 ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                ; 1 / 1 ( 100 % )                ;
; PLL Output Counter                                          ; 0 / 45 ( 0 % )        ; 0 / 45 ( 0 % )                               ; 5 / 45 ( 11 % )                ;
; PLL Reconfiguration Block                                   ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )                                ; 1 / 5 ( 20 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )                                ; 1 / 5 ( 20 % )                 ;
;                                                             ;                       ;                                              ;                                ;
; Connections                                                 ;                       ;                                              ;                                ;
;     -- Input Connections                                    ; 7228                  ; 0                                            ; 45                             ;
;     -- Registered Input Connections                         ; 5298                  ; 0                                            ; 0                              ;
;     -- Output Connections                                   ; 45                    ; 0                                            ; 7228                           ;
;     -- Registered Output Connections                        ; 1                     ; 0                                            ; 0                              ;
;                                                             ;                       ;                                              ;                                ;
; Internal Connections                                        ;                       ;                                              ;                                ;
;     -- Total Connections                                    ; 51212                 ; 0                                            ; 7367                           ;
;     -- Registered Connections                               ; 23849                 ; 0                                            ; 0                              ;
;                                                             ;                       ;                                              ;                                ;
; External Connections                                        ;                       ;                                              ;                                ;
;     -- Top                                                  ; 0                     ; 0                                            ; 7273                           ;
;     -- spw_ulight_nofifo_hps_0_hps_io_border:border         ; 0                     ; 0                                            ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 7273                  ; 0                                            ; 0                              ;
;                                                             ;                       ;                                              ;                                ;
; Partition Interface                                         ;                       ;                                              ;                                ;
;     -- Input Ports                                          ; 3                     ; 0                                            ; 46                             ;
;     -- Output Ports                                         ; 8                     ; 0                                            ; 107                            ;
;     -- Bidir Ports                                          ; 0                     ; 0                                            ; 0                              ;
;                                                             ;                       ;                                              ;                                ;
; Registered Ports                                            ;                       ;                                              ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                                            ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                                            ; 0                              ;
;                                                             ;                       ;                                              ;                                ;
; Port Connectivity                                           ;                       ;                                              ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                                            ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                                            ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                                            ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                                            ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                                            ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                                            ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                                            ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                                            ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; FPGA_CLK1_50 ; V11   ; 3B       ; 15           ; 0            ; 0            ; 5193                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]       ; AH17  ; 4A       ; 46           ; 0            ; 34           ; 19                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AH16  ; 4A       ; 46           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED[0] ; W15   ; 5A       ; 68           ; 12           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1] ; AA24  ; 5A       ; 68           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2] ; V16   ; 5A       ; 68           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3] ; V15   ; 5A       ; 68           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4] ; AF26  ; 5A       ; 68           ; 10           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5] ; AE26  ; 5A       ; 68           ; 10           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6] ; Y16   ; 5A       ; 68           ; 12           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7] ; AA23  ; 5A       ; 68           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------+
; I/O Bank Usage                                                            ;
+----------+-----------------+---------------+--------------+---------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-----------------+---------------+--------------+---------------+
; B1L      ; 0 / 0 ( -- )    ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 1 / 32 ( 3 % )  ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 2 / 68 ( 3 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 8 / 16 ( 50 % ) ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 13 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
+----------+-----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 357        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 353        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 347        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 345        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 343        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 341        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 339        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 337        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 335        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 333        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 331        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 329        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 321        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 317        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 315        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 313        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 311        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 309        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 296        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 283        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 281        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 279        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 275        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 45         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 29         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 36         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 50         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 98         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 114        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 122        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 124        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 167        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 180        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 178        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA27     ; 201        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 211        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 43         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 32         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 31         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 176        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 199        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 49         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 33         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 35         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 30         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 174        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 197        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 195        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 47         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 37         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 57         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 65         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 79         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 113        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 119        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 127        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 172        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 185        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 56         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 51         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 61         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 64         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 55         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 63         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 81         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 95         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 111        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 121        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 129        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 170        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 168        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 187        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 183        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 54         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 69         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 67         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 72         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 59         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 62         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 71         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 73         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 87         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 97         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 105        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 120        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 166        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 80         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 70         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 88         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 93         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 96         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 101        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 89         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 109        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 112        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 103        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 125        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 128        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 131        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 75         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 77         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 78         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 83         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 86         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 91         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 94         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 99         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 104        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 107        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 110        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 115        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 117        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 123        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 126        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 359        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 355        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 361        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 363        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 362        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 360        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 349        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 324        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 319        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 325        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 310        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 298        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 285        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 273        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 265        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 368        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 375        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 373        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 371        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 369        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 367        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 365        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 382        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 354        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 348        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 340        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 326        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 318        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 316        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 323        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 308        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 302        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 300        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 289        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 271        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 263        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 370        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 377        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 387        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 398        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 380        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 352        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 342        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 332        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 307        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 304        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 303        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 287        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 293        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 269        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 257        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 255        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 364        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 376        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 432        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ; 385        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E11      ; 396        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 334        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 305        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 306        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 295        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 291        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 267        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 259        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 372        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 366        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 437        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 435        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 294        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 292        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 284        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 282        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 249        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 374        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 433        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 290        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 276        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 253        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 251        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 247        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 427        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H5       ; 423        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H6       ; 421        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 431        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 430        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 358        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 356        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 344        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 322        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 297        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 274        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 261        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 429        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 428        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 338        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 336        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 330        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 328        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 346        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 320        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 314        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 299        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 268        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 266        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 258        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 260        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 252        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 243        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 241        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 426        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 436        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 434        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 312        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 301        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 244        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 250        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 245        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 239        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 424        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 422        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ; 420        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 288        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 286        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 242        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 237        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 246        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 234        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 236        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 235        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 272        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 270        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 228        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 226        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 220        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 218        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 233        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 221        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 231        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 256        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 254        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 240        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 238        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 232        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 230        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 204        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 210        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 212        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 219        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 229        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 42         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 60         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 74         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 76         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 214        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 216        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 224        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 222        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 208        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 202        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 196        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 205        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 227        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 44         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 48         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 58         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 90         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 92         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 200        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 198        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 206        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 194        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 225        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 46         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 68         ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 106        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 181        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 179        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 192        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 190        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 188        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 186        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 191        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 193        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 217        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 223        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 40         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 34         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 66         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 82         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 108        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 177        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W25      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W26      ; 209        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 215        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 39         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 41         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 38         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 28         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 100        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 116        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 175        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 171        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 173        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 169        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 207        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 203        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 213        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; LED[6]   ; Missing drive strength and slew rate ;
; LED[7]   ; Missing drive strength and slew rate ;
; LED[0]   ; Missing drive strength and slew rate ;
; LED[1]   ; Missing drive strength and slew rate ;
; LED[2]   ; Missing drive strength and slew rate ;
; LED[3]   ; Missing drive strength and slew rate ;
; LED[4]   ; Missing drive strength and slew rate ;
; LED[5]   ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
;                                                                                                                                                               ;                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ;                           ;
;     -- PLL Type                                                                                                                                               ; Integer PLL               ;
;     -- PLL Location                                                                                                                                           ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                                                ; none                      ;
;     -- PLL Bandwidth                                                                                                                                          ; Auto                      ;
;         -- PLL Bandwidth Range                                                                                                                                ; 2100000 to 1400000 Hz     ;
;     -- Reference Clock Frequency                                                                                                                              ; 100.0 MHz                 ;
;     -- Reference Clock Sourced by                                                                                                                             ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                                                                                      ; 400.0 MHz                 ;
;     -- PLL Operation Mode                                                                                                                                     ; Direct                    ;
;     -- PLL Freq Min Lock                                                                                                                                      ; 75.000000 MHz             ;
;     -- PLL Freq Max Lock                                                                                                                                      ; 200.000000 MHz            ;
;     -- PLL Enable                                                                                                                                             ; On                        ;
;     -- PLL Fractional Division                                                                                                                                ; N/A                       ;
;     -- M Counter                                                                                                                                              ; 8                         ;
;     -- N Counter                                                                                                                                              ; 2                         ;
;     -- PLL Refclk Select                                                                                                                                      ;                           ;
;             -- PLL Refclk Select Location                                                                                                                     ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                             ; clk_0                     ;
;             -- PLL Reference Clock Input 1 source                                                                                                             ; clk_1                     ;
;             -- ADJPLLIN source                                                                                                                                ; N/A                       ;
;             -- CORECLKIN source                                                                                                                               ; N/A                       ;
;             -- IQTXRXCLKIN source                                                                                                                             ; N/A                       ;
;             -- PLLIQCLKIN source                                                                                                                              ; N/A                       ;
;             -- RXIQCLKIN source                                                                                                                               ; N/A                       ;
;             -- CLKIN(0) source                                                                                                                                ; FPGA_CLK1_50~input        ;
;             -- CLKIN(1) source                                                                                                                                ; N/A                       ;
;             -- CLKIN(2) source                                                                                                                                ; N/A                       ;
;             -- CLKIN(3) source                                                                                                                                ; N/A                       ;
;     -- PLL Output Counter                                                                                                                                     ;                           ;
;         -- spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[3].output_counter ;                           ;
;             -- Output Clock Frequency                                                                                                                         ; 100.0 MHz                 ;
;             -- Output Clock Location                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y6_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                         ; Off                       ;
;             -- Duty Cycle                                                                                                                                     ; 50.0000                   ;
;             -- Phase Shift                                                                                                                                    ; 0.000000 degrees          ;
;             -- C Counter                                                                                                                                      ; 4                         ;
;             -- C Counter PH Mux PRST                                                                                                                          ; 0                         ;
;             -- C Counter PRST                                                                                                                                 ; 1                         ;
;         -- spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;                           ;
;             -- Output Clock Frequency                                                                                                                         ; 5.0 MHz                   ;
;             -- Output Clock Location                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y1_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                         ; Off                       ;
;             -- Duty Cycle                                                                                                                                     ; 50.0000                   ;
;             -- Phase Shift                                                                                                                                    ; 0.000000 degrees          ;
;             -- C Counter                                                                                                                                      ; 80                        ;
;             -- C Counter PH Mux PRST                                                                                                                          ; 0                         ;
;             -- C Counter PRST                                                                                                                                 ; 1                         ;
;         -- spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[4].output_counter ;                           ;
;             -- Output Clock Frequency                                                                                                                         ; 200.0 MHz                 ;
;             -- Output Clock Location                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y2_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                         ; Off                       ;
;             -- Duty Cycle                                                                                                                                     ; 50.0000                   ;
;             -- Phase Shift                                                                                                                                    ; 0.000000 degrees          ;
;             -- C Counter                                                                                                                                      ; 2                         ;
;             -- C Counter PH Mux PRST                                                                                                                          ; 0                         ;
;             -- C Counter PRST                                                                                                                                 ; 1                         ;
;         -- spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[2].output_counter ;                           ;
;             -- Output Clock Frequency                                                                                                                         ; 50.0 MHz                  ;
;             -- Output Clock Location                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y0_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                         ; Off                       ;
;             -- Duty Cycle                                                                                                                                     ; 50.0000                   ;
;             -- Phase Shift                                                                                                                                    ; 0.000000 degrees          ;
;             -- C Counter                                                                                                                                      ; 8                         ;
;             -- C Counter PH Mux PRST                                                                                                                          ; 0                         ;
;             -- C Counter PRST                                                                                                                                 ; 1                         ;
;         -- spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[1].output_counter ;                           ;
;             -- Output Clock Frequency                                                                                                                         ; 10.0 MHz                  ;
;             -- Output Clock Location                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y8_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                         ; Off                       ;
;             -- Duty Cycle                                                                                                                                     ; 50.0000                   ;
;             -- Phase Shift                                                                                                                                    ; 0.000000 degrees          ;
;             -- C Counter                                                                                                                                      ; 40                        ;
;             -- C Counter PH Mux PRST                                                                                                                          ; 0                         ;
;             -- C Counter PRST                                                                                                                                 ; 1                         ;
;                                                                                                                                                               ;                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------------+
; Compilation Hierarchy Node                                                                    ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                        ; Entity Name                                   ; Library Name      ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------------+
; |spw_ulight_con                                                                               ; 4380.0 (3.9)         ; 4726.0 (3.9)                     ; 354.0 (0.0)                                       ; 8.0 (0.0)                        ; 0.0 (0.0)            ; 7445 (12)           ; 5628 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 11   ; 0            ; |spw_ulight_con                                                                                                                                                                                                                                                                                            ; spw_ulight_con                                ; work              ;
;    |FSM_SPW:FSM|                                                                              ; 47.5 (47.5)          ; 51.5 (51.5)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (82)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|FSM_SPW:FSM                                                                                                                                                                                                                                                                                ; FSM_SPW                                       ; work              ;
;    |FSM_SPW:FSM_B|                                                                            ; 48.9 (48.9)          ; 49.8 (49.8)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (81)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|FSM_SPW:FSM_B                                                                                                                                                                                                                                                                              ; FSM_SPW                                       ; work              ;
;    |RX_SPW:RX|                                                                                ; 46.0 (46.0)          ; 60.0 (60.0)                      ; 14.0 (14.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|RX_SPW:RX                                                                                                                                                                                                                                                                                  ; RX_SPW                                        ; work              ;
;    |RX_SPW:RX_B|                                                                              ; 46.5 (46.5)          ; 60.7 (60.7)                      ; 14.2 (14.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 78 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|RX_SPW:RX_B                                                                                                                                                                                                                                                                                ; RX_SPW                                        ; work              ;
;    |TX_SPW:TX|                                                                                ; 94.7 (94.7)          ; 94.8 (94.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 158 (158)           ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|TX_SPW:TX                                                                                                                                                                                                                                                                                  ; TX_SPW                                        ; work              ;
;    |TX_SPW:TX_B|                                                                              ; 92.7 (92.7)          ; 97.2 (97.2)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 158 (158)           ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|TX_SPW:TX_B                                                                                                                                                                                                                                                                                ; TX_SPW                                        ; work              ;
;    |debounce_db:db_system_spwulight|                                                          ; 12.3 (12.3)          ; 13.5 (13.5)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|debounce_db:db_system_spwulight                                                                                                                                                                                                                                                            ; debounce_db                                   ; work              ;
;    |detector_tokens:A|                                                                        ; 34.8 (34.8)          ; 50.2 (50.2)                      ; 15.3 (15.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (57)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|detector_tokens:A                                                                                                                                                                                                                                                                          ; detector_tokens                               ; work              ;
;    |detector_tokens:B|                                                                        ; 34.8 (34.8)          ; 45.0 (45.0)                      ; 10.2 (10.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (57)             ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|detector_tokens:B                                                                                                                                                                                                                                                                          ; detector_tokens                               ; work              ;
;    |spw_ulight_nofifo:AXI_INTERFACE|                                                          ; 3916.9 (0.0)         ; 4199.4 (0.0)                     ; 290.5 (0.0)                                       ; 8.0 (0.0)                        ; 0.0 (0.0)            ; 6685 (0)            ; 5172 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE                                                                                                                                                                                                                                                            ; spw_ulight_nofifo                             ; spw_ulight_nofifo ;
;       |altera_reset_controller:rst_controller|                                                ; -0.2 (0.0)           ; 1.5 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|altera_reset_controller:rst_controller                                                                                                                                                                                                                     ; altera_reset_controller                       ; spw_ulight_nofifo ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                          ; altera_reset_synchronizer                     ; spw_ulight_nofifo ;
;       |altera_reset_controller:rst_controller_001|                                            ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                 ; altera_reset_controller                       ; spw_ulight_nofifo ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                      ; altera_reset_synchronizer                     ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_MONITOR_A:monitor_a|                                                 ; 10.7 (10.7)          ; 11.4 (11.4)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_MONITOR_A:monitor_a                                                                                                                                                                                                                      ; spw_ulight_nofifo_MONITOR_A                   ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_MONITOR_A:monitor_b|                                                 ; 10.2 (10.2)          ; 12.3 (12.3)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_MONITOR_A:monitor_b                                                                                                                                                                                                                      ; spw_ulight_nofifo_MONITOR_A                   ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_auto_start:auto_start|                                               ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:auto_start                                                                                                                                                                                                                    ; spw_ulight_nofifo_auto_start                  ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_auto_start:auto_start_0|                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:auto_start_0                                                                                                                                                                                                                  ; spw_ulight_nofifo_auto_start                  ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_auto_start:credit_error_rx|                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:credit_error_rx                                                                                                                                                                                                               ; spw_ulight_nofifo_auto_start                  ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_auto_start:credit_error_rx_0|                                        ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:credit_error_rx_0                                                                                                                                                                                                             ; spw_ulight_nofifo_auto_start                  ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_auto_start:data_en_to_w|                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:data_en_to_w                                                                                                                                                                                                                  ; spw_ulight_nofifo_auto_start                  ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_auto_start:data_en_to_w_0|                                           ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:data_en_to_w_0                                                                                                                                                                                                                ; spw_ulight_nofifo_auto_start                  ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_auto_start:link_disable|                                             ; 0.9 (0.9)            ; 1.8 (1.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:link_disable                                                                                                                                                                                                                  ; spw_ulight_nofifo_auto_start                  ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_auto_start:link_disable_0|                                           ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:link_disable_0                                                                                                                                                                                                                ; spw_ulight_nofifo_auto_start                  ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_auto_start:link_start|                                               ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:link_start                                                                                                                                                                                                                    ; spw_ulight_nofifo_auto_start                  ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_auto_start:link_start_0|                                             ; 1.1 (1.1)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:link_start_0                                                                                                                                                                                                                  ; spw_ulight_nofifo_auto_start                  ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_auto_start:send_fct_now|                                             ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:send_fct_now                                                                                                                                                                                                                  ; spw_ulight_nofifo_auto_start                  ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_auto_start:send_fct_now_0|                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:send_fct_now_0                                                                                                                                                                                                                ; spw_ulight_nofifo_auto_start                  ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_auto_start:timec_en_to_tx|                                           ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:timec_en_to_tx                                                                                                                                                                                                                ; spw_ulight_nofifo_auto_start                  ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_auto_start:timec_en_to_tx_0|                                         ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:timec_en_to_tx_0                                                                                                                                                                                                              ; spw_ulight_nofifo_auto_start                  ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_clock_sel:clock_sel|                                                 ; 2.2 (2.2)            ; 2.9 (2.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_clock_sel:clock_sel                                                                                                                                                                                                                      ; spw_ulight_nofifo_clock_sel                   ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_data_rx_r:data_rx_r|                                                 ; 4.7 (4.7)            ; 5.2 (5.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_rx_r:data_rx_r                                                                                                                                                                                                                      ; spw_ulight_nofifo_data_rx_r                   ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_data_rx_r:data_rx_r_0|                                               ; 4.7 (4.7)            ; 5.7 (5.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_rx_r:data_rx_r_0                                                                                                                                                                                                                    ; spw_ulight_nofifo_data_rx_r                   ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_data_rx_ready:data_rx_ready|                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_rx_ready:data_rx_ready                                                                                                                                                                                                              ; spw_ulight_nofifo_data_rx_ready               ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_data_rx_ready:data_rx_ready_0|                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_rx_ready:data_rx_ready_0                                                                                                                                                                                                            ; spw_ulight_nofifo_data_rx_ready               ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_data_rx_ready:data_tx_ready|                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_rx_ready:data_tx_ready                                                                                                                                                                                                              ; spw_ulight_nofifo_data_rx_ready               ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_data_rx_ready:data_tx_ready_0|                                       ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_rx_ready:data_tx_ready_0                                                                                                                                                                                                            ; spw_ulight_nofifo_data_rx_ready               ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_data_rx_ready:timec_rx_ready|                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_rx_ready:timec_rx_ready                                                                                                                                                                                                             ; spw_ulight_nofifo_data_rx_ready               ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_data_rx_ready:timec_rx_ready_0|                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_rx_ready:timec_rx_ready_0                                                                                                                                                                                                           ; spw_ulight_nofifo_data_rx_ready               ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_data_rx_ready:timec_tx_ready|                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_rx_ready:timec_tx_ready                                                                                                                                                                                                             ; spw_ulight_nofifo_data_rx_ready               ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_data_rx_ready:timec_tx_ready_0|                                      ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_rx_ready:timec_tx_ready_0                                                                                                                                                                                                           ; spw_ulight_nofifo_data_rx_ready               ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_data_tx_to_w:data_tx_to_w|                                           ; 5.0 (5.0)            ; 6.2 (6.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_tx_to_w:data_tx_to_w                                                                                                                                                                                                                ; spw_ulight_nofifo_data_tx_to_w                ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_data_tx_to_w:data_tx_to_w_0|                                         ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_tx_to_w:data_tx_to_w_0                                                                                                                                                                                                              ; spw_ulight_nofifo_data_tx_to_w                ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_fsm_info:fsm_info|                                                   ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_fsm_info:fsm_info                                                                                                                                                                                                                        ; spw_ulight_nofifo_fsm_info                    ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_fsm_info:fsm_info_0|                                                 ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_fsm_info:fsm_info_0                                                                                                                                                                                                                      ; spw_ulight_nofifo_fsm_info                    ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_hps_0:hps_0|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_hps_0:hps_0                                                                                                                                                                                                                              ; spw_ulight_nofifo_hps_0                       ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_hps_0:hps_0|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                      ; spw_ulight_nofifo_hps_0_fpga_interfaces       ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_led_fpga:led_fpga|                                                   ; 3.8 (3.8)            ; 4.2 (4.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_led_fpga:led_fpga                                                                                                                                                                                                                        ; spw_ulight_nofifo_led_fpga                    ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|                                 ; 3832.6 (0.0)         ; 4096.0 (0.0)                     ; 271.4 (0.0)                                       ; 8.0 (0.0)                        ; 0.0 (0.0)            ; 6517 (0)            ; 5025 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                      ; spw_ulight_nofifo_mm_interconnect_0           ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:auto_start_0_s1_agent_rdata_fifo|                             ; 2.5 (2.5)            ; 2.9 (2.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_0_s1_agent_rdata_fifo                                                                                                                                               ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:auto_start_0_s1_agent_rsp_fifo|                               ; 19.9 (19.9)          ; 21.0 (21.0)                      ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 25 (25)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_0_s1_agent_rsp_fifo                                                                                                                                                 ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:auto_start_s1_agent_rdata_fifo|                               ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_s1_agent_rdata_fifo                                                                                                                                                 ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:auto_start_s1_agent_rsp_fifo|                                 ; 18.7 (18.7)          ; 19.6 (19.6)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_s1_agent_rsp_fifo                                                                                                                                                   ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:clock_sel_s1_agent_rdata_fifo|                                ; 4.2 (4.2)            ; 4.6 (4.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_sel_s1_agent_rdata_fifo                                                                                                                                                  ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:clock_sel_s1_agent_rsp_fifo|                                  ; 17.7 (17.7)          ; 19.8 (19.8)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_sel_s1_agent_rsp_fifo                                                                                                                                                    ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:credit_error_rx_0_s1_agent_rdata_fifo|                        ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:credit_error_rx_0_s1_agent_rdata_fifo                                                                                                                                          ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:credit_error_rx_0_s1_agent_rsp_fifo|                          ; 17.0 (17.0)          ; 22.4 (22.4)                      ; 5.4 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:credit_error_rx_0_s1_agent_rsp_fifo                                                                                                                                            ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:credit_error_rx_s1_agent_rdata_fifo|                          ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:credit_error_rx_s1_agent_rdata_fifo                                                                                                                                            ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:credit_error_rx_s1_agent_rsp_fifo|                            ; 18.4 (18.4)          ; 19.9 (19.9)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:credit_error_rx_s1_agent_rsp_fifo                                                                                                                                              ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:data_en_to_w_0_s1_agent_rdata_fifo|                           ; 2.2 (2.2)            ; 2.7 (2.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_en_to_w_0_s1_agent_rdata_fifo                                                                                                                                             ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:data_en_to_w_0_s1_agent_rsp_fifo|                             ; 19.7 (19.7)          ; 20.4 (20.4)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_en_to_w_0_s1_agent_rsp_fifo                                                                                                                                               ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:data_en_to_w_s1_agent_rdata_fifo|                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_en_to_w_s1_agent_rdata_fifo                                                                                                                                               ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:data_en_to_w_s1_agent_rsp_fifo|                               ; 18.8 (18.8)          ; 19.3 (19.3)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_en_to_w_s1_agent_rsp_fifo                                                                                                                                                 ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:data_rx_r_0_s1_agent_rdata_fifo|                              ; 8.2 (8.2)            ; 8.3 (8.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_r_0_s1_agent_rdata_fifo                                                                                                                                                ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:data_rx_r_0_s1_agent_rsp_fifo|                                ; 16.4 (16.4)          ; 17.4 (17.4)                      ; 1.3 (1.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 24 (24)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_r_0_s1_agent_rsp_fifo                                                                                                                                                  ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:data_rx_r_s1_agent_rdata_fifo|                                ; 8.5 (8.5)            ; 8.9 (8.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_r_s1_agent_rdata_fifo                                                                                                                                                  ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:data_rx_r_s1_agent_rsp_fifo|                                  ; 13.2 (13.2)          ; 19.6 (19.6)                      ; 6.4 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_r_s1_agent_rsp_fifo                                                                                                                                                    ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:data_rx_ready_0_s1_agent_rdata_fifo|                          ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_ready_0_s1_agent_rdata_fifo                                                                                                                                            ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:data_rx_ready_0_s1_agent_rsp_fifo|                            ; 16.5 (16.5)          ; 18.2 (18.2)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_ready_0_s1_agent_rsp_fifo                                                                                                                                              ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:data_rx_ready_s1_agent_rdata_fifo|                            ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_ready_s1_agent_rdata_fifo                                                                                                                                              ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:data_rx_ready_s1_agent_rsp_fifo|                              ; 13.4 (13.4)          ; 20.8 (20.8)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_ready_s1_agent_rsp_fifo                                                                                                                                                ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:data_tx_ready_0_s1_agent_rdata_fifo|                          ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_ready_0_s1_agent_rdata_fifo                                                                                                                                            ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:data_tx_ready_0_s1_agent_rsp_fifo|                            ; 16.9 (16.9)          ; 16.9 (16.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_ready_0_s1_agent_rsp_fifo                                                                                                                                              ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:data_tx_ready_s1_agent_rdata_fifo|                            ; 2.7 (2.7)            ; 2.9 (2.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_ready_s1_agent_rdata_fifo                                                                                                                                              ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:data_tx_ready_s1_agent_rsp_fifo|                              ; 13.5 (13.5)          ; 19.0 (19.0)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_ready_s1_agent_rsp_fifo                                                                                                                                                ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:data_tx_to_w_0_s1_agent_rdata_fifo|                           ; 8.3 (8.3)            ; 9.9 (9.9)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_0_s1_agent_rdata_fifo                                                                                                                                             ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:data_tx_to_w_0_s1_agent_rsp_fifo|                             ; 16.3 (16.3)          ; 21.7 (21.7)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_0_s1_agent_rsp_fifo                                                                                                                                               ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:data_tx_to_w_s1_agent_rdata_fifo|                             ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_s1_agent_rdata_fifo                                                                                                                                               ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:data_tx_to_w_s1_agent_rsp_fifo|                               ; 18.8 (18.8)          ; 19.7 (19.7)                      ; 1.1 (1.1)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 25 (25)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_s1_agent_rsp_fifo                                                                                                                                                 ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:fsm_info_0_s1_agent_rdata_fifo|                               ; 6.0 (6.0)            ; 6.3 (6.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fsm_info_0_s1_agent_rdata_fifo                                                                                                                                                 ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:fsm_info_0_s1_agent_rsp_fifo|                                 ; 12.6 (12.6)          ; 17.5 (17.5)                      ; 4.9 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fsm_info_0_s1_agent_rsp_fifo                                                                                                                                                   ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:fsm_info_s1_agent_rdata_fifo|                                 ; 5.7 (5.7)            ; 5.8 (5.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fsm_info_s1_agent_rdata_fifo                                                                                                                                                   ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:fsm_info_s1_agent_rsp_fifo|                                   ; 16.7 (16.7)          ; 17.5 (17.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fsm_info_s1_agent_rsp_fifo                                                                                                                                                     ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:led_fpga_s1_agent_rdata_fifo|                                 ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_fpga_s1_agent_rdata_fifo                                                                                                                                                   ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:led_fpga_s1_agent_rsp_fifo|                                   ; 18.1 (18.1)          ; 19.8 (19.8)                      ; 1.7 (1.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 25 (25)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_fpga_s1_agent_rsp_fifo                                                                                                                                                     ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:link_disable_0_s1_agent_rdata_fifo|                           ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_0_s1_agent_rdata_fifo                                                                                                                                             ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:link_disable_0_s1_agent_rsp_fifo|                             ; 19.7 (19.7)          ; 20.7 (20.7)                      ; 1.1 (1.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 25 (25)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_0_s1_agent_rsp_fifo                                                                                                                                               ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:link_disable_s1_agent_rdata_fifo|                             ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_s1_agent_rdata_fifo                                                                                                                                               ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:link_disable_s1_agent_rsp_fifo|                               ; 19.6 (19.6)          ; 19.7 (19.7)                      ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 25 (25)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_s1_agent_rsp_fifo                                                                                                                                                 ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:link_start_0_s1_agent_rdata_fifo|                             ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_0_s1_agent_rdata_fifo                                                                                                                                               ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:link_start_0_s1_agent_rsp_fifo|                               ; 18.7 (18.7)          ; 19.9 (19.9)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_0_s1_agent_rsp_fifo                                                                                                                                                 ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:link_start_s1_agent_rdata_fifo|                               ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_s1_agent_rdata_fifo                                                                                                                                                 ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:link_start_s1_agent_rsp_fifo|                                 ; 17.8 (17.8)          ; 21.9 (21.9)                      ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_s1_agent_rsp_fifo                                                                                                                                                   ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:monitor_a_s1_agent_rdata_fifo|                                ; 12.8 (12.8)          ; 13.9 (13.9)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:monitor_a_s1_agent_rdata_fifo                                                                                                                                                  ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:monitor_a_s1_agent_rsp_fifo|                                  ; 16.8 (16.8)          ; 19.0 (19.0)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:monitor_a_s1_agent_rsp_fifo                                                                                                                                                    ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:monitor_b_s1_agent_rdata_fifo|                                ; 12.8 (12.8)          ; 13.5 (13.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:monitor_b_s1_agent_rdata_fifo                                                                                                                                                  ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:monitor_b_s1_agent_rsp_fifo|                                  ; 13.2 (13.2)          ; 19.6 (19.6)                      ; 6.4 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:monitor_b_s1_agent_rsp_fifo                                                                                                                                                    ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:send_fct_now_0_s1_agent_rdata_fifo|                           ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:send_fct_now_0_s1_agent_rdata_fifo                                                                                                                                             ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:send_fct_now_0_s1_agent_rsp_fifo|                             ; 19.4 (19.4)          ; 20.1 (20.1)                      ; 1.0 (1.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 25 (25)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:send_fct_now_0_s1_agent_rsp_fifo                                                                                                                                               ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:send_fct_now_s1_agent_rdata_fifo|                             ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:send_fct_now_s1_agent_rdata_fifo                                                                                                                                               ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:send_fct_now_s1_agent_rsp_fifo|                               ; 19.3 (19.3)          ; 20.1 (20.1)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:send_fct_now_s1_agent_rsp_fifo                                                                                                                                                 ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:timec_en_to_tx_0_s1_agent_rdata_fifo|                         ; 2.0 (2.0)            ; 2.8 (2.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_en_to_tx_0_s1_agent_rdata_fifo                                                                                                                                           ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:timec_en_to_tx_0_s1_agent_rsp_fifo|                           ; 20.1 (20.1)          ; 20.8 (20.8)                      ; 0.9 (0.9)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 25 (25)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_en_to_tx_0_s1_agent_rsp_fifo                                                                                                                                             ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:timec_en_to_tx_s1_agent_rdata_fifo|                           ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_en_to_tx_s1_agent_rdata_fifo                                                                                                                                             ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:timec_en_to_tx_s1_agent_rsp_fifo|                             ; 19.8 (19.8)          ; 20.3 (20.3)                      ; 0.9 (0.9)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 25 (25)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_en_to_tx_s1_agent_rsp_fifo                                                                                                                                               ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:timec_rx_r_0_s1_agent_rdata_fifo|                             ; 7.6 (7.6)            ; 8.3 (8.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_r_0_s1_agent_rdata_fifo                                                                                                                                               ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:timec_rx_r_0_s1_agent_rsp_fifo|                               ; 13.8 (13.8)          ; 16.8 (16.8)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_r_0_s1_agent_rsp_fifo                                                                                                                                                 ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:timec_rx_r_s1_agent_rdata_fifo|                               ; 7.5 (7.5)            ; 8.2 (8.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_r_s1_agent_rdata_fifo                                                                                                                                                 ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:timec_rx_r_s1_agent_rsp_fifo|                                 ; 16.0 (16.0)          ; 17.2 (17.2)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_r_s1_agent_rsp_fifo                                                                                                                                                   ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:timec_rx_ready_0_s1_agent_rdata_fifo|                         ; 2.5 (2.5)            ; 2.6 (2.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_ready_0_s1_agent_rdata_fifo                                                                                                                                           ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:timec_rx_ready_0_s1_agent_rsp_fifo|                           ; 15.8 (15.8)          ; 18.6 (18.6)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_ready_0_s1_agent_rsp_fifo                                                                                                                                             ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:timec_rx_ready_s1_agent_rdata_fifo|                           ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_ready_s1_agent_rdata_fifo                                                                                                                                             ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:timec_rx_ready_s1_agent_rsp_fifo|                             ; 12.7 (12.7)          ; 21.8 (21.8)                      ; 9.2 (9.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_ready_s1_agent_rsp_fifo                                                                                                                                               ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:timec_tx_ready_0_s1_agent_rdata_fifo|                         ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_ready_0_s1_agent_rdata_fifo                                                                                                                                           ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:timec_tx_ready_0_s1_agent_rsp_fifo|                           ; 17.1 (17.1)          ; 17.2 (17.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_ready_0_s1_agent_rsp_fifo                                                                                                                                             ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:timec_tx_ready_s1_agent_rdata_fifo|                           ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_ready_s1_agent_rdata_fifo                                                                                                                                             ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:timec_tx_ready_s1_agent_rsp_fifo|                             ; 13.8 (13.8)          ; 21.1 (21.1)                      ; 7.4 (7.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_ready_s1_agent_rsp_fifo                                                                                                                                               ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:timec_tx_to_w_0_s1_agent_rdata_fifo|                          ; 7.8 (7.8)            ; 8.8 (8.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_to_w_0_s1_agent_rdata_fifo                                                                                                                                            ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:timec_tx_to_w_0_s1_agent_rsp_fifo|                            ; 18.0 (18.0)          ; 19.7 (19.7)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_to_w_0_s1_agent_rsp_fifo                                                                                                                                              ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:timec_tx_to_w_s1_agent_rdata_fifo|                            ; 8.3 (8.3)            ; 9.2 (9.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_to_w_s1_agent_rdata_fifo                                                                                                                                              ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_avalon_sc_fifo:timec_tx_to_w_s1_agent_rsp_fifo|                              ; 19.1 (19.1)          ; 19.1 (19.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_to_w_s1_agent_rsp_fifo                                                                                                                                                ; altera_avalon_sc_fifo                         ; spw_ulight_nofifo ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                             ; 58.7 (29.0)          ; 59.8 (30.3)                      ; 1.2 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 109 (56)            ; 32 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                               ; altera_merlin_axi_master_ni                   ; spw_ulight_nofifo ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 29.5 (29.5)          ; 29.5 (29.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                         ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|                          ; 47.7 (0.0)           ; 51.9 (0.0)                       ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter                                                                                                                                            ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 47.7 (47.5)          ; 51.9 (51.7)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (69)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                            ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size      ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:auto_start_s1_burst_adapter|                            ; 45.0 (0.0)           ; 46.9 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_s1_burst_adapter                                                                                                                                              ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 45.0 (44.7)          ; 46.9 (46.7)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (63)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                              ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size        ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:clock_sel_s1_burst_adapter|                             ; 48.6 (0.0)           ; 50.1 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clock_sel_s1_burst_adapter                                                                                                                                               ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 48.6 (48.3)          ; 50.1 (49.9)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (67)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                               ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size         ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:credit_error_rx_0_s1_burst_adapter|                     ; 43.6 (0.0)           ; 46.7 (0.0)                       ; 3.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_0_s1_burst_adapter                                                                                                                                       ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 43.6 (43.3)          ; 46.7 (46.4)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (61)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                       ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:credit_error_rx_s1_burst_adapter|                       ; 45.2 (0.0)           ; 46.2 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_s1_burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 45.2 (44.9)          ; 46.2 (45.9)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (61)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                         ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size   ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:data_en_to_w_0_s1_burst_adapter|                        ; 46.8 (0.0)           ; 50.6 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_0_s1_burst_adapter                                                                                                                                          ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 46.8 (46.6)          ; 50.6 (50.4)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (65)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                          ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size    ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:data_en_to_w_s1_burst_adapter|                          ; 47.2 (0.0)           ; 49.3 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_s1_burst_adapter                                                                                                                                            ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 47.2 (47.0)          ; 49.3 (49.1)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (65)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                            ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size      ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:data_rx_r_0_s1_burst_adapter|                           ; 36.8 (0.0)           ; 38.2 (0.0)                       ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_0_s1_burst_adapter                                                                                                                                             ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 36.8 (36.2)          ; 38.2 (37.3)                      ; 1.5 (1.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 54 (52)             ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                             ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size       ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:data_rx_r_s1_burst_adapter|                             ; 39.2 (0.0)           ; 42.3 (0.0)                       ; 3.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (0)              ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_s1_burst_adapter                                                                                                                                               ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 39.2 (38.6)          ; 42.3 (41.5)                      ; 3.1 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (57)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                               ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size         ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:data_rx_ready_0_s1_burst_adapter|                       ; 36.8 (0.0)           ; 37.4 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 56 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_0_s1_burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 36.8 (36.1)          ; 37.4 (36.9)                      ; 0.7 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (52)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                         ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size   ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:data_rx_ready_s1_burst_adapter|                         ; 37.1 (0.0)           ; 37.7 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_s1_burst_adapter                                                                                                                                           ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 37.1 (36.1)          ; 37.7 (37.0)                      ; 0.6 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (53)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                           ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size     ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:data_tx_ready_0_s1_burst_adapter|                       ; 37.1 (0.0)           ; 37.7 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_0_s1_burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 37.1 (36.4)          ; 37.7 (37.0)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (51)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                         ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size   ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:data_tx_ready_s1_burst_adapter|                         ; 36.2 (0.0)           ; 38.7 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_s1_burst_adapter                                                                                                                                           ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 36.2 (35.5)          ; 38.7 (38.1)                      ; 2.5 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (53)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                           ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size     ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:data_tx_to_w_0_s1_burst_adapter|                        ; 46.7 (0.0)           ; 49.5 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_0_s1_burst_adapter                                                                                                                                          ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 46.7 (46.5)          ; 49.5 (49.2)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (63)             ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                          ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size    ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:data_tx_to_w_s1_burst_adapter|                          ; 48.2 (0.0)           ; 53.6 (0.0)                       ; 5.4 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_s1_burst_adapter                                                                                                                                            ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 48.2 (48.0)          ; 53.6 (53.3)                      ; 5.4 (5.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 67 (66)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                            ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size      ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:fsm_info_0_s1_burst_adapter|                            ; 36.8 (0.0)           ; 37.7 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_0_s1_burst_adapter                                                                                                                                              ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 36.8 (36.3)          ; 37.7 (36.9)                      ; 0.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (52)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                              ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size        ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:fsm_info_s1_burst_adapter|                              ; 36.8 (0.0)           ; 38.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_s1_burst_adapter                                                                                                                                                ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 36.8 (35.8)          ; 38.3 (37.6)                      ; 1.5 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (52)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size          ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:led_fpga_s1_burst_adapter|                              ; 49.4 (0.0)           ; 51.2 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (0)              ; 68 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_fpga_s1_burst_adapter                                                                                                                                                ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 49.4 (49.2)          ; 51.2 (50.9)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (70)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size          ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:link_disable_0_s1_burst_adapter|                        ; 46.7 (0.0)           ; 48.7 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_0_s1_burst_adapter                                                                                                                                          ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 46.7 (46.5)          ; 48.7 (48.4)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (64)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                          ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size    ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:link_disable_s1_burst_adapter|                          ; 45.7 (0.0)           ; 47.9 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter                                                                                                                                            ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 45.7 (45.5)          ; 47.9 (47.6)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (63)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                            ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size      ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:link_start_0_s1_burst_adapter|                          ; 46.1 (0.0)           ; 48.7 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_0_s1_burst_adapter                                                                                                                                            ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 46.1 (45.8)          ; 48.7 (48.4)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (63)             ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                            ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size      ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:link_start_s1_burst_adapter|                            ; 46.5 (0.0)           ; 50.9 (0.0)                       ; 4.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter                                                                                                                                              ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 46.5 (46.2)          ; 50.9 (50.6)                      ; 4.4 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (64)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                              ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size        ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:monitor_a_s1_burst_adapter|                             ; 36.2 (0.0)           ; 36.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:monitor_a_s1_burst_adapter                                                                                                                                               ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 36.2 (35.5)          ; 36.3 (35.5)                      ; 0.3 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 54 (52)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                               ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size         ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:monitor_b_s1_burst_adapter|                             ; 36.5 (0.0)           ; 38.2 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:monitor_b_s1_burst_adapter                                                                                                                                               ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 36.5 (35.8)          ; 38.2 (37.3)                      ; 1.7 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (53)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                               ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size         ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:send_fct_now_0_s1_burst_adapter|                        ; 47.5 (0.0)           ; 49.4 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_0_s1_burst_adapter                                                                                                                                          ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 47.5 (47.2)          ; 49.4 (49.2)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (64)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                          ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size    ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:send_fct_now_s1_burst_adapter|                          ; 44.3 (0.0)           ; 47.9 (0.0)                       ; 3.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_s1_burst_adapter                                                                                                                                            ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 44.3 (44.1)          ; 47.9 (47.7)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (63)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                            ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size      ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:timec_en_to_tx_0_s1_burst_adapter|                      ; 44.0 (0.0)           ; 45.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_0_s1_burst_adapter                                                                                                                                        ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 44.0 (43.7)          ; 45.0 (44.7)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (62)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                        ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size  ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:timec_en_to_tx_s1_burst_adapter|                        ; 45.3 (0.0)           ; 48.5 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_s1_burst_adapter                                                                                                                                          ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 45.3 (45.1)          ; 48.5 (48.2)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (64)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                          ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size    ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:timec_rx_r_0_s1_burst_adapter|                          ; 35.8 (0.0)           ; 36.4 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_0_s1_burst_adapter                                                                                                                                            ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 35.8 (35.2)          ; 36.4 (35.4)                      ; 0.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (52)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                            ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.6 (0.6)            ; 0.9 (0.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size      ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:timec_rx_r_s1_burst_adapter|                            ; 37.3 (0.0)           ; 38.0 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 56 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_s1_burst_adapter                                                                                                                                              ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 37.3 (36.7)          ; 38.0 (37.4)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (52)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                              ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size        ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:timec_rx_ready_0_s1_burst_adapter|                      ; 37.0 (0.0)           ; 38.2 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 58 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_0_s1_burst_adapter                                                                                                                                        ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 37.0 (36.3)          ; 38.2 (37.6)                      ; 1.2 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (53)             ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                        ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size  ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:timec_rx_ready_s1_burst_adapter|                        ; 36.3 (0.0)           ; 36.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 56 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_s1_burst_adapter                                                                                                                                          ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 36.3 (35.8)          ; 36.3 (35.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (52)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                          ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size    ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:timec_tx_ready_0_s1_burst_adapter|                      ; 36.1 (0.0)           ; 37.5 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_ready_0_s1_burst_adapter                                                                                                                                        ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 36.1 (35.2)          ; 37.5 (36.9)                      ; 1.4 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (51)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                        ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size  ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:timec_tx_ready_s1_burst_adapter|                        ; 36.3 (0.0)           ; 38.3 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_ready_s1_burst_adapter                                                                                                                                          ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 36.3 (35.6)          ; 38.3 (37.7)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (53)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                          ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size    ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:timec_tx_to_w_0_s1_burst_adapter|                       ; 47.7 (0.0)           ; 49.4 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_0_s1_burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 47.7 (47.4)          ; 49.4 (49.2)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (63)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                         ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size   ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_burst_adapter:timec_tx_to_w_s1_burst_adapter|                         ; 46.7 (0.0)           ; 47.9 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_s1_burst_adapter                                                                                                                                           ; altera_merlin_burst_adapter                   ; spw_ulight_nofifo ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 46.7 (46.5)          ; 47.9 (47.7)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (63)             ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                           ; altera_merlin_burst_adapter_13_1              ; spw_ulight_nofifo ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size     ; altera_merlin_address_alignment               ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:auto_start_0_s1_agent|                                    ; 15.1 (5.1)           ; 16.8 (6.1)                       ; 1.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (9)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:auto_start_0_s1_agent                                                                                                                                                      ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.0 (10.0)          ; 10.7 (10.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:auto_start_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                        ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:auto_start_s1_agent|                                      ; 14.8 (5.2)           ; 15.3 (5.7)                       ; 0.6 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (9)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:auto_start_s1_agent                                                                                                                                                        ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.5 (9.5)            ; 9.7 (9.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:auto_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                          ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:clock_sel_s1_agent|                                       ; 15.4 (5.2)           ; 15.5 (5.2)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (9)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clock_sel_s1_agent                                                                                                                                                         ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clock_sel_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                           ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:credit_error_rx_0_s1_agent|                               ; 13.8 (4.5)           ; 17.0 (5.2)                       ; 3.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:credit_error_rx_0_s1_agent                                                                                                                                                 ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.3 (9.3)            ; 11.8 (11.8)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:credit_error_rx_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                   ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:credit_error_rx_s1_agent|                                 ; 15.0 (5.2)           ; 15.3 (5.2)                       ; 0.3 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:credit_error_rx_s1_agent                                                                                                                                                   ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.8 (9.8)            ; 10.1 (10.1)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:credit_error_rx_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                     ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:data_en_to_w_0_s1_agent|                                  ; 15.0 (5.0)           ; 15.0 (5.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_en_to_w_0_s1_agent                                                                                                                                                    ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_en_to_w_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                      ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:data_en_to_w_s1_agent|                                    ; 15.2 (4.9)           ; 15.2 (4.9)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_en_to_w_s1_agent                                                                                                                                                      ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.2 (10.2)          ; 10.3 (10.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_en_to_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                        ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:data_rx_r_0_s1_agent|                                     ; 12.0 (2.2)           ; 11.8 (2.3)                       ; 0.0 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 21 (4)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_r_0_s1_agent                                                                                                                                                       ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_r_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                         ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:data_rx_r_s1_agent|                                       ; 11.3 (1.5)           ; 11.3 (1.7)                       ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_r_s1_agent                                                                                                                                                         ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                           ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:data_rx_ready_0_s1_agent|                                 ; 12.1 (2.2)           ; 12.7 (2.2)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (4)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_ready_0_s1_agent                                                                                                                                                   ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.9 (9.9)            ; 10.6 (10.6)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_ready_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                     ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:data_rx_ready_s1_agent|                                   ; 11.3 (1.7)           ; 12.7 (1.7)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_ready_s1_agent                                                                                                                                                     ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.7 (9.7)            ; 11.0 (11.0)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                       ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:data_tx_ready_0_s1_agent|                                 ; 11.7 (1.8)           ; 11.7 (1.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (4)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_tx_ready_0_s1_agent                                                                                                                                                   ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_tx_ready_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                     ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:data_tx_ready_s1_agent|                                   ; 11.2 (1.4)           ; 11.2 (1.4)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_tx_ready_s1_agent                                                                                                                                                     ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.7 (9.7)            ; 9.8 (9.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_tx_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                       ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:data_tx_to_w_0_s1_agent|                                  ; 15.2 (5.2)           ; 15.7 (5.2)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_tx_to_w_0_s1_agent                                                                                                                                                    ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.8 (9.8)            ; 10.5 (10.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_tx_to_w_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                      ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:data_tx_to_w_s1_agent|                                    ; 14.7 (4.7)           ; 15.9 (5.9)                       ; 1.2 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_tx_to_w_s1_agent                                                                                                                                                      ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_tx_to_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                        ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:fsm_info_0_s1_agent|                                      ; 11.7 (2.0)           ; 12.5 (2.2)                       ; 0.8 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (4)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fsm_info_0_s1_agent                                                                                                                                                        ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.7 (9.7)            ; 10.3 (10.3)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fsm_info_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                          ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:fsm_info_s1_agent|                                        ; 11.5 (2.0)           ; 11.5 (2.2)                       ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (4)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fsm_info_s1_agent                                                                                                                                                          ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.3 (9.3)            ; 9.3 (9.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fsm_info_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                            ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:led_fpga_s1_agent|                                        ; 15.2 (5.0)           ; 15.3 (5.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (9)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_fpga_s1_agent                                                                                                                                                          ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.2 (10.2)          ; 10.3 (10.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_fpga_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                            ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:link_disable_0_s1_agent|                                  ; 15.6 (4.9)           ; 16.6 (6.0)                       ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_disable_0_s1_agent                                                                                                                                                    ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.6 (10.6)          ; 10.6 (10.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_disable_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                      ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:link_disable_s1_agent|                                    ; 15.3 (5.0)           ; 15.3 (5.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_disable_s1_agent                                                                                                                                                      ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.8 (9.8)            ; 10.3 (10.3)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_disable_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                        ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:link_start_0_s1_agent|                                    ; 15.4 (5.3)           ; 15.4 (5.3)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_0_s1_agent                                                                                                                                                      ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.1 (10.1)          ; 10.1 (10.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                        ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:link_start_s1_agent|                                      ; 14.8 (4.8)           ; 16.2 (5.6)                       ; 1.4 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_s1_agent                                                                                                                                                        ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.0 (10.0)          ; 10.7 (10.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                          ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:monitor_a_s1_agent|                                       ; 12.3 (2.2)           ; 13.3 (2.2)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (4)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:monitor_a_s1_agent                                                                                                                                                         ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.2 (10.2)          ; 11.2 (11.2)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:monitor_a_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                           ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:monitor_b_s1_agent|                                       ; 10.7 (1.5)           ; 10.7 (1.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:monitor_b_s1_agent                                                                                                                                                         ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:monitor_b_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                           ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:send_fct_now_0_s1_agent|                                  ; 14.7 (4.7)           ; 16.5 (6.3)                       ; 1.8 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:send_fct_now_0_s1_agent                                                                                                                                                    ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.0 (10.0)          ; 10.2 (10.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:send_fct_now_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                      ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:send_fct_now_s1_agent|                                    ; 15.0 (4.8)           ; 15.5 (4.8)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:send_fct_now_s1_agent                                                                                                                                                      ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.2 (10.2)          ; 10.7 (10.7)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:send_fct_now_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                        ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:timec_en_to_tx_0_s1_agent|                                ; 15.6 (5.5)           ; 15.6 (5.6)                       ; 0.0 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_en_to_tx_0_s1_agent                                                                                                                                                  ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_en_to_tx_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                    ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:timec_en_to_tx_s1_agent|                                  ; 15.0 (5.0)           ; 15.3 (5.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_en_to_tx_s1_agent                                                                                                                                                    ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.0 (10.0)          ; 10.3 (10.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_en_to_tx_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                      ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:timec_rx_r_0_s1_agent|                                    ; 11.8 (2.0)           ; 11.8 (2.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (4)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_rx_r_0_s1_agent                                                                                                                                                      ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_rx_r_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                        ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:timec_rx_r_s1_agent|                                      ; 11.8 (2.0)           ; 12.3 (2.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (4)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_rx_r_s1_agent                                                                                                                                                        ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.8 (9.8)            ; 10.3 (10.3)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_rx_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                          ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:timec_rx_ready_0_s1_agent|                                ; 11.2 (1.2)           ; 11.2 (1.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (3)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_rx_ready_0_s1_agent                                                                                                                                                  ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.8 (9.8)            ; 9.9 (9.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_rx_ready_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                    ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:timec_rx_ready_s1_agent|                                  ; 12.0 (1.8)           ; 12.2 (1.8)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (4)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_rx_ready_s1_agent                                                                                                                                                    ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.8 (9.8)            ; 10.5 (10.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_rx_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                      ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:timec_tx_ready_0_s1_agent|                                ; 11.6 (1.9)           ; 11.6 (1.9)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (4)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_tx_ready_0_s1_agent                                                                                                                                                  ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_tx_ready_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                    ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:timec_tx_ready_s1_agent|                                  ; 11.2 (1.5)           ; 11.2 (1.7)                       ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_tx_ready_s1_agent                                                                                                                                                    ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.6 (9.6)            ; 9.6 (9.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_tx_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                      ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:timec_tx_to_w_0_s1_agent|                                 ; 14.8 (5.0)           ; 14.9 (5.4)                       ; 0.1 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_tx_to_w_0_s1_agent                                                                                                                                                   ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_tx_to_w_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                     ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_agent:timec_tx_to_w_s1_agent|                                   ; 15.8 (5.4)           ; 16.7 (6.3)                       ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_tx_to_w_s1_agent                                                                                                                                                     ; altera_merlin_slave_agent                     ; spw_ulight_nofifo ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_tx_to_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                       ; altera_merlin_burst_uncompressor              ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:auto_start_0_s1_translator|                          ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:auto_start_0_s1_translator                                                                                                                                            ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:auto_start_s1_translator|                            ; 2.8 (2.8)            ; 2.9 (2.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:auto_start_s1_translator                                                                                                                                              ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:clock_sel_s1_translator|                             ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clock_sel_s1_translator                                                                                                                                               ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:credit_error_rx_0_s1_translator|                     ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:credit_error_rx_0_s1_translator                                                                                                                                       ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:credit_error_rx_s1_translator|                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:credit_error_rx_s1_translator                                                                                                                                         ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:data_en_to_w_0_s1_translator|                        ; 2.6 (2.6)            ; 2.7 (2.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_en_to_w_0_s1_translator                                                                                                                                          ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:data_en_to_w_s1_translator|                          ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_en_to_w_s1_translator                                                                                                                                            ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:data_rx_r_0_s1_translator|                           ; 1.1 (1.1)            ; 4.3 (4.3)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_rx_r_0_s1_translator                                                                                                                                             ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:data_rx_r_s1_translator|                             ; 1.9 (1.9)            ; 5.0 (5.0)                        ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_rx_r_s1_translator                                                                                                                                               ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:data_rx_ready_0_s1_translator|                       ; 1.3 (1.3)            ; 1.6 (1.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_rx_ready_0_s1_translator                                                                                                                                         ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:data_rx_ready_s1_translator|                         ; 1.6 (1.6)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_rx_ready_s1_translator                                                                                                                                           ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:data_tx_ready_0_s1_translator|                       ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_tx_ready_0_s1_translator                                                                                                                                         ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:data_tx_ready_s1_translator|                         ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_tx_ready_s1_translator                                                                                                                                           ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:data_tx_to_w_0_s1_translator|                        ; 4.9 (4.9)            ; 5.1 (5.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_tx_to_w_0_s1_translator                                                                                                                                          ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:data_tx_to_w_s1_translator|                          ; 4.7 (4.7)            ; 4.8 (4.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_tx_to_w_s1_translator                                                                                                                                            ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:fsm_info_0_s1_translator|                            ; 1.5 (1.5)            ; 3.2 (3.2)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fsm_info_0_s1_translator                                                                                                                                              ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:fsm_info_s1_translator|                              ; 2.3 (2.3)            ; 2.8 (2.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fsm_info_s1_translator                                                                                                                                                ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:led_fpga_s1_translator|                              ; 4.0 (4.0)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_fpga_s1_translator                                                                                                                                                ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:link_disable_0_s1_translator|                        ; 2.8 (2.8)            ; 3.3 (3.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:link_disable_0_s1_translator                                                                                                                                          ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:link_disable_s1_translator|                          ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:link_disable_s1_translator                                                                                                                                            ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:link_start_0_s1_translator|                          ; 2.8 (2.8)            ; 2.9 (2.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:link_start_0_s1_translator                                                                                                                                            ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:link_start_s1_translator|                            ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:link_start_s1_translator                                                                                                                                              ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:monitor_a_s1_translator|                             ; 1.9 (1.9)            ; 5.5 (5.5)                        ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:monitor_a_s1_translator                                                                                                                                               ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:monitor_b_s1_translator|                             ; 2.8 (2.8)            ; 6.7 (6.7)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:monitor_b_s1_translator                                                                                                                                               ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:send_fct_now_0_s1_translator|                        ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:send_fct_now_0_s1_translator                                                                                                                                          ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:send_fct_now_s1_translator|                          ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:send_fct_now_s1_translator                                                                                                                                            ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:timec_en_to_tx_0_s1_translator|                      ; 2.5 (2.5)            ; 2.6 (2.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_en_to_tx_0_s1_translator                                                                                                                                        ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:timec_en_to_tx_s1_translator|                        ; 3.1 (3.1)            ; 3.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_en_to_tx_s1_translator                                                                                                                                          ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:timec_rx_r_0_s1_translator|                          ; 1.5 (1.5)            ; 3.9 (3.9)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_rx_r_0_s1_translator                                                                                                                                            ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:timec_rx_r_s1_translator|                            ; 1.2 (1.2)            ; 4.4 (4.4)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_rx_r_s1_translator                                                                                                                                              ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:timec_rx_ready_0_s1_translator|                      ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_rx_ready_0_s1_translator                                                                                                                                        ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:timec_rx_ready_s1_translator|                        ; 1.6 (1.6)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_rx_ready_s1_translator                                                                                                                                          ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:timec_tx_ready_0_s1_translator|                      ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_tx_ready_0_s1_translator                                                                                                                                        ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:timec_tx_ready_s1_translator|                        ; 1.6 (1.6)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_tx_ready_s1_translator                                                                                                                                          ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:timec_tx_to_w_0_s1_translator|                       ; 4.6 (4.6)            ; 5.1 (5.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_tx_to_w_0_s1_translator                                                                                                                                         ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_slave_translator:timec_tx_to_w_s1_translator|                         ; 4.7 (4.7)            ; 5.3 (5.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timec_tx_to_w_s1_translator                                                                                                                                           ; altera_merlin_slave_translator                ; spw_ulight_nofifo ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|                      ; 22.8 (22.8)          ; 26.5 (26.5)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter                                                                                                                                        ; altera_merlin_traffic_limiter                 ; spw_ulight_nofifo ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|                      ; 17.3 (17.3)          ; 17.5 (17.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter                                                                                                                                        ; altera_merlin_traffic_limiter                 ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_demux:cmd_demux|                            ; 34.3 (34.3)          ; 37.8 (37.8)                      ; 3.7 (3.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 70 (70)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_demux ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_demux:cmd_demux_001|                        ; 52.2 (52.2)          ; 52.8 (52.8)                      ; 2.5 (2.5)                                         ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 78 (78)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                          ; spw_ulight_nofifo_mm_interconnect_0_cmd_demux ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux|                                ; 13.8 (11.4)          ; 14.2 (11.8)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (35)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                  ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                     ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_001|                            ; 10.5 (9.2)           ; 11.0 (9.2)                       ; 0.7 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 27 (24)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_002|                            ; 8.7 (7.3)            ; 8.7 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_003|                            ; 10.5 (8.2)           ; 11.2 (8.9)                       ; 0.7 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_004|                            ; 13.3 (9.9)           ; 13.3 (9.9)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (30)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_005|                            ; 13.3 (10.0)          ; 13.4 (10.2)                      ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (32)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_006|                            ; 11.3 (9.1)           ; 11.3 (9.1)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_007|                            ; 11.9 (9.6)           ; 12.0 (9.7)                       ; 0.1 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_008|                            ; 11.8 (9.8)           ; 12.2 (10.7)                      ; 0.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (30)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_009|                            ; 11.4 (9.4)           ; 13.6 (11.2)                      ; 2.1 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (30)             ; 8 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.0 (2.0)            ; 2.4 (2.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_010|                            ; 7.0 (5.8)            ; 7.0 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (18)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_011|                            ; 9.2 (7.7)            ; 9.2 (7.9)                        ; 0.1 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_012|                            ; 9.1 (8.1)            ; 9.6 (8.8)                        ; 0.5 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_013|                            ; 8.6 (7.4)            ; 9.5 (8.0)                        ; 0.9 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_014|                            ; 8.8 (7.4)            ; 9.5 (8.3)                        ; 0.8 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_015|                            ; 9.2 (7.8)            ; 10.5 (9.2)                       ; 1.3 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (23)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_016|                            ; 13.9 (11.5)          ; 13.8 (11.5)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 42 (38)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_017|                            ; 13.3 (10.6)          ; 13.7 (11.0)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (37)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_017                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_018|                            ; 8.2 (7.1)            ; 9.1 (7.7)                        ; 0.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_018                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_019|                            ; 8.6 (7.2)            ; 10.0 (8.7)                       ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_019                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_019|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_020|                            ; 11.0 (8.8)           ; 11.0 (9.1)                       ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_020                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_020|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_021|                            ; 10.5 (8.1)           ; 10.5 (8.1)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_021                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.4 (2.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_021|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_022|                            ; 9.8 (7.5)            ; 11.0 (8.8)                       ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_022                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_022|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_023|                            ; 10.8 (8.2)           ; 10.8 (8.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_023                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_023|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_024|                            ; 11.0 (8.8)           ; 12.1 (9.7)                       ; 1.1 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_024                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_024|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_025|                            ; 10.8 (8.5)           ; 11.6 (9.1)                       ; 0.7 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_025                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_025|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_026|                            ; 11.0 (8.7)           ; 11.2 (9.4)                       ; 0.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_026                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_026|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_027|                            ; 12.0 (9.3)           ; 12.5 (10.3)                      ; 0.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_027                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_027|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_028|                            ; 9.1 (7.8)            ; 9.3 (8.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_028                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_028|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_029|                            ; 9.2 (7.9)            ; 9.2 (7.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_029                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_029|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_030|                            ; 8.6 (7.3)            ; 9.8 (8.4)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_030                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_030|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_031|                            ; 9.0 (8.0)            ; 9.6 (8.8)                        ; 0.6 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_031                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_031|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_032|                            ; 8.8 (7.6)            ; 8.8 (7.7)                        ; 0.0 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_032                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_032|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_033|                            ; 8.4 (7.3)            ; 8.9 (7.7)                        ; 0.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (22)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_033                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.1 (1.1)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_033|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_034|                            ; 11.7 (9.4)           ; 14.2 (11.8)                      ; 2.5 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (36)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_034                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_034|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_035|                            ; 12.0 (9.6)           ; 12.9 (10.3)                      ; 0.9 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (36)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_035                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_cmd_mux   ; spw_ulight_nofifo ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.4 (2.4)            ; 2.6 (2.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_035|altera_merlin_arbitrator:arb                                                                                                                 ; altera_merlin_arbitrator                      ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_router:router|                                  ; 31.3 (31.3)          ; 38.3 (38.3)                      ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_router:router                                                                                                                                                    ; spw_ulight_nofifo_mm_interconnect_0_router    ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_router:router_001|                              ; 46.4 (46.4)          ; 58.8 (58.8)                      ; 13.3 (13.3)                                       ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 97 (97)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_router:router_001                                                                                                                                                ; spw_ulight_nofifo_mm_interconnect_0_router    ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux|                            ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_rsp_demux ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_003|                        ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                          ; spw_ulight_nofifo_mm_interconnect_0_rsp_demux ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_004|                        ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                          ; spw_ulight_nofifo_mm_interconnect_0_rsp_demux ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_005|                        ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                          ; spw_ulight_nofifo_mm_interconnect_0_rsp_demux ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_006|                        ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                          ; spw_ulight_nofifo_mm_interconnect_0_rsp_demux ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_007|                        ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                          ; spw_ulight_nofifo_mm_interconnect_0_rsp_demux ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_008|                        ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                          ; spw_ulight_nofifo_mm_interconnect_0_rsp_demux ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_009|                        ; 1.8 (1.8)            ; 1.9 (1.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                          ; spw_ulight_nofifo_mm_interconnect_0_rsp_demux ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_016|                        ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_016                                                                                                                                          ; spw_ulight_nofifo_mm_interconnect_0_rsp_demux ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_017|                        ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_017                                                                                                                                          ; spw_ulight_nofifo_mm_interconnect_0_rsp_demux ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_020|                        ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_020                                                                                                                                          ; spw_ulight_nofifo_mm_interconnect_0_rsp_demux ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_021|                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_021                                                                                                                                          ; spw_ulight_nofifo_mm_interconnect_0_rsp_demux ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_022|                        ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_022                                                                                                                                          ; spw_ulight_nofifo_mm_interconnect_0_rsp_demux ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_023|                        ; 1.7 (1.7)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_023                                                                                                                                          ; spw_ulight_nofifo_mm_interconnect_0_rsp_demux ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_024|                        ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_024                                                                                                                                          ; spw_ulight_nofifo_mm_interconnect_0_rsp_demux ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_025|                        ; 1.8 (1.8)            ; 1.9 (1.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_025                                                                                                                                          ; spw_ulight_nofifo_mm_interconnect_0_rsp_demux ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_026|                        ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_026                                                                                                                                          ; spw_ulight_nofifo_mm_interconnect_0_rsp_demux ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_027|                        ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_027                                                                                                                                          ; spw_ulight_nofifo_mm_interconnect_0_rsp_demux ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_034|                        ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_034                                                                                                                                          ; spw_ulight_nofifo_mm_interconnect_0_rsp_demux ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_035|                        ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_rsp_demux:rsp_demux_035                                                                                                                                          ; spw_ulight_nofifo_mm_interconnect_0_rsp_demux ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_rsp_mux:rsp_mux|                                ; 78.4 (78.4)          ; 78.4 (78.4)                      ; 0.9 (0.9)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 149 (149)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                  ; spw_ulight_nofifo_mm_interconnect_0_rsp_mux   ; spw_ulight_nofifo ;
;          |spw_ulight_nofifo_mm_interconnect_0_rsp_mux:rsp_mux_001|                            ; 198.0 (198.0)        ; 204.1 (204.1)                    ; 7.3 (7.3)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 442 (442)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                              ; spw_ulight_nofifo_mm_interconnect_0_rsp_mux   ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_pll_tx:pll_tx|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx                                                                                                                                                                                                                            ; spw_ulight_nofifo_pll_tx                      ; spw_ulight_nofifo ;
;          |altera_pll:altera_pll_i|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i                                                                                                                                                                                                    ; altera_pll                                    ; work              ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                                                   ; altera_cyclonev_pll                           ; work              ;
;                |altera_cyclonev_pll_base:fpll_0|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                                                   ; altera_cyclonev_pll_base                      ; work              ;
;       |spw_ulight_nofifo_timec_rx_r:timec_rx_r|                                               ; 4.0 (4.0)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_timec_rx_r:timec_rx_r                                                                                                                                                                                                                    ; spw_ulight_nofifo_timec_rx_r                  ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_timec_rx_r:timec_rx_r_0|                                             ; 4.0 (4.0)            ; 4.5 (4.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_timec_rx_r:timec_rx_r_0                                                                                                                                                                                                                  ; spw_ulight_nofifo_timec_rx_r                  ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_timec_tx_to_w:timec_tx_to_w|                                         ; 2.3 (2.3)            ; 6.1 (6.1)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_timec_tx_to_w:timec_tx_to_w                                                                                                                                                                                                              ; spw_ulight_nofifo_timec_tx_to_w               ; spw_ulight_nofifo ;
;       |spw_ulight_nofifo_timec_tx_to_w:timec_tx_to_w_0|                                       ; 2.9 (2.9)            ; 6.2 (6.2)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |spw_ulight_con|spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_timec_tx_to_w:timec_tx_to_w_0                                                                                                                                                                                                            ; spw_ulight_nofifo_timec_tx_to_w               ; spw_ulight_nofifo ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                         ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name         ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; LED[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[7]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; KEY[1]       ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK1_50 ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                     ;
+------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                  ; Pad To Core Index ; Setting ;
+------------------------------------------------------+-------------------+---------+
; KEY[1]                                               ;                   ;         ;
; FPGA_CLK1_50                                         ;                   ;         ;
; KEY[0]                                               ;                   ;         ;
;      - debounce_db:db_system_spwulight|counter[11]   ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight|counter[13]   ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight|counter[12]   ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight|counter[8]    ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight|counter[10]   ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight|counter[14]   ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight|counter[15]   ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight|counter[9]    ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight|counter[4]    ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight|counter[6]    ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight|counter[7]    ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight|counter[5]    ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight|counter[0]    ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight|counter[1]    ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight|counter[2]    ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight|counter[3]    ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight|PB_down       ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight|counter[11]~0 ; 0                 ; 0       ;
;      - debounce_db:db_system_spwulight|PB_state~0    ; 0                 ; 0       ;
+------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                    ; Location                              ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                                                                                                                                                                                            ; PIN_V11                               ; 5192    ; Clock                     ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; FSM_SPW:FSM_B|after128us[11]~3                                                                                                                                                                                                                                          ; LABCELL_X38_Y7_N54                    ; 12      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; FSM_SPW:FSM_B|after64us[8]~1                                                                                                                                                                                                                                            ; LABCELL_X33_Y10_N48                   ; 14      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; FSM_SPW:FSM_B|after850ns[1]~1                                                                                                                                                                                                                                           ; LABCELL_X41_Y12_N42                   ; 12      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; FSM_SPW:FSM_B|enable_tx~0                                                                                                                                                                                                                                               ; MLABCELL_X37_Y10_N51                  ; 39      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; FSM_SPW:FSM_B|state_fsm.error_reset                                                                                                                                                                                                                                     ; FF_X36_Y10_N50                        ; 84      ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; FSM_SPW:FSM|after128us[9]~1                                                                                                                                                                                                                                             ; LABCELL_X46_Y13_N36                   ; 12      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; FSM_SPW:FSM|after64us[8]~1                                                                                                                                                                                                                                              ; MLABCELL_X42_Y13_N36                  ; 14      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; FSM_SPW:FSM|after850ns[0]~1                                                                                                                                                                                                                                             ; LABCELL_X38_Y11_N54                   ; 12      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; FSM_SPW:FSM|enable_tx~0                                                                                                                                                                                                                                                 ; LABCELL_X45_Y12_N18                   ; 39      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; FSM_SPW:FSM|state_fsm.error_reset                                                                                                                                                                                                                                       ; FF_X46_Y11_N14                        ; 81      ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                  ; PIN_AH17                              ; 19      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; RX_SPW:RX_B|always6~0                                                                                                                                                                                                                                                   ; LABCELL_X35_Y9_N51                    ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; RX_SPW:RX_B|always6~2                                                                                                                                                                                                                                                   ; LABCELL_X35_Y8_N12                    ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; RX_SPW:RX_B|check_c_d~0                                                                                                                                                                                                                                                 ; LABCELL_X36_Y9_N24                    ; 72      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; RX_SPW:RX_B|control_l_r[2]~0                                                                                                                                                                                                                                            ; LABCELL_X36_Y11_N48                   ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; RX_SPW:RX_B|data[0]~1                                                                                                                                                                                                                                                   ; LABCELL_X36_Y8_N54                    ; 8       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; RX_SPW:RX_B|data[9]~2                                                                                                                                                                                                                                                   ; LABCELL_X35_Y10_N36                   ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; RX_SPW:RX_B|last_was_control~0                                                                                                                                                                                                                                          ; LABCELL_X35_Y10_N12                   ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; RX_SPW:RX_B|negedge_clk                                                                                                                                                                                                                                                 ; MLABCELL_X37_Y8_N51                   ; 12      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; RX_SPW:RX_B|rx_got_bit                                                                                                                                                                                                                                                  ; LABCELL_X40_Y10_N6                    ; 13      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; RX_SPW:RX|always6~0                                                                                                                                                                                                                                                     ; LABCELL_X46_Y9_N27                    ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; RX_SPW:RX|always6~2                                                                                                                                                                                                                                                     ; LABCELL_X46_Y11_N39                   ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; RX_SPW:RX|check_c_d~0                                                                                                                                                                                                                                                   ; LABCELL_X46_Y11_N18                   ; 72      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; RX_SPW:RX|control_l_r[2]~0                                                                                                                                                                                                                                              ; LABCELL_X45_Y11_N9                    ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; RX_SPW:RX|data[0]~1                                                                                                                                                                                                                                                     ; MLABCELL_X47_Y11_N3                   ; 8       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; RX_SPW:RX|data[9]~2                                                                                                                                                                                                                                                     ; LABCELL_X45_Y10_N18                   ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; RX_SPW:RX|last_was_control~0                                                                                                                                                                                                                                            ; LABCELL_X45_Y10_N51                   ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; RX_SPW:RX|negedge_clk                                                                                                                                                                                                                                                   ; LABCELL_X43_Y11_N39                   ; 12      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; RX_SPW:RX|rx_got_bit                                                                                                                                                                                                                                                    ; LABCELL_X38_Y11_N42                   ; 10      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; TX_SPW:TX_B|fct_counter_receive[0]~12                                                                                                                                                                                                                                   ; LABCELL_X36_Y9_N6                     ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; TX_SPW:TX_B|fct_counter_receive[4]~4                                                                                                                                                                                                                                    ; MLABCELL_X37_Y9_N45                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; TX_SPW:TX_B|fct_flag[1]~2                                                                                                                                                                                                                                               ; LABCELL_X40_Y13_N6                    ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; TX_SPW:TX_B|global_counter_transfer[3]~5                                                                                                                                                                                                                                ; MLABCELL_X37_Y11_N6                   ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; TX_SPW:TX_B|timecode_s[0]~0                                                                                                                                                                                                                                             ; MLABCELL_X37_Y10_N42                  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; TX_SPW:TX|fct_counter_receive[0]~12                                                                                                                                                                                                                                     ; LABCELL_X45_Y13_N12                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; TX_SPW:TX|fct_counter_receive[4]~4                                                                                                                                                                                                                                      ; MLABCELL_X42_Y11_N9                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; TX_SPW:TX|fct_flag[1]~2                                                                                                                                                                                                                                                 ; LABCELL_X40_Y13_N51                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; TX_SPW:TX|global_counter_transfer[3]~5                                                                                                                                                                                                                                  ; LABCELL_X45_Y13_N27                   ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; TX_SPW:TX|timecode_s[0]~0                                                                                                                                                                                                                                               ; LABCELL_X40_Y13_N54                   ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; debounce_db:db_system_spwulight|PB_state                                                                                                                                                                                                                                ; FF_X43_Y8_N41                         ; 144     ; Async. clear, Sync. clear ; no     ; --                   ; --               ; --                        ;
; debounce_db:db_system_spwulight|counter[11]~0                                                                                                                                                                                                                           ; LABCELL_X46_Y5_N30                    ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; detector_tokens:A|check_c_d~0                                                                                                                                                                                                                                           ; LABCELL_X43_Y9_N51                    ; 40      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; detector_tokens:A|control_l_r[3]~0                                                                                                                                                                                                                                      ; LABCELL_X43_Y10_N42                   ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; detector_tokens:A|data[3]~5                                                                                                                                                                                                                                             ; MLABCELL_X42_Y8_N0                    ; 8       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; detector_tokens:A|data[9]~2                                                                                                                                                                                                                                             ; LABCELL_X41_Y8_N12                    ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; detector_tokens:A|info[1]~3                                                                                                                                                                                                                                             ; MLABCELL_X42_Y8_N57                   ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; detector_tokens:A|info[2]~4                                                                                                                                                                                                                                             ; LABCELL_X43_Y8_N36                    ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; detector_tokens:A|info[4]                                                                                                                                                                                                                                               ; LABCELL_X40_Y10_N12                   ; 11      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; detector_tokens:A|last_is_data~0                                                                                                                                                                                                                                        ; MLABCELL_X42_Y10_N54                  ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; detector_tokens:A|negedge_clk                                                                                                                                                                                                                                           ; MLABCELL_X42_Y10_N9                   ; 14      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; detector_tokens:B|check_c_d~0                                                                                                                                                                                                                                           ; LABCELL_X38_Y8_N39                    ; 40      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; detector_tokens:B|control_l_r[3]~0                                                                                                                                                                                                                                      ; LABCELL_X40_Y9_N15                    ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; detector_tokens:B|data[0]~5                                                                                                                                                                                                                                             ; LABCELL_X41_Y9_N18                    ; 8       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; detector_tokens:B|data[8]~2                                                                                                                                                                                                                                             ; LABCELL_X40_Y9_N27                    ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; detector_tokens:B|info[1]~3                                                                                                                                                                                                                                             ; LABCELL_X40_Y9_N18                    ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; detector_tokens:B|info[2]~4                                                                                                                                                                                                                                             ; LABCELL_X40_Y9_N51                    ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; detector_tokens:B|info[4]                                                                                                                                                                                                                                               ; LABCELL_X38_Y11_N15                   ; 9       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; detector_tokens:B|last_is_data~0                                                                                                                                                                                                                                        ; LABCELL_X38_Y8_N24                    ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; detector_tokens:B|negedge_clk                                                                                                                                                                                                                                           ; LABCELL_X38_Y9_N24                    ; 13      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; ppllclk                                                                                                                                                                                                                                                                 ; LABCELL_X38_Y13_N6                    ; 76      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                           ; FF_X14_Y35_N35                        ; 110     ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                               ; FF_X50_Y9_N28                         ; 5056    ; Async. clear              ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:auto_start_0|always0~0                                                                                                                                                                                     ; LABCELL_X13_Y20_N6                    ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:auto_start|always0~0                                                                                                                                                                                       ; LABCELL_X21_Y19_N33                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:credit_error_rx_0|always0~0                                                                                                                                                                                ; MLABCELL_X14_Y24_N6                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:credit_error_rx|always0~0                                                                                                                                                                                  ; LABCELL_X13_Y17_N45                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:data_en_to_w_0|always0~0                                                                                                                                                                                   ; MLABCELL_X14_Y25_N33                  ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:data_en_to_w|always0~0                                                                                                                                                                                     ; LABCELL_X41_Y13_N33                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:link_disable_0|always0~0                                                                                                                                                                                   ; MLABCELL_X8_Y31_N18                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:link_disable|always0~0                                                                                                                                                                                     ; LABCELL_X22_Y26_N57                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:link_start_0|always0~0                                                                                                                                                                                     ; MLABCELL_X8_Y33_N33                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:link_start|always0~0                                                                                                                                                                                       ; LABCELL_X11_Y28_N33                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:send_fct_now_0|always0~0                                                                                                                                                                                   ; LABCELL_X30_Y35_N18                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:send_fct_now|always0~0                                                                                                                                                                                     ; MLABCELL_X14_Y35_N9                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:timec_en_to_tx_0|always0~0                                                                                                                                                                                 ; MLABCELL_X19_Y36_N33                  ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:timec_en_to_tx|always0~0                                                                                                                                                                                   ; LABCELL_X22_Y35_N54                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_clock_sel:clock_sel|always0~0                                                                                                                                                                                         ; MLABCELL_X32_Y9_N45                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_tx_to_w:data_tx_to_w_0|always0~0                                                                                                                                                                                 ; LABCELL_X22_Y24_N27                   ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_tx_to_w:data_tx_to_w|always0~0                                                                                                                                                                                   ; LABCELL_X36_Y16_N30                   ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_hps_0:hps_0|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]                                                                                                                                    ; HPSINTERFACEHPS2FPGA_X32_Y24_N111     ; 27      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_hps_0:hps_0|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                      ; HPSINTERFACECLOCKSRESETS_X32_Y50_N111 ; 3       ; Async. clear              ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_led_fpga:led_fpga|always0~0                                                                                                                                                                                           ; LABCELL_X28_Y17_N21                   ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_0_s1_agent_rdata_fifo|always0~0                                                                                                                  ; MLABCELL_X14_Y20_N6                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_0_s1_agent_rsp_fifo|always0~0                                                                                                                    ; LABCELL_X17_Y20_N15                   ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_s1_agent_rdata_fifo|always0~0                                                                                                                    ; LABCELL_X22_Y16_N30                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:auto_start_s1_agent_rsp_fifo|always0~0                                                                                                                      ; LABCELL_X18_Y17_N21                   ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_sel_s1_agent_rdata_fifo|always0~0                                                                                                                     ; LABCELL_X38_Y13_N18                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_sel_s1_agent_rsp_fifo|always0~0                                                                                                                       ; LABCELL_X28_Y16_N45                   ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:credit_error_rx_0_s1_agent_rdata_fifo|always0~0                                                                                                             ; LABCELL_X17_Y24_N27                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:credit_error_rx_0_s1_agent_rsp_fifo|always0~0                                                                                                               ; LABCELL_X17_Y24_N15                   ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:credit_error_rx_s1_agent_rdata_fifo|always0~0                                                                                                               ; LABCELL_X15_Y17_N3                    ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:credit_error_rx_s1_agent_rsp_fifo|always0~0                                                                                                                 ; MLABCELL_X14_Y17_N48                  ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_en_to_w_0_s1_agent_rdata_fifo|always0~0                                                                                                                ; LABCELL_X15_Y25_N0                    ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_en_to_w_0_s1_agent_rsp_fifo|always0~0                                                                                                                  ; LABCELL_X15_Y25_N18                   ; 23      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_en_to_w_s1_agent_rdata_fifo|always0~0                                                                                                                  ; MLABCELL_X19_Y21_N21                  ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_en_to_w_s1_agent_rsp_fifo|always0~0                                                                                                                    ; MLABCELL_X19_Y21_N9                   ; 24      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_r_0_s1_agent_rdata_fifo|always0~0                                                                                                                   ; MLABCELL_X32_Y10_N30                  ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_r_0_s1_agent_rsp_fifo|always0~0                                                                                                                     ; LABCELL_X21_Y10_N33                   ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_r_s1_agent_rdata_fifo|always0~0                                                                                                                     ; LABCELL_X35_Y13_N33                   ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_r_s1_agent_rsp_fifo|always0~0                                                                                                                       ; MLABCELL_X25_Y14_N54                  ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_ready_0_s1_agent_rdata_fifo|always0~0                                                                                                               ; LABCELL_X15_Y13_N36                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_ready_0_s1_agent_rsp_fifo|always0~0                                                                                                                 ; LABCELL_X9_Y12_N27                    ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_ready_s1_agent_rdata_fifo|always0~0                                                                                                                 ; LABCELL_X15_Y13_N9                    ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_rx_ready_s1_agent_rsp_fifo|always0~0                                                                                                                   ; LABCELL_X10_Y14_N12                   ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_ready_0_s1_agent_rdata_fifo|always0~0                                                                                                               ; LABCELL_X15_Y9_N39                    ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_ready_0_s1_agent_rsp_fifo|always0~0                                                                                                                 ; LABCELL_X15_Y9_N48                    ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_ready_s1_agent_rdata_fifo|always0~0                                                                                                                 ; LABCELL_X18_Y10_N33                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_ready_s1_agent_rsp_fifo|always0~0                                                                                                                   ; LABCELL_X18_Y10_N39                   ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_0_s1_agent_rdata_fifo|always0~0                                                                                                                ; LABCELL_X21_Y20_N24                   ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_0_s1_agent_rsp_fifo|always0~0                                                                                                                  ; LABCELL_X21_Y24_N15                   ; 23      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_s1_agent_rdata_fifo|always0~0                                                                                                                  ; LABCELL_X28_Y23_N6                    ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_tx_to_w_s1_agent_rsp_fifo|always0~0                                                                                                                    ; LABCELL_X28_Y23_N15                   ; 23      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fsm_info_0_s1_agent_rdata_fifo|always0~0                                                                                                                    ; LABCELL_X35_Y13_N39                   ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fsm_info_0_s1_agent_rsp_fifo|always0~0                                                                                                                      ; LABCELL_X28_Y7_N0                     ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fsm_info_s1_agent_rdata_fifo|always0~0                                                                                                                      ; MLABCELL_X32_Y9_N39                   ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fsm_info_s1_agent_rsp_fifo|always0~0                                                                                                                        ; LABCELL_X15_Y15_N39                   ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_fpga_s1_agent_rdata_fifo|always0~0                                                                                                                      ; LABCELL_X18_Y25_N57                   ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_fpga_s1_agent_rsp_fifo|always0~0                                                                                                                        ; LABCELL_X22_Y17_N48                   ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_0_s1_agent_rdata_fifo|always0~0                                                                                                                ; LABCELL_X4_Y31_N42                    ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_0_s1_agent_rsp_fifo|always0~0                                                                                                                  ; MLABCELL_X3_Y31_N39                   ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_s1_agent_rdata_fifo|always0~0                                                                                                                  ; LABCELL_X13_Y30_N54                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_s1_agent_rsp_fifo|always0~0                                                                                                                    ; LABCELL_X13_Y30_N6                    ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_0_s1_agent_rdata_fifo|always0~0                                                                                                                  ; LABCELL_X9_Y33_N57                    ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_0_s1_agent_rsp_fifo|always0~0                                                                                                                    ; LABCELL_X9_Y33_N21                    ; 23      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_s1_agent_rdata_fifo|always0~0                                                                                                                    ; MLABCELL_X8_Y34_N48                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_s1_agent_rsp_fifo|always0~0                                                                                                                      ; LABCELL_X9_Y32_N36                    ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:monitor_a_s1_agent_rdata_fifo|always0~0                                                                                                                     ; LABCELL_X36_Y11_N33                   ; 14      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:monitor_a_s1_agent_rsp_fifo|always0~0                                                                                                                       ; LABCELL_X31_Y15_N27                   ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:monitor_b_s1_agent_rdata_fifo|always0~0                                                                                                                     ; LABCELL_X31_Y10_N36                   ; 14      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:monitor_b_s1_agent_rsp_fifo|always0~0                                                                                                                       ; LABCELL_X30_Y13_N36                   ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:send_fct_now_0_s1_agent_rdata_fifo|always0~0                                                                                                                ; LABCELL_X27_Y36_N18                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:send_fct_now_0_s1_agent_rsp_fifo|always0~0                                                                                                                  ; LABCELL_X28_Y37_N0                    ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:send_fct_now_s1_agent_rdata_fifo|always0~0                                                                                                                  ; LABCELL_X10_Y35_N27                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:send_fct_now_s1_agent_rsp_fifo|always0~0                                                                                                                    ; LABCELL_X10_Y36_N54                   ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_en_to_tx_0_s1_agent_rdata_fifo|always0~0                                                                                                              ; LABCELL_X21_Y36_N3                    ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_en_to_tx_0_s1_agent_rsp_fifo|always0~0                                                                                                                ; LABCELL_X21_Y36_N6                    ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_en_to_tx_s1_agent_rdata_fifo|always0~0                                                                                                                ; LABCELL_X22_Y34_N51                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_en_to_tx_s1_agent_rsp_fifo|always0~0                                                                                                                  ; LABCELL_X23_Y32_N39                   ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_r_0_s1_agent_rdata_fifo|always0~0                                                                                                                  ; LABCELL_X35_Y13_N45                   ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_r_0_s1_agent_rsp_fifo|always0~0                                                                                                                    ; LABCELL_X22_Y12_N0                    ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_r_s1_agent_rdata_fifo|always0~0                                                                                                                    ; LABCELL_X33_Y11_N21                   ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_r_s1_agent_rsp_fifo|always0~0                                                                                                                      ; LABCELL_X27_Y8_N36                    ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_ready_0_s1_agent_rdata_fifo|always0~0                                                                                                              ; LABCELL_X17_Y7_N33                    ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_ready_0_s1_agent_rsp_fifo|always0~0                                                                                                                ; MLABCELL_X14_Y10_N9                   ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_ready_s1_agent_rdata_fifo|always0~0                                                                                                                ; LABCELL_X13_Y12_N45                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_rx_ready_s1_agent_rsp_fifo|always0~0                                                                                                                  ; LABCELL_X13_Y12_N57                   ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_ready_0_s1_agent_rdata_fifo|always0~0                                                                                                              ; MLABCELL_X8_Y10_N27                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_ready_0_s1_agent_rsp_fifo|always0~0                                                                                                                ; MLABCELL_X8_Y10_N18                   ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_ready_s1_agent_rdata_fifo|always0~0                                                                                                                ; LABCELL_X7_Y10_N39                    ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_ready_s1_agent_rsp_fifo|always0~0                                                                                                                  ; LABCELL_X4_Y10_N51                    ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_to_w_0_s1_agent_rdata_fifo|always0~0                                                                                                               ; LABCELL_X33_Y16_N0                    ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_to_w_0_s1_agent_rsp_fifo|always0~0                                                                                                                 ; LABCELL_X27_Y25_N30                   ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_to_w_s1_agent_rdata_fifo|always0~0                                                                                                                 ; LABCELL_X31_Y16_N33                   ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timec_tx_to_w_s1_agent_rsp_fifo|always0~0                                                                                                                   ; LABCELL_X23_Y29_N45                   ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd      ; MLABCELL_X14_Y22_N39                  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                       ; LABCELL_X13_Y20_N0                    ; 39      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd        ; LABCELL_X23_Y19_N3                    ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:auto_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                         ; LABCELL_X22_Y19_N57                   ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd         ; LABCELL_X23_Y22_N45                   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:clock_sel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                          ; MLABCELL_X25_Y20_N45                  ; 36      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd ; LABCELL_X17_Y23_N15                   ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                  ; LABCELL_X13_Y23_N33                   ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd   ; MLABCELL_X14_Y19_N51                  ; 29      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:credit_error_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                    ; LABCELL_X13_Y19_N27                   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd    ; MLABCELL_X14_Y26_N6                   ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                     ; MLABCELL_X14_Y25_N24                  ; 35      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd      ; LABCELL_X22_Y22_N57                   ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_en_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                       ; LABCELL_X23_Y21_N30                   ; 36      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd       ; LABCELL_X21_Y11_N57                   ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                        ; LABCELL_X23_Y11_N54                   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd         ; LABCELL_X30_Y11_N6                    ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                          ; LABCELL_X31_Y14_N27                   ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd   ; MLABCELL_X8_Y12_N27                   ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                    ; LABCELL_X11_Y13_N27                   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd     ; LABCELL_X11_Y23_N21                   ; 23      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                      ; LABCELL_X11_Y16_N15                   ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd   ; LABCELL_X17_Y9_N57                    ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                    ; MLABCELL_X14_Y7_N33                   ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd     ; MLABCELL_X14_Y8_N57                   ; 23      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                      ; LABCELL_X17_Y10_N51                   ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd    ; MLABCELL_X14_Y28_N48                  ; 39      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                     ; LABCELL_X21_Y24_N57                   ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd      ; MLABCELL_X25_Y26_N39                  ; 40      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                       ; LABCELL_X28_Y24_N57                   ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd        ; LABCELL_X27_Y10_N21                   ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                         ; LABCELL_X27_Y10_N54                   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd          ; MLABCELL_X14_Y15_N21                  ; 23      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fsm_info_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                           ; MLABCELL_X14_Y15_N45                  ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd          ; MLABCELL_X25_Y21_N27                  ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_fpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                           ; LABCELL_X28_Y17_N54                   ; 39      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd    ; LABCELL_X9_Y31_N36                    ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                     ; MLABCELL_X8_Y31_N27                   ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd      ; MLABCELL_X14_Y31_N3                   ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                       ; LABCELL_X10_Y30_N3                    ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd      ; LABCELL_X9_Y34_N48                    ; 29      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                       ; MLABCELL_X8_Y34_N6                    ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd        ; MLABCELL_X14_Y28_N21                  ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                         ; LABCELL_X13_Y28_N18                   ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd         ; LABCELL_X23_Y23_N54                   ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:monitor_a_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                          ; LABCELL_X30_Y15_N21                   ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd         ; LABCELL_X27_Y14_N51                   ; 23      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:monitor_b_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                          ; LABCELL_X27_Y13_N3                    ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd    ; LABCELL_X28_Y35_N51                   ; 29      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                     ; LABCELL_X28_Y35_N0                    ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd      ; LABCELL_X15_Y34_N27                   ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:send_fct_now_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                       ; LABCELL_X13_Y34_N48                   ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd  ; LABCELL_X17_Y35_N54                   ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                   ; MLABCELL_X19_Y35_N33                  ; 35      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd    ; MLABCELL_X25_Y34_N48                  ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_en_to_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                     ; LABCELL_X23_Y36_N9                    ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd      ; LABCELL_X27_Y12_N30                   ; 23      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                       ; MLABCELL_X25_Y12_N18                  ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd        ; LABCELL_X22_Y8_N12                    ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_r_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                         ; LABCELL_X23_Y8_N18                    ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd  ; MLABCELL_X6_Y12_N54                   ; 23      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                   ; LABCELL_X11_Y10_N15                   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd    ; LABCELL_X18_Y12_N12                   ; 23      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_rx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                     ; MLABCELL_X19_Y12_N54                  ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd  ; MLABCELL_X8_Y9_N12                    ; 23      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_ready_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                   ; MLABCELL_X8_Y9_N0                     ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd    ; LABCELL_X4_Y13_N51                    ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_ready_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                     ; LABCELL_X4_Y11_N21                    ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd   ; LABCELL_X27_Y26_N0                    ; 39      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                    ; LABCELL_X30_Y25_N33                   ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd     ; LABCELL_X27_Y28_N21                   ; 37      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timec_tx_to_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                      ; LABCELL_X28_Y28_N15                   ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:auto_start_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                           ; MLABCELL_X14_Y20_N18                  ; 13      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:auto_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                             ; LABCELL_X22_Y17_N6                    ; 14      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clock_sel_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                              ; LABCELL_X27_Y16_N0                    ; 13      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:credit_error_rx_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                      ; LABCELL_X17_Y24_N18                   ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:credit_error_rx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                        ; LABCELL_X15_Y17_N54                   ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_en_to_w_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                         ; MLABCELL_X19_Y21_N39                  ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_en_to_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                           ; MLABCELL_X19_Y21_N15                  ; 15      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_r_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                            ; LABCELL_X21_Y10_N24                   ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                              ; MLABCELL_X25_Y14_N51                  ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_ready_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                        ; LABCELL_X9_Y12_N48                    ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_rx_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                          ; MLABCELL_X14_Y14_N30                  ; 13      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_tx_ready_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                        ; LABCELL_X15_Y9_N9                     ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_tx_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                          ; LABCELL_X18_Y10_N42                   ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_tx_to_w_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                         ; LABCELL_X30_Y24_N48                   ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_tx_to_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                           ; LABCELL_X28_Y23_N12                   ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fsm_info_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                             ; LABCELL_X28_Y7_N18                    ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fsm_info_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                               ; LABCELL_X15_Y15_N36                   ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_fpga_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                               ; LABCELL_X27_Y17_N9                    ; 14      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_disable_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                         ; MLABCELL_X6_Y32_N6                    ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_disable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                           ; LABCELL_X13_Y30_N9                    ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                           ; LABCELL_X9_Y33_N15                    ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                             ; MLABCELL_X8_Y32_N15                   ; 13      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:monitor_a_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                              ; MLABCELL_X32_Y15_N45                  ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:monitor_b_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                              ; MLABCELL_X32_Y13_N45                  ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:send_fct_now_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                         ; LABCELL_X27_Y36_N33                   ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:send_fct_now_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                           ; LABCELL_X10_Y35_N3                    ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_en_to_tx_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                       ; LABCELL_X21_Y36_N30                   ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_en_to_tx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                         ; LABCELL_X21_Y34_N33                   ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_rx_r_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                           ; LABCELL_X23_Y12_N36                   ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_rx_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                             ; LABCELL_X27_Y8_N33                    ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_rx_ready_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                       ; MLABCELL_X14_Y10_N33                  ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_rx_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                         ; LABCELL_X13_Y12_N15                   ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_tx_ready_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                       ; MLABCELL_X8_Y10_N48                   ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_tx_ready_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                         ; LABCELL_X4_Y10_N24                    ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_tx_to_w_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                        ; LABCELL_X28_Y25_N30                   ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timec_tx_to_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                          ; LABCELL_X23_Y29_N6                    ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|internal_valid~0                                                                                                    ; LABCELL_X22_Y25_N36                   ; 45      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|pending_response_count[1]~0                                                                                         ; LABCELL_X22_Y25_N54                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|internal_valid~0                                                                                                    ; LABCELL_X22_Y30_N18                   ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                            ; LABCELL_X22_Y28_N54                   ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|pending_response_count[1]~0                                                                                         ; LABCELL_X22_Y28_N45                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; LABCELL_X22_Y16_N54                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                            ; LABCELL_X22_Y16_N12                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; LABCELL_X27_Y14_N36                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~0                                                                                                            ; LABCELL_X27_Y14_N27                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; LABCELL_X23_Y19_N36                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~0                                                                                                            ; LABCELL_X23_Y19_N9                    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; MLABCELL_X14_Y22_N30                  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_004|update_grant~0                                                                                                            ; MLABCELL_X14_Y22_N6                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; LABCELL_X23_Y22_N24                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_005|update_grant~0                                                                                                            ; LABCELL_X23_Y22_N12                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; LABCELL_X18_Y23_N3                    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_006|update_grant~0                                                                                                            ; LABCELL_X18_Y23_N21                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; LABCELL_X18_Y23_N54                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_007|update_grant~0                                                                                                            ; LABCELL_X18_Y23_N33                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; LABCELL_X22_Y22_N6                    ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_008|update_grant~0                                                                                                            ; LABCELL_X22_Y22_N48                   ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; LABCELL_X15_Y27_N48                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_009|update_grant~0                                                                                                            ; LABCELL_X15_Y27_N21                   ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; LABCELL_X30_Y11_N15                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_010|update_grant~0                                                                                                            ; LABCELL_X30_Y11_N48                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; LABCELL_X21_Y11_N12                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_011|update_grant~0                                                                                                            ; LABCELL_X21_Y11_N15                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; LABCELL_X11_Y27_N57                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_012|update_grant~0                                                                                                            ; LABCELL_X11_Y27_N54                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; MLABCELL_X8_Y12_N54                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_013|update_grant~0                                                                                                            ; MLABCELL_X8_Y12_N3                    ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; MLABCELL_X14_Y8_N51                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_014|update_grant~0                                                                                                            ; MLABCELL_X14_Y8_N33                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; LABCELL_X17_Y9_N27                    ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_015|update_grant~0                                                                                                            ; LABCELL_X17_Y9_N36                    ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; LABCELL_X22_Y26_N0                    ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_016|update_grant~0                                                                                                            ; LABCELL_X22_Y26_N21                   ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; LABCELL_X18_Y28_N12                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_017|update_grant~0                                                                                                            ; LABCELL_X18_Y28_N42                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; LABCELL_X13_Y16_N6                    ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_018|update_grant~0                                                                                                            ; LABCELL_X13_Y16_N9                    ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_019|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; MLABCELL_X25_Y10_N54                  ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_019|update_grant~0                                                                                                            ; MLABCELL_X25_Y10_N21                  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_020|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; LABCELL_X18_Y30_N42                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_020|update_grant~0                                                                                                            ; LABCELL_X18_Y30_N21                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_021|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; LABCELL_X9_Y31_N54                    ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_021|update_grant~0                                                                                                            ; LABCELL_X9_Y31_N18                    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_022|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; MLABCELL_X14_Y28_N6                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_022|update_grant~0                                                                                                            ; MLABCELL_X14_Y28_N30                  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_023|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; LABCELL_X9_Y34_N42                    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_023|update_grant~0                                                                                                            ; LABCELL_X9_Y34_N36                    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_024|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; LABCELL_X15_Y34_N54                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_024|update_grant~0                                                                                                            ; LABCELL_X15_Y34_N9                    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_025|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; MLABCELL_X25_Y35_N6                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_025|update_grant~0                                                                                                            ; MLABCELL_X25_Y35_N57                  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_026|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; MLABCELL_X25_Y34_N0                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_026|update_grant~0                                                                                                            ; MLABCELL_X25_Y34_N39                  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_027|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; MLABCELL_X19_Y35_N12                  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_027|update_grant~0                                                                                                            ; MLABCELL_X19_Y35_N57                  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_028|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; LABCELL_X22_Y8_N33                    ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_028|update_grant~0                                                                                                            ; LABCELL_X22_Y8_N45                    ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_029|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; LABCELL_X27_Y12_N51                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_029|update_grant~0                                                                                                            ; LABCELL_X27_Y12_N39                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_030|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; LABCELL_X18_Y12_N45                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_030|update_grant~0                                                                                                            ; LABCELL_X18_Y12_N51                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_031|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; MLABCELL_X6_Y12_N39                   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_031|update_grant~0                                                                                                            ; MLABCELL_X6_Y12_N36                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_032|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; LABCELL_X4_Y13_N57                    ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_032|update_grant~0                                                                                                            ; LABCELL_X4_Y13_N45                    ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_033|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; MLABCELL_X14_Y18_N30                  ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_033|update_grant~0                                                                                                            ; MLABCELL_X14_Y18_N48                  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_034|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; LABCELL_X23_Y28_N42                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_034|update_grant~0                                                                                                            ; LABCELL_X23_Y28_N9                    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_035|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                        ; MLABCELL_X25_Y28_N12                  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux_035|update_grant~0                                                                                                            ; MLABCELL_X25_Y28_N18                  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                            ; MLABCELL_X25_Y21_N0                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_mm_interconnect_0:mm_interconnect_0|spw_ulight_nofifo_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                ; MLABCELL_X25_Y21_N39                  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[3]                                                                                                                                      ; PLLOUTPUTCOUNTER_X0_Y6_N1             ; 89      ; Clock                     ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_timec_tx_to_w:timec_tx_to_w_0|always0~0                                                                                                                                                                               ; LABCELL_X28_Y26_N21                   ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_timec_tx_to_w:timec_tx_to_w|always0~0                                                                                                                                                                                 ; LABCELL_X28_Y29_N54                   ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                      ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                                                                              ; PIN_V11                               ; 5192    ; Global Clock         ; GCLK7            ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X50_Y9_N28                         ; 5056    ; Global Clock         ; GCLK9            ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_hps_0:hps_0|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                        ; HPSINTERFACECLOCKSRESETS_X32_Y50_N111 ; 3       ; Global Clock         ; GCLK10           ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                        ; PLLOUTPUTCOUNTER_X0_Y1_N1             ; 3       ; Global Clock         ; GCLK0            ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]                        ; PLLOUTPUTCOUNTER_X0_Y8_N1             ; 1       ; Global Clock         ; GCLK6            ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[2]                        ; PLLOUTPUTCOUNTER_X0_Y0_N1             ; 1       ; Global Clock         ; GCLK2            ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[3]                        ; PLLOUTPUTCOUNTER_X0_Y6_N1             ; 89      ; Global Clock         ; GCLK5            ; --                        ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[4]                        ; PLLOUTPUTCOUNTER_X0_Y2_N1             ; 2       ; Global Clock         ; GCLK3            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 13,825 / 130,276 ( 11 % ) ;
; C12 interconnects                           ; 384 / 6,848 ( 6 % )       ;
; C2 interconnects                            ; 4,037 / 51,436 ( 8 % )    ;
; C4 interconnects                            ; 2,210 / 25,120 ( 9 % )    ;
; DQS bus muxes                               ; 0 / 19 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 19 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 19 ( 0 % )            ;
; Direct links                                ; 1,887 / 130,276 ( 1 % )   ;
; Global clocks                               ; 8 / 16 ( 50 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 45 / 165 ( 27 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 1 / 67 ( 1 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 99 / 282 ( 35 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 12 ( 0 % )            ;
; Local interconnects                         ; 4,097 / 31,760 ( 13 % )   ;
; Quadrant clocks                             ; 0 / 72 ( 0 % )            ;
; R14 interconnects                           ; 555 / 6,046 ( 9 % )       ;
; R14/C12 interconnect drivers                ; 823 / 8,584 ( 10 % )      ;
; R3 interconnects                            ; 5,833 / 56,712 ( 10 % )   ;
; R6 interconnects                            ; 8,930 / 131,000 ( 7 % )   ;
; Spine clocks                                ; 17 / 150 ( 11 % )         ;
; Wire stub REs                               ; 0 / 6,650 ( 0 % )         ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 22    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules          ; IO_000002    ; IO_000003 ; IO_000001 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass         ; 0            ; 11        ; 11        ; 0            ; 0            ; 11        ; 11        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 11        ; 11        ; 0            ;
; Total Unchecked    ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable ; 11           ; 0         ; 0         ; 11           ; 11           ; 0         ; 0         ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 0         ; 0         ; 11           ;
; Total Fail         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; LED[6]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LED[7]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LED[0]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LED[1]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LED[2]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LED[3]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LED[4]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LED[5]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[1]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; FPGA_CLK1_50       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[0]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Destination Clock(s)                                                                                                                                                                                                                                                                                                                                                                                            ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                    ; 1095.3            ;
; FPGA_CLK1_50,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[4].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                             ; AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[4].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 572.6             ;
; FSM_SPW:FSM|state_fsm.connecting                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; FSM_SPW:FSM|state_fsm.connecting                                                                                                                                                                                                                                                                                                                                                                                ; 377.8             ;
; FSM_SPW:FSM_B|state_fsm.connecting                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FSM_SPW:FSM_B|state_fsm.connecting                                                                                                                                                                                                                                                                                                                                                                              ; 348.6             ;
; FPGA_CLK1_50,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                             ; AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[4].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 306.6             ;
; AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[4].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                                          ; AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[4].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 202.4             ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[4].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 197.1             ;
; FSM_SPW:FSM|state_fsm.connecting                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; RX_SPW:RX_B|counter_neg[0]                                                                                                                                                                                                                                                                                                                                                                                      ; 187.6             ;
; RX_SPW:RX_B|counter_neg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk                                                                                                                                                                                                                                                                                                                                 ; 177.0             ;
; FSM_SPW:FSM_B|state_fsm.connecting                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; RX_SPW:RX|counter_neg[0]                                                                                                                                                                                                                                                                                                                                                                                        ; 176.6             ;
; RX_SPW:RX|counter_neg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk                                                                                                                                                                                                                                                                                                                                 ; 176.0             ;
; FSM_SPW:FSM_B|state_fsm.connecting                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; detector_tokens:B|counter_neg[0]                                                                                                                                                                                                                                                                                                                                                                                ; 127.7             ;
; FSM_SPW:FSM|state_fsm.connecting                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; detector_tokens:A|counter_neg[0]                                                                                                                                                                                                                                                                                                                                                                                ; 125.5             ;
; detector_tokens:B|counter_neg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                    ; 110.4             ;
; detector_tokens:A|counter_neg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                    ; 107.5             ;
; AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                          ; AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk                                                                                                                                                                                                                                                                                                                                 ; 77.1              ;
; FSM_SPW:FSM|state_fsm.connecting                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[4].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 65.8              ;
; FSM_SPW:FSM_B|state_fsm.connecting                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[4].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 63.5              ;
; AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                          ; AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[4].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 61.5              ;
; RX_SPW:RX|counter_neg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                    ; 58.0              ;
; FSM_SPW:FSM_B|state_fsm.connecting                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk                                                                                                                                                                                                                                                                                                                                 ; 51.4              ;
; FSM_SPW:FSM|state_fsm.connecting                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk                                                                                                                                                                                                                                                                                                                                 ; 50.6              ;
; RX_SPW:RX|counter_neg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[4].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 48.8              ;
; RX_SPW:RX_B|counter_neg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                    ; 46.9              ;
; FPGA_CLK1_50,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[4].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                             ; AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk                                                                                                                                                                                                                                                                                                                                 ; 45.8              ;
; RX_SPW:RX_B|counter_neg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[4].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 44.8              ;
; FPGA_CLK1_50,RX_SPW:RX_B|counter_neg[0],FSM_SPW:FSM|state_fsm.connecting,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[4].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[4].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 43.7              ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FSM_SPW:FSM|state_fsm.connecting                                                                                                                                                                                                                                                                                                                                                                                ; 41.5              ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FSM_SPW:FSM_B|state_fsm.connecting                                                                                                                                                                                                                                                                                                                                                                              ; 41.1              ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk                                                                                                                                                                                                                                                                                                                                 ; 40.2              ;
; detector_tokens:B|counter_neg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; detector_tokens:B|counter_neg[0]                                                                                                                                                                                                                                                                                                                                                                                ; 39.1              ;
; detector_tokens:A|counter_neg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; detector_tokens:A|counter_neg[0]                                                                                                                                                                                                                                                                                                                                                                                ; 39.1              ;
; FPGA_CLK1_50,RX_SPW:RX|counter_neg[0],FSM_SPW:FSM_B|state_fsm.connecting,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[4].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[4].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk ; 38.8              ;
; FPGA_CLK1_50,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[4].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                             ; FSM_SPW:FSM|state_fsm.connecting                                                                                                                                                                                                                                                                                                                                                                                ; 35.5              ;
; FPGA_CLK1_50,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[4].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk,AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk                                                             ; FSM_SPW:FSM_B|state_fsm.connecting                                                                                                                                                                                                                                                                                                                                                                              ; 31.9              ;
; RX_SPW:RX_B|counter_neg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; RX_SPW:RX_B|counter_neg[0]                                                                                                                                                                                                                                                                                                                                                                                      ; 30.2              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                        ;
+-------------------------------------------------------------------------------------------+--------------------------------------+-------------------+
; Source Register                                                                           ; Destination Register                 ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------+--------------------------------------+-------------------+
; RX_SPW:RX_B|is_control                                                                    ; TX_SPW:TX_B|fct_counter_receive[2]   ; 13.474            ;
; RX_SPW:RX_B|counter_neg[4]                                                                ; TX_SPW:TX_B|fct_counter_receive[2]   ; 13.474            ;
; RX_SPW:RX_B|counter_neg[3]                                                                ; TX_SPW:TX_B|fct_counter_receive[2]   ; 13.474            ;
; RX_SPW:RX_B|counter_neg[0]                                                                ; TX_SPW:TX_B|fct_counter_receive[2]   ; 13.474            ;
; RX_SPW:RX_B|counter_neg[2]                                                                ; TX_SPW:TX_B|fct_counter_receive[2]   ; 13.474            ;
; RX_SPW:RX_B|is_data                                                                       ; TX_SPW:TX_B|fct_counter_receive[2]   ; 13.474            ;
; RX_SPW:RX_B|counter_neg[1]                                                                ; TX_SPW:TX_B|fct_counter_receive[2]   ; 13.474            ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:timec_en_to_tx_0|data_out    ; TX_SPW:TX_B|fct_counter_receive[5]   ; 13.044            ;
; RX_SPW:RX|is_control                                                                      ; TX_SPW:TX|fct_counter_receive[4]     ; 13.036            ;
; RX_SPW:RX|counter_neg[4]                                                                  ; TX_SPW:TX|fct_counter_receive[4]     ; 13.036            ;
; RX_SPW:RX|counter_neg[3]                                                                  ; TX_SPW:TX|fct_counter_receive[4]     ; 13.036            ;
; RX_SPW:RX|counter_neg[0]                                                                  ; TX_SPW:TX|fct_counter_receive[4]     ; 13.036            ;
; RX_SPW:RX|counter_neg[2]                                                                  ; TX_SPW:TX|fct_counter_receive[4]     ; 13.036            ;
; RX_SPW:RX|is_data                                                                         ; TX_SPW:TX|fct_counter_receive[4]     ; 13.036            ;
; RX_SPW:RX|counter_neg[1]                                                                  ; TX_SPW:TX|fct_counter_receive[4]     ; 13.036            ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:data_en_to_w_0|data_out      ; TX_SPW:TX_B|fct_counter_receive[5]   ; 12.785            ;
; FSM_SPW:FSM_B|state_fsm.connecting                                                        ; TX_SPW:TX_B|state_tx.tx_spw_null_fct ; 12.712            ;
; FSM_SPW:FSM|state_fsm.connecting                                                          ; TX_SPW:TX|block_sum_fct_send         ; 12.584            ;
; detector_tokens:A|counter_neg[0]                                                          ; detector_tokens:A|counter_neg[1]     ; 12.492            ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_tx_to_w:data_tx_to_w|data_out[8]   ; TX_SPW:TX|fct_counter_receive[5]     ; 12.396            ;
; TX_SPW:TX|last_tx_sout                                                                    ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|last_tx_dout                                                                    ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_tx_to_w:data_tx_to_w|data_out[7]   ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_tx_to_w:data_tx_to_w|data_out[6]   ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_tx_to_w:data_tx_to_w|data_out[5]   ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_tx_to_w:data_tx_to_w|data_out[4]   ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_tx_to_w:data_tx_to_w|data_out[3]   ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_tx_to_w:data_tx_to_w|data_out[2]   ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_tx_to_w:data_tx_to_w|data_out[1]   ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_tx_to_w:data_tx_to_w|data_out[0]   ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|timecode_s[7]                                                                   ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|timecode_s[6]                                                                   ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|timecode_s[5]                                                                   ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|timecode_s[4]                                                                   ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|timecode_s[3]                                                                   ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|timecode_s[2]                                                                   ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|timecode_s[1]                                                                   ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|timecode_s[0]                                                                   ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|timecode_s[9]                                                                   ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|fct_counter_receive[5]                                                          ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|fct_counter_receive[3]                                                          ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|fct_counter_receive[2]                                                          ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|fct_counter_receive[1]                                                          ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|fct_counter_receive[4]                                                          ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:data_en_to_w|data_out        ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|first_time                                                                      ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|state_tx.tx_spw_null_fct                                                        ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|fct_flag[2]                                                                     ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|fct_flag[0]                                                                     ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; FSM_SPW:FSM|state_fsm.run                                                                 ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|fct_flag[1]                                                                     ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_auto_start:timec_en_to_tx|data_out      ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|hold_null                                                                       ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|hold_data                                                                       ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|global_counter_transfer[0]                                                      ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|global_counter_transfer[1]                                                      ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|global_counter_transfer[2]                                                      ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|fct_counter_receive[0]                                                          ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|state_tx.tx_spw_full                                                            ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|hold_fct                                                                        ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|global_counter_transfer[3]                                                      ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|last_type.NULL                                                                  ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; FSM_SPW:FSM|state_fsm.error_wait                                                          ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; FSM_SPW:FSM|state_fsm.error_reset                                                         ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX|state_tx.tx_spw_null                                                            ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; debounce_db:db_system_spwulight|PB_state                                                  ; TX_SPW:TX|last_tx_sout               ; 12.369            ;
; TX_SPW:TX_B|last_tx_sout                                                                  ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; TX_SPW:TX_B|last_tx_dout                                                                  ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_tx_to_w:data_tx_to_w_0|data_out[7] ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_tx_to_w:data_tx_to_w_0|data_out[6] ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_tx_to_w:data_tx_to_w_0|data_out[5] ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_tx_to_w:data_tx_to_w_0|data_out[4] ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_tx_to_w:data_tx_to_w_0|data_out[3] ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_tx_to_w:data_tx_to_w_0|data_out[2] ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_tx_to_w:data_tx_to_w_0|data_out[1] ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_tx_to_w:data_tx_to_w_0|data_out[0] ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; TX_SPW:TX_B|timecode_s[7]                                                                 ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; TX_SPW:TX_B|timecode_s[6]                                                                 ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; TX_SPW:TX_B|timecode_s[5]                                                                 ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; TX_SPW:TX_B|timecode_s[4]                                                                 ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; TX_SPW:TX_B|timecode_s[3]                                                                 ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; TX_SPW:TX_B|timecode_s[2]                                                                 ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; TX_SPW:TX_B|timecode_s[1]                                                                 ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; TX_SPW:TX_B|timecode_s[0]                                                                 ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; TX_SPW:TX_B|timecode_s[9]                                                                 ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; TX_SPW:TX_B|fct_counter_receive[5]                                                        ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; TX_SPW:TX_B|fct_counter_receive[3]                                                        ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; TX_SPW:TX_B|fct_counter_receive[2]                                                        ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; TX_SPW:TX_B|fct_counter_receive[1]                                                        ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; TX_SPW:TX_B|fct_counter_receive[4]                                                        ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; TX_SPW:TX_B|first_time                                                                    ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; TX_SPW:TX_B|state_tx.tx_spw_null_fct                                                      ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; TX_SPW:TX_B|fct_flag[2]                                                                   ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; TX_SPW:TX_B|fct_flag[0]                                                                   ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; TX_SPW:TX_B|fct_flag[1]                                                                   ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; TX_SPW:TX_B|hold_data                                                                     ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; TX_SPW:TX_B|global_counter_transfer[0]                                                    ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; TX_SPW:TX_B|global_counter_transfer[1]                                                    ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; TX_SPW:TX_B|global_counter_transfer[2]                                                    ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
; spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_data_tx_to_w:data_tx_to_w_0|data_out[8] ; TX_SPW:TX_B|last_tx_sout             ; 12.315            ;
+-------------------------------------------------------------------------------------------+--------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSEMA4U23C6 for design "spw_ulight_nofifo"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 6 clocks (6 global)
    Info (11162): spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_hps_0:hps_0|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G10
    Info (11162): spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[3]~CLKENA0 with 85 fanout uses global clock CLKCTRL_G5
    Info (11162): spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G0
    Info (11162): spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[4]~CLKENA0 with 2 fanout uses global clock CLKCTRL_G3
    Info (11162): spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[2]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G2
    Info (11162): spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_pll_tx:pll_tx|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G6
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 4788 fanout uses global clock CLKCTRL_G7
    Info (11162): spw_ulight_nofifo:AXI_INTERFACE|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 4663 fanout uses global clock CLKCTRL_G1
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332104): Reading SDC File: 'sdc_spw/spw_ulight_nofifo.out.sdc'
Info (332104): Reading SDC File: 'spw_ulight_nofifo/synthesis/submodules/altera_reset_controller.sdc'
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: AXI_INTERFACE|hps_0|fpga_interfaces|hps2fpga|clk  to: spw_ulight_nofifo:AXI_INTERFACE|spw_ulight_nofifo_hps_0:hps_0|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_3457
    Info (332098): Cell: AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[1].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[2].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[4].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): Cell: A|info[4]  from: datab  to: combout
    Info (332098): Cell: A|info[4]  from: datac  to: combout
    Info (332098): Cell: B|info[4]  from: datab  to: combout
    Info (332098): Cell: B|info[4]  from: datac  to: combout
    Info (332098): Cell: Equal0~0  from: dataa  to: combout
    Info (332098): Cell: Equal0~0  from: datab  to: combout
    Info (332098): Cell: RX_B|rx_got_bit  from: datab  to: combout
    Info (332098): Cell: RX_B|rx_got_bit  from: datac  to: combout
    Info (332098): Cell: RX|rx_got_bit  from: datab  to: combout
    Info (332098): Cell: RX|rx_got_bit  from: datac  to: combout
    Info (332098): Cell: TX_B|always1~1  from: datab  to: combout
    Info (332098): Cell: TX_B|always1~1  from: datac  to: combout
    Info (332098): Cell: TX_B|always1~1  from: datad  to: combout
    Info (332098): Cell: TX_B|always1~1  from: datae  to: combout
    Info (332098): Cell: TX_B|tx_dout~43  from: dataf  to: combout
    Info (332098): Cell: TX_B|tx_sout~0  from: datac  to: combout
    Info (332098): Cell: TX_B|tx_sout~2  from: datab  to: combout
    Info (332098): Cell: TX_B|tx_sout~2  from: datac  to: combout
    Info (332098): Cell: TX_B|tx_sout~2  from: datad  to: combout
    Info (332098): Cell: TX_B|tx_sout~2  from: datae  to: combout
    Info (332098): Cell: TX|always1~1  from: datab  to: combout
    Info (332098): Cell: TX|always1~1  from: datac  to: combout
    Info (332098): Cell: TX|always1~1  from: datad  to: combout
    Info (332098): Cell: TX|always1~1  from: datae  to: combout
    Info (332098): Cell: TX|tx_dout~43  from: dataf  to: combout
    Info (332098): Cell: TX|tx_sout~0  from: datac  to: combout
    Info (332098): Cell: TX|tx_sout~2  from: datab  to: combout
    Info (332098): Cell: TX|tx_sout~2  from: datac  to: combout
    Info (332098): Cell: TX|tx_sout~2  from: datad  to: combout
    Info (332098): Cell: TX|tx_sout~2  from: datae  to: combout
    Info (332098): Cell: ppllclk~4  from: datad  to: combout
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 13 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  200.000 AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):  100.000 AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332111):   20.000 AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk
    Info (332111):   10.000 AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[3].output_counter|divclk
    Info (332111):    5.000 AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|counter[4].output_counter|divclk
    Info (332111):    2.500 AXI_INTERFACE|pll_tx|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
    Info (332111):    2.000 detector_tokens:A|counter_neg[0]
    Info (332111):    2.000 detector_tokens:B|counter_neg[0]
    Info (332111):   10.000 FPGA_CLK1_50
    Info (332111):    2.000 FSM_SPW:FSM_B|state_fsm.connecting
    Info (332111):    2.000 FSM_SPW:FSM|state_fsm.connecting
    Info (332111):    2.000 RX_SPW:RX_B|counter_neg[0]
    Info (332111):    2.000 RX_SPW:RX|counter_neg[0]
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:15
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:41
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:38
Info (170193): Fitter routing operations beginning
Info (170089): 4e+03 ns of routing delay (approximately 5.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 13% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23
Info (188005): Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the "Estimated Delay Added for Hold Timing" section in the Fitter report.
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:08:16
Info (11888): Total time spent on timing analysis during the Fitter is 55.53 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:34
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/output_files/spw_ulight_nofifo.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 2068 megabytes
    Info: Processing ended: Sun Apr 30 21:25:09 2017
    Info: Elapsed time: 00:11:42
    Info: Total CPU time (on all processors): 00:15:13


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/output_files/spw_ulight_nofifo.fit.smsg.


