<html><body><samp><pre>
<!@TC:1626257117>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 14 13:05:17 2021

#Implementation: Led8Test_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1626257117> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1626257117> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\ksenia\Led8Test\Led8Test.v" (library work)
@I:"D:\projects\FPGA\ksenia\Led8Test\Led8Test.v":"D:\projects\FPGA\ksenia\Led8Test\spi_slave.v" (library work)
@I:"D:\projects\FPGA\ksenia\Led8Test\Led8Test.v":"D:\projects\FPGA\ksenia\Led8Test\uart_receiver.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG679:@XP_HELP">CG679</a> : <a href="D:\projects\FPGA\ksenia\Led8Test\spi_slave.v:1:7:1:16:@W:CG679:@XP_MSG">spi_slave.v(1)</a><!@TM:1626257117> | Previous module with same name spi_slave</font>
@N:<a href="@N:CG1223:@XP_HELP">CG1223</a> : <a href="D:\projects\FPGA\ksenia\Led8Test\spi_slave.v:1:7:1:16:@N:CG1223:@XP_MSG">spi_slave.v(1)</a><!@TM:1626257117> | Setting "set_option -allow_duplicate_modules 1" in project file allows duplicate modules
<a name=error3></a><font color=red>@E:<a href="@E:CG855:@XP_HELP">CG855</a> : <a href="D:\projects\FPGA\ksenia\Led8Test\spi_slave.v:1:7:1:16:@E:CG855:@XP_MSG">spi_slave.v(1)</a><!@TM:1626257117> | Duplicate module name spi_slave</font>
<font color=#A52A2A>@W:<a href="@W:CG679:@XP_HELP">CG679</a> : <a href="D:\projects\FPGA\ksenia\Led8Test\uart_receiver.v:1:7:1:24:@W:CG679:@XP_MSG">uart_receiver.v(1)</a><!@TM:1626257117> | Previous module with same name uart_receiver_mod</font>
@N:<a href="@N:CG1223:@XP_HELP">CG1223</a> : <a href="D:\projects\FPGA\ksenia\Led8Test\uart_receiver.v:1:7:1:24:@N:CG1223:@XP_MSG">uart_receiver.v(1)</a><!@TM:1626257117> | Setting "set_option -allow_duplicate_modules 1" in project file allows duplicate modules
<a name=error4></a><font color=red>@E:<a href="@E:CG855:@XP_HELP">CG855</a> : <a href="D:\projects\FPGA\ksenia\Led8Test\uart_receiver.v:1:7:1:24:@E:CG855:@XP_MSG">uart_receiver.v(1)</a><!@TM:1626257117> | Duplicate module name uart_receiver_mod</font>
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 14 13:05:17 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 14 13:05:17 2021

###########################################################]

</pre></samp></body></html>
