#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov  9 18:33:18 2020
# Process ID: 18808
# Current directory: D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.runs/synth_1/main.vds
# Journal file: D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17244 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 716.758 ; gain = 177.938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/sources_1/new/main.v:235]
INFO: [Synth 8-6157] synthesizing module 'slowerClkGen' [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/sources_1/new/main.v:3]
INFO: [Synth 8-6155] done synthesizing module 'slowerClkGen' (1#1) [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/sources_1/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/sources_1/new/main.v:117]
	Parameter zero bound to: 3'b000 
	Parameter wait1_1 bound to: 3'b001 
	Parameter wait1_2 bound to: 3'b010 
	Parameter wait1_3 bound to: 3'b011 
	Parameter one bound to: 3'b100 
	Parameter wait0_1 bound to: 3'b101 
	Parameter wait0_2 bound to: 3'b110 
	Parameter wait0_3 bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/sources_1/new/main.v:156]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/sources_1/new/main.v:117]
INFO: [Synth 8-6157] synthesizing module 'DataTransmission' [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/sources_1/new/main.v:215]
INFO: [Synth 8-6157] synthesizing module 'PLSR' [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/sources_1/new/main.v:40]
WARNING: [Synth 8-5788] Register Q_reg in module PLSR is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/sources_1/new/main.v:53]
INFO: [Synth 8-6155] done synthesizing module 'PLSR' (3#1) [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/sources_1/new/main.v:40]
INFO: [Synth 8-6157] synthesizing module 'oddParityGen' [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/sources_1/new/main.v:79]
INFO: [Synth 8-226] default block is never used [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/sources_1/new/main.v:104]
INFO: [Synth 8-6155] done synthesizing module 'oddParityGen' (4#1) [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/sources_1/new/main.v:79]
INFO: [Synth 8-6157] synthesizing module 'upcounter' [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/sources_1/new/main.v:28]
INFO: [Synth 8-6155] done synthesizing module 'upcounter' (5#1) [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/sources_1/new/main.v:28]
INFO: [Synth 8-6157] synthesizing module 'mux2x1' [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/sources_1/new/main.v:199]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1' (6#1) [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/sources_1/new/main.v:199]
INFO: [Synth 8-6157] synthesizing module 'Dflipflop' [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/sources_1/new/main.v:207]
INFO: [Synth 8-6155] done synthesizing module 'Dflipflop' (7#1) [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/sources_1/new/main.v:207]
INFO: [Synth 8-6155] done synthesizing module 'DataTransmission' (8#1) [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/sources_1/new/main.v:215]
INFO: [Synth 8-6157] synthesizing module 'PLSR16' [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/sources_1/new/main.v:59]
WARNING: [Synth 8-5788] Register Q_reg in module PLSR16 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/sources_1/new/main.v:72]
INFO: [Synth 8-6155] done synthesizing module 'PLSR16' (9#1) [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/sources_1/new/main.v:59]
INFO: [Synth 8-6155] done synthesizing module 'main' (10#1) [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/sources_1/new/main.v:235]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 780.539 ; gain = 241.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 780.539 ; gain = 241.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 780.539 ; gain = 241.719
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/constrs_1/imports/ECE3300L/Nexys-A7-100T.xdc]
Finished Parsing XDC File [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/constrs_1/imports/ECE3300L/Nexys-A7-100T.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.srcs/constrs_1/imports/ECE3300L/Nexys-A7-100T.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 895.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 895.387 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 895.387 ; gain = 356.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 895.387 ; gain = 356.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 895.387 ; gain = 356.566
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                         00000001 |                              000
                 wait1_1 |                         00000010 |                              001
                 wait1_2 |                         00000100 |                              010
                 wait1_3 |                         00001000 |                              011
                     one |                         00010000 |                              100
                 wait0_1 |                         00100000 |                              101
                 wait0_2 |                         01000000 |                              110
                 wait0_3 |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'debouncer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 895.387 ; gain = 356.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module slowerClkGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module PLSR 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module oddParityGen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module upcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module mux2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Dflipflop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PLSR16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dt/pls/Q_reg[7]_C )
WARNING: [Synth 8-3332] Sequential element (dt/pls/Q_reg[7]_C) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 895.387 ; gain = 356.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 895.387 ; gain = 356.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 895.789 ; gain = 356.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 896.562 ; gain = 357.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 903.387 ; gain = 364.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 903.387 ; gain = 364.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 903.387 ; gain = 364.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 903.387 ; gain = 364.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 903.387 ; gain = 364.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 903.387 ; gain = 364.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    19|
|3     |LUT1   |     3|
|4     |LUT2   |     5|
|5     |LUT3   |    12|
|6     |LUT4   |     8|
|7     |LUT5   |    23|
|8     |LUT6   |     9|
|9     |FDCE   |    26|
|10    |FDPE   |     8|
|11    |FDRE   |    59|
|12    |LDC    |     8|
|13    |IBUF   |    10|
|14    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |   208|
|2     |  db     |debouncer        |    73|
|3     |  dt     |DataTransmission |    41|
|4     |    cnt  |upcounter        |     7|
|5     |    dff  |Dflipflop        |     1|
|6     |    opg  |oddParityGen     |     1|
|7     |    pls  |PLSR             |    32|
|8     |  pls    |PLSR16           |    16|
|9     |  scg    |slowerClkGen     |    50|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 903.387 ; gain = 364.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 903.387 ; gain = 249.719
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 903.387 ; gain = 364.566
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 921.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LDC => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 921.215 ; gain = 620.398
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 921.215 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/workspace/CPP_Schoolworks/ECE3300L/ECE3300L_Lab11/ECE3300L_Lab11.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  9 18:33:43 2020...
