<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the Fifth Conference on Design, Automation and Test in Europe</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/date.png" alt="Proceedings of the Fifth Conference on Design, Automation and Test in Europe" title="Proceedings of the Fifth Conference on Design, Automation and Test in Europe" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/SYS\2000\DATE-2000.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2><br/><em>Proceedings of the Fifth Conference on Design, Automation and Test in Europe</em><br/>DATE, 2000.</h2>
<div class="rbox">
<strong><a href="SYS.html">SYS</a></strong><hr/><a href="http://dblp.org/rec/html/conf/date/2000">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+Fifth+Conference+on+Design,+Automation+and+Test+in+Europe%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#title').text(this.checked?'Proceedings of the Fifth Conference on Design, Automation and Test in Europe':'DATE');$('#publisher').text(this.checked?'IEEE Computer Society':'IEEE CS');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DATE-2000,
	address       = "Paris, France",
<span id="isbn">	isbn          = "0-7695-0537-6",
</span>	publisher     = "{<span id="publisher">IEEE Computer Society</span>}",
	title         = "{<span id="title">Proceedings of the Fifth Conference on Design, Automation and Test in Europe</span>}",
	year          = 2000,
}</pre>
</div>
<hr/>
<h3>Contents (143 items)</h3><dl class="toc"><div class="rbox"><span class="tag">17 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">16 ×<a href="tag/using.html">#using</a></span><br/><span class="tag">13 ×<a href="tag/fault.html">#fault</a></span><br/><span class="tag">11 ×<a href="tag/embedded.html">#embedded</a></span><br/><span class="tag">11 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">11 ×<a href="tag/testing.html">#testing</a></span><br/><span class="tag">10 ×<a href="tag/synthesis.html">#synthesis</a></span><br/><span class="tag">8 ×<a href="tag/algorithm.html">#algorithm</a></span><br/><span class="tag">8 ×<a href="tag/analysis.html">#analysis</a></span><br/><span class="tag">8 ×<a href="tag/architecture.html">#architecture</a></span><br/></div><dt><a href="DATE-2000-Leupers.html">DATE-2000-Leupers</a></dt><dd>Code Selection for Media Processors with SIMD Instructions (<abbr title="Rainer Leupers">RL</abbr>), pp. 4–8.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-GuptaGMC.html">DATE-2000-GuptaGMC</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/program%20transformation.html" title="program transformation">#program transformation</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Analysis of High-Level Address Code Transformations for Programmable Processors (<abbr title="Sumit Gupta">SG</abbr>, <abbr title="Rajesh K. Gupta">RKG</abbr>, <abbr title="Miguel Miranda">MM</abbr>, <abbr title="Francky Catthoor">FC</abbr>), pp. 9–13.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-KimLS.html">DATE-2000-KimLS</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Free MDD-Based Software Optimization Techniques for Embedded Systems (<abbr title="Chunghee Kim">CK</abbr>, <abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 14–18.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-LuCSMB.html">DATE-2000-LuCSMB</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Quantitative Comparison of Power Management Algorithms (<abbr title="Yung-Hsiang Lu">YHL</abbr>, <abbr title="Eui-Young Chung">EYC</abbr>, <abbr title="Tajana Simunic">TS</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 20–26.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2000-LajoloRDL.html">DATE-2000-LajoloRDL</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Power Co-Estimation Techniques for System-on-Chip Design (<abbr title="Marcello Lajolo">ML</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Luciano Lavagno">LL</abbr>), pp. 27–34.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2000-BeniniCMMPS.html">DATE-2000-BeniniCMMPS</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>A Discrete-Time Battery Model for High-Level Power Estimation (<abbr title="Luca Benini">LB</abbr>, <abbr title="Giuliano Castelli">GC</abbr>, <abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>, <abbr title="Riccardo Scarsi">RS</abbr>), pp. 35–39.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-SchwenckerSGA.html">DATE-2000-SchwenckerSGA</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>The Generalized Boundary Curve-A Common Method for Automatic Nominal Design and Design Centering of Analog Circuits (<abbr title="Robert Schwencker">RS</abbr>, <abbr title="Frank Schenkel">FS</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Kurt Antreich">KA</abbr>), pp. 42–47.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-GuerraRFR.html">DATE-2000-GuerraRFR</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Hierarchical Approach for the Symbolic Analysis of Large Analog Integrated Circuits (<abbr title="Oscar Guerra">OG</abbr>, <abbr title="Elisenda Roca">ER</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>, <abbr title="Ángel Rodríguez-Vázquez">ÁRV</abbr>), pp. 48–52.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-DessoukyLP.html">DATE-2000-DessoukyLP</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Layout-Oriented Synthesis of High Performance Analog Circuits (<abbr title="Mohamed Dessouky">MD</abbr>, <abbr title="Marie-Minerve Louërat">MML</abbr>, <abbr title="Jacky Porte">JP</abbr>), pp. 53–57.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-GanesanV.html">DATE-2000-GanesanV</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Technology Mapping and Retargeting for Field-Programmable Analog Arrays (<abbr title="Sree Ganesan">SG</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 58–64.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2000-ZorianNMLSV.html">DATE-2000-ZorianNMLSV</a> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>Tutorial Statement (<abbr title="Yervant Zorian">YZ</abbr>, <abbr title="Michael Nicolaidis">MN</abbr>, <abbr title="Peter Muhmenthaler">PM</abbr>, <abbr title="David Y. Lepejian">DYL</abbr>, <abbr title="Chris W. H. Strolenberg">CWHS</abbr>, <abbr title="Kees Veelenturf">KV</abbr>), p. 66.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-Veelenturf.html">DATE-2000-Veelenturf</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/reliability.html" title="reliability">#reliability</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>The Road to Better Reliability and Yield Embedded DfM Tools (<abbr title="Kees Veelenturf">KV</abbr>), pp. 67–68.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2000-Zorian.html">DATE-2000-Zorian</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>Yield Improvement and Repair Trade-Off for Large Embedded Memories (<abbr title="Yervant Zorian">YZ</abbr>), pp. 69–70.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2000-Strolenberg.html">DATE-2000-Strolenberg</a></dt><dd>Stay Away from Minimum Design-Rule Values (<abbr title="Chris W. H. Strolenberg">CWHS</abbr>), pp. 71–72.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2000-VerkestKS.html">DATE-2000-VerkestKS</a> <span class="tag"><a href="tag/c%2B%2B.html" title="c++">#c++</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>System Level Design Using C++ (<abbr title="Diederik Verkest">DV</abbr>, <abbr title="Joachim Kunkel">JK</abbr>, <abbr title="Frank Schirrmeister">FS</abbr>), pp. 74–81.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2000-LyseckyVG.html">DATE-2000-LyseckyVG</a> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span></dt><dd>Techniques for Reducing Read Latency of Core Bus Wrappers (<abbr title="Roman L. Lysecky">RLL</abbr>, <abbr title="Frank Vahid">FV</abbr>, <abbr title="Tony Givargis">TG</abbr>), pp. 84–91.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2000-VermeulenCMV.html">DATE-2000-VermeulenCMV</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Formalized Three-Layer System-Level Reuse Model and Methodology for Embedded Data-Dominated Applications (<abbr title="Frederik Vermeulen">FV</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Hugo De Man">HDM</abbr>, <abbr title="Diederik Verkest">DV</abbr>), pp. 92–98.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2000-DalpassoBBF.html">DATE-2000-DalpassoBBF</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Virtual Fault Simulation of Distributed IP-Based Designs (<abbr title="Marcello Dalpasso">MD</abbr>, <abbr title="Alessandro Bogliolo">AB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Michele Favalli">MF</abbr>), pp. 99–103.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-TangWT.html">DATE-2000-TangWT</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/sequence.html" title="sequence">#sequence</a></span></dt><dd>Fast Evaluation of Sequence Pair in Block Placement by Longest Common Subsequence Computation (<abbr title="Xiaoping Tang">XT</abbr>, <abbr title="D. F. Wong">DFW</abbr>, <abbr title="Ruiqi Tian">RT</abbr>), pp. 106–111.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-Saab.html">DATE-2000-Saab</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A New Effective And Efficient Multi-Level Partitioning Algorithm (<abbr title="Youssef Saab">YS</abbr>), pp. 112–116.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-BrennerV.html">DATE-2000-BrennerV</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Faster Optimal Single-Row Placement with Fixed Ordering (<abbr title="Ulrich Brenner">UB</abbr>, <abbr title="Jens Vygen">JV</abbr>), pp. 117–121.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-BouraiS.html">DATE-2000-BouraiS</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Layout Compaction for Yield Optimization via Critical Area Minimization (<abbr title="Youcef Bourai">YB</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 122–125.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2000-OzevBO.html">DATE-2000-OzevBO</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Test Synthesis for Mixed-Signal SOC Paths (<abbr title="Sule Ozev">SO</abbr>, <abbr title="Ismet Bayraktaroglu">IB</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 128–133.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-SugiharaYD.html">DATE-2000-SugiharaYD</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span></dt><dd>Analysis and Minimization of Test Time in a Combined BIST and External Test Approach (<abbr title="Makoto Sugihara">MS</abbr>, <abbr title="Hiroto Yasuura">HY</abbr>, <abbr title="Hiroshi Date">HD</abbr>), pp. 134–140.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2000-BenabdenebiMM.html">DATE-2000-BenabdenebiMM</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>CAS-BUS: A Scalable and Reconfigurable Test Access Mechanism for Systems on a Chip (<abbr title="Mounir Benabdenbi">MB</abbr>, <abbr title="Walid Maroufi">WM</abbr>, <abbr title="Meryem Marzouki">MM</abbr>), pp. 141–145.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-ZivkovicTK.html">DATE-2000-ZivkovicTK</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design and Test Space Exploration of Transport-Triggered Architectures (<abbr title="V. A. Zivkovic">VAZ</abbr>, <abbr title="Ronald J. W. T. Tangelder">RJWTT</abbr>, <abbr title="Hans G. Kerkhoff">HGK</abbr>), pp. 146–151.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-JantschB.html">DATE-2000-JantschB</a></dt><dd>Composite Signal Flow: A Computational Model Combining Events, Sampled Streams, and Vectors (<abbr title="Axel Jantsch">AJ</abbr>, <abbr title="Per Bjuréus">PB</abbr>), pp. 154–160.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2000-BjureusJ.html">DATE-2000-BjureusJ</a> <span class="tag"><a href="tag/control%20flow.html" title="control flow">#control flow</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>MASCOT: A Specification and Cosimulation Method Integrating Data and Control Flow (<abbr title="Per Bjuréus">PB</abbr>, <abbr title="Axel Jantsch">AJ</abbr>), pp. 161–168.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2000-JosephsF.html">DATE-2000-JosephsF</a> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Delay-Insensitive Interface Specification and Synthesis (<abbr title="Mark B. Josephs">MBJ</abbr>, <abbr title="Dennis P. Furey">DPF</abbr>), pp. 169–173.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-ViglioneMPRZ.html">DATE-2000-ViglioneMPRZ</a></dt><dd>A 50 Mbit/s Iterative Turbo-Decoder (<abbr title="F. Viglione">FV</abbr>, <abbr title="Guido Masera">GM</abbr>, <abbr title="Gianluca Piccinini">GP</abbr>, <abbr title="Massimo Ruo Roch">MRR</abbr>, <abbr title="Maurizio Zamboni">MZ</abbr>), pp. 176–180.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-GirolaPV.html">DATE-2000-GirolaPV</a></dt><dd>Smart Antenna Receiver Based on a Single Chip Solution for GSM/DCS Baseband Processing (<abbr title="Uberto Girola">UG</abbr>, <abbr title="Agostino Picciriello">AP</abbr>, <abbr title="David Vincenzoni">DV</abbr>), pp. 181–185.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-MurookaM.html">DATE-2000-MurookaM</a> <span class="tag"><a href="tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>Protocol Stack-Based Telecom-Emulator (<abbr title="Takahiro Murooka">TM</abbr>, <abbr title="Toshiaki Miyazaki">TM</abbr>), pp. 186–191.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-DonathKSVRSC.html">DATE-2000-DonathKSVRSC</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Transformational Placement and Synthesis (<abbr title="Wilm E. Donath">WED</abbr>, <abbr title="Prabhakar Kudva">PK</abbr>, <abbr title="Leon Stok">LS</abbr>, <abbr title="Paul Villarrubia">PV</abbr>, <abbr title="Lakshmi N. Reddy">LNR</abbr>, <abbr title="Andrew Sullivan">AS</abbr>, <abbr title="Kanad Chakraborty">KC</abbr>), pp. 194–201.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2000-KumthekarS.html">DATE-2000-KumthekarS</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Power and Delay Reduction via Simultaneous Logic and Placement Optimization in FPGAs (<abbr title="Balakrishna Kumthekar">BK</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 202–207.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-KravetsS.html">DATE-2000-KravetsS</a> <span class="tag"><a href="tag/symmetry.html" title="symmetry">#symmetry</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Constructive Library-Aware Synthesis Using Symmetries (<abbr title="Victor N. Kravets">VNK</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>), pp. 208–213.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-HuangOC.html">DATE-2000-HuangOC</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A BIST Scheme for On-Chip ADC and DAC Testing (<abbr title="Jiun-Lang Huang">JLH</abbr>, <abbr title="Chee-Kian Ong">CKO</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 216–220.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-WenL.html">DATE-2000-WenL</a></dt><dd>An on Chip ADC Test Structure (<abbr title="Yun-Che Wen">YCW</abbr>, <abbr title="Kuen-Jong Lee">KJL</abbr>), pp. 221–225.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-CotaRABCL.html">DATE-2000-CotaRABCL</a> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Reuse of Existing Resources for Analog BIST of a Switch Capacitor Filte (<abbr title="Érika F. Cota">ÉFC</abbr>, <abbr title="Michel Renovell">MR</abbr>, <abbr title="Florence Azaïs">FA</abbr>, <abbr title="Yves Bertrand">YB</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Marcelo Lubaszewski">ML</abbr>), pp. 226–230.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-KallaZCH.html">DATE-2000-KallaZCH</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/paradigm.html" title="paradigm">#paradigm</a></span> <span class="tag"><a href="tag/recursion.html" title="recursion">#recursion</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A BDD-Based Satisfiability Infrastructure Using the Unate Recursive Paradigm (<abbr title="Priyank Kalla">PK</abbr>, <abbr title="Zhihong Zeng">ZZ</abbr>, <abbr title="Maciej J. Ciesielski">MJC</abbr>, <abbr title="ChiLai Huang">CH</abbr>), pp. 232–236.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-YalagandulaAS.html">DATE-2000-YalagandulaAS</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Automatic Lighthouse Generation for Directed State Space Search (<abbr title="Praveen Yalagandula">PY</abbr>, <abbr title="Adnan Aziz">AA</abbr>, <abbr title="Vigyan Singhal">VS</abbr>), pp. 237–242.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-RufK.html">DATE-2000-RufK</a> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Analyzing Real-Time Systems (<abbr title="Jürgen Ruf">JR</abbr>, <abbr title="Thomas Kropf">TK</abbr>), pp. 243–248.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-GuerrierG.html">DATE-2000-GuerrierG</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>A Generic Architecture for On-Chip Packet-Switched Interconnections (<abbr title="Pierre Guerrier">PG</abbr>, <abbr title="Alain Greiner">AG</abbr>), pp. 250–256.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2000-HarmszeTM.html">DATE-2000-HarmszeTM</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Memory Arbitration and Cache Management in Stream-Based Systems (<abbr title="Françoise Harmsze">FH</abbr>, <abbr title="Adwin H. Timmer">AHT</abbr>, <abbr title="Jef L. van Meerbergen">JLvM</abbr>), pp. 257–262.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-BaleaniFST.html">DATE-2000-BaleaniFST</a></dt><dd>HW/SW Codesign of an Engine Management System (<abbr title="Massimo Baleani">MB</abbr>, <abbr title="Alberto Ferrari">AF</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>, <abbr title="Claudio Turchetti">CT</abbr>), pp. 263–267.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-MacchiaruloSM.html">DATE-2000-MacchiaruloSM</a></dt><dd>Wave Steered FSMs (<abbr title="Luca Macchiarulo">LM</abbr>, <abbr title="Shih-Ming Shu">SMS</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 270–276.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2000-CiricYS.html">DATE-2000-CiricYS</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Delay Minimization and Technology Mapping of Two-Level Structures and Implementation Using Clock-Delayed Domino Logic (<abbr title="Jovanka Ciric">JC</abbr>, <abbr title="Gin Yee">GY</abbr>, <abbr title="Carl Sechen">CS</abbr>), pp. 277–282.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-JacobsB.html">DATE-2000-JacobsB</a> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Gate Sizing Using a Statistical Delay Model (<abbr title="E. T. A. F. Jacobs">ETAFJ</abbr>, <abbr title="Michel R. C. M. Berkelaar">MRCMB</abbr>), pp. 283–290.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2000-CataldoCPW.html">DATE-2000-CataldoCPW</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Optimal Hardware Pattern Generation for Functional BIST (<abbr title="Silvia Cataldo">SC</abbr>, <abbr title="Silvia Chiusano">SC</abbr>, <abbr title="Paolo Prinetto">PP</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>), pp. 292–297.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-PomeranzR.html">DATE-2000-PomeranzR</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/sequence.html" title="sequence">#sequence</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Built-In Generation of Weighted Test Sequences for Synchronous Sequential Circuits (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 298–304.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2000-BergfeldNR.html">DATE-2000-BergfeldNR</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Diagnostic Testing of Embedded Memories Using BIST (<abbr title="Timothy J. Bergfeld">TJB</abbr>, <abbr title="Dirk Niggemeyer">DN</abbr>, <abbr title="Elizabeth M. Rudnick">EMR</abbr>), pp. 305–309.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-SemeriaSM.html">DATE-2000-SemeriaSM</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/c.html" title="c">#c</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/pointer.html" title="pointer">#pointer</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Resolution of Dynamic Memory Allocation and Pointers for the Behavioral Synthesis from C (<abbr title="Luc Séméria">LS</abbr>, <abbr title="Koichi Sato">KS</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 312–319.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2000-GanesanV00a.html">DATE-2000-GanesanV00a</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span></dt><dd>An Integrated Temporal Partitioning and Partial Reconfiguration Technique for Design Latency Improvement (<abbr title="Satish Ganesan">SG</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 320–325.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-BringmannRM.html">DATE-2000-BringmannRM</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Target Architecture Oriented High-Level Synthesis for Multi-FPGA Based Emulation (<abbr title="Oliver Bringmann">OB</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>, <abbr title="Carsten Menn">CM</abbr>), pp. 326–332.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2000-HenkeGV.html">DATE-2000-HenkeGV</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Cache and Bus Power Estimation for Parameterized System-on-a-Chip Design (<abbr title="Jörg Henkel">JH</abbr>, <abbr title="Tony Givargis">TG</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 333–338.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-DemirF.html">DATE-2000-DemirF</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span></dt><dd>Stochastic Modeling and Performance Evaluation for Digital Clock and Data Recovery Circuits (<abbr title="Alper Demir">AD</abbr>, <abbr title="Peter Feldmann">PF</abbr>), pp. 340–344.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-GouraryRUZGM.html">DATE-2000-GouraryRUZGM</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span></dt><dd>A New Approach for Computation of Timing Jitter in Phase Locked Loops (<abbr title="Mark M. Gourary">MMG</abbr>, <abbr title="Sergey G. Rusakov">SGR</abbr>, <abbr title="Sergey L. Ulyanov">SLU</abbr>, <abbr title="Michael M. Zharov">MMZ</abbr>, <abbr title="Kiran K. Gullapalli">KKG</abbr>, <abbr title="Brian J. Mulvaney">BJM</abbr>), pp. 345–349.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-WambacqDDEB.html">DATE-2000-WambacqDDEB</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Compact Modeling of Nonlinear Distortion in Analog Communication Circuits (<abbr title="Piet Wambacq">PW</abbr>, <abbr title="Petr Dobrovolný">PD</abbr>, <abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Marc Engels">ME</abbr>, <abbr title="Ivo Bolsens">IB</abbr>), pp. 350–354.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-ManquinhoS.html">DATE-2000-ManquinhoS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>On Using Satisfiability-Based Pruning Techniques in Covering Algorithms (<abbr title="Vasco M. Manquinho">VMM</abbr>, <abbr title="João P. Marques Silva">JPMS</abbr>), pp. 356–363.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2000-CordoneFSC.html">DATE-2000-CordoneFSC</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>An Efficient Heuristic Approach to Solve the Unate Covering Problem (<abbr title="Roberto Cordone">RC</abbr>, <abbr title="Fabrizio Ferrandi">FF</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Roberto Wolfler Calvo">RWC</abbr>), pp. 364–371.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2000-SchollB.html">DATE-2000-SchollB</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the Generation of Multiplexer Circuits for Pass Transistor Logic (<abbr title="Christoph Scholl">CS</abbr>, <abbr title="Bernd Becker">BB</abbr>), pp. 372–378.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2000-KimWSS.html">DATE-2000-KimWSS</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>On Applying Incremental Satisfiability to Delay Fault Testing (<abbr title="Joonyoung Kim">JK</abbr>, <abbr title="Jesse Whittemore">JW</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>, <abbr title="João P. Marques Silva">JPMS</abbr>), pp. 380–384.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-CornoRSMP.html">DATE-2000-CornoRSMP</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Automatic Test Bench Generation for Validation of RT-Level Descriptions: An Industrial Experience (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Giovanni Squillero">GS</abbr>, <abbr title="Alberto Manzone">AM</abbr>, <abbr title="Alessandro Pincetti">AP</abbr>), pp. 385–389.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-FinF.html">DATE-2000-FinF</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A VHDL Error Simulator for Functional Test Generation (<abbr title="Alessandro Fin">AF</abbr>, <abbr title="Franco Fummi">FF</abbr>), pp. 390–395.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-PomeranzR00a.html">DATE-2000-PomeranzR00a</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Functional Test Generation for Full Scan Circuits (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 396–401.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-MurthyB.html">DATE-2000-MurthyB</a> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>Shared Memory Implementations of Synchronous Dataflow Specifications (<abbr title="Praveen K. Murthy">PKM</abbr>, <abbr title="Shuvra S. Bhattacharyya">SSB</abbr>), pp. 404–410.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2000-Lopez-VallejoGL.html">DATE-2000-Lopez-VallejoGL</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Constraint-Driven System Partitioning (<abbr title="Marisa Luisa López-Vallejo">MLLV</abbr>, <abbr title="Jesús Grajal">JG</abbr>, <abbr title="Juan Carlos López">JCL</abbr>), pp. 411–416.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-ShenoyBC.html">DATE-2000-ShenoyBC</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/quality.html" title="quality">#quality</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A System-Level Synthesis Algorithm with Guaranteed Solution Quality (<abbr title="U. Nagaraj Shenoy">UNS</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>, <abbr title="Alok N. Choudhary">ANC</abbr>), pp. 417–424.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2000-CatthoorDK.html">DATE-2000-CatthoorDK</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/data%20transfer.html" title="data transfer">#data transfer</a></span> <span class="tag"><a href="tag/how.html" title="how">#how</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>How to Solve the Current Memory Access and Data Transfer Bottlenecks: At the Processor Architecture or at the Compiler Level? (<abbr title="Francky Catthoor">FC</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Christoforos E. Kozyrakis">CEK</abbr>), pp. 426–433.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2000-LiuAW.html">DATE-2000-LiuAW</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Meeting Delay Constraints in DSM by Minimal Repeater Insertion (<abbr title="I-Min Liu">IML</abbr>, <abbr title="Adnan Aziz">AA</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 436–440.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-HiroseY.html">DATE-2000-HiroseY</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>A Bus Delay Reduction Technique Considering Crosstalk (<abbr title="Kei Hirose">KH</abbr>, <abbr title="Hiroto Yasuura">HY</abbr>), pp. 441–445.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-AdlerB.html">DATE-2000-AdlerB</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Single Step Current Driven Routing of Multiterminal Signal Nets for Analog Applications (<abbr title="Thorsten Adler">TA</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 446–450.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-RingeLB.html">DATE-2000-RingeLB</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Static Timing Analysis Taking Crosstalk into Account (<abbr title="Matthias Ringe">MR</abbr>, <abbr title="Thomas Lindenkreuz">TL</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 451–455.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-ParkK.html">DATE-2000-ParkK</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>A New IEEE 1149.1 Boundary Scan Design for the Detection of Delay Defects (<abbr title="Sungju Park">SP</abbr>, <abbr title="Taehyung Kim">TK</abbr>), pp. 458–462.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-KacNMZ.html">DATE-2000-KacNMZ</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Alternative Test Methods Using IEEE 1149.4 (<abbr title="Uros Kac">UK</abbr>, <abbr title="Franc Novak">FN</abbr>, <abbr title="Srecko Macek">SM</abbr>, <abbr title="Marina Santo Zarnik">MSZ</abbr>), pp. 463–467.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-GoodbyO.html">DATE-2000-GoodbyO</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/quality.html" title="quality">#quality</a></span></dt><dd>Test Quality and Fault Risk in Digital Filter Datapath BIST (<abbr title="Laurence Goodby">LG</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 468–475.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2000-Rosing.html">DATE-2000-Rosing</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Fault Simulation Methodology for MEMS (<abbr title="Richard Rosing">RR</abbr>), pp. 476–483.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2000-LogothetisS.html">DATE-2000-LogothetisS</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Abstraction from Counters: An Application on Real-Time Systems (<abbr title="George Logothetis">GL</abbr>, <abbr title="Klaus Schneider">KS</abbr>), pp. 486–493.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2000-Balarin.html">DATE-2000-Balarin</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Automatic Abstraction for Worst-Case Analysis of Discrete Systems (<abbr title="Felice Balarin">FB</abbr>), pp. 494–501.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2000-JangMH.html">DATE-2000-JangMH</a> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>Iterative Abstraction-Based CTL Model Checking (<abbr title="Jae-Young Jang">JYJ</abbr>, <abbr title="In-Ho Moon">IHM</abbr>, <abbr title="Gary D. Hachtel">GDH</abbr>), pp. 502–507.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-GaoW.html">DATE-2000-GaoW</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Wire-Sizing for Delay Minimization and Ringing Control Using Transmission Line Model (<abbr title="Youxin Gao">YG</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 512–516.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-Sheehan.html">DATE-2000-Sheehan</a> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span></dt><dd>Predicting Coupled Noise in RC Circuits (<abbr title="Bernard N. Sheehan">BNS</abbr>), pp. 517–521.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-ChangLNXH.html">DATE-2000-ChangLNXH</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Clocktree RLC Extraction with Efficient Inductance Modeling (<abbr title="Norman Chang">NC</abbr>, <abbr title="Shen Lin">SL</abbr>, <abbr title="O. Sam Nakagawa">OSN</abbr>, <abbr title="Weize Xie">WX</abbr>, <abbr title="Lei He">LH</abbr>), pp. 522–526.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-SuCHCL.html">DATE-2000-SuCHCL</a> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span></dt><dd>All Digital Built-in Delay and Crosstalk Measurement for On-Chip Buses (<abbr title="Chauchin Su">CS</abbr>, <abbr title="Yue-Tsang Chen">YTC</abbr>, <abbr title="Mu-Jeng Huang">MJH</abbr>, <abbr title="Gen-Nan Chen">GNC</abbr>, <abbr title="Chung-Len Lee">CLL</abbr>), pp. 527–531.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-PeraliasARH.html">DATE-2000-PeraliasARH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A Vhdl-Based Methodology for Design and Verification of Pipeline A/D Converters (<abbr title="Eduardo J. Peralías">EJP</abbr>, <abbr title="Antonio J. Acosta">AJA</abbr>, <abbr title="Adoración Rueda">AR</abbr>, <abbr title="José L. Huertas">JLH</abbr>), pp. 534–538.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-SchefflerT.html">DATE-2000-SchefflerT</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>Assessing the Cost Effectiveness of Integrated Passives (<abbr title="Michael Scheffler">MS</abbr>, <abbr title="Gerhard Tröster">GT</abbr>), pp. 539–543.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-CarroSNJF.html">DATE-2000-CarroSNJF</a> <span class="tag"><a href="tag/component.html" title="component">#component</a></span></dt><dd>Non-Linear Components for Mixed Circuits Analog Front-End (<abbr title="Luigi Carro">LC</abbr>, <abbr title="Adão Antônio de Souza Jr.">AAdSJ</abbr>, <abbr title="Marcelo Negreiros">MN</abbr>, <abbr title="Gabriel Parmegiani Jahn">GPJ</abbr>, <abbr title="Denis Teixeira Franco">DTF</abbr>), pp. 544–549.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-HergenhanR.html">DATE-2000-HergenhanR</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Static Timing Analysis of Embedded Software on Advanced Processor Architectures (<abbr title="André Hergenhan">AH</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 552–559.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2000-OuaissV.html">DATE-2000-OuaissV</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Resource Arbitration in Reconfigurable Computing Environments (<abbr title="Iyad Ouaiss">IO</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 560–566.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2000-PopEP.html">DATE-2000-PopEP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Bus Access Optimization for Distributed Embedded Systems Based on Schedulability Analysis (<abbr title="Paul Pop">PP</abbr>, <abbr title="Petru Eles">PE</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 567–574.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2000-LennardSJHH.html">DATE-2000-LennardSJHH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Standards for System-Level Design: Practical Reality or Solution in Search of a Question? (<abbr title="Christopher K. Lennard">CKL</abbr>, <abbr title="Patrick Schaumont">PS</abbr>, <abbr title="Gjalt G. de Jong">GGdJ</abbr>, <abbr title="Anssi Haverinen">AH</abbr>, <abbr title="Pete Hardee">PH</abbr>), pp. 576–583.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2000-LajoloRRVL.html">DATE-2000-LajoloRRVL</a> <span class="tag"><a href="tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>Evaluating System Dependability in a Co-Design Framework (<abbr title="Marcello Lajolo">ML</abbr>, <abbr title="Maurizio Rebaudengo">MR</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Massimo Violante">MV</abbr>, <abbr title="Luciano Lavagno">LL</abbr>), pp. 586–590.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-AnghelN.html">DATE-2000-AnghelN</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Cost Reduction and Evaluation of a Temporary Faults Detecting Technique (<abbr title="Lorena Anghel">LA</abbr>, <abbr title="Michael Nicolaidis">MN</abbr>), pp. 591–598.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2000-WeilerMHH.html">DATE-2000-WeilerMHH</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Detection of Defective Sensor Elements Using Sigma-Delta-Modulation and a Matched Filter (<abbr title="D. Weiler">DW</abbr>, <abbr title="O. Machul">OM</abbr>, <abbr title="D. Hammerschmidt">DH</abbr>, <abbr title="Bedrich J. Hosticka">BJH</abbr>), pp. 599–603.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-RamanathanG.html">DATE-2000-RamanathanG</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/online.html" title="online">#online</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>System Level Online Power Management Algorithms (<abbr title="Dinesh Ramanathan">DR</abbr>, <abbr title="Rajesh K. Gupta">RKG</abbr>), pp. 606–611.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-HsiehP.html">DATE-2000-HsiehP</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Architectural Power Optimization by Bus Splitting (<abbr title="Cheng-Ta Hsieh">CTH</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 612–616.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-IshiharaY.html">DATE-2000-IshiharaY</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>A Power Reduction Technique with Object Code Merging for Application Specific Embedded Processors (<abbr title="Tohru Ishihara">TI</abbr>, <abbr title="Hiroto Yasuura">HY</abbr>), pp. 617–623.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2000-MunchWWMS.html">DATE-2000-MunchWWMS</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Automating RT-Level Operand Isolation to Minimize Power Consumption in Datapaths (<abbr title="Michael Münch">MM</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Bernd Wurth">BW</abbr>, <abbr title="Renu Mehra">RM</abbr>, <abbr title="Jim Sproch">JS</abbr>), pp. 624–631.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2000-Nassif.html">DATE-2000-Nassif</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Designing Closer to the Edge (<abbr title="Sani R. Nassif">SRN</abbr>), pp. 636–637.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2000-SousaA.html">DATE-2000-SousaA</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Reducing the Complexity of Defect Level Modeling Using the Clustering Effect (<abbr title="José T. de Sousa">JTdS</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>), pp. 640–644.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-DiezL.html">DATE-2000-DiezL</a> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span></dt><dd>Influence of Manufacturing Variations in IDDQ Measurements: A New Test Criterion (<abbr title="Juan M. Díez">JMD</abbr>, <abbr title="Juan Carlos López">JCL</abbr>), pp. 645–649.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-SaabHK.html">DATE-2000-SaabHK</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Parametric Fault Simulation and Test Vector Generation (<abbr title="Khaled Saab">KS</abbr>, <abbr title="Naim Ben Hamida">NBH</abbr>, <abbr title="Bozena Kaminska">BK</abbr>), pp. 650–656.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2000-LungeanuS.html">DATE-2000-LungeanuS</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Parallel and Distributed VHDL Simulation (<abbr title="Dragos Lungeanu">DL</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 658–662.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-YooLJRCC.html">DATE-2000-YooLJRCC</a> <span class="tag"><a href="tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Hardware-Software Coverification by Optimistic Execution of Real Processor (<abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Jong-eun Lee">JeL</abbr>, <abbr title="Jinyong Jung">JJ</abbr>, <abbr title="Kyungseok Rha">KR</abbr>, <abbr title="Youngchul Cho">YC</abbr>, <abbr title="Kiyoung Choi">KC</abbr>), pp. 663–668.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-PeesHM.html">DATE-2000-PeesHM</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Retargeting of Compiled Simulators for Digital Signal Processors Using a Machine Description Language (<abbr title="Stefan Pees">SP</abbr>, <abbr title="Andreas Hoffmann">AH</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 669–673.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-Maurer.html">DATE-2000-Maurer</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Logic Simulation Using Networks of State Machines (<abbr title="Peter M. Maurer">PMM</abbr>), pp. 674–678.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-FrohlichGF.html">DATE-2000-FrohlichGF</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A New Partitioning Method for Parallel Simulation of VLSI Circuits on Transistor Level (<abbr title="Norbert Fröhlich">NF</abbr>, <abbr title="Volker Glöckel">VG</abbr>, <abbr title="Josef Fleischmann">JF</abbr>), pp. 679–684.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-RustSAT.html">DATE-2000-RustSAT</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>From High-Level Specifications Down to Software Implementations of Parallel Embedded Real-Time Systems (<abbr title="Carsten Rust">CR</abbr>, <abbr title="Friedhelm Stappert">FS</abbr>, <abbr title="Peter Altenbernd">PA</abbr>, <abbr title="Jürgen Tacken">JT</abbr>), pp. 686–691.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-EdwardsG.html">DATE-2000-EdwardsG</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>An Object Oriented Design Method for Reconfigurable Computing Systems (<abbr title="Martyn Edwards">ME</abbr>, <abbr title="Peter Green">PG</abbr>), pp. 692–696.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-CarroKWO.html">DATE-2000-CarroKWO</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>System Synthesis for Multiprocessor Embedded Applications (<abbr title="Luigi Carro">LC</abbr>, <abbr title="Márcio Eduardo Kreutz">MEK</abbr>, <abbr title="Flávio Rech Wagner">FRW</abbr>, <abbr title="Márcio Oyamada">MO</abbr>), pp. 697–702.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-ItoCJ.html">DATE-2000-ItoCJ</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/java.html" title="java">#java</a></span></dt><dd>System Design Based on Single Language and Single-Chip Java ASIP Microcontroller (<abbr title="Sérgio Akira Ito">SAI</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Ricardo Pezzuol Jacobi">RPJ</abbr>), pp. 703–707.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-LuW.html">DATE-2000-LuW</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Cost and Benefit Models for Logic and Memory BIST (<abbr title="Juin-Ming Lu">JML</abbr>, <abbr title="Cheng-Wen Wu">CWW</abbr>), pp. 710–714.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-NicoliciA.html">DATE-2000-NicoliciA</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Scan Latch Partitioning into Multiple Scan Chains for Power Minimization in Full Scan Sequential Circuits (<abbr title="Nicola Nicolici">NN</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>), pp. 715–722.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2000-CarlettaPN.html">DATE-2000-CarlettaPN</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Detecting Undetectable Controller Faults Using Power Analysis (<abbr title="Joan Carletta">JC</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Mehrdad Nourani">MN</abbr>), pp. 723–728.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2000-GulrajaniH.html">DATE-2000-GulrajaniH</a> <span class="tag"><a href="tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multi-Node Static Logic Implications for Redundancy Identification (<abbr title="Kabir Gulrajani">KG</abbr>, <abbr title="Michael S. Hsiao">MSH</abbr>), pp. 729–733.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2000-SimunicBGM.html">DATE-2000-SimunicBGM</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Dynamic Power Management of Laptop Hard Disk (<abbr title="Tajana Simunic">TS</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Peter W. Glynn">PWG</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), p. 736.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-KruseSJSN.html">DATE-2000-KruseSJSN</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Lower Bounds on the Power Consumption in Scheduled Data Flow Graphs with Resource Constraints (<abbr title="Lars Kruse">LK</abbr>, <abbr title="Eike Schmidt">ES</abbr>, <abbr title="Gerd Jochens">GJ</abbr>, <abbr title="Ansgar Stammermann">AS</abbr>, <abbr title="Wolfgang Nebel">WN</abbr>), p. 737.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-PaulusKT.html">DATE-2000-PaulusKT</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Area Optimization of Analog Circuits Considering Matching Constraints (<abbr title="Christian Paulus">CP</abbr>, <abbr title="Ulrich Kleine">UK</abbr>, <abbr title="Roland Thewes">RT</abbr>), p. 738.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-Perez-MontesMDFR.html">DATE-2000-Perez-MontesMDFR</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>XFridge: A SPICE-Based, Portable, User-Friendly Cell-Level Sizing Tool (<abbr title="F. M. Pérez-Montes">FMPM</abbr>, <abbr title="F. Medeiro">FM</abbr>, <abbr title="Rafael Domínguez-Castro">RDC</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>, <abbr title="Ángel Rodríguez-Vázquez">ÁRV</abbr>), p. 739.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-Pillkahn.html">DATE-2000-Pillkahn</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Evaluation of Interconnects with TDR (<abbr title="Ulf Pillkahn">UP</abbr>), p. 740.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-BachB.html">DATE-2000-BachB</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Structural Testing on Real Boards (<abbr title="Peter Bach">PB</abbr>, <abbr title="Michael Bosch">MB</abbr>), p. 741.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-GauthierJ.html">DATE-2000-GauthierJ</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Cycle-True Simulation of the ST10 Microcontroller (<abbr title="Lovic Gauthier">LG</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), p. 742.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-MorawiecUR.html">DATE-2000-MorawiecUR</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Cycle-Based Simulation Algorithms for Digital Systems Using High-Level Decision Diagrams (<abbr title="Adam Morawiec">AM</abbr>, <abbr title="Raimund Ubar">RU</abbr>, <abbr title="Jaan Raik">JR</abbr>), p. 743.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-SilvaDM.html">DATE-2000-SilvaDM</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Mixed-Signal BIST Using Correlation and Reconfigurable Hardware (<abbr title="José Machado da Silva">JMdS</abbr>, <abbr title="J. Soeiro Duarte">JSD</abbr>, <abbr title="José Silva Matos">JSM</abbr>), p. 744.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-SakallahAS.html">DATE-2000-SakallahAS</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>An Experimental Study of Satisfiability Search Heuristics (<abbr title="Karem A. Sakallah">KAS</abbr>, <abbr title="Fadi A. Aloul">FAA</abbr>, <abbr title="João P. Marques Silva">JPMS</abbr>), p. 745.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-ChangKK.html">DATE-2000-ChangKK</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/video.html" title="video">#video</a></span></dt><dd>A Memory Architecture with 4-Address Configurations for Video Signal Processing (<abbr title="Sunho Chang">SC</abbr>, <abbr title="Jong-Sun Kim">JSK</abbr>, <abbr title="Lee-Sup Kim">LSK</abbr>), p. 746.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-HaugKR.html">DATE-2000-HaugKR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/platform.html" title="platform">#platform</a></span></dt><dd>A Hardware Platform for VLIW Based Emulation of Digital Designs (<abbr title="Gunter Haug">GH</abbr>, <abbr title="Udo Kebschull">UK</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), p. 747.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-HalambiCGDN.html">DATE-2000-HalambiCGDN</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Architecture Exploration of Parameterizable EPIC SOC Architectures (<abbr title="Ashok Halambi">AH</abbr>, <abbr title="Radu Cornea">RC</abbr>, <abbr title="Peter Grun">PG</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>), p. 748.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-GovindarajanV.html">DATE-2000-GovindarajanV</a> <span class="tag"><a href="tag/quality.html" title="quality">#quality</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Improving the Schedule Quality of Static-List Time-Constrained Scheduling (<abbr title="Sriram Govindarajan">SG</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), p. 749.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-YangC.html">DATE-2000-YangC</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis for Mixed CMOS/PTl Logic (<abbr title="Congguang Yang">CY</abbr>, <abbr title="Maciej J. Ciesielski">MJC</abbr>), p. 750.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-DubrovaEMM.html">DATE-2000-DubrovaEMM</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>TOP: An Algorithm for Three-Level Optimization of PLDs (<abbr title="Elena Dubrova">ED</abbr>, <abbr title="Peeter Ellervee">PE</abbr>, <abbr title="D. Michael Miller">DMM</abbr>, <abbr title="Jon C. Muzio">JCM</abbr>), p. 751.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-SosnowskiB.html">DATE-2000-SosnowskiB</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing Arithmetic Coprocessor in System Environment (<abbr title="Janusz Sosnowski">JS</abbr>, <abbr title="Tomasz Bech">TB</abbr>), p. 752.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-MoyaMLD.html">DATE-2000-MoyaMLD</a> <span class="tag"><a href="tag/flexibility.html" title="flexibility">#flexibility</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>A Flexible Specification Framework for Hardware-Software Codesign (<abbr title="José Manuel Moya">JMM</abbr>, <abbr title="Francisco Moya">FM</abbr>, <abbr title="Juan Carlos López">JCL</abbr>, <abbr title="Santiago Domínguez">SD</abbr>), p. 753.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-ZuoD.html">DATE-2000-ZuoD</a> <span class="tag"><a href="tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>An Integrated Design Environment for Early Stage Conceptual Design (<abbr title="Jingyan Zuo">JZ</abbr>, <abbr title="Stephen W. Director">SWD</abbr>), p. 754.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-KahnCW.html">DATE-2000-KahnCW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A Web-Based System for Assessing and Searching for Designs (<abbr title="Hilary J. Kahn">HJK</abbr>, <abbr title="Andy Carpenter">AC</abbr>, <abbr title="Nigel A. Whitaker">NAW</abbr>), p. 755.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-TsiatouhasHAN.html">DATE-2000-TsiatouhasHAN</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A Versatile Built-In Self-Test Scheme for Delay Fault Testing (<abbr title="Y. Tsiatouhas">YT</abbr>, <abbr title="Th. Haniotakis">TH</abbr>, <abbr title="Angela Arapoyanni">AA</abbr>, <abbr title="Dimitris Nikolos">DN</abbr>), p. 756.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-GizopoulosKPPZ.html">DATE-2000-GizopoulosKPPZ</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Effective Low Power BIST for Datapaths (<abbr title="Dimitris Gizopoulos">DG</abbr>, <abbr title="Nektarios Kranitis">NK</abbr>, <abbr title="Mihalis Psarakis">MP</abbr>, <abbr title="Antonis M. Paschalis">AMP</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), p. 757.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-HoffmannK.html">DATE-2000-HoffmannK</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Exploiting Hierarchy for Multiple Error Correction in Combinational Circuits (<abbr title="Dirk W. Hoffmann">DWH</abbr>, <abbr title="Thomas Kropf">TK</abbr>), p. 758.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-SchonherrS.html">DATE-2000-SchonherrS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/equivalence.html" title="equivalence">#equivalence</a></span></dt><dd>Automatic Equivalence Check of Circuit Descriptions at Clocked Algorithmic and Register Transfer Level (<abbr title="Jens Schönherr">JS</abbr>, <abbr title="Bernd Straube">BS</abbr>), p. 759.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-NooshabadiMNSS.html">DATE-2000-NooshabadiMNSS</a></dt><dd>A Single Phase Latch for High Speed GaAs Domino Circuits (<abbr title="Saeid Nooshabadi">SN</abbr>, <abbr title="Juan A. Montiel-Nelson">JAMN</abbr>, <abbr title="Antonio Núñez">AN</abbr>, <abbr title="Roberto Sarmiento">RS</abbr>, <abbr title="Javier Sosa">JS</abbr>), p. 760.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-NiemegeersJ.html">DATE-2000-NiemegeersJ</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>An Incremental Specification Flow for Real Time Embedded Systems (<abbr title="Alex Niemegeers">AN</abbr>, <abbr title="Gjalt G. de Jong">GGdJ</abbr>), p. 761.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-VardanianM.html">DATE-2000-VardanianM</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Improving the Error Detection Ability of Concurrent Checkers by Observation Point Insertion in the Circuit Under Check (<abbr title="Valery A. Vardanian">VAV</abbr>, <abbr title="Liana B. Mirzoyan">LBM</abbr>), p. 762.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-MetraFR.html">DATE-2000-MetraFR</a> <span class="tag"><a href="tag/online.html" title="online">#online</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>On-Line Testing and Diagnosis of Bus Lines with respect to Intermediate Voltage Values (<abbr title="Cecilia Metra">CM</abbr>, <abbr title="Michele Favalli">MF</abbr>, <abbr title="Bruno Riccò">BR</abbr>), p. 763.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2000-WegenerK.html">DATE-2000-WegenerK</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Incorporation of Hard-Fault-Coverage in Model-Based Testing of Mixed-Signal ICs (<abbr title="Carsten Wegener">CW</abbr>, <abbr title="Michael Peter Kennedy">MPK</abbr>), p. 765.</dd> <div class="pagevis" style="width:0px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>