PLAN
	HARDWARE
	depp:
		* use counter to test max speed
		* test fifo

	SOFTWARE
	depp:
		* test depp functions

IDEAS
	uart:
		* add stopbit size option
		* add fork to end synthesis

	spi_receive
		* modify testbench
		* retest it

	fifo
		* read opensource code 
		* test it
		* combine it with uart and test it

	aes
		* read spec
		* read opensource code
