#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Dec 10 16:30:57 2018
# Process ID: 21716
# Current directory: /home/kristbp2/cs296-33fa18-secret
# Command line: vivado
# Log file: /home/kristbp2/cs296-33fa18-secret/vivado.log
# Journal file: /home/kristbp2/cs296-33fa18-secret/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/kristbp2/cs296-33fa18-secret/music_box.xpr
update_compile_order -fileset sim_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name main_mem
set_property -dict [list CONFIG.Write_Width_A {27} CONFIG.Write_Depth_A {18433} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/kristbp2/cs296-33fa18-secret/midi-converison/song1.coe} CONFIG.Read_Width_A {27} CONFIG.Write_Width_B {27} CONFIG.Read_Width_B {27}] [get_ips main_mem]
generate_target {instantiation_template} [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/main_mem.xci]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target all [get_files  /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/main_mem.xci]
export_ip_user_files -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/main_mem.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/main_mem.xci]
launch_run -jobs 2 main_mem_synth_1
export_simulation -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/main_mem/main_mem.xci] -directory /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/sim_scripts -force -quiet
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top toplevel [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.2 -module_name note_decoder_clock
set_property -dict [list CONFIG.PRIMARY_PORT {clk_in} CONFIG.CLK_OUT1_PORT {clk_out} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {6.2993415} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {6} CONFIG.MMCM_CLKFBOUT_MULT_F {45.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {121.375} CONFIG.CLKOUT1_JITTER {544.920} CONFIG.CLKOUT1_PHASE_ERROR {379.598}] [get_ips note_decoder_clock]
generate_target {instantiation_template} [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/note_decoder_clock/note_decoder_clock.xci]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target all [get_files  /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/note_decoder_clock/note_decoder_clock.xci]
export_ip_user_files -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/note_decoder_clock/note_decoder_clock.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/note_decoder_clock/note_decoder_clock.xci]
launch_run -jobs 2 note_decoder_clock_synth_1
export_simulation -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/note_decoder_clock/note_decoder_clock.xci] -directory /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/sim_scripts -force -quiet
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.2 -module_name player_clock
set_property -dict [list CONFIG.PRIMARY_PORT {clk_in} CONFIG.CLK_OUT1_PORT {clk_out} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {32.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {128.000} CONFIG.CLKOUT1_JITTER {631.442} CONFIG.CLKOUT1_PHASE_ERROR {346.848}] [get_ips player_clock]
generate_target {instantiation_template} [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.xci]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target all [get_files  /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.xci]
export_ip_user_files -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.xci]
launch_run -jobs 2 player_clock_synth_1
export_simulation -of_objects [get_files /home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.xci] -directory /home/kristbp2/cs296-33fa18-secret/music_box.ip_user_files/sim_scripts -force -quiet
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/kristbp2/cs296-33fa18-secret/src/main_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top main_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source main_tb.tcl
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
launch_simulation
source main_tb.tcl
update_compile_order -fileset sim_1
close_sim
launch_simulation
source main_tb.tcl
run all
update_compile_order -fileset sim_1
close_sim
launch_simulation
source main_tb.tcl
run all
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
launch_simulation
source main_tb.tcl
run all
update_compile_order -fileset sim_1
close_sim
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
source main_tb.tcl
run all
update_compile_order -fileset sim_1
close_sim
launch_simulation
source main_tb.tcl
run all
update_compile_order -fileset sim_1
close_sim
launch_simulation
source main_tb.tcl
run all
update_compile_order -fileset sim_1
close_sim
launch_simulation
source main_tb.tcl
run all
update_compile_order -fileset sim_1
close_sim
launch_simulation
source main_tb.tcl
run all
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
launch_simulation
source main_tb.tcl
run all
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
set_property -dict [list CONFIG.input_options {non_registered}] [get_ips length_mem]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
