User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_capacity/LeakagePower/SRAM/4096KB/4096KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 4MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for leakage power ...

=============
CONFIGURATION
=============
Bank Organization: 1 x 1
 - Row Activation   : 1 / 1
 - Column Activation: 1 / 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 1024 Rows x 8192 Columns
Mux Level:
 - Senseamp Mux      : 16
 - Output Level-1 Mux: 4
 - Output Level-2 Mux: 4
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 661.093um x 3.630mm = 2.400mm^2
 |--- Mat Area      = 661.093um x 3.630mm = 2.400mm^2   (98.803%)
 |--- Subarray Area = 330.546um x 1.809mm = 598003.220um^2   (99.125%)
 - Area Efficiency = 98.803%
Timing:
 -  Read Latency = 62.426ns
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 62.426ns
    |--- Predecoder Latency = 618.707ps
    |--- Subarray Latency   = 61.807ns
       |--- Row Decoder Latency = 52.184ns
       |--- Bitline Latency     = 9.543ns
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 75.512ps
       |--- Precharge Latency   = 3.567ns
 - Write Latency = 62.426ns
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 62.426ns
    |--- Predecoder Latency = 618.707ps
    |--- Subarray Latency   = 61.807ns
       |--- Row Decoder Latency = 52.184ns
       |--- Charge Latency      = 3.572ns
 - Read Bandwidth  = 1.213GB/s
 - Write Bandwidth = 258.870MB/s
Power:
 -  Read Dynamic Energy = 589.076pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 589.076pJ per mat
    |--- Predecoder Dynamic Energy = 0.793pJ
    |--- Subarray Dynamic Energy   = 147.071pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.672pJ
       |--- Mux Decoder Dynamic Energy = 1.577pJ
       |--- Senseamp Dynamic Energy    = 0.186pJ
       |--- Mux Dynamic Energy         = 0.281pJ
       |--- Precharge Dynamic Energy   = 3.077pJ
 - Write Dynamic Energy = 13.122pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 13.122pJ per mat
    |--- Predecoder Dynamic Energy = 0.793pJ
    |--- Subarray Dynamic Energy   = 3.082pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.672pJ
       |--- Mux Decoder Dynamic Energy = 1.577pJ
       |--- Mux Dynamic Energy         = 0.281pJ
 - Leakage Power = 314.920uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 314.920uW per mat

Finished!
