// Seed: 2342832211
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  and primCall (id_10, id_2, id_3, id_8, id_9);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  logic id_11;
  specify
    (id_12 => id_13) = (id_3  : id_12  : id_1, 1'b0);
    specparam id_14 = id_1;
  endspecify
endmodule
