<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> SJA1000 SMP issue with command register
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/socketcan-core/2010-May/index.html" >
   <LINK REL="made" HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20SJA1000%20SMP%20issue%20with%20command%20register&In-Reply-To=%3C201005121332.42349.klaus.hitschler%40gmx.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="004338.html">
   <LINK REL="Next"  HREF="004341.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>SJA1000 SMP issue with command register</H1>
    <B>Klaus Hitschler</B> 
    <A HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20SJA1000%20SMP%20issue%20with%20command%20register&In-Reply-To=%3C201005121332.42349.klaus.hitschler%40gmx.de%3E"
       TITLE="SJA1000 SMP issue with command register">klaus.hitschler at gmx.de
       </A><BR>
    <I>Wed May 12 13:32:41 CEST 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="004338.html">SJA1000 SMP issue with command register
</A></li>
        <LI>Next message: <A HREF="004341.html">SJA1000 SMP issue with command register
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4340">[ date ]</a>
              <a href="thread.html#4340">[ thread ]</a>
              <a href="subject.html#4340">[ subject ]</a>
              <a href="author.html#4340">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Hi Wolfgang,

my comments are in between your text:

Am Dienstag, 11. Mai 2010, um 21:42:31 schrieben Sie:
&gt;<i> On 05/11/2010 09:31 PM, Oliver Hartkopp wrote:
</I>&gt;<i> &gt; On 11.05.2010 20:53, Wolfgang Grandegger wrote:
</I>&gt;<i> &gt;&gt; Hi Oliver,
</I>&gt;<i> &gt;&gt; 
</I>&gt;<i> &gt;&gt; On 05/10/2010 07:09 PM, Oliver Hartkopp wrote:
</I>&gt;<i> &gt;&gt;&gt; i wonder whether it is enough just to settle the register write of the
</I>&gt;<i> &gt;&gt;&gt; command register by adding the ndelay().
</I>&gt;<i> &gt;&gt; 
</I>&gt;<i> &gt;&gt; We need some protection, of course. Also, ndelay() is not available on
</I>&gt;<i> &gt;&gt; all archs and might be mapped to udelay(1). In the patch you posted, an
</I>&gt;<i> &gt;&gt; extra read is done for that purpose, I assume.
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; Yes. That was surely Klaus' intention - i just copied this little sniplet
</I>&gt;<i> &gt; ;-)
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt;&gt;&gt; But IMO additionally the tx path should probably generally take the
</I>&gt;<i> &gt;&gt;&gt; hands of the chip, when the used hard-irq for rx operations is active.
</I>&gt;<i> &gt;&gt;&gt; 
</I>&gt;<i> &gt;&gt;&gt; I would suggest sja1000_interrupt() and sja1000_start_xmit() not to run
</I>&gt;<i> &gt;&gt;&gt; together. What about some _bh-locking in sja1000_start_xmit() ???
</I>&gt;<i> &gt;&gt; 
</I>&gt;<i> &gt;&gt; Yes, fine, especially if it does solve the issue with the command
</I>&gt;<i> &gt;&gt; register as well?
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; As Kurt already pointed out the _bh locking is probably not enough here -
</I>&gt;<i> &gt; i think it's only used for blocking soft-irqs ...
</I>&gt;<i> 
</I>&gt;<i> Yes.
</I>&gt;<i> 
</I>&gt;<i> &gt; Will take a closer look ...
</I>&gt;<i> 
</I>&gt;<i> For the time being, I tend to fix just the problem for the system where
</I>&gt;<i> is shows up. It would be nice if we could reproduce it somehow. Klaus,
</I>&gt;<i> on what hardware did you realize that problem?
</I>
On multiple x86 multi-core machines. The scenario was always the same. The 
users got lots of receive data and did send data with a low frequency. In this 
case sometimes the initial write (triggered in the direct control path of a 
ioctl) got lost and following writes become stalled since no transmit-ready 
interrupt was raised. I managed to reproduce the fault multiple times.

The write stall did not happen on single core machines.

It is not enough to add a delay since you cannot determine when the register 
is accessed by another core in follow of a interrupt. Even Softirq code can be 
interrupted by Hardirqs. 

OK. Most PCI systems cannot run the desgined 33 nsec BUS cycles. But the 
situation is not less serious with e.g. 66 nsec, 99 nsec ...

Regards,

Klaus


&gt;<i> 
</I>&gt;<i> Wolfgang.
</I>
</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="004338.html">SJA1000 SMP issue with command register
</A></li>
	<LI>Next message: <A HREF="004341.html">SJA1000 SMP issue with command register
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4340">[ date ]</a>
              <a href="thread.html#4340">[ thread ]</a>
              <a href="subject.html#4340">[ subject ]</a>
              <a href="author.html#4340">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/socketcan-core">More information about the Socketcan-core
mailing list</a><br>
</body></html>
