INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_lmb_bram_1/sim/design_1_lmb_bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_lmb_bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_auto_pc_0_1/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_auto_pc_1_1/sim/design_1_auto_pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_microblaze_0_1/sim/design_1_microblaze_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_microblaze_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_1/sim/design_1_dlmb_v10_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_dlmb_v10_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_1/sim/design_1_ilmb_v10_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_ilmb_v10_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/sim/design_1_dlmb_bram_if_cntlr_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_dlmb_bram_if_cntlr_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/sim/design_1_ilmb_bram_if_cntlr_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_ilmb_bram_if_cntlr_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_microblaze_0_axi_intc_1/sim/design_1_microblaze_0_axi_intc_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_microblaze_0_axi_intc_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.ip_user_files/bd/design_1/ipshared/2e37/xlconcat.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xlconcat
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_microblaze_0_xlconcat_1/sim/design_1_microblaze_0_xlconcat_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_microblaze_0_xlconcat_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_mdm_1_1/sim/design_1_mdm_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_mdm_1_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_1/sim/design_1_rst_clk_wiz_1_100M_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_rst_clk_wiz_1_100M_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_axi_uartlite_0_1/sim/design_1_axi_uartlite_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_uartlite_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.ip_user_files/bd/design_1/ipshared/55c4/src/Sound_Detection.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sound_Detection
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.ip_user_files/bd/design_1/ipshared/55c4/src/LightCTRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LightCTRL
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.ip_user_files/bd/design_1/ipshared/55c4/src/temp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity temp
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.ip_user_files/bd/design_1/ipshared/55c4/src/Motion_Detection.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Motion_Detection
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.ip_user_files/bd/design_1/ipshared/55c4/src/CMDCTRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMDCTRL
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.ip_user_files/bd/design_1/ipshared/55c4/hdl/IOT_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IOT_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.ip_user_files/bd/design_1/ipshared/55c4/hdl/IOT_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IOT_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_IOT_0_1/sim/design_1_IOT_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_IOT_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.ip_user_files/bd/design_1/hdl/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity m00_couplers_imp_8RVYHO
INFO: [VRFC 10-307] analyzing entity m01_couplers_imp_1UTB3Y5
INFO: [VRFC 10-307] analyzing entity m02_couplers_imp_7ANRHB
INFO: [VRFC 10-307] analyzing entity microblaze_0_local_memory_imp_1K0VQXK
INFO: [VRFC 10-307] analyzing entity s00_couplers_imp_1RZP34U
INFO: [VRFC 10-307] analyzing entity s01_couplers_imp_2REGHR
INFO: [VRFC 10-307] analyzing entity s02_couplers_imp_1R40M8T
INFO: [VRFC 10-307] analyzing entity design_1_microblaze_0_axi_periph_1
INFO: [VRFC 10-307] analyzing entity design_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
