

================================================================
== Vivado HLS Report for 'compute_cells'
================================================================
* Date:           Fri May 18 16:31:14 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        hog_svm_fpga
* Solution:       hog_svm_fpga
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  9921|  9921|  9921|  9921|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  9920|  9920|       155|          -|          -|    64|    no    |
        | + Loop 1.1  |     9|     9|         1|          -|          -|     9|    no    |
        | + Loop 1.2  |   129|   129|         4|          2|          1|    64|    yes   |
        | + Loop 1.3  |    11|    11|         4|          1|          1|     9|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      3|      0|    456|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        0|      -|     64|      5|
|Multiplexer      |        -|      -|      -|    245|
|Register         |        0|      -|    389|     32|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      3|    453|    738|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      3|      1|      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+----+----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+----+----+------+-----+------+-------------+
    |bin_vote_V_U  |compute_cells_binbkb  |        0|  64|   5|     9|   32|     1|          288|
    +--------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total         |                      |        0|  64|   5|     9|   32|     1|          288|
    +--------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_4_fu_572_p2              |     *    |      3|  0|  20|          32|          32|
    |addconv_fu_562_p2               |     +    |      0|  0|  39|          32|          32|
    |i_fu_280_p2                     |     +    |      0|  0|  15|           7|           4|
    |ii_V_fu_349_p2                  |     +    |      0|  0|  13|           4|           1|
    |indvar_flatten_next7_fu_274_p2  |     +    |      0|  0|  15|           7|           1|
    |indvar_flatten_next_fu_343_p2   |     +    |      0|  0|  15|           7|           1|
    |j_fu_583_p2                     |     +    |      0|  0|  15|           7|           4|
    |jj_V_fu_421_p2                  |     +    |      0|  0|  13|           4|           1|
    |k_1_fu_326_p2                   |     +    |      0|  0|  13|           4|           1|
    |k_2_fu_491_p2                   |     +    |      0|  0|  13|           4|           1|
    |mag_sq_V_fu_578_p2              |     +    |      0|  0|  71|          64|          64|
    |p_Val2_s_fu_434_p2              |     +    |      0|  0|  39|          32|          32|
    |r_V_fu_400_p2                   |     +    |      0|  0|  15|           7|           7|
    |tmp_26_mid2_v_fu_380_p2         |     +    |      0|  0|  15|           7|           7|
    |tmp_32_fu_479_p2                |     +    |      0|  0|  14|          10|          10|
    |tmp_34_fu_409_p2                |     +    |      0|  0|  19|          14|          14|
    |tmp_35_fu_506_p2                |     +    |      0|  0|  14|          10|          10|
    |exitcond4_fu_320_p2             |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_flatten8_fu_268_p2     |   icmp   |      0|  0|  11|           7|           8|
    |exitcond_flatten_fu_337_p2      |   icmp   |      0|  0|  11|           7|           8|
    |exitcond_fu_485_p2              |   icmp   |      0|  0|   9|           4|           4|
    |tmp_27_fu_511_p2                |   icmp   |      0|  0|  11|           4|           5|
    |tmp_2_fu_355_p2                 |   icmp   |      0|  0|  11|           4|           5|
    |ap_block_state1                 |    or    |      0|  0|   2|           1|           1|
    |i_op_assign_mid2_fu_294_p3      |  select  |      0|  0|   7|           1|           1|
    |t_V_1_mid2_fu_361_p3            |  select  |      0|  0|   4|           1|           1|
    |tmp_26_mid2_v_v_v_fu_369_p3     |  select  |      0|  0|   4|           1|           4|
    |tmp_28_fu_517_p3                |  select  |      0|  0|   4|           1|           1|
    |tmp_mid2_v_v_v_fu_302_p3        |  select  |      0|  0|   7|           1|           7|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1         |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      3|  0| 456|         294|         277|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  44|          9|    1|          9|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_215_p4  |   9|          2|    7|         14|
    |ap_phi_mux_k1_phi_fu_261_p4              |   9|          2|    4|          8|
    |ap_phi_mux_t_V_1_phi_fu_237_p4           |   9|          2|    4|          8|
    |ap_phi_mux_t_V_phi_fu_226_p4             |   9|          2|    4|          8|
    |bin_vote_V_address0                      |  27|          5|    4|         20|
    |bin_vote_V_d0                            |  15|          3|   32|         96|
    |i_op_assign_1_reg_178                    |   9|          2|    7|         14|
    |i_op_assign_reg_189                      |   9|          2|    7|         14|
    |indvar_flatten6_reg_167                  |   9|          2|    7|         14|
    |indvar_flatten_reg_211                   |   9|          2|    7|         14|
    |k1_reg_257                               |   9|          2|    4|          8|
    |k_reg_200                                |   9|          2|    4|          8|
    |p_Val2_2_reg_244                         |   9|          2|   64|        128|
    |t_V_1_reg_233                            |   9|          2|    4|          8|
    |t_V_reg_222                              |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 245|         52|  168|        388|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |addconv_reg_704                         |  32|   0|   32|          0|
    |ap_CS_fsm                               |   8|   0|    8|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                 |   1|   0|    1|          0|
    |bin_vote_V_addr_3_reg_665               |   4|   0|    4|          0|
    |cells_mag_sq_V_addr_reg_675             |   6|   0|    6|          0|
    |exitcond_flatten_reg_624                |   1|   0|    1|          0|
    |exitcond_flatten_reg_624_pp0_iter1_reg  |   1|   0|    1|          0|
    |exitcond_reg_680                        |   1|   0|    1|          0|
    |grad_vote_magnitude_3_reg_660           |  26|   0|   26|          0|
    |i_op_assign_1_reg_178                   |   7|   0|    7|          0|
    |i_op_assign_mid2_reg_596                |   7|   0|    7|          0|
    |i_op_assign_reg_189                     |   7|   0|    7|          0|
    |indvar_flatten6_reg_167                 |   7|   0|    7|          0|
    |indvar_flatten_next7_reg_591            |   7|   0|    7|          0|
    |indvar_flatten_next_reg_628             |   7|   0|    7|          0|
    |indvar_flatten_reg_211                  |   7|   0|    7|          0|
    |jj_V_reg_655                            |   4|   0|    4|          0|
    |k1_reg_257                              |   4|   0|    4|          0|
    |k_2_reg_684                             |   4|   0|    4|          0|
    |k_reg_200                               |   4|   0|    4|          0|
    |p_Val2_2_reg_244                        |  64|   0|   64|          0|
    |p_Val2_4_reg_709                        |  64|   0|   64|          0|
    |t_V_1_mid2_reg_633                      |   4|   0|    4|          0|
    |t_V_1_reg_233                           |   4|   0|    4|          0|
    |t_V_reg_222                             |   4|   0|    4|          0|
    |tmp_26_mid2_v_v_v_reg_639               |   4|   0|    4|          0|
    |tmp_32_reg_670                          |  10|   0|   10|          0|
    |tmp_35_reg_689                          |  10|   0|   10|          0|
    |tmp_mid2_v_reg_609                      |   3|   0|    3|          0|
    |tmp_mid2_v_v_v_reg_603                  |   7|   0|    7|          0|
    |exitcond_reg_680                        |  64|  32|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 389|  32|  326|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+--------------+-----------------------+--------------+
|            RTL Ports           | Dir | Bits|   Protocol   |     Source Object     |    C Type    |
+--------------------------------+-----+-----+--------------+-----------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_none |     compute_cells     | return value |
|ap_rst                          |  in |    1| ap_ctrl_none |     compute_cells     | return value |
|ap_start                        |  in |    1| ap_ctrl_none |     compute_cells     | return value |
|ap_done                         | out |    1| ap_ctrl_none |     compute_cells     | return value |
|ap_continue                     |  in |    1| ap_ctrl_none |     compute_cells     | return value |
|ap_idle                         | out |    1| ap_ctrl_none |     compute_cells     | return value |
|ap_ready                        | out |    1| ap_ctrl_none |     compute_cells     | return value |
|grad_vote_magnitude_s_address0  | out |   12|   ap_memory  | grad_vote_magnitude_s |     array    |
|grad_vote_magnitude_s_ce0       | out |    1|   ap_memory  | grad_vote_magnitude_s |     array    |
|grad_vote_magnitude_s_q0        |  in |   26|   ap_memory  | grad_vote_magnitude_s |     array    |
|grad_vote_bin_V_address0        | out |   12|   ap_memory  |    grad_vote_bin_V    |     array    |
|grad_vote_bin_V_ce0             | out |    1|   ap_memory  |    grad_vote_bin_V    |     array    |
|grad_vote_bin_V_q0              |  in |    4|   ap_memory  |    grad_vote_bin_V    |     array    |
|cells_bin_V_address0            | out |   10|   ap_memory  |      cells_bin_V      |     array    |
|cells_bin_V_ce0                 | out |    1|   ap_memory  |      cells_bin_V      |     array    |
|cells_bin_V_we0                 | out |    1|   ap_memory  |      cells_bin_V      |     array    |
|cells_bin_V_d0                  | out |   32|   ap_memory  |      cells_bin_V      |     array    |
|cells_mag_sq_V_address0         | out |    6|   ap_memory  |     cells_mag_sq_V    |     array    |
|cells_mag_sq_V_ce0              | out |    1|   ap_memory  |     cells_mag_sq_V    |     array    |
|cells_mag_sq_V_we0              | out |    1|   ap_memory  |     cells_mag_sq_V    |     array    |
|cells_mag_sq_V_d0               | out |   64|   ap_memory  |     cells_mag_sq_V    |     array    |
+--------------------------------+-----+-----+--------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 2
  Pipeline-0 : II = 2, D = 4, States = { 4 5 6 7 }
  Pipeline-1 : II = 1, D = 4, States = { 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_flatten8)
3 --> 
	3  / (!exitcond4)
	4  / (exitcond4)
4 --> 
	8  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	4  / true
8 --> 
	9  / true
9 --> 
	13  / (exitcond)
	10  / (!exitcond)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	9  / true
13 --> 
	2  / true

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 14 [1/1] (2.32ns)   --->   "%bin_vote_V = alloca [9 x i32], align 4" [hog_svm_fpga/xillybus_wrapper.cpp:72]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:66]
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader230" [hog_svm_fpga/xillybus_wrapper.cpp:68]

 <State 2> : 2.86ns
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i7 [ 0, %0 ], [ %indvar_flatten_next7, %3 ]"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i7 [ 0, %0 ], [ %tmp_mid2_v_v_v, %3 ]" [hog_svm_fpga/xillybus_wrapper.cpp:99]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_op_assign = phi i7 [ 0, %0 ], [ %j, %3 ]"
ST_2 : Operation 20 [1/1] (1.48ns)   --->   "%exitcond_flatten8 = icmp eq i7 %indvar_flatten6, -64"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"
ST_2 : Operation 22 [1/1] (1.87ns)   --->   "%indvar_flatten_next7 = add i7 %indvar_flatten6, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %4, label %.preheader230.preheader"
ST_2 : Operation 24 [1/1] (1.87ns)   --->   "%i = add i7 %i_op_assign_1, 8" [hog_svm_fpga/xillybus_wrapper.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %i_op_assign, i32 6)" [hog_svm_fpga/xillybus_wrapper.cpp:70]
ST_2 : Operation 26 [1/1] (0.99ns)   --->   "%i_op_assign_mid2 = select i1 %tmp_30, i7 0, i7 %i_op_assign" [hog_svm_fpga/xillybus_wrapper.cpp:70]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.99ns)   --->   "%tmp_mid2_v_v_v = select i1 %tmp_30, i7 %i, i7 %i_op_assign_1" [hog_svm_fpga/xillybus_wrapper.cpp:99]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_mid2_v = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %tmp_mid2_v_v_v, i32 3, i32 5)" [hog_svm_fpga/xillybus_wrapper.cpp:99]
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader227" [hog_svm_fpga/xillybus_wrapper.cpp:75]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [hog_svm_fpga/xillybus_wrapper.cpp:106]

 <State 3> : 2.32ns
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%k = phi i4 [ %k_1, %1 ], [ 0, %.preheader230.preheader ]"
ST_3 : Operation 32 [1/1] (1.30ns)   --->   "%exitcond4 = icmp eq i4 %k, -7" [hog_svm_fpga/xillybus_wrapper.cpp:75]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"
ST_3 : Operation 34 [1/1] (1.73ns)   --->   "%k_1 = add i4 %k, 1" [hog_svm_fpga/xillybus_wrapper.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader226.preheader, label %1" [hog_svm_fpga/xillybus_wrapper.cpp:75]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_23 = zext i4 %k to i64" [hog_svm_fpga/xillybus_wrapper.cpp:77]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%bin_vote_V_addr = getelementptr [9 x i32]* %bin_vote_V, i64 0, i64 %tmp_23" [hog_svm_fpga/xillybus_wrapper.cpp:77]
ST_3 : Operation 38 [1/1] (2.32ns)   --->   "store i32 0, i32* %bin_vote_V_addr, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:77]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %.preheader227" [hog_svm_fpga/xillybus_wrapper.cpp:75]
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader226" [hog_svm_fpga/xillybus_wrapper.cpp:84]

 <State 4> : 2.76ns
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ %indvar_flatten_next, %.preheader23 ], [ 0, %.preheader226.preheader ]"
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%t_V = phi i4 [ %tmp_26_mid2_v_v_v, %.preheader23 ], [ 0, %.preheader226.preheader ]" [hog_svm_fpga/xillybus_wrapper.cpp:89]
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%t_V_1 = phi i4 [ %jj_V, %.preheader23 ], [ 0, %.preheader226.preheader ]"
ST_4 : Operation 44 [1/1] (1.48ns)   --->   "%exitcond_flatten = icmp eq i7 %indvar_flatten, -64"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"
ST_4 : Operation 46 [1/1] (1.87ns)   --->   "%indvar_flatten_next = add i7 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader.preheader, label %.preheader23"
ST_4 : Operation 48 [1/1] (1.73ns)   --->   "%ii_V = add i4 %t_V, 1" [hog_svm_fpga/xillybus_wrapper.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (1.30ns)   --->   "%tmp_2 = icmp eq i4 %t_V_1, -8" [hog_svm_fpga/xillybus_wrapper.cpp:86]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.02ns)   --->   "%t_V_1_mid2 = select i1 %tmp_2, i4 0, i4 %t_V_1" [hog_svm_fpga/xillybus_wrapper.cpp:86]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (1.02ns)   --->   "%tmp_26_mid2_v_v_v = select i1 %tmp_2, i4 %ii_V, i4 %t_V" [hog_svm_fpga/xillybus_wrapper.cpp:89]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 5> : 6.80ns
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_26_mid2_v_v = zext i4 %tmp_26_mid2_v_v_v to i7" [hog_svm_fpga/xillybus_wrapper.cpp:89]
ST_5 : Operation 53 [1/1] (1.87ns)   --->   "%tmp_26_mid2_v = add i7 %tmp_mid2_v_v_v, %tmp_26_mid2_v_v" [hog_svm_fpga/xillybus_wrapper.cpp:89]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_33 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_26_mid2_v, i6 0)" [hog_svm_fpga/xillybus_wrapper.cpp:89]
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_38_cast = zext i13 %tmp_33 to i14" [hog_svm_fpga/xillybus_wrapper.cpp:87]
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%rhs_V_cast = zext i4 %t_V_1_mid2 to i7" [hog_svm_fpga/xillybus_wrapper.cpp:89]
ST_5 : Operation 57 [1/1] (1.87ns)   --->   "%r_V = add i7 %i_op_assign_mid2, %rhs_V_cast" [hog_svm_fpga/xillybus_wrapper.cpp:89]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i7 %r_V to i14" [hog_svm_fpga/xillybus_wrapper.cpp:89]
ST_5 : Operation 59 [1/1] (1.67ns)   --->   "%tmp_34 = add i14 %tmp_24_cast, %tmp_38_cast" [hog_svm_fpga/xillybus_wrapper.cpp:89]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_39_cast = zext i14 %tmp_34 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:89]
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%grad_vote_magnitude_2 = getelementptr [4096 x i26]* %grad_vote_magnitude_s, i64 0, i64 %tmp_39_cast" [hog_svm_fpga/xillybus_wrapper.cpp:89]
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%grad_vote_bin_V_addr = getelementptr [4096 x i4]* %grad_vote_bin_V, i64 0, i64 %tmp_39_cast" [hog_svm_fpga/xillybus_wrapper.cpp:89]
ST_5 : Operation 63 [2/2] (3.25ns)   --->   "%grad_vote_magnitude_3 = load i26* %grad_vote_magnitude_2, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:89]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 64 [2/2] (3.25ns)   --->   "%grad_vote_bin_V_load = load i4* %grad_vote_bin_V_addr, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:89]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 65 [1/1] (1.73ns)   --->   "%jj_V = add i4 %t_V_1_mid2, 1" [hog_svm_fpga/xillybus_wrapper.cpp:86]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 5.58ns
ST_6 : Operation 66 [1/2] (3.25ns)   --->   "%grad_vote_magnitude_3 = load i26* %grad_vote_magnitude_2, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:89]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 67 [1/2] (3.25ns)   --->   "%grad_vote_bin_V_load = load i4* %grad_vote_bin_V_addr, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:89]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_25 = zext i4 %grad_vote_bin_V_load to i64" [hog_svm_fpga/xillybus_wrapper.cpp:90]
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%bin_vote_V_addr_3 = getelementptr [9 x i32]* %bin_vote_V, i64 0, i64 %tmp_25" [hog_svm_fpga/xillybus_wrapper.cpp:90]
ST_6 : Operation 70 [2/2] (2.32ns)   --->   "%p_Val2_8 = load i32* %bin_vote_V_addr_3, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:90]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

 <State 7> : 7.20ns
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [hog_svm_fpga/xillybus_wrapper.cpp:87]
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:88]
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%p_Val2_9 = zext i26 %grad_vote_magnitude_3 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:89]
ST_7 : Operation 74 [1/2] (2.32ns)   --->   "%p_Val2_8 = load i32* %bin_vote_V_addr_3, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:90]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 75 [1/1] (2.55ns)   --->   "%p_Val2_s = add i32 %p_Val2_9, %p_Val2_8" [hog_svm_fpga/xillybus_wrapper.cpp:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (2.32ns)   --->   "store i32 %p_Val2_s, i32* %bin_vote_V_addr_3, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:90]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_21)" [hog_svm_fpga/xillybus_wrapper.cpp:91]
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "br label %.preheader226" [hog_svm_fpga/xillybus_wrapper.cpp:86]

 <State 8> : 1.82ns
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_15 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %i_op_assign_mid2, i32 3, i32 5)" [hog_svm_fpga/xillybus_wrapper.cpp:99]
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_mid2_v, i3 %tmp_15)" [hog_svm_fpga/xillybus_wrapper.cpp:99]
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_s = zext i6 %tmp to i64" [hog_svm_fpga/xillybus_wrapper.cpp:99]
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_34_cast = zext i6 %tmp to i10" [hog_svm_fpga/xillybus_wrapper.cpp:99]
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_31 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_mid2_v, i3 %tmp_15, i3 0)" [hog_svm_fpga/xillybus_wrapper.cpp:99]
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i9 %tmp_31 to i10" [hog_svm_fpga/xillybus_wrapper.cpp:99]
ST_8 : Operation 85 [1/1] (1.82ns)   --->   "%tmp_32 = add i10 %p_shl_cast, %tmp_34_cast" [hog_svm_fpga/xillybus_wrapper.cpp:99]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%cells_mag_sq_V_addr = getelementptr [64 x i64]* %cells_mag_sq_V, i64 0, i64 %tmp_s" [hog_svm_fpga/xillybus_wrapper.cpp:103]
ST_8 : Operation 87 [1/1] (1.76ns)   --->   "br label %.preheader" [hog_svm_fpga/xillybus_wrapper.cpp:95]

 <State 9> : 5.08ns
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i64 [ 0, %.preheader.preheader ], [ %mag_sq_V, %2 ]"
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%k1 = phi i4 [ 0, %.preheader.preheader ], [ %k_2, %2 ]"
ST_9 : Operation 90 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %k1, -7" [hog_svm_fpga/xillybus_wrapper.cpp:95]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"
ST_9 : Operation 92 [1/1] (1.73ns)   --->   "%k_2 = add i4 %k1, 1" [hog_svm_fpga/xillybus_wrapper.cpp:98]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [hog_svm_fpga/xillybus_wrapper.cpp:95]
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_26 = zext i4 %k1 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:98]
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i4 %k1 to i10" [hog_svm_fpga/xillybus_wrapper.cpp:99]
ST_9 : Operation 96 [1/1] (1.73ns)   --->   "%tmp_35 = add i10 %tmp_32, %tmp_26_cast" [hog_svm_fpga/xillybus_wrapper.cpp:99]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%bin_vote_V_addr_1 = getelementptr [9 x i32]* %bin_vote_V, i64 0, i64 %tmp_26" [hog_svm_fpga/xillybus_wrapper.cpp:98]
ST_9 : Operation 98 [2/2] (2.32ns)   --->   "%bin_vote_V_load = load i32* %bin_vote_V_addr_1, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:98]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 99 [1/1] (1.30ns)   --->   "%tmp_27 = icmp eq i4 %k1, -8" [hog_svm_fpga/xillybus_wrapper.cpp:98]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (1.02ns)   --->   "%tmp_28 = select i1 %tmp_27, i4 0, i4 %k_2" [hog_svm_fpga/xillybus_wrapper.cpp:98]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_29 = zext i4 %tmp_28 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:98]
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%bin_vote_V_addr_2 = getelementptr [9 x i32]* %bin_vote_V, i64 0, i64 %tmp_29" [hog_svm_fpga/xillybus_wrapper.cpp:98]
ST_9 : Operation 103 [2/2] (2.32ns)   --->   "%bin_vote_V_load_1 = load i32* %bin_vote_V_addr_2, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:98]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

 <State 10> : 8.10ns
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_40_cast = zext i10 %tmp_35 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:99]
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%cells_bin_V_addr = getelementptr [576 x i32]* %cells_bin_V, i64 0, i64 %tmp_40_cast" [hog_svm_fpga/xillybus_wrapper.cpp:99]
ST_10 : Operation 106 [1/2] (2.32ns)   --->   "%bin_vote_V_load = load i32* %bin_vote_V_addr_1, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:98]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_18 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %bin_vote_V_load, i32 1, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:98]
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%p_Val2_s_23 = sext i31 %tmp_18 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:98]
ST_10 : Operation 109 [1/2] (2.32ns)   --->   "%bin_vote_V_load_1 = load i32* %bin_vote_V_addr_2, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:98]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_20 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %bin_vote_V_load_1, i32 1, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:98]
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%p_Val2_3 = sext i31 %tmp_20 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:98]
ST_10 : Operation 112 [1/1] (2.52ns)   --->   "%addconv = add nsw i32 %p_Val2_3, %p_Val2_s_23" [hog_svm_fpga/xillybus_wrapper.cpp:98]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (3.25ns)   --->   "store i32 %addconv, i32* %cells_bin_V_addr, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:99]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

 <State 11> : 8.51ns
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%OP1_V = sext i32 %addconv to i64" [hog_svm_fpga/xillybus_wrapper.cpp:100]
ST_11 : Operation 115 [1/1] (8.51ns)   --->   "%p_Val2_4 = mul nsw i64 %OP1_V, %OP1_V" [hog_svm_fpga/xillybus_wrapper.cpp:100]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 3.52ns
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [hog_svm_fpga/xillybus_wrapper.cpp:96]
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:97]
ST_12 : Operation 118 [1/1] (3.52ns)   --->   "%mag_sq_V = add i64 %p_Val2_2, %p_Val2_4" [hog_svm_fpga/xillybus_wrapper.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_16)" [hog_svm_fpga/xillybus_wrapper.cpp:101]
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "br label %.preheader" [hog_svm_fpga/xillybus_wrapper.cpp:95]

 <State 13> : 3.25ns
ST_13 : Operation 121 [1/1] (3.25ns)   --->   "store i64 %p_Val2_2, i64* %cells_mag_sq_V_addr, align 8" [hog_svm_fpga/xillybus_wrapper.cpp:103]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 122 [1/1] (1.87ns)   --->   "%j = add i7 %i_op_assign_mid2, 8" [hog_svm_fpga/xillybus_wrapper.cpp:70]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "br label %.preheader230" [hog_svm_fpga/xillybus_wrapper.cpp:70]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ grad_vote_magnitude_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ grad_vote_bin_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cells_bin_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ cells_mag_sq_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bin_vote_V            (alloca           ) [ 00111111111111]
StgValue_15           (specinterface    ) [ 00000000000000]
StgValue_16           (br               ) [ 01111111111111]
indvar_flatten6       (phi              ) [ 00100000000000]
i_op_assign_1         (phi              ) [ 00100000000000]
i_op_assign           (phi              ) [ 00100000000000]
exitcond_flatten8     (icmp             ) [ 00111111111111]
empty                 (speclooptripcount) [ 00000000000000]
indvar_flatten_next7  (add              ) [ 01111111111111]
StgValue_23           (br               ) [ 00000000000000]
i                     (add              ) [ 00000000000000]
tmp_30                (bitselect        ) [ 00000000000000]
i_op_assign_mid2      (select           ) [ 00011111111111]
tmp_mid2_v_v_v        (select           ) [ 01111111111111]
tmp_mid2_v            (partselect       ) [ 00011111100000]
StgValue_29           (br               ) [ 00111111111111]
StgValue_30           (ret              ) [ 00000000000000]
k                     (phi              ) [ 00010000000000]
exitcond4             (icmp             ) [ 00111111111111]
empty_19              (speclooptripcount) [ 00000000000000]
k_1                   (add              ) [ 00111111111111]
StgValue_35           (br               ) [ 00000000000000]
tmp_23                (zext             ) [ 00000000000000]
bin_vote_V_addr       (getelementptr    ) [ 00000000000000]
StgValue_38           (store            ) [ 00000000000000]
StgValue_39           (br               ) [ 00111111111111]
StgValue_40           (br               ) [ 00111111111111]
indvar_flatten        (phi              ) [ 00001000000000]
t_V                   (phi              ) [ 00001000000000]
t_V_1                 (phi              ) [ 00001000000000]
exitcond_flatten      (icmp             ) [ 00111111111111]
empty_20              (speclooptripcount) [ 00000000000000]
indvar_flatten_next   (add              ) [ 00111111111111]
StgValue_47           (br               ) [ 00000000000000]
ii_V                  (add              ) [ 00000000000000]
tmp_2                 (icmp             ) [ 00000000000000]
t_V_1_mid2            (select           ) [ 00000100000000]
tmp_26_mid2_v_v_v     (select           ) [ 00111111111111]
tmp_26_mid2_v_v       (zext             ) [ 00000000000000]
tmp_26_mid2_v         (add              ) [ 00000000000000]
tmp_33                (bitconcatenate   ) [ 00000000000000]
tmp_38_cast           (zext             ) [ 00000000000000]
rhs_V_cast            (zext             ) [ 00000000000000]
r_V                   (add              ) [ 00000000000000]
tmp_24_cast           (zext             ) [ 00000000000000]
tmp_34                (add              ) [ 00000000000000]
tmp_39_cast           (zext             ) [ 00000000000000]
grad_vote_magnitude_2 (getelementptr    ) [ 00001010000000]
grad_vote_bin_V_addr  (getelementptr    ) [ 00001010000000]
jj_V                  (add              ) [ 00111111111111]
grad_vote_magnitude_3 (load             ) [ 00000101000000]
grad_vote_bin_V_load  (load             ) [ 00000000000000]
tmp_25                (zext             ) [ 00000000000000]
bin_vote_V_addr_3     (getelementptr    ) [ 00000101000000]
tmp_21                (specregionbegin  ) [ 00000000000000]
StgValue_72           (specpipeline     ) [ 00000000000000]
p_Val2_9              (zext             ) [ 00000000000000]
p_Val2_8              (load             ) [ 00000000000000]
p_Val2_s              (add              ) [ 00000000000000]
StgValue_76           (store            ) [ 00000000000000]
empty_21              (specregionend    ) [ 00000000000000]
StgValue_78           (br               ) [ 00111111111111]
tmp_15                (partselect       ) [ 00000000000000]
tmp                   (bitconcatenate   ) [ 00000000000000]
tmp_s                 (zext             ) [ 00000000000000]
tmp_34_cast           (zext             ) [ 00000000000000]
tmp_31                (bitconcatenate   ) [ 00000000000000]
p_shl_cast            (zext             ) [ 00000000000000]
tmp_32                (add              ) [ 00000000011110]
cells_mag_sq_V_addr   (getelementptr    ) [ 00000000011111]
StgValue_87           (br               ) [ 00111111111111]
p_Val2_2              (phi              ) [ 00000000011111]
k1                    (phi              ) [ 00000000010000]
exitcond              (icmp             ) [ 00111111111111]
empty_22              (speclooptripcount) [ 00000000000000]
k_2                   (add              ) [ 00111111111111]
StgValue_93           (br               ) [ 00000000000000]
tmp_26                (zext             ) [ 00000000000000]
tmp_26_cast           (zext             ) [ 00000000000000]
tmp_35                (add              ) [ 00000000011000]
bin_vote_V_addr_1     (getelementptr    ) [ 00000000011000]
tmp_27                (icmp             ) [ 00000000000000]
tmp_28                (select           ) [ 00000000000000]
tmp_29                (zext             ) [ 00000000000000]
bin_vote_V_addr_2     (getelementptr    ) [ 00000000011000]
tmp_40_cast           (zext             ) [ 00000000000000]
cells_bin_V_addr      (getelementptr    ) [ 00000000000000]
bin_vote_V_load       (load             ) [ 00000000000000]
tmp_18                (partselect       ) [ 00000000000000]
p_Val2_s_23           (sext             ) [ 00000000000000]
bin_vote_V_load_1     (load             ) [ 00000000000000]
tmp_20                (partselect       ) [ 00000000000000]
p_Val2_3              (sext             ) [ 00000000000000]
addconv               (add              ) [ 00000000010100]
StgValue_113          (store            ) [ 00000000000000]
OP1_V                 (sext             ) [ 00000000000000]
p_Val2_4              (mul              ) [ 00000000010010]
tmp_16                (specregionbegin  ) [ 00000000000000]
StgValue_117          (specpipeline     ) [ 00000000000000]
mag_sq_V              (add              ) [ 00111111111111]
empty_24              (specregionend    ) [ 00000000000000]
StgValue_120          (br               ) [ 00111111111111]
StgValue_121          (store            ) [ 00000000000000]
j                     (add              ) [ 01111111111111]
StgValue_123          (br               ) [ 01111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="grad_vote_magnitude_s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_vote_magnitude_s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="grad_vote_bin_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_vote_bin_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cells_bin_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cells_bin_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cells_mag_sq_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cells_mag_sq_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i3.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="bin_vote_V_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bin_vote_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="bin_vote_V_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="0"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bin_vote_V_addr/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="3" bw="4" slack="0"/>
<pin id="148" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
<pin id="149" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_38/3 p_Val2_8/6 StgValue_76/7 bin_vote_V_load/9 bin_vote_V_load_1/9 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grad_vote_magnitude_2_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="26" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="14" slack="0"/>
<pin id="100" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="grad_vote_magnitude_2/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grad_vote_bin_V_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="14" slack="0"/>
<pin id="107" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="grad_vote_bin_V_addr/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="12" slack="0"/>
<pin id="112" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="113" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="grad_vote_magnitude_3/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="12" slack="0"/>
<pin id="117" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="118" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="grad_vote_bin_V_load/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="bin_vote_V_addr_3_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bin_vote_V_addr_3/6 "/>
</bind>
</comp>

<comp id="127" class="1004" name="cells_mag_sq_V_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="6" slack="0"/>
<pin id="131" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cells_mag_sq_V_addr/8 "/>
</bind>
</comp>

<comp id="134" class="1004" name="bin_vote_V_addr_1_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bin_vote_V_addr_1/9 "/>
</bind>
</comp>

<comp id="141" class="1004" name="bin_vote_V_addr_2_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bin_vote_V_addr_2/9 "/>
</bind>
</comp>

<comp id="151" class="1004" name="cells_bin_V_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="10" slack="0"/>
<pin id="155" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cells_bin_V_addr/10 "/>
</bind>
</comp>

<comp id="158" class="1004" name="StgValue_113_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_113/10 "/>
</bind>
</comp>

<comp id="163" class="1004" name="StgValue_121_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="6" slack="2"/>
<pin id="165" dir="0" index="1" bw="64" slack="1"/>
<pin id="166" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_121/13 "/>
</bind>
</comp>

<comp id="167" class="1005" name="indvar_flatten6_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="1"/>
<pin id="169" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="indvar_flatten6_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="7" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="i_op_assign_1_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="1"/>
<pin id="180" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_op_assign_1_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="7" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_1/2 "/>
</bind>
</comp>

<comp id="189" class="1005" name="i_op_assign_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="1"/>
<pin id="191" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="i_op_assign_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="7" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="k_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="1"/>
<pin id="202" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="k_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="211" class="1005" name="indvar_flatten_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="1"/>
<pin id="213" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="indvar_flatten_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="1" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="222" class="1005" name="t_V_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="1"/>
<pin id="224" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="t_V_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="1" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/4 "/>
</bind>
</comp>

<comp id="233" class="1005" name="t_V_1_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="1"/>
<pin id="235" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="t_V_1_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="1" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_1/4 "/>
</bind>
</comp>

<comp id="244" class="1005" name="p_Val2_2_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="1"/>
<pin id="246" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_Val2_2_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="64" slack="1"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2/9 "/>
</bind>
</comp>

<comp id="257" class="1005" name="k1_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="1"/>
<pin id="259" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k1 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="k1_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="4" slack="0"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k1/9 "/>
</bind>
</comp>

<comp id="268" class="1004" name="exitcond_flatten8_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="0" index="1" bw="7" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten8/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="indvar_flatten_next7_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next7/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="i_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="0"/>
<pin id="282" dir="0" index="1" bw="5" slack="0"/>
<pin id="283" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_30_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="7" slack="0"/>
<pin id="289" dir="0" index="2" bw="4" slack="0"/>
<pin id="290" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="i_op_assign_mid2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="7" slack="0"/>
<pin id="297" dir="0" index="2" bw="7" slack="0"/>
<pin id="298" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_op_assign_mid2/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_mid2_v_v_v_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="7" slack="0"/>
<pin id="305" dir="0" index="2" bw="7" slack="0"/>
<pin id="306" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v_v_v/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_mid2_v_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="0" index="1" bw="7" slack="0"/>
<pin id="313" dir="0" index="2" bw="3" slack="0"/>
<pin id="314" dir="0" index="3" bw="4" slack="0"/>
<pin id="315" dir="1" index="4" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_mid2_v/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="exitcond4_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="0" index="1" bw="4" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="k_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_23_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="exitcond_flatten_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="0"/>
<pin id="339" dir="0" index="1" bw="7" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="indvar_flatten_next_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="ii_V_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_V/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="4" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="t_V_1_mid2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="4" slack="0"/>
<pin id="364" dir="0" index="2" bw="4" slack="0"/>
<pin id="365" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_1_mid2/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_26_mid2_v_v_v_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="4" slack="0"/>
<pin id="372" dir="0" index="2" bw="4" slack="0"/>
<pin id="373" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_26_mid2_v_v_v/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_26_mid2_v_v_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="1"/>
<pin id="379" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_mid2_v_v/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_26_mid2_v_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="3"/>
<pin id="382" dir="0" index="1" bw="4" slack="0"/>
<pin id="383" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26_mid2_v/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_33_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="13" slack="0"/>
<pin id="387" dir="0" index="1" bw="7" slack="0"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_38_cast_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="13" slack="0"/>
<pin id="395" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38_cast/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="rhs_V_cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="1"/>
<pin id="399" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_cast/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="r_V_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="3"/>
<pin id="402" dir="0" index="1" bw="4" slack="0"/>
<pin id="403" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_24_cast_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="7" slack="0"/>
<pin id="407" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_34_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="0"/>
<pin id="411" dir="0" index="1" bw="13" slack="0"/>
<pin id="412" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_39_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="14" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39_cast/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="jj_V_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="1"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="jj_V/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_25_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_Val2_9_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="26" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_9/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_Val2_s_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="26" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_15_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="3" slack="0"/>
<pin id="443" dir="0" index="1" bw="7" slack="3"/>
<pin id="444" dir="0" index="2" bw="3" slack="0"/>
<pin id="445" dir="0" index="3" bw="4" slack="0"/>
<pin id="446" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/8 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="0" index="1" bw="3" slack="3"/>
<pin id="453" dir="0" index="2" bw="3" slack="0"/>
<pin id="454" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_s_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="6" slack="0"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_34_cast_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="6" slack="0"/>
<pin id="464" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_cast/8 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_31_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="9" slack="0"/>
<pin id="468" dir="0" index="1" bw="3" slack="3"/>
<pin id="469" dir="0" index="2" bw="3" slack="0"/>
<pin id="470" dir="0" index="3" bw="1" slack="0"/>
<pin id="471" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/8 "/>
</bind>
</comp>

<comp id="475" class="1004" name="p_shl_cast_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="9" slack="0"/>
<pin id="477" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/8 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_32_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="9" slack="0"/>
<pin id="481" dir="0" index="1" bw="6" slack="0"/>
<pin id="482" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="exitcond_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="0" index="1" bw="4" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="491" class="1004" name="k_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/9 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_26_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="0"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26/9 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_26_cast_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="0"/>
<pin id="504" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/9 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_35_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="10" slack="1"/>
<pin id="508" dir="0" index="1" bw="4" slack="0"/>
<pin id="509" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_35/9 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_27_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="4" slack="0"/>
<pin id="513" dir="0" index="1" bw="4" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_27/9 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_28_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="4" slack="0"/>
<pin id="520" dir="0" index="2" bw="4" slack="0"/>
<pin id="521" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_28/9 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_29_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29/9 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_40_cast_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="10" slack="1"/>
<pin id="532" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast/10 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_18_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="31" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="0" index="2" bw="1" slack="0"/>
<pin id="538" dir="0" index="3" bw="6" slack="0"/>
<pin id="539" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/10 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_Val2_s_23_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="31" slack="0"/>
<pin id="546" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_s_23/10 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_20_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="31" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="0" index="2" bw="1" slack="0"/>
<pin id="552" dir="0" index="3" bw="6" slack="0"/>
<pin id="553" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/10 "/>
</bind>
</comp>

<comp id="558" class="1004" name="p_Val2_3_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="31" slack="0"/>
<pin id="560" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_3/10 "/>
</bind>
</comp>

<comp id="562" class="1004" name="addconv_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="31" slack="0"/>
<pin id="564" dir="0" index="1" bw="31" slack="0"/>
<pin id="565" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addconv/10 "/>
</bind>
</comp>

<comp id="569" class="1004" name="OP1_V_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/11 "/>
</bind>
</comp>

<comp id="572" class="1004" name="p_Val2_4_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_4/11 "/>
</bind>
</comp>

<comp id="578" class="1004" name="mag_sq_V_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="3"/>
<pin id="580" dir="0" index="1" bw="64" slack="1"/>
<pin id="581" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mag_sq_V/12 "/>
</bind>
</comp>

<comp id="583" class="1004" name="j_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="7" slack="5"/>
<pin id="585" dir="0" index="1" bw="5" slack="0"/>
<pin id="586" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/13 "/>
</bind>
</comp>

<comp id="591" class="1005" name="indvar_flatten_next7_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="7" slack="0"/>
<pin id="593" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="596" class="1005" name="i_op_assign_mid2_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="7" slack="3"/>
<pin id="598" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="i_op_assign_mid2 "/>
</bind>
</comp>

<comp id="603" class="1005" name="tmp_mid2_v_v_v_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="7" slack="0"/>
<pin id="605" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v_v_v "/>
</bind>
</comp>

<comp id="609" class="1005" name="tmp_mid2_v_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="3" slack="3"/>
<pin id="611" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="615" class="1005" name="exitcond4_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="619" class="1005" name="k_1_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="0"/>
<pin id="621" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="624" class="1005" name="exitcond_flatten_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="628" class="1005" name="indvar_flatten_next_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="7" slack="0"/>
<pin id="630" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="633" class="1005" name="t_V_1_mid2_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="4" slack="1"/>
<pin id="635" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1_mid2 "/>
</bind>
</comp>

<comp id="639" class="1005" name="tmp_26_mid2_v_v_v_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="4" slack="0"/>
<pin id="641" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_26_mid2_v_v_v "/>
</bind>
</comp>

<comp id="645" class="1005" name="grad_vote_magnitude_2_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="12" slack="1"/>
<pin id="647" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="grad_vote_magnitude_2 "/>
</bind>
</comp>

<comp id="650" class="1005" name="grad_vote_bin_V_addr_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="12" slack="1"/>
<pin id="652" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="grad_vote_bin_V_addr "/>
</bind>
</comp>

<comp id="655" class="1005" name="jj_V_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="4" slack="1"/>
<pin id="657" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="jj_V "/>
</bind>
</comp>

<comp id="660" class="1005" name="grad_vote_magnitude_3_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="26" slack="1"/>
<pin id="662" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="grad_vote_magnitude_3 "/>
</bind>
</comp>

<comp id="665" class="1005" name="bin_vote_V_addr_3_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="4" slack="1"/>
<pin id="667" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bin_vote_V_addr_3 "/>
</bind>
</comp>

<comp id="670" class="1005" name="tmp_32_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="10" slack="1"/>
<pin id="672" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="675" class="1005" name="cells_mag_sq_V_addr_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="6" slack="2"/>
<pin id="677" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="cells_mag_sq_V_addr "/>
</bind>
</comp>

<comp id="680" class="1005" name="exitcond_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="1"/>
<pin id="682" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="684" class="1005" name="k_2_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="4" slack="0"/>
<pin id="686" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="689" class="1005" name="tmp_35_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="10" slack="1"/>
<pin id="691" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="694" class="1005" name="bin_vote_V_addr_1_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="4" slack="1"/>
<pin id="696" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bin_vote_V_addr_1 "/>
</bind>
</comp>

<comp id="699" class="1005" name="bin_vote_V_addr_2_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="4" slack="1"/>
<pin id="701" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bin_vote_V_addr_2 "/>
</bind>
</comp>

<comp id="704" class="1005" name="addconv_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="addconv "/>
</bind>
</comp>

<comp id="709" class="1005" name="p_Val2_4_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="64" slack="1"/>
<pin id="711" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="714" class="1005" name="mag_sq_V_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="64" slack="1"/>
<pin id="716" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mag_sq_V "/>
</bind>
</comp>

<comp id="719" class="1005" name="j_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="7" slack="1"/>
<pin id="721" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="48" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="48" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="48" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="96" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="103" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="48" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="126"><net_src comp="120" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="48" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="48" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="134" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="141" pin="3"/><net_sink comp="90" pin=3"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="48" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="225"><net_src comp="40" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="236"><net_src comp="40" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="255"><net_src comp="244" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="249" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="272"><net_src comp="171" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="171" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="26" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="182" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="28" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="193" pin="4"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="32" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="299"><net_src comp="286" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="18" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="193" pin="4"/><net_sink comp="294" pin=2"/></net>

<net id="307"><net_src comp="286" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="280" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="182" pin="4"/><net_sink comp="302" pin=2"/></net>

<net id="316"><net_src comp="34" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="302" pin="3"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="36" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="38" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="324"><net_src comp="204" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="42" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="204" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="46" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="204" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="341"><net_src comp="215" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="20" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="215" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="26" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="226" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="46" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="237" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="50" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="40" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="237" pin="4"/><net_sink comp="361" pin=2"/></net>

<net id="374"><net_src comp="355" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="349" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="226" pin="4"/><net_sink comp="369" pin=2"/></net>

<net id="384"><net_src comp="377" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="52" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="380" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="54" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="404"><net_src comp="397" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="400" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="393" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="425"><net_src comp="46" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="115" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="438"><net_src comp="431" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="90" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="440"><net_src comp="434" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="447"><net_src comp="34" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="36" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="449"><net_src comp="38" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="455"><net_src comp="68" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="441" pin="4"/><net_sink comp="450" pin=2"/></net>

<net id="460"><net_src comp="450" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="465"><net_src comp="450" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="70" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="441" pin="4"/><net_sink comp="466" pin=2"/></net>

<net id="474"><net_src comp="72" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="478"><net_src comp="466" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="462" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="261" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="42" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="261" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="46" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="261" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="505"><net_src comp="261" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="261" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="50" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="522"><net_src comp="511" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="40" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="491" pin="2"/><net_sink comp="517" pin=2"/></net>

<net id="528"><net_src comp="517" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="533"><net_src comp="530" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="540"><net_src comp="74" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="90" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="64" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="76" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="547"><net_src comp="534" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="554"><net_src comp="74" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="90" pin="5"/><net_sink comp="548" pin=1"/></net>

<net id="556"><net_src comp="64" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="557"><net_src comp="76" pin="0"/><net_sink comp="548" pin=3"/></net>

<net id="561"><net_src comp="548" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="558" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="544" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="568"><net_src comp="562" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="576"><net_src comp="569" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="569" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="244" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="28" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="594"><net_src comp="274" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="599"><net_src comp="294" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="602"><net_src comp="596" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="606"><net_src comp="302" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="612"><net_src comp="310" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="618"><net_src comp="320" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="326" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="627"><net_src comp="337" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="343" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="636"><net_src comp="361" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="642"><net_src comp="369" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="648"><net_src comp="96" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="653"><net_src comp="103" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="658"><net_src comp="421" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="663"><net_src comp="110" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="668"><net_src comp="120" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="673"><net_src comp="479" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="678"><net_src comp="127" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="683"><net_src comp="485" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="491" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="692"><net_src comp="506" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="697"><net_src comp="134" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="702"><net_src comp="141" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="90" pin=3"/></net>

<net id="707"><net_src comp="562" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="712"><net_src comp="572" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="717"><net_src comp="578" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="722"><net_src comp="583" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="193" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cells_bin_V | {10 }
	Port: cells_mag_sq_V | {13 }
 - Input state : 
	Port: compute_cells : grad_vote_magnitude_s | {5 6 }
	Port: compute_cells : grad_vote_bin_V | {5 6 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten8 : 1
		indvar_flatten_next7 : 1
		StgValue_23 : 2
		i : 1
		tmp_30 : 1
		i_op_assign_mid2 : 2
		tmp_mid2_v_v_v : 2
		tmp_mid2_v : 3
	State 3
		exitcond4 : 1
		k_1 : 1
		StgValue_35 : 2
		tmp_23 : 1
		bin_vote_V_addr : 2
		StgValue_38 : 3
	State 4
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_47 : 2
		ii_V : 1
		tmp_2 : 1
		t_V_1_mid2 : 2
		tmp_26_mid2_v_v_v : 2
	State 5
		tmp_26_mid2_v : 1
		tmp_33 : 2
		tmp_38_cast : 3
		r_V : 1
		tmp_24_cast : 2
		tmp_34 : 4
		tmp_39_cast : 5
		grad_vote_magnitude_2 : 6
		grad_vote_bin_V_addr : 6
		grad_vote_magnitude_3 : 7
		grad_vote_bin_V_load : 7
	State 6
		tmp_25 : 1
		bin_vote_V_addr_3 : 2
		p_Val2_8 : 3
	State 7
		p_Val2_s : 1
		StgValue_76 : 2
		empty_21 : 1
	State 8
		tmp : 1
		tmp_s : 2
		tmp_34_cast : 2
		tmp_31 : 1
		p_shl_cast : 2
		tmp_32 : 3
		cells_mag_sq_V_addr : 3
	State 9
		exitcond : 1
		k_2 : 1
		StgValue_93 : 2
		tmp_26 : 1
		tmp_26_cast : 1
		tmp_35 : 2
		bin_vote_V_addr_1 : 2
		bin_vote_V_load : 3
		tmp_27 : 1
		tmp_28 : 2
		tmp_29 : 3
		bin_vote_V_addr_2 : 4
		bin_vote_V_load_1 : 5
	State 10
		cells_bin_V_addr : 1
		tmp_18 : 1
		p_Val2_s_23 : 2
		tmp_20 : 1
		p_Val2_3 : 2
		addconv : 3
		StgValue_113 : 4
	State 11
		p_Val2_4 : 1
	State 12
		empty_24 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next7_fu_274 |    0    |    0    |    15   |
|          |           i_fu_280          |    0    |    0    |    15   |
|          |          k_1_fu_326         |    0    |    0    |    13   |
|          |  indvar_flatten_next_fu_343 |    0    |    0    |    15   |
|          |         ii_V_fu_349         |    0    |    0    |    13   |
|          |     tmp_26_mid2_v_fu_380    |    0    |    0    |    15   |
|          |          r_V_fu_400         |    0    |    0    |    15   |
|    add   |        tmp_34_fu_409        |    0    |    0    |    17   |
|          |         jj_V_fu_421         |    0    |    0    |    13   |
|          |       p_Val2_s_fu_434       |    0    |    0    |    39   |
|          |        tmp_32_fu_479        |    0    |    0    |    15   |
|          |          k_2_fu_491         |    0    |    0    |    13   |
|          |        tmp_35_fu_506        |    0    |    0    |    14   |
|          |        addconv_fu_562       |    0    |    0    |    38   |
|          |       mag_sq_V_fu_578       |    0    |    0    |    71   |
|          |           j_fu_583          |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten8_fu_268  |    0    |    0    |    11   |
|          |       exitcond4_fu_320      |    0    |    0    |    9    |
|   icmp   |   exitcond_flatten_fu_337   |    0    |    0    |    11   |
|          |         tmp_2_fu_355        |    0    |    0    |    9    |
|          |       exitcond_fu_485       |    0    |    0    |    9    |
|          |        tmp_27_fu_511        |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|          |   i_op_assign_mid2_fu_294   |    0    |    0    |    7    |
|          |    tmp_mid2_v_v_v_fu_302    |    0    |    0    |    7    |
|  select  |      t_V_1_mid2_fu_361      |    0    |    0    |    4    |
|          |   tmp_26_mid2_v_v_v_fu_369  |    0    |    0    |    4    |
|          |        tmp_28_fu_517        |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       p_Val2_4_fu_572       |    3    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
| bitselect|        tmp_30_fu_286        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_mid2_v_fu_310      |    0    |    0    |    0    |
|partselect|        tmp_15_fu_441        |    0    |    0    |    0    |
|          |        tmp_18_fu_534        |    0    |    0    |    0    |
|          |        tmp_20_fu_548        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_23_fu_332        |    0    |    0    |    0    |
|          |    tmp_26_mid2_v_v_fu_377   |    0    |    0    |    0    |
|          |      tmp_38_cast_fu_393     |    0    |    0    |    0    |
|          |      rhs_V_cast_fu_397      |    0    |    0    |    0    |
|          |      tmp_24_cast_fu_405     |    0    |    0    |    0    |
|          |      tmp_39_cast_fu_415     |    0    |    0    |    0    |
|          |        tmp_25_fu_426        |    0    |    0    |    0    |
|   zext   |       p_Val2_9_fu_431       |    0    |    0    |    0    |
|          |         tmp_s_fu_457        |    0    |    0    |    0    |
|          |      tmp_34_cast_fu_462     |    0    |    0    |    0    |
|          |      p_shl_cast_fu_475      |    0    |    0    |    0    |
|          |        tmp_26_fu_497        |    0    |    0    |    0    |
|          |      tmp_26_cast_fu_502     |    0    |    0    |    0    |
|          |        tmp_29_fu_525        |    0    |    0    |    0    |
|          |      tmp_40_cast_fu_530     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_33_fu_385        |    0    |    0    |    0    |
|bitconcatenate|          tmp_fu_450         |    0    |    0    |    0    |
|          |        tmp_31_fu_466        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_Val2_s_23_fu_544     |    0    |    0    |    0    |
|   sext   |       p_Val2_3_fu_558       |    0    |    0    |    0    |
|          |         OP1_V_fu_569        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    3    |    0    |   440   |
|----------|-----------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|bin_vote_V|    0   |   64   |    5   |
+----------+--------+--------+--------+
|   Total  |    0   |   64   |    5   |
+----------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       addconv_reg_704       |   32   |
|  bin_vote_V_addr_1_reg_694  |    4   |
|  bin_vote_V_addr_2_reg_699  |    4   |
|  bin_vote_V_addr_3_reg_665  |    4   |
| cells_mag_sq_V_addr_reg_675 |    6   |
|      exitcond4_reg_615      |    1   |
|   exitcond_flatten_reg_624  |    1   |
|       exitcond_reg_680      |    1   |
| grad_vote_bin_V_addr_reg_650|   12   |
|grad_vote_magnitude_2_reg_645|   12   |
|grad_vote_magnitude_3_reg_660|   26   |
|    i_op_assign_1_reg_178    |    7   |
|   i_op_assign_mid2_reg_596  |    7   |
|     i_op_assign_reg_189     |    7   |
|   indvar_flatten6_reg_167   |    7   |
| indvar_flatten_next7_reg_591|    7   |
| indvar_flatten_next_reg_628 |    7   |
|    indvar_flatten_reg_211   |    7   |
|          j_reg_719          |    7   |
|         jj_V_reg_655        |    4   |
|          k1_reg_257         |    4   |
|         k_1_reg_619         |    4   |
|         k_2_reg_684         |    4   |
|          k_reg_200          |    4   |
|       mag_sq_V_reg_714      |   64   |
|       p_Val2_2_reg_244      |   64   |
|       p_Val2_4_reg_709      |   64   |
|      t_V_1_mid2_reg_633     |    4   |
|        t_V_1_reg_233        |    4   |
|         t_V_reg_222         |    4   |
|  tmp_26_mid2_v_v_v_reg_639  |    4   |
|        tmp_32_reg_670       |   10   |
|        tmp_35_reg_689       |   10   |
|      tmp_mid2_v_reg_609     |    3   |
|    tmp_mid2_v_v_v_reg_603   |    7   |
+-----------------------------+--------+
|            Total            |   417  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_90 |  p0  |   5  |   4  |   20   ||    27   |
|  grp_access_fu_90 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_90 |  p3  |   2  |   4  |    8   ||    9    |
| grp_access_fu_110 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_115 |  p0  |   2  |  12  |   24   ||    9    |
|  p_Val2_2_reg_244 |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   268  || 10.7513 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |    0   |   440  |
|   Memory  |    0   |    -   |    -   |   64   |    5   |
|Multiplexer|    -   |    -   |   10   |    -   |   72   |
|  Register |    -   |    -   |    -   |   417  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   10   |   481  |   517  |
+-----------+--------+--------+--------+--------+--------+
