PASS 0
PASS 1 - name gt_ini gt_fni: input list
 IX0					link count = 0
 IX0.0					link count = 0
 IX0.1					link count = 2
 IX0.2					link count = 4
 IX0.3					link count = 6
 IX0.4					link count = 8
 IX0.5					link count = 10
 IX0.6					link count = 12
 IX0.7					link count = 14
 QX0					link count = 16
 QX0.0       OR   GATE:	 QX0.0_1,	 IX0.6,		link count = 18
 QX0.0_0     OR   OUTX:	 QX0.0,		link count = 21
 QX0.0_1    AND   GATE:	 QX0.0_3,	 QX0.0_2,	 IX0.7,	 IX0.3,		link count = 25
 QX0.0_2     OR   GATE:	 QX0.0_4,	 IX0.2,		link count = 29
 QX0.0_3     OR   GATE:	 IX0.5,	 IX0.4,		link count = 33
 QX0.0_4    AND   GATE:	 IX0.1,	 IX0.0,		link count = 37
 iClock					link count = 39
 link count = 39
PASS 2 - symbol table: name inputs outputs delay-references
 IX0        0 255
 IX0.0      0   1
 IX0.1      0   1
 IX0.2      0   1
 IX0.3      0   1
 IX0.4      0   1
 IX0.5      0   1
 IX0.6      0   1
 IX0.7      0   1
 QX0        0   1
 QX0.0      2   1
 QX0.0_0    1   1
 QX0.0_1    4   1
 QX0.0_2    2   1
 QX0.0_3    2   1
 QX0.0_4    2   1
 iClock    -1   0
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 IX0       INPW   TRAB:
 IX0.0     INPX   GATE:	QX0.0_4,
 IX0.1     INPX   GATE:	QX0.0_4,
 IX0.2     INPX   GATE:	QX0.0_2,
 IX0.3     INPX   GATE:	QX0.0_1,
 IX0.4     INPX   GATE:	QX0.0_3,
 IX0.5     INPX   GATE:	QX0.0_3,
 IX0.6     INPX   GATE:	QX0.0,
 IX0.7     INPX   GATE:	QX0.0_1,
 QX0       INPB   OUTW:	0x01
 QX0.0       OR   GATE:	QX0.0_0,
 QX0.0_0     OR   OUTX:	QX0	0x01
 QX0.0_1    AND   GATE:	QX0.0,
 QX0.0_2     OR   GATE:	QX0.0_1,
 QX0.0_3     OR   GATE:	QX0.0_1,
 QX0.0_4    AND   GATE:	QX0.0_2,
 iClock     CLK  CLCKL:

INITIALISATION

== Pass 1:
== Pass 2:
== Pass 3:
	    [	IX0:	0000 inputs
	    <	IX0.0:	0000 inputs
	    <	IX0.1:	0000 inputs
	    <	IX0.2:	0000 inputs
	    <	IX0.3:	0000 inputs
	    <	IX0.4:	0000 inputs
	    <	IX0.5:	0000 inputs
	    <	IX0.6:	0000 inputs
	    <	IX0.7:	0000 inputs
	    ]	QX0:	0000 inputs
	    |	QX0.0:	2 inputs
	    |	QX0.0_0:	1 inputs
	    &	QX0.0_1:	4 inputs
	    |	QX0.0_2:	2 inputs
	    |	QX0.0_3:	2 inputs
	    &	QX0.0_4:	2 inputs
== Pass 4:
IX0.0:	+1
IX0.1:	+1
IX0.2:	+1
IX0.3:	+1
IX0.4:	+1
IX0.5:	+1
IX0.6:	+1
IX0.7:	+1
QX0.0:	+1
QX0.0_1:	+4
QX0.0_2:	+1
QX0.0_3:	+1
QX0.0_4:	+2
== Init complete =======
