
APPSC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050d8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000794  08005268  08005268  00015268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080059fc  080059fc  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080059fc  080059fc  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080059fc  080059fc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080059fc  080059fc  000159fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005a00  08005a00  00015a00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005a04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          000006a8  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000718  20000718  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016418  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000033cd  00000000  00000000  000364b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001390  00000000  00000000  00039888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000011f8  00000000  00000000  0003ac18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020319  00000000  00000000  0003be10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018c74  00000000  00000000  0005c129  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bb00b  00000000  00000000  00074d9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012fda8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000557c  00000000  00000000  0012fdf8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005250 	.word	0x08005250

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08005250 	.word	0x08005250

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b08c      	sub	sp, #48	; 0x30
 8000274:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000276:	f107 031c 	add.w	r3, r7, #28
 800027a:	2200      	movs	r2, #0
 800027c:	601a      	str	r2, [r3, #0]
 800027e:	605a      	str	r2, [r3, #4]
 8000280:	609a      	str	r2, [r3, #8]
 8000282:	60da      	str	r2, [r3, #12]
 8000284:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000286:	4b57      	ldr	r3, [pc, #348]	; (80003e4 <MX_GPIO_Init+0x174>)
 8000288:	695b      	ldr	r3, [r3, #20]
 800028a:	4a56      	ldr	r2, [pc, #344]	; (80003e4 <MX_GPIO_Init+0x174>)
 800028c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000290:	6153      	str	r3, [r2, #20]
 8000292:	4b54      	ldr	r3, [pc, #336]	; (80003e4 <MX_GPIO_Init+0x174>)
 8000294:	695b      	ldr	r3, [r3, #20]
 8000296:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800029a:	61bb      	str	r3, [r7, #24]
 800029c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800029e:	4b51      	ldr	r3, [pc, #324]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002a0:	695b      	ldr	r3, [r3, #20]
 80002a2:	4a50      	ldr	r2, [pc, #320]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002a4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80002a8:	6153      	str	r3, [r2, #20]
 80002aa:	4b4e      	ldr	r3, [pc, #312]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002ac:	695b      	ldr	r3, [r3, #20]
 80002ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80002b2:	617b      	str	r3, [r7, #20]
 80002b4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80002b6:	4b4b      	ldr	r3, [pc, #300]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002b8:	695b      	ldr	r3, [r3, #20]
 80002ba:	4a4a      	ldr	r2, [pc, #296]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002bc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80002c0:	6153      	str	r3, [r2, #20]
 80002c2:	4b48      	ldr	r3, [pc, #288]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002c4:	695b      	ldr	r3, [r3, #20]
 80002c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80002ca:	613b      	str	r3, [r7, #16]
 80002cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002ce:	4b45      	ldr	r3, [pc, #276]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002d0:	695b      	ldr	r3, [r3, #20]
 80002d2:	4a44      	ldr	r2, [pc, #272]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002d8:	6153      	str	r3, [r2, #20]
 80002da:	4b42      	ldr	r3, [pc, #264]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002dc:	695b      	ldr	r3, [r3, #20]
 80002de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80002e2:	60fb      	str	r3, [r7, #12]
 80002e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002e6:	4b3f      	ldr	r3, [pc, #252]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002e8:	695b      	ldr	r3, [r3, #20]
 80002ea:	4a3e      	ldr	r2, [pc, #248]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80002f0:	6153      	str	r3, [r2, #20]
 80002f2:	4b3c      	ldr	r3, [pc, #240]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002f4:	695b      	ldr	r3, [r3, #20]
 80002f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80002fa:	60bb      	str	r3, [r7, #8]
 80002fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002fe:	4b39      	ldr	r3, [pc, #228]	; (80003e4 <MX_GPIO_Init+0x174>)
 8000300:	695b      	ldr	r3, [r3, #20]
 8000302:	4a38      	ldr	r2, [pc, #224]	; (80003e4 <MX_GPIO_Init+0x174>)
 8000304:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000308:	6153      	str	r3, [r2, #20]
 800030a:	4b36      	ldr	r3, [pc, #216]	; (80003e4 <MX_GPIO_Init+0x174>)
 800030c:	695b      	ldr	r3, [r3, #20]
 800030e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000312:	607b      	str	r3, [r7, #4]
 8000314:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8000316:	2200      	movs	r2, #0
 8000318:	f64f 7108 	movw	r1, #65288	; 0xff08
 800031c:	4832      	ldr	r0, [pc, #200]	; (80003e8 <MX_GPIO_Init+0x178>)
 800031e:	f001 fc51 	bl	8001bc4 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_CS_Pin|LCD_DC_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 8000322:	2200      	movs	r2, #0
 8000324:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8000328:	4830      	ldr	r0, [pc, #192]	; (80003ec <MX_GPIO_Init+0x17c>)
 800032a:	f001 fc4b 	bl	8001bc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 800032e:	2337      	movs	r3, #55	; 0x37
 8000330:	61fb      	str	r3, [r7, #28]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000332:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000336:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000338:	2300      	movs	r3, #0
 800033a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800033c:	f107 031c 	add.w	r3, r7, #28
 8000340:	4619      	mov	r1, r3
 8000342:	4829      	ldr	r0, [pc, #164]	; (80003e8 <MX_GPIO_Init+0x178>)
 8000344:	f001 faac 	bl	80018a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8000348:	f64f 7308 	movw	r3, #65288	; 0xff08
 800034c:	61fb      	str	r3, [r7, #28]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800034e:	2301      	movs	r3, #1
 8000350:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000352:	2300      	movs	r3, #0
 8000354:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000356:	2300      	movs	r3, #0
 8000358:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800035a:	f107 031c 	add.w	r3, r7, #28
 800035e:	4619      	mov	r1, r3
 8000360:	4821      	ldr	r0, [pc, #132]	; (80003e8 <MX_GPIO_Init+0x178>)
 8000362:	f001 fa9d 	bl	80018a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000366:	2301      	movs	r3, #1
 8000368:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800036a:	2300      	movs	r3, #0
 800036c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800036e:	2300      	movs	r3, #0
 8000370:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000372:	f107 031c 	add.w	r3, r7, #28
 8000376:	4619      	mov	r1, r3
 8000378:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800037c:	f001 fa90 	bl	80018a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_DC_Pin|LCD_RST_Pin;
 8000380:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8000384:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000386:	2301      	movs	r3, #1
 8000388:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800038a:	2300      	movs	r3, #0
 800038c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800038e:	2300      	movs	r3, #0
 8000390:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000392:	f107 031c 	add.w	r3, r7, #28
 8000396:	4619      	mov	r1, r3
 8000398:	4814      	ldr	r0, [pc, #80]	; (80003ec <MX_GPIO_Init+0x17c>)
 800039a:	f001 fa81 	bl	80018a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = OPPOSITEHIT_BTN_Pin|TABLEHIT_BTN_Pin;
 800039e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80003a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80003a4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80003a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80003aa:	2301      	movs	r3, #1
 80003ac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80003ae:	f107 031c 	add.w	r3, r7, #28
 80003b2:	4619      	mov	r1, r3
 80003b4:	480e      	ldr	r0, [pc, #56]	; (80003f0 <MX_GPIO_Init+0x180>)
 80003b6:	f001 fa73 	bl	80018a0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80003ba:	2200      	movs	r2, #0
 80003bc:	2100      	movs	r1, #0
 80003be:	2017      	movs	r0, #23
 80003c0:	f001 fa37 	bl	8001832 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80003c4:	2017      	movs	r0, #23
 80003c6:	f001 fa50 	bl	800186a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80003ca:	2200      	movs	r2, #0
 80003cc:	2100      	movs	r1, #0
 80003ce:	2028      	movs	r0, #40	; 0x28
 80003d0:	f001 fa2f 	bl	8001832 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80003d4:	2028      	movs	r0, #40	; 0x28
 80003d6:	f001 fa48 	bl	800186a <HAL_NVIC_EnableIRQ>

}
 80003da:	bf00      	nop
 80003dc:	3730      	adds	r7, #48	; 0x30
 80003de:	46bd      	mov	sp, r7
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	40021000 	.word	0x40021000
 80003e8:	48001000 	.word	0x48001000
 80003ec:	48000400 	.word	0x48000400
 80003f0:	48000c00 	.word	0x48000c00

080003f4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80003f8:	4b1b      	ldr	r3, [pc, #108]	; (8000468 <MX_I2C1_Init+0x74>)
 80003fa:	4a1c      	ldr	r2, [pc, #112]	; (800046c <MX_I2C1_Init+0x78>)
 80003fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80003fe:	4b1a      	ldr	r3, [pc, #104]	; (8000468 <MX_I2C1_Init+0x74>)
 8000400:	4a1b      	ldr	r2, [pc, #108]	; (8000470 <MX_I2C1_Init+0x7c>)
 8000402:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000404:	4b18      	ldr	r3, [pc, #96]	; (8000468 <MX_I2C1_Init+0x74>)
 8000406:	2200      	movs	r2, #0
 8000408:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800040a:	4b17      	ldr	r3, [pc, #92]	; (8000468 <MX_I2C1_Init+0x74>)
 800040c:	2201      	movs	r2, #1
 800040e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000410:	4b15      	ldr	r3, [pc, #84]	; (8000468 <MX_I2C1_Init+0x74>)
 8000412:	2200      	movs	r2, #0
 8000414:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000416:	4b14      	ldr	r3, [pc, #80]	; (8000468 <MX_I2C1_Init+0x74>)
 8000418:	2200      	movs	r2, #0
 800041a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800041c:	4b12      	ldr	r3, [pc, #72]	; (8000468 <MX_I2C1_Init+0x74>)
 800041e:	2200      	movs	r2, #0
 8000420:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000422:	4b11      	ldr	r3, [pc, #68]	; (8000468 <MX_I2C1_Init+0x74>)
 8000424:	2200      	movs	r2, #0
 8000426:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000428:	4b0f      	ldr	r3, [pc, #60]	; (8000468 <MX_I2C1_Init+0x74>)
 800042a:	2200      	movs	r2, #0
 800042c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800042e:	480e      	ldr	r0, [pc, #56]	; (8000468 <MX_I2C1_Init+0x74>)
 8000430:	f001 fbf8 	bl	8001c24 <HAL_I2C_Init>
 8000434:	4603      	mov	r3, r0
 8000436:	2b00      	cmp	r3, #0
 8000438:	d001      	beq.n	800043e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800043a:	f000 fdb1 	bl	8000fa0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800043e:	2100      	movs	r1, #0
 8000440:	4809      	ldr	r0, [pc, #36]	; (8000468 <MX_I2C1_Init+0x74>)
 8000442:	f001 fc7e 	bl	8001d42 <HAL_I2CEx_ConfigAnalogFilter>
 8000446:	4603      	mov	r3, r0
 8000448:	2b00      	cmp	r3, #0
 800044a:	d001      	beq.n	8000450 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800044c:	f000 fda8 	bl	8000fa0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000450:	2100      	movs	r1, #0
 8000452:	4805      	ldr	r0, [pc, #20]	; (8000468 <MX_I2C1_Init+0x74>)
 8000454:	f001 fcc0 	bl	8001dd8 <HAL_I2CEx_ConfigDigitalFilter>
 8000458:	4603      	mov	r3, r0
 800045a:	2b00      	cmp	r3, #0
 800045c:	d001      	beq.n	8000462 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800045e:	f000 fd9f 	bl	8000fa0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000462:	bf00      	nop
 8000464:	bd80      	pop	{r7, pc}
 8000466:	bf00      	nop
 8000468:	2000008c 	.word	0x2000008c
 800046c:	40005400 	.word	0x40005400
 8000470:	2000090e 	.word	0x2000090e

08000474 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b08a      	sub	sp, #40	; 0x28
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800047c:	f107 0314 	add.w	r3, r7, #20
 8000480:	2200      	movs	r2, #0
 8000482:	601a      	str	r2, [r3, #0]
 8000484:	605a      	str	r2, [r3, #4]
 8000486:	609a      	str	r2, [r3, #8]
 8000488:	60da      	str	r2, [r3, #12]
 800048a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	4a17      	ldr	r2, [pc, #92]	; (80004f0 <HAL_I2C_MspInit+0x7c>)
 8000492:	4293      	cmp	r3, r2
 8000494:	d127      	bne.n	80004e6 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000496:	4b17      	ldr	r3, [pc, #92]	; (80004f4 <HAL_I2C_MspInit+0x80>)
 8000498:	695b      	ldr	r3, [r3, #20]
 800049a:	4a16      	ldr	r2, [pc, #88]	; (80004f4 <HAL_I2C_MspInit+0x80>)
 800049c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80004a0:	6153      	str	r3, [r2, #20]
 80004a2:	4b14      	ldr	r3, [pc, #80]	; (80004f4 <HAL_I2C_MspInit+0x80>)
 80004a4:	695b      	ldr	r3, [r3, #20]
 80004a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80004aa:	613b      	str	r3, [r7, #16]
 80004ac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80004ae:	23c0      	movs	r3, #192	; 0xc0
 80004b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80004b2:	2312      	movs	r3, #18
 80004b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004b6:	2301      	movs	r3, #1
 80004b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004ba:	2303      	movs	r3, #3
 80004bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80004be:	2304      	movs	r3, #4
 80004c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004c2:	f107 0314 	add.w	r3, r7, #20
 80004c6:	4619      	mov	r1, r3
 80004c8:	480b      	ldr	r0, [pc, #44]	; (80004f8 <HAL_I2C_MspInit+0x84>)
 80004ca:	f001 f9e9 	bl	80018a0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80004ce:	4b09      	ldr	r3, [pc, #36]	; (80004f4 <HAL_I2C_MspInit+0x80>)
 80004d0:	69db      	ldr	r3, [r3, #28]
 80004d2:	4a08      	ldr	r2, [pc, #32]	; (80004f4 <HAL_I2C_MspInit+0x80>)
 80004d4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80004d8:	61d3      	str	r3, [r2, #28]
 80004da:	4b06      	ldr	r3, [pc, #24]	; (80004f4 <HAL_I2C_MspInit+0x80>)
 80004dc:	69db      	ldr	r3, [r3, #28]
 80004de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80004e2:	60fb      	str	r3, [r7, #12]
 80004e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80004e6:	bf00      	nop
 80004e8:	3728      	adds	r7, #40	; 0x28
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	bf00      	nop
 80004f0:	40005400 	.word	0x40005400
 80004f4:	40021000 	.word	0x40021000
 80004f8:	48000400 	.word	0x48000400

080004fc <LCD5110_refresh>:
	LCD5110_canvas_t def_scr;
} LCD5110_display;


inline void LCD5110_refresh(LCD5110_display* lcd_conf)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
	LCD5110_refresh_ll(&lcd_conf->hw_conf);
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	4618      	mov	r0, r3
 8000508:	f000 fbdb 	bl	8000cc2 <LCD5110_refresh_ll>
}
 800050c:	bf00      	nop
 800050e:	3708      	adds	r7, #8
 8000510:	46bd      	mov	sp, r7
 8000512:	bd80      	pop	{r7, pc}

08000514 <LCD5110_set_cursor>:
void LCD5110_wset_cursor(int x, int y, LCD5110_canvas_t* win, LCD5110_display* lcd_conf);
point_t LCD5110_wget_cursor(LCD5110_canvas_t* win, LCD5110_display* lcd_conf);

// Regarding inline -- C also lcd5110.c.
inline void LCD5110_set_cursor(int x, int y, LCD5110_display* lcd_conf)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b084      	sub	sp, #16
 8000518:	af00      	add	r7, sp, #0
 800051a:	60f8      	str	r0, [r7, #12]
 800051c:	60b9      	str	r1, [r7, #8]
 800051e:	607a      	str	r2, [r7, #4]
	LCD5110_wset_cursor(x, y, &lcd_conf->def_scr, lcd_conf);
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	f503 7205 	add.w	r2, r3, #532	; 0x214
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	68b9      	ldr	r1, [r7, #8]
 800052a:	68f8      	ldr	r0, [r7, #12]
 800052c:	f000 f880 	bl	8000630 <LCD5110_wset_cursor>
}
 8000530:	bf00      	nop
 8000532:	3710      	adds	r7, #16
 8000534:	46bd      	mov	sp, r7
 8000536:	bd80      	pop	{r7, pc}

08000538 <LCD5110_clear_scr>:
inline point_t LCD5110_get_cursor(LCD5110_display* lcd_conf)
{
	return LCD5110_wget_cursor(&lcd_conf->def_scr, lcd_conf);
}

inline void LCD5110_clear_scr(LCD5110_display* lcd_conf){
 8000538:	b580      	push	{r7, lr}
 800053a:	b082      	sub	sp, #8
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
	LCD5110_clrscr(&lcd_conf->hw_conf);
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	4618      	mov	r0, r3
 8000544:	f000 f95f 	bl	8000806 <LCD5110_clrscr>
	LCD5110_set_cursor(0, 0, lcd_conf);
 8000548:	687a      	ldr	r2, [r7, #4]
 800054a:	2100      	movs	r1, #0
 800054c:	2000      	movs	r0, #0
 800054e:	f7ff ffe1 	bl	8000514 <LCD5110_set_cursor>
}
 8000552:	bf00      	nop
 8000554:	3708      	adds	r7, #8
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}

0800055a <LCD5110_print>:

void LCD5110_wprint(const char* str, int color,
						LCD5110_canvas_t* win, LCD5110_display* lcd_conf);
int LCD5110_wprintf( LCD5110_display* lcd_conf, int color, LCD5110_canvas_t* win, char *fmt, ...);

inline void LCD5110_print(const char* str, int color, LCD5110_display* lcd_conf){
 800055a:	b580      	push	{r7, lr}
 800055c:	b084      	sub	sp, #16
 800055e:	af00      	add	r7, sp, #0
 8000560:	60f8      	str	r0, [r7, #12]
 8000562:	60b9      	str	r1, [r7, #8]
 8000564:	607a      	str	r2, [r7, #4]
	LCD5110_wprint(str, color, &lcd_conf->def_scr, lcd_conf);
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	f503 7205 	add.w	r2, r3, #532	; 0x214
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	68b9      	ldr	r1, [r7, #8]
 8000570:	68f8      	ldr	r0, [r7, #12]
 8000572:	f000 f893 	bl	800069c <LCD5110_wprint>
}
 8000576:	bf00      	nop
 8000578:	3710      	adds	r7, #16
 800057a:	46bd      	mov	sp, r7
 800057c:	bd80      	pop	{r7, pc}
	...

08000580 <LCD5110_wputchar>:
	LCD5110_drawBitmap(px, py, fontpointer + ch * base_font_width,
						base_font_width, base_font_height, !color, &lcd_conf->hw_conf);
}

void LCD5110_wputchar(int px, int py, char ch, int color,
		LCD5110_canvas_t* win, LCD5110_display* lcd_conf) {
 8000580:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000582:	b08b      	sub	sp, #44	; 0x2c
 8000584:	af04      	add	r7, sp, #16
 8000586:	60f8      	str	r0, [r7, #12]
 8000588:	60b9      	str	r1, [r7, #8]
 800058a:	603b      	str	r3, [r7, #0]
 800058c:	4613      	mov	r3, r2
 800058e:	71fb      	strb	r3, [r7, #7]
	if (win->cursor.y < 0 || win->cursor.x < 0)
 8000590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000592:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8000596:	2b00      	cmp	r3, #0
 8000598:	db41      	blt.n	800061e <LCD5110_wputchar+0x9e>
 800059a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800059c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	db3c      	blt.n	800061e <LCD5110_wputchar+0x9e>
		return;
	if ( win->cursor.x + base_font_width > win->frame.width ||
 80005a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80005a6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80005aa:	461a      	mov	r2, r3
 80005ac:	2306      	movs	r3, #6
 80005ae:	4413      	add	r3, r2
 80005b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80005b2:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80005b6:	4293      	cmp	r3, r2
 80005b8:	d833      	bhi.n	8000622 <LCD5110_wputchar+0xa2>
		 win->cursor.y + base_font_height > win->frame.height )
 80005ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80005bc:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80005c0:	461a      	mov	r2, r3
 80005c2:	2308      	movs	r3, #8
 80005c4:	4413      	add	r3, r2
 80005c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80005c8:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
	if ( win->cursor.x + base_font_width > win->frame.width ||
 80005cc:	4293      	cmp	r3, r2
 80005ce:	d828      	bhi.n	8000622 <LCD5110_wputchar+0xa2>
		return;
//! TODO: Print part of char
	const unsigned char *fontpointer = base_font;
 80005d0:	4b16      	ldr	r3, [pc, #88]	; (800062c <LCD5110_wputchar+0xac>)
 80005d2:	617b      	str	r3, [r7, #20]
	LCD5110_drawBitmap(px + win->frame.x0, py + win->frame.y0, fontpointer + ch * base_font_width,
 80005d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80005d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80005da:	461a      	mov	r2, r3
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	18d0      	adds	r0, r2, r3
 80005e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80005e2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80005e6:	461a      	mov	r2, r3
 80005e8:	68bb      	ldr	r3, [r7, #8]
 80005ea:	18d1      	adds	r1, r2, r3
 80005ec:	79fb      	ldrb	r3, [r7, #7]
 80005ee:	2206      	movs	r2, #6
 80005f0:	fb02 f303 	mul.w	r3, r2, r3
 80005f4:	697a      	ldr	r2, [r7, #20]
 80005f6:	441a      	add	r2, r3
 80005f8:	2306      	movs	r3, #6
 80005fa:	461e      	mov	r6, r3
 80005fc:	2308      	movs	r3, #8
 80005fe:	461c      	mov	r4, r3
 8000600:	683b      	ldr	r3, [r7, #0]
 8000602:	2b00      	cmp	r3, #0
 8000604:	bf0c      	ite	eq
 8000606:	2301      	moveq	r3, #1
 8000608:	2300      	movne	r3, #0
 800060a:	b2db      	uxtb	r3, r3
 800060c:	461d      	mov	r5, r3
 800060e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000610:	9302      	str	r3, [sp, #8]
 8000612:	9501      	str	r5, [sp, #4]
 8000614:	9400      	str	r4, [sp, #0]
 8000616:	4633      	mov	r3, r6
 8000618:	f000 f950 	bl	80008bc <LCD5110_drawBitmap>
 800061c:	e002      	b.n	8000624 <LCD5110_wputchar+0xa4>
		return;
 800061e:	bf00      	nop
 8000620:	e000      	b.n	8000624 <LCD5110_wputchar+0xa4>
		return;
 8000622:	bf00      	nop
						base_font_width, base_font_height, !color, &lcd_conf->hw_conf);
}
 8000624:	371c      	adds	r7, #28
 8000626:	46bd      	mov	sp, r7
 8000628:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800062a:	bf00      	nop
 800062c:	08005288 	.word	0x08005288

08000630 <LCD5110_wset_cursor>:
	LCD5110_wclear_str(x, y, len, color, &lcd_conf->def_scr, lcd_conf);
}


void LCD5110_wset_cursor(int x, int y, LCD5110_canvas_t* win, LCD5110_display* lcd_conf)
{
 8000630:	b480      	push	{r7}
 8000632:	b085      	sub	sp, #20
 8000634:	af00      	add	r7, sp, #0
 8000636:	60f8      	str	r0, [r7, #12]
 8000638:	60b9      	str	r1, [r7, #8]
 800063a:	607a      	str	r2, [r7, #4]
 800063c:	603b      	str	r3, [r7, #0]
	win->cursor.x = x;
 800063e:	68fb      	ldr	r3, [r7, #12]
 8000640:	b21a      	sxth	r2, r3
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	811a      	strh	r2, [r3, #8]
	win->cursor.y = y;
 8000646:	68bb      	ldr	r3, [r7, #8]
 8000648:	b21a      	sxth	r2, r3
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	815a      	strh	r2, [r3, #10]
}
 800064e:	bf00      	nop
 8000650:	3714      	adds	r7, #20
 8000652:	46bd      	mov	sp, r7
 8000654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000658:	4770      	bx	lr

0800065a <LCD5110_wendl>:

point_t LCD5110_wget_cursor(LCD5110_canvas_t* win, LCD5110_display* lcd_conf){
	return win->cursor;
}

void LCD5110_wendl(LCD5110_canvas_t* win, LCD5110_display* lcd_conf) {
 800065a:	b580      	push	{r7, lr}
 800065c:	b082      	sub	sp, #8
 800065e:	af00      	add	r7, sp, #0
 8000660:	6078      	str	r0, [r7, #4]
 8000662:	6039      	str	r1, [r7, #0]
	win->cursor.y += base_font_height + 1;
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800066a:	b29a      	uxth	r2, r3
 800066c:	2308      	movs	r3, #8
 800066e:	b29b      	uxth	r3, r3
 8000670:	4413      	add	r3, r2
 8000672:	b29b      	uxth	r3, r3
 8000674:	3301      	adds	r3, #1
 8000676:	b29b      	uxth	r3, r3
 8000678:	b21a      	sxth	r2, r3
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	815a      	strh	r2, [r3, #10]
	win->cursor.x = 2;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	2202      	movs	r2, #2
 8000682:	811a      	strh	r2, [r3, #8]
	if (win->refresh_on_endl)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	7b1b      	ldrb	r3, [r3, #12]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d002      	beq.n	8000692 <LCD5110_wendl+0x38>
		LCD5110_refresh(lcd_conf);
 800068c:	6838      	ldr	r0, [r7, #0]
 800068e:	f7ff ff35 	bl	80004fc <LCD5110_refresh>
}
 8000692:	bf00      	nop
 8000694:	3708      	adds	r7, #8
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
	...

0800069c <LCD5110_wprint>:



void LCD5110_wprint(const char* str, int color, LCD5110_canvas_t* win,
		LCD5110_display* lcd_conf) {
 800069c:	b580      	push	{r7, lr}
 800069e:	b086      	sub	sp, #24
 80006a0:	af02      	add	r7, sp, #8
 80006a2:	60f8      	str	r0, [r7, #12]
 80006a4:	60b9      	str	r1, [r7, #8]
 80006a6:	607a      	str	r2, [r7, #4]
 80006a8:	603b      	str	r3, [r7, #0]
	while (*str != 0) {
 80006aa:	e053      	b.n	8000754 <LCD5110_wprint+0xb8>
		if (*str != '\n') {
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	2b0a      	cmp	r3, #10
 80006b2:	d010      	beq.n	80006d6 <LCD5110_wprint+0x3a>
			LCD5110_wputchar(win->cursor.x, win->cursor.y, *str, color, win, lcd_conf);
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80006ba:	4618      	mov	r0, r3
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80006c2:	4619      	mov	r1, r3
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	781a      	ldrb	r2, [r3, #0]
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	9301      	str	r3, [sp, #4]
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	9300      	str	r3, [sp, #0]
 80006d0:	68bb      	ldr	r3, [r7, #8]
 80006d2:	f7ff ff55 	bl	8000580 <LCD5110_wputchar>
		}
		win->cursor.x += base_font_width;
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80006dc:	b29a      	uxth	r2, r3
 80006de:	2306      	movs	r3, #6
 80006e0:	b29b      	uxth	r3, r3
 80006e2:	4413      	add	r3, r2
 80006e4:	b29b      	uxth	r3, r3
 80006e6:	b21a      	sxth	r2, r3
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	811a      	strh	r2, [r3, #8]

		if (((win->cursor.x + base_font_width > win->frame.width ) &&
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80006f2:	461a      	mov	r2, r3
 80006f4:	2306      	movs	r3, #6
 80006f6:	4413      	add	r3, r2
 80006f8:	687a      	ldr	r2, [r7, #4]
 80006fa:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80006fe:	4293      	cmp	r3, r2
 8000700:	d904      	bls.n	800070c <LCD5110_wprint+0x70>
				*(str + 1) != '\n') || *str == '\n')
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	3301      	adds	r3, #1
 8000706:	781b      	ldrb	r3, [r3, #0]
		if (((win->cursor.x + base_font_width > win->frame.width ) &&
 8000708:	2b0a      	cmp	r3, #10
 800070a:	d103      	bne.n	8000714 <LCD5110_wprint+0x78>
				*(str + 1) != '\n') || *str == '\n')
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	2b0a      	cmp	r3, #10
 8000712:	d111      	bne.n	8000738 <LCD5110_wprint+0x9c>
		{
			LCD5110_wendl(win, lcd_conf);
 8000714:	6839      	ldr	r1, [r7, #0]
 8000716:	6878      	ldr	r0, [r7, #4]
 8000718:	f7ff ff9f 	bl	800065a <LCD5110_wendl>
			if( isspace(*(str + 1)) )
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	3301      	adds	r3, #1
 8000720:	781b      	ldrb	r3, [r3, #0]
 8000722:	3301      	adds	r3, #1
 8000724:	4a10      	ldr	r2, [pc, #64]	; (8000768 <LCD5110_wprint+0xcc>)
 8000726:	4413      	add	r3, r2
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	f003 0308 	and.w	r3, r3, #8
 800072e:	2b00      	cmp	r3, #0
 8000730:	d002      	beq.n	8000738 <LCD5110_wprint+0x9c>
				++str;
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	3301      	adds	r3, #1
 8000736:	60fb      	str	r3, [r7, #12]
		}
		if (win->cursor.y + base_font_height > win->frame.height)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800073e:	461a      	mov	r2, r3
 8000740:	2308      	movs	r3, #8
 8000742:	4413      	add	r3, r2
 8000744:	687a      	ldr	r2, [r7, #4]
 8000746:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 800074a:	4293      	cmp	r3, r2
 800074c:	d807      	bhi.n	800075e <LCD5110_wprint+0xc2>
			break;
		str++;
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	3301      	adds	r3, #1
 8000752:	60fb      	str	r3, [r7, #12]
	while (*str != 0) {
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d1a7      	bne.n	80006ac <LCD5110_wprint+0x10>

	}
}
 800075c:	e000      	b.n	8000760 <LCD5110_wprint+0xc4>
			break;
 800075e:	bf00      	nop
}
 8000760:	bf00      	nop
 8000762:	3710      	adds	r7, #16
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	080058c8 	.word	0x080058c8

0800076c <LCD5110_printf>:
	return res;
}


int LCD5110_printf( LCD5110_display* lcd_conf, int color, char *fmt, ...)
{
 800076c:	b40c      	push	{r2, r3}
 800076e:	b580      	push	{r7, lr}
 8000770:	b09e      	sub	sp, #120	; 0x78
 8000772:	af00      	add	r7, sp, #0
 8000774:	6078      	str	r0, [r7, #4]
 8000776:	6039      	str	r1, [r7, #0]
	char buf[100];
	int res;

	va_list vargs;
	va_start(vargs, fmt);
 8000778:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800077c:	60fb      	str	r3, [r7, #12]

	res = vsnprintf(buf, sizeof(buf), fmt, vargs);
 800077e:	f107 0010 	add.w	r0, r7, #16
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8000788:	2164      	movs	r1, #100	; 0x64
 800078a:	f004 f905 	bl	8004998 <vsniprintf>
 800078e:	6778      	str	r0, [r7, #116]	; 0x74
	LCD5110_print(buf, color, lcd_conf);
 8000790:	f107 0310 	add.w	r3, r7, #16
 8000794:	687a      	ldr	r2, [r7, #4]
 8000796:	6839      	ldr	r1, [r7, #0]
 8000798:	4618      	mov	r0, r3
 800079a:	f7ff fede 	bl	800055a <LCD5110_print>

	if (lcd_conf->def_scr.refresh_on_endl)
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	f893 3220 	ldrb.w	r3, [r3, #544]	; 0x220
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d002      	beq.n	80007ae <LCD5110_printf+0x42>
		LCD5110_refresh(lcd_conf);
 80007a8:	6878      	ldr	r0, [r7, #4]
 80007aa:	f7ff fea7 	bl	80004fc <LCD5110_refresh>

	va_end(vargs);

	return res;
 80007ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
}
 80007b0:	4618      	mov	r0, r3
 80007b2:	3778      	adds	r7, #120	; 0x78
 80007b4:	46bd      	mov	sp, r7
 80007b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80007ba:	b002      	add	sp, #8
 80007bc:	4770      	bx	lr

080007be <xy_to_pix>:
	unsigned int adr;
	unsigned char mask;
} pix_coord;

static inline pix_coord xy_to_pix(int x, int y)
{
 80007be:	b480      	push	{r7}
 80007c0:	b087      	sub	sp, #28
 80007c2:	af00      	add	r7, sp, #0
 80007c4:	60f8      	str	r0, [r7, #12]
 80007c6:	60b9      	str	r1, [r7, #8]
 80007c8:	607a      	str	r2, [r7, #4]
	pix_coord res;
	res.adr = (y >> 3) * LCD_WIDTH + x;
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	10db      	asrs	r3, r3, #3
 80007ce:	2254      	movs	r2, #84	; 0x54
 80007d0:	fb03 f202 	mul.w	r2, r3, r2
 80007d4:	68bb      	ldr	r3, [r7, #8]
 80007d6:	4413      	add	r3, r2
 80007d8:	613b      	str	r3, [r7, #16]
	res.mask = (1 << (y & 0x07));
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	f003 0307 	and.w	r3, r3, #7
 80007e0:	2201      	movs	r2, #1
 80007e2:	fa02 f303 	lsl.w	r3, r2, r3
 80007e6:	b2db      	uxtb	r3, r3
 80007e8:	753b      	strb	r3, [r7, #20]

	return res;
 80007ea:	68fb      	ldr	r3, [r7, #12]
 80007ec:	461a      	mov	r2, r3
 80007ee:	f107 0310 	add.w	r3, r7, #16
 80007f2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80007f6:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80007fa:	68f8      	ldr	r0, [r7, #12]
 80007fc:	371c      	adds	r7, #28
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr

08000806 <LCD5110_clrscr>:

void LCD5110_clrscr(LCD5110_conf* lcd_conf) {
 8000806:	b480      	push	{r7}
 8000808:	b085      	sub	sp, #20
 800080a:	af00      	add	r7, sp, #0
 800080c:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < LCD5110_BUFFER_SIZE; ++i) {
 800080e:	2300      	movs	r3, #0
 8000810:	60fb      	str	r3, [r7, #12]
 8000812:	e008      	b.n	8000826 <LCD5110_clrscr+0x20>
		lcd_conf->video_buffer[i] = 0;
 8000814:	687a      	ldr	r2, [r7, #4]
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	4413      	add	r3, r2
 800081a:	331c      	adds	r3, #28
 800081c:	2200      	movs	r2, #0
 800081e:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < LCD5110_BUFFER_SIZE; ++i) {
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	3301      	adds	r3, #1
 8000824:	60fb      	str	r3, [r7, #12]
 8000826:	68fb      	ldr	r3, [r7, #12]
 8000828:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 800082c:	dbf2      	blt.n	8000814 <LCD5110_clrscr+0xe>
	}
}
 800082e:	bf00      	nop
 8000830:	bf00      	nop
 8000832:	3714      	adds	r7, #20
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr

0800083c <LCD5110_putpix>:
	for (int i = 0; i < LCD5110_BUFFER_SIZE; ++i) {
		lcd_conf->video_buffer[i] = 0xFF;
	}
}

void LCD5110_putpix(int x, int y, int color, LCD5110_conf* lcd_conf) {
 800083c:	b580      	push	{r7, lr}
 800083e:	b086      	sub	sp, #24
 8000840:	af00      	add	r7, sp, #0
 8000842:	60f8      	str	r0, [r7, #12]
 8000844:	60b9      	str	r1, [r7, #8]
 8000846:	607a      	str	r2, [r7, #4]
 8000848:	603b      	str	r3, [r7, #0]
	if ( (x < 0) || (y < 0) || (x > LCD_WIDTH-1) || (y > LCD_HEIGHT-1))
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	2b00      	cmp	r3, #0
 800084e:	db31      	blt.n	80008b4 <LCD5110_putpix+0x78>
 8000850:	68bb      	ldr	r3, [r7, #8]
 8000852:	2b00      	cmp	r3, #0
 8000854:	db2e      	blt.n	80008b4 <LCD5110_putpix+0x78>
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	2b53      	cmp	r3, #83	; 0x53
 800085a:	dc2b      	bgt.n	80008b4 <LCD5110_putpix+0x78>
 800085c:	68bb      	ldr	r3, [r7, #8]
 800085e:	2b2f      	cmp	r3, #47	; 0x2f
 8000860:	dc28      	bgt.n	80008b4 <LCD5110_putpix+0x78>
		return;
	pix_coord  c = xy_to_pix(x, y);
 8000862:	f107 0310 	add.w	r3, r7, #16
 8000866:	68ba      	ldr	r2, [r7, #8]
 8000868:	68f9      	ldr	r1, [r7, #12]
 800086a:	4618      	mov	r0, r3
 800086c:	f7ff ffa7 	bl	80007be <xy_to_pix>

	if (color)
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d00c      	beq.n	8000890 <LCD5110_putpix+0x54>
		lcd_conf->video_buffer[c.adr] |= c.mask;
 8000876:	693b      	ldr	r3, [r7, #16]
 8000878:	683a      	ldr	r2, [r7, #0]
 800087a:	4413      	add	r3, r2
 800087c:	7f19      	ldrb	r1, [r3, #28]
 800087e:	7d3a      	ldrb	r2, [r7, #20]
 8000880:	693b      	ldr	r3, [r7, #16]
 8000882:	430a      	orrs	r2, r1
 8000884:	b2d1      	uxtb	r1, r2
 8000886:	683a      	ldr	r2, [r7, #0]
 8000888:	4413      	add	r3, r2
 800088a:	460a      	mov	r2, r1
 800088c:	771a      	strb	r2, [r3, #28]
 800088e:	e012      	b.n	80008b6 <LCD5110_putpix+0x7a>
	else
		lcd_conf->video_buffer[c.adr] &= ~c.mask;
 8000890:	693b      	ldr	r3, [r7, #16]
 8000892:	683a      	ldr	r2, [r7, #0]
 8000894:	4413      	add	r3, r2
 8000896:	7f1b      	ldrb	r3, [r3, #28]
 8000898:	b25a      	sxtb	r2, r3
 800089a:	7d3b      	ldrb	r3, [r7, #20]
 800089c:	b25b      	sxtb	r3, r3
 800089e:	43db      	mvns	r3, r3
 80008a0:	b25b      	sxtb	r3, r3
 80008a2:	4013      	ands	r3, r2
 80008a4:	b25a      	sxtb	r2, r3
 80008a6:	693b      	ldr	r3, [r7, #16]
 80008a8:	b2d1      	uxtb	r1, r2
 80008aa:	683a      	ldr	r2, [r7, #0]
 80008ac:	4413      	add	r3, r2
 80008ae:	460a      	mov	r2, r1
 80008b0:	771a      	strb	r2, [r3, #28]
 80008b2:	e000      	b.n	80008b6 <LCD5110_putpix+0x7a>
		return;
 80008b4:	bf00      	nop
}
 80008b6:	3718      	adds	r7, #24
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}

080008bc <LCD5110_drawBitmap>:
}

//! TODO: optimize! Slow!
//! TODO: add different bitmap modes -- OR/AND/XOR
void LCD5110_drawBitmap(int x, int y, const unsigned char* bitmap, int cols, int rows, int invert, LCD5110_conf* lcd_conf)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b088      	sub	sp, #32
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	60f8      	str	r0, [r7, #12]
 80008c4:	60b9      	str	r1, [r7, #8]
 80008c6:	607a      	str	r2, [r7, #4]
 80008c8:	603b      	str	r3, [r7, #0]
	for(int cx=0; cx<cols; cx++)
 80008ca:	2300      	movs	r3, #0
 80008cc:	61fb      	str	r3, [r7, #28]
 80008ce:	e042      	b.n	8000956 <LCD5110_drawBitmap+0x9a>
	{
		for (int cy=0; cy<rows; cy++)
 80008d0:	2300      	movs	r3, #0
 80008d2:	61bb      	str	r3, [r7, #24]
 80008d4:	e038      	b.n	8000948 <LCD5110_drawBitmap+0x8c>
		{
			unsigned char temp = bitmap[(cy/8)*cols + cx];
 80008d6:	69bb      	ldr	r3, [r7, #24]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	da00      	bge.n	80008de <LCD5110_drawBitmap+0x22>
 80008dc:	3307      	adds	r3, #7
 80008de:	10db      	asrs	r3, r3, #3
 80008e0:	461a      	mov	r2, r3
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	fb03 f202 	mul.w	r2, r3, r2
 80008e8:	69fb      	ldr	r3, [r7, #28]
 80008ea:	4413      	add	r3, r2
 80008ec:	461a      	mov	r2, r3
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	4413      	add	r3, r2
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	75fb      	strb	r3, [r7, #23]
			temp &= 1<<(cy%8);
 80008f6:	69bb      	ldr	r3, [r7, #24]
 80008f8:	425a      	negs	r2, r3
 80008fa:	f003 0307 	and.w	r3, r3, #7
 80008fe:	f002 0207 	and.w	r2, r2, #7
 8000902:	bf58      	it	pl
 8000904:	4253      	negpl	r3, r2
 8000906:	2201      	movs	r2, #1
 8000908:	fa02 f303 	lsl.w	r3, r2, r3
 800090c:	b25a      	sxtb	r2, r3
 800090e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000912:	4013      	ands	r3, r2
 8000914:	b25b      	sxtb	r3, r3
 8000916:	75fb      	strb	r3, [r7, #23]
			LCD5110_putpix(x+cx, y+cy,  invert ? !temp : temp, lcd_conf);
 8000918:	68fa      	ldr	r2, [r7, #12]
 800091a:	69fb      	ldr	r3, [r7, #28]
 800091c:	18d0      	adds	r0, r2, r3
 800091e:	68ba      	ldr	r2, [r7, #8]
 8000920:	69bb      	ldr	r3, [r7, #24]
 8000922:	18d1      	adds	r1, r2, r3
 8000924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000926:	2b00      	cmp	r3, #0
 8000928:	d007      	beq.n	800093a <LCD5110_drawBitmap+0x7e>
 800092a:	7dfb      	ldrb	r3, [r7, #23]
 800092c:	2b00      	cmp	r3, #0
 800092e:	bf0c      	ite	eq
 8000930:	2301      	moveq	r3, #1
 8000932:	2300      	movne	r3, #0
 8000934:	b2db      	uxtb	r3, r3
 8000936:	461a      	mov	r2, r3
 8000938:	e000      	b.n	800093c <LCD5110_drawBitmap+0x80>
 800093a:	7dfa      	ldrb	r2, [r7, #23]
 800093c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800093e:	f7ff ff7d 	bl	800083c <LCD5110_putpix>
		for (int cy=0; cy<rows; cy++)
 8000942:	69bb      	ldr	r3, [r7, #24]
 8000944:	3301      	adds	r3, #1
 8000946:	61bb      	str	r3, [r7, #24]
 8000948:	69ba      	ldr	r2, [r7, #24]
 800094a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800094c:	429a      	cmp	r2, r3
 800094e:	dbc2      	blt.n	80008d6 <LCD5110_drawBitmap+0x1a>
	for(int cx=0; cx<cols; cx++)
 8000950:	69fb      	ldr	r3, [r7, #28]
 8000952:	3301      	adds	r3, #1
 8000954:	61fb      	str	r3, [r7, #28]
 8000956:	69fa      	ldr	r2, [r7, #28]
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	429a      	cmp	r2, r3
 800095c:	dbb8      	blt.n	80008d0 <LCD5110_drawBitmap+0x14>
		}
	}
}
 800095e:	bf00      	nop
 8000960:	bf00      	nop
 8000962:	3720      	adds	r7, #32
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}

08000968 <send_byte_to_LCD5110>:
#include <stdio.h>

#define SUPPRESS_WARNING(x) (void)x

static inline HAL_StatusTypeDef send_byte_to_LCD5110(uint8_t dat, LCD5110_conf* lcd_conf)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0
 800096e:	4603      	mov	r3, r0
 8000970:	6039      	str	r1, [r7, #0]
 8000972:	71fb      	strb	r3, [r7, #7]
	//! HAL_SPI_Transmit takes care about waiting transmission to finish.
	//! Details: https://habrahabr.ru/post/276605/ -- do not turn command mode off
	//! before transmission finished. (Check BSY flag before DC_on/off, if directly
	//! manipulating SPIx_DR.
	return HAL_SPI_Transmit(lcd_conf->spi_handle, &dat, 1, 1000);
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	6818      	ldr	r0, [r3, #0]
 8000978:	1df9      	adds	r1, r7, #7
 800097a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800097e:	2201      	movs	r2, #1
 8000980:	f002 ffd3 	bl	800392a <HAL_SPI_Transmit>
 8000984:	4603      	mov	r3, r0
}
 8000986:	4618      	mov	r0, r3
 8000988:	3708      	adds	r7, #8
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}

0800098e <send_data_to_LCD5110>:

static inline HAL_StatusTypeDef send_data_to_LCD5110(uint8_t data[], uint16_t size, LCD5110_conf* lcd_conf)
{
 800098e:	b580      	push	{r7, lr}
 8000990:	b084      	sub	sp, #16
 8000992:	af00      	add	r7, sp, #0
 8000994:	60f8      	str	r0, [r7, #12]
 8000996:	460b      	mov	r3, r1
 8000998:	607a      	str	r2, [r7, #4]
 800099a:	817b      	strh	r3, [r7, #10]
	return HAL_SPI_Transmit(lcd_conf->spi_handle, data, size, 1000);
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	6818      	ldr	r0, [r3, #0]
 80009a0:	897a      	ldrh	r2, [r7, #10]
 80009a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009a6:	68f9      	ldr	r1, [r7, #12]
 80009a8:	f002 ffbf 	bl	800392a <HAL_SPI_Transmit>
 80009ac:	4603      	mov	r3, r0
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	3710      	adds	r7, #16
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}

080009b6 <LCD5110_CE_off>:

static inline void LCD5110_CE_on(LCD5110_conf* lcd_conf) {
	SUPPRESS_WARNING(LCD5110_CE_on);
	HAL_GPIO_WritePin(lcd_conf->spi_cs_port, lcd_conf->spi_cs_pin, GPIO_PIN_SET);
}
static inline void LCD5110_CE_off(LCD5110_conf* lcd_conf) {
 80009b6:	b580      	push	{r7, lr}
 80009b8:	b082      	sub	sp, #8
 80009ba:	af00      	add	r7, sp, #0
 80009bc:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(lcd_conf->spi_cs_port, lcd_conf->spi_cs_pin, GPIO_PIN_RESET);
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	6898      	ldr	r0, [r3, #8]
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	889b      	ldrh	r3, [r3, #4]
 80009c6:	2200      	movs	r2, #0
 80009c8:	4619      	mov	r1, r3
 80009ca:	f001 f8fb 	bl	8001bc4 <HAL_GPIO_WritePin>
}
 80009ce:	bf00      	nop
 80009d0:	3708      	adds	r7, #8
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}

080009d6 <LCD5110_DC_on>:
//! Data mode on
static inline void LCD5110_DC_on(LCD5110_conf* lcd_conf) {
 80009d6:	b580      	push	{r7, lr}
 80009d8:	b082      	sub	sp, #8
 80009da:	af00      	add	r7, sp, #0
 80009dc:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(lcd_conf->dc_port, lcd_conf->dc_pin, GPIO_PIN_SET);
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	6998      	ldr	r0, [r3, #24]
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	8a9b      	ldrh	r3, [r3, #20]
 80009e6:	2201      	movs	r2, #1
 80009e8:	4619      	mov	r1, r3
 80009ea:	f001 f8eb 	bl	8001bc4 <HAL_GPIO_WritePin>
}
 80009ee:	bf00      	nop
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <LCD5110_DC_off>:
//! Commands mode on
static inline void LCD5110_DC_off(LCD5110_conf* lcd_conf) {
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b082      	sub	sp, #8
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(lcd_conf->dc_port, lcd_conf->dc_pin, GPIO_PIN_RESET);
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	6998      	ldr	r0, [r3, #24]
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	8a9b      	ldrh	r3, [r3, #20]
 8000a06:	2200      	movs	r2, #0
 8000a08:	4619      	mov	r1, r3
 8000a0a:	f001 f8db 	bl	8001bc4 <HAL_GPIO_WritePin>
}
 8000a0e:	bf00      	nop
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}

08000a16 <LCD5110_RST_on>:
static inline void LCD5110_RST_on(LCD5110_conf* lcd_conf) {
 8000a16:	b580      	push	{r7, lr}
 8000a18:	b082      	sub	sp, #8
 8000a1a:	af00      	add	r7, sp, #0
 8000a1c:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(lcd_conf->rst_port, lcd_conf->rst_pin, GPIO_PIN_SET);
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	6918      	ldr	r0, [r3, #16]
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	899b      	ldrh	r3, [r3, #12]
 8000a26:	2201      	movs	r2, #1
 8000a28:	4619      	mov	r1, r3
 8000a2a:	f001 f8cb 	bl	8001bc4 <HAL_GPIO_WritePin>
}
 8000a2e:	bf00      	nop
 8000a30:	3708      	adds	r7, #8
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}

08000a36 <LCD5110_RST_off>:
static inline void LCD5110_RST_off(LCD5110_conf* lcd_conf) {
 8000a36:	b580      	push	{r7, lr}
 8000a38:	b082      	sub	sp, #8
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(lcd_conf->rst_port, lcd_conf->rst_pin, GPIO_PIN_RESET);
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	6918      	ldr	r0, [r3, #16]
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	899b      	ldrh	r3, [r3, #12]
 8000a46:	2200      	movs	r2, #0
 8000a48:	4619      	mov	r1, r3
 8000a4a:	f001 f8bb 	bl	8001bc4 <HAL_GPIO_WritePin>
}
 8000a4e:	bf00      	nop
 8000a50:	3708      	adds	r7, #8
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}

08000a56 <LCD5110_set_function>:

#define FN_SET_MASK (1<<5)

//! Code: 0010 0PVH, accepts both 00100PVH and 0PVH, but no other.
static int LCD5110_set_function(uint8_t fn_byte, LCD5110_conf* lcd_conf)
{
 8000a56:	b580      	push	{r7, lr}
 8000a58:	b082      	sub	sp, #8
 8000a5a:	af00      	add	r7, sp, #0
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	6039      	str	r1, [r7, #0]
 8000a60:	71fb      	strb	r3, [r7, #7]
	if ( (fn_byte & ~FN_SET_MASK) > 7) //0b111
 8000a62:	79fb      	ldrb	r3, [r7, #7]
 8000a64:	f023 0320 	bic.w	r3, r3, #32
 8000a68:	2b07      	cmp	r3, #7
 8000a6a:	dd01      	ble.n	8000a70 <LCD5110_set_function+0x1a>
	{
		//printf("Seq: err\n");
		return LCD5110_bad_opcode;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	e008      	b.n	8000a82 <LCD5110_set_function+0x2c>
	}
	//printf("Seq: %i, dbg: %i \n", fn_byte | FN_SET_MASK, fn_byte );
	send_byte_to_LCD5110(fn_byte | FN_SET_MASK, lcd_conf);
 8000a70:	79fb      	ldrb	r3, [r7, #7]
 8000a72:	f043 0320 	orr.w	r3, r3, #32
 8000a76:	b2db      	uxtb	r3, r3
 8000a78:	6839      	ldr	r1, [r7, #0]
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f7ff ff74 	bl	8000968 <send_byte_to_LCD5110>
	return LCD5110_OK;
 8000a80:	2300      	movs	r3, #0
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	3708      	adds	r7, #8
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}

08000a8a <LCD5110_set_mode_base>:

//! H==0
static int LCD5110_set_mode_base(LCD5110_modes mode_byte, LCD5110_conf* lcd_conf)
{
 8000a8a:	b580      	push	{r7, lr}
 8000a8c:	b082      	sub	sp, #8
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	4603      	mov	r3, r0
 8000a92:	6039      	str	r1, [r7, #0]
 8000a94:	71fb      	strb	r3, [r7, #7]
	if ( (mode_byte & (~LCD5110_INVERTED_MODE) ) != 0) //0b10x0y -- only possible values
 8000a96:	79fb      	ldrb	r3, [r7, #7]
 8000a98:	f023 030d 	bic.w	r3, r3, #13
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <LCD5110_set_mode_base+0x1a>
	{
		//printf("Seq: err\n");
		return LCD5110_bad_dmode;
 8000aa0:	2302      	movs	r3, #2
 8000aa2:	e005      	b.n	8000ab0 <LCD5110_set_mode_base+0x26>
	}
	//printf("Seq: %i\n", mode_byte);
	send_byte_to_LCD5110(mode_byte, lcd_conf);
 8000aa4:	79fb      	ldrb	r3, [r7, #7]
 8000aa6:	6839      	ldr	r1, [r7, #0]
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f7ff ff5d 	bl	8000968 <send_byte_to_LCD5110>
	return LCD5110_OK;
 8000aae:	2300      	movs	r3, #0
}
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	3708      	adds	r7, #8
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}

08000ab8 <LCD5110_set_voltage_ext>:

#define LCD5110_VOLTAGE_MASK (1<<7)

//! H==1
static int LCD5110_set_voltage_ext(uint8_t voltage, LCD5110_conf* lcd_conf)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	4603      	mov	r3, r0
 8000ac0:	6039      	str	r1, [r7, #0]
 8000ac2:	71fb      	strb	r3, [r7, #7]
	if ( voltage > 127)
 8000ac4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	da01      	bge.n	8000ad0 <LCD5110_set_voltage_ext+0x18>
	{
		//printf("Seq: err\n");
		return LCD5110_bad_voltage;
 8000acc:	2303      	movs	r3, #3
 8000ace:	e008      	b.n	8000ae2 <LCD5110_set_voltage_ext+0x2a>
	}
	//printf("Seq: %i\n", voltage | LCD5110_VOLTAGE_MASK);
	send_byte_to_LCD5110(voltage | LCD5110_VOLTAGE_MASK, lcd_conf);
 8000ad0:	79fb      	ldrb	r3, [r7, #7]
 8000ad2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	6839      	ldr	r1, [r7, #0]
 8000ada:	4618      	mov	r0, r3
 8000adc:	f7ff ff44 	bl	8000968 <send_byte_to_LCD5110>
	return LCD5110_OK;
 8000ae0:	2300      	movs	r3, #0
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	3708      	adds	r7, #8
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}

08000aea <LCD5110_set_temp_coef_ext>:

#define LCD5110_TEMP_COEFF_MASK (1<<2)
//! H==1
static int LCD5110_set_temp_coef_ext(uint8_t TC, LCD5110_conf* lcd_conf)
{
 8000aea:	b580      	push	{r7, lr}
 8000aec:	b082      	sub	sp, #8
 8000aee:	af00      	add	r7, sp, #0
 8000af0:	4603      	mov	r3, r0
 8000af2:	6039      	str	r1, [r7, #0]
 8000af4:	71fb      	strb	r3, [r7, #7]
	if ( TC > 3)
 8000af6:	79fb      	ldrb	r3, [r7, #7]
 8000af8:	2b03      	cmp	r3, #3
 8000afa:	d901      	bls.n	8000b00 <LCD5110_set_temp_coef_ext+0x16>
	{
		//printf("Seq: err\n");
		return LCD5110_bad_TC;
 8000afc:	2304      	movs	r3, #4
 8000afe:	e008      	b.n	8000b12 <LCD5110_set_temp_coef_ext+0x28>
	}
	//printf("Seq: %i\n", TC | LCD5110_TEMP_COEFF_MASK);
	send_byte_to_LCD5110(TC | LCD5110_TEMP_COEFF_MASK, lcd_conf);
 8000b00:	79fb      	ldrb	r3, [r7, #7]
 8000b02:	f043 0304 	orr.w	r3, r3, #4
 8000b06:	b2db      	uxtb	r3, r3
 8000b08:	6839      	ldr	r1, [r7, #0]
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f7ff ff2c 	bl	8000968 <send_byte_to_LCD5110>
	return LCD5110_OK;
 8000b10:	2300      	movs	r3, #0
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	3708      	adds	r7, #8
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}

08000b1a <LCD5110_set_bias_ext>:
}

#define LCD5110_BIAS_MASK (1<<4)
//! H==1
static int LCD5110_set_bias_ext(uint8_t bias, LCD5110_conf* lcd_conf)
{
 8000b1a:	b580      	push	{r7, lr}
 8000b1c:	b082      	sub	sp, #8
 8000b1e:	af00      	add	r7, sp, #0
 8000b20:	4603      	mov	r3, r0
 8000b22:	6039      	str	r1, [r7, #0]
 8000b24:	71fb      	strb	r3, [r7, #7]
	if ( bias > 7)
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	2b07      	cmp	r3, #7
 8000b2a:	d901      	bls.n	8000b30 <LCD5110_set_bias_ext+0x16>
	{
		//printf("Seq: err\n");
		return LCD5110_bad_bias;
 8000b2c:	2305      	movs	r3, #5
 8000b2e:	e008      	b.n	8000b42 <LCD5110_set_bias_ext+0x28>
	}
	//printf("Seq: %i\n", bias | LCD5110_BIAS_MASK);
	send_byte_to_LCD5110(bias | LCD5110_BIAS_MASK, lcd_conf);
 8000b30:	79fb      	ldrb	r3, [r7, #7]
 8000b32:	f043 0310 	orr.w	r3, r3, #16
 8000b36:	b2db      	uxtb	r3, r3
 8000b38:	6839      	ldr	r1, [r7, #0]
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f7ff ff14 	bl	8000968 <send_byte_to_LCD5110>
	return LCD5110_OK;
 8000b40:	2300      	movs	r3, #0
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	3708      	adds	r7, #8
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}

08000b4a <LCD5110_set_X_base>:
#define LCD5110_SET_Y_BIT 6
#define LCD5110_SET_Y_BIT_MASK (1<<LCD5110_SET_Y_BIT)


static inline int LCD5110_set_X_base(int16_t x, LCD5110_conf* lcd_conf)
{
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	b082      	sub	sp, #8
 8000b4e:	af00      	add	r7, sp, #0
 8000b50:	4603      	mov	r3, r0
 8000b52:	6039      	str	r1, [r7, #0]
 8000b54:	80fb      	strh	r3, [r7, #6]
	if(x<0 || x>LCD_WIDTH-1)
 8000b56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	db03      	blt.n	8000b66 <LCD5110_set_X_base+0x1c>
 8000b5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b62:	2b53      	cmp	r3, #83	; 0x53
 8000b64:	dd01      	ble.n	8000b6a <LCD5110_set_X_base+0x20>
		return LCD5110_bad_coordinate;
 8000b66:	2307      	movs	r3, #7
 8000b68:	e00a      	b.n	8000b80 <LCD5110_set_X_base+0x36>
	send_byte_to_LCD5110(x | LCD5110_SET_X_BIT_MASK, lcd_conf);
 8000b6a:	88fb      	ldrh	r3, [r7, #6]
 8000b6c:	b25b      	sxtb	r3, r3
 8000b6e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000b72:	b25b      	sxtb	r3, r3
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	6839      	ldr	r1, [r7, #0]
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f7ff fef5 	bl	8000968 <send_byte_to_LCD5110>
	return LCD5110_OK;
 8000b7e:	2300      	movs	r3, #0
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	3708      	adds	r7, #8
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <LCD5110_set_Y_base>:

//! Byte addresable!
static inline int LCD5110_set_Y_base(int16_t y, LCD5110_conf* lcd_conf)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	4603      	mov	r3, r0
 8000b90:	6039      	str	r1, [r7, #0]
 8000b92:	80fb      	strh	r3, [r7, #6]
	if(y<0 || y>LCD_HEIGHT/8-1) // Byte addressable!
 8000b94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	db03      	blt.n	8000ba4 <LCD5110_set_Y_base+0x1c>
 8000b9c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ba0:	2b05      	cmp	r3, #5
 8000ba2:	dd01      	ble.n	8000ba8 <LCD5110_set_Y_base+0x20>
		return LCD5110_bad_coordinate;
 8000ba4:	2307      	movs	r3, #7
 8000ba6:	e00a      	b.n	8000bbe <LCD5110_set_Y_base+0x36>
	send_byte_to_LCD5110(y | LCD5110_SET_Y_BIT_MASK, lcd_conf);
 8000ba8:	88fb      	ldrh	r3, [r7, #6]
 8000baa:	b25b      	sxtb	r3, r3
 8000bac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000bb0:	b25b      	sxtb	r3, r3
 8000bb2:	b2db      	uxtb	r3, r3
 8000bb4:	6839      	ldr	r1, [r7, #0]
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f7ff fed6 	bl	8000968 <send_byte_to_LCD5110>
	return LCD5110_OK;
 8000bbc:	2300      	movs	r3, #0
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	3708      	adds	r7, #8
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}

08000bc6 <LCD5110_set_XY_base>:

static inline int LCD5110_set_XY_base(int16_t x, int16_t y, LCD5110_conf* lcd_conf)
{
 8000bc6:	b580      	push	{r7, lr}
 8000bc8:	b084      	sub	sp, #16
 8000bca:	af00      	add	r7, sp, #0
 8000bcc:	4603      	mov	r3, r0
 8000bce:	603a      	str	r2, [r7, #0]
 8000bd0:	80fb      	strh	r3, [r7, #6]
 8000bd2:	460b      	mov	r3, r1
 8000bd4:	80bb      	strh	r3, [r7, #4]
	int res;
	res = LCD5110_set_X_base(x, lcd_conf);
 8000bd6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bda:	6839      	ldr	r1, [r7, #0]
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff ffb4 	bl	8000b4a <LCD5110_set_X_base>
 8000be2:	60f8      	str	r0, [r7, #12]
	if( res != LCD5110_OK)
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <LCD5110_set_XY_base+0x28>
		return res;
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	e00c      	b.n	8000c08 <LCD5110_set_XY_base+0x42>
	res = LCD5110_set_Y_base(y, lcd_conf);
 8000bee:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000bf2:	6839      	ldr	r1, [r7, #0]
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f7ff ffc7 	bl	8000b88 <LCD5110_set_Y_base>
 8000bfa:	60f8      	str	r0, [r7, #12]
	if( res != LCD5110_OK)
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d001      	beq.n	8000c06 <LCD5110_set_XY_base+0x40>
		return res;
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	e000      	b.n	8000c08 <LCD5110_set_XY_base+0x42>

	return LCD5110_OK;
 8000c06:	2300      	movs	r3, #0
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	3710      	adds	r7, #16
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}

08000c10 <SPI_enable>:


static inline void SPI_enable(LCD5110_conf* lcd_conf)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
	__HAL_SPI_ENABLE( (lcd_conf->spi_handle) );
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	681a      	ldr	r2, [r3, #0]
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000c2a:	601a      	str	r2, [r3, #0]
}
 8000c2c:	bf00      	nop
 8000c2e:	370c      	adds	r7, #12
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr

08000c38 <LCD5110_init>:
int LCD5110_init(LCD5110_conf* 		lcd_conf,
				 LCD5110_modes 		dmode,
				 uint8_t 	  	    voltage,
				 uint8_t		    temp_coeff,
				 uint8_t		    bias
){
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b084      	sub	sp, #16
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
 8000c40:	4608      	mov	r0, r1
 8000c42:	4611      	mov	r1, r2
 8000c44:	461a      	mov	r2, r3
 8000c46:	4603      	mov	r3, r0
 8000c48:	70fb      	strb	r3, [r7, #3]
 8000c4a:	460b      	mov	r3, r1
 8000c4c:	70bb      	strb	r3, [r7, #2]
 8000c4e:	4613      	mov	r3, r2
 8000c50:	707b      	strb	r3, [r7, #1]
	SPI_enable(lcd_conf);
 8000c52:	6878      	ldr	r0, [r7, #4]
 8000c54:	f7ff ffdc 	bl	8000c10 <SPI_enable>
	LCD5110_CE_off(lcd_conf);
 8000c58:	6878      	ldr	r0, [r7, #4]
 8000c5a:	f7ff feac 	bl	80009b6 <LCD5110_CE_off>

	//LCD5110_VCC_on();
	LCD5110_RST_off(lcd_conf); // Minimum 100 ns, maximum not limited (tbl. 12 AC CHARACTERISTICS, pic. 16)
 8000c5e:	6878      	ldr	r0, [r7, #4]
 8000c60:	f7ff fee9 	bl	8000a36 <LCD5110_RST_off>
	volatile int i = 100; // HAL_Delay() too slow, do not want to depend on some delay_us here.
 8000c64:	2364      	movs	r3, #100	; 0x64
 8000c66:	60fb      	str	r3, [r7, #12]
	while (--i){}
 8000c68:	bf00      	nop
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	3b01      	subs	r3, #1
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d1fa      	bne.n	8000c6a <LCD5110_init+0x32>
	LCD5110_RST_on(lcd_conf);
 8000c74:	6878      	ldr	r0, [r7, #4]
 8000c76:	f7ff fece 	bl	8000a16 <LCD5110_RST_on>

	LCD5110_DC_off(lcd_conf); // Commands mode on
 8000c7a:	6878      	ldr	r0, [r7, #4]
 8000c7c:	f7ff febb 	bl	80009f6 <LCD5110_DC_off>
	//! Extended commands (bit H==1), horizontal addressing
	LCD5110_set_function(LCD5110_FN_SET_H_MASK, lcd_conf);
 8000c80:	6879      	ldr	r1, [r7, #4]
 8000c82:	2001      	movs	r0, #1
 8000c84:	f7ff fee7 	bl	8000a56 <LCD5110_set_function>
	//! Set display voltage
	LCD5110_set_voltage_ext(voltage, lcd_conf);
 8000c88:	78bb      	ldrb	r3, [r7, #2]
 8000c8a:	6879      	ldr	r1, [r7, #4]
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f7ff ff13 	bl	8000ab8 <LCD5110_set_voltage_ext>
	//! Set temperature coefficient
	LCD5110_set_temp_coef_ext(temp_coeff, lcd_conf);
 8000c92:	787b      	ldrb	r3, [r7, #1]
 8000c94:	6879      	ldr	r1, [r7, #4]
 8000c96:	4618      	mov	r0, r3
 8000c98:	f7ff ff27 	bl	8000aea <LCD5110_set_temp_coef_ext>
	//! Set bias
	LCD5110_set_bias_ext(bias, lcd_conf);
 8000c9c:	7e3b      	ldrb	r3, [r7, #24]
 8000c9e:	6879      	ldr	r1, [r7, #4]
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff ff3a 	bl	8000b1a <LCD5110_set_bias_ext>


	//! Basic commands (bit H==0), horizontal addressing
	LCD5110_set_function(0, lcd_conf);
 8000ca6:	6879      	ldr	r1, [r7, #4]
 8000ca8:	2000      	movs	r0, #0
 8000caa:	f7ff fed4 	bl	8000a56 <LCD5110_set_function>
	//! Set display mode
	LCD5110_set_mode_base(dmode, lcd_conf);
 8000cae:	78fb      	ldrb	r3, [r7, #3]
 8000cb0:	6879      	ldr	r1, [r7, #4]
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f7ff fee9 	bl	8000a8a <LCD5110_set_mode_base>

	return LCD5110_OK;
 8000cb8:	2300      	movs	r3, #0
	//!TODO: Check for transmission end and turn CE off (set it to HIGH).
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	3710      	adds	r7, #16
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}

08000cc2 <LCD5110_refresh_ll>:

//
void LCD5110_refresh_ll(LCD5110_conf* lcd_conf)
{
 8000cc2:	b580      	push	{r7, lr}
 8000cc4:	b082      	sub	sp, #8
 8000cc6:	af00      	add	r7, sp, #0
 8000cc8:	6078      	str	r0, [r7, #4]
	LCD5110_CE_off(lcd_conf);
 8000cca:	6878      	ldr	r0, [r7, #4]
 8000ccc:	f7ff fe73 	bl	80009b6 <LCD5110_CE_off>
	LCD5110_DC_off(lcd_conf);
 8000cd0:	6878      	ldr	r0, [r7, #4]
 8000cd2:	f7ff fe90 	bl	80009f6 <LCD5110_DC_off>
	LCD5110_set_XY_base(0, 0, lcd_conf);
 8000cd6:	687a      	ldr	r2, [r7, #4]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	2000      	movs	r0, #0
 8000cdc:	f7ff ff73 	bl	8000bc6 <LCD5110_set_XY_base>
	LCD5110_DC_on(lcd_conf);
 8000ce0:	6878      	ldr	r0, [r7, #4]
 8000ce2:	f7ff fe78 	bl	80009d6 <LCD5110_DC_on>

	send_data_to_LCD5110(lcd_conf->video_buffer, LCD_HEIGHT*LCD_WIDTH/8, lcd_conf);
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	331c      	adds	r3, #28
 8000cea:	687a      	ldr	r2, [r7, #4]
 8000cec:	f44f 71fc 	mov.w	r1, #504	; 0x1f8
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f7ff fe4c 	bl	800098e <send_data_to_LCD5110>
//!TODO: Check for transmission end and turn CE off (set it to HIGH).
}
 8000cf6:	bf00      	nop
 8000cf8:	3708      	adds	r7, #8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
	...

08000d00 <print_score>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
LCD5110_display lcd1;
void print_score(LCD5110_display* lcd_conf) {
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
	LCD5110_clear_scr(lcd_conf);
 8000d08:	6878      	ldr	r0, [r7, #4]
 8000d0a:	f7ff fc15 	bl	8000538 <LCD5110_clear_scr>
	LCD5110_set_cursor(1, 22, lcd_conf);
 8000d0e:	687a      	ldr	r2, [r7, #4]
 8000d10:	2116      	movs	r1, #22
 8000d12:	2001      	movs	r0, #1
 8000d14:	f7ff fbfe 	bl	8000514 <LCD5110_set_cursor>
	LCD5110_printf(lcd_conf, BLACK, "L:%u", l_score);
 8000d18:	4b0d      	ldr	r3, [pc, #52]	; (8000d50 <print_score+0x50>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	4a0d      	ldr	r2, [pc, #52]	; (8000d54 <print_score+0x54>)
 8000d20:	2101      	movs	r1, #1
 8000d22:	6878      	ldr	r0, [r7, #4]
 8000d24:	f7ff fd22 	bl	800076c <LCD5110_printf>
	LCD5110_set_cursor(60, 22, lcd_conf);
 8000d28:	687a      	ldr	r2, [r7, #4]
 8000d2a:	2116      	movs	r1, #22
 8000d2c:	203c      	movs	r0, #60	; 0x3c
 8000d2e:	f7ff fbf1 	bl	8000514 <LCD5110_set_cursor>
	LCD5110_printf(lcd_conf, BLACK, "R:%u", r_score);
 8000d32:	4b09      	ldr	r3, [pc, #36]	; (8000d58 <print_score+0x58>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	4a08      	ldr	r2, [pc, #32]	; (8000d5c <print_score+0x5c>)
 8000d3a:	2101      	movs	r1, #1
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	f7ff fd15 	bl	800076c <LCD5110_printf>
	LCD5110_refresh(lcd_conf);
 8000d42:	6878      	ldr	r0, [r7, #4]
 8000d44:	f7ff fbda 	bl	80004fc <LCD5110_refresh>
}
 8000d48:	bf00      	nop
 8000d4a:	3708      	adds	r7, #8
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	200000d9 	.word	0x200000d9
 8000d54:	08005268 	.word	0x08005268
 8000d58:	200000da 	.word	0x200000da
 8000d5c:	08005270 	.word	0x08005270

08000d60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d60:	b590      	push	{r4, r7, lr}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d66:	f000 fc23 	bl	80015b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d6a:	f000 f84f 	bl	8000e0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d6e:	f7ff fa7f 	bl	8000270 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000d72:	f7ff fb3f 	bl	80003f4 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000d76:	f000 f91b 	bl	8000fb0 <MX_SPI1_Init>
  MX_USB_PCD_Init();
 8000d7a:	f000 fb89 	bl	8001490 <MX_USB_PCD_Init>
  MX_SPI2_Init();
 8000d7e:	f000 f955 	bl	800102c <MX_SPI2_Init>
  MX_TIM1_Init();
 8000d82:	f000 faf3 	bl	800136c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  lcd1.hw_conf.spi_handle = &hspi2;
 8000d86:	4b1c      	ldr	r3, [pc, #112]	; (8000df8 <main+0x98>)
 8000d88:	4a1c      	ldr	r2, [pc, #112]	; (8000dfc <main+0x9c>)
 8000d8a:	601a      	str	r2, [r3, #0]
  lcd1.hw_conf.spi_cs_pin =  LCD_CS_Pin;
 8000d8c:	4b1a      	ldr	r3, [pc, #104]	; (8000df8 <main+0x98>)
 8000d8e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d92:	809a      	strh	r2, [r3, #4]
  lcd1.hw_conf.spi_cs_port = LCD_CS_GPIO_Port;
 8000d94:	4b18      	ldr	r3, [pc, #96]	; (8000df8 <main+0x98>)
 8000d96:	4a1a      	ldr	r2, [pc, #104]	; (8000e00 <main+0xa0>)
 8000d98:	609a      	str	r2, [r3, #8]
  lcd1.hw_conf.rst_pin =  LCD_RST_Pin;
 8000d9a:	4b17      	ldr	r3, [pc, #92]	; (8000df8 <main+0x98>)
 8000d9c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000da0:	819a      	strh	r2, [r3, #12]
  lcd1.hw_conf.rst_port = LCD_RST_GPIO_Port;
 8000da2:	4b15      	ldr	r3, [pc, #84]	; (8000df8 <main+0x98>)
 8000da4:	4a16      	ldr	r2, [pc, #88]	; (8000e00 <main+0xa0>)
 8000da6:	611a      	str	r2, [r3, #16]
  lcd1.hw_conf.dc_pin =  LCD_DC_Pin;
 8000da8:	4b13      	ldr	r3, [pc, #76]	; (8000df8 <main+0x98>)
 8000daa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000dae:	829a      	strh	r2, [r3, #20]
  lcd1.hw_conf.dc_port = LCD_DC_GPIO_Port;
 8000db0:	4b11      	ldr	r3, [pc, #68]	; (8000df8 <main+0x98>)
 8000db2:	4a13      	ldr	r2, [pc, #76]	; (8000e00 <main+0xa0>)
 8000db4:	619a      	str	r2, [r3, #24]
  lcd1.def_scr = lcd5110_def_scr;
 8000db6:	4b10      	ldr	r3, [pc, #64]	; (8000df8 <main+0x98>)
 8000db8:	4a12      	ldr	r2, [pc, #72]	; (8000e04 <main+0xa4>)
 8000dba:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8000dbe:	4614      	mov	r4, r2
 8000dc0:	6820      	ldr	r0, [r4, #0]
 8000dc2:	6861      	ldr	r1, [r4, #4]
 8000dc4:	68a2      	ldr	r2, [r4, #8]
 8000dc6:	c307      	stmia	r3!, {r0, r1, r2}
 8000dc8:	89a2      	ldrh	r2, [r4, #12]
 8000dca:	801a      	strh	r2, [r3, #0]
  LCD5110_init(&lcd1.hw_conf, LCD5110_NORMAL_MODE, 0x40, 2, 3);
 8000dcc:	2303      	movs	r3, #3
 8000dce:	9300      	str	r3, [sp, #0]
 8000dd0:	2302      	movs	r3, #2
 8000dd2:	2240      	movs	r2, #64	; 0x40
 8000dd4:	210c      	movs	r1, #12
 8000dd6:	4808      	ldr	r0, [pc, #32]	; (8000df8 <main+0x98>)
 8000dd8:	f7ff ff2e 	bl	8000c38 <LCD5110_init>

  LCD5110_set_cursor(0, 23, &lcd1);
 8000ddc:	4a06      	ldr	r2, [pc, #24]	; (8000df8 <main+0x98>)
 8000dde:	2117      	movs	r1, #23
 8000de0:	2000      	movs	r0, #0
 8000de2:	f7ff fb97 	bl	8000514 <LCD5110_set_cursor>
  LCD5110_print("Hello world!\n", BLACK, &lcd1);
 8000de6:	4a04      	ldr	r2, [pc, #16]	; (8000df8 <main+0x98>)
 8000de8:	2101      	movs	r1, #1
 8000dea:	4807      	ldr	r0, [pc, #28]	; (8000e08 <main+0xa8>)
 8000dec:	f7ff fbb5 	bl	800055a <LCD5110_print>
  print_score(&lcd1);
 8000df0:	4801      	ldr	r0, [pc, #4]	; (8000df8 <main+0x98>)
 8000df2:	f7ff ff85 	bl	8000d00 <print_score>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
 8000df6:	e7fe      	b.n	8000df6 <main+0x96>
 8000df8:	200000dc 	.word	0x200000dc
 8000dfc:	20000364 	.word	0x20000364
 8000e00:	48000400 	.word	0x48000400
 8000e04:	08005888 	.word	0x08005888
 8000e08:	08005278 	.word	0x08005278

08000e0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b09e      	sub	sp, #120	; 0x78
 8000e10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e12:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000e16:	2228      	movs	r2, #40	; 0x28
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f003 fd88 	bl	8004930 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e20:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000e24:	2200      	movs	r2, #0
 8000e26:	601a      	str	r2, [r3, #0]
 8000e28:	605a      	str	r2, [r3, #4]
 8000e2a:	609a      	str	r2, [r3, #8]
 8000e2c:	60da      	str	r2, [r3, #12]
 8000e2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e30:	463b      	mov	r3, r7
 8000e32:	223c      	movs	r2, #60	; 0x3c
 8000e34:	2100      	movs	r1, #0
 8000e36:	4618      	mov	r0, r3
 8000e38:	f003 fd7a 	bl	8004930 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000e3c:	2303      	movs	r3, #3
 8000e3e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e40:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e44:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e46:	2300      	movs	r3, #0
 8000e48:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e4e:	2310      	movs	r3, #16
 8000e50:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e52:	2302      	movs	r3, #2
 8000e54:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e56:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e5a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000e5c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000e60:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e62:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000e66:	4618      	mov	r0, r3
 8000e68:	f001 f8e0 	bl	800202c <HAL_RCC_OscConfig>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000e72:	f000 f895 	bl	8000fa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e76:	230f      	movs	r3, #15
 8000e78:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e7a:	2302      	movs	r3, #2
 8000e7c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e86:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000e8c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000e90:	2101      	movs	r1, #1
 8000e92:	4618      	mov	r0, r3
 8000e94:	f002 f908 	bl	80030a8 <HAL_RCC_ClockConfig>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000e9e:	f000 f87f 	bl	8000fa0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1
 8000ea2:	4b0b      	ldr	r3, [pc, #44]	; (8000ed0 <SystemClock_Config+0xc4>)
 8000ea4:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_TIM1;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8000eaa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000eae:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000eb4:	463b      	mov	r3, r7
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f002 fadc 	bl	8003474 <HAL_RCCEx_PeriphCLKConfig>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d001      	beq.n	8000ec6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000ec2:	f000 f86d 	bl	8000fa0 <Error_Handler>
  }
}
 8000ec6:	bf00      	nop
 8000ec8:	3778      	adds	r7, #120	; 0x78
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	00021020 	.word	0x00021020

08000ed4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	4603      	mov	r3, r0
 8000edc:	80fb      	strh	r3, [r7, #6]
	if((GPIO_Pin == TABLEHIT_BTN_Pin || GPIO_Pin == OPPOSITEHIT_BTN_Pin) && state == START){
 8000ede:	88fb      	ldrh	r3, [r7, #6]
 8000ee0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000ee4:	d003      	beq.n	8000eee <HAL_GPIO_EXTI_Callback+0x1a>
 8000ee6:	88fb      	ldrh	r3, [r7, #6]
 8000ee8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000eec:	d10a      	bne.n	8000f04 <HAL_GPIO_EXTI_Callback+0x30>
 8000eee:	4b07      	ldr	r3, [pc, #28]	; (8000f0c <HAL_GPIO_EXTI_Callback+0x38>)
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	b2db      	uxtb	r3, r3
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d105      	bne.n	8000f04 <HAL_GPIO_EXTI_Callback+0x30>
		state = R_SERVE;
 8000ef8:	4b04      	ldr	r3, [pc, #16]	; (8000f0c <HAL_GPIO_EXTI_Callback+0x38>)
 8000efa:	2201      	movs	r2, #1
 8000efc:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Start_IT(&htim1);
 8000efe:	4804      	ldr	r0, [pc, #16]	; (8000f10 <HAL_GPIO_EXTI_Callback+0x3c>)
 8000f00:	f003 f83e 	bl	8003f80 <HAL_TIM_Base_Start_IT>
	}
}
 8000f04:	bf00      	nop
 8000f06:	3708      	adds	r7, #8
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	200000d8 	.word	0x200000d8
 8000f10:	200003cc 	.word	0x200003cc

08000f14 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
	if(!HAL_GPIO_ReadPin(OPPOSITEHIT_BTN_GPIO_Port, OPPOSITEHIT_BTN_Pin)){
 8000f1c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f20:	481b      	ldr	r0, [pc, #108]	; (8000f90 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000f22:	f000 fe37 	bl	8001b94 <HAL_GPIO_ReadPin>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d109      	bne.n	8000f40 <HAL_TIM_PeriodElapsedCallback+0x2c>
		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f32:	4818      	ldr	r0, [pc, #96]	; (8000f94 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000f34:	f000 fe46 	bl	8001bc4 <HAL_GPIO_WritePin>
		HAL_TIM_Base_Start_IT(&htim1);
 8000f38:	4817      	ldr	r0, [pc, #92]	; (8000f98 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000f3a:	f003 f821 	bl	8003f80 <HAL_TIM_Base_Start_IT>
		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
		state = START;
		HAL_TIM_Base_Stop_IT(&htim1);
	}
}
 8000f3e:	e023      	b.n	8000f88 <HAL_TIM_PeriodElapsedCallback+0x74>
	else if (!HAL_GPIO_ReadPin(TABLEHIT_BTN_GPIO_Port, TABLEHIT_BTN_Pin)) {
 8000f40:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f44:	4812      	ldr	r0, [pc, #72]	; (8000f90 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000f46:	f000 fe25 	bl	8001b94 <HAL_GPIO_ReadPin>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d109      	bne.n	8000f64 <HAL_TIM_PeriodElapsedCallback+0x50>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8000f50:	2201      	movs	r2, #1
 8000f52:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f56:	480f      	ldr	r0, [pc, #60]	; (8000f94 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000f58:	f000 fe34 	bl	8001bc4 <HAL_GPIO_WritePin>
		HAL_TIM_Base_Start_IT(&htim1);
 8000f5c:	480e      	ldr	r0, [pc, #56]	; (8000f98 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000f5e:	f003 f80f 	bl	8003f80 <HAL_TIM_Base_Start_IT>
}
 8000f62:	e011      	b.n	8000f88 <HAL_TIM_PeriodElapsedCallback+0x74>
		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8000f64:	2200      	movs	r2, #0
 8000f66:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f6a:	480a      	ldr	r0, [pc, #40]	; (8000f94 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000f6c:	f000 fe2a 	bl	8001bc4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000f70:	2200      	movs	r2, #0
 8000f72:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f76:	4807      	ldr	r0, [pc, #28]	; (8000f94 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000f78:	f000 fe24 	bl	8001bc4 <HAL_GPIO_WritePin>
		state = START;
 8000f7c:	4b07      	ldr	r3, [pc, #28]	; (8000f9c <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Stop_IT(&htim1);
 8000f82:	4805      	ldr	r0, [pc, #20]	; (8000f98 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000f84:	f003 f866 	bl	8004054 <HAL_TIM_Base_Stop_IT>
}
 8000f88:	bf00      	nop
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	48000c00 	.word	0x48000c00
 8000f94:	48001000 	.word	0x48001000
 8000f98:	200003cc 	.word	0x200003cc
 8000f9c:	200000d8 	.word	0x200000d8

08000fa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000fa4:	bf00      	nop
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
	...

08000fb0 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000fb4:	4b1b      	ldr	r3, [pc, #108]	; (8001024 <MX_SPI1_Init+0x74>)
 8000fb6:	4a1c      	ldr	r2, [pc, #112]	; (8001028 <MX_SPI1_Init+0x78>)
 8000fb8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000fba:	4b1a      	ldr	r3, [pc, #104]	; (8001024 <MX_SPI1_Init+0x74>)
 8000fbc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000fc0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000fc2:	4b18      	ldr	r3, [pc, #96]	; (8001024 <MX_SPI1_Init+0x74>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000fc8:	4b16      	ldr	r3, [pc, #88]	; (8001024 <MX_SPI1_Init+0x74>)
 8000fca:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000fce:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fd0:	4b14      	ldr	r3, [pc, #80]	; (8001024 <MX_SPI1_Init+0x74>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fd6:	4b13      	ldr	r3, [pc, #76]	; (8001024 <MX_SPI1_Init+0x74>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000fdc:	4b11      	ldr	r3, [pc, #68]	; (8001024 <MX_SPI1_Init+0x74>)
 8000fde:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000fe2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000fe4:	4b0f      	ldr	r3, [pc, #60]	; (8001024 <MX_SPI1_Init+0x74>)
 8000fe6:	2208      	movs	r2, #8
 8000fe8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000fea:	4b0e      	ldr	r3, [pc, #56]	; (8001024 <MX_SPI1_Init+0x74>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ff0:	4b0c      	ldr	r3, [pc, #48]	; (8001024 <MX_SPI1_Init+0x74>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ff6:	4b0b      	ldr	r3, [pc, #44]	; (8001024 <MX_SPI1_Init+0x74>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000ffc:	4b09      	ldr	r3, [pc, #36]	; (8001024 <MX_SPI1_Init+0x74>)
 8000ffe:	2207      	movs	r2, #7
 8001000:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001002:	4b08      	ldr	r3, [pc, #32]	; (8001024 <MX_SPI1_Init+0x74>)
 8001004:	2200      	movs	r2, #0
 8001006:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001008:	4b06      	ldr	r3, [pc, #24]	; (8001024 <MX_SPI1_Init+0x74>)
 800100a:	2208      	movs	r2, #8
 800100c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800100e:	4805      	ldr	r0, [pc, #20]	; (8001024 <MX_SPI1_Init+0x74>)
 8001010:	f002 fbe0 	bl	80037d4 <HAL_SPI_Init>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800101a:	f7ff ffc1 	bl	8000fa0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800101e:	bf00      	nop
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	20000300 	.word	0x20000300
 8001028:	40013000 	.word	0x40013000

0800102c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001030:	4b1b      	ldr	r3, [pc, #108]	; (80010a0 <MX_SPI2_Init+0x74>)
 8001032:	4a1c      	ldr	r2, [pc, #112]	; (80010a4 <MX_SPI2_Init+0x78>)
 8001034:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001036:	4b1a      	ldr	r3, [pc, #104]	; (80010a0 <MX_SPI2_Init+0x74>)
 8001038:	f44f 7282 	mov.w	r2, #260	; 0x104
 800103c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800103e:	4b18      	ldr	r3, [pc, #96]	; (80010a0 <MX_SPI2_Init+0x74>)
 8001040:	2200      	movs	r2, #0
 8001042:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001044:	4b16      	ldr	r3, [pc, #88]	; (80010a0 <MX_SPI2_Init+0x74>)
 8001046:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800104a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800104c:	4b14      	ldr	r3, [pc, #80]	; (80010a0 <MX_SPI2_Init+0x74>)
 800104e:	2200      	movs	r2, #0
 8001050:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001052:	4b13      	ldr	r3, [pc, #76]	; (80010a0 <MX_SPI2_Init+0x74>)
 8001054:	2200      	movs	r2, #0
 8001056:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001058:	4b11      	ldr	r3, [pc, #68]	; (80010a0 <MX_SPI2_Init+0x74>)
 800105a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800105e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001060:	4b0f      	ldr	r3, [pc, #60]	; (80010a0 <MX_SPI2_Init+0x74>)
 8001062:	2210      	movs	r2, #16
 8001064:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001066:	4b0e      	ldr	r3, [pc, #56]	; (80010a0 <MX_SPI2_Init+0x74>)
 8001068:	2200      	movs	r2, #0
 800106a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800106c:	4b0c      	ldr	r3, [pc, #48]	; (80010a0 <MX_SPI2_Init+0x74>)
 800106e:	2200      	movs	r2, #0
 8001070:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001072:	4b0b      	ldr	r3, [pc, #44]	; (80010a0 <MX_SPI2_Init+0x74>)
 8001074:	2200      	movs	r2, #0
 8001076:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001078:	4b09      	ldr	r3, [pc, #36]	; (80010a0 <MX_SPI2_Init+0x74>)
 800107a:	2207      	movs	r2, #7
 800107c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800107e:	4b08      	ldr	r3, [pc, #32]	; (80010a0 <MX_SPI2_Init+0x74>)
 8001080:	2200      	movs	r2, #0
 8001082:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001084:	4b06      	ldr	r3, [pc, #24]	; (80010a0 <MX_SPI2_Init+0x74>)
 8001086:	2208      	movs	r2, #8
 8001088:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800108a:	4805      	ldr	r0, [pc, #20]	; (80010a0 <MX_SPI2_Init+0x74>)
 800108c:	f002 fba2 	bl	80037d4 <HAL_SPI_Init>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001096:	f7ff ff83 	bl	8000fa0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000364 	.word	0x20000364
 80010a4:	40003800 	.word	0x40003800

080010a8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b08c      	sub	sp, #48	; 0x30
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b0:	f107 031c 	add.w	r3, r7, #28
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	605a      	str	r2, [r3, #4]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	60da      	str	r2, [r3, #12]
 80010be:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a3d      	ldr	r2, [pc, #244]	; (80011bc <HAL_SPI_MspInit+0x114>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d129      	bne.n	800111e <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80010ca:	4b3d      	ldr	r3, [pc, #244]	; (80011c0 <HAL_SPI_MspInit+0x118>)
 80010cc:	699b      	ldr	r3, [r3, #24]
 80010ce:	4a3c      	ldr	r2, [pc, #240]	; (80011c0 <HAL_SPI_MspInit+0x118>)
 80010d0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80010d4:	6193      	str	r3, [r2, #24]
 80010d6:	4b3a      	ldr	r3, [pc, #232]	; (80011c0 <HAL_SPI_MspInit+0x118>)
 80010d8:	699b      	ldr	r3, [r3, #24]
 80010da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010de:	61bb      	str	r3, [r7, #24]
 80010e0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010e2:	4b37      	ldr	r3, [pc, #220]	; (80011c0 <HAL_SPI_MspInit+0x118>)
 80010e4:	695b      	ldr	r3, [r3, #20]
 80010e6:	4a36      	ldr	r2, [pc, #216]	; (80011c0 <HAL_SPI_MspInit+0x118>)
 80010e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010ec:	6153      	str	r3, [r2, #20]
 80010ee:	4b34      	ldr	r3, [pc, #208]	; (80011c0 <HAL_SPI_MspInit+0x118>)
 80010f0:	695b      	ldr	r3, [r3, #20]
 80010f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010f6:	617b      	str	r3, [r7, #20]
 80010f8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 80010fa:	23e0      	movs	r3, #224	; 0xe0
 80010fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010fe:	2302      	movs	r3, #2
 8001100:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001102:	2300      	movs	r3, #0
 8001104:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001106:	2303      	movs	r3, #3
 8001108:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800110a:	2305      	movs	r3, #5
 800110c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800110e:	f107 031c 	add.w	r3, r7, #28
 8001112:	4619      	mov	r1, r3
 8001114:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001118:	f000 fbc2 	bl	80018a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800111c:	e04a      	b.n	80011b4 <HAL_SPI_MspInit+0x10c>
  else if(spiHandle->Instance==SPI2)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4a28      	ldr	r2, [pc, #160]	; (80011c4 <HAL_SPI_MspInit+0x11c>)
 8001124:	4293      	cmp	r3, r2
 8001126:	d145      	bne.n	80011b4 <HAL_SPI_MspInit+0x10c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001128:	4b25      	ldr	r3, [pc, #148]	; (80011c0 <HAL_SPI_MspInit+0x118>)
 800112a:	69db      	ldr	r3, [r3, #28]
 800112c:	4a24      	ldr	r2, [pc, #144]	; (80011c0 <HAL_SPI_MspInit+0x118>)
 800112e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001132:	61d3      	str	r3, [r2, #28]
 8001134:	4b22      	ldr	r3, [pc, #136]	; (80011c0 <HAL_SPI_MspInit+0x118>)
 8001136:	69db      	ldr	r3, [r3, #28]
 8001138:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800113c:	613b      	str	r3, [r7, #16]
 800113e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001140:	4b1f      	ldr	r3, [pc, #124]	; (80011c0 <HAL_SPI_MspInit+0x118>)
 8001142:	695b      	ldr	r3, [r3, #20]
 8001144:	4a1e      	ldr	r2, [pc, #120]	; (80011c0 <HAL_SPI_MspInit+0x118>)
 8001146:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800114a:	6153      	str	r3, [r2, #20]
 800114c:	4b1c      	ldr	r3, [pc, #112]	; (80011c0 <HAL_SPI_MspInit+0x118>)
 800114e:	695b      	ldr	r3, [r3, #20]
 8001150:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001154:	60fb      	str	r3, [r7, #12]
 8001156:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001158:	4b19      	ldr	r3, [pc, #100]	; (80011c0 <HAL_SPI_MspInit+0x118>)
 800115a:	695b      	ldr	r3, [r3, #20]
 800115c:	4a18      	ldr	r2, [pc, #96]	; (80011c0 <HAL_SPI_MspInit+0x118>)
 800115e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001162:	6153      	str	r3, [r2, #20]
 8001164:	4b16      	ldr	r3, [pc, #88]	; (80011c0 <HAL_SPI_MspInit+0x118>)
 8001166:	695b      	ldr	r3, [r3, #20]
 8001168:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800116c:	60bb      	str	r3, [r7, #8]
 800116e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001170:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001174:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001176:	2302      	movs	r3, #2
 8001178:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800117e:	2303      	movs	r3, #3
 8001180:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001182:	2305      	movs	r3, #5
 8001184:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001186:	f107 031c 	add.w	r3, r7, #28
 800118a:	4619      	mov	r1, r3
 800118c:	480e      	ldr	r0, [pc, #56]	; (80011c8 <HAL_SPI_MspInit+0x120>)
 800118e:	f000 fb87 	bl	80018a0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001192:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001196:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001198:	2302      	movs	r3, #2
 800119a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119c:	2300      	movs	r3, #0
 800119e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011a0:	2303      	movs	r3, #3
 80011a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80011a4:	2305      	movs	r3, #5
 80011a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a8:	f107 031c 	add.w	r3, r7, #28
 80011ac:	4619      	mov	r1, r3
 80011ae:	4807      	ldr	r0, [pc, #28]	; (80011cc <HAL_SPI_MspInit+0x124>)
 80011b0:	f000 fb76 	bl	80018a0 <HAL_GPIO_Init>
}
 80011b4:	bf00      	nop
 80011b6:	3730      	adds	r7, #48	; 0x30
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	40013000 	.word	0x40013000
 80011c0:	40021000 	.word	0x40021000
 80011c4:	40003800 	.word	0x40003800
 80011c8:	48001400 	.word	0x48001400
 80011cc:	48000400 	.word	0x48000400

080011d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011d6:	4b0f      	ldr	r3, [pc, #60]	; (8001214 <HAL_MspInit+0x44>)
 80011d8:	699b      	ldr	r3, [r3, #24]
 80011da:	4a0e      	ldr	r2, [pc, #56]	; (8001214 <HAL_MspInit+0x44>)
 80011dc:	f043 0301 	orr.w	r3, r3, #1
 80011e0:	6193      	str	r3, [r2, #24]
 80011e2:	4b0c      	ldr	r3, [pc, #48]	; (8001214 <HAL_MspInit+0x44>)
 80011e4:	699b      	ldr	r3, [r3, #24]
 80011e6:	f003 0301 	and.w	r3, r3, #1
 80011ea:	607b      	str	r3, [r7, #4]
 80011ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ee:	4b09      	ldr	r3, [pc, #36]	; (8001214 <HAL_MspInit+0x44>)
 80011f0:	69db      	ldr	r3, [r3, #28]
 80011f2:	4a08      	ldr	r2, [pc, #32]	; (8001214 <HAL_MspInit+0x44>)
 80011f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011f8:	61d3      	str	r3, [r2, #28]
 80011fa:	4b06      	ldr	r3, [pc, #24]	; (8001214 <HAL_MspInit+0x44>)
 80011fc:	69db      	ldr	r3, [r3, #28]
 80011fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001202:	603b      	str	r3, [r7, #0]
 8001204:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001206:	2007      	movs	r0, #7
 8001208:	f000 fb08 	bl	800181c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800120c:	bf00      	nop
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40021000 	.word	0x40021000

08001218 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800121c:	e7fe      	b.n	800121c <NMI_Handler+0x4>

0800121e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800121e:	b480      	push	{r7}
 8001220:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001222:	e7fe      	b.n	8001222 <HardFault_Handler+0x4>

08001224 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001228:	e7fe      	b.n	8001228 <MemManage_Handler+0x4>

0800122a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800122a:	b480      	push	{r7}
 800122c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800122e:	e7fe      	b.n	800122e <BusFault_Handler+0x4>

08001230 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001234:	e7fe      	b.n	8001234 <UsageFault_Handler+0x4>

08001236 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001236:	b480      	push	{r7}
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800123a:	bf00      	nop
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr

08001244 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001248:	bf00      	nop
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr

08001252 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001252:	b480      	push	{r7}
 8001254:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001256:	bf00      	nop
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr

08001260 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001264:	f000 f9ea 	bl	800163c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001268:	bf00      	nop
 800126a:	bd80      	pop	{r7, pc}

0800126c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(OPPOSITEHIT_BTN_Pin);
 8001270:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001274:	f000 fcbe 	bl	8001bf4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001278:	bf00      	nop
 800127a:	bd80      	pop	{r7, pc}

0800127c <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break and TIM15 interrupts.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001280:	4802      	ldr	r0, [pc, #8]	; (800128c <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8001282:	f002 ff16 	bl	80040b2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8001286:	bf00      	nop
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	200003cc 	.word	0x200003cc

08001290 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001294:	4802      	ldr	r0, [pc, #8]	; (80012a0 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001296:	f002 ff0c 	bl	80040b2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800129a:	bf00      	nop
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	200003cc 	.word	0x200003cc

080012a4 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger, commutation and TIM17 interrupts.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80012a8:	4802      	ldr	r0, [pc, #8]	; (80012b4 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 80012aa:	f002 ff02 	bl	80040b2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80012ae:	bf00      	nop
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	200003cc 	.word	0x200003cc

080012b8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80012bc:	4802      	ldr	r0, [pc, #8]	; (80012c8 <TIM1_CC_IRQHandler+0x10>)
 80012be:	f002 fef8 	bl	80040b2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80012c2:	bf00      	nop
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	200003cc 	.word	0x200003cc

080012cc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TABLEHIT_BTN_Pin);
 80012d0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80012d4:	f000 fc8e 	bl	8001bf4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80012d8:	bf00      	nop
 80012da:	bd80      	pop	{r7, pc}

080012dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b086      	sub	sp, #24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012e4:	4a14      	ldr	r2, [pc, #80]	; (8001338 <_sbrk+0x5c>)
 80012e6:	4b15      	ldr	r3, [pc, #84]	; (800133c <_sbrk+0x60>)
 80012e8:	1ad3      	subs	r3, r2, r3
 80012ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012f0:	4b13      	ldr	r3, [pc, #76]	; (8001340 <_sbrk+0x64>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d102      	bne.n	80012fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012f8:	4b11      	ldr	r3, [pc, #68]	; (8001340 <_sbrk+0x64>)
 80012fa:	4a12      	ldr	r2, [pc, #72]	; (8001344 <_sbrk+0x68>)
 80012fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012fe:	4b10      	ldr	r3, [pc, #64]	; (8001340 <_sbrk+0x64>)
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4413      	add	r3, r2
 8001306:	693a      	ldr	r2, [r7, #16]
 8001308:	429a      	cmp	r2, r3
 800130a:	d207      	bcs.n	800131c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800130c:	f003 fae6 	bl	80048dc <__errno>
 8001310:	4603      	mov	r3, r0
 8001312:	220c      	movs	r2, #12
 8001314:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001316:	f04f 33ff 	mov.w	r3, #4294967295
 800131a:	e009      	b.n	8001330 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800131c:	4b08      	ldr	r3, [pc, #32]	; (8001340 <_sbrk+0x64>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001322:	4b07      	ldr	r3, [pc, #28]	; (8001340 <_sbrk+0x64>)
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4413      	add	r3, r2
 800132a:	4a05      	ldr	r2, [pc, #20]	; (8001340 <_sbrk+0x64>)
 800132c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800132e:	68fb      	ldr	r3, [r7, #12]
}
 8001330:	4618      	mov	r0, r3
 8001332:	3718      	adds	r7, #24
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	2000a000 	.word	0x2000a000
 800133c:	00000400 	.word	0x00000400
 8001340:	200003c8 	.word	0x200003c8
 8001344:	20000718 	.word	0x20000718

08001348 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800134c:	4b06      	ldr	r3, [pc, #24]	; (8001368 <SystemInit+0x20>)
 800134e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001352:	4a05      	ldr	r2, [pc, #20]	; (8001368 <SystemInit+0x20>)
 8001354:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001358:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800135c:	bf00      	nop
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	e000ed00 	.word	0xe000ed00

0800136c <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b088      	sub	sp, #32
 8001370:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001372:	f107 0310 	add.w	r3, r7, #16
 8001376:	2200      	movs	r2, #0
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	605a      	str	r2, [r3, #4]
 800137c:	609a      	str	r2, [r3, #8]
 800137e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001380:	1d3b      	adds	r3, r7, #4
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	605a      	str	r2, [r3, #4]
 8001388:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800138a:	4b20      	ldr	r3, [pc, #128]	; (800140c <MX_TIM1_Init+0xa0>)
 800138c:	4a20      	ldr	r2, [pc, #128]	; (8001410 <MX_TIM1_Init+0xa4>)
 800138e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 47999;
 8001390:	4b1e      	ldr	r3, [pc, #120]	; (800140c <MX_TIM1_Init+0xa0>)
 8001392:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8001396:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001398:	4b1c      	ldr	r3, [pc, #112]	; (800140c <MX_TIM1_Init+0xa0>)
 800139a:	2200      	movs	r2, #0
 800139c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 50;
 800139e:	4b1b      	ldr	r3, [pc, #108]	; (800140c <MX_TIM1_Init+0xa0>)
 80013a0:	2232      	movs	r2, #50	; 0x32
 80013a2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013a4:	4b19      	ldr	r3, [pc, #100]	; (800140c <MX_TIM1_Init+0xa0>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013aa:	4b18      	ldr	r3, [pc, #96]	; (800140c <MX_TIM1_Init+0xa0>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013b0:	4b16      	ldr	r3, [pc, #88]	; (800140c <MX_TIM1_Init+0xa0>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80013b6:	4815      	ldr	r0, [pc, #84]	; (800140c <MX_TIM1_Init+0xa0>)
 80013b8:	f002 fd8a 	bl	8003ed0 <HAL_TIM_Base_Init>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80013c2:	f7ff fded 	bl	8000fa0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013ca:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80013cc:	f107 0310 	add.w	r3, r7, #16
 80013d0:	4619      	mov	r1, r3
 80013d2:	480e      	ldr	r0, [pc, #56]	; (800140c <MX_TIM1_Init+0xa0>)
 80013d4:	f002 ff8c 	bl	80042f0 <HAL_TIM_ConfigClockSource>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80013de:	f7ff fddf 	bl	8000fa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013e2:	2300      	movs	r3, #0
 80013e4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80013e6:	2300      	movs	r3, #0
 80013e8:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013ea:	2300      	movs	r3, #0
 80013ec:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013ee:	1d3b      	adds	r3, r7, #4
 80013f0:	4619      	mov	r1, r3
 80013f2:	4806      	ldr	r0, [pc, #24]	; (800140c <MX_TIM1_Init+0xa0>)
 80013f4:	f003 f998 	bl	8004728 <HAL_TIMEx_MasterConfigSynchronization>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80013fe:	f7ff fdcf 	bl	8000fa0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001402:	bf00      	nop
 8001404:	3720      	adds	r7, #32
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	200003cc 	.word	0x200003cc
 8001410:	40012c00 	.word	0x40012c00

08001414 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b084      	sub	sp, #16
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a19      	ldr	r2, [pc, #100]	; (8001488 <HAL_TIM_Base_MspInit+0x74>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d12b      	bne.n	800147e <HAL_TIM_Base_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001426:	4b19      	ldr	r3, [pc, #100]	; (800148c <HAL_TIM_Base_MspInit+0x78>)
 8001428:	699b      	ldr	r3, [r3, #24]
 800142a:	4a18      	ldr	r2, [pc, #96]	; (800148c <HAL_TIM_Base_MspInit+0x78>)
 800142c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001430:	6193      	str	r3, [r2, #24]
 8001432:	4b16      	ldr	r3, [pc, #88]	; (800148c <HAL_TIM_Base_MspInit+0x78>)
 8001434:	699b      	ldr	r3, [r3, #24]
 8001436:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800143a:	60fb      	str	r3, [r7, #12]
 800143c:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 800143e:	2200      	movs	r2, #0
 8001440:	2100      	movs	r1, #0
 8001442:	2018      	movs	r0, #24
 8001444:	f000 f9f5 	bl	8001832 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001448:	2018      	movs	r0, #24
 800144a:	f000 fa0e 	bl	800186a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800144e:	2200      	movs	r2, #0
 8001450:	2100      	movs	r1, #0
 8001452:	2019      	movs	r0, #25
 8001454:	f000 f9ed 	bl	8001832 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001458:	2019      	movs	r0, #25
 800145a:	f000 fa06 	bl	800186a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 800145e:	2200      	movs	r2, #0
 8001460:	2100      	movs	r1, #0
 8001462:	201a      	movs	r0, #26
 8001464:	f000 f9e5 	bl	8001832 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001468:	201a      	movs	r0, #26
 800146a:	f000 f9fe 	bl	800186a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800146e:	2200      	movs	r2, #0
 8001470:	2100      	movs	r1, #0
 8001472:	201b      	movs	r0, #27
 8001474:	f000 f9dd 	bl	8001832 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001478:	201b      	movs	r0, #27
 800147a:	f000 f9f6 	bl	800186a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800147e:	bf00      	nop
 8001480:	3710      	adds	r7, #16
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	40012c00 	.word	0x40012c00
 800148c:	40021000 	.word	0x40021000

08001490 <MX_USB_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_FS;

/* USB init function */

void MX_USB_PCD_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8001494:	4b0d      	ldr	r3, [pc, #52]	; (80014cc <MX_USB_PCD_Init+0x3c>)
 8001496:	4a0e      	ldr	r2, [pc, #56]	; (80014d0 <MX_USB_PCD_Init+0x40>)
 8001498:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800149a:	4b0c      	ldr	r3, [pc, #48]	; (80014cc <MX_USB_PCD_Init+0x3c>)
 800149c:	2208      	movs	r2, #8
 800149e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80014a0:	4b0a      	ldr	r3, [pc, #40]	; (80014cc <MX_USB_PCD_Init+0x3c>)
 80014a2:	2202      	movs	r2, #2
 80014a4:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80014a6:	4b09      	ldr	r3, [pc, #36]	; (80014cc <MX_USB_PCD_Init+0x3c>)
 80014a8:	2202      	movs	r2, #2
 80014aa:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80014ac:	4b07      	ldr	r3, [pc, #28]	; (80014cc <MX_USB_PCD_Init+0x3c>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80014b2:	4b06      	ldr	r3, [pc, #24]	; (80014cc <MX_USB_PCD_Init+0x3c>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80014b8:	4804      	ldr	r0, [pc, #16]	; (80014cc <MX_USB_PCD_Init+0x3c>)
 80014ba:	f000 fcd9 	bl	8001e70 <HAL_PCD_Init>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 80014c4:	f7ff fd6c 	bl	8000fa0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80014c8:	bf00      	nop
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	20000418 	.word	0x20000418
 80014d0:	40005c00 	.word	0x40005c00

080014d4 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b08a      	sub	sp, #40	; 0x28
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014dc:	f107 0314 	add.w	r3, r7, #20
 80014e0:	2200      	movs	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]
 80014e4:	605a      	str	r2, [r3, #4]
 80014e6:	609a      	str	r2, [r3, #8]
 80014e8:	60da      	str	r2, [r3, #12]
 80014ea:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a18      	ldr	r2, [pc, #96]	; (8001554 <HAL_PCD_MspInit+0x80>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d129      	bne.n	800154a <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f6:	4b18      	ldr	r3, [pc, #96]	; (8001558 <HAL_PCD_MspInit+0x84>)
 80014f8:	695b      	ldr	r3, [r3, #20]
 80014fa:	4a17      	ldr	r2, [pc, #92]	; (8001558 <HAL_PCD_MspInit+0x84>)
 80014fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001500:	6153      	str	r3, [r2, #20]
 8001502:	4b15      	ldr	r3, [pc, #84]	; (8001558 <HAL_PCD_MspInit+0x84>)
 8001504:	695b      	ldr	r3, [r3, #20]
 8001506:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800150a:	613b      	str	r3, [r7, #16]
 800150c:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 800150e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001512:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001514:	2302      	movs	r3, #2
 8001516:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001518:	2300      	movs	r3, #0
 800151a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800151c:	2303      	movs	r3, #3
 800151e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8001520:	230e      	movs	r3, #14
 8001522:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001524:	f107 0314 	add.w	r3, r7, #20
 8001528:	4619      	mov	r1, r3
 800152a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800152e:	f000 f9b7 	bl	80018a0 <HAL_GPIO_Init>

    /* USB clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001532:	4b09      	ldr	r3, [pc, #36]	; (8001558 <HAL_PCD_MspInit+0x84>)
 8001534:	69db      	ldr	r3, [r3, #28]
 8001536:	4a08      	ldr	r2, [pc, #32]	; (8001558 <HAL_PCD_MspInit+0x84>)
 8001538:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800153c:	61d3      	str	r3, [r2, #28]
 800153e:	4b06      	ldr	r3, [pc, #24]	; (8001558 <HAL_PCD_MspInit+0x84>)
 8001540:	69db      	ldr	r3, [r3, #28]
 8001542:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001546:	60fb      	str	r3, [r7, #12]
 8001548:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800154a:	bf00      	nop
 800154c:	3728      	adds	r7, #40	; 0x28
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	40005c00 	.word	0x40005c00
 8001558:	40021000 	.word	0x40021000

0800155c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800155c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001594 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001560:	480d      	ldr	r0, [pc, #52]	; (8001598 <LoopForever+0x6>)
  ldr r1, =_edata
 8001562:	490e      	ldr	r1, [pc, #56]	; (800159c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001564:	4a0e      	ldr	r2, [pc, #56]	; (80015a0 <LoopForever+0xe>)
  movs r3, #0
 8001566:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001568:	e002      	b.n	8001570 <LoopCopyDataInit>

0800156a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800156a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800156c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800156e:	3304      	adds	r3, #4

08001570 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001570:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001572:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001574:	d3f9      	bcc.n	800156a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001576:	4a0b      	ldr	r2, [pc, #44]	; (80015a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001578:	4c0b      	ldr	r4, [pc, #44]	; (80015a8 <LoopForever+0x16>)
  movs r3, #0
 800157a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800157c:	e001      	b.n	8001582 <LoopFillZerobss>

0800157e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800157e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001580:	3204      	adds	r2, #4

08001582 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001582:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001584:	d3fb      	bcc.n	800157e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001586:	f7ff fedf 	bl	8001348 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800158a:	f003 f9ad 	bl	80048e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800158e:	f7ff fbe7 	bl	8000d60 <main>

08001592 <LoopForever>:

LoopForever:
    b LoopForever
 8001592:	e7fe      	b.n	8001592 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001594:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8001598:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800159c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80015a0:	08005a04 	.word	0x08005a04
  ldr r2, =_sbss
 80015a4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80015a8:	20000718 	.word	0x20000718

080015ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80015ac:	e7fe      	b.n	80015ac <ADC1_2_IRQHandler>
	...

080015b0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015b4:	4b08      	ldr	r3, [pc, #32]	; (80015d8 <HAL_Init+0x28>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a07      	ldr	r2, [pc, #28]	; (80015d8 <HAL_Init+0x28>)
 80015ba:	f043 0310 	orr.w	r3, r3, #16
 80015be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015c0:	2003      	movs	r0, #3
 80015c2:	f000 f92b 	bl	800181c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015c6:	2000      	movs	r0, #0
 80015c8:	f000 f808 	bl	80015dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015cc:	f7ff fe00 	bl	80011d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015d0:	2300      	movs	r3, #0
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	40022000 	.word	0x40022000

080015dc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015e4:	4b12      	ldr	r3, [pc, #72]	; (8001630 <HAL_InitTick+0x54>)
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	4b12      	ldr	r3, [pc, #72]	; (8001634 <HAL_InitTick+0x58>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	4619      	mov	r1, r3
 80015ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80015f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015fa:	4618      	mov	r0, r3
 80015fc:	f000 f943 	bl	8001886 <HAL_SYSTICK_Config>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001606:	2301      	movs	r3, #1
 8001608:	e00e      	b.n	8001628 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2b0f      	cmp	r3, #15
 800160e:	d80a      	bhi.n	8001626 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001610:	2200      	movs	r2, #0
 8001612:	6879      	ldr	r1, [r7, #4]
 8001614:	f04f 30ff 	mov.w	r0, #4294967295
 8001618:	f000 f90b 	bl	8001832 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800161c:	4a06      	ldr	r2, [pc, #24]	; (8001638 <HAL_InitTick+0x5c>)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001622:	2300      	movs	r3, #0
 8001624:	e000      	b.n	8001628 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
}
 8001628:	4618      	mov	r0, r3
 800162a:	3708      	adds	r7, #8
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	20000000 	.word	0x20000000
 8001634:	20000008 	.word	0x20000008
 8001638:	20000004 	.word	0x20000004

0800163c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001640:	4b06      	ldr	r3, [pc, #24]	; (800165c <HAL_IncTick+0x20>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	461a      	mov	r2, r3
 8001646:	4b06      	ldr	r3, [pc, #24]	; (8001660 <HAL_IncTick+0x24>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4413      	add	r3, r2
 800164c:	4a04      	ldr	r2, [pc, #16]	; (8001660 <HAL_IncTick+0x24>)
 800164e:	6013      	str	r3, [r2, #0]
}
 8001650:	bf00      	nop
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	20000008 	.word	0x20000008
 8001660:	20000704 	.word	0x20000704

08001664 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  return uwTick;  
 8001668:	4b03      	ldr	r3, [pc, #12]	; (8001678 <HAL_GetTick+0x14>)
 800166a:	681b      	ldr	r3, [r3, #0]
}
 800166c:	4618      	mov	r0, r3
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	20000704 	.word	0x20000704

0800167c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800167c:	b480      	push	{r7}
 800167e:	b085      	sub	sp, #20
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	f003 0307 	and.w	r3, r3, #7
 800168a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800168c:	4b0c      	ldr	r3, [pc, #48]	; (80016c0 <__NVIC_SetPriorityGrouping+0x44>)
 800168e:	68db      	ldr	r3, [r3, #12]
 8001690:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001692:	68ba      	ldr	r2, [r7, #8]
 8001694:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001698:	4013      	ands	r3, r2
 800169a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016ae:	4a04      	ldr	r2, [pc, #16]	; (80016c0 <__NVIC_SetPriorityGrouping+0x44>)
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	60d3      	str	r3, [r2, #12]
}
 80016b4:	bf00      	nop
 80016b6:	3714      	adds	r7, #20
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr
 80016c0:	e000ed00 	.word	0xe000ed00

080016c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016c8:	4b04      	ldr	r3, [pc, #16]	; (80016dc <__NVIC_GetPriorityGrouping+0x18>)
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	0a1b      	lsrs	r3, r3, #8
 80016ce:	f003 0307 	and.w	r3, r3, #7
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr
 80016dc:	e000ed00 	.word	0xe000ed00

080016e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	4603      	mov	r3, r0
 80016e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	db0b      	blt.n	800170a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016f2:	79fb      	ldrb	r3, [r7, #7]
 80016f4:	f003 021f 	and.w	r2, r3, #31
 80016f8:	4907      	ldr	r1, [pc, #28]	; (8001718 <__NVIC_EnableIRQ+0x38>)
 80016fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fe:	095b      	lsrs	r3, r3, #5
 8001700:	2001      	movs	r0, #1
 8001702:	fa00 f202 	lsl.w	r2, r0, r2
 8001706:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800170a:	bf00      	nop
 800170c:	370c      	adds	r7, #12
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	e000e100 	.word	0xe000e100

0800171c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	4603      	mov	r3, r0
 8001724:	6039      	str	r1, [r7, #0]
 8001726:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800172c:	2b00      	cmp	r3, #0
 800172e:	db0a      	blt.n	8001746 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	b2da      	uxtb	r2, r3
 8001734:	490c      	ldr	r1, [pc, #48]	; (8001768 <__NVIC_SetPriority+0x4c>)
 8001736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800173a:	0112      	lsls	r2, r2, #4
 800173c:	b2d2      	uxtb	r2, r2
 800173e:	440b      	add	r3, r1
 8001740:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001744:	e00a      	b.n	800175c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	b2da      	uxtb	r2, r3
 800174a:	4908      	ldr	r1, [pc, #32]	; (800176c <__NVIC_SetPriority+0x50>)
 800174c:	79fb      	ldrb	r3, [r7, #7]
 800174e:	f003 030f 	and.w	r3, r3, #15
 8001752:	3b04      	subs	r3, #4
 8001754:	0112      	lsls	r2, r2, #4
 8001756:	b2d2      	uxtb	r2, r2
 8001758:	440b      	add	r3, r1
 800175a:	761a      	strb	r2, [r3, #24]
}
 800175c:	bf00      	nop
 800175e:	370c      	adds	r7, #12
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr
 8001768:	e000e100 	.word	0xe000e100
 800176c:	e000ed00 	.word	0xe000ed00

08001770 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001770:	b480      	push	{r7}
 8001772:	b089      	sub	sp, #36	; 0x24
 8001774:	af00      	add	r7, sp, #0
 8001776:	60f8      	str	r0, [r7, #12]
 8001778:	60b9      	str	r1, [r7, #8]
 800177a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	f003 0307 	and.w	r3, r3, #7
 8001782:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001784:	69fb      	ldr	r3, [r7, #28]
 8001786:	f1c3 0307 	rsb	r3, r3, #7
 800178a:	2b04      	cmp	r3, #4
 800178c:	bf28      	it	cs
 800178e:	2304      	movcs	r3, #4
 8001790:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	3304      	adds	r3, #4
 8001796:	2b06      	cmp	r3, #6
 8001798:	d902      	bls.n	80017a0 <NVIC_EncodePriority+0x30>
 800179a:	69fb      	ldr	r3, [r7, #28]
 800179c:	3b03      	subs	r3, #3
 800179e:	e000      	b.n	80017a2 <NVIC_EncodePriority+0x32>
 80017a0:	2300      	movs	r3, #0
 80017a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017a4:	f04f 32ff 	mov.w	r2, #4294967295
 80017a8:	69bb      	ldr	r3, [r7, #24]
 80017aa:	fa02 f303 	lsl.w	r3, r2, r3
 80017ae:	43da      	mvns	r2, r3
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	401a      	ands	r2, r3
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017b8:	f04f 31ff 	mov.w	r1, #4294967295
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	fa01 f303 	lsl.w	r3, r1, r3
 80017c2:	43d9      	mvns	r1, r3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017c8:	4313      	orrs	r3, r2
         );
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3724      	adds	r7, #36	; 0x24
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
	...

080017d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	3b01      	subs	r3, #1
 80017e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017e8:	d301      	bcc.n	80017ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017ea:	2301      	movs	r3, #1
 80017ec:	e00f      	b.n	800180e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017ee:	4a0a      	ldr	r2, [pc, #40]	; (8001818 <SysTick_Config+0x40>)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	3b01      	subs	r3, #1
 80017f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017f6:	210f      	movs	r1, #15
 80017f8:	f04f 30ff 	mov.w	r0, #4294967295
 80017fc:	f7ff ff8e 	bl	800171c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001800:	4b05      	ldr	r3, [pc, #20]	; (8001818 <SysTick_Config+0x40>)
 8001802:	2200      	movs	r2, #0
 8001804:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001806:	4b04      	ldr	r3, [pc, #16]	; (8001818 <SysTick_Config+0x40>)
 8001808:	2207      	movs	r2, #7
 800180a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	e000e010 	.word	0xe000e010

0800181c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	f7ff ff29 	bl	800167c <__NVIC_SetPriorityGrouping>
}
 800182a:	bf00      	nop
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001832:	b580      	push	{r7, lr}
 8001834:	b086      	sub	sp, #24
 8001836:	af00      	add	r7, sp, #0
 8001838:	4603      	mov	r3, r0
 800183a:	60b9      	str	r1, [r7, #8]
 800183c:	607a      	str	r2, [r7, #4]
 800183e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001840:	2300      	movs	r3, #0
 8001842:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001844:	f7ff ff3e 	bl	80016c4 <__NVIC_GetPriorityGrouping>
 8001848:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800184a:	687a      	ldr	r2, [r7, #4]
 800184c:	68b9      	ldr	r1, [r7, #8]
 800184e:	6978      	ldr	r0, [r7, #20]
 8001850:	f7ff ff8e 	bl	8001770 <NVIC_EncodePriority>
 8001854:	4602      	mov	r2, r0
 8001856:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800185a:	4611      	mov	r1, r2
 800185c:	4618      	mov	r0, r3
 800185e:	f7ff ff5d 	bl	800171c <__NVIC_SetPriority>
}
 8001862:	bf00      	nop
 8001864:	3718      	adds	r7, #24
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}

0800186a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800186a:	b580      	push	{r7, lr}
 800186c:	b082      	sub	sp, #8
 800186e:	af00      	add	r7, sp, #0
 8001870:	4603      	mov	r3, r0
 8001872:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001874:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001878:	4618      	mov	r0, r3
 800187a:	f7ff ff31 	bl	80016e0 <__NVIC_EnableIRQ>
}
 800187e:	bf00      	nop
 8001880:	3708      	adds	r7, #8
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}

08001886 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001886:	b580      	push	{r7, lr}
 8001888:	b082      	sub	sp, #8
 800188a:	af00      	add	r7, sp, #0
 800188c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f7ff ffa2 	bl	80017d8 <SysTick_Config>
 8001894:	4603      	mov	r3, r0
}
 8001896:	4618      	mov	r0, r3
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
	...

080018a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b087      	sub	sp, #28
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
 80018a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018aa:	2300      	movs	r3, #0
 80018ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018ae:	e154      	b.n	8001b5a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	2101      	movs	r1, #1
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	fa01 f303 	lsl.w	r3, r1, r3
 80018bc:	4013      	ands	r3, r2
 80018be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	f000 8146 	beq.w	8001b54 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	f003 0303 	and.w	r3, r3, #3
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	d005      	beq.n	80018e0 <HAL_GPIO_Init+0x40>
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	f003 0303 	and.w	r3, r3, #3
 80018dc:	2b02      	cmp	r3, #2
 80018de:	d130      	bne.n	8001942 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	005b      	lsls	r3, r3, #1
 80018ea:	2203      	movs	r2, #3
 80018ec:	fa02 f303 	lsl.w	r3, r2, r3
 80018f0:	43db      	mvns	r3, r3
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	4013      	ands	r3, r2
 80018f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	68da      	ldr	r2, [r3, #12]
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	fa02 f303 	lsl.w	r3, r2, r3
 8001904:	693a      	ldr	r2, [r7, #16]
 8001906:	4313      	orrs	r3, r2
 8001908:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	693a      	ldr	r2, [r7, #16]
 800190e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001916:	2201      	movs	r2, #1
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	fa02 f303 	lsl.w	r3, r2, r3
 800191e:	43db      	mvns	r3, r3
 8001920:	693a      	ldr	r2, [r7, #16]
 8001922:	4013      	ands	r3, r2
 8001924:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	091b      	lsrs	r3, r3, #4
 800192c:	f003 0201 	and.w	r2, r3, #1
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	fa02 f303 	lsl.w	r3, r2, r3
 8001936:	693a      	ldr	r2, [r7, #16]
 8001938:	4313      	orrs	r3, r2
 800193a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	693a      	ldr	r2, [r7, #16]
 8001940:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	f003 0303 	and.w	r3, r3, #3
 800194a:	2b03      	cmp	r3, #3
 800194c:	d017      	beq.n	800197e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	68db      	ldr	r3, [r3, #12]
 8001952:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	005b      	lsls	r3, r3, #1
 8001958:	2203      	movs	r2, #3
 800195a:	fa02 f303 	lsl.w	r3, r2, r3
 800195e:	43db      	mvns	r3, r3
 8001960:	693a      	ldr	r2, [r7, #16]
 8001962:	4013      	ands	r3, r2
 8001964:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	689a      	ldr	r2, [r3, #8]
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	005b      	lsls	r3, r3, #1
 800196e:	fa02 f303 	lsl.w	r3, r2, r3
 8001972:	693a      	ldr	r2, [r7, #16]
 8001974:	4313      	orrs	r3, r2
 8001976:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	693a      	ldr	r2, [r7, #16]
 800197c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	f003 0303 	and.w	r3, r3, #3
 8001986:	2b02      	cmp	r3, #2
 8001988:	d123      	bne.n	80019d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	08da      	lsrs	r2, r3, #3
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	3208      	adds	r2, #8
 8001992:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001996:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	f003 0307 	and.w	r3, r3, #7
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	220f      	movs	r2, #15
 80019a2:	fa02 f303 	lsl.w	r3, r2, r3
 80019a6:	43db      	mvns	r3, r3
 80019a8:	693a      	ldr	r2, [r7, #16]
 80019aa:	4013      	ands	r3, r2
 80019ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	691a      	ldr	r2, [r3, #16]
 80019b2:	697b      	ldr	r3, [r7, #20]
 80019b4:	f003 0307 	and.w	r3, r3, #7
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	fa02 f303 	lsl.w	r3, r2, r3
 80019be:	693a      	ldr	r2, [r7, #16]
 80019c0:	4313      	orrs	r3, r2
 80019c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	08da      	lsrs	r2, r3, #3
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	3208      	adds	r2, #8
 80019cc:	6939      	ldr	r1, [r7, #16]
 80019ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	2203      	movs	r2, #3
 80019de:	fa02 f303 	lsl.w	r3, r2, r3
 80019e2:	43db      	mvns	r3, r3
 80019e4:	693a      	ldr	r2, [r7, #16]
 80019e6:	4013      	ands	r3, r2
 80019e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	f003 0203 	and.w	r2, r3, #3
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	005b      	lsls	r3, r3, #1
 80019f6:	fa02 f303 	lsl.w	r3, r2, r3
 80019fa:	693a      	ldr	r2, [r7, #16]
 80019fc:	4313      	orrs	r3, r2
 80019fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	693a      	ldr	r2, [r7, #16]
 8001a04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	f000 80a0 	beq.w	8001b54 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a14:	4b58      	ldr	r3, [pc, #352]	; (8001b78 <HAL_GPIO_Init+0x2d8>)
 8001a16:	699b      	ldr	r3, [r3, #24]
 8001a18:	4a57      	ldr	r2, [pc, #348]	; (8001b78 <HAL_GPIO_Init+0x2d8>)
 8001a1a:	f043 0301 	orr.w	r3, r3, #1
 8001a1e:	6193      	str	r3, [r2, #24]
 8001a20:	4b55      	ldr	r3, [pc, #340]	; (8001b78 <HAL_GPIO_Init+0x2d8>)
 8001a22:	699b      	ldr	r3, [r3, #24]
 8001a24:	f003 0301 	and.w	r3, r3, #1
 8001a28:	60bb      	str	r3, [r7, #8]
 8001a2a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a2c:	4a53      	ldr	r2, [pc, #332]	; (8001b7c <HAL_GPIO_Init+0x2dc>)
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	089b      	lsrs	r3, r3, #2
 8001a32:	3302      	adds	r3, #2
 8001a34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a38:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	f003 0303 	and.w	r3, r3, #3
 8001a40:	009b      	lsls	r3, r3, #2
 8001a42:	220f      	movs	r2, #15
 8001a44:	fa02 f303 	lsl.w	r3, r2, r3
 8001a48:	43db      	mvns	r3, r3
 8001a4a:	693a      	ldr	r2, [r7, #16]
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001a56:	d019      	beq.n	8001a8c <HAL_GPIO_Init+0x1ec>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	4a49      	ldr	r2, [pc, #292]	; (8001b80 <HAL_GPIO_Init+0x2e0>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d013      	beq.n	8001a88 <HAL_GPIO_Init+0x1e8>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	4a48      	ldr	r2, [pc, #288]	; (8001b84 <HAL_GPIO_Init+0x2e4>)
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d00d      	beq.n	8001a84 <HAL_GPIO_Init+0x1e4>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	4a47      	ldr	r2, [pc, #284]	; (8001b88 <HAL_GPIO_Init+0x2e8>)
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d007      	beq.n	8001a80 <HAL_GPIO_Init+0x1e0>
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	4a46      	ldr	r2, [pc, #280]	; (8001b8c <HAL_GPIO_Init+0x2ec>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d101      	bne.n	8001a7c <HAL_GPIO_Init+0x1dc>
 8001a78:	2304      	movs	r3, #4
 8001a7a:	e008      	b.n	8001a8e <HAL_GPIO_Init+0x1ee>
 8001a7c:	2305      	movs	r3, #5
 8001a7e:	e006      	b.n	8001a8e <HAL_GPIO_Init+0x1ee>
 8001a80:	2303      	movs	r3, #3
 8001a82:	e004      	b.n	8001a8e <HAL_GPIO_Init+0x1ee>
 8001a84:	2302      	movs	r3, #2
 8001a86:	e002      	b.n	8001a8e <HAL_GPIO_Init+0x1ee>
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e000      	b.n	8001a8e <HAL_GPIO_Init+0x1ee>
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	697a      	ldr	r2, [r7, #20]
 8001a90:	f002 0203 	and.w	r2, r2, #3
 8001a94:	0092      	lsls	r2, r2, #2
 8001a96:	4093      	lsls	r3, r2
 8001a98:	693a      	ldr	r2, [r7, #16]
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001a9e:	4937      	ldr	r1, [pc, #220]	; (8001b7c <HAL_GPIO_Init+0x2dc>)
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	089b      	lsrs	r3, r3, #2
 8001aa4:	3302      	adds	r3, #2
 8001aa6:	693a      	ldr	r2, [r7, #16]
 8001aa8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001aac:	4b38      	ldr	r3, [pc, #224]	; (8001b90 <HAL_GPIO_Init+0x2f0>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	43db      	mvns	r3, r3
 8001ab6:	693a      	ldr	r2, [r7, #16]
 8001ab8:	4013      	ands	r3, r2
 8001aba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d003      	beq.n	8001ad0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001ac8:	693a      	ldr	r2, [r7, #16]
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001ad0:	4a2f      	ldr	r2, [pc, #188]	; (8001b90 <HAL_GPIO_Init+0x2f0>)
 8001ad2:	693b      	ldr	r3, [r7, #16]
 8001ad4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001ad6:	4b2e      	ldr	r3, [pc, #184]	; (8001b90 <HAL_GPIO_Init+0x2f0>)
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	43db      	mvns	r3, r3
 8001ae0:	693a      	ldr	r2, [r7, #16]
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d003      	beq.n	8001afa <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001af2:	693a      	ldr	r2, [r7, #16]
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	4313      	orrs	r3, r2
 8001af8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001afa:	4a25      	ldr	r2, [pc, #148]	; (8001b90 <HAL_GPIO_Init+0x2f0>)
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b00:	4b23      	ldr	r3, [pc, #140]	; (8001b90 <HAL_GPIO_Init+0x2f0>)
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	43db      	mvns	r3, r3
 8001b0a:	693a      	ldr	r2, [r7, #16]
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d003      	beq.n	8001b24 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001b1c:	693a      	ldr	r2, [r7, #16]
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	4313      	orrs	r3, r2
 8001b22:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001b24:	4a1a      	ldr	r2, [pc, #104]	; (8001b90 <HAL_GPIO_Init+0x2f0>)
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b2a:	4b19      	ldr	r3, [pc, #100]	; (8001b90 <HAL_GPIO_Init+0x2f0>)
 8001b2c:	68db      	ldr	r3, [r3, #12]
 8001b2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	43db      	mvns	r3, r3
 8001b34:	693a      	ldr	r2, [r7, #16]
 8001b36:	4013      	ands	r3, r2
 8001b38:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d003      	beq.n	8001b4e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001b46:	693a      	ldr	r2, [r7, #16]
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001b4e:	4a10      	ldr	r2, [pc, #64]	; (8001b90 <HAL_GPIO_Init+0x2f0>)
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	3301      	adds	r3, #1
 8001b58:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	fa22 f303 	lsr.w	r3, r2, r3
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	f47f aea3 	bne.w	80018b0 <HAL_GPIO_Init+0x10>
  }
}
 8001b6a:	bf00      	nop
 8001b6c:	bf00      	nop
 8001b6e:	371c      	adds	r7, #28
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr
 8001b78:	40021000 	.word	0x40021000
 8001b7c:	40010000 	.word	0x40010000
 8001b80:	48000400 	.word	0x48000400
 8001b84:	48000800 	.word	0x48000800
 8001b88:	48000c00 	.word	0x48000c00
 8001b8c:	48001000 	.word	0x48001000
 8001b90:	40010400 	.word	0x40010400

08001b94 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b085      	sub	sp, #20
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	691a      	ldr	r2, [r3, #16]
 8001ba4:	887b      	ldrh	r3, [r7, #2]
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d002      	beq.n	8001bb2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001bac:	2301      	movs	r3, #1
 8001bae:	73fb      	strb	r3, [r7, #15]
 8001bb0:	e001      	b.n	8001bb6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001bb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	3714      	adds	r7, #20
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr

08001bc4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	460b      	mov	r3, r1
 8001bce:	807b      	strh	r3, [r7, #2]
 8001bd0:	4613      	mov	r3, r2
 8001bd2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bd4:	787b      	ldrb	r3, [r7, #1]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d003      	beq.n	8001be2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001bda:	887a      	ldrh	r2, [r7, #2]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001be0:	e002      	b.n	8001be8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001be2:	887a      	ldrh	r2, [r7, #2]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001be8:	bf00      	nop
 8001bea:	370c      	adds	r7, #12
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr

08001bf4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001bfe:	4b08      	ldr	r3, [pc, #32]	; (8001c20 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c00:	695a      	ldr	r2, [r3, #20]
 8001c02:	88fb      	ldrh	r3, [r7, #6]
 8001c04:	4013      	ands	r3, r2
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d006      	beq.n	8001c18 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001c0a:	4a05      	ldr	r2, [pc, #20]	; (8001c20 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c0c:	88fb      	ldrh	r3, [r7, #6]
 8001c0e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001c10:	88fb      	ldrh	r3, [r7, #6]
 8001c12:	4618      	mov	r0, r3
 8001c14:	f7ff f95e 	bl	8000ed4 <HAL_GPIO_EXTI_Callback>
  }
}
 8001c18:	bf00      	nop
 8001c1a:	3708      	adds	r7, #8
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	40010400 	.word	0x40010400

08001c24 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d101      	bne.n	8001c36 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e081      	b.n	8001d3a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d106      	bne.n	8001c50 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2200      	movs	r2, #0
 8001c46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001c4a:	6878      	ldr	r0, [r7, #4]
 8001c4c:	f7fe fc12 	bl	8000474 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2224      	movs	r2, #36	; 0x24
 8001c54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f022 0201 	bic.w	r2, r2, #1
 8001c66:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	685a      	ldr	r2, [r3, #4]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001c74:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	689a      	ldr	r2, [r3, #8]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001c84:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	68db      	ldr	r3, [r3, #12]
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	d107      	bne.n	8001c9e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	689a      	ldr	r2, [r3, #8]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001c9a:	609a      	str	r2, [r3, #8]
 8001c9c:	e006      	b.n	8001cac <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	689a      	ldr	r2, [r3, #8]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001caa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	d104      	bne.n	8001cbe <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001cbc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	6812      	ldr	r2, [r2, #0]
 8001cc8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001ccc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001cd0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	68da      	ldr	r2, [r3, #12]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001ce0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	691a      	ldr	r2, [r3, #16]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	695b      	ldr	r3, [r3, #20]
 8001cea:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	699b      	ldr	r3, [r3, #24]
 8001cf2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	430a      	orrs	r2, r1
 8001cfa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	69d9      	ldr	r1, [r3, #28]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6a1a      	ldr	r2, [r3, #32]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	430a      	orrs	r2, r1
 8001d0a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f042 0201 	orr.w	r2, r2, #1
 8001d1a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2220      	movs	r2, #32
 8001d26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2200      	movs	r2, #0
 8001d34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}

08001d42 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001d42:	b480      	push	{r7}
 8001d44:	b083      	sub	sp, #12
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	6078      	str	r0, [r7, #4]
 8001d4a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	2b20      	cmp	r3, #32
 8001d56:	d138      	bne.n	8001dca <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d101      	bne.n	8001d66 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001d62:	2302      	movs	r3, #2
 8001d64:	e032      	b.n	8001dcc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2201      	movs	r2, #1
 8001d6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2224      	movs	r2, #36	; 0x24
 8001d72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f022 0201 	bic.w	r2, r2, #1
 8001d84:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001d94:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	6819      	ldr	r1, [r3, #0]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	683a      	ldr	r2, [r7, #0]
 8001da2:	430a      	orrs	r2, r1
 8001da4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f042 0201 	orr.w	r2, r2, #1
 8001db4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2220      	movs	r2, #32
 8001dba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	e000      	b.n	8001dcc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001dca:	2302      	movs	r3, #2
  }
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	2b20      	cmp	r3, #32
 8001dec:	d139      	bne.n	8001e62 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d101      	bne.n	8001dfc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001df8:	2302      	movs	r3, #2
 8001dfa:	e033      	b.n	8001e64 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2201      	movs	r2, #1
 8001e00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2224      	movs	r2, #36	; 0x24
 8001e08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f022 0201 	bic.w	r2, r2, #1
 8001e1a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001e2a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	021b      	lsls	r3, r3, #8
 8001e30:	68fa      	ldr	r2, [r7, #12]
 8001e32:	4313      	orrs	r3, r2
 8001e34:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	68fa      	ldr	r2, [r7, #12]
 8001e3c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f042 0201 	orr.w	r2, r2, #1
 8001e4c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2220      	movs	r2, #32
 8001e52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	e000      	b.n	8001e64 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001e62:	2302      	movs	r3, #2
  }
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	3714      	adds	r7, #20
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001e70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e72:	b08b      	sub	sp, #44	; 0x2c
 8001e74:	af06      	add	r7, sp, #24
 8001e76:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d101      	bne.n	8001e82 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e0d0      	b.n	8002024 <HAL_PCD_Init+0x1b4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d106      	bne.n	8001e9c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2200      	movs	r2, #0
 8001e92:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001e96:	6878      	ldr	r0, [r7, #4]
 8001e98:	f7ff fb1c 	bl	80014d4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2203      	movs	r2, #3
 8001ea0:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f002 fcdb 	bl	8004864 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001eae:	2300      	movs	r3, #0
 8001eb0:	73fb      	strb	r3, [r7, #15]
 8001eb2:	e04c      	b.n	8001f4e <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001eb4:	7bfb      	ldrb	r3, [r7, #15]
 8001eb6:	6879      	ldr	r1, [r7, #4]
 8001eb8:	1c5a      	adds	r2, r3, #1
 8001eba:	4613      	mov	r3, r2
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	4413      	add	r3, r2
 8001ec0:	00db      	lsls	r3, r3, #3
 8001ec2:	440b      	add	r3, r1
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001eca:	7bfb      	ldrb	r3, [r7, #15]
 8001ecc:	6879      	ldr	r1, [r7, #4]
 8001ece:	1c5a      	adds	r2, r3, #1
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	4413      	add	r3, r2
 8001ed6:	00db      	lsls	r3, r3, #3
 8001ed8:	440b      	add	r3, r1
 8001eda:	7bfa      	ldrb	r2, [r7, #15]
 8001edc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001ede:	7bfa      	ldrb	r2, [r7, #15]
 8001ee0:	7bfb      	ldrb	r3, [r7, #15]
 8001ee2:	b298      	uxth	r0, r3
 8001ee4:	6879      	ldr	r1, [r7, #4]
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	009b      	lsls	r3, r3, #2
 8001eea:	4413      	add	r3, r2
 8001eec:	00db      	lsls	r3, r3, #3
 8001eee:	440b      	add	r3, r1
 8001ef0:	3336      	adds	r3, #54	; 0x36
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001ef6:	7bfb      	ldrb	r3, [r7, #15]
 8001ef8:	6879      	ldr	r1, [r7, #4]
 8001efa:	1c5a      	adds	r2, r3, #1
 8001efc:	4613      	mov	r3, r2
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	4413      	add	r3, r2
 8001f02:	00db      	lsls	r3, r3, #3
 8001f04:	440b      	add	r3, r1
 8001f06:	3303      	adds	r3, #3
 8001f08:	2200      	movs	r2, #0
 8001f0a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001f0c:	7bfa      	ldrb	r2, [r7, #15]
 8001f0e:	6879      	ldr	r1, [r7, #4]
 8001f10:	4613      	mov	r3, r2
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	4413      	add	r3, r2
 8001f16:	00db      	lsls	r3, r3, #3
 8001f18:	440b      	add	r3, r1
 8001f1a:	3338      	adds	r3, #56	; 0x38
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001f20:	7bfa      	ldrb	r2, [r7, #15]
 8001f22:	6879      	ldr	r1, [r7, #4]
 8001f24:	4613      	mov	r3, r2
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	4413      	add	r3, r2
 8001f2a:	00db      	lsls	r3, r3, #3
 8001f2c:	440b      	add	r3, r1
 8001f2e:	333c      	adds	r3, #60	; 0x3c
 8001f30:	2200      	movs	r2, #0
 8001f32:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001f34:	7bfa      	ldrb	r2, [r7, #15]
 8001f36:	6879      	ldr	r1, [r7, #4]
 8001f38:	4613      	mov	r3, r2
 8001f3a:	009b      	lsls	r3, r3, #2
 8001f3c:	4413      	add	r3, r2
 8001f3e:	00db      	lsls	r3, r3, #3
 8001f40:	440b      	add	r3, r1
 8001f42:	3340      	adds	r3, #64	; 0x40
 8001f44:	2200      	movs	r2, #0
 8001f46:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f48:	7bfb      	ldrb	r3, [r7, #15]
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	73fb      	strb	r3, [r7, #15]
 8001f4e:	7bfa      	ldrb	r2, [r7, #15]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d3ad      	bcc.n	8001eb4 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f58:	2300      	movs	r3, #0
 8001f5a:	73fb      	strb	r3, [r7, #15]
 8001f5c:	e044      	b.n	8001fe8 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001f5e:	7bfa      	ldrb	r2, [r7, #15]
 8001f60:	6879      	ldr	r1, [r7, #4]
 8001f62:	4613      	mov	r3, r2
 8001f64:	009b      	lsls	r3, r3, #2
 8001f66:	4413      	add	r3, r2
 8001f68:	00db      	lsls	r3, r3, #3
 8001f6a:	440b      	add	r3, r1
 8001f6c:	f203 1369 	addw	r3, r3, #361	; 0x169
 8001f70:	2200      	movs	r2, #0
 8001f72:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001f74:	7bfa      	ldrb	r2, [r7, #15]
 8001f76:	6879      	ldr	r1, [r7, #4]
 8001f78:	4613      	mov	r3, r2
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	4413      	add	r3, r2
 8001f7e:	00db      	lsls	r3, r3, #3
 8001f80:	440b      	add	r3, r1
 8001f82:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001f86:	7bfa      	ldrb	r2, [r7, #15]
 8001f88:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001f8a:	7bfa      	ldrb	r2, [r7, #15]
 8001f8c:	6879      	ldr	r1, [r7, #4]
 8001f8e:	4613      	mov	r3, r2
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	4413      	add	r3, r2
 8001f94:	00db      	lsls	r3, r3, #3
 8001f96:	440b      	add	r3, r1
 8001f98:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001fa0:	7bfa      	ldrb	r2, [r7, #15]
 8001fa2:	6879      	ldr	r1, [r7, #4]
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	4413      	add	r3, r2
 8001faa:	00db      	lsls	r3, r3, #3
 8001fac:	440b      	add	r3, r1
 8001fae:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001fb6:	7bfa      	ldrb	r2, [r7, #15]
 8001fb8:	6879      	ldr	r1, [r7, #4]
 8001fba:	4613      	mov	r3, r2
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	4413      	add	r3, r2
 8001fc0:	00db      	lsls	r3, r3, #3
 8001fc2:	440b      	add	r3, r1
 8001fc4:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8001fc8:	2200      	movs	r2, #0
 8001fca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001fcc:	7bfa      	ldrb	r2, [r7, #15]
 8001fce:	6879      	ldr	r1, [r7, #4]
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	4413      	add	r3, r2
 8001fd6:	00db      	lsls	r3, r3, #3
 8001fd8:	440b      	add	r3, r1
 8001fda:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001fde:	2200      	movs	r2, #0
 8001fe0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001fe2:	7bfb      	ldrb	r3, [r7, #15]
 8001fe4:	3301      	adds	r3, #1
 8001fe6:	73fb      	strb	r3, [r7, #15]
 8001fe8:	7bfa      	ldrb	r2, [r7, #15]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d3b5      	bcc.n	8001f5e <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	603b      	str	r3, [r7, #0]
 8001ff8:	687e      	ldr	r6, [r7, #4]
 8001ffa:	466d      	mov	r5, sp
 8001ffc:	f106 0410 	add.w	r4, r6, #16
 8002000:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002002:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002004:	6823      	ldr	r3, [r4, #0]
 8002006:	602b      	str	r3, [r5, #0]
 8002008:	1d33      	adds	r3, r6, #4
 800200a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800200c:	6838      	ldr	r0, [r7, #0]
 800200e:	f002 fc44 	bl	800489a <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2200      	movs	r2, #0
 8002016:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2201      	movs	r2, #1
 800201e:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8002022:	2300      	movs	r3, #0
}
 8002024:	4618      	mov	r0, r3
 8002026:	3714      	adds	r7, #20
 8002028:	46bd      	mov	sp, r7
 800202a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800202c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8002032:	af00      	add	r7, sp, #0
 8002034:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002038:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800203c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800203e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002042:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d102      	bne.n	8002052 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	f001 b823 	b.w	8003098 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002052:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002056:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 0301 	and.w	r3, r3, #1
 8002062:	2b00      	cmp	r3, #0
 8002064:	f000 817d 	beq.w	8002362 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002068:	4bbc      	ldr	r3, [pc, #752]	; (800235c <HAL_RCC_OscConfig+0x330>)
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f003 030c 	and.w	r3, r3, #12
 8002070:	2b04      	cmp	r3, #4
 8002072:	d00c      	beq.n	800208e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002074:	4bb9      	ldr	r3, [pc, #740]	; (800235c <HAL_RCC_OscConfig+0x330>)
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f003 030c 	and.w	r3, r3, #12
 800207c:	2b08      	cmp	r3, #8
 800207e:	d15c      	bne.n	800213a <HAL_RCC_OscConfig+0x10e>
 8002080:	4bb6      	ldr	r3, [pc, #728]	; (800235c <HAL_RCC_OscConfig+0x330>)
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002088:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800208c:	d155      	bne.n	800213a <HAL_RCC_OscConfig+0x10e>
 800208e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002092:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002096:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800209a:	fa93 f3a3 	rbit	r3, r3
 800209e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80020a2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020a6:	fab3 f383 	clz	r3, r3
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	095b      	lsrs	r3, r3, #5
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	f043 0301 	orr.w	r3, r3, #1
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d102      	bne.n	80020c0 <HAL_RCC_OscConfig+0x94>
 80020ba:	4ba8      	ldr	r3, [pc, #672]	; (800235c <HAL_RCC_OscConfig+0x330>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	e015      	b.n	80020ec <HAL_RCC_OscConfig+0xc0>
 80020c0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80020c4:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020c8:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80020cc:	fa93 f3a3 	rbit	r3, r3
 80020d0:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80020d4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80020d8:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80020dc:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80020e0:	fa93 f3a3 	rbit	r3, r3
 80020e4:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80020e8:	4b9c      	ldr	r3, [pc, #624]	; (800235c <HAL_RCC_OscConfig+0x330>)
 80020ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ec:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80020f0:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80020f4:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80020f8:	fa92 f2a2 	rbit	r2, r2
 80020fc:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8002100:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002104:	fab2 f282 	clz	r2, r2
 8002108:	b2d2      	uxtb	r2, r2
 800210a:	f042 0220 	orr.w	r2, r2, #32
 800210e:	b2d2      	uxtb	r2, r2
 8002110:	f002 021f 	and.w	r2, r2, #31
 8002114:	2101      	movs	r1, #1
 8002116:	fa01 f202 	lsl.w	r2, r1, r2
 800211a:	4013      	ands	r3, r2
 800211c:	2b00      	cmp	r3, #0
 800211e:	f000 811f 	beq.w	8002360 <HAL_RCC_OscConfig+0x334>
 8002122:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002126:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	2b00      	cmp	r3, #0
 8002130:	f040 8116 	bne.w	8002360 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	f000 bfaf 	b.w	8003098 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800213a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800213e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800214a:	d106      	bne.n	800215a <HAL_RCC_OscConfig+0x12e>
 800214c:	4b83      	ldr	r3, [pc, #524]	; (800235c <HAL_RCC_OscConfig+0x330>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a82      	ldr	r2, [pc, #520]	; (800235c <HAL_RCC_OscConfig+0x330>)
 8002152:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002156:	6013      	str	r3, [r2, #0]
 8002158:	e036      	b.n	80021c8 <HAL_RCC_OscConfig+0x19c>
 800215a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800215e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d10c      	bne.n	8002184 <HAL_RCC_OscConfig+0x158>
 800216a:	4b7c      	ldr	r3, [pc, #496]	; (800235c <HAL_RCC_OscConfig+0x330>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a7b      	ldr	r2, [pc, #492]	; (800235c <HAL_RCC_OscConfig+0x330>)
 8002170:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002174:	6013      	str	r3, [r2, #0]
 8002176:	4b79      	ldr	r3, [pc, #484]	; (800235c <HAL_RCC_OscConfig+0x330>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a78      	ldr	r2, [pc, #480]	; (800235c <HAL_RCC_OscConfig+0x330>)
 800217c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002180:	6013      	str	r3, [r2, #0]
 8002182:	e021      	b.n	80021c8 <HAL_RCC_OscConfig+0x19c>
 8002184:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002188:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002194:	d10c      	bne.n	80021b0 <HAL_RCC_OscConfig+0x184>
 8002196:	4b71      	ldr	r3, [pc, #452]	; (800235c <HAL_RCC_OscConfig+0x330>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a70      	ldr	r2, [pc, #448]	; (800235c <HAL_RCC_OscConfig+0x330>)
 800219c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021a0:	6013      	str	r3, [r2, #0]
 80021a2:	4b6e      	ldr	r3, [pc, #440]	; (800235c <HAL_RCC_OscConfig+0x330>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a6d      	ldr	r2, [pc, #436]	; (800235c <HAL_RCC_OscConfig+0x330>)
 80021a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021ac:	6013      	str	r3, [r2, #0]
 80021ae:	e00b      	b.n	80021c8 <HAL_RCC_OscConfig+0x19c>
 80021b0:	4b6a      	ldr	r3, [pc, #424]	; (800235c <HAL_RCC_OscConfig+0x330>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a69      	ldr	r2, [pc, #420]	; (800235c <HAL_RCC_OscConfig+0x330>)
 80021b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021ba:	6013      	str	r3, [r2, #0]
 80021bc:	4b67      	ldr	r3, [pc, #412]	; (800235c <HAL_RCC_OscConfig+0x330>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a66      	ldr	r2, [pc, #408]	; (800235c <HAL_RCC_OscConfig+0x330>)
 80021c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021c6:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80021c8:	4b64      	ldr	r3, [pc, #400]	; (800235c <HAL_RCC_OscConfig+0x330>)
 80021ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021cc:	f023 020f 	bic.w	r2, r3, #15
 80021d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021d4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	495f      	ldr	r1, [pc, #380]	; (800235c <HAL_RCC_OscConfig+0x330>)
 80021de:	4313      	orrs	r3, r2
 80021e0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021e6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d059      	beq.n	80022a6 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021f2:	f7ff fa37 	bl	8001664 <HAL_GetTick>
 80021f6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021fa:	e00a      	b.n	8002212 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021fc:	f7ff fa32 	bl	8001664 <HAL_GetTick>
 8002200:	4602      	mov	r2, r0
 8002202:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002206:	1ad3      	subs	r3, r2, r3
 8002208:	2b64      	cmp	r3, #100	; 0x64
 800220a:	d902      	bls.n	8002212 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800220c:	2303      	movs	r3, #3
 800220e:	f000 bf43 	b.w	8003098 <HAL_RCC_OscConfig+0x106c>
 8002212:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002216:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800221a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800221e:	fa93 f3a3 	rbit	r3, r3
 8002222:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8002226:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800222a:	fab3 f383 	clz	r3, r3
 800222e:	b2db      	uxtb	r3, r3
 8002230:	095b      	lsrs	r3, r3, #5
 8002232:	b2db      	uxtb	r3, r3
 8002234:	f043 0301 	orr.w	r3, r3, #1
 8002238:	b2db      	uxtb	r3, r3
 800223a:	2b01      	cmp	r3, #1
 800223c:	d102      	bne.n	8002244 <HAL_RCC_OscConfig+0x218>
 800223e:	4b47      	ldr	r3, [pc, #284]	; (800235c <HAL_RCC_OscConfig+0x330>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	e015      	b.n	8002270 <HAL_RCC_OscConfig+0x244>
 8002244:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002248:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800224c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8002250:	fa93 f3a3 	rbit	r3, r3
 8002254:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002258:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800225c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002260:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8002264:	fa93 f3a3 	rbit	r3, r3
 8002268:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800226c:	4b3b      	ldr	r3, [pc, #236]	; (800235c <HAL_RCC_OscConfig+0x330>)
 800226e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002270:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002274:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8002278:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800227c:	fa92 f2a2 	rbit	r2, r2
 8002280:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8002284:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8002288:	fab2 f282 	clz	r2, r2
 800228c:	b2d2      	uxtb	r2, r2
 800228e:	f042 0220 	orr.w	r2, r2, #32
 8002292:	b2d2      	uxtb	r2, r2
 8002294:	f002 021f 	and.w	r2, r2, #31
 8002298:	2101      	movs	r1, #1
 800229a:	fa01 f202 	lsl.w	r2, r1, r2
 800229e:	4013      	ands	r3, r2
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d0ab      	beq.n	80021fc <HAL_RCC_OscConfig+0x1d0>
 80022a4:	e05d      	b.n	8002362 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a6:	f7ff f9dd 	bl	8001664 <HAL_GetTick>
 80022aa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022ae:	e00a      	b.n	80022c6 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022b0:	f7ff f9d8 	bl	8001664 <HAL_GetTick>
 80022b4:	4602      	mov	r2, r0
 80022b6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	2b64      	cmp	r3, #100	; 0x64
 80022be:	d902      	bls.n	80022c6 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	f000 bee9 	b.w	8003098 <HAL_RCC_OscConfig+0x106c>
 80022c6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80022ca:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ce:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80022d2:	fa93 f3a3 	rbit	r3, r3
 80022d6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80022da:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022de:	fab3 f383 	clz	r3, r3
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	095b      	lsrs	r3, r3, #5
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	f043 0301 	orr.w	r3, r3, #1
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d102      	bne.n	80022f8 <HAL_RCC_OscConfig+0x2cc>
 80022f2:	4b1a      	ldr	r3, [pc, #104]	; (800235c <HAL_RCC_OscConfig+0x330>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	e015      	b.n	8002324 <HAL_RCC_OscConfig+0x2f8>
 80022f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80022fc:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002300:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002304:	fa93 f3a3 	rbit	r3, r3
 8002308:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800230c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002310:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002314:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002318:	fa93 f3a3 	rbit	r3, r3
 800231c:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002320:	4b0e      	ldr	r3, [pc, #56]	; (800235c <HAL_RCC_OscConfig+0x330>)
 8002322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002324:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002328:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800232c:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002330:	fa92 f2a2 	rbit	r2, r2
 8002334:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002338:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800233c:	fab2 f282 	clz	r2, r2
 8002340:	b2d2      	uxtb	r2, r2
 8002342:	f042 0220 	orr.w	r2, r2, #32
 8002346:	b2d2      	uxtb	r2, r2
 8002348:	f002 021f 	and.w	r2, r2, #31
 800234c:	2101      	movs	r1, #1
 800234e:	fa01 f202 	lsl.w	r2, r1, r2
 8002352:	4013      	ands	r3, r2
 8002354:	2b00      	cmp	r3, #0
 8002356:	d1ab      	bne.n	80022b0 <HAL_RCC_OscConfig+0x284>
 8002358:	e003      	b.n	8002362 <HAL_RCC_OscConfig+0x336>
 800235a:	bf00      	nop
 800235c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002360:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002362:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002366:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 0302 	and.w	r3, r3, #2
 8002372:	2b00      	cmp	r3, #0
 8002374:	f000 817d 	beq.w	8002672 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002378:	4ba6      	ldr	r3, [pc, #664]	; (8002614 <HAL_RCC_OscConfig+0x5e8>)
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f003 030c 	and.w	r3, r3, #12
 8002380:	2b00      	cmp	r3, #0
 8002382:	d00b      	beq.n	800239c <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002384:	4ba3      	ldr	r3, [pc, #652]	; (8002614 <HAL_RCC_OscConfig+0x5e8>)
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f003 030c 	and.w	r3, r3, #12
 800238c:	2b08      	cmp	r3, #8
 800238e:	d172      	bne.n	8002476 <HAL_RCC_OscConfig+0x44a>
 8002390:	4ba0      	ldr	r3, [pc, #640]	; (8002614 <HAL_RCC_OscConfig+0x5e8>)
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002398:	2b00      	cmp	r3, #0
 800239a:	d16c      	bne.n	8002476 <HAL_RCC_OscConfig+0x44a>
 800239c:	2302      	movs	r3, #2
 800239e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023a2:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80023a6:	fa93 f3a3 	rbit	r3, r3
 80023aa:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80023ae:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023b2:	fab3 f383 	clz	r3, r3
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	095b      	lsrs	r3, r3, #5
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	f043 0301 	orr.w	r3, r3, #1
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d102      	bne.n	80023cc <HAL_RCC_OscConfig+0x3a0>
 80023c6:	4b93      	ldr	r3, [pc, #588]	; (8002614 <HAL_RCC_OscConfig+0x5e8>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	e013      	b.n	80023f4 <HAL_RCC_OscConfig+0x3c8>
 80023cc:	2302      	movs	r3, #2
 80023ce:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d2:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80023d6:	fa93 f3a3 	rbit	r3, r3
 80023da:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80023de:	2302      	movs	r3, #2
 80023e0:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80023e4:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80023e8:	fa93 f3a3 	rbit	r3, r3
 80023ec:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80023f0:	4b88      	ldr	r3, [pc, #544]	; (8002614 <HAL_RCC_OscConfig+0x5e8>)
 80023f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f4:	2202      	movs	r2, #2
 80023f6:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80023fa:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80023fe:	fa92 f2a2 	rbit	r2, r2
 8002402:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8002406:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800240a:	fab2 f282 	clz	r2, r2
 800240e:	b2d2      	uxtb	r2, r2
 8002410:	f042 0220 	orr.w	r2, r2, #32
 8002414:	b2d2      	uxtb	r2, r2
 8002416:	f002 021f 	and.w	r2, r2, #31
 800241a:	2101      	movs	r1, #1
 800241c:	fa01 f202 	lsl.w	r2, r1, r2
 8002420:	4013      	ands	r3, r2
 8002422:	2b00      	cmp	r3, #0
 8002424:	d00a      	beq.n	800243c <HAL_RCC_OscConfig+0x410>
 8002426:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800242a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	691b      	ldr	r3, [r3, #16]
 8002432:	2b01      	cmp	r3, #1
 8002434:	d002      	beq.n	800243c <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	f000 be2e 	b.w	8003098 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800243c:	4b75      	ldr	r3, [pc, #468]	; (8002614 <HAL_RCC_OscConfig+0x5e8>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002444:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002448:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	695b      	ldr	r3, [r3, #20]
 8002450:	21f8      	movs	r1, #248	; 0xf8
 8002452:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002456:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800245a:	fa91 f1a1 	rbit	r1, r1
 800245e:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8002462:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8002466:	fab1 f181 	clz	r1, r1
 800246a:	b2c9      	uxtb	r1, r1
 800246c:	408b      	lsls	r3, r1
 800246e:	4969      	ldr	r1, [pc, #420]	; (8002614 <HAL_RCC_OscConfig+0x5e8>)
 8002470:	4313      	orrs	r3, r2
 8002472:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002474:	e0fd      	b.n	8002672 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002476:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800247a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	691b      	ldr	r3, [r3, #16]
 8002482:	2b00      	cmp	r3, #0
 8002484:	f000 8088 	beq.w	8002598 <HAL_RCC_OscConfig+0x56c>
 8002488:	2301      	movs	r3, #1
 800248a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800248e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8002492:	fa93 f3a3 	rbit	r3, r3
 8002496:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800249a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800249e:	fab3 f383 	clz	r3, r3
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80024a8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	461a      	mov	r2, r3
 80024b0:	2301      	movs	r3, #1
 80024b2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024b4:	f7ff f8d6 	bl	8001664 <HAL_GetTick>
 80024b8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024bc:	e00a      	b.n	80024d4 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024be:	f7ff f8d1 	bl	8001664 <HAL_GetTick>
 80024c2:	4602      	mov	r2, r0
 80024c4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	2b02      	cmp	r3, #2
 80024cc:	d902      	bls.n	80024d4 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	f000 bde2 	b.w	8003098 <HAL_RCC_OscConfig+0x106c>
 80024d4:	2302      	movs	r3, #2
 80024d6:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024da:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80024de:	fa93 f3a3 	rbit	r3, r3
 80024e2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80024e6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024ea:	fab3 f383 	clz	r3, r3
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	095b      	lsrs	r3, r3, #5
 80024f2:	b2db      	uxtb	r3, r3
 80024f4:	f043 0301 	orr.w	r3, r3, #1
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d102      	bne.n	8002504 <HAL_RCC_OscConfig+0x4d8>
 80024fe:	4b45      	ldr	r3, [pc, #276]	; (8002614 <HAL_RCC_OscConfig+0x5e8>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	e013      	b.n	800252c <HAL_RCC_OscConfig+0x500>
 8002504:	2302      	movs	r3, #2
 8002506:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800250a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800250e:	fa93 f3a3 	rbit	r3, r3
 8002512:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002516:	2302      	movs	r3, #2
 8002518:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800251c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002520:	fa93 f3a3 	rbit	r3, r3
 8002524:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002528:	4b3a      	ldr	r3, [pc, #232]	; (8002614 <HAL_RCC_OscConfig+0x5e8>)
 800252a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800252c:	2202      	movs	r2, #2
 800252e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8002532:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002536:	fa92 f2a2 	rbit	r2, r2
 800253a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800253e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002542:	fab2 f282 	clz	r2, r2
 8002546:	b2d2      	uxtb	r2, r2
 8002548:	f042 0220 	orr.w	r2, r2, #32
 800254c:	b2d2      	uxtb	r2, r2
 800254e:	f002 021f 	and.w	r2, r2, #31
 8002552:	2101      	movs	r1, #1
 8002554:	fa01 f202 	lsl.w	r2, r1, r2
 8002558:	4013      	ands	r3, r2
 800255a:	2b00      	cmp	r3, #0
 800255c:	d0af      	beq.n	80024be <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800255e:	4b2d      	ldr	r3, [pc, #180]	; (8002614 <HAL_RCC_OscConfig+0x5e8>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002566:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800256a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	695b      	ldr	r3, [r3, #20]
 8002572:	21f8      	movs	r1, #248	; 0xf8
 8002574:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002578:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800257c:	fa91 f1a1 	rbit	r1, r1
 8002580:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8002584:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8002588:	fab1 f181 	clz	r1, r1
 800258c:	b2c9      	uxtb	r1, r1
 800258e:	408b      	lsls	r3, r1
 8002590:	4920      	ldr	r1, [pc, #128]	; (8002614 <HAL_RCC_OscConfig+0x5e8>)
 8002592:	4313      	orrs	r3, r2
 8002594:	600b      	str	r3, [r1, #0]
 8002596:	e06c      	b.n	8002672 <HAL_RCC_OscConfig+0x646>
 8002598:	2301      	movs	r3, #1
 800259a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800259e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80025a2:	fa93 f3a3 	rbit	r3, r3
 80025a6:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80025aa:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025ae:	fab3 f383 	clz	r3, r3
 80025b2:	b2db      	uxtb	r3, r3
 80025b4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80025b8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80025bc:	009b      	lsls	r3, r3, #2
 80025be:	461a      	mov	r2, r3
 80025c0:	2300      	movs	r3, #0
 80025c2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025c4:	f7ff f84e 	bl	8001664 <HAL_GetTick>
 80025c8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025cc:	e00a      	b.n	80025e4 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025ce:	f7ff f849 	bl	8001664 <HAL_GetTick>
 80025d2:	4602      	mov	r2, r0
 80025d4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	2b02      	cmp	r3, #2
 80025dc:	d902      	bls.n	80025e4 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80025de:	2303      	movs	r3, #3
 80025e0:	f000 bd5a 	b.w	8003098 <HAL_RCC_OscConfig+0x106c>
 80025e4:	2302      	movs	r3, #2
 80025e6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ea:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80025ee:	fa93 f3a3 	rbit	r3, r3
 80025f2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80025f6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025fa:	fab3 f383 	clz	r3, r3
 80025fe:	b2db      	uxtb	r3, r3
 8002600:	095b      	lsrs	r3, r3, #5
 8002602:	b2db      	uxtb	r3, r3
 8002604:	f043 0301 	orr.w	r3, r3, #1
 8002608:	b2db      	uxtb	r3, r3
 800260a:	2b01      	cmp	r3, #1
 800260c:	d104      	bne.n	8002618 <HAL_RCC_OscConfig+0x5ec>
 800260e:	4b01      	ldr	r3, [pc, #4]	; (8002614 <HAL_RCC_OscConfig+0x5e8>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	e015      	b.n	8002640 <HAL_RCC_OscConfig+0x614>
 8002614:	40021000 	.word	0x40021000
 8002618:	2302      	movs	r3, #2
 800261a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800261e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002622:	fa93 f3a3 	rbit	r3, r3
 8002626:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800262a:	2302      	movs	r3, #2
 800262c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002630:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002634:	fa93 f3a3 	rbit	r3, r3
 8002638:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800263c:	4bc8      	ldr	r3, [pc, #800]	; (8002960 <HAL_RCC_OscConfig+0x934>)
 800263e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002640:	2202      	movs	r2, #2
 8002642:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002646:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800264a:	fa92 f2a2 	rbit	r2, r2
 800264e:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002652:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002656:	fab2 f282 	clz	r2, r2
 800265a:	b2d2      	uxtb	r2, r2
 800265c:	f042 0220 	orr.w	r2, r2, #32
 8002660:	b2d2      	uxtb	r2, r2
 8002662:	f002 021f 	and.w	r2, r2, #31
 8002666:	2101      	movs	r1, #1
 8002668:	fa01 f202 	lsl.w	r2, r1, r2
 800266c:	4013      	ands	r3, r2
 800266e:	2b00      	cmp	r3, #0
 8002670:	d1ad      	bne.n	80025ce <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002672:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002676:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f003 0308 	and.w	r3, r3, #8
 8002682:	2b00      	cmp	r3, #0
 8002684:	f000 8110 	beq.w	80028a8 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002688:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800268c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	699b      	ldr	r3, [r3, #24]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d079      	beq.n	800278c <HAL_RCC_OscConfig+0x760>
 8002698:	2301      	movs	r3, #1
 800269a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800269e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80026a2:	fa93 f3a3 	rbit	r3, r3
 80026a6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80026aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026ae:	fab3 f383 	clz	r3, r3
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	461a      	mov	r2, r3
 80026b6:	4bab      	ldr	r3, [pc, #684]	; (8002964 <HAL_RCC_OscConfig+0x938>)
 80026b8:	4413      	add	r3, r2
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	461a      	mov	r2, r3
 80026be:	2301      	movs	r3, #1
 80026c0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026c2:	f7fe ffcf 	bl	8001664 <HAL_GetTick>
 80026c6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026ca:	e00a      	b.n	80026e2 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026cc:	f7fe ffca 	bl	8001664 <HAL_GetTick>
 80026d0:	4602      	mov	r2, r0
 80026d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80026d6:	1ad3      	subs	r3, r2, r3
 80026d8:	2b02      	cmp	r3, #2
 80026da:	d902      	bls.n	80026e2 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80026dc:	2303      	movs	r3, #3
 80026de:	f000 bcdb 	b.w	8003098 <HAL_RCC_OscConfig+0x106c>
 80026e2:	2302      	movs	r3, #2
 80026e4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80026ec:	fa93 f3a3 	rbit	r3, r3
 80026f0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80026f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026f8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80026fc:	2202      	movs	r2, #2
 80026fe:	601a      	str	r2, [r3, #0]
 8002700:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002704:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	fa93 f2a3 	rbit	r2, r3
 800270e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002712:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002716:	601a      	str	r2, [r3, #0]
 8002718:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800271c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002720:	2202      	movs	r2, #2
 8002722:	601a      	str	r2, [r3, #0]
 8002724:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002728:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	fa93 f2a3 	rbit	r2, r3
 8002732:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002736:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800273a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800273c:	4b88      	ldr	r3, [pc, #544]	; (8002960 <HAL_RCC_OscConfig+0x934>)
 800273e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002740:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002744:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002748:	2102      	movs	r1, #2
 800274a:	6019      	str	r1, [r3, #0]
 800274c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002750:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	fa93 f1a3 	rbit	r1, r3
 800275a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800275e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002762:	6019      	str	r1, [r3, #0]
  return result;
 8002764:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002768:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	fab3 f383 	clz	r3, r3
 8002772:	b2db      	uxtb	r3, r3
 8002774:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002778:	b2db      	uxtb	r3, r3
 800277a:	f003 031f 	and.w	r3, r3, #31
 800277e:	2101      	movs	r1, #1
 8002780:	fa01 f303 	lsl.w	r3, r1, r3
 8002784:	4013      	ands	r3, r2
 8002786:	2b00      	cmp	r3, #0
 8002788:	d0a0      	beq.n	80026cc <HAL_RCC_OscConfig+0x6a0>
 800278a:	e08d      	b.n	80028a8 <HAL_RCC_OscConfig+0x87c>
 800278c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002790:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002794:	2201      	movs	r2, #1
 8002796:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002798:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800279c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	fa93 f2a3 	rbit	r2, r3
 80027a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027aa:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80027ae:	601a      	str	r2, [r3, #0]
  return result;
 80027b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027b4:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80027b8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027ba:	fab3 f383 	clz	r3, r3
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	461a      	mov	r2, r3
 80027c2:	4b68      	ldr	r3, [pc, #416]	; (8002964 <HAL_RCC_OscConfig+0x938>)
 80027c4:	4413      	add	r3, r2
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	461a      	mov	r2, r3
 80027ca:	2300      	movs	r3, #0
 80027cc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027ce:	f7fe ff49 	bl	8001664 <HAL_GetTick>
 80027d2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027d6:	e00a      	b.n	80027ee <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027d8:	f7fe ff44 	bl	8001664 <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80027e2:	1ad3      	subs	r3, r2, r3
 80027e4:	2b02      	cmp	r3, #2
 80027e6:	d902      	bls.n	80027ee <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80027e8:	2303      	movs	r3, #3
 80027ea:	f000 bc55 	b.w	8003098 <HAL_RCC_OscConfig+0x106c>
 80027ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027f2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80027f6:	2202      	movs	r2, #2
 80027f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027fe:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	fa93 f2a3 	rbit	r2, r3
 8002808:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800280c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002810:	601a      	str	r2, [r3, #0]
 8002812:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002816:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800281a:	2202      	movs	r2, #2
 800281c:	601a      	str	r2, [r3, #0]
 800281e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002822:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	fa93 f2a3 	rbit	r2, r3
 800282c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002830:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002834:	601a      	str	r2, [r3, #0]
 8002836:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800283a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800283e:	2202      	movs	r2, #2
 8002840:	601a      	str	r2, [r3, #0]
 8002842:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002846:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	fa93 f2a3 	rbit	r2, r3
 8002850:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002854:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002858:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800285a:	4b41      	ldr	r3, [pc, #260]	; (8002960 <HAL_RCC_OscConfig+0x934>)
 800285c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800285e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002862:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002866:	2102      	movs	r1, #2
 8002868:	6019      	str	r1, [r3, #0]
 800286a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800286e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	fa93 f1a3 	rbit	r1, r3
 8002878:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800287c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002880:	6019      	str	r1, [r3, #0]
  return result;
 8002882:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002886:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	fab3 f383 	clz	r3, r3
 8002890:	b2db      	uxtb	r3, r3
 8002892:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002896:	b2db      	uxtb	r3, r3
 8002898:	f003 031f 	and.w	r3, r3, #31
 800289c:	2101      	movs	r1, #1
 800289e:	fa01 f303 	lsl.w	r3, r1, r3
 80028a2:	4013      	ands	r3, r2
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d197      	bne.n	80027d8 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028ac:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 0304 	and.w	r3, r3, #4
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	f000 81a1 	beq.w	8002c00 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028be:	2300      	movs	r3, #0
 80028c0:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028c4:	4b26      	ldr	r3, [pc, #152]	; (8002960 <HAL_RCC_OscConfig+0x934>)
 80028c6:	69db      	ldr	r3, [r3, #28]
 80028c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d116      	bne.n	80028fe <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028d0:	4b23      	ldr	r3, [pc, #140]	; (8002960 <HAL_RCC_OscConfig+0x934>)
 80028d2:	69db      	ldr	r3, [r3, #28]
 80028d4:	4a22      	ldr	r2, [pc, #136]	; (8002960 <HAL_RCC_OscConfig+0x934>)
 80028d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028da:	61d3      	str	r3, [r2, #28]
 80028dc:	4b20      	ldr	r3, [pc, #128]	; (8002960 <HAL_RCC_OscConfig+0x934>)
 80028de:	69db      	ldr	r3, [r3, #28]
 80028e0:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80028e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028e8:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80028ec:	601a      	str	r2, [r3, #0]
 80028ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028f2:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80028f6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80028f8:	2301      	movs	r3, #1
 80028fa:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028fe:	4b1a      	ldr	r3, [pc, #104]	; (8002968 <HAL_RCC_OscConfig+0x93c>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002906:	2b00      	cmp	r3, #0
 8002908:	d11a      	bne.n	8002940 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800290a:	4b17      	ldr	r3, [pc, #92]	; (8002968 <HAL_RCC_OscConfig+0x93c>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a16      	ldr	r2, [pc, #88]	; (8002968 <HAL_RCC_OscConfig+0x93c>)
 8002910:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002914:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002916:	f7fe fea5 	bl	8001664 <HAL_GetTick>
 800291a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800291e:	e009      	b.n	8002934 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002920:	f7fe fea0 	bl	8001664 <HAL_GetTick>
 8002924:	4602      	mov	r2, r0
 8002926:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800292a:	1ad3      	subs	r3, r2, r3
 800292c:	2b64      	cmp	r3, #100	; 0x64
 800292e:	d901      	bls.n	8002934 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002930:	2303      	movs	r3, #3
 8002932:	e3b1      	b.n	8003098 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002934:	4b0c      	ldr	r3, [pc, #48]	; (8002968 <HAL_RCC_OscConfig+0x93c>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800293c:	2b00      	cmp	r3, #0
 800293e:	d0ef      	beq.n	8002920 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002940:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002944:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	68db      	ldr	r3, [r3, #12]
 800294c:	2b01      	cmp	r3, #1
 800294e:	d10d      	bne.n	800296c <HAL_RCC_OscConfig+0x940>
 8002950:	4b03      	ldr	r3, [pc, #12]	; (8002960 <HAL_RCC_OscConfig+0x934>)
 8002952:	6a1b      	ldr	r3, [r3, #32]
 8002954:	4a02      	ldr	r2, [pc, #8]	; (8002960 <HAL_RCC_OscConfig+0x934>)
 8002956:	f043 0301 	orr.w	r3, r3, #1
 800295a:	6213      	str	r3, [r2, #32]
 800295c:	e03c      	b.n	80029d8 <HAL_RCC_OscConfig+0x9ac>
 800295e:	bf00      	nop
 8002960:	40021000 	.word	0x40021000
 8002964:	10908120 	.word	0x10908120
 8002968:	40007000 	.word	0x40007000
 800296c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002970:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d10c      	bne.n	8002996 <HAL_RCC_OscConfig+0x96a>
 800297c:	4bc1      	ldr	r3, [pc, #772]	; (8002c84 <HAL_RCC_OscConfig+0xc58>)
 800297e:	6a1b      	ldr	r3, [r3, #32]
 8002980:	4ac0      	ldr	r2, [pc, #768]	; (8002c84 <HAL_RCC_OscConfig+0xc58>)
 8002982:	f023 0301 	bic.w	r3, r3, #1
 8002986:	6213      	str	r3, [r2, #32]
 8002988:	4bbe      	ldr	r3, [pc, #760]	; (8002c84 <HAL_RCC_OscConfig+0xc58>)
 800298a:	6a1b      	ldr	r3, [r3, #32]
 800298c:	4abd      	ldr	r2, [pc, #756]	; (8002c84 <HAL_RCC_OscConfig+0xc58>)
 800298e:	f023 0304 	bic.w	r3, r3, #4
 8002992:	6213      	str	r3, [r2, #32]
 8002994:	e020      	b.n	80029d8 <HAL_RCC_OscConfig+0x9ac>
 8002996:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800299a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	2b05      	cmp	r3, #5
 80029a4:	d10c      	bne.n	80029c0 <HAL_RCC_OscConfig+0x994>
 80029a6:	4bb7      	ldr	r3, [pc, #732]	; (8002c84 <HAL_RCC_OscConfig+0xc58>)
 80029a8:	6a1b      	ldr	r3, [r3, #32]
 80029aa:	4ab6      	ldr	r2, [pc, #728]	; (8002c84 <HAL_RCC_OscConfig+0xc58>)
 80029ac:	f043 0304 	orr.w	r3, r3, #4
 80029b0:	6213      	str	r3, [r2, #32]
 80029b2:	4bb4      	ldr	r3, [pc, #720]	; (8002c84 <HAL_RCC_OscConfig+0xc58>)
 80029b4:	6a1b      	ldr	r3, [r3, #32]
 80029b6:	4ab3      	ldr	r2, [pc, #716]	; (8002c84 <HAL_RCC_OscConfig+0xc58>)
 80029b8:	f043 0301 	orr.w	r3, r3, #1
 80029bc:	6213      	str	r3, [r2, #32]
 80029be:	e00b      	b.n	80029d8 <HAL_RCC_OscConfig+0x9ac>
 80029c0:	4bb0      	ldr	r3, [pc, #704]	; (8002c84 <HAL_RCC_OscConfig+0xc58>)
 80029c2:	6a1b      	ldr	r3, [r3, #32]
 80029c4:	4aaf      	ldr	r2, [pc, #700]	; (8002c84 <HAL_RCC_OscConfig+0xc58>)
 80029c6:	f023 0301 	bic.w	r3, r3, #1
 80029ca:	6213      	str	r3, [r2, #32]
 80029cc:	4bad      	ldr	r3, [pc, #692]	; (8002c84 <HAL_RCC_OscConfig+0xc58>)
 80029ce:	6a1b      	ldr	r3, [r3, #32]
 80029d0:	4aac      	ldr	r2, [pc, #688]	; (8002c84 <HAL_RCC_OscConfig+0xc58>)
 80029d2:	f023 0304 	bic.w	r3, r3, #4
 80029d6:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029dc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	f000 8081 	beq.w	8002aec <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029ea:	f7fe fe3b 	bl	8001664 <HAL_GetTick>
 80029ee:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029f2:	e00b      	b.n	8002a0c <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029f4:	f7fe fe36 	bl	8001664 <HAL_GetTick>
 80029f8:	4602      	mov	r2, r0
 80029fa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80029fe:	1ad3      	subs	r3, r2, r3
 8002a00:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d901      	bls.n	8002a0c <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8002a08:	2303      	movs	r3, #3
 8002a0a:	e345      	b.n	8003098 <HAL_RCC_OscConfig+0x106c>
 8002a0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a10:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002a14:	2202      	movs	r2, #2
 8002a16:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a1c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	fa93 f2a3 	rbit	r2, r3
 8002a26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a2a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002a2e:	601a      	str	r2, [r3, #0]
 8002a30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a34:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002a38:	2202      	movs	r2, #2
 8002a3a:	601a      	str	r2, [r3, #0]
 8002a3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a40:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	fa93 f2a3 	rbit	r2, r3
 8002a4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a4e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002a52:	601a      	str	r2, [r3, #0]
  return result;
 8002a54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a58:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002a5c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a5e:	fab3 f383 	clz	r3, r3
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	095b      	lsrs	r3, r3, #5
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	f043 0302 	orr.w	r3, r3, #2
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d102      	bne.n	8002a78 <HAL_RCC_OscConfig+0xa4c>
 8002a72:	4b84      	ldr	r3, [pc, #528]	; (8002c84 <HAL_RCC_OscConfig+0xc58>)
 8002a74:	6a1b      	ldr	r3, [r3, #32]
 8002a76:	e013      	b.n	8002aa0 <HAL_RCC_OscConfig+0xa74>
 8002a78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a7c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002a80:	2202      	movs	r2, #2
 8002a82:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a88:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	fa93 f2a3 	rbit	r2, r3
 8002a92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a96:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002a9a:	601a      	str	r2, [r3, #0]
 8002a9c:	4b79      	ldr	r3, [pc, #484]	; (8002c84 <HAL_RCC_OscConfig+0xc58>)
 8002a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002aa4:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002aa8:	2102      	movs	r1, #2
 8002aaa:	6011      	str	r1, [r2, #0]
 8002aac:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ab0:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002ab4:	6812      	ldr	r2, [r2, #0]
 8002ab6:	fa92 f1a2 	rbit	r1, r2
 8002aba:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002abe:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002ac2:	6011      	str	r1, [r2, #0]
  return result;
 8002ac4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ac8:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002acc:	6812      	ldr	r2, [r2, #0]
 8002ace:	fab2 f282 	clz	r2, r2
 8002ad2:	b2d2      	uxtb	r2, r2
 8002ad4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ad8:	b2d2      	uxtb	r2, r2
 8002ada:	f002 021f 	and.w	r2, r2, #31
 8002ade:	2101      	movs	r1, #1
 8002ae0:	fa01 f202 	lsl.w	r2, r1, r2
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d084      	beq.n	80029f4 <HAL_RCC_OscConfig+0x9c8>
 8002aea:	e07f      	b.n	8002bec <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002aec:	f7fe fdba 	bl	8001664 <HAL_GetTick>
 8002af0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002af4:	e00b      	b.n	8002b0e <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002af6:	f7fe fdb5 	bl	8001664 <HAL_GetTick>
 8002afa:	4602      	mov	r2, r0
 8002afc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d901      	bls.n	8002b0e <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e2c4      	b.n	8003098 <HAL_RCC_OscConfig+0x106c>
 8002b0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b12:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002b16:	2202      	movs	r2, #2
 8002b18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b1e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	fa93 f2a3 	rbit	r2, r3
 8002b28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b2c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002b30:	601a      	str	r2, [r3, #0]
 8002b32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b36:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002b3a:	2202      	movs	r2, #2
 8002b3c:	601a      	str	r2, [r3, #0]
 8002b3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b42:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	fa93 f2a3 	rbit	r2, r3
 8002b4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b50:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002b54:	601a      	str	r2, [r3, #0]
  return result;
 8002b56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b5a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002b5e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b60:	fab3 f383 	clz	r3, r3
 8002b64:	b2db      	uxtb	r3, r3
 8002b66:	095b      	lsrs	r3, r3, #5
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	f043 0302 	orr.w	r3, r3, #2
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	2b02      	cmp	r3, #2
 8002b72:	d102      	bne.n	8002b7a <HAL_RCC_OscConfig+0xb4e>
 8002b74:	4b43      	ldr	r3, [pc, #268]	; (8002c84 <HAL_RCC_OscConfig+0xc58>)
 8002b76:	6a1b      	ldr	r3, [r3, #32]
 8002b78:	e013      	b.n	8002ba2 <HAL_RCC_OscConfig+0xb76>
 8002b7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b7e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002b82:	2202      	movs	r2, #2
 8002b84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b8a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	fa93 f2a3 	rbit	r2, r3
 8002b94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b98:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8002b9c:	601a      	str	r2, [r3, #0]
 8002b9e:	4b39      	ldr	r3, [pc, #228]	; (8002c84 <HAL_RCC_OscConfig+0xc58>)
 8002ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ba6:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8002baa:	2102      	movs	r1, #2
 8002bac:	6011      	str	r1, [r2, #0]
 8002bae:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002bb2:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8002bb6:	6812      	ldr	r2, [r2, #0]
 8002bb8:	fa92 f1a2 	rbit	r1, r2
 8002bbc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002bc0:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002bc4:	6011      	str	r1, [r2, #0]
  return result;
 8002bc6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002bca:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002bce:	6812      	ldr	r2, [r2, #0]
 8002bd0:	fab2 f282 	clz	r2, r2
 8002bd4:	b2d2      	uxtb	r2, r2
 8002bd6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002bda:	b2d2      	uxtb	r2, r2
 8002bdc:	f002 021f 	and.w	r2, r2, #31
 8002be0:	2101      	movs	r1, #1
 8002be2:	fa01 f202 	lsl.w	r2, r1, r2
 8002be6:	4013      	ands	r3, r2
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d184      	bne.n	8002af6 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002bec:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d105      	bne.n	8002c00 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bf4:	4b23      	ldr	r3, [pc, #140]	; (8002c84 <HAL_RCC_OscConfig+0xc58>)
 8002bf6:	69db      	ldr	r3, [r3, #28]
 8002bf8:	4a22      	ldr	r2, [pc, #136]	; (8002c84 <HAL_RCC_OscConfig+0xc58>)
 8002bfa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bfe:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c04:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	69db      	ldr	r3, [r3, #28]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	f000 8242 	beq.w	8003096 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c12:	4b1c      	ldr	r3, [pc, #112]	; (8002c84 <HAL_RCC_OscConfig+0xc58>)
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	f003 030c 	and.w	r3, r3, #12
 8002c1a:	2b08      	cmp	r3, #8
 8002c1c:	f000 8213 	beq.w	8003046 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c24:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	69db      	ldr	r3, [r3, #28]
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	f040 8162 	bne.w	8002ef6 <HAL_RCC_OscConfig+0xeca>
 8002c32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c36:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002c3a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002c3e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c44:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	fa93 f2a3 	rbit	r2, r3
 8002c4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c52:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002c56:	601a      	str	r2, [r3, #0]
  return result;
 8002c58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c5c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002c60:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c62:	fab3 f383 	clz	r3, r3
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002c6c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002c70:	009b      	lsls	r3, r3, #2
 8002c72:	461a      	mov	r2, r3
 8002c74:	2300      	movs	r3, #0
 8002c76:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c78:	f7fe fcf4 	bl	8001664 <HAL_GetTick>
 8002c7c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c80:	e00c      	b.n	8002c9c <HAL_RCC_OscConfig+0xc70>
 8002c82:	bf00      	nop
 8002c84:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c88:	f7fe fcec 	bl	8001664 <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d901      	bls.n	8002c9c <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	e1fd      	b.n	8003098 <HAL_RCC_OscConfig+0x106c>
 8002c9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ca0:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002ca4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002ca8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002caa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cae:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	fa93 f2a3 	rbit	r2, r3
 8002cb8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cbc:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002cc0:	601a      	str	r2, [r3, #0]
  return result;
 8002cc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cc6:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002cca:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ccc:	fab3 f383 	clz	r3, r3
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	095b      	lsrs	r3, r3, #5
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	f043 0301 	orr.w	r3, r3, #1
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d102      	bne.n	8002ce6 <HAL_RCC_OscConfig+0xcba>
 8002ce0:	4bb0      	ldr	r3, [pc, #704]	; (8002fa4 <HAL_RCC_OscConfig+0xf78>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	e027      	b.n	8002d36 <HAL_RCC_OscConfig+0xd0a>
 8002ce6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cea:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002cee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002cf2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cf8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	fa93 f2a3 	rbit	r2, r3
 8002d02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d06:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002d0a:	601a      	str	r2, [r3, #0]
 8002d0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d10:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002d14:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002d18:	601a      	str	r2, [r3, #0]
 8002d1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d1e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	fa93 f2a3 	rbit	r2, r3
 8002d28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d2c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002d30:	601a      	str	r2, [r3, #0]
 8002d32:	4b9c      	ldr	r3, [pc, #624]	; (8002fa4 <HAL_RCC_OscConfig+0xf78>)
 8002d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d36:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002d3a:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8002d3e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002d42:	6011      	str	r1, [r2, #0]
 8002d44:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002d48:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8002d4c:	6812      	ldr	r2, [r2, #0]
 8002d4e:	fa92 f1a2 	rbit	r1, r2
 8002d52:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002d56:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002d5a:	6011      	str	r1, [r2, #0]
  return result;
 8002d5c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002d60:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002d64:	6812      	ldr	r2, [r2, #0]
 8002d66:	fab2 f282 	clz	r2, r2
 8002d6a:	b2d2      	uxtb	r2, r2
 8002d6c:	f042 0220 	orr.w	r2, r2, #32
 8002d70:	b2d2      	uxtb	r2, r2
 8002d72:	f002 021f 	and.w	r2, r2, #31
 8002d76:	2101      	movs	r1, #1
 8002d78:	fa01 f202 	lsl.w	r2, r1, r2
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d182      	bne.n	8002c88 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d82:	4b88      	ldr	r3, [pc, #544]	; (8002fa4 <HAL_RCC_OscConfig+0xf78>)
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002d8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d8e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002d96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d9a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	6a1b      	ldr	r3, [r3, #32]
 8002da2:	430b      	orrs	r3, r1
 8002da4:	497f      	ldr	r1, [pc, #508]	; (8002fa4 <HAL_RCC_OscConfig+0xf78>)
 8002da6:	4313      	orrs	r3, r2
 8002da8:	604b      	str	r3, [r1, #4]
 8002daa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dae:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002db2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002db6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dbc:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	fa93 f2a3 	rbit	r2, r3
 8002dc6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dca:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002dce:	601a      	str	r2, [r3, #0]
  return result;
 8002dd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dd4:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002dd8:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dda:	fab3 f383 	clz	r3, r3
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002de4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002de8:	009b      	lsls	r3, r3, #2
 8002dea:	461a      	mov	r2, r3
 8002dec:	2301      	movs	r3, #1
 8002dee:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002df0:	f7fe fc38 	bl	8001664 <HAL_GetTick>
 8002df4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002df8:	e009      	b.n	8002e0e <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dfa:	f7fe fc33 	bl	8001664 <HAL_GetTick>
 8002dfe:	4602      	mov	r2, r0
 8002e00:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	2b02      	cmp	r3, #2
 8002e08:	d901      	bls.n	8002e0e <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8002e0a:	2303      	movs	r3, #3
 8002e0c:	e144      	b.n	8003098 <HAL_RCC_OscConfig+0x106c>
 8002e0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e12:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002e16:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e1a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e20:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	fa93 f2a3 	rbit	r2, r3
 8002e2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e2e:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002e32:	601a      	str	r2, [r3, #0]
  return result;
 8002e34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e38:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002e3c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e3e:	fab3 f383 	clz	r3, r3
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	095b      	lsrs	r3, r3, #5
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	f043 0301 	orr.w	r3, r3, #1
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d102      	bne.n	8002e58 <HAL_RCC_OscConfig+0xe2c>
 8002e52:	4b54      	ldr	r3, [pc, #336]	; (8002fa4 <HAL_RCC_OscConfig+0xf78>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	e027      	b.n	8002ea8 <HAL_RCC_OscConfig+0xe7c>
 8002e58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e5c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002e60:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e64:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e6a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	fa93 f2a3 	rbit	r2, r3
 8002e74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e78:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002e7c:	601a      	str	r2, [r3, #0]
 8002e7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e82:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8002e86:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e8a:	601a      	str	r2, [r3, #0]
 8002e8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e90:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	fa93 f2a3 	rbit	r2, r3
 8002e9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e9e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8002ea2:	601a      	str	r2, [r3, #0]
 8002ea4:	4b3f      	ldr	r3, [pc, #252]	; (8002fa4 <HAL_RCC_OscConfig+0xf78>)
 8002ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002eac:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8002eb0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002eb4:	6011      	str	r1, [r2, #0]
 8002eb6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002eba:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8002ebe:	6812      	ldr	r2, [r2, #0]
 8002ec0:	fa92 f1a2 	rbit	r1, r2
 8002ec4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ec8:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002ecc:	6011      	str	r1, [r2, #0]
  return result;
 8002ece:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ed2:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002ed6:	6812      	ldr	r2, [r2, #0]
 8002ed8:	fab2 f282 	clz	r2, r2
 8002edc:	b2d2      	uxtb	r2, r2
 8002ede:	f042 0220 	orr.w	r2, r2, #32
 8002ee2:	b2d2      	uxtb	r2, r2
 8002ee4:	f002 021f 	and.w	r2, r2, #31
 8002ee8:	2101      	movs	r1, #1
 8002eea:	fa01 f202 	lsl.w	r2, r1, r2
 8002eee:	4013      	ands	r3, r2
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d082      	beq.n	8002dfa <HAL_RCC_OscConfig+0xdce>
 8002ef4:	e0cf      	b.n	8003096 <HAL_RCC_OscConfig+0x106a>
 8002ef6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002efa:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002efe:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002f02:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f08:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	fa93 f2a3 	rbit	r2, r3
 8002f12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f16:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002f1a:	601a      	str	r2, [r3, #0]
  return result;
 8002f1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f20:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002f24:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f26:	fab3 f383 	clz	r3, r3
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002f30:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002f34:	009b      	lsls	r3, r3, #2
 8002f36:	461a      	mov	r2, r3
 8002f38:	2300      	movs	r3, #0
 8002f3a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f3c:	f7fe fb92 	bl	8001664 <HAL_GetTick>
 8002f40:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f44:	e009      	b.n	8002f5a <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f46:	f7fe fb8d 	bl	8001664 <HAL_GetTick>
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d901      	bls.n	8002f5a <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	e09e      	b.n	8003098 <HAL_RCC_OscConfig+0x106c>
 8002f5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f5e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002f62:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002f66:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f6c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	fa93 f2a3 	rbit	r2, r3
 8002f76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f7a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002f7e:	601a      	str	r2, [r3, #0]
  return result;
 8002f80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f84:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002f88:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f8a:	fab3 f383 	clz	r3, r3
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	095b      	lsrs	r3, r3, #5
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	f043 0301 	orr.w	r3, r3, #1
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	2b01      	cmp	r3, #1
 8002f9c:	d104      	bne.n	8002fa8 <HAL_RCC_OscConfig+0xf7c>
 8002f9e:	4b01      	ldr	r3, [pc, #4]	; (8002fa4 <HAL_RCC_OscConfig+0xf78>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	e029      	b.n	8002ff8 <HAL_RCC_OscConfig+0xfcc>
 8002fa4:	40021000 	.word	0x40021000
 8002fa8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fac:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002fb0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002fb4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fb6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fba:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	fa93 f2a3 	rbit	r2, r3
 8002fc4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fc8:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8002fcc:	601a      	str	r2, [r3, #0]
 8002fce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fd2:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002fd6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002fda:	601a      	str	r2, [r3, #0]
 8002fdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fe0:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	fa93 f2a3 	rbit	r2, r3
 8002fea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fee:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8002ff2:	601a      	str	r2, [r3, #0]
 8002ff4:	4b2b      	ldr	r3, [pc, #172]	; (80030a4 <HAL_RCC_OscConfig+0x1078>)
 8002ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ffc:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003000:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003004:	6011      	str	r1, [r2, #0]
 8003006:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800300a:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800300e:	6812      	ldr	r2, [r2, #0]
 8003010:	fa92 f1a2 	rbit	r1, r2
 8003014:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003018:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800301c:	6011      	str	r1, [r2, #0]
  return result;
 800301e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003022:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003026:	6812      	ldr	r2, [r2, #0]
 8003028:	fab2 f282 	clz	r2, r2
 800302c:	b2d2      	uxtb	r2, r2
 800302e:	f042 0220 	orr.w	r2, r2, #32
 8003032:	b2d2      	uxtb	r2, r2
 8003034:	f002 021f 	and.w	r2, r2, #31
 8003038:	2101      	movs	r1, #1
 800303a:	fa01 f202 	lsl.w	r2, r1, r2
 800303e:	4013      	ands	r3, r2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d180      	bne.n	8002f46 <HAL_RCC_OscConfig+0xf1a>
 8003044:	e027      	b.n	8003096 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003046:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800304a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	69db      	ldr	r3, [r3, #28]
 8003052:	2b01      	cmp	r3, #1
 8003054:	d101      	bne.n	800305a <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e01e      	b.n	8003098 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800305a:	4b12      	ldr	r3, [pc, #72]	; (80030a4 <HAL_RCC_OscConfig+0x1078>)
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003062:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003066:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800306a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800306e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	6a1b      	ldr	r3, [r3, #32]
 8003076:	429a      	cmp	r2, r3
 8003078:	d10b      	bne.n	8003092 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800307a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800307e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003082:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003086:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800308e:	429a      	cmp	r2, r3
 8003090:	d001      	beq.n	8003096 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e000      	b.n	8003098 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8003096:	2300      	movs	r3, #0
}
 8003098:	4618      	mov	r0, r3
 800309a:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	40021000 	.word	0x40021000

080030a8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b09e      	sub	sp, #120	; 0x78
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
 80030b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80030b2:	2300      	movs	r3, #0
 80030b4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d101      	bne.n	80030c0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e162      	b.n	8003386 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80030c0:	4b90      	ldr	r3, [pc, #576]	; (8003304 <HAL_RCC_ClockConfig+0x25c>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0307 	and.w	r3, r3, #7
 80030c8:	683a      	ldr	r2, [r7, #0]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d910      	bls.n	80030f0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030ce:	4b8d      	ldr	r3, [pc, #564]	; (8003304 <HAL_RCC_ClockConfig+0x25c>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f023 0207 	bic.w	r2, r3, #7
 80030d6:	498b      	ldr	r1, [pc, #556]	; (8003304 <HAL_RCC_ClockConfig+0x25c>)
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	4313      	orrs	r3, r2
 80030dc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030de:	4b89      	ldr	r3, [pc, #548]	; (8003304 <HAL_RCC_ClockConfig+0x25c>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0307 	and.w	r3, r3, #7
 80030e6:	683a      	ldr	r2, [r7, #0]
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d001      	beq.n	80030f0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e14a      	b.n	8003386 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0302 	and.w	r3, r3, #2
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d008      	beq.n	800310e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030fc:	4b82      	ldr	r3, [pc, #520]	; (8003308 <HAL_RCC_ClockConfig+0x260>)
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	497f      	ldr	r1, [pc, #508]	; (8003308 <HAL_RCC_ClockConfig+0x260>)
 800310a:	4313      	orrs	r3, r2
 800310c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 0301 	and.w	r3, r3, #1
 8003116:	2b00      	cmp	r3, #0
 8003118:	f000 80dc 	beq.w	80032d4 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	2b01      	cmp	r3, #1
 8003122:	d13c      	bne.n	800319e <HAL_RCC_ClockConfig+0xf6>
 8003124:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003128:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800312a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800312c:	fa93 f3a3 	rbit	r3, r3
 8003130:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003132:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003134:	fab3 f383 	clz	r3, r3
 8003138:	b2db      	uxtb	r3, r3
 800313a:	095b      	lsrs	r3, r3, #5
 800313c:	b2db      	uxtb	r3, r3
 800313e:	f043 0301 	orr.w	r3, r3, #1
 8003142:	b2db      	uxtb	r3, r3
 8003144:	2b01      	cmp	r3, #1
 8003146:	d102      	bne.n	800314e <HAL_RCC_ClockConfig+0xa6>
 8003148:	4b6f      	ldr	r3, [pc, #444]	; (8003308 <HAL_RCC_ClockConfig+0x260>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	e00f      	b.n	800316e <HAL_RCC_ClockConfig+0xc6>
 800314e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003152:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003154:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003156:	fa93 f3a3 	rbit	r3, r3
 800315a:	667b      	str	r3, [r7, #100]	; 0x64
 800315c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003160:	663b      	str	r3, [r7, #96]	; 0x60
 8003162:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003164:	fa93 f3a3 	rbit	r3, r3
 8003168:	65fb      	str	r3, [r7, #92]	; 0x5c
 800316a:	4b67      	ldr	r3, [pc, #412]	; (8003308 <HAL_RCC_ClockConfig+0x260>)
 800316c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800316e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003172:	65ba      	str	r2, [r7, #88]	; 0x58
 8003174:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003176:	fa92 f2a2 	rbit	r2, r2
 800317a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800317c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800317e:	fab2 f282 	clz	r2, r2
 8003182:	b2d2      	uxtb	r2, r2
 8003184:	f042 0220 	orr.w	r2, r2, #32
 8003188:	b2d2      	uxtb	r2, r2
 800318a:	f002 021f 	and.w	r2, r2, #31
 800318e:	2101      	movs	r1, #1
 8003190:	fa01 f202 	lsl.w	r2, r1, r2
 8003194:	4013      	ands	r3, r2
 8003196:	2b00      	cmp	r3, #0
 8003198:	d17b      	bne.n	8003292 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e0f3      	b.n	8003386 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d13c      	bne.n	8003220 <HAL_RCC_ClockConfig+0x178>
 80031a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031aa:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80031ae:	fa93 f3a3 	rbit	r3, r3
 80031b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80031b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031b6:	fab3 f383 	clz	r3, r3
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	095b      	lsrs	r3, r3, #5
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	f043 0301 	orr.w	r3, r3, #1
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d102      	bne.n	80031d0 <HAL_RCC_ClockConfig+0x128>
 80031ca:	4b4f      	ldr	r3, [pc, #316]	; (8003308 <HAL_RCC_ClockConfig+0x260>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	e00f      	b.n	80031f0 <HAL_RCC_ClockConfig+0x148>
 80031d0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031d4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80031d8:	fa93 f3a3 	rbit	r3, r3
 80031dc:	647b      	str	r3, [r7, #68]	; 0x44
 80031de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031e2:	643b      	str	r3, [r7, #64]	; 0x40
 80031e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80031e6:	fa93 f3a3 	rbit	r3, r3
 80031ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80031ec:	4b46      	ldr	r3, [pc, #280]	; (8003308 <HAL_RCC_ClockConfig+0x260>)
 80031ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031f4:	63ba      	str	r2, [r7, #56]	; 0x38
 80031f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80031f8:	fa92 f2a2 	rbit	r2, r2
 80031fc:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80031fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003200:	fab2 f282 	clz	r2, r2
 8003204:	b2d2      	uxtb	r2, r2
 8003206:	f042 0220 	orr.w	r2, r2, #32
 800320a:	b2d2      	uxtb	r2, r2
 800320c:	f002 021f 	and.w	r2, r2, #31
 8003210:	2101      	movs	r1, #1
 8003212:	fa01 f202 	lsl.w	r2, r1, r2
 8003216:	4013      	ands	r3, r2
 8003218:	2b00      	cmp	r3, #0
 800321a:	d13a      	bne.n	8003292 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	e0b2      	b.n	8003386 <HAL_RCC_ClockConfig+0x2de>
 8003220:	2302      	movs	r3, #2
 8003222:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003226:	fa93 f3a3 	rbit	r3, r3
 800322a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800322c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800322e:	fab3 f383 	clz	r3, r3
 8003232:	b2db      	uxtb	r3, r3
 8003234:	095b      	lsrs	r3, r3, #5
 8003236:	b2db      	uxtb	r3, r3
 8003238:	f043 0301 	orr.w	r3, r3, #1
 800323c:	b2db      	uxtb	r3, r3
 800323e:	2b01      	cmp	r3, #1
 8003240:	d102      	bne.n	8003248 <HAL_RCC_ClockConfig+0x1a0>
 8003242:	4b31      	ldr	r3, [pc, #196]	; (8003308 <HAL_RCC_ClockConfig+0x260>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	e00d      	b.n	8003264 <HAL_RCC_ClockConfig+0x1bc>
 8003248:	2302      	movs	r3, #2
 800324a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800324c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800324e:	fa93 f3a3 	rbit	r3, r3
 8003252:	627b      	str	r3, [r7, #36]	; 0x24
 8003254:	2302      	movs	r3, #2
 8003256:	623b      	str	r3, [r7, #32]
 8003258:	6a3b      	ldr	r3, [r7, #32]
 800325a:	fa93 f3a3 	rbit	r3, r3
 800325e:	61fb      	str	r3, [r7, #28]
 8003260:	4b29      	ldr	r3, [pc, #164]	; (8003308 <HAL_RCC_ClockConfig+0x260>)
 8003262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003264:	2202      	movs	r2, #2
 8003266:	61ba      	str	r2, [r7, #24]
 8003268:	69ba      	ldr	r2, [r7, #24]
 800326a:	fa92 f2a2 	rbit	r2, r2
 800326e:	617a      	str	r2, [r7, #20]
  return result;
 8003270:	697a      	ldr	r2, [r7, #20]
 8003272:	fab2 f282 	clz	r2, r2
 8003276:	b2d2      	uxtb	r2, r2
 8003278:	f042 0220 	orr.w	r2, r2, #32
 800327c:	b2d2      	uxtb	r2, r2
 800327e:	f002 021f 	and.w	r2, r2, #31
 8003282:	2101      	movs	r1, #1
 8003284:	fa01 f202 	lsl.w	r2, r1, r2
 8003288:	4013      	ands	r3, r2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d101      	bne.n	8003292 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e079      	b.n	8003386 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003292:	4b1d      	ldr	r3, [pc, #116]	; (8003308 <HAL_RCC_ClockConfig+0x260>)
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f023 0203 	bic.w	r2, r3, #3
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	491a      	ldr	r1, [pc, #104]	; (8003308 <HAL_RCC_ClockConfig+0x260>)
 80032a0:	4313      	orrs	r3, r2
 80032a2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032a4:	f7fe f9de 	bl	8001664 <HAL_GetTick>
 80032a8:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032aa:	e00a      	b.n	80032c2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032ac:	f7fe f9da 	bl	8001664 <HAL_GetTick>
 80032b0:	4602      	mov	r2, r0
 80032b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d901      	bls.n	80032c2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	e061      	b.n	8003386 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032c2:	4b11      	ldr	r3, [pc, #68]	; (8003308 <HAL_RCC_ClockConfig+0x260>)
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	f003 020c 	and.w	r2, r3, #12
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d1eb      	bne.n	80032ac <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032d4:	4b0b      	ldr	r3, [pc, #44]	; (8003304 <HAL_RCC_ClockConfig+0x25c>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0307 	and.w	r3, r3, #7
 80032dc:	683a      	ldr	r2, [r7, #0]
 80032de:	429a      	cmp	r2, r3
 80032e0:	d214      	bcs.n	800330c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032e2:	4b08      	ldr	r3, [pc, #32]	; (8003304 <HAL_RCC_ClockConfig+0x25c>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f023 0207 	bic.w	r2, r3, #7
 80032ea:	4906      	ldr	r1, [pc, #24]	; (8003304 <HAL_RCC_ClockConfig+0x25c>)
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032f2:	4b04      	ldr	r3, [pc, #16]	; (8003304 <HAL_RCC_ClockConfig+0x25c>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0307 	and.w	r3, r3, #7
 80032fa:	683a      	ldr	r2, [r7, #0]
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d005      	beq.n	800330c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e040      	b.n	8003386 <HAL_RCC_ClockConfig+0x2de>
 8003304:	40022000 	.word	0x40022000
 8003308:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 0304 	and.w	r3, r3, #4
 8003314:	2b00      	cmp	r3, #0
 8003316:	d008      	beq.n	800332a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003318:	4b1d      	ldr	r3, [pc, #116]	; (8003390 <HAL_RCC_ClockConfig+0x2e8>)
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	68db      	ldr	r3, [r3, #12]
 8003324:	491a      	ldr	r1, [pc, #104]	; (8003390 <HAL_RCC_ClockConfig+0x2e8>)
 8003326:	4313      	orrs	r3, r2
 8003328:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 0308 	and.w	r3, r3, #8
 8003332:	2b00      	cmp	r3, #0
 8003334:	d009      	beq.n	800334a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003336:	4b16      	ldr	r3, [pc, #88]	; (8003390 <HAL_RCC_ClockConfig+0x2e8>)
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	691b      	ldr	r3, [r3, #16]
 8003342:	00db      	lsls	r3, r3, #3
 8003344:	4912      	ldr	r1, [pc, #72]	; (8003390 <HAL_RCC_ClockConfig+0x2e8>)
 8003346:	4313      	orrs	r3, r2
 8003348:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800334a:	f000 f829 	bl	80033a0 <HAL_RCC_GetSysClockFreq>
 800334e:	4601      	mov	r1, r0
 8003350:	4b0f      	ldr	r3, [pc, #60]	; (8003390 <HAL_RCC_ClockConfig+0x2e8>)
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003358:	22f0      	movs	r2, #240	; 0xf0
 800335a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800335c:	693a      	ldr	r2, [r7, #16]
 800335e:	fa92 f2a2 	rbit	r2, r2
 8003362:	60fa      	str	r2, [r7, #12]
  return result;
 8003364:	68fa      	ldr	r2, [r7, #12]
 8003366:	fab2 f282 	clz	r2, r2
 800336a:	b2d2      	uxtb	r2, r2
 800336c:	40d3      	lsrs	r3, r2
 800336e:	4a09      	ldr	r2, [pc, #36]	; (8003394 <HAL_RCC_ClockConfig+0x2ec>)
 8003370:	5cd3      	ldrb	r3, [r2, r3]
 8003372:	fa21 f303 	lsr.w	r3, r1, r3
 8003376:	4a08      	ldr	r2, [pc, #32]	; (8003398 <HAL_RCC_ClockConfig+0x2f0>)
 8003378:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800337a:	4b08      	ldr	r3, [pc, #32]	; (800339c <HAL_RCC_ClockConfig+0x2f4>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4618      	mov	r0, r3
 8003380:	f7fe f92c 	bl	80015dc <HAL_InitTick>
  
  return HAL_OK;
 8003384:	2300      	movs	r3, #0
}
 8003386:	4618      	mov	r0, r3
 8003388:	3778      	adds	r7, #120	; 0x78
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	40021000 	.word	0x40021000
 8003394:	08005898 	.word	0x08005898
 8003398:	20000000 	.word	0x20000000
 800339c:	20000004 	.word	0x20000004

080033a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b08b      	sub	sp, #44	; 0x2c
 80033a4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80033a6:	2300      	movs	r3, #0
 80033a8:	61fb      	str	r3, [r7, #28]
 80033aa:	2300      	movs	r3, #0
 80033ac:	61bb      	str	r3, [r7, #24]
 80033ae:	2300      	movs	r3, #0
 80033b0:	627b      	str	r3, [r7, #36]	; 0x24
 80033b2:	2300      	movs	r3, #0
 80033b4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80033b6:	2300      	movs	r3, #0
 80033b8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80033ba:	4b29      	ldr	r3, [pc, #164]	; (8003460 <HAL_RCC_GetSysClockFreq+0xc0>)
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80033c0:	69fb      	ldr	r3, [r7, #28]
 80033c2:	f003 030c 	and.w	r3, r3, #12
 80033c6:	2b04      	cmp	r3, #4
 80033c8:	d002      	beq.n	80033d0 <HAL_RCC_GetSysClockFreq+0x30>
 80033ca:	2b08      	cmp	r3, #8
 80033cc:	d003      	beq.n	80033d6 <HAL_RCC_GetSysClockFreq+0x36>
 80033ce:	e03c      	b.n	800344a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80033d0:	4b24      	ldr	r3, [pc, #144]	; (8003464 <HAL_RCC_GetSysClockFreq+0xc4>)
 80033d2:	623b      	str	r3, [r7, #32]
      break;
 80033d4:	e03c      	b.n	8003450 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80033dc:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80033e0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033e2:	68ba      	ldr	r2, [r7, #8]
 80033e4:	fa92 f2a2 	rbit	r2, r2
 80033e8:	607a      	str	r2, [r7, #4]
  return result;
 80033ea:	687a      	ldr	r2, [r7, #4]
 80033ec:	fab2 f282 	clz	r2, r2
 80033f0:	b2d2      	uxtb	r2, r2
 80033f2:	40d3      	lsrs	r3, r2
 80033f4:	4a1c      	ldr	r2, [pc, #112]	; (8003468 <HAL_RCC_GetSysClockFreq+0xc8>)
 80033f6:	5cd3      	ldrb	r3, [r2, r3]
 80033f8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80033fa:	4b19      	ldr	r3, [pc, #100]	; (8003460 <HAL_RCC_GetSysClockFreq+0xc0>)
 80033fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033fe:	f003 030f 	and.w	r3, r3, #15
 8003402:	220f      	movs	r2, #15
 8003404:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003406:	693a      	ldr	r2, [r7, #16]
 8003408:	fa92 f2a2 	rbit	r2, r2
 800340c:	60fa      	str	r2, [r7, #12]
  return result;
 800340e:	68fa      	ldr	r2, [r7, #12]
 8003410:	fab2 f282 	clz	r2, r2
 8003414:	b2d2      	uxtb	r2, r2
 8003416:	40d3      	lsrs	r3, r2
 8003418:	4a14      	ldr	r2, [pc, #80]	; (800346c <HAL_RCC_GetSysClockFreq+0xcc>)
 800341a:	5cd3      	ldrb	r3, [r2, r3]
 800341c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d008      	beq.n	800343a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003428:	4a0e      	ldr	r2, [pc, #56]	; (8003464 <HAL_RCC_GetSysClockFreq+0xc4>)
 800342a:	69bb      	ldr	r3, [r7, #24]
 800342c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	fb02 f303 	mul.w	r3, r2, r3
 8003436:	627b      	str	r3, [r7, #36]	; 0x24
 8003438:	e004      	b.n	8003444 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	4a0c      	ldr	r2, [pc, #48]	; (8003470 <HAL_RCC_GetSysClockFreq+0xd0>)
 800343e:	fb02 f303 	mul.w	r3, r2, r3
 8003442:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003446:	623b      	str	r3, [r7, #32]
      break;
 8003448:	e002      	b.n	8003450 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800344a:	4b06      	ldr	r3, [pc, #24]	; (8003464 <HAL_RCC_GetSysClockFreq+0xc4>)
 800344c:	623b      	str	r3, [r7, #32]
      break;
 800344e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003450:	6a3b      	ldr	r3, [r7, #32]
}
 8003452:	4618      	mov	r0, r3
 8003454:	372c      	adds	r7, #44	; 0x2c
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr
 800345e:	bf00      	nop
 8003460:	40021000 	.word	0x40021000
 8003464:	007a1200 	.word	0x007a1200
 8003468:	080058a8 	.word	0x080058a8
 800346c:	080058b8 	.word	0x080058b8
 8003470:	003d0900 	.word	0x003d0900

08003474 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b092      	sub	sp, #72	; 0x48
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800347c:	2300      	movs	r3, #0
 800347e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003480:	2300      	movs	r3, #0
 8003482:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003484:	2300      	movs	r3, #0
 8003486:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003492:	2b00      	cmp	r3, #0
 8003494:	f000 80d4 	beq.w	8003640 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003498:	4b4e      	ldr	r3, [pc, #312]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800349a:	69db      	ldr	r3, [r3, #28]
 800349c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d10e      	bne.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034a4:	4b4b      	ldr	r3, [pc, #300]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034a6:	69db      	ldr	r3, [r3, #28]
 80034a8:	4a4a      	ldr	r2, [pc, #296]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034ae:	61d3      	str	r3, [r2, #28]
 80034b0:	4b48      	ldr	r3, [pc, #288]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034b2:	69db      	ldr	r3, [r3, #28]
 80034b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034b8:	60bb      	str	r3, [r7, #8]
 80034ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034bc:	2301      	movs	r3, #1
 80034be:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034c2:	4b45      	ldr	r3, [pc, #276]	; (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d118      	bne.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034ce:	4b42      	ldr	r3, [pc, #264]	; (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a41      	ldr	r2, [pc, #260]	; (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034d8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034da:	f7fe f8c3 	bl	8001664 <HAL_GetTick>
 80034de:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034e0:	e008      	b.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034e2:	f7fe f8bf 	bl	8001664 <HAL_GetTick>
 80034e6:	4602      	mov	r2, r0
 80034e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	2b64      	cmp	r3, #100	; 0x64
 80034ee:	d901      	bls.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80034f0:	2303      	movs	r3, #3
 80034f2:	e169      	b.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034f4:	4b38      	ldr	r3, [pc, #224]	; (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d0f0      	beq.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003500:	4b34      	ldr	r3, [pc, #208]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003502:	6a1b      	ldr	r3, [r3, #32]
 8003504:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003508:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800350a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800350c:	2b00      	cmp	r3, #0
 800350e:	f000 8084 	beq.w	800361a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800351a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800351c:	429a      	cmp	r2, r3
 800351e:	d07c      	beq.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003520:	4b2c      	ldr	r3, [pc, #176]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003522:	6a1b      	ldr	r3, [r3, #32]
 8003524:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003528:	63fb      	str	r3, [r7, #60]	; 0x3c
 800352a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800352e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003532:	fa93 f3a3 	rbit	r3, r3
 8003536:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800353a:	fab3 f383 	clz	r3, r3
 800353e:	b2db      	uxtb	r3, r3
 8003540:	461a      	mov	r2, r3
 8003542:	4b26      	ldr	r3, [pc, #152]	; (80035dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003544:	4413      	add	r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	461a      	mov	r2, r3
 800354a:	2301      	movs	r3, #1
 800354c:	6013      	str	r3, [r2, #0]
 800354e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003552:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003556:	fa93 f3a3 	rbit	r3, r3
 800355a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800355c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800355e:	fab3 f383 	clz	r3, r3
 8003562:	b2db      	uxtb	r3, r3
 8003564:	461a      	mov	r2, r3
 8003566:	4b1d      	ldr	r3, [pc, #116]	; (80035dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003568:	4413      	add	r3, r2
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	461a      	mov	r2, r3
 800356e:	2300      	movs	r3, #0
 8003570:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003572:	4a18      	ldr	r2, [pc, #96]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003574:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003576:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003578:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800357a:	f003 0301 	and.w	r3, r3, #1
 800357e:	2b00      	cmp	r3, #0
 8003580:	d04b      	beq.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003582:	f7fe f86f 	bl	8001664 <HAL_GetTick>
 8003586:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003588:	e00a      	b.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800358a:	f7fe f86b 	bl	8001664 <HAL_GetTick>
 800358e:	4602      	mov	r2, r0
 8003590:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003592:	1ad3      	subs	r3, r2, r3
 8003594:	f241 3288 	movw	r2, #5000	; 0x1388
 8003598:	4293      	cmp	r3, r2
 800359a:	d901      	bls.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800359c:	2303      	movs	r3, #3
 800359e:	e113      	b.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x354>
 80035a0:	2302      	movs	r3, #2
 80035a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035a6:	fa93 f3a3 	rbit	r3, r3
 80035aa:	627b      	str	r3, [r7, #36]	; 0x24
 80035ac:	2302      	movs	r3, #2
 80035ae:	623b      	str	r3, [r7, #32]
 80035b0:	6a3b      	ldr	r3, [r7, #32]
 80035b2:	fa93 f3a3 	rbit	r3, r3
 80035b6:	61fb      	str	r3, [r7, #28]
  return result;
 80035b8:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035ba:	fab3 f383 	clz	r3, r3
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	095b      	lsrs	r3, r3, #5
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	f043 0302 	orr.w	r3, r3, #2
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d108      	bne.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80035ce:	4b01      	ldr	r3, [pc, #4]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035d0:	6a1b      	ldr	r3, [r3, #32]
 80035d2:	e00d      	b.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80035d4:	40021000 	.word	0x40021000
 80035d8:	40007000 	.word	0x40007000
 80035dc:	10908100 	.word	0x10908100
 80035e0:	2302      	movs	r3, #2
 80035e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	fa93 f3a3 	rbit	r3, r3
 80035ea:	617b      	str	r3, [r7, #20]
 80035ec:	4b78      	ldr	r3, [pc, #480]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80035ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f0:	2202      	movs	r2, #2
 80035f2:	613a      	str	r2, [r7, #16]
 80035f4:	693a      	ldr	r2, [r7, #16]
 80035f6:	fa92 f2a2 	rbit	r2, r2
 80035fa:	60fa      	str	r2, [r7, #12]
  return result;
 80035fc:	68fa      	ldr	r2, [r7, #12]
 80035fe:	fab2 f282 	clz	r2, r2
 8003602:	b2d2      	uxtb	r2, r2
 8003604:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003608:	b2d2      	uxtb	r2, r2
 800360a:	f002 021f 	and.w	r2, r2, #31
 800360e:	2101      	movs	r1, #1
 8003610:	fa01 f202 	lsl.w	r2, r1, r2
 8003614:	4013      	ands	r3, r2
 8003616:	2b00      	cmp	r3, #0
 8003618:	d0b7      	beq.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800361a:	4b6d      	ldr	r3, [pc, #436]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800361c:	6a1b      	ldr	r3, [r3, #32]
 800361e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	496a      	ldr	r1, [pc, #424]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003628:	4313      	orrs	r3, r2
 800362a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800362c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003630:	2b01      	cmp	r3, #1
 8003632:	d105      	bne.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003634:	4b66      	ldr	r3, [pc, #408]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003636:	69db      	ldr	r3, [r3, #28]
 8003638:	4a65      	ldr	r2, [pc, #404]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800363a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800363e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 0301 	and.w	r3, r3, #1
 8003648:	2b00      	cmp	r3, #0
 800364a:	d008      	beq.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800364c:	4b60      	ldr	r3, [pc, #384]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800364e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003650:	f023 0203 	bic.w	r2, r3, #3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	495d      	ldr	r1, [pc, #372]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800365a:	4313      	orrs	r3, r2
 800365c:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 0302 	and.w	r3, r3, #2
 8003666:	2b00      	cmp	r3, #0
 8003668:	d008      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800366a:	4b59      	ldr	r3, [pc, #356]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800366c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800366e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	68db      	ldr	r3, [r3, #12]
 8003676:	4956      	ldr	r1, [pc, #344]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003678:	4313      	orrs	r3, r2
 800367a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 0304 	and.w	r3, r3, #4
 8003684:	2b00      	cmp	r3, #0
 8003686:	d008      	beq.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003688:	4b51      	ldr	r3, [pc, #324]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800368a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800368c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	691b      	ldr	r3, [r3, #16]
 8003694:	494e      	ldr	r1, [pc, #312]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003696:	4313      	orrs	r3, r2
 8003698:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 0320 	and.w	r3, r3, #32
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d008      	beq.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80036a6:	4b4a      	ldr	r3, [pc, #296]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80036a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036aa:	f023 0210 	bic.w	r2, r3, #16
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	69db      	ldr	r3, [r3, #28]
 80036b2:	4947      	ldr	r1, [pc, #284]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80036b4:	4313      	orrs	r3, r2
 80036b6:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d008      	beq.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80036c4:	4b42      	ldr	r3, [pc, #264]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036d0:	493f      	ldr	r1, [pc, #252]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80036d2:	4313      	orrs	r3, r2
 80036d4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d008      	beq.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80036e2:	4b3b      	ldr	r3, [pc, #236]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80036e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e6:	f023 0220 	bic.w	r2, r3, #32
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6a1b      	ldr	r3, [r3, #32]
 80036ee:	4938      	ldr	r1, [pc, #224]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80036f0:	4313      	orrs	r3, r2
 80036f2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f003 0308 	and.w	r3, r3, #8
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d008      	beq.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003700:	4b33      	ldr	r3, [pc, #204]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003704:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	695b      	ldr	r3, [r3, #20]
 800370c:	4930      	ldr	r1, [pc, #192]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800370e:	4313      	orrs	r3, r2
 8003710:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 0310 	and.w	r3, r3, #16
 800371a:	2b00      	cmp	r3, #0
 800371c:	d008      	beq.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800371e:	4b2c      	ldr	r3, [pc, #176]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003722:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	699b      	ldr	r3, [r3, #24]
 800372a:	4929      	ldr	r1, [pc, #164]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800372c:	4313      	orrs	r3, r2
 800372e:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003738:	2b00      	cmp	r3, #0
 800373a:	d008      	beq.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800373c:	4b24      	ldr	r3, [pc, #144]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003748:	4921      	ldr	r1, [pc, #132]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800374a:	4313      	orrs	r3, r2
 800374c:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003756:	2b00      	cmp	r3, #0
 8003758:	d008      	beq.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800375a:	4b1d      	ldr	r3, [pc, #116]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800375c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800375e:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003766:	491a      	ldr	r1, [pc, #104]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003768:	4313      	orrs	r3, r2
 800376a:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003774:	2b00      	cmp	r3, #0
 8003776:	d008      	beq.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003778:	4b15      	ldr	r3, [pc, #84]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800377a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800377c:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003784:	4912      	ldr	r1, [pc, #72]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003786:	4313      	orrs	r3, r2
 8003788:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003792:	2b00      	cmp	r3, #0
 8003794:	d008      	beq.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003796:	4b0e      	ldr	r3, [pc, #56]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800379a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037a2:	490b      	ldr	r1, [pc, #44]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80037a4:	4313      	orrs	r3, r2
 80037a6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d008      	beq.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80037b4:	4b06      	ldr	r3, [pc, #24]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80037b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037c0:	4903      	ldr	r1, [pc, #12]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80037c2:	4313      	orrs	r3, r2
 80037c4:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80037c6:	2300      	movs	r3, #0
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3748      	adds	r7, #72	; 0x48
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	40021000 	.word	0x40021000

080037d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b084      	sub	sp, #16
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d101      	bne.n	80037e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e09d      	b.n	8003922 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d108      	bne.n	8003800 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80037f6:	d009      	beq.n	800380c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2200      	movs	r2, #0
 80037fc:	61da      	str	r2, [r3, #28]
 80037fe:	e005      	b.n	800380c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2200      	movs	r2, #0
 800380a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003818:	b2db      	uxtb	r3, r3
 800381a:	2b00      	cmp	r3, #0
 800381c:	d106      	bne.n	800382c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2200      	movs	r2, #0
 8003822:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	f7fd fc3e 	bl	80010a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2202      	movs	r2, #2
 8003830:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003842:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	68db      	ldr	r3, [r3, #12]
 8003848:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800384c:	d902      	bls.n	8003854 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800384e:	2300      	movs	r3, #0
 8003850:	60fb      	str	r3, [r7, #12]
 8003852:	e002      	b.n	800385a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003854:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003858:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	68db      	ldr	r3, [r3, #12]
 800385e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003862:	d007      	beq.n	8003874 <HAL_SPI_Init+0xa0>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800386c:	d002      	beq.n	8003874 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2200      	movs	r2, #0
 8003872:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003884:	431a      	orrs	r2, r3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	691b      	ldr	r3, [r3, #16]
 800388a:	f003 0302 	and.w	r3, r3, #2
 800388e:	431a      	orrs	r2, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	695b      	ldr	r3, [r3, #20]
 8003894:	f003 0301 	and.w	r3, r3, #1
 8003898:	431a      	orrs	r2, r3
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	699b      	ldr	r3, [r3, #24]
 800389e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80038a2:	431a      	orrs	r2, r3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	69db      	ldr	r3, [r3, #28]
 80038a8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80038ac:	431a      	orrs	r2, r3
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6a1b      	ldr	r3, [r3, #32]
 80038b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038b6:	ea42 0103 	orr.w	r1, r2, r3
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038be:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	430a      	orrs	r2, r1
 80038c8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	699b      	ldr	r3, [r3, #24]
 80038ce:	0c1b      	lsrs	r3, r3, #16
 80038d0:	f003 0204 	and.w	r2, r3, #4
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d8:	f003 0310 	and.w	r3, r3, #16
 80038dc:	431a      	orrs	r2, r3
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038e2:	f003 0308 	and.w	r3, r3, #8
 80038e6:	431a      	orrs	r2, r3
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	68db      	ldr	r3, [r3, #12]
 80038ec:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80038f0:	ea42 0103 	orr.w	r1, r2, r3
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	430a      	orrs	r2, r1
 8003900:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	69da      	ldr	r2, [r3, #28]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003910:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2200      	movs	r2, #0
 8003916:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003920:	2300      	movs	r3, #0
}
 8003922:	4618      	mov	r0, r3
 8003924:	3710      	adds	r7, #16
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}

0800392a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800392a:	b580      	push	{r7, lr}
 800392c:	b088      	sub	sp, #32
 800392e:	af00      	add	r7, sp, #0
 8003930:	60f8      	str	r0, [r7, #12]
 8003932:	60b9      	str	r1, [r7, #8]
 8003934:	603b      	str	r3, [r7, #0]
 8003936:	4613      	mov	r3, r2
 8003938:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800393a:	2300      	movs	r3, #0
 800393c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003944:	2b01      	cmp	r3, #1
 8003946:	d101      	bne.n	800394c <HAL_SPI_Transmit+0x22>
 8003948:	2302      	movs	r3, #2
 800394a:	e158      	b.n	8003bfe <HAL_SPI_Transmit+0x2d4>
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2201      	movs	r2, #1
 8003950:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003954:	f7fd fe86 	bl	8001664 <HAL_GetTick>
 8003958:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800395a:	88fb      	ldrh	r3, [r7, #6]
 800395c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003964:	b2db      	uxtb	r3, r3
 8003966:	2b01      	cmp	r3, #1
 8003968:	d002      	beq.n	8003970 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800396a:	2302      	movs	r3, #2
 800396c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800396e:	e13d      	b.n	8003bec <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d002      	beq.n	800397c <HAL_SPI_Transmit+0x52>
 8003976:	88fb      	ldrh	r3, [r7, #6]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d102      	bne.n	8003982 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003980:	e134      	b.n	8003bec <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2203      	movs	r2, #3
 8003986:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2200      	movs	r2, #0
 800398e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	68ba      	ldr	r2, [r7, #8]
 8003994:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	88fa      	ldrh	r2, [r7, #6]
 800399a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	88fa      	ldrh	r2, [r7, #6]
 80039a0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2200      	movs	r2, #0
 80039a6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2200      	movs	r2, #0
 80039b4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2200      	movs	r2, #0
 80039bc:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2200      	movs	r2, #0
 80039c2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039cc:	d10f      	bne.n	80039ee <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039dc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80039ec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039f8:	2b40      	cmp	r3, #64	; 0x40
 80039fa:	d007      	beq.n	8003a0c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a0a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	68db      	ldr	r3, [r3, #12]
 8003a10:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003a14:	d94b      	bls.n	8003aae <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d002      	beq.n	8003a24 <HAL_SPI_Transmit+0xfa>
 8003a1e:	8afb      	ldrh	r3, [r7, #22]
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d13e      	bne.n	8003aa2 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a28:	881a      	ldrh	r2, [r3, #0]
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a34:	1c9a      	adds	r2, r3, #2
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a3e:	b29b      	uxth	r3, r3
 8003a40:	3b01      	subs	r3, #1
 8003a42:	b29a      	uxth	r2, r3
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003a48:	e02b      	b.n	8003aa2 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	f003 0302 	and.w	r3, r3, #2
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	d112      	bne.n	8003a7e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a5c:	881a      	ldrh	r2, [r3, #0]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a68:	1c9a      	adds	r2, r3, #2
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a72:	b29b      	uxth	r3, r3
 8003a74:	3b01      	subs	r3, #1
 8003a76:	b29a      	uxth	r2, r3
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003a7c:	e011      	b.n	8003aa2 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a7e:	f7fd fdf1 	bl	8001664 <HAL_GetTick>
 8003a82:	4602      	mov	r2, r0
 8003a84:	69bb      	ldr	r3, [r7, #24]
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	683a      	ldr	r2, [r7, #0]
 8003a8a:	429a      	cmp	r2, r3
 8003a8c:	d803      	bhi.n	8003a96 <HAL_SPI_Transmit+0x16c>
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a94:	d102      	bne.n	8003a9c <HAL_SPI_Transmit+0x172>
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d102      	bne.n	8003aa2 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003aa0:	e0a4      	b.n	8003bec <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003aa6:	b29b      	uxth	r3, r3
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d1ce      	bne.n	8003a4a <HAL_SPI_Transmit+0x120>
 8003aac:	e07c      	b.n	8003ba8 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d002      	beq.n	8003abc <HAL_SPI_Transmit+0x192>
 8003ab6:	8afb      	ldrh	r3, [r7, #22]
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d170      	bne.n	8003b9e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ac0:	b29b      	uxth	r3, r3
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d912      	bls.n	8003aec <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aca:	881a      	ldrh	r2, [r3, #0]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ad6:	1c9a      	adds	r2, r3, #2
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ae0:	b29b      	uxth	r3, r3
 8003ae2:	3b02      	subs	r3, #2
 8003ae4:	b29a      	uxth	r2, r3
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003aea:	e058      	b.n	8003b9e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	330c      	adds	r3, #12
 8003af6:	7812      	ldrb	r2, [r2, #0]
 8003af8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003afe:	1c5a      	adds	r2, r3, #1
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b08:	b29b      	uxth	r3, r3
 8003b0a:	3b01      	subs	r3, #1
 8003b0c:	b29a      	uxth	r2, r3
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003b12:	e044      	b.n	8003b9e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	f003 0302 	and.w	r3, r3, #2
 8003b1e:	2b02      	cmp	r3, #2
 8003b20:	d12b      	bne.n	8003b7a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b26:	b29b      	uxth	r3, r3
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d912      	bls.n	8003b52 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b30:	881a      	ldrh	r2, [r3, #0]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b3c:	1c9a      	adds	r2, r3, #2
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b46:	b29b      	uxth	r3, r3
 8003b48:	3b02      	subs	r3, #2
 8003b4a:	b29a      	uxth	r2, r3
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003b50:	e025      	b.n	8003b9e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	330c      	adds	r3, #12
 8003b5c:	7812      	ldrb	r2, [r2, #0]
 8003b5e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b64:	1c5a      	adds	r2, r3, #1
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	3b01      	subs	r3, #1
 8003b72:	b29a      	uxth	r2, r3
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003b78:	e011      	b.n	8003b9e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b7a:	f7fd fd73 	bl	8001664 <HAL_GetTick>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	69bb      	ldr	r3, [r7, #24]
 8003b82:	1ad3      	subs	r3, r2, r3
 8003b84:	683a      	ldr	r2, [r7, #0]
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d803      	bhi.n	8003b92 <HAL_SPI_Transmit+0x268>
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b90:	d102      	bne.n	8003b98 <HAL_SPI_Transmit+0x26e>
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d102      	bne.n	8003b9e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8003b98:	2303      	movs	r3, #3
 8003b9a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003b9c:	e026      	b.n	8003bec <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ba2:	b29b      	uxth	r3, r3
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d1b5      	bne.n	8003b14 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003ba8:	69ba      	ldr	r2, [r7, #24]
 8003baa:	6839      	ldr	r1, [r7, #0]
 8003bac:	68f8      	ldr	r0, [r7, #12]
 8003bae:	f000 f949 	bl	8003e44 <SPI_EndRxTxTransaction>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d002      	beq.n	8003bbe <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2220      	movs	r2, #32
 8003bbc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d10a      	bne.n	8003bdc <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	613b      	str	r3, [r7, #16]
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	68db      	ldr	r3, [r3, #12]
 8003bd0:	613b      	str	r3, [r7, #16]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	613b      	str	r3, [r7, #16]
 8003bda:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d002      	beq.n	8003bea <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	77fb      	strb	r3, [r7, #31]
 8003be8:	e000      	b.n	8003bec <HAL_SPI_Transmit+0x2c2>
  }

error:
 8003bea:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2201      	movs	r2, #1
 8003bf0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003bfc:	7ffb      	ldrb	r3, [r7, #31]
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3720      	adds	r7, #32
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}
	...

08003c08 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b088      	sub	sp, #32
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	60f8      	str	r0, [r7, #12]
 8003c10:	60b9      	str	r1, [r7, #8]
 8003c12:	603b      	str	r3, [r7, #0]
 8003c14:	4613      	mov	r3, r2
 8003c16:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003c18:	f7fd fd24 	bl	8001664 <HAL_GetTick>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c20:	1a9b      	subs	r3, r3, r2
 8003c22:	683a      	ldr	r2, [r7, #0]
 8003c24:	4413      	add	r3, r2
 8003c26:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003c28:	f7fd fd1c 	bl	8001664 <HAL_GetTick>
 8003c2c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003c2e:	4b39      	ldr	r3, [pc, #228]	; (8003d14 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	015b      	lsls	r3, r3, #5
 8003c34:	0d1b      	lsrs	r3, r3, #20
 8003c36:	69fa      	ldr	r2, [r7, #28]
 8003c38:	fb02 f303 	mul.w	r3, r2, r3
 8003c3c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c3e:	e054      	b.n	8003cea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c46:	d050      	beq.n	8003cea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c48:	f7fd fd0c 	bl	8001664 <HAL_GetTick>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	69fa      	ldr	r2, [r7, #28]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d902      	bls.n	8003c5e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003c58:	69fb      	ldr	r3, [r7, #28]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d13d      	bne.n	8003cda <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	685a      	ldr	r2, [r3, #4]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003c6c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c76:	d111      	bne.n	8003c9c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	689b      	ldr	r3, [r3, #8]
 8003c7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c80:	d004      	beq.n	8003c8c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c8a:	d107      	bne.n	8003c9c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c9a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ca0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ca4:	d10f      	bne.n	8003cc6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003cb4:	601a      	str	r2, [r3, #0]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003cc4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2201      	movs	r2, #1
 8003cca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	e017      	b.n	8003d0a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d101      	bne.n	8003ce4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	3b01      	subs	r3, #1
 8003ce8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	689a      	ldr	r2, [r3, #8]
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	68ba      	ldr	r2, [r7, #8]
 8003cf6:	429a      	cmp	r2, r3
 8003cf8:	bf0c      	ite	eq
 8003cfa:	2301      	moveq	r3, #1
 8003cfc:	2300      	movne	r3, #0
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	461a      	mov	r2, r3
 8003d02:	79fb      	ldrb	r3, [r7, #7]
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d19b      	bne.n	8003c40 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003d08:	2300      	movs	r3, #0
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3720      	adds	r7, #32
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	20000000 	.word	0x20000000

08003d18 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b08a      	sub	sp, #40	; 0x28
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	60f8      	str	r0, [r7, #12]
 8003d20:	60b9      	str	r1, [r7, #8]
 8003d22:	607a      	str	r2, [r7, #4]
 8003d24:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003d26:	2300      	movs	r3, #0
 8003d28:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003d2a:	f7fd fc9b 	bl	8001664 <HAL_GetTick>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d32:	1a9b      	subs	r3, r3, r2
 8003d34:	683a      	ldr	r2, [r7, #0]
 8003d36:	4413      	add	r3, r2
 8003d38:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003d3a:	f7fd fc93 	bl	8001664 <HAL_GetTick>
 8003d3e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	330c      	adds	r3, #12
 8003d46:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003d48:	4b3d      	ldr	r3, [pc, #244]	; (8003e40 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	4613      	mov	r3, r2
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	4413      	add	r3, r2
 8003d52:	00da      	lsls	r2, r3, #3
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	0d1b      	lsrs	r3, r3, #20
 8003d58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d5a:	fb02 f303 	mul.w	r3, r2, r3
 8003d5e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003d60:	e060      	b.n	8003e24 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003d68:	d107      	bne.n	8003d7a <SPI_WaitFifoStateUntilTimeout+0x62>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d104      	bne.n	8003d7a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	781b      	ldrb	r3, [r3, #0]
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003d78:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d80:	d050      	beq.n	8003e24 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003d82:	f7fd fc6f 	bl	8001664 <HAL_GetTick>
 8003d86:	4602      	mov	r2, r0
 8003d88:	6a3b      	ldr	r3, [r7, #32]
 8003d8a:	1ad3      	subs	r3, r2, r3
 8003d8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d902      	bls.n	8003d98 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d13d      	bne.n	8003e14 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	685a      	ldr	r2, [r3, #4]
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003da6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003db0:	d111      	bne.n	8003dd6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003dba:	d004      	beq.n	8003dc6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dc4:	d107      	bne.n	8003dd6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	681a      	ldr	r2, [r3, #0]
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003dd4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003dde:	d10f      	bne.n	8003e00 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003dee:	601a      	str	r2, [r3, #0]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003dfe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	2201      	movs	r2, #1
 8003e04:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003e10:	2303      	movs	r3, #3
 8003e12:	e010      	b.n	8003e36 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003e14:	69bb      	ldr	r3, [r7, #24]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d101      	bne.n	8003e1e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8003e1e:	69bb      	ldr	r3, [r7, #24]
 8003e20:	3b01      	subs	r3, #1
 8003e22:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	689a      	ldr	r2, [r3, #8]
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d196      	bne.n	8003d62 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003e34:	2300      	movs	r3, #0
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3728      	adds	r7, #40	; 0x28
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	bf00      	nop
 8003e40:	20000000 	.word	0x20000000

08003e44 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b086      	sub	sp, #24
 8003e48:	af02      	add	r7, sp, #8
 8003e4a:	60f8      	str	r0, [r7, #12]
 8003e4c:	60b9      	str	r1, [r7, #8]
 8003e4e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	9300      	str	r3, [sp, #0]
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	2200      	movs	r2, #0
 8003e58:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003e5c:	68f8      	ldr	r0, [r7, #12]
 8003e5e:	f7ff ff5b 	bl	8003d18 <SPI_WaitFifoStateUntilTimeout>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d007      	beq.n	8003e78 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e6c:	f043 0220 	orr.w	r2, r3, #32
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003e74:	2303      	movs	r3, #3
 8003e76:	e027      	b.n	8003ec8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	9300      	str	r3, [sp, #0]
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	2180      	movs	r1, #128	; 0x80
 8003e82:	68f8      	ldr	r0, [r7, #12]
 8003e84:	f7ff fec0 	bl	8003c08 <SPI_WaitFlagStateUntilTimeout>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d007      	beq.n	8003e9e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e92:	f043 0220 	orr.w	r2, r3, #32
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	e014      	b.n	8003ec8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	9300      	str	r3, [sp, #0]
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003eaa:	68f8      	ldr	r0, [r7, #12]
 8003eac:	f7ff ff34 	bl	8003d18 <SPI_WaitFifoStateUntilTimeout>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d007      	beq.n	8003ec6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003eba:	f043 0220 	orr.w	r2, r3, #32
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	e000      	b.n	8003ec8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003ec6:	2300      	movs	r3, #0
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3710      	adds	r7, #16
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}

08003ed0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b082      	sub	sp, #8
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d101      	bne.n	8003ee2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e049      	b.n	8003f76 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d106      	bne.n	8003efc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f7fd fa8c 	bl	8001414 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2202      	movs	r2, #2
 8003f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	3304      	adds	r3, #4
 8003f0c:	4619      	mov	r1, r3
 8003f0e:	4610      	mov	r0, r2
 8003f10:	f000 fae0 	bl	80044d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2201      	movs	r2, #1
 8003f58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2201      	movs	r2, #1
 8003f60:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2201      	movs	r2, #1
 8003f68:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f74:	2300      	movs	r3, #0
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3708      	adds	r7, #8
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}
	...

08003f80 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b085      	sub	sp, #20
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d001      	beq.n	8003f98 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f94:	2301      	movs	r3, #1
 8003f96:	e04a      	b.n	800402e <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2202      	movs	r2, #2
 8003f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	68da      	ldr	r2, [r3, #12]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f042 0201 	orr.w	r2, r2, #1
 8003fae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a21      	ldr	r2, [pc, #132]	; (800403c <HAL_TIM_Base_Start_IT+0xbc>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d018      	beq.n	8003fec <HAL_TIM_Base_Start_IT+0x6c>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fc2:	d013      	beq.n	8003fec <HAL_TIM_Base_Start_IT+0x6c>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a1d      	ldr	r2, [pc, #116]	; (8004040 <HAL_TIM_Base_Start_IT+0xc0>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d00e      	beq.n	8003fec <HAL_TIM_Base_Start_IT+0x6c>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a1c      	ldr	r2, [pc, #112]	; (8004044 <HAL_TIM_Base_Start_IT+0xc4>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d009      	beq.n	8003fec <HAL_TIM_Base_Start_IT+0x6c>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a1a      	ldr	r2, [pc, #104]	; (8004048 <HAL_TIM_Base_Start_IT+0xc8>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d004      	beq.n	8003fec <HAL_TIM_Base_Start_IT+0x6c>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a19      	ldr	r2, [pc, #100]	; (800404c <HAL_TIM_Base_Start_IT+0xcc>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d115      	bne.n	8004018 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	689a      	ldr	r2, [r3, #8]
 8003ff2:	4b17      	ldr	r3, [pc, #92]	; (8004050 <HAL_TIM_Base_Start_IT+0xd0>)
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2b06      	cmp	r3, #6
 8003ffc:	d015      	beq.n	800402a <HAL_TIM_Base_Start_IT+0xaa>
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004004:	d011      	beq.n	800402a <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f042 0201 	orr.w	r2, r2, #1
 8004014:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004016:	e008      	b.n	800402a <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f042 0201 	orr.w	r2, r2, #1
 8004026:	601a      	str	r2, [r3, #0]
 8004028:	e000      	b.n	800402c <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800402a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800402c:	2300      	movs	r3, #0
}
 800402e:	4618      	mov	r0, r3
 8004030:	3714      	adds	r7, #20
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr
 800403a:	bf00      	nop
 800403c:	40012c00 	.word	0x40012c00
 8004040:	40000400 	.word	0x40000400
 8004044:	40000800 	.word	0x40000800
 8004048:	40013400 	.word	0x40013400
 800404c:	40014000 	.word	0x40014000
 8004050:	00010007 	.word	0x00010007

08004054 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	68da      	ldr	r2, [r3, #12]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f022 0201 	bic.w	r2, r2, #1
 800406a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	6a1a      	ldr	r2, [r3, #32]
 8004072:	f241 1311 	movw	r3, #4369	; 0x1111
 8004076:	4013      	ands	r3, r2
 8004078:	2b00      	cmp	r3, #0
 800407a:	d10f      	bne.n	800409c <HAL_TIM_Base_Stop_IT+0x48>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	6a1a      	ldr	r2, [r3, #32]
 8004082:	f240 4344 	movw	r3, #1092	; 0x444
 8004086:	4013      	ands	r3, r2
 8004088:	2b00      	cmp	r3, #0
 800408a:	d107      	bne.n	800409c <HAL_TIM_Base_Stop_IT+0x48>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f022 0201 	bic.w	r2, r2, #1
 800409a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80040a4:	2300      	movs	r3, #0
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	370c      	adds	r7, #12
 80040aa:	46bd      	mov	sp, r7
 80040ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b0:	4770      	bx	lr

080040b2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80040b2:	b580      	push	{r7, lr}
 80040b4:	b082      	sub	sp, #8
 80040b6:	af00      	add	r7, sp, #0
 80040b8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	691b      	ldr	r3, [r3, #16]
 80040c0:	f003 0302 	and.w	r3, r3, #2
 80040c4:	2b02      	cmp	r3, #2
 80040c6:	d122      	bne.n	800410e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	f003 0302 	and.w	r3, r3, #2
 80040d2:	2b02      	cmp	r3, #2
 80040d4:	d11b      	bne.n	800410e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f06f 0202 	mvn.w	r2, #2
 80040de:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	699b      	ldr	r3, [r3, #24]
 80040ec:	f003 0303 	and.w	r3, r3, #3
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d003      	beq.n	80040fc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80040f4:	6878      	ldr	r0, [r7, #4]
 80040f6:	f000 f9ce 	bl	8004496 <HAL_TIM_IC_CaptureCallback>
 80040fa:	e005      	b.n	8004108 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	f000 f9c0 	bl	8004482 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f000 f9d1 	bl	80044aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	691b      	ldr	r3, [r3, #16]
 8004114:	f003 0304 	and.w	r3, r3, #4
 8004118:	2b04      	cmp	r3, #4
 800411a:	d122      	bne.n	8004162 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	68db      	ldr	r3, [r3, #12]
 8004122:	f003 0304 	and.w	r3, r3, #4
 8004126:	2b04      	cmp	r3, #4
 8004128:	d11b      	bne.n	8004162 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f06f 0204 	mvn.w	r2, #4
 8004132:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2202      	movs	r2, #2
 8004138:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	699b      	ldr	r3, [r3, #24]
 8004140:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004144:	2b00      	cmp	r3, #0
 8004146:	d003      	beq.n	8004150 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004148:	6878      	ldr	r0, [r7, #4]
 800414a:	f000 f9a4 	bl	8004496 <HAL_TIM_IC_CaptureCallback>
 800414e:	e005      	b.n	800415c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f000 f996 	bl	8004482 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f000 f9a7 	bl	80044aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2200      	movs	r2, #0
 8004160:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	691b      	ldr	r3, [r3, #16]
 8004168:	f003 0308 	and.w	r3, r3, #8
 800416c:	2b08      	cmp	r3, #8
 800416e:	d122      	bne.n	80041b6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	68db      	ldr	r3, [r3, #12]
 8004176:	f003 0308 	and.w	r3, r3, #8
 800417a:	2b08      	cmp	r3, #8
 800417c:	d11b      	bne.n	80041b6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f06f 0208 	mvn.w	r2, #8
 8004186:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2204      	movs	r2, #4
 800418c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	69db      	ldr	r3, [r3, #28]
 8004194:	f003 0303 	and.w	r3, r3, #3
 8004198:	2b00      	cmp	r3, #0
 800419a:	d003      	beq.n	80041a4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f000 f97a 	bl	8004496 <HAL_TIM_IC_CaptureCallback>
 80041a2:	e005      	b.n	80041b0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	f000 f96c 	bl	8004482 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f000 f97d 	bl	80044aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	691b      	ldr	r3, [r3, #16]
 80041bc:	f003 0310 	and.w	r3, r3, #16
 80041c0:	2b10      	cmp	r3, #16
 80041c2:	d122      	bne.n	800420a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	f003 0310 	and.w	r3, r3, #16
 80041ce:	2b10      	cmp	r3, #16
 80041d0:	d11b      	bne.n	800420a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f06f 0210 	mvn.w	r2, #16
 80041da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2208      	movs	r2, #8
 80041e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	69db      	ldr	r3, [r3, #28]
 80041e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d003      	beq.n	80041f8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	f000 f950 	bl	8004496 <HAL_TIM_IC_CaptureCallback>
 80041f6:	e005      	b.n	8004204 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f000 f942 	bl	8004482 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f000 f953 	bl	80044aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2200      	movs	r2, #0
 8004208:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	691b      	ldr	r3, [r3, #16]
 8004210:	f003 0301 	and.w	r3, r3, #1
 8004214:	2b01      	cmp	r3, #1
 8004216:	d10e      	bne.n	8004236 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	68db      	ldr	r3, [r3, #12]
 800421e:	f003 0301 	and.w	r3, r3, #1
 8004222:	2b01      	cmp	r3, #1
 8004224:	d107      	bne.n	8004236 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f06f 0201 	mvn.w	r2, #1
 800422e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f7fc fe6f 	bl	8000f14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	691b      	ldr	r3, [r3, #16]
 800423c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004240:	2b80      	cmp	r3, #128	; 0x80
 8004242:	d10e      	bne.n	8004262 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	68db      	ldr	r3, [r3, #12]
 800424a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800424e:	2b80      	cmp	r3, #128	; 0x80
 8004250:	d107      	bne.n	8004262 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800425a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800425c:	6878      	ldr	r0, [r7, #4]
 800425e:	f000 faed 	bl	800483c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	691b      	ldr	r3, [r3, #16]
 8004268:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800426c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004270:	d10e      	bne.n	8004290 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800427c:	2b80      	cmp	r3, #128	; 0x80
 800427e:	d107      	bne.n	8004290 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004288:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f000 fae0 	bl	8004850 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	691b      	ldr	r3, [r3, #16]
 8004296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800429a:	2b40      	cmp	r3, #64	; 0x40
 800429c:	d10e      	bne.n	80042bc <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	68db      	ldr	r3, [r3, #12]
 80042a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042a8:	2b40      	cmp	r3, #64	; 0x40
 80042aa:	d107      	bne.n	80042bc <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80042b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f000 f901 	bl	80044be <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	691b      	ldr	r3, [r3, #16]
 80042c2:	f003 0320 	and.w	r3, r3, #32
 80042c6:	2b20      	cmp	r3, #32
 80042c8:	d10e      	bne.n	80042e8 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	f003 0320 	and.w	r3, r3, #32
 80042d4:	2b20      	cmp	r3, #32
 80042d6:	d107      	bne.n	80042e8 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f06f 0220 	mvn.w	r2, #32
 80042e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f000 faa0 	bl	8004828 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80042e8:	bf00      	nop
 80042ea:	3708      	adds	r7, #8
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}

080042f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b084      	sub	sp, #16
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042fa:	2300      	movs	r3, #0
 80042fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004304:	2b01      	cmp	r3, #1
 8004306:	d101      	bne.n	800430c <HAL_TIM_ConfigClockSource+0x1c>
 8004308:	2302      	movs	r3, #2
 800430a:	e0b6      	b.n	800447a <HAL_TIM_ConfigClockSource+0x18a>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2202      	movs	r2, #2
 8004318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800432a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800432e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004336:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	68ba      	ldr	r2, [r7, #8]
 800433e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004348:	d03e      	beq.n	80043c8 <HAL_TIM_ConfigClockSource+0xd8>
 800434a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800434e:	f200 8087 	bhi.w	8004460 <HAL_TIM_ConfigClockSource+0x170>
 8004352:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004356:	f000 8086 	beq.w	8004466 <HAL_TIM_ConfigClockSource+0x176>
 800435a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800435e:	d87f      	bhi.n	8004460 <HAL_TIM_ConfigClockSource+0x170>
 8004360:	2b70      	cmp	r3, #112	; 0x70
 8004362:	d01a      	beq.n	800439a <HAL_TIM_ConfigClockSource+0xaa>
 8004364:	2b70      	cmp	r3, #112	; 0x70
 8004366:	d87b      	bhi.n	8004460 <HAL_TIM_ConfigClockSource+0x170>
 8004368:	2b60      	cmp	r3, #96	; 0x60
 800436a:	d050      	beq.n	800440e <HAL_TIM_ConfigClockSource+0x11e>
 800436c:	2b60      	cmp	r3, #96	; 0x60
 800436e:	d877      	bhi.n	8004460 <HAL_TIM_ConfigClockSource+0x170>
 8004370:	2b50      	cmp	r3, #80	; 0x50
 8004372:	d03c      	beq.n	80043ee <HAL_TIM_ConfigClockSource+0xfe>
 8004374:	2b50      	cmp	r3, #80	; 0x50
 8004376:	d873      	bhi.n	8004460 <HAL_TIM_ConfigClockSource+0x170>
 8004378:	2b40      	cmp	r3, #64	; 0x40
 800437a:	d058      	beq.n	800442e <HAL_TIM_ConfigClockSource+0x13e>
 800437c:	2b40      	cmp	r3, #64	; 0x40
 800437e:	d86f      	bhi.n	8004460 <HAL_TIM_ConfigClockSource+0x170>
 8004380:	2b30      	cmp	r3, #48	; 0x30
 8004382:	d064      	beq.n	800444e <HAL_TIM_ConfigClockSource+0x15e>
 8004384:	2b30      	cmp	r3, #48	; 0x30
 8004386:	d86b      	bhi.n	8004460 <HAL_TIM_ConfigClockSource+0x170>
 8004388:	2b20      	cmp	r3, #32
 800438a:	d060      	beq.n	800444e <HAL_TIM_ConfigClockSource+0x15e>
 800438c:	2b20      	cmp	r3, #32
 800438e:	d867      	bhi.n	8004460 <HAL_TIM_ConfigClockSource+0x170>
 8004390:	2b00      	cmp	r3, #0
 8004392:	d05c      	beq.n	800444e <HAL_TIM_ConfigClockSource+0x15e>
 8004394:	2b10      	cmp	r3, #16
 8004396:	d05a      	beq.n	800444e <HAL_TIM_ConfigClockSource+0x15e>
 8004398:	e062      	b.n	8004460 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6818      	ldr	r0, [r3, #0]
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	6899      	ldr	r1, [r3, #8]
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	685a      	ldr	r2, [r3, #4]
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	68db      	ldr	r3, [r3, #12]
 80043aa:	f000 f99d 	bl	80046e8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80043bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	68ba      	ldr	r2, [r7, #8]
 80043c4:	609a      	str	r2, [r3, #8]
      break;
 80043c6:	e04f      	b.n	8004468 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6818      	ldr	r0, [r3, #0]
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	6899      	ldr	r1, [r3, #8]
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	685a      	ldr	r2, [r3, #4]
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	f000 f986 	bl	80046e8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	689a      	ldr	r2, [r3, #8]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80043ea:	609a      	str	r2, [r3, #8]
      break;
 80043ec:	e03c      	b.n	8004468 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6818      	ldr	r0, [r3, #0]
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	6859      	ldr	r1, [r3, #4]
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	68db      	ldr	r3, [r3, #12]
 80043fa:	461a      	mov	r2, r3
 80043fc:	f000 f8fa 	bl	80045f4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	2150      	movs	r1, #80	; 0x50
 8004406:	4618      	mov	r0, r3
 8004408:	f000 f953 	bl	80046b2 <TIM_ITRx_SetConfig>
      break;
 800440c:	e02c      	b.n	8004468 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6818      	ldr	r0, [r3, #0]
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	6859      	ldr	r1, [r3, #4]
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	461a      	mov	r2, r3
 800441c:	f000 f919 	bl	8004652 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	2160      	movs	r1, #96	; 0x60
 8004426:	4618      	mov	r0, r3
 8004428:	f000 f943 	bl	80046b2 <TIM_ITRx_SetConfig>
      break;
 800442c:	e01c      	b.n	8004468 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6818      	ldr	r0, [r3, #0]
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	6859      	ldr	r1, [r3, #4]
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	68db      	ldr	r3, [r3, #12]
 800443a:	461a      	mov	r2, r3
 800443c:	f000 f8da 	bl	80045f4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	2140      	movs	r1, #64	; 0x40
 8004446:	4618      	mov	r0, r3
 8004448:	f000 f933 	bl	80046b2 <TIM_ITRx_SetConfig>
      break;
 800444c:	e00c      	b.n	8004468 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4619      	mov	r1, r3
 8004458:	4610      	mov	r0, r2
 800445a:	f000 f92a 	bl	80046b2 <TIM_ITRx_SetConfig>
      break;
 800445e:	e003      	b.n	8004468 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	73fb      	strb	r3, [r7, #15]
      break;
 8004464:	e000      	b.n	8004468 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004466:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2200      	movs	r2, #0
 8004474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004478:	7bfb      	ldrb	r3, [r7, #15]
}
 800447a:	4618      	mov	r0, r3
 800447c:	3710      	adds	r7, #16
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}

08004482 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004482:	b480      	push	{r7}
 8004484:	b083      	sub	sp, #12
 8004486:	af00      	add	r7, sp, #0
 8004488:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800448a:	bf00      	nop
 800448c:	370c      	adds	r7, #12
 800448e:	46bd      	mov	sp, r7
 8004490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004494:	4770      	bx	lr

08004496 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004496:	b480      	push	{r7}
 8004498:	b083      	sub	sp, #12
 800449a:	af00      	add	r7, sp, #0
 800449c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800449e:	bf00      	nop
 80044a0:	370c      	adds	r7, #12
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr

080044aa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80044aa:	b480      	push	{r7}
 80044ac:	b083      	sub	sp, #12
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044b2:	bf00      	nop
 80044b4:	370c      	adds	r7, #12
 80044b6:	46bd      	mov	sp, r7
 80044b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044bc:	4770      	bx	lr

080044be <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80044be:	b480      	push	{r7}
 80044c0:	b083      	sub	sp, #12
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80044c6:	bf00      	nop
 80044c8:	370c      	adds	r7, #12
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr
	...

080044d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b085      	sub	sp, #20
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	4a3c      	ldr	r2, [pc, #240]	; (80045d8 <TIM_Base_SetConfig+0x104>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d00f      	beq.n	800450c <TIM_Base_SetConfig+0x38>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044f2:	d00b      	beq.n	800450c <TIM_Base_SetConfig+0x38>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	4a39      	ldr	r2, [pc, #228]	; (80045dc <TIM_Base_SetConfig+0x108>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d007      	beq.n	800450c <TIM_Base_SetConfig+0x38>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	4a38      	ldr	r2, [pc, #224]	; (80045e0 <TIM_Base_SetConfig+0x10c>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d003      	beq.n	800450c <TIM_Base_SetConfig+0x38>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	4a37      	ldr	r2, [pc, #220]	; (80045e4 <TIM_Base_SetConfig+0x110>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d108      	bne.n	800451e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004512:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	68fa      	ldr	r2, [r7, #12]
 800451a:	4313      	orrs	r3, r2
 800451c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4a2d      	ldr	r2, [pc, #180]	; (80045d8 <TIM_Base_SetConfig+0x104>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d01b      	beq.n	800455e <TIM_Base_SetConfig+0x8a>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800452c:	d017      	beq.n	800455e <TIM_Base_SetConfig+0x8a>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4a2a      	ldr	r2, [pc, #168]	; (80045dc <TIM_Base_SetConfig+0x108>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d013      	beq.n	800455e <TIM_Base_SetConfig+0x8a>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4a29      	ldr	r2, [pc, #164]	; (80045e0 <TIM_Base_SetConfig+0x10c>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d00f      	beq.n	800455e <TIM_Base_SetConfig+0x8a>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	4a28      	ldr	r2, [pc, #160]	; (80045e4 <TIM_Base_SetConfig+0x110>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d00b      	beq.n	800455e <TIM_Base_SetConfig+0x8a>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4a27      	ldr	r2, [pc, #156]	; (80045e8 <TIM_Base_SetConfig+0x114>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d007      	beq.n	800455e <TIM_Base_SetConfig+0x8a>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4a26      	ldr	r2, [pc, #152]	; (80045ec <TIM_Base_SetConfig+0x118>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d003      	beq.n	800455e <TIM_Base_SetConfig+0x8a>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	4a25      	ldr	r2, [pc, #148]	; (80045f0 <TIM_Base_SetConfig+0x11c>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d108      	bne.n	8004570 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004564:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	68db      	ldr	r3, [r3, #12]
 800456a:	68fa      	ldr	r2, [r7, #12]
 800456c:	4313      	orrs	r3, r2
 800456e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	695b      	ldr	r3, [r3, #20]
 800457a:	4313      	orrs	r3, r2
 800457c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	68fa      	ldr	r2, [r7, #12]
 8004582:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	689a      	ldr	r2, [r3, #8]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	4a10      	ldr	r2, [pc, #64]	; (80045d8 <TIM_Base_SetConfig+0x104>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d00f      	beq.n	80045bc <TIM_Base_SetConfig+0xe8>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	4a11      	ldr	r2, [pc, #68]	; (80045e4 <TIM_Base_SetConfig+0x110>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d00b      	beq.n	80045bc <TIM_Base_SetConfig+0xe8>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	4a10      	ldr	r2, [pc, #64]	; (80045e8 <TIM_Base_SetConfig+0x114>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d007      	beq.n	80045bc <TIM_Base_SetConfig+0xe8>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	4a0f      	ldr	r2, [pc, #60]	; (80045ec <TIM_Base_SetConfig+0x118>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d003      	beq.n	80045bc <TIM_Base_SetConfig+0xe8>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	4a0e      	ldr	r2, [pc, #56]	; (80045f0 <TIM_Base_SetConfig+0x11c>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d103      	bne.n	80045c4 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	691a      	ldr	r2, [r3, #16]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2201      	movs	r2, #1
 80045c8:	615a      	str	r2, [r3, #20]
}
 80045ca:	bf00      	nop
 80045cc:	3714      	adds	r7, #20
 80045ce:	46bd      	mov	sp, r7
 80045d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d4:	4770      	bx	lr
 80045d6:	bf00      	nop
 80045d8:	40012c00 	.word	0x40012c00
 80045dc:	40000400 	.word	0x40000400
 80045e0:	40000800 	.word	0x40000800
 80045e4:	40013400 	.word	0x40013400
 80045e8:	40014000 	.word	0x40014000
 80045ec:	40014400 	.word	0x40014400
 80045f0:	40014800 	.word	0x40014800

080045f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045f4:	b480      	push	{r7}
 80045f6:	b087      	sub	sp, #28
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	60b9      	str	r1, [r7, #8]
 80045fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	6a1b      	ldr	r3, [r3, #32]
 8004604:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	6a1b      	ldr	r3, [r3, #32]
 800460a:	f023 0201 	bic.w	r2, r3, #1
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	699b      	ldr	r3, [r3, #24]
 8004616:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800461e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	011b      	lsls	r3, r3, #4
 8004624:	693a      	ldr	r2, [r7, #16]
 8004626:	4313      	orrs	r3, r2
 8004628:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	f023 030a 	bic.w	r3, r3, #10
 8004630:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004632:	697a      	ldr	r2, [r7, #20]
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	4313      	orrs	r3, r2
 8004638:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	693a      	ldr	r2, [r7, #16]
 800463e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	697a      	ldr	r2, [r7, #20]
 8004644:	621a      	str	r2, [r3, #32]
}
 8004646:	bf00      	nop
 8004648:	371c      	adds	r7, #28
 800464a:	46bd      	mov	sp, r7
 800464c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004650:	4770      	bx	lr

08004652 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004652:	b480      	push	{r7}
 8004654:	b087      	sub	sp, #28
 8004656:	af00      	add	r7, sp, #0
 8004658:	60f8      	str	r0, [r7, #12]
 800465a:	60b9      	str	r1, [r7, #8]
 800465c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	6a1b      	ldr	r3, [r3, #32]
 8004662:	f023 0210 	bic.w	r2, r3, #16
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	699b      	ldr	r3, [r3, #24]
 800466e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	6a1b      	ldr	r3, [r3, #32]
 8004674:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800467c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	031b      	lsls	r3, r3, #12
 8004682:	697a      	ldr	r2, [r7, #20]
 8004684:	4313      	orrs	r3, r2
 8004686:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800468e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	011b      	lsls	r3, r3, #4
 8004694:	693a      	ldr	r2, [r7, #16]
 8004696:	4313      	orrs	r3, r2
 8004698:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	697a      	ldr	r2, [r7, #20]
 800469e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	693a      	ldr	r2, [r7, #16]
 80046a4:	621a      	str	r2, [r3, #32]
}
 80046a6:	bf00      	nop
 80046a8:	371c      	adds	r7, #28
 80046aa:	46bd      	mov	sp, r7
 80046ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b0:	4770      	bx	lr

080046b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80046b2:	b480      	push	{r7}
 80046b4:	b085      	sub	sp, #20
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	6078      	str	r0, [r7, #4]
 80046ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80046ca:	683a      	ldr	r2, [r7, #0]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	4313      	orrs	r3, r2
 80046d0:	f043 0307 	orr.w	r3, r3, #7
 80046d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	68fa      	ldr	r2, [r7, #12]
 80046da:	609a      	str	r2, [r3, #8]
}
 80046dc:	bf00      	nop
 80046de:	3714      	adds	r7, #20
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr

080046e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b087      	sub	sp, #28
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	60b9      	str	r1, [r7, #8]
 80046f2:	607a      	str	r2, [r7, #4]
 80046f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004702:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	021a      	lsls	r2, r3, #8
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	431a      	orrs	r2, r3
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	4313      	orrs	r3, r2
 8004710:	697a      	ldr	r2, [r7, #20]
 8004712:	4313      	orrs	r3, r2
 8004714:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	697a      	ldr	r2, [r7, #20]
 800471a:	609a      	str	r2, [r3, #8]
}
 800471c:	bf00      	nop
 800471e:	371c      	adds	r7, #28
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr

08004728 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004728:	b480      	push	{r7}
 800472a:	b085      	sub	sp, #20
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004738:	2b01      	cmp	r3, #1
 800473a:	d101      	bne.n	8004740 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800473c:	2302      	movs	r3, #2
 800473e:	e063      	b.n	8004808 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2202      	movs	r2, #2
 800474c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a2b      	ldr	r2, [pc, #172]	; (8004814 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d004      	beq.n	8004774 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a2a      	ldr	r2, [pc, #168]	; (8004818 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d108      	bne.n	8004786 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800477a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	68fa      	ldr	r2, [r7, #12]
 8004782:	4313      	orrs	r3, r2
 8004784:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800478c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	68fa      	ldr	r2, [r7, #12]
 8004794:	4313      	orrs	r3, r2
 8004796:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	68fa      	ldr	r2, [r7, #12]
 800479e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a1b      	ldr	r2, [pc, #108]	; (8004814 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d018      	beq.n	80047dc <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047b2:	d013      	beq.n	80047dc <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a18      	ldr	r2, [pc, #96]	; (800481c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d00e      	beq.n	80047dc <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4a17      	ldr	r2, [pc, #92]	; (8004820 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d009      	beq.n	80047dc <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a12      	ldr	r2, [pc, #72]	; (8004818 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d004      	beq.n	80047dc <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a13      	ldr	r2, [pc, #76]	; (8004824 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d10c      	bne.n	80047f6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80047e2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	68ba      	ldr	r2, [r7, #8]
 80047ea:	4313      	orrs	r3, r2
 80047ec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	68ba      	ldr	r2, [r7, #8]
 80047f4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2201      	movs	r2, #1
 80047fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2200      	movs	r2, #0
 8004802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004806:	2300      	movs	r3, #0
}
 8004808:	4618      	mov	r0, r3
 800480a:	3714      	adds	r7, #20
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr
 8004814:	40012c00 	.word	0x40012c00
 8004818:	40013400 	.word	0x40013400
 800481c:	40000400 	.word	0x40000400
 8004820:	40000800 	.word	0x40000800
 8004824:	40014000 	.word	0x40014000

08004828 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004830:	bf00      	nop
 8004832:	370c      	adds	r7, #12
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr

0800483c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004844:	bf00      	nop
 8004846:	370c      	adds	r7, #12
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr

08004850 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004858:	bf00      	nop
 800485a:	370c      	adds	r7, #12
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr

08004864 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004864:	b480      	push	{r7}
 8004866:	b085      	sub	sp, #20
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800486c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004870:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004878:	b29a      	uxth	r2, r3
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	b29b      	uxth	r3, r3
 800487e:	43db      	mvns	r3, r3
 8004880:	b29b      	uxth	r3, r3
 8004882:	4013      	ands	r3, r2
 8004884:	b29a      	uxth	r2, r3
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800488c:	2300      	movs	r3, #0
}
 800488e:	4618      	mov	r0, r3
 8004890:	3714      	adds	r7, #20
 8004892:	46bd      	mov	sp, r7
 8004894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004898:	4770      	bx	lr

0800489a <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800489a:	b084      	sub	sp, #16
 800489c:	b480      	push	{r7}
 800489e:	b083      	sub	sp, #12
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	f107 0014 	add.w	r0, r7, #20
 80048a8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2201      	movs	r2, #1
 80048b0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2200      	movs	r2, #0
 80048b8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2200      	movs	r2, #0
 80048c0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2200      	movs	r2, #0
 80048c8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80048cc:	2300      	movs	r3, #0
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	370c      	adds	r7, #12
 80048d2:	46bd      	mov	sp, r7
 80048d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d8:	b004      	add	sp, #16
 80048da:	4770      	bx	lr

080048dc <__errno>:
 80048dc:	4b01      	ldr	r3, [pc, #4]	; (80048e4 <__errno+0x8>)
 80048de:	6818      	ldr	r0, [r3, #0]
 80048e0:	4770      	bx	lr
 80048e2:	bf00      	nop
 80048e4:	2000000c 	.word	0x2000000c

080048e8 <__libc_init_array>:
 80048e8:	b570      	push	{r4, r5, r6, lr}
 80048ea:	4d0d      	ldr	r5, [pc, #52]	; (8004920 <__libc_init_array+0x38>)
 80048ec:	4c0d      	ldr	r4, [pc, #52]	; (8004924 <__libc_init_array+0x3c>)
 80048ee:	1b64      	subs	r4, r4, r5
 80048f0:	10a4      	asrs	r4, r4, #2
 80048f2:	2600      	movs	r6, #0
 80048f4:	42a6      	cmp	r6, r4
 80048f6:	d109      	bne.n	800490c <__libc_init_array+0x24>
 80048f8:	4d0b      	ldr	r5, [pc, #44]	; (8004928 <__libc_init_array+0x40>)
 80048fa:	4c0c      	ldr	r4, [pc, #48]	; (800492c <__libc_init_array+0x44>)
 80048fc:	f000 fca8 	bl	8005250 <_init>
 8004900:	1b64      	subs	r4, r4, r5
 8004902:	10a4      	asrs	r4, r4, #2
 8004904:	2600      	movs	r6, #0
 8004906:	42a6      	cmp	r6, r4
 8004908:	d105      	bne.n	8004916 <__libc_init_array+0x2e>
 800490a:	bd70      	pop	{r4, r5, r6, pc}
 800490c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004910:	4798      	blx	r3
 8004912:	3601      	adds	r6, #1
 8004914:	e7ee      	b.n	80048f4 <__libc_init_array+0xc>
 8004916:	f855 3b04 	ldr.w	r3, [r5], #4
 800491a:	4798      	blx	r3
 800491c:	3601      	adds	r6, #1
 800491e:	e7f2      	b.n	8004906 <__libc_init_array+0x1e>
 8004920:	080059fc 	.word	0x080059fc
 8004924:	080059fc 	.word	0x080059fc
 8004928:	080059fc 	.word	0x080059fc
 800492c:	08005a00 	.word	0x08005a00

08004930 <memset>:
 8004930:	4402      	add	r2, r0
 8004932:	4603      	mov	r3, r0
 8004934:	4293      	cmp	r3, r2
 8004936:	d100      	bne.n	800493a <memset+0xa>
 8004938:	4770      	bx	lr
 800493a:	f803 1b01 	strb.w	r1, [r3], #1
 800493e:	e7f9      	b.n	8004934 <memset+0x4>

08004940 <_vsniprintf_r>:
 8004940:	b530      	push	{r4, r5, lr}
 8004942:	4614      	mov	r4, r2
 8004944:	2c00      	cmp	r4, #0
 8004946:	b09b      	sub	sp, #108	; 0x6c
 8004948:	4605      	mov	r5, r0
 800494a:	461a      	mov	r2, r3
 800494c:	da05      	bge.n	800495a <_vsniprintf_r+0x1a>
 800494e:	238b      	movs	r3, #139	; 0x8b
 8004950:	6003      	str	r3, [r0, #0]
 8004952:	f04f 30ff 	mov.w	r0, #4294967295
 8004956:	b01b      	add	sp, #108	; 0x6c
 8004958:	bd30      	pop	{r4, r5, pc}
 800495a:	f44f 7302 	mov.w	r3, #520	; 0x208
 800495e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8004962:	bf14      	ite	ne
 8004964:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004968:	4623      	moveq	r3, r4
 800496a:	9302      	str	r3, [sp, #8]
 800496c:	9305      	str	r3, [sp, #20]
 800496e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004972:	9100      	str	r1, [sp, #0]
 8004974:	9104      	str	r1, [sp, #16]
 8004976:	f8ad 300e 	strh.w	r3, [sp, #14]
 800497a:	4669      	mov	r1, sp
 800497c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800497e:	f000 f875 	bl	8004a6c <_svfiprintf_r>
 8004982:	1c43      	adds	r3, r0, #1
 8004984:	bfbc      	itt	lt
 8004986:	238b      	movlt	r3, #139	; 0x8b
 8004988:	602b      	strlt	r3, [r5, #0]
 800498a:	2c00      	cmp	r4, #0
 800498c:	d0e3      	beq.n	8004956 <_vsniprintf_r+0x16>
 800498e:	9b00      	ldr	r3, [sp, #0]
 8004990:	2200      	movs	r2, #0
 8004992:	701a      	strb	r2, [r3, #0]
 8004994:	e7df      	b.n	8004956 <_vsniprintf_r+0x16>
	...

08004998 <vsniprintf>:
 8004998:	b507      	push	{r0, r1, r2, lr}
 800499a:	9300      	str	r3, [sp, #0]
 800499c:	4613      	mov	r3, r2
 800499e:	460a      	mov	r2, r1
 80049a0:	4601      	mov	r1, r0
 80049a2:	4803      	ldr	r0, [pc, #12]	; (80049b0 <vsniprintf+0x18>)
 80049a4:	6800      	ldr	r0, [r0, #0]
 80049a6:	f7ff ffcb 	bl	8004940 <_vsniprintf_r>
 80049aa:	b003      	add	sp, #12
 80049ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80049b0:	2000000c 	.word	0x2000000c

080049b4 <__ssputs_r>:
 80049b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049b8:	688e      	ldr	r6, [r1, #8]
 80049ba:	429e      	cmp	r6, r3
 80049bc:	4682      	mov	sl, r0
 80049be:	460c      	mov	r4, r1
 80049c0:	4690      	mov	r8, r2
 80049c2:	461f      	mov	r7, r3
 80049c4:	d838      	bhi.n	8004a38 <__ssputs_r+0x84>
 80049c6:	898a      	ldrh	r2, [r1, #12]
 80049c8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80049cc:	d032      	beq.n	8004a34 <__ssputs_r+0x80>
 80049ce:	6825      	ldr	r5, [r4, #0]
 80049d0:	6909      	ldr	r1, [r1, #16]
 80049d2:	eba5 0901 	sub.w	r9, r5, r1
 80049d6:	6965      	ldr	r5, [r4, #20]
 80049d8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80049dc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80049e0:	3301      	adds	r3, #1
 80049e2:	444b      	add	r3, r9
 80049e4:	106d      	asrs	r5, r5, #1
 80049e6:	429d      	cmp	r5, r3
 80049e8:	bf38      	it	cc
 80049ea:	461d      	movcc	r5, r3
 80049ec:	0553      	lsls	r3, r2, #21
 80049ee:	d531      	bpl.n	8004a54 <__ssputs_r+0xa0>
 80049f0:	4629      	mov	r1, r5
 80049f2:	f000 fb63 	bl	80050bc <_malloc_r>
 80049f6:	4606      	mov	r6, r0
 80049f8:	b950      	cbnz	r0, 8004a10 <__ssputs_r+0x5c>
 80049fa:	230c      	movs	r3, #12
 80049fc:	f8ca 3000 	str.w	r3, [sl]
 8004a00:	89a3      	ldrh	r3, [r4, #12]
 8004a02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a06:	81a3      	strh	r3, [r4, #12]
 8004a08:	f04f 30ff 	mov.w	r0, #4294967295
 8004a0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a10:	6921      	ldr	r1, [r4, #16]
 8004a12:	464a      	mov	r2, r9
 8004a14:	f000 fabe 	bl	8004f94 <memcpy>
 8004a18:	89a3      	ldrh	r3, [r4, #12]
 8004a1a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004a1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a22:	81a3      	strh	r3, [r4, #12]
 8004a24:	6126      	str	r6, [r4, #16]
 8004a26:	6165      	str	r5, [r4, #20]
 8004a28:	444e      	add	r6, r9
 8004a2a:	eba5 0509 	sub.w	r5, r5, r9
 8004a2e:	6026      	str	r6, [r4, #0]
 8004a30:	60a5      	str	r5, [r4, #8]
 8004a32:	463e      	mov	r6, r7
 8004a34:	42be      	cmp	r6, r7
 8004a36:	d900      	bls.n	8004a3a <__ssputs_r+0x86>
 8004a38:	463e      	mov	r6, r7
 8004a3a:	6820      	ldr	r0, [r4, #0]
 8004a3c:	4632      	mov	r2, r6
 8004a3e:	4641      	mov	r1, r8
 8004a40:	f000 fab6 	bl	8004fb0 <memmove>
 8004a44:	68a3      	ldr	r3, [r4, #8]
 8004a46:	1b9b      	subs	r3, r3, r6
 8004a48:	60a3      	str	r3, [r4, #8]
 8004a4a:	6823      	ldr	r3, [r4, #0]
 8004a4c:	4433      	add	r3, r6
 8004a4e:	6023      	str	r3, [r4, #0]
 8004a50:	2000      	movs	r0, #0
 8004a52:	e7db      	b.n	8004a0c <__ssputs_r+0x58>
 8004a54:	462a      	mov	r2, r5
 8004a56:	f000 fba5 	bl	80051a4 <_realloc_r>
 8004a5a:	4606      	mov	r6, r0
 8004a5c:	2800      	cmp	r0, #0
 8004a5e:	d1e1      	bne.n	8004a24 <__ssputs_r+0x70>
 8004a60:	6921      	ldr	r1, [r4, #16]
 8004a62:	4650      	mov	r0, sl
 8004a64:	f000 fabe 	bl	8004fe4 <_free_r>
 8004a68:	e7c7      	b.n	80049fa <__ssputs_r+0x46>
	...

08004a6c <_svfiprintf_r>:
 8004a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a70:	4698      	mov	r8, r3
 8004a72:	898b      	ldrh	r3, [r1, #12]
 8004a74:	061b      	lsls	r3, r3, #24
 8004a76:	b09d      	sub	sp, #116	; 0x74
 8004a78:	4607      	mov	r7, r0
 8004a7a:	460d      	mov	r5, r1
 8004a7c:	4614      	mov	r4, r2
 8004a7e:	d50e      	bpl.n	8004a9e <_svfiprintf_r+0x32>
 8004a80:	690b      	ldr	r3, [r1, #16]
 8004a82:	b963      	cbnz	r3, 8004a9e <_svfiprintf_r+0x32>
 8004a84:	2140      	movs	r1, #64	; 0x40
 8004a86:	f000 fb19 	bl	80050bc <_malloc_r>
 8004a8a:	6028      	str	r0, [r5, #0]
 8004a8c:	6128      	str	r0, [r5, #16]
 8004a8e:	b920      	cbnz	r0, 8004a9a <_svfiprintf_r+0x2e>
 8004a90:	230c      	movs	r3, #12
 8004a92:	603b      	str	r3, [r7, #0]
 8004a94:	f04f 30ff 	mov.w	r0, #4294967295
 8004a98:	e0d1      	b.n	8004c3e <_svfiprintf_r+0x1d2>
 8004a9a:	2340      	movs	r3, #64	; 0x40
 8004a9c:	616b      	str	r3, [r5, #20]
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	9309      	str	r3, [sp, #36]	; 0x24
 8004aa2:	2320      	movs	r3, #32
 8004aa4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004aa8:	f8cd 800c 	str.w	r8, [sp, #12]
 8004aac:	2330      	movs	r3, #48	; 0x30
 8004aae:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004c58 <_svfiprintf_r+0x1ec>
 8004ab2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004ab6:	f04f 0901 	mov.w	r9, #1
 8004aba:	4623      	mov	r3, r4
 8004abc:	469a      	mov	sl, r3
 8004abe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004ac2:	b10a      	cbz	r2, 8004ac8 <_svfiprintf_r+0x5c>
 8004ac4:	2a25      	cmp	r2, #37	; 0x25
 8004ac6:	d1f9      	bne.n	8004abc <_svfiprintf_r+0x50>
 8004ac8:	ebba 0b04 	subs.w	fp, sl, r4
 8004acc:	d00b      	beq.n	8004ae6 <_svfiprintf_r+0x7a>
 8004ace:	465b      	mov	r3, fp
 8004ad0:	4622      	mov	r2, r4
 8004ad2:	4629      	mov	r1, r5
 8004ad4:	4638      	mov	r0, r7
 8004ad6:	f7ff ff6d 	bl	80049b4 <__ssputs_r>
 8004ada:	3001      	adds	r0, #1
 8004adc:	f000 80aa 	beq.w	8004c34 <_svfiprintf_r+0x1c8>
 8004ae0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004ae2:	445a      	add	r2, fp
 8004ae4:	9209      	str	r2, [sp, #36]	; 0x24
 8004ae6:	f89a 3000 	ldrb.w	r3, [sl]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	f000 80a2 	beq.w	8004c34 <_svfiprintf_r+0x1c8>
 8004af0:	2300      	movs	r3, #0
 8004af2:	f04f 32ff 	mov.w	r2, #4294967295
 8004af6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004afa:	f10a 0a01 	add.w	sl, sl, #1
 8004afe:	9304      	str	r3, [sp, #16]
 8004b00:	9307      	str	r3, [sp, #28]
 8004b02:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004b06:	931a      	str	r3, [sp, #104]	; 0x68
 8004b08:	4654      	mov	r4, sl
 8004b0a:	2205      	movs	r2, #5
 8004b0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b10:	4851      	ldr	r0, [pc, #324]	; (8004c58 <_svfiprintf_r+0x1ec>)
 8004b12:	f7fb fb5d 	bl	80001d0 <memchr>
 8004b16:	9a04      	ldr	r2, [sp, #16]
 8004b18:	b9d8      	cbnz	r0, 8004b52 <_svfiprintf_r+0xe6>
 8004b1a:	06d0      	lsls	r0, r2, #27
 8004b1c:	bf44      	itt	mi
 8004b1e:	2320      	movmi	r3, #32
 8004b20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004b24:	0711      	lsls	r1, r2, #28
 8004b26:	bf44      	itt	mi
 8004b28:	232b      	movmi	r3, #43	; 0x2b
 8004b2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004b2e:	f89a 3000 	ldrb.w	r3, [sl]
 8004b32:	2b2a      	cmp	r3, #42	; 0x2a
 8004b34:	d015      	beq.n	8004b62 <_svfiprintf_r+0xf6>
 8004b36:	9a07      	ldr	r2, [sp, #28]
 8004b38:	4654      	mov	r4, sl
 8004b3a:	2000      	movs	r0, #0
 8004b3c:	f04f 0c0a 	mov.w	ip, #10
 8004b40:	4621      	mov	r1, r4
 8004b42:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004b46:	3b30      	subs	r3, #48	; 0x30
 8004b48:	2b09      	cmp	r3, #9
 8004b4a:	d94e      	bls.n	8004bea <_svfiprintf_r+0x17e>
 8004b4c:	b1b0      	cbz	r0, 8004b7c <_svfiprintf_r+0x110>
 8004b4e:	9207      	str	r2, [sp, #28]
 8004b50:	e014      	b.n	8004b7c <_svfiprintf_r+0x110>
 8004b52:	eba0 0308 	sub.w	r3, r0, r8
 8004b56:	fa09 f303 	lsl.w	r3, r9, r3
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	9304      	str	r3, [sp, #16]
 8004b5e:	46a2      	mov	sl, r4
 8004b60:	e7d2      	b.n	8004b08 <_svfiprintf_r+0x9c>
 8004b62:	9b03      	ldr	r3, [sp, #12]
 8004b64:	1d19      	adds	r1, r3, #4
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	9103      	str	r1, [sp, #12]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	bfbb      	ittet	lt
 8004b6e:	425b      	neglt	r3, r3
 8004b70:	f042 0202 	orrlt.w	r2, r2, #2
 8004b74:	9307      	strge	r3, [sp, #28]
 8004b76:	9307      	strlt	r3, [sp, #28]
 8004b78:	bfb8      	it	lt
 8004b7a:	9204      	strlt	r2, [sp, #16]
 8004b7c:	7823      	ldrb	r3, [r4, #0]
 8004b7e:	2b2e      	cmp	r3, #46	; 0x2e
 8004b80:	d10c      	bne.n	8004b9c <_svfiprintf_r+0x130>
 8004b82:	7863      	ldrb	r3, [r4, #1]
 8004b84:	2b2a      	cmp	r3, #42	; 0x2a
 8004b86:	d135      	bne.n	8004bf4 <_svfiprintf_r+0x188>
 8004b88:	9b03      	ldr	r3, [sp, #12]
 8004b8a:	1d1a      	adds	r2, r3, #4
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	9203      	str	r2, [sp, #12]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	bfb8      	it	lt
 8004b94:	f04f 33ff 	movlt.w	r3, #4294967295
 8004b98:	3402      	adds	r4, #2
 8004b9a:	9305      	str	r3, [sp, #20]
 8004b9c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004c68 <_svfiprintf_r+0x1fc>
 8004ba0:	7821      	ldrb	r1, [r4, #0]
 8004ba2:	2203      	movs	r2, #3
 8004ba4:	4650      	mov	r0, sl
 8004ba6:	f7fb fb13 	bl	80001d0 <memchr>
 8004baa:	b140      	cbz	r0, 8004bbe <_svfiprintf_r+0x152>
 8004bac:	2340      	movs	r3, #64	; 0x40
 8004bae:	eba0 000a 	sub.w	r0, r0, sl
 8004bb2:	fa03 f000 	lsl.w	r0, r3, r0
 8004bb6:	9b04      	ldr	r3, [sp, #16]
 8004bb8:	4303      	orrs	r3, r0
 8004bba:	3401      	adds	r4, #1
 8004bbc:	9304      	str	r3, [sp, #16]
 8004bbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bc2:	4826      	ldr	r0, [pc, #152]	; (8004c5c <_svfiprintf_r+0x1f0>)
 8004bc4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004bc8:	2206      	movs	r2, #6
 8004bca:	f7fb fb01 	bl	80001d0 <memchr>
 8004bce:	2800      	cmp	r0, #0
 8004bd0:	d038      	beq.n	8004c44 <_svfiprintf_r+0x1d8>
 8004bd2:	4b23      	ldr	r3, [pc, #140]	; (8004c60 <_svfiprintf_r+0x1f4>)
 8004bd4:	bb1b      	cbnz	r3, 8004c1e <_svfiprintf_r+0x1b2>
 8004bd6:	9b03      	ldr	r3, [sp, #12]
 8004bd8:	3307      	adds	r3, #7
 8004bda:	f023 0307 	bic.w	r3, r3, #7
 8004bde:	3308      	adds	r3, #8
 8004be0:	9303      	str	r3, [sp, #12]
 8004be2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004be4:	4433      	add	r3, r6
 8004be6:	9309      	str	r3, [sp, #36]	; 0x24
 8004be8:	e767      	b.n	8004aba <_svfiprintf_r+0x4e>
 8004bea:	fb0c 3202 	mla	r2, ip, r2, r3
 8004bee:	460c      	mov	r4, r1
 8004bf0:	2001      	movs	r0, #1
 8004bf2:	e7a5      	b.n	8004b40 <_svfiprintf_r+0xd4>
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	3401      	adds	r4, #1
 8004bf8:	9305      	str	r3, [sp, #20]
 8004bfa:	4619      	mov	r1, r3
 8004bfc:	f04f 0c0a 	mov.w	ip, #10
 8004c00:	4620      	mov	r0, r4
 8004c02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004c06:	3a30      	subs	r2, #48	; 0x30
 8004c08:	2a09      	cmp	r2, #9
 8004c0a:	d903      	bls.n	8004c14 <_svfiprintf_r+0x1a8>
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d0c5      	beq.n	8004b9c <_svfiprintf_r+0x130>
 8004c10:	9105      	str	r1, [sp, #20]
 8004c12:	e7c3      	b.n	8004b9c <_svfiprintf_r+0x130>
 8004c14:	fb0c 2101 	mla	r1, ip, r1, r2
 8004c18:	4604      	mov	r4, r0
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e7f0      	b.n	8004c00 <_svfiprintf_r+0x194>
 8004c1e:	ab03      	add	r3, sp, #12
 8004c20:	9300      	str	r3, [sp, #0]
 8004c22:	462a      	mov	r2, r5
 8004c24:	4b0f      	ldr	r3, [pc, #60]	; (8004c64 <_svfiprintf_r+0x1f8>)
 8004c26:	a904      	add	r1, sp, #16
 8004c28:	4638      	mov	r0, r7
 8004c2a:	f3af 8000 	nop.w
 8004c2e:	1c42      	adds	r2, r0, #1
 8004c30:	4606      	mov	r6, r0
 8004c32:	d1d6      	bne.n	8004be2 <_svfiprintf_r+0x176>
 8004c34:	89ab      	ldrh	r3, [r5, #12]
 8004c36:	065b      	lsls	r3, r3, #25
 8004c38:	f53f af2c 	bmi.w	8004a94 <_svfiprintf_r+0x28>
 8004c3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004c3e:	b01d      	add	sp, #116	; 0x74
 8004c40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c44:	ab03      	add	r3, sp, #12
 8004c46:	9300      	str	r3, [sp, #0]
 8004c48:	462a      	mov	r2, r5
 8004c4a:	4b06      	ldr	r3, [pc, #24]	; (8004c64 <_svfiprintf_r+0x1f8>)
 8004c4c:	a904      	add	r1, sp, #16
 8004c4e:	4638      	mov	r0, r7
 8004c50:	f000 f87a 	bl	8004d48 <_printf_i>
 8004c54:	e7eb      	b.n	8004c2e <_svfiprintf_r+0x1c2>
 8004c56:	bf00      	nop
 8004c58:	080059c9 	.word	0x080059c9
 8004c5c:	080059d3 	.word	0x080059d3
 8004c60:	00000000 	.word	0x00000000
 8004c64:	080049b5 	.word	0x080049b5
 8004c68:	080059cf 	.word	0x080059cf

08004c6c <_printf_common>:
 8004c6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c70:	4616      	mov	r6, r2
 8004c72:	4699      	mov	r9, r3
 8004c74:	688a      	ldr	r2, [r1, #8]
 8004c76:	690b      	ldr	r3, [r1, #16]
 8004c78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	bfb8      	it	lt
 8004c80:	4613      	movlt	r3, r2
 8004c82:	6033      	str	r3, [r6, #0]
 8004c84:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004c88:	4607      	mov	r7, r0
 8004c8a:	460c      	mov	r4, r1
 8004c8c:	b10a      	cbz	r2, 8004c92 <_printf_common+0x26>
 8004c8e:	3301      	adds	r3, #1
 8004c90:	6033      	str	r3, [r6, #0]
 8004c92:	6823      	ldr	r3, [r4, #0]
 8004c94:	0699      	lsls	r1, r3, #26
 8004c96:	bf42      	ittt	mi
 8004c98:	6833      	ldrmi	r3, [r6, #0]
 8004c9a:	3302      	addmi	r3, #2
 8004c9c:	6033      	strmi	r3, [r6, #0]
 8004c9e:	6825      	ldr	r5, [r4, #0]
 8004ca0:	f015 0506 	ands.w	r5, r5, #6
 8004ca4:	d106      	bne.n	8004cb4 <_printf_common+0x48>
 8004ca6:	f104 0a19 	add.w	sl, r4, #25
 8004caa:	68e3      	ldr	r3, [r4, #12]
 8004cac:	6832      	ldr	r2, [r6, #0]
 8004cae:	1a9b      	subs	r3, r3, r2
 8004cb0:	42ab      	cmp	r3, r5
 8004cb2:	dc26      	bgt.n	8004d02 <_printf_common+0x96>
 8004cb4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004cb8:	1e13      	subs	r3, r2, #0
 8004cba:	6822      	ldr	r2, [r4, #0]
 8004cbc:	bf18      	it	ne
 8004cbe:	2301      	movne	r3, #1
 8004cc0:	0692      	lsls	r2, r2, #26
 8004cc2:	d42b      	bmi.n	8004d1c <_printf_common+0xb0>
 8004cc4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004cc8:	4649      	mov	r1, r9
 8004cca:	4638      	mov	r0, r7
 8004ccc:	47c0      	blx	r8
 8004cce:	3001      	adds	r0, #1
 8004cd0:	d01e      	beq.n	8004d10 <_printf_common+0xa4>
 8004cd2:	6823      	ldr	r3, [r4, #0]
 8004cd4:	68e5      	ldr	r5, [r4, #12]
 8004cd6:	6832      	ldr	r2, [r6, #0]
 8004cd8:	f003 0306 	and.w	r3, r3, #6
 8004cdc:	2b04      	cmp	r3, #4
 8004cde:	bf08      	it	eq
 8004ce0:	1aad      	subeq	r5, r5, r2
 8004ce2:	68a3      	ldr	r3, [r4, #8]
 8004ce4:	6922      	ldr	r2, [r4, #16]
 8004ce6:	bf0c      	ite	eq
 8004ce8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004cec:	2500      	movne	r5, #0
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	bfc4      	itt	gt
 8004cf2:	1a9b      	subgt	r3, r3, r2
 8004cf4:	18ed      	addgt	r5, r5, r3
 8004cf6:	2600      	movs	r6, #0
 8004cf8:	341a      	adds	r4, #26
 8004cfa:	42b5      	cmp	r5, r6
 8004cfc:	d11a      	bne.n	8004d34 <_printf_common+0xc8>
 8004cfe:	2000      	movs	r0, #0
 8004d00:	e008      	b.n	8004d14 <_printf_common+0xa8>
 8004d02:	2301      	movs	r3, #1
 8004d04:	4652      	mov	r2, sl
 8004d06:	4649      	mov	r1, r9
 8004d08:	4638      	mov	r0, r7
 8004d0a:	47c0      	blx	r8
 8004d0c:	3001      	adds	r0, #1
 8004d0e:	d103      	bne.n	8004d18 <_printf_common+0xac>
 8004d10:	f04f 30ff 	mov.w	r0, #4294967295
 8004d14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d18:	3501      	adds	r5, #1
 8004d1a:	e7c6      	b.n	8004caa <_printf_common+0x3e>
 8004d1c:	18e1      	adds	r1, r4, r3
 8004d1e:	1c5a      	adds	r2, r3, #1
 8004d20:	2030      	movs	r0, #48	; 0x30
 8004d22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004d26:	4422      	add	r2, r4
 8004d28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004d2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004d30:	3302      	adds	r3, #2
 8004d32:	e7c7      	b.n	8004cc4 <_printf_common+0x58>
 8004d34:	2301      	movs	r3, #1
 8004d36:	4622      	mov	r2, r4
 8004d38:	4649      	mov	r1, r9
 8004d3a:	4638      	mov	r0, r7
 8004d3c:	47c0      	blx	r8
 8004d3e:	3001      	adds	r0, #1
 8004d40:	d0e6      	beq.n	8004d10 <_printf_common+0xa4>
 8004d42:	3601      	adds	r6, #1
 8004d44:	e7d9      	b.n	8004cfa <_printf_common+0x8e>
	...

08004d48 <_printf_i>:
 8004d48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d4c:	7e0f      	ldrb	r7, [r1, #24]
 8004d4e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004d50:	2f78      	cmp	r7, #120	; 0x78
 8004d52:	4691      	mov	r9, r2
 8004d54:	4680      	mov	r8, r0
 8004d56:	460c      	mov	r4, r1
 8004d58:	469a      	mov	sl, r3
 8004d5a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004d5e:	d807      	bhi.n	8004d70 <_printf_i+0x28>
 8004d60:	2f62      	cmp	r7, #98	; 0x62
 8004d62:	d80a      	bhi.n	8004d7a <_printf_i+0x32>
 8004d64:	2f00      	cmp	r7, #0
 8004d66:	f000 80d8 	beq.w	8004f1a <_printf_i+0x1d2>
 8004d6a:	2f58      	cmp	r7, #88	; 0x58
 8004d6c:	f000 80a3 	beq.w	8004eb6 <_printf_i+0x16e>
 8004d70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004d78:	e03a      	b.n	8004df0 <_printf_i+0xa8>
 8004d7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004d7e:	2b15      	cmp	r3, #21
 8004d80:	d8f6      	bhi.n	8004d70 <_printf_i+0x28>
 8004d82:	a101      	add	r1, pc, #4	; (adr r1, 8004d88 <_printf_i+0x40>)
 8004d84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d88:	08004de1 	.word	0x08004de1
 8004d8c:	08004df5 	.word	0x08004df5
 8004d90:	08004d71 	.word	0x08004d71
 8004d94:	08004d71 	.word	0x08004d71
 8004d98:	08004d71 	.word	0x08004d71
 8004d9c:	08004d71 	.word	0x08004d71
 8004da0:	08004df5 	.word	0x08004df5
 8004da4:	08004d71 	.word	0x08004d71
 8004da8:	08004d71 	.word	0x08004d71
 8004dac:	08004d71 	.word	0x08004d71
 8004db0:	08004d71 	.word	0x08004d71
 8004db4:	08004f01 	.word	0x08004f01
 8004db8:	08004e25 	.word	0x08004e25
 8004dbc:	08004ee3 	.word	0x08004ee3
 8004dc0:	08004d71 	.word	0x08004d71
 8004dc4:	08004d71 	.word	0x08004d71
 8004dc8:	08004f23 	.word	0x08004f23
 8004dcc:	08004d71 	.word	0x08004d71
 8004dd0:	08004e25 	.word	0x08004e25
 8004dd4:	08004d71 	.word	0x08004d71
 8004dd8:	08004d71 	.word	0x08004d71
 8004ddc:	08004eeb 	.word	0x08004eeb
 8004de0:	682b      	ldr	r3, [r5, #0]
 8004de2:	1d1a      	adds	r2, r3, #4
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	602a      	str	r2, [r5, #0]
 8004de8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004dec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004df0:	2301      	movs	r3, #1
 8004df2:	e0a3      	b.n	8004f3c <_printf_i+0x1f4>
 8004df4:	6820      	ldr	r0, [r4, #0]
 8004df6:	6829      	ldr	r1, [r5, #0]
 8004df8:	0606      	lsls	r6, r0, #24
 8004dfa:	f101 0304 	add.w	r3, r1, #4
 8004dfe:	d50a      	bpl.n	8004e16 <_printf_i+0xce>
 8004e00:	680e      	ldr	r6, [r1, #0]
 8004e02:	602b      	str	r3, [r5, #0]
 8004e04:	2e00      	cmp	r6, #0
 8004e06:	da03      	bge.n	8004e10 <_printf_i+0xc8>
 8004e08:	232d      	movs	r3, #45	; 0x2d
 8004e0a:	4276      	negs	r6, r6
 8004e0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e10:	485e      	ldr	r0, [pc, #376]	; (8004f8c <_printf_i+0x244>)
 8004e12:	230a      	movs	r3, #10
 8004e14:	e019      	b.n	8004e4a <_printf_i+0x102>
 8004e16:	680e      	ldr	r6, [r1, #0]
 8004e18:	602b      	str	r3, [r5, #0]
 8004e1a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004e1e:	bf18      	it	ne
 8004e20:	b236      	sxthne	r6, r6
 8004e22:	e7ef      	b.n	8004e04 <_printf_i+0xbc>
 8004e24:	682b      	ldr	r3, [r5, #0]
 8004e26:	6820      	ldr	r0, [r4, #0]
 8004e28:	1d19      	adds	r1, r3, #4
 8004e2a:	6029      	str	r1, [r5, #0]
 8004e2c:	0601      	lsls	r1, r0, #24
 8004e2e:	d501      	bpl.n	8004e34 <_printf_i+0xec>
 8004e30:	681e      	ldr	r6, [r3, #0]
 8004e32:	e002      	b.n	8004e3a <_printf_i+0xf2>
 8004e34:	0646      	lsls	r6, r0, #25
 8004e36:	d5fb      	bpl.n	8004e30 <_printf_i+0xe8>
 8004e38:	881e      	ldrh	r6, [r3, #0]
 8004e3a:	4854      	ldr	r0, [pc, #336]	; (8004f8c <_printf_i+0x244>)
 8004e3c:	2f6f      	cmp	r7, #111	; 0x6f
 8004e3e:	bf0c      	ite	eq
 8004e40:	2308      	moveq	r3, #8
 8004e42:	230a      	movne	r3, #10
 8004e44:	2100      	movs	r1, #0
 8004e46:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004e4a:	6865      	ldr	r5, [r4, #4]
 8004e4c:	60a5      	str	r5, [r4, #8]
 8004e4e:	2d00      	cmp	r5, #0
 8004e50:	bfa2      	ittt	ge
 8004e52:	6821      	ldrge	r1, [r4, #0]
 8004e54:	f021 0104 	bicge.w	r1, r1, #4
 8004e58:	6021      	strge	r1, [r4, #0]
 8004e5a:	b90e      	cbnz	r6, 8004e60 <_printf_i+0x118>
 8004e5c:	2d00      	cmp	r5, #0
 8004e5e:	d04d      	beq.n	8004efc <_printf_i+0x1b4>
 8004e60:	4615      	mov	r5, r2
 8004e62:	fbb6 f1f3 	udiv	r1, r6, r3
 8004e66:	fb03 6711 	mls	r7, r3, r1, r6
 8004e6a:	5dc7      	ldrb	r7, [r0, r7]
 8004e6c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004e70:	4637      	mov	r7, r6
 8004e72:	42bb      	cmp	r3, r7
 8004e74:	460e      	mov	r6, r1
 8004e76:	d9f4      	bls.n	8004e62 <_printf_i+0x11a>
 8004e78:	2b08      	cmp	r3, #8
 8004e7a:	d10b      	bne.n	8004e94 <_printf_i+0x14c>
 8004e7c:	6823      	ldr	r3, [r4, #0]
 8004e7e:	07de      	lsls	r6, r3, #31
 8004e80:	d508      	bpl.n	8004e94 <_printf_i+0x14c>
 8004e82:	6923      	ldr	r3, [r4, #16]
 8004e84:	6861      	ldr	r1, [r4, #4]
 8004e86:	4299      	cmp	r1, r3
 8004e88:	bfde      	ittt	le
 8004e8a:	2330      	movle	r3, #48	; 0x30
 8004e8c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004e90:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004e94:	1b52      	subs	r2, r2, r5
 8004e96:	6122      	str	r2, [r4, #16]
 8004e98:	f8cd a000 	str.w	sl, [sp]
 8004e9c:	464b      	mov	r3, r9
 8004e9e:	aa03      	add	r2, sp, #12
 8004ea0:	4621      	mov	r1, r4
 8004ea2:	4640      	mov	r0, r8
 8004ea4:	f7ff fee2 	bl	8004c6c <_printf_common>
 8004ea8:	3001      	adds	r0, #1
 8004eaa:	d14c      	bne.n	8004f46 <_printf_i+0x1fe>
 8004eac:	f04f 30ff 	mov.w	r0, #4294967295
 8004eb0:	b004      	add	sp, #16
 8004eb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004eb6:	4835      	ldr	r0, [pc, #212]	; (8004f8c <_printf_i+0x244>)
 8004eb8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004ebc:	6829      	ldr	r1, [r5, #0]
 8004ebe:	6823      	ldr	r3, [r4, #0]
 8004ec0:	f851 6b04 	ldr.w	r6, [r1], #4
 8004ec4:	6029      	str	r1, [r5, #0]
 8004ec6:	061d      	lsls	r5, r3, #24
 8004ec8:	d514      	bpl.n	8004ef4 <_printf_i+0x1ac>
 8004eca:	07df      	lsls	r7, r3, #31
 8004ecc:	bf44      	itt	mi
 8004ece:	f043 0320 	orrmi.w	r3, r3, #32
 8004ed2:	6023      	strmi	r3, [r4, #0]
 8004ed4:	b91e      	cbnz	r6, 8004ede <_printf_i+0x196>
 8004ed6:	6823      	ldr	r3, [r4, #0]
 8004ed8:	f023 0320 	bic.w	r3, r3, #32
 8004edc:	6023      	str	r3, [r4, #0]
 8004ede:	2310      	movs	r3, #16
 8004ee0:	e7b0      	b.n	8004e44 <_printf_i+0xfc>
 8004ee2:	6823      	ldr	r3, [r4, #0]
 8004ee4:	f043 0320 	orr.w	r3, r3, #32
 8004ee8:	6023      	str	r3, [r4, #0]
 8004eea:	2378      	movs	r3, #120	; 0x78
 8004eec:	4828      	ldr	r0, [pc, #160]	; (8004f90 <_printf_i+0x248>)
 8004eee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004ef2:	e7e3      	b.n	8004ebc <_printf_i+0x174>
 8004ef4:	0659      	lsls	r1, r3, #25
 8004ef6:	bf48      	it	mi
 8004ef8:	b2b6      	uxthmi	r6, r6
 8004efa:	e7e6      	b.n	8004eca <_printf_i+0x182>
 8004efc:	4615      	mov	r5, r2
 8004efe:	e7bb      	b.n	8004e78 <_printf_i+0x130>
 8004f00:	682b      	ldr	r3, [r5, #0]
 8004f02:	6826      	ldr	r6, [r4, #0]
 8004f04:	6961      	ldr	r1, [r4, #20]
 8004f06:	1d18      	adds	r0, r3, #4
 8004f08:	6028      	str	r0, [r5, #0]
 8004f0a:	0635      	lsls	r5, r6, #24
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	d501      	bpl.n	8004f14 <_printf_i+0x1cc>
 8004f10:	6019      	str	r1, [r3, #0]
 8004f12:	e002      	b.n	8004f1a <_printf_i+0x1d2>
 8004f14:	0670      	lsls	r0, r6, #25
 8004f16:	d5fb      	bpl.n	8004f10 <_printf_i+0x1c8>
 8004f18:	8019      	strh	r1, [r3, #0]
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	6123      	str	r3, [r4, #16]
 8004f1e:	4615      	mov	r5, r2
 8004f20:	e7ba      	b.n	8004e98 <_printf_i+0x150>
 8004f22:	682b      	ldr	r3, [r5, #0]
 8004f24:	1d1a      	adds	r2, r3, #4
 8004f26:	602a      	str	r2, [r5, #0]
 8004f28:	681d      	ldr	r5, [r3, #0]
 8004f2a:	6862      	ldr	r2, [r4, #4]
 8004f2c:	2100      	movs	r1, #0
 8004f2e:	4628      	mov	r0, r5
 8004f30:	f7fb f94e 	bl	80001d0 <memchr>
 8004f34:	b108      	cbz	r0, 8004f3a <_printf_i+0x1f2>
 8004f36:	1b40      	subs	r0, r0, r5
 8004f38:	6060      	str	r0, [r4, #4]
 8004f3a:	6863      	ldr	r3, [r4, #4]
 8004f3c:	6123      	str	r3, [r4, #16]
 8004f3e:	2300      	movs	r3, #0
 8004f40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f44:	e7a8      	b.n	8004e98 <_printf_i+0x150>
 8004f46:	6923      	ldr	r3, [r4, #16]
 8004f48:	462a      	mov	r2, r5
 8004f4a:	4649      	mov	r1, r9
 8004f4c:	4640      	mov	r0, r8
 8004f4e:	47d0      	blx	sl
 8004f50:	3001      	adds	r0, #1
 8004f52:	d0ab      	beq.n	8004eac <_printf_i+0x164>
 8004f54:	6823      	ldr	r3, [r4, #0]
 8004f56:	079b      	lsls	r3, r3, #30
 8004f58:	d413      	bmi.n	8004f82 <_printf_i+0x23a>
 8004f5a:	68e0      	ldr	r0, [r4, #12]
 8004f5c:	9b03      	ldr	r3, [sp, #12]
 8004f5e:	4298      	cmp	r0, r3
 8004f60:	bfb8      	it	lt
 8004f62:	4618      	movlt	r0, r3
 8004f64:	e7a4      	b.n	8004eb0 <_printf_i+0x168>
 8004f66:	2301      	movs	r3, #1
 8004f68:	4632      	mov	r2, r6
 8004f6a:	4649      	mov	r1, r9
 8004f6c:	4640      	mov	r0, r8
 8004f6e:	47d0      	blx	sl
 8004f70:	3001      	adds	r0, #1
 8004f72:	d09b      	beq.n	8004eac <_printf_i+0x164>
 8004f74:	3501      	adds	r5, #1
 8004f76:	68e3      	ldr	r3, [r4, #12]
 8004f78:	9903      	ldr	r1, [sp, #12]
 8004f7a:	1a5b      	subs	r3, r3, r1
 8004f7c:	42ab      	cmp	r3, r5
 8004f7e:	dcf2      	bgt.n	8004f66 <_printf_i+0x21e>
 8004f80:	e7eb      	b.n	8004f5a <_printf_i+0x212>
 8004f82:	2500      	movs	r5, #0
 8004f84:	f104 0619 	add.w	r6, r4, #25
 8004f88:	e7f5      	b.n	8004f76 <_printf_i+0x22e>
 8004f8a:	bf00      	nop
 8004f8c:	080059da 	.word	0x080059da
 8004f90:	080059eb 	.word	0x080059eb

08004f94 <memcpy>:
 8004f94:	440a      	add	r2, r1
 8004f96:	4291      	cmp	r1, r2
 8004f98:	f100 33ff 	add.w	r3, r0, #4294967295
 8004f9c:	d100      	bne.n	8004fa0 <memcpy+0xc>
 8004f9e:	4770      	bx	lr
 8004fa0:	b510      	push	{r4, lr}
 8004fa2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004fa6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004faa:	4291      	cmp	r1, r2
 8004fac:	d1f9      	bne.n	8004fa2 <memcpy+0xe>
 8004fae:	bd10      	pop	{r4, pc}

08004fb0 <memmove>:
 8004fb0:	4288      	cmp	r0, r1
 8004fb2:	b510      	push	{r4, lr}
 8004fb4:	eb01 0402 	add.w	r4, r1, r2
 8004fb8:	d902      	bls.n	8004fc0 <memmove+0x10>
 8004fba:	4284      	cmp	r4, r0
 8004fbc:	4623      	mov	r3, r4
 8004fbe:	d807      	bhi.n	8004fd0 <memmove+0x20>
 8004fc0:	1e43      	subs	r3, r0, #1
 8004fc2:	42a1      	cmp	r1, r4
 8004fc4:	d008      	beq.n	8004fd8 <memmove+0x28>
 8004fc6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004fca:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004fce:	e7f8      	b.n	8004fc2 <memmove+0x12>
 8004fd0:	4402      	add	r2, r0
 8004fd2:	4601      	mov	r1, r0
 8004fd4:	428a      	cmp	r2, r1
 8004fd6:	d100      	bne.n	8004fda <memmove+0x2a>
 8004fd8:	bd10      	pop	{r4, pc}
 8004fda:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004fde:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004fe2:	e7f7      	b.n	8004fd4 <memmove+0x24>

08004fe4 <_free_r>:
 8004fe4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004fe6:	2900      	cmp	r1, #0
 8004fe8:	d044      	beq.n	8005074 <_free_r+0x90>
 8004fea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fee:	9001      	str	r0, [sp, #4]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	f1a1 0404 	sub.w	r4, r1, #4
 8004ff6:	bfb8      	it	lt
 8004ff8:	18e4      	addlt	r4, r4, r3
 8004ffa:	f000 f913 	bl	8005224 <__malloc_lock>
 8004ffe:	4a1e      	ldr	r2, [pc, #120]	; (8005078 <_free_r+0x94>)
 8005000:	9801      	ldr	r0, [sp, #4]
 8005002:	6813      	ldr	r3, [r2, #0]
 8005004:	b933      	cbnz	r3, 8005014 <_free_r+0x30>
 8005006:	6063      	str	r3, [r4, #4]
 8005008:	6014      	str	r4, [r2, #0]
 800500a:	b003      	add	sp, #12
 800500c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005010:	f000 b90e 	b.w	8005230 <__malloc_unlock>
 8005014:	42a3      	cmp	r3, r4
 8005016:	d908      	bls.n	800502a <_free_r+0x46>
 8005018:	6825      	ldr	r5, [r4, #0]
 800501a:	1961      	adds	r1, r4, r5
 800501c:	428b      	cmp	r3, r1
 800501e:	bf01      	itttt	eq
 8005020:	6819      	ldreq	r1, [r3, #0]
 8005022:	685b      	ldreq	r3, [r3, #4]
 8005024:	1949      	addeq	r1, r1, r5
 8005026:	6021      	streq	r1, [r4, #0]
 8005028:	e7ed      	b.n	8005006 <_free_r+0x22>
 800502a:	461a      	mov	r2, r3
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	b10b      	cbz	r3, 8005034 <_free_r+0x50>
 8005030:	42a3      	cmp	r3, r4
 8005032:	d9fa      	bls.n	800502a <_free_r+0x46>
 8005034:	6811      	ldr	r1, [r2, #0]
 8005036:	1855      	adds	r5, r2, r1
 8005038:	42a5      	cmp	r5, r4
 800503a:	d10b      	bne.n	8005054 <_free_r+0x70>
 800503c:	6824      	ldr	r4, [r4, #0]
 800503e:	4421      	add	r1, r4
 8005040:	1854      	adds	r4, r2, r1
 8005042:	42a3      	cmp	r3, r4
 8005044:	6011      	str	r1, [r2, #0]
 8005046:	d1e0      	bne.n	800500a <_free_r+0x26>
 8005048:	681c      	ldr	r4, [r3, #0]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	6053      	str	r3, [r2, #4]
 800504e:	4421      	add	r1, r4
 8005050:	6011      	str	r1, [r2, #0]
 8005052:	e7da      	b.n	800500a <_free_r+0x26>
 8005054:	d902      	bls.n	800505c <_free_r+0x78>
 8005056:	230c      	movs	r3, #12
 8005058:	6003      	str	r3, [r0, #0]
 800505a:	e7d6      	b.n	800500a <_free_r+0x26>
 800505c:	6825      	ldr	r5, [r4, #0]
 800505e:	1961      	adds	r1, r4, r5
 8005060:	428b      	cmp	r3, r1
 8005062:	bf04      	itt	eq
 8005064:	6819      	ldreq	r1, [r3, #0]
 8005066:	685b      	ldreq	r3, [r3, #4]
 8005068:	6063      	str	r3, [r4, #4]
 800506a:	bf04      	itt	eq
 800506c:	1949      	addeq	r1, r1, r5
 800506e:	6021      	streq	r1, [r4, #0]
 8005070:	6054      	str	r4, [r2, #4]
 8005072:	e7ca      	b.n	800500a <_free_r+0x26>
 8005074:	b003      	add	sp, #12
 8005076:	bd30      	pop	{r4, r5, pc}
 8005078:	20000708 	.word	0x20000708

0800507c <sbrk_aligned>:
 800507c:	b570      	push	{r4, r5, r6, lr}
 800507e:	4e0e      	ldr	r6, [pc, #56]	; (80050b8 <sbrk_aligned+0x3c>)
 8005080:	460c      	mov	r4, r1
 8005082:	6831      	ldr	r1, [r6, #0]
 8005084:	4605      	mov	r5, r0
 8005086:	b911      	cbnz	r1, 800508e <sbrk_aligned+0x12>
 8005088:	f000 f8bc 	bl	8005204 <_sbrk_r>
 800508c:	6030      	str	r0, [r6, #0]
 800508e:	4621      	mov	r1, r4
 8005090:	4628      	mov	r0, r5
 8005092:	f000 f8b7 	bl	8005204 <_sbrk_r>
 8005096:	1c43      	adds	r3, r0, #1
 8005098:	d00a      	beq.n	80050b0 <sbrk_aligned+0x34>
 800509a:	1cc4      	adds	r4, r0, #3
 800509c:	f024 0403 	bic.w	r4, r4, #3
 80050a0:	42a0      	cmp	r0, r4
 80050a2:	d007      	beq.n	80050b4 <sbrk_aligned+0x38>
 80050a4:	1a21      	subs	r1, r4, r0
 80050a6:	4628      	mov	r0, r5
 80050a8:	f000 f8ac 	bl	8005204 <_sbrk_r>
 80050ac:	3001      	adds	r0, #1
 80050ae:	d101      	bne.n	80050b4 <sbrk_aligned+0x38>
 80050b0:	f04f 34ff 	mov.w	r4, #4294967295
 80050b4:	4620      	mov	r0, r4
 80050b6:	bd70      	pop	{r4, r5, r6, pc}
 80050b8:	2000070c 	.word	0x2000070c

080050bc <_malloc_r>:
 80050bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050c0:	1ccd      	adds	r5, r1, #3
 80050c2:	f025 0503 	bic.w	r5, r5, #3
 80050c6:	3508      	adds	r5, #8
 80050c8:	2d0c      	cmp	r5, #12
 80050ca:	bf38      	it	cc
 80050cc:	250c      	movcc	r5, #12
 80050ce:	2d00      	cmp	r5, #0
 80050d0:	4607      	mov	r7, r0
 80050d2:	db01      	blt.n	80050d8 <_malloc_r+0x1c>
 80050d4:	42a9      	cmp	r1, r5
 80050d6:	d905      	bls.n	80050e4 <_malloc_r+0x28>
 80050d8:	230c      	movs	r3, #12
 80050da:	603b      	str	r3, [r7, #0]
 80050dc:	2600      	movs	r6, #0
 80050de:	4630      	mov	r0, r6
 80050e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050e4:	4e2e      	ldr	r6, [pc, #184]	; (80051a0 <_malloc_r+0xe4>)
 80050e6:	f000 f89d 	bl	8005224 <__malloc_lock>
 80050ea:	6833      	ldr	r3, [r6, #0]
 80050ec:	461c      	mov	r4, r3
 80050ee:	bb34      	cbnz	r4, 800513e <_malloc_r+0x82>
 80050f0:	4629      	mov	r1, r5
 80050f2:	4638      	mov	r0, r7
 80050f4:	f7ff ffc2 	bl	800507c <sbrk_aligned>
 80050f8:	1c43      	adds	r3, r0, #1
 80050fa:	4604      	mov	r4, r0
 80050fc:	d14d      	bne.n	800519a <_malloc_r+0xde>
 80050fe:	6834      	ldr	r4, [r6, #0]
 8005100:	4626      	mov	r6, r4
 8005102:	2e00      	cmp	r6, #0
 8005104:	d140      	bne.n	8005188 <_malloc_r+0xcc>
 8005106:	6823      	ldr	r3, [r4, #0]
 8005108:	4631      	mov	r1, r6
 800510a:	4638      	mov	r0, r7
 800510c:	eb04 0803 	add.w	r8, r4, r3
 8005110:	f000 f878 	bl	8005204 <_sbrk_r>
 8005114:	4580      	cmp	r8, r0
 8005116:	d13a      	bne.n	800518e <_malloc_r+0xd2>
 8005118:	6821      	ldr	r1, [r4, #0]
 800511a:	3503      	adds	r5, #3
 800511c:	1a6d      	subs	r5, r5, r1
 800511e:	f025 0503 	bic.w	r5, r5, #3
 8005122:	3508      	adds	r5, #8
 8005124:	2d0c      	cmp	r5, #12
 8005126:	bf38      	it	cc
 8005128:	250c      	movcc	r5, #12
 800512a:	4629      	mov	r1, r5
 800512c:	4638      	mov	r0, r7
 800512e:	f7ff ffa5 	bl	800507c <sbrk_aligned>
 8005132:	3001      	adds	r0, #1
 8005134:	d02b      	beq.n	800518e <_malloc_r+0xd2>
 8005136:	6823      	ldr	r3, [r4, #0]
 8005138:	442b      	add	r3, r5
 800513a:	6023      	str	r3, [r4, #0]
 800513c:	e00e      	b.n	800515c <_malloc_r+0xa0>
 800513e:	6822      	ldr	r2, [r4, #0]
 8005140:	1b52      	subs	r2, r2, r5
 8005142:	d41e      	bmi.n	8005182 <_malloc_r+0xc6>
 8005144:	2a0b      	cmp	r2, #11
 8005146:	d916      	bls.n	8005176 <_malloc_r+0xba>
 8005148:	1961      	adds	r1, r4, r5
 800514a:	42a3      	cmp	r3, r4
 800514c:	6025      	str	r5, [r4, #0]
 800514e:	bf18      	it	ne
 8005150:	6059      	strne	r1, [r3, #4]
 8005152:	6863      	ldr	r3, [r4, #4]
 8005154:	bf08      	it	eq
 8005156:	6031      	streq	r1, [r6, #0]
 8005158:	5162      	str	r2, [r4, r5]
 800515a:	604b      	str	r3, [r1, #4]
 800515c:	4638      	mov	r0, r7
 800515e:	f104 060b 	add.w	r6, r4, #11
 8005162:	f000 f865 	bl	8005230 <__malloc_unlock>
 8005166:	f026 0607 	bic.w	r6, r6, #7
 800516a:	1d23      	adds	r3, r4, #4
 800516c:	1af2      	subs	r2, r6, r3
 800516e:	d0b6      	beq.n	80050de <_malloc_r+0x22>
 8005170:	1b9b      	subs	r3, r3, r6
 8005172:	50a3      	str	r3, [r4, r2]
 8005174:	e7b3      	b.n	80050de <_malloc_r+0x22>
 8005176:	6862      	ldr	r2, [r4, #4]
 8005178:	42a3      	cmp	r3, r4
 800517a:	bf0c      	ite	eq
 800517c:	6032      	streq	r2, [r6, #0]
 800517e:	605a      	strne	r2, [r3, #4]
 8005180:	e7ec      	b.n	800515c <_malloc_r+0xa0>
 8005182:	4623      	mov	r3, r4
 8005184:	6864      	ldr	r4, [r4, #4]
 8005186:	e7b2      	b.n	80050ee <_malloc_r+0x32>
 8005188:	4634      	mov	r4, r6
 800518a:	6876      	ldr	r6, [r6, #4]
 800518c:	e7b9      	b.n	8005102 <_malloc_r+0x46>
 800518e:	230c      	movs	r3, #12
 8005190:	603b      	str	r3, [r7, #0]
 8005192:	4638      	mov	r0, r7
 8005194:	f000 f84c 	bl	8005230 <__malloc_unlock>
 8005198:	e7a1      	b.n	80050de <_malloc_r+0x22>
 800519a:	6025      	str	r5, [r4, #0]
 800519c:	e7de      	b.n	800515c <_malloc_r+0xa0>
 800519e:	bf00      	nop
 80051a0:	20000708 	.word	0x20000708

080051a4 <_realloc_r>:
 80051a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051a8:	4680      	mov	r8, r0
 80051aa:	4614      	mov	r4, r2
 80051ac:	460e      	mov	r6, r1
 80051ae:	b921      	cbnz	r1, 80051ba <_realloc_r+0x16>
 80051b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80051b4:	4611      	mov	r1, r2
 80051b6:	f7ff bf81 	b.w	80050bc <_malloc_r>
 80051ba:	b92a      	cbnz	r2, 80051c8 <_realloc_r+0x24>
 80051bc:	f7ff ff12 	bl	8004fe4 <_free_r>
 80051c0:	4625      	mov	r5, r4
 80051c2:	4628      	mov	r0, r5
 80051c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051c8:	f000 f838 	bl	800523c <_malloc_usable_size_r>
 80051cc:	4284      	cmp	r4, r0
 80051ce:	4607      	mov	r7, r0
 80051d0:	d802      	bhi.n	80051d8 <_realloc_r+0x34>
 80051d2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80051d6:	d812      	bhi.n	80051fe <_realloc_r+0x5a>
 80051d8:	4621      	mov	r1, r4
 80051da:	4640      	mov	r0, r8
 80051dc:	f7ff ff6e 	bl	80050bc <_malloc_r>
 80051e0:	4605      	mov	r5, r0
 80051e2:	2800      	cmp	r0, #0
 80051e4:	d0ed      	beq.n	80051c2 <_realloc_r+0x1e>
 80051e6:	42bc      	cmp	r4, r7
 80051e8:	4622      	mov	r2, r4
 80051ea:	4631      	mov	r1, r6
 80051ec:	bf28      	it	cs
 80051ee:	463a      	movcs	r2, r7
 80051f0:	f7ff fed0 	bl	8004f94 <memcpy>
 80051f4:	4631      	mov	r1, r6
 80051f6:	4640      	mov	r0, r8
 80051f8:	f7ff fef4 	bl	8004fe4 <_free_r>
 80051fc:	e7e1      	b.n	80051c2 <_realloc_r+0x1e>
 80051fe:	4635      	mov	r5, r6
 8005200:	e7df      	b.n	80051c2 <_realloc_r+0x1e>
	...

08005204 <_sbrk_r>:
 8005204:	b538      	push	{r3, r4, r5, lr}
 8005206:	4d06      	ldr	r5, [pc, #24]	; (8005220 <_sbrk_r+0x1c>)
 8005208:	2300      	movs	r3, #0
 800520a:	4604      	mov	r4, r0
 800520c:	4608      	mov	r0, r1
 800520e:	602b      	str	r3, [r5, #0]
 8005210:	f7fc f864 	bl	80012dc <_sbrk>
 8005214:	1c43      	adds	r3, r0, #1
 8005216:	d102      	bne.n	800521e <_sbrk_r+0x1a>
 8005218:	682b      	ldr	r3, [r5, #0]
 800521a:	b103      	cbz	r3, 800521e <_sbrk_r+0x1a>
 800521c:	6023      	str	r3, [r4, #0]
 800521e:	bd38      	pop	{r3, r4, r5, pc}
 8005220:	20000710 	.word	0x20000710

08005224 <__malloc_lock>:
 8005224:	4801      	ldr	r0, [pc, #4]	; (800522c <__malloc_lock+0x8>)
 8005226:	f000 b811 	b.w	800524c <__retarget_lock_acquire_recursive>
 800522a:	bf00      	nop
 800522c:	20000714 	.word	0x20000714

08005230 <__malloc_unlock>:
 8005230:	4801      	ldr	r0, [pc, #4]	; (8005238 <__malloc_unlock+0x8>)
 8005232:	f000 b80c 	b.w	800524e <__retarget_lock_release_recursive>
 8005236:	bf00      	nop
 8005238:	20000714 	.word	0x20000714

0800523c <_malloc_usable_size_r>:
 800523c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005240:	1f18      	subs	r0, r3, #4
 8005242:	2b00      	cmp	r3, #0
 8005244:	bfbc      	itt	lt
 8005246:	580b      	ldrlt	r3, [r1, r0]
 8005248:	18c0      	addlt	r0, r0, r3
 800524a:	4770      	bx	lr

0800524c <__retarget_lock_acquire_recursive>:
 800524c:	4770      	bx	lr

0800524e <__retarget_lock_release_recursive>:
 800524e:	4770      	bx	lr

08005250 <_init>:
 8005250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005252:	bf00      	nop
 8005254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005256:	bc08      	pop	{r3}
 8005258:	469e      	mov	lr, r3
 800525a:	4770      	bx	lr

0800525c <_fini>:
 800525c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800525e:	bf00      	nop
 8005260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005262:	bc08      	pop	{r3}
 8005264:	469e      	mov	lr, r3
 8005266:	4770      	bx	lr
