// Seed: 2804262248
`define pp_2 0
`default_nettype id_2
`define pp_3 0
`define pp_4 0
`default_nettype `pp_4 `default_nettype `pp_3 `timescale 1ps / 1 ps `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2, id_3, id_4, id_5 = id_5, id_6;
endmodule
