Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Dec 23 23:50:07 2019
| Host         : LAPTOP-69NJ2TNC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_control_sets_placed.rpt
| Design       : vga
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           37 |
| No           | No                    | Yes                    |              63 |           24 |
| No           | Yes                   | No                     |              19 |            9 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |              34 |            9 |
| Yes          | Yes                   | No                     |              79 |           43 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+---------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+------------------------------+---------------------------+------------------+----------------+
|  seg/clkout    |                              | rgb/in/bit_cnt_reg[0]_0   |                1 |              3 |
|  clk_IBUF_BUFG | rgb/in/bit_cnt[3]_i_1_n_0    | rgb/in/bit_cnt_reg[0]_0   |                1 |              4 |
|  clk_IBUF_BUFG | rgb/in/pixel_data[3]_i_1_n_0 | rgb/in/bit_cnt_reg[0]_0   |                1 |              4 |
|  clk_IBUF_BUFG |                              | rgb/in/po_data[7]_i_1_n_0 |                2 |              8 |
|  clk_IBUF_BUFG | rgb/in/pixel_data10_out      | rgb/in/bit_cnt_reg[0]_0   |                2 |              8 |
|  mclk_BUFG     | rgb/shift[10]_i_2_n_0        |                           |                3 |              8 |
|  mclk_BUFG     |                              | syn/SR[0]                 |                7 |             11 |
|  mclk_BUFG     | rgb/shift[10]_i_2_n_0        | rgb/shift[10]_i_1_n_0     |                6 |             11 |
|  mclk_BUFG     | syn/vsenable                 | syn/vc[10]_i_1_n_0        |                5 |             11 |
|  clk_IBUF_BUFG |                              |                           |                9 |             16 |
|  clk_IBUF_BUFG | rgb/in/pixel_data_en         | rgb/in/bit_cnt_reg[0]_0   |                5 |             18 |
|  mclk_BUFG     | syn/E[0]                     | rgb/addro2[17]_i_1_n_0    |               14 |             18 |
|  mclk_BUFG     | syn/addr_reg[17][0]          | rgb/addr[17]_i_1_n_0      |               12 |             18 |
|  mclk_BUFG     | rgb/switch                   | rgb/count                 |                6 |             21 |
|  mclk_BUFG     |                              |                           |               28 |             35 |
|  clk_IBUF_BUFG |                              | rgb/in/bit_cnt_reg[0]_0   |               23 |             60 |
+----------------+------------------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     2 |
| 8      |                     3 |
| 11     |                     3 |
| 16+    |                     7 |
+--------+-----------------------+


