Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Mon Oct 30 19:06:32 2017
| Host         : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xcku040-ffva1156-2-e
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 9
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 9          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[0] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[1] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[2] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[3] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[4] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[5] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[6] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[7] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on USB_UART_TX relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>


