{
  "creator": "Yosys 0.51+17 (git sha1 0102361c7, c++ 16.0.0 -fPIC -O3)",
  "modules": {
    "const_unit": {
      "attributes": {
        "CELL": 1,
        "dynports": 1,
        "cells_not_processed": 1,
        "src": "../../myProject/Tile/PE/const_unit.v:2.1-12.10"
      },
      "parameter_default_values": {
        "NoConfigBits": 3,
        "WIDTH": 32
      },
      "ports": {
        "const_out": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9 ]
        },
        "ConfigBits": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ConfigBits": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "CONFIG_BIT": 1,
            "FABulous": 1,
            "INIT": 1,
            "src": "../../myProject/Tile/PE/const_unit.v:7.50-7.60"
          }
        },
        "const_out": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9 ],
          "attributes": {
            "BUS": 1,
            "DATA": 1,
            "FABulous": 1,
            "src": "../../myProject/Tile/PE/const_unit.v:6.55-6.64"
          }
        }
      }
    }
  }
}
