(module "C1825C224K5RAC7800" (layer F.Cu) (tedit 620B8A02)
  (descr "C1825C224K5RAC7800, 50V 220nF X7R ¡À10% 1825 Multilayer Ceramic Capacitors MLCC - SMD/SMT ROHS")
  (tags "50V 220nF X7R ¡À10% 1825 Multilayer Ceramic Capacitors MLCC - SMD/SMT ROHS, Capacitors, Multilayer Ceramic Capacitors MLCC - SMD/SMT")
  (fp_text reference REF** (at 0 -5.7) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value C1825C224K5RAC7800 (at 0 5.7) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center -4.377013 3.827) (end -4.347015 3.827) (layer F.SilkS) (width 0.059995))
  (fp_line (start 0.950013 -3.7) (end 3.8 -3.7) (layer F.SilkS) (width 0.254001))
  (fp_line (start -0.950013 -3.7) (end -3.8 -3.7) (layer F.SilkS) (width 0.254001))
  (fp_line (start 0.950013 3.7) (end 3.8 3.7) (layer F.SilkS) (width 0.254001))
  (fp_line (start -0.950013 3.7) (end -3.8 3.7) (layer F.SilkS) (width 0.254001))
  (fp_line (start -4.250013 -3.2) (end -4.250013 3.2) (layer F.SilkS) (width 0.254001))
  (fp_line (start -4.250013 3.249987) (end -4.250013 3.169622) (layer F.SilkS) (width 0.254001))
  (fp_line (start 4.250013 -3.2) (end 4.250013 3.2) (layer F.SilkS) (width 0.254001))
  (fp_line (start 4.250013 -3.249987) (end 4.250013 -3.2) (layer F.SilkS) (width 0.254001))
  (fp_line (start 4.250013 3.249987) (end 4.250013 3.2) (layer F.SilkS) (width 0.254001))
  (fp_line (start -4.250013 -3.249987) (end -4.250013 -3.2) (layer F.SilkS) (width 0.254001))
  (fp_line (start -4.250013 3.249987) (end -4.250013 2.941021) (layer F.SilkS) (width 0.254001))
  (pad 1 smd rect (at -2.349886 0) (size 3 6.800025) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at 2.35014 0) (size 3 6.800025) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 7.7) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_capacitors/packages3d/C1825C224K5RAC7800.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)