<inh f='llvm/llvm/include/llvm/CodeGen/SelectionDAGISel.h' l='39' c='llvm::SelectionDAGISel'/>
<def f='llvm/llvm/lib/Target/AVR/AVRISelDAGToDAG.cpp' l='27' ll='57'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelDAGToDAG.cpp' l='550' c='_ZN4llvm16createAVRISelDagERNS_16AVRTargetMachineENS_10CodeGenOpt5LevelE'/>
<size>328</size>
<doc f='llvm/llvm/lib/Target/AVR/AVRISelDAGToDAG.cpp' l='26'>/// Lowers LLVM IR (in DAG form) to AVR MC instructions (in DAG form).</doc>
<fun r='_ZNK4llvm15AVRDAGToDAGISel11getPassNameEv'/>
<fun r='_ZN4llvm15AVRDAGToDAGISel20runOnMachineFunctionERNS_15MachineFunctionE'/>
<fun r='_ZN4llvm15AVRDAGToDAGISel28SelectInlineAsmMemoryOperandERKNS_7SDValueEjRSt6vectorIS1_SaIS1_EE'/>
<fun r='_ZNK4llvm15AVRDAGToDAGISel21CheckPatternPredicateEj'/>
<fun r='_ZNK4llvm15AVRDAGToDAGISel18CheckNodePredicateEPNS_6SDNodeEj'/>
<fun r='_ZN4llvm15AVRDAGToDAGISel19CheckComplexPatternEPNS_6SDNodeES2_NS_7SDValueEjRNS_15SmallVectorImplISt4pairIS3_S2_EEE'/>
<fun r='_ZN4llvm15AVRDAGToDAGISel14RunSDNodeXFormENS_7SDValueEj'/>
<fun r='_ZN4llvm15AVRDAGToDAGISel6SelectEPNS_6SDNodeE'/>
<fun r='_ZN4llvm15AVRDAGToDAGISel20runOnMachineFunctionERNS_15MachineFunctionE'/>
<fun r='_ZN4llvm15AVRDAGToDAGISel28SelectInlineAsmMemoryOperandERKNS_7SDValueEjRSt6vectorIS1_SaIS1_EE'/>
<fun r='_ZN4llvm15AVRDAGToDAGISel6SelectEPNS_6SDNodeE'/>
