%% This BibTeX bibliography file was created using BibDesk.
%% http://bibdesk.sourceforge.net/

%% Created for Vittorio Zaccaria at 2019-01-08 14:00:04 +0100 


%% Saved with string encoding Unicode (UTF-8) 



@article{J19,
	Author = {Giovanni Mariani and Gianluca Palermo and Vittorio Zaccaria and Cristina Silvano},
	Date-Modified = {2019-01-08 12:58:53 +0000},
	Doi = {10.1109/TCAD.2014.2379634},
	Issn = {0278-0070},
	Journal = {IEEE Transactions on Computer Aided Design of Integrated Circuits},
	Keywords = {tocheck, trans, journal},
	Note = {Articolo in rivista},
	Pages = {293-306},
	Title = {DeSpErate++: An enhanced design space exploration framework using predictive simulation scheduling},
	Volume = {34},
	Year = {2015},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCAD.2014.2379634}}

@inproceedings{C53,
	Address = {Grenoble, France - FRA},
	Author = {Edoardo Paone and Francesco Robino and Gianluca Palermo and Vittorio Zaccaria and Ingo Sander and Cristina Silvano},
	Booktitle = {Proceedings of DATE 2015: International Conference on Design, Automation and Test in Europe},
	Date-Modified = {2019-01-08 12:58:33 +0000},
	Isbn = {978-3-9815370-4-8},
	Keywords = {tocheck, conference},
	Month = {March, 2015},
	Note = {Contributo in Atti di convegno},
	Pages = {736-741},
	Publisher = {EDA Consortium},
	Title = {Customization of OpenCL Applications for Efficient Task Mapping Under Heterogeneous Platform Constraints},
	Url = {http://dl.acm.org/citation.cfm?id=2755921},
	Year = {2015},
	Bdsk-Url-1 = {http://dl.acm.org/citation.cfm?id=2755921}}

@article{J17,
	Author = {V. Zaccaria and F. Melzani and G. Bertoni},
	Date-Added = {2018-10-01 16:09:01 +0000},
	Date-Modified = {2018-10-01 16:09:01 +0000},
	Doi = {10.1109/TC.2017.2772231},
	Isbn = {ISSN 0018-9340},
	Journal = {IEEE Transactions on Computers},
	Keywords = {pa2018, trans, journal, notfoundincineca},
	Month = {April},
	Number = {4},
	Pages = {596-603},
	Publisher = {IEEE - Piscataway, NJ - USA},
	Title = {Spectral features of higher-order side-channel countermeasures},
	Volume = {67},
	Year = {2018},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TC.2017.2772231}}

@inproceedings{C52,
	Address = {Tallinn, Estonia},
	Author = {Florian Daniel and Maristella Matera and Elisa Quintarelli and Letizia Tanca and Vittorio Zaccaria},
	Bibsource = {dblp computer science bibliography, https://dblp.org},
	Biburl = {https://dblp.org/rec/bib/conf/caise/DanielMQTZ18},
	Booktitle = {Advanced Information Systems Engineering - 30th International Conference, CAiSE 2018, Tallinn, Estonia, June 11-15, 2018, Proceedings},
	Date-Added = {2018-07-03 12:49:06 +0000},
	Date-Modified = {2018-07-03 16:25:18 +0000},
	Doi = {10.1007/978-3-319-91563-0_8},
	Keywords = {conference},
	Month = {June},
	Pages = {119--134},
	Timestamp = {Tue, 05 Jun 2018 09:34:46 +0200},
	Title = {Context-Aware Access to Heterogeneous Resources Through On-the-Fly Mashups},
	Url = {https://doi.org/10.1007/978-3-319-91563-0_8},
	Year = {2018},
	Bdsk-Url-1 = {https://doi.org/10.1007/978-3-319-91563-0_8},
	Bdsk-Url-2 = {http://dx.doi.org/10.1007/978-3-319-91563-0_8}}

@article{J18,
	Abstract = {Implementing a cryptographic circuit poses challenges not always acknowledged in the backing mathematical theory. One of them is the vulnerability against side-channel attacks. A side-channel attack is a procedure that uses information leaked by the circuit through, for example, its own power consumption or electromagnetic emissions, to derive sensitive data (e.g, the secret key used for encryption). Nowadays, we design circuitry to keep this sensitive information from leaking (i.e., a countermeasure), but the path from specification down to implementation is far from being fully automatic. As we know, manual refinement steps can be error prone and the sheer potential of these errors can be devastating in a scenario such as the one we are dealing with. In this article, we investigate whether a single embedded domain specific language (EDSL) can, at the same time, help us in specifying and enforcing the functionality of the circuit as well as its protection against side-channel attacks. The EDSL is a fundamental block of an original design flow (named Countermeasure Against Side-Channel Attacks, i.e., CASCA) whose aim is to complement an existing industrial scenario and to provide the necessary guarantee that a secure primitive is not vulnerable up to a first-order attack. As a practical case study, we will show how we applied the proposed tools to ensure both functional and extra-functional correctness of a composite-field Advanced Encryption Standard (AES) S-Box. To ensure the reproducibility of this research, this article is accompanied by an open source release of the EDSL1 that contains the presented S-Box implementation and an additional 3-Shares threshold implementation of the Keccak Ï‡ function [7].},
	Author = {Delledonne, Lorenzo and Zaccaria, Vittorio and Susella, Ruggero and Bertoni, Guido and Melzani, Filippo},
	Date-Modified = {2019-01-07 14:22:30 +0000},
	Doi = {10.1145/3241047},
	File = {ACM Full Text PDF:/Users/zaccaria/development/github/org-writing/zoterodb/storage/4XCNS336/Delledonne et al. - 2018 - CASCA A Design Automation Approach for Designing .pdf:application/pdf},
	Issn = {1084-4309},
	Journal = {ACM Trans. Des. Autom. Electron. Syst.},
	Keywords = {trans, journal, notfoundincineca},
	Month = nov,
	Number = {6},
	Pages = {69:1--69:17},
	Shorttitle = {{CASCA}},
	Title = {{CASCA}: {A} {Design} {Automation} {Approach} for {Designing} {Hardware} {Countermeasures} {Against} {Side}-{Channel} {Attacks}},
	Url = {http://doi.acm.org/10.1145/3241047},
	Urldate = {2018-11-22},
	Volume = {23},
	Year = {2018},
	Bdsk-Url-1 = {http://doi.acm.org/10.1145/3241047},
	Bdsk-Url-2 = {http://dx.doi.org/10.1145/3241047}}

@article{J16,
	Author = {E. Bisi and F. Melzani and V. Zaccaria},
	Date-Added = {2017-12-03 15:22:47 +0000},
	Date-Modified = {2019-01-07 14:23:03 +0000},
	Doi = {10.1109/TC.2016.2635650},
	Isbn = {ISSN 0018-9340},
	Journal = {IEEE Transactions on Computers},
	Keywords = {pa2018, trans, journal},
	Month = {June},
	Number = {6},
	Pages = {1099-1105},
	Publisher = {IEEE - Piscataway, NJ - USA},
	Title = {Symbolic analysis of higher-order side channel countermeasures},
	Volume = {66},
	Year = {2017},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TC.2016.2635650}}

@incollection{L6,
	Address = {Cham},
	Author = {Cassani, Valerio and Gianelli, Stefano and Matera, Maristella and Medana, Riccardo and Quintarelli, Elisa and Tanca, Letizia and Zaccaria, Vittorio},
	Booktitle = {Rapid Mashup Development Tools: Second International Rapid Mashup Challenge, RMC 2016, Lugano, Switzerland, June 6, 2016, Revised Selected Papers},
	Date-Modified = {2019-01-07 14:47:33 +0000},
	Doi = {10.1007/978-3-319-53174-8_7},
	Editor = {Daniel, Florian and Gaedke, Martin},
	Isbn = {ISBN 978-3-319-53173-1},
	Keywords = {bookc},
	Month = {June},
	Pages = {108--128},
	Publisher = {Springer International Publishing},
	Series = {Communications in Computer and Information Science},
	Title = {{On the Role of Context in the Design of Mobile Mashups}},
	Year = {2016},
	Bdsk-Url-1 = {http://dx.doi.org/10.1007/978-3-319-53174-8_7}}

@article{J15,
	Author = {S. Xydis and G. Palermo and V. Zaccaria and C. Silvano},
	Date-Added = {2015-09-29 10:52:32 +0000},
	Date-Modified = {2017-09-01 07:57:11 +0000},
	Doi = {10.1109/TCAD.2014.2363392},
	Isbn = {ISSN 0278-0070},
	Journal = {IEEE Transactions on Computer Aided Design of Integrated Circuits},
	Keywords = {pa2018, trans, journal},
	Month = {January},
	Number = {1},
	Pages = {155-159},
	Publisher = {IEEE - Piscataway, NJ - USA},
	Title = {SPIRIT: Spectral-Aware Pareto Iterative Refinement Optimization for Supervised High-Level Synthesis},
	Volume = 34,
	Year = {2015},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCAD.2014.2363392}}

@inproceedings{C51,
	Address = {Samos, Greece},
	Author = {Giuseppe Massari and Edoardo Paone and Patrick Bellasi and Gianluca Palermo and Vittorio Zaccaria and William Fornaciari and Cristina Silvano},
	Bibsource = {dblp computer science bibliography, http://dblp.org},
	Biburl = {http://dblp.uni-trier.de/rec/bib/conf/samos/MassariPBPZFS14},
	Booktitle = {Proceedings of SAMOS 2014: XIVth International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation},
	Crossref = {DBLP:conf/samos/2014ic},
	Date-Modified = {2019-01-07 14:44:15 +0000},
	Doi = {10.1109/SAMOS.2014.6893191},
	Keywords = {conference},
	Month = {July},
	Pages = {26--33},
	Timestamp = {Thu, 20 Nov 2014 11:56:42 +0100},
	Title = {Combining application adaptivity and system-wide Resource Management on multi-core platforms},
	Url = {http://dx.doi.org/10.1109/SAMOS.2014.6893191},
	Year = {2014},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/SAMOS.2014.6893191}}

@inproceedings{C50,
	Address = {Milan, Italy},
	Author = {Davide Gadioli and Simone Libutti and Giuseppe Massari and Edoardo Paone and Michele Scandale and Patrick Bellasi and Gianluca Palermo and Vittorio Zaccaria and Giovanni Agosta and William Fornaciari and Cristina Silvano},
	Bibsource = {dblp computer science bibliography, http://dblp.org},
	Biburl = {http://dblp.uni-trier.de/rec/bib/conf/ispa/GadioliLMPSBPZAFS14},
	Booktitle = {Proceedings of ISPA 2014: IEEE International Symposium on Parallel and Distributed Processing with Applications},
	Crossref = {DBLP:conf/ispa/2014},
	Date-Modified = {2019-01-07 14:44:08 +0000},
	Doi = {10.1109/ISPA.2014.25},
	Keywords = {conference},
	Month = {August},
	Pages = {127--133},
	Publisher = {IEEE - Piscataway, NJ - USA},
	Timestamp = {Thu, 20 Nov 2014 11:56:39 +0100},
	Title = {OpenCL Application Auto-tuning and Run-Time Resource Management for Multi-core Platforms},
	Url = {http://dx.doi.org/10.1109/ISPA.2014.25},
	Year = {2014},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISPA.2014.25}}

@inproceedings{C49,
	Address = {Zurich, Switzerland},
	Author = {Edoardo Paone and Davide Gadioli and Gianluca Palermo and Vittorio Zaccaria and Cristina Silvano},
	Bibsource = {dblp computer science bibliography, http://dblp.org},
	Biburl = {http://dblp.uni-trier.de/rec/bib/conf/asap/PaoneGPZS14},
	Booktitle = {Proceedings of ASAP 2014: IEEE 25th International Conference on Application-Specific Systems, Architectures and Processors},
	Crossref = {DBLP:conf/asap/2014},
	Date-Modified = {2019-01-07 14:44:21 +0000},
	Doi = {10.1109/ASAP.2014.6868651},
	Keywords = {conference},
	Month = {June},
	Pages = {161--168},
	Publisher = {IEEE - Piscataway, NJ - USA},
	Timestamp = {Thu, 20 Nov 2014 11:56:34 +0100},
	Title = {Evaluating orthogonality between application auto-tuning and run-time resource management for adaptive OpenCL applications},
	Url = {http://dx.doi.org/10.1109/ASAP.2014.6868651},
	Year = {2014},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ASAP.2014.6868651}}

@inproceedings{C48,
	Address = {Vilamoura, Portugal},
	Author = {Giuseppe Massari and Edoardo Paone and Michele Scandale and Patrick Bellasi and Gianluca Palermo and Vittorio Zaccaria and Giovanni Agosta and William Fornaciari and Cristina Silvano},
	Bibsource = {dblp computer science bibliography, http://dblp.org},
	Biburl = {http://dblp.uni-trier.de/rec/bib/conf/arc/MassariPSBPZAFS14},
	Booktitle = {Proceedings of ARC 2014: Reconfigurable Computing: Architectures, Tools, and Applications - 10th International Symposium},
	Crossref = {DBLP:conf/arc/2014},
	Date-Modified = {2019-01-07 14:44:29 +0000},
	Doi = {10.1007/978-3-319-05960-0_39},
	Keywords = {conference},
	Month = {April},
	Pages = {345--352},
	Timestamp = {Thu, 20 Nov 2014 11:55:19 +0100},
	Title = {Data Parallel Application Adaptivity and System-Wide Resource Management in Many-Core Architectures},
	Url = {http://dx.doi.org/10.1007/978-3-319-05960-0_39},
	Year = {2014},
	Bdsk-Url-1 = {http://dx.doi.org/10.1007/978-3-319-05960-0_39}}

@inproceedings{C45,
	Address = {Porto, Portugal},
	Author = {Giovanni Mariani and Vlad-Mihai Sima and Gianluca Palermo and Vittorio Zaccaria and Giacomo Marchiri and Cristina Silvano and Koen Bertels},
	Booktitle = {Proceedings of FPL 2013: International Conference on Field Programmable Logic and Applications},
	Date-Added = {2013-12-07 14:50:10 +0000},
	Date-Modified = {2019-01-07 14:49:16 +0000},
	Doi = {10.1109/FPL.2013.6645523},
	Isbn = {ISBN: 978-1-4799-0004-6},
	Keywords = {conference},
	Month = {September},
	Pages = {1-8},
	Title = {Run-time Optimization of a Dynamically Reconfigurable Embedded System Through Performance Prediction},
	Year = {2013},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0M0NS5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0M0NS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDNDUucGRmAA4AEAAHAEMANAA1AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzQ1LnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {https://doi.org/10.1109/FPL.2013.6645523}}

@inproceedings{C47,
	Address = {Dresden, Germany},
	Author = {Giovanni Mariani and Gianluca Palermo and Vittorio Zaccaria and Cristina Silvano},
	Booktitle = {Proceedings of DATE 2014: International Conference on Design, Automation and Test in Europe},
	Date-Added = {2013-12-07 14:46:19 +0000},
	Date-Modified = {2019-01-07 14:44:40 +0000},
	Keywords = {conference},
	Month = {March},
	Pages = {1-4},
	Title = {DeSpErate: Speeding-up Design Space Exploration by using Predictive Simulation Scheduling},
	Year = {2014},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0M0Ny5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0M0Ny5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDNDcucGRmAA4AEAAHAEMANAA3AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzQ3LnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=}}

@inproceedings{C46,
	Address = {Paris, France},
	Author = {Silvano, C. and Fornaciari, W. and Reghizzi, S.C. and Agosta, G. and Palermo, G. and Zaccaria, V. and Bellasi, P. and Castro, F. and Corbetta, S. and Speziale, E. and Melpignano, D. and Zins, J.M. and Hubert, H. and Stabernack, B. and Brandenburg, J. and Palkovic, M. and Raghavan, P. and Ykman-Couvreur, C. and Anagnostopoulos, I. and Bartzas, A. and Soudris, D. and Kempf, T. and Ascheid, G. and Ansari, J. and Mahonen, P. and Vanthournout, B.},
	Booktitle = {Proceedings of INA-OCMC 2012: Interconnection Network Architecture: On-Chip, Multi-Chip},
	Date-Added = {2013-08-28 10:13:53 +0000},
	Date-Modified = {2013-08-28 10:17:20 +0000},
	Doi = {10.1145/2107763.2107774},
	Isbn = {ISBN 978-1-4503-1010-9},
	Keywords = {notfoundincineca, workshop},
	Month = {January},
	Pages = {39-42},
	Title = {Parallel paradigms and run-time management techniques for many-core architectures: the 2PARMA approach},
	Url = {http://doi.acm.org/10.1145/2107763.2107774},
	Year = {2012},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0M0Ni5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0M0Ni5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDNDYucGRmAA4AEAAHAEMANAA2AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzQ2LnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ReCoSoC.2011.5981522}}

@inproceedings{C44,
	Address = {Instanbul, Turkey},
	Author = {Amir Hossein Ashouri and Vittorio Zaccaria and Sotirios Xydis and Gianluca Palermo and Cristina Silvano},
	Booktitle = {Proceedings of VLSI-SoC 2013: International Conference on Very Large Scale Integration and System-on-Chip},
	Date-Added = {2013-08-28 10:04:01 +0000},
	Date-Modified = {2019-01-07 14:49:04 +0000},
	Doi = {10.1109/VLSI-SoC.2013.6673262},
	Isbn = {ISBN: 978-1-4799-0522-5},
	Keywords = {conference},
	Month = {October},
	Pages = {124-129},
	Title = {A Framework for Compiler Level Statistical Analysis over Customized VLIW Architecture},
	Year = {2013},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0M0NC5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0M0NC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDNDQucGRmAA4AEAAHAEMANAA0AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzQ0LnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dl.acm.org/citation.cfm?id=2485450}}

@article{J14,
	Author = {Giovanni Mariani and Gianluca Palermo and Vittorio Zaccaria and Cristina Silvano},
	Date-Added = {2013-08-28 09:52:40 +0000},
	Date-Modified = {2019-01-07 14:49:23 +0000},
	Isbn = {ISSN: 0167-8191},
	Issn = {0167-8191},
	Journal = {Parallel Computing},
	Keywords = {pa2018, journal},
	Month = {September},
	Number = {9},
	Pages = {504-519},
	Publisher = {Elsevier - The Netherlands},
	Title = {ARTE: An Application-specific Run-Time managEment framework for multi-cores based on queuing models},
	Url = {http://dx.doi.org/10.1016/j.parco.2013.04.002},
	Volume = {39},
	Year = {2013},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0oxNC5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0oxNC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpKMTQucGRmAA4AEAAHAEoAMQA0AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvSjE0LnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1016/j.parco.2013.04.002}}

@inproceedings{C43,
	Author = {Edoardo Paone and Gianluca Palermo and Vittorio Zaccaria and Cristina Silvano and Diego Melpignano and Germain Haugou and Thierry Lepley},
	Booktitle = {Proceedings of CODES+ISSS 2012: International Conference on Hardware/Software codesign and System Synthesis},
	Date-Added = {2013-04-22 07:13:09 +0000},
	Date-Modified = {2013-08-28 10:07:12 +0000},
	Doi = {10.1145/2380445.2380523},
	Isbn = {ISBN: 978-1-4503-1426-8},
	Keywords = {conference, notfoundincineca},
	Pages = {503-512},
	Publisher = {ACM New York, NY - USA},
	Title = {An Exploration Methodology for a Customizable OpenCL Stereo-Matching Application Targeted to an Industrial Multi-Cluster Architecture},
	Year = {2012},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0M0My5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0M0My5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDNDMucGRmAA4AEAAHAEMANAAzAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzQzLnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1145/2380445.2380523}}

@inproceedings{C42,
	Author = {E. Paone and N. Vahabi and V. Zaccaria and C. Silvano and D. Melpignano and G. Haugou and T. Lepley},
	Booktitle = {Proceedings of DATE 2013: International Conference on Design, Automation and Test in Europe},
	Date-Added = {2013-04-22 07:10:52 +0000},
	Date-Modified = {2019-01-07 14:49:38 +0000},
	Isbn = {ISBN: 978-3-9815370-0-0},
	Keywords = {conference},
	Month = {March},
	Pages = {671-676},
	Title = {Improving Simulation Speed and Accuracy for Many-Core Embedded Platforms with Ensemble Models},
	Url = {http://dl.acm.org/citation.cfm?id=2485452},
	Year = {2013},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0M0Mi5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0M0Mi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDNDIucGRmAA4AEAAHAEMANAAyAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzQyLnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dl.acm.org/citation.cfm?id=2485452}}

@inproceedings{C41,
	Author = {Sotirios Xydis and Gianluca Palermo and Vittorio Zaccaria and Cristina Silvano},
	Booktitle = {Proceedings of DATE 2013: International Conference on Design, Automation and Test in Europe},
	Date-Added = {2013-04-22 07:07:08 +0000},
	Date-Modified = {2019-01-07 14:49:46 +0000},
	Doi = {10.7873/DATE.2013.143},
	Isbn = {ISBN: 978-3-9815370-0-0},
	Keywords = {conference},
	Month = {March},
	Pages = {659 to 664},
	Title = {A Meta-Model Assisted Coprocessor Synthesis Framework for Compiler/Architecture Parameters Customization},
	Url = {http://dl.acm.org/citation.cfm?id=2485450},
	Year = {2013},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0M0MS5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0M0MS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDNDEucGRmAA4AEAAHAEMANAAxAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzQxLnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dl.acm.org/citation.cfm?id=2485450}}

@article{J13,
	Author = {Giovanni Mariani and Gianluca Palermo and Vittorio Zaccaria and Cristina Silvano},
	Date-Added = {2013-04-22 07:03:08 +0000},
	Date-Modified = {2019-01-07 14:49:30 +0000},
	Doi = {10.1145/2514641.2514647},
	Isbn = {ISSN: 1539-9087},
	Journal = {ACM Transactions on Embedded Computing Systems (TECS)},
	Keywords = {pa2018, journal, trans},
	Month = {September},
	Number = {2},
	Pages = {20:1-20:27},
	Publisher = {ACM New York, NY - USA},
	Title = {Design Space Exploration and Run-time Resource Management for Multi-cores},
	Volume = {13},
	Year = {2013},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0oxMy5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0oxMy5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpKMTMucGRmAA4AEAAHAEoAMQAzAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvSjEzLnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {https://doi.org/10.1145/2514641.2514647}}

@article{P2,
	Abstract = {A procedure for translating ARM instructions of a first set into instructions of a second set for execution on an LX processor comprising a core provides a first set of registers corresponding to the ARM instructions and a second set of registers corresponding to the instructions that can be executed on the LX processor. Each register of the first set is mapped in a corresponding register of the second set designed to emulate the behavior of the first register, obtaining a unique independent translation of the first set into the second set. The translation is performed by a translation device external to the LX core without altering the core, and the translation operating without accessing resources of the core, by the translating device intercepting accesses of the core to the storage area reserved to the ARM instructions.},
	Address = {US},
	Author = {PAGNI, Andrea {$[$}IT/IT{$]$}, Milan (IT) and LUCINI, Fabrizio {$[$}IT/IT{$]$}, Ponte dell'Oglio (IT) and PAU, Danilo Pietro {$[$}IT/IT{$]$}, Sesto San Giovanni (IT) and BORNEO, Antonio Maria {$[$}IT/IT{$]$}, Matera (IT) and ZACCARIA, Vittorio {$[$}IT/IT{$]$}, Milan (IT)},
	Date = {2007/07/10},
	Date-Added = {2012-11-08 14:07:35 +0000},
	Date-Modified = {2016-03-25 18:39:05 +0000},
	Keywords = {patent},
	L2 = {http://www.patentlens.net/patentlens/patent/US_7243213/en/},
	Local-Url = {http://www.patentlens.net/patentlens/patent/US_7243213/en/},
	M1 = {G06F 9/455},
	M2 = {712 24; 712209},
	Month = {July},
	Number = {7243213},
	Publisher = {EP 1028370A2 (Aug, 2000) ; US 2002/0138712 A1 (Sep, 2002) Yoshida 712/205; US 5852726 A (Dec, 1998) Lin et al. 712/200; US 5925123 A (Jul, 1999) Tremblay et al. 712/212; US 5951674 A (Sep, 1999) Moreno 712/210; US 6496922 B1 (Dec, 2002) Borrill 712/209; US 6934832 B1 (Aug, 2005) Van Dyke et al. 712/244; WO 02/086699 A2 (Oct, 2002)},
	Title = {Process for translating instructions for an arm-type processor into instructions for a LX-type processor; relative translator device and computer program product},
	Ty = {PAT},
	Url = {http://www.patentlens.net/patentlens/patent/US_7243213/en/},
	Volume = {10776024},
	Year = {2007},
	Bdsk-Url-1 = {http://www.patentlens.net/patentlens/patent/US_7243213/en/}}

@article{P1,
	Abstract = {An architecture for a pipeline processor circuit, preferably of the VLIW type, comprises a plurality of stages and a network of forwarding paths which connect pairs of said stages, as well as a register file for operand write-back. An optimization-of-power-consumption function is provided via inhibition of writing and subsequent readings in said register file of operands retrievable from said forwarding network on account of their reduced liveness length.},
	Address = {US},
	Author = {SAMI, Mariagiovanna {$[$}IT/IT{$]$}, Milan (IT) and SCIUTO, Donatella {$[$}IT/IT{$]$}, Milan (IT) and SILVANO, Cristina {$[$}IT/IT{$]$}, Milan (IT) and ZACCARIA, Vittorio {$[$}IT/IT{$]$}, Milan (IT) and PAU, Danilo {$[$}IT/IT{$]$}, Sesto San Giovanni (IT) and ZAFALON, Roberto {$[$}IT/IT{$]$}, Venice (IT)},
	Date = {2005/05/03},
	Date-Added = {2012-11-08 13:58:33 +0000},
	Date-Modified = {2016-03-25 18:38:24 +0000},
	Keywords = {patent},
	L2 = {http://www.patentlens.net/patentlens/patent/US_6889317/en/},
	Local-Url = {http://www.patentlens.net/patentlens/patent/US_6889317/en/},
	M1 = {G06F009/38},
	M2 = {712218},
	Month = {May},
	Number = {6889317},
	Publisher = {EP 0569312A2 (Nov, 1993) ; US 4228497 A (Oct, 1980) Gupta et al. 364/200; US 5784320 A (Jul, 1998) Johnson 365/189.01; US 5799165 A (Aug, 1998) Favor et al. 712/214; US 5809325 A (Sep, 1998) Hinton et al. 712/32; US 6247134 B1 (Jun, 2001) Sproch et al. 713/320; US 6633971 B2 (Oct, 2003) Peng et al. 712/218; US 6738966 B1 (May, 2004) Tanaka 717/140},
	Title = {Processor architecture},
	Ty = {PAT},
	Url = {http://www.patentlens.net/patentlens/patent/US_6889317/en/},
	Volume = {09976241},
	Year = {2005},
	Bdsk-Url-1 = {http://www.patentlens.net/patentlens/patent/US_6889317/en/}}

@inproceedings{C40,
	Author = {Silvano, C. and Fornaciari, W. and Reghizzi, S.C. and Agosta, G. and Palermo, G. and Zaccaria, V. and Bellasi, P. and Castro, F. and Corbetta, S. and Speziale, E. and Melpignano, D. and Zins, J.M. and Hubert, H. and Stabernack, B. and Brandenburg, J. and Palkovic, M. and Raghavan, P. and Ykman-Couvreur, C. and Anagnostopoulos, I. and Bartzas, A. and Soudris, D. and Kempf, T. and Ascheid, G. and Ansari, J. and Mahonen, P. and Vanthournout, B.},
	Booktitle = {Proceedings of ReCoSoC 2011: Reconfigurable Communication-centric Systems-on-Chip},
	Date-Added = {2012-11-07 13:41:09 +0000},
	Date-Modified = {2012-11-07 13:43:25 +0000},
	Doi = {10.1109/ReCoSoC.2011.5981522},
	Keywords = {notfoundincineca, workshop},
	Month = {june},
	Pages = {1 -7},
	Pdf = {pdf/C40.pdf},
	Title = {Invited paper: Parallel programming and run-time resource management framework for many-core platforms: The 2PARMA approach},
	Year = {2011},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0M0MC5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0M0MC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDNDAucGRmAA4AEAAHAEMANAAwAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzQwLnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ReCoSoC.2011.5981522}}

@inproceedings{S5,
	Author = {Giovanni Mariani and Gianluca Palermo and V. Zaccaria and Cristina Silvano},
	Booktitle = {Proceedings of the ARCS Workshops 2012},
	Date-Added = {2012-11-05 17:43:10 +0000},
	Date-Modified = {2012-11-05 20:05:31 +0000},
	Isbn = {978-1-4673-1913-3},
	Keywords = {cineca, workshop},
	Location = {Munich, Germany},
	Month = {February},
	Pages = {363--374},
	Pdf = {pdf/S5.pdf},
	Title = {Evaluating Run-time Resource Management Policies for Multi-core Embedded Platforms with the EMME Evaluation Framework},
	Url = {http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6222214},
	Year = 2012,
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QMy4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL1M1LnBkZtIXCxgZV05TLmRhdGFPEQFYAAAAAAFYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAAAAAAAAQkQAAf////8GUzUucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA/////wAAAAAAAAAAAAAAAAAFAAQAAAogY3UAAAAAAAAAAAAAAAAADFB1YmxpY2F0aW9ucwACADUvOlVzZXJzOnphY2NhcmlhOkRyb3Bib3g6UmVzZWFyY2g6UHVibGljYXRpb25zOlM1LnBkZgAADgAOAAYAUwA1AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvUzUucGRmAAATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMQAyQDRAi0CLwI0Aj8CSAJWAloCYQJqAm8CfAJ/ApEClAKZAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAps=},
	Bdsk-Url-1 = {http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6222214}}

@article{J12,
	Author = {S. Marceglia and S. Bonacina and V. Zaccaria and C. Pagliari and F. Pinciroli},
	Date-Added = {2012-11-05 17:40:29 +0000},
	Date-Modified = {2014-04-17 11:27:06 +0000},
	Doi = {10.1258/jrsm.2012.110296},
	Isbn = {ISSN 0141-0768},
	Issn = {0141-0768},
	Journal = {Journal of the Royal Society of Medicine},
	Keywords = {cineca, journal},
	Month = {June},
	Pages = {233--241},
	Pdf = {pdf/J12.pdf},
	Publisher = {SAGE Publications},
	Title = {How might the iPad change healthcare?},
	Url = {http://dx.doi.org/10.1258/jrsm.2012.110296},
	Volume = 105,
	Year = 2012,
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0oxMi5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0oxMi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpKMTIucGRmAA4AEAAHAEoAMQAyAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvSjEyLnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1258/jrsm.2012.110296}}

@article{J1,
	Abstract = {journal},
	Annote = {
\emph{This paper introduces an instruction-level energy model for parallel processors by extending the work published in \cite{C1,C2}. The analytical model takes into account several software-level parameters (such as the instruction parallelism) as well as microarchitectural-level ones (such as pipeline stage power consumption) providing an efficient pipeline-aware instruction-level power estimation}.\\
Cited by \textbf{23} papers.},
	Author = {M. Sami and D. Sciuto and C. Silvano and V. Zaccaria},
	Date-Added = {2012-11-05 17:30:38 +0000},
	Date-Modified = {2017-08-31 17:57:22 +0000},
	Doi = {10.1109/TCAD.2002.801105},
	Isbn = {ISSN 0278-0070},
	Journal = {IEEE Transactions on Computer Aided Design of Integrated Circuits},
	Keywords = {pa2018, cineca, trans, journal},
	Month = sep,
	Number = 9,
	Pages = {998-1010},
	Pdf = {pdf/J1.pdf},
	Publisher = {IEEE - Piscataway, NJ - USA},
	Title = {An Instruction-Level Energy Model for Embedded {VLIW} Architectures},
	Url = {http://dx.doi.org/10.1109/TCAD.2002.801105},
	Volume = 22,
	Year = {2002},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QMy4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0oxLnBkZtIXCxgZV05TLmRhdGFPEQFYAAAAAAFYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAAAAAAAAQkQAAf////8GSjEucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA/////wAAAAAAAAAAAAAAAAAFAAQAAAogY3UAAAAAAAAAAAAAAAAADFB1YmxpY2F0aW9ucwACADUvOlVzZXJzOnphY2NhcmlhOkRyb3Bib3g6UmVzZWFyY2g6UHVibGljYXRpb25zOkoxLnBkZgAADgAOAAYASgAxAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvSjEucGRmAAATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMQAyQDRAi0CLwI0Aj8CSAJWAloCYQJqAm8CfAJ/ApEClAKZAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAps=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCAD.2002.801105}}

@inproceedings{C11,
	Abstract = {conference},
	Address = {Munich, Germany},
	Author = {G. Palermo and C. Silvano and V. Zaccaria},
	Booktitle = {Proceedings of DATE 2003 Designers Forum: IEEE Design, Automation and Test Conference in Europe},
	Date-Added = {2012-11-05 17:21:21 +0000},
	Date-Modified = {2012-11-05 20:10:26 +0000},
	Day = {3-7},
	Doi = {10.1109/DATE.2003.10236},
	Keywords = {cineca, conference},
	Month = mar,
	Pages = {20182},
	Pdf = {pdf/C11.pdf},
	Title = {Power-Performance System-Level Exploration of a {MicroSPARC2}-Based Embedded Architecture},
	Url = {http://dx.doi.org/10.1109/DATE.2003.10236},
	Year = {2003},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MxMS5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MxMS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMTEucGRmAA4AEAAHAEMAMQAxAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzExLnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/DATE.2003.10236}}

@inproceedings{C38,
	Abstract = {conference},
	Address = {Porto Alegre, Brazil},
	Author = {D. Matos and G. Palermo and V. Zaccaria and C. Reinbrecht and A. Susin and C. Silvano and L. Carro},
	Booktitle = {Proceedings of NoCArc 2011: 4th International Workshop on Network on Chip Architectures},
	Date-Modified = {2012-11-05 20:05:34 +0000},
	Day = {4-5},
	Doi = {10.1145/2076501.2076508},
	Keywords = {cineca, workshop},
	Month = dec,
	Pages = {31-36},
	Pdf = {pdf/C38.pdf},
	Title = {Floorplanning-aware design space exploration for application-specific hierarchical networks on-chip},
	Url = {http://dx.doi.org/10.1145/2076501.2076508},
	Year = {2011},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MzOC5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MzOC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMzgucGRmAA4AEAAHAEMAMwA4AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzM4LnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1145/2076501.2076508}}

@inproceedings{C37,
	Abstract = {conference},
	Address = {Caparicia, Lisbon Portugal},
	Author = {C. Silvano and W. Fornaciari and S. Crespi Reghizzi and G. Agosta and G. Palermo and V. Zaccaria and P. Bellasi and F. Castro and S. Corbetta and E. Speziale and D. Melpignano and J.M. Zins and D. Siorpaes and H. Huebert and B. Stabernack and J. Brandenburg and M. Palkovic and P. Raghavan and C. Ykman-Couvreur and A. Bartzas and D. Soudris and T. Kempf and G. Ascheid and H. Meyr and J. Ansari and P. Mahonen and B. Vanthournout},
	Booktitle = {Proceedings of INDIN 2011: IEEE Conference on Industrial Informatics},
	Date-Modified = {2012-11-05 20:10:24 +0000},
	Day = {26-29},
	Doi = {10.1109/INDIN.2011.6035001},
	Keywords = {cineca, conference},
	Month = jul,
	Pages = {835-840},
	Pdf = {pdf/C37.pdf},
	Title = {Parallel Paradigms and Run-time Management Techniques for Many-core Architectures: 2PARMA Approach},
	Url = {http://dx.doi.org/10.1109/INDIN.2011.6035001},
	Year = {2011},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MzNy5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MzNy5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMzcucGRmAA4AEAAHAEMAMwA3AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzM3LnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/INDIN.2011.6035001}}

@inproceedings{L5.4,
	Abstract = {bookc},
	Author = {C. Silvano and W. Fornaciari and G. Palermo and V. Zaccaria and F. Castro and M. Martinez and S. Bocchio and R. Zafalon and P. Avasare and G. Vanmeerbeeck and C. Ykman-Couvreur and M. Wouters and C. Kavka and L. Onesti and A. Turco and U. Bondi and G. Mariani and H. Posadas and E. Villar and C. Wu and F. Dongrui and Z. Hao and T. Shibin},
	Booktitle = {Lecture Notes in Electrical Engineering, Vol. 57 - Selected Papers from VLSI 2010 Annual Symposium, N. Voros et al. (Eds.)},
	Date-Modified = {2012-11-06 13:46:53 +0000},
	Isbn = {ISBN 978-94-007-1487-8},
	Keywords = {cineca, bookc},
	Pages = {47-63},
	Publisher = {Springer Science+Businness Media},
	Title = {MULTICUBE: Multi-Objective Design Space Exploration of Multi-Core Architectures},
	Year = {2011},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNS4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0w1LjQucGRm0hcLGBlXTlMuZGF0YU8RAWAAAAAAAWAAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAAAAAABCRAAB/////whMNS40LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD/////AAAAAAAAAAAAAAAAAAUABAAACiBjdQAAAAAAAAAAAAAAAAAMUHVibGljYXRpb25zAAIANy86VXNlcnM6emFjY2FyaWE6RHJvcGJveDpSZXNlYXJjaDpQdWJsaWNhdGlvbnM6TDUuNC5wZGYAAA4AEgAIAEwANQAuADQALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASADVVc2Vycy96YWNjYXJpYS9Ecm9wYm94L1Jlc2VhcmNoL1B1YmxpY2F0aW9ucy9MNS40LnBkZgAAEwABLwAAFQACAA///wAAgAbSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBVAGAAZwBqAGwAbgBxAHMAdQB3AIQAjgDGAMsA0wI3AjkCPgJJAlICYAJkAmsCdAJ5AoYCiQKbAp4CowAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKl}}

@inproceedings{L5.5,
	Abstract = {bookc},
	Author = {C. Silvano and W. Fornaciari and S. Crespi Reghizzi and G. Agosta and G. Palermo and V. Zaccaria and P. Bellasi and F. Castro and S. Corbetta and A. Di Biagio and E. Speziale and M. Tartara and D. Melpignano and J.M. Zins and D. Siorpaes and H. Huebert and B. Stabernack and J. Brandenburg and M. Palkovic and P. Raghavan and C. Ykman-Couvreur and A. Bartzas and S. Xydis and D. Soudris and T. Kempf and G. Ascheid and R. Leupers H. Meyr and J. Ansari and P. Mahonen and B. Vanthournout},
	Booktitle = {Lecture Notes in Electrical Engineering, Vol. 57 - Selected Papers from VLSI 2010 Annual Symposium, N. Voros et al. (Eds.)},
	Date-Modified = {2012-11-06 13:46:42 +0000},
	Isbn = {ISBN 978-94-007-1487-8},
	Keywords = {cineca, bookc},
	Pages = {65-79},
	Publisher = {Springer Science+Businness Media},
	Title = {2PARMA: Parallel Paradigms and Run-time Management Techniques for Many-Core Architectures},
	Year = {2011},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNS4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0w1LjUucGRm0hcLGBlXTlMuZGF0YU8RAWAAAAAAAWAAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAAAAAABCRAAB/////whMNS41LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD/////AAAAAAAAAAAAAAAAAAUABAAACiBjdQAAAAAAAAAAAAAAAAAMUHVibGljYXRpb25zAAIANy86VXNlcnM6emFjY2FyaWE6RHJvcGJveDpSZXNlYXJjaDpQdWJsaWNhdGlvbnM6TDUuNS5wZGYAAA4AEgAIAEwANQAuADUALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASADVVc2Vycy96YWNjYXJpYS9Ecm9wYm94L1Jlc2VhcmNoL1B1YmxpY2F0aW9ucy9MNS41LnBkZgAAEwABLwAAFQACAA///wAAgAbSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBVAGAAZwBqAGwAbgBxAHMAdQB3AIQAjgDGAMsA0wI3AjkCPgJJAlICYAJkAmsCdAJ5AoYCiQKbAp4CowAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKl}}

@inproceedings{L4.9,
	Abstract = {bookc},
	Author = {G. Mariani and C. Ykman-Couvreur and P. Avasare and G. Vanmeerbeeck and G. Palermo and C. Silvano and V. Zaccaria},
	Booktitle = {Multi-objective Design Space Exploration of Multiprocessor SoC Architectures, Cristina Silvano, William Fornaciari, Eugenio Villar (Eds.)},
	Date-Modified = {2012-11-05 19:34:25 +0000},
	Isbn = {ISBN 978-1-4419-8836-2},
	Keywords = {cineca, bookc},
	Pages = {189-204},
	Publisher = {Springer Science+Businness Media},
	Title = {Design Space Exploration for Run-time Management of a Reconfigurable System for Video Streaming},
	Year = {2011},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNS4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0w0LjkucGRm0hcLGBlXTlMuZGF0YU8RAWAAAAAAAWAAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAAAAAABCRAAB/////whMNC45LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD/////AAAAAAAAAAAAAAAAAAUABAAACiBjdQAAAAAAAAAAAAAAAAAMUHVibGljYXRpb25zAAIANy86VXNlcnM6emFjY2FyaWE6RHJvcGJveDpSZXNlYXJjaDpQdWJsaWNhdGlvbnM6TDQuOS5wZGYAAA4AEgAIAEwANAAuADkALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASADVVc2Vycy96YWNjYXJpYS9Ecm9wYm94L1Jlc2VhcmNoL1B1YmxpY2F0aW9ucy9MNC45LnBkZgAAEwABLwAAFQACAA///wAAgAbSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBVAGAAZwBqAGwAbgBxAHMAdQB3AIQAjgDGAMsA0wI3AjkCPgJJAlICYAJkAmsCdAJ5AoYCiQKbAp4CowAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKl}}

@inproceedings{L4.8,
	Abstract = {bookc},
	Author = {C. Kavka and L. Onesti and E. Rigoni and A. Turco and S. Bocchio and F. Castro and G. Palermo and C. Silvano and V. Zaccaria and G. Mariani and F. Dongrui and Z. Hao and T. Shibin},
	Booktitle = {Multi-objective Design Space Exploration of Multiprocessor SoC Architectures, Cristina Silvano, William Fornaciari, Eugenio Villar (Eds.)},
	Date-Modified = {2012-11-05 19:34:27 +0000},
	Isbn = {ISBN 978-1-4419-8836-2},
	Keywords = {cineca, bookc},
	Pages = {171-187},
	Publisher = {Springer Science+Businness Media},
	Title = {Design Space Exploration of Parallel Architectures},
	Year = {2011},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNS4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0w0LjgucGRm0hcLGBlXTlMuZGF0YU8RAWAAAAAAAWAAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAAAAAABCRAAB/////whMNC44LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD/////AAAAAAAAAAAAAAAAAAUABAAACiBjdQAAAAAAAAAAAAAAAAAMUHVibGljYXRpb25zAAIANy86VXNlcnM6emFjY2FyaWE6RHJvcGJveDpSZXNlYXJjaDpQdWJsaWNhdGlvbnM6TDQuOC5wZGYAAA4AEgAIAEwANAAuADgALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASADVVc2Vycy96YWNjYXJpYS9Ecm9wYm94L1Jlc2VhcmNoL1B1YmxpY2F0aW9ucy9MNC44LnBkZgAAEwABLwAAFQACAA///wAAgAbSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBVAGAAZwBqAGwAbgBxAHMAdQB3AIQAjgDGAMsA0wI3AjkCPgJJAlICYAJkAmsCdAJ5AoYCiQKbAp4CowAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKl}}

@inproceedings{L4.5,
	Abstract = {bookc},
	Author = {P. Avasare and C. Ykman-Couvreur and G. Vanmeerbeeck and G. Mariani and G. Palermo and C. Silvano and V. Zaccaria},
	Booktitle = {Multi-objective Design Space Exploration of Multiprocessor SoC Architectures, Cristina Silvano, William Fornaciari, Eugenio Villar (Eds.)},
	Date-Modified = {2012-11-05 19:34:30 +0000},
	Isbn = {ISBN 978-1-4419-8836-2},
	Keywords = {cineca, bookc},
	Pages = {93-107},
	Publisher = {Springer Science+Businness Media},
	Title = {Design Space Exploration Supporting Run-Time Resource Management},
	Year = {2011},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNS4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0w0LjUucGRm0hcLGBlXTlMuZGF0YU8RAWAAAAAAAWAAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAAAAAABCRAAB/////whMNC41LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD/////AAAAAAAAAAAAAAAAAAUABAAACiBjdQAAAAAAAAAAAAAAAAAMUHVibGljYXRpb25zAAIANy86VXNlcnM6emFjY2FyaWE6RHJvcGJveDpSZXNlYXJjaDpQdWJsaWNhdGlvbnM6TDQuNS5wZGYAAA4AEgAIAEwANAAuADUALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASADVVc2Vycy96YWNjYXJpYS9Ecm9wYm94L1Jlc2VhcmNoL1B1YmxpY2F0aW9ucy9MNC41LnBkZgAAEwABLwAAFQACAA///wAAgAbSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBVAGAAZwBqAGwAbgBxAHMAdQB3AIQAjgDGAMsA0wI3AjkCPgJJAlICYAJkAmsCdAJ5AoYCiQKbAp4CowAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKl}}

@inproceedings{L4.4,
	Abstract = {bookc},
	Author = {G. Palermo and C. Silvano and V. Zaccaria and E. Rigoni and C. Kavka and A. Turco and G. Mariani},
	Booktitle = {Multi-objective Design Space Exploration of Multiprocessor SoC Architectures, Cristina Silvano, William Fornaciari, Eugenio Villar (Eds.)},
	Date-Modified = {2012-11-05 19:34:32 +0000},
	Isbn = {ISBN 978-1-4419-8836-2},
	Keywords = {cineca, bookc},
	Pages = {75-91},
	Publisher = {Springer Science+Businness Media},
	Title = {Response Surface Modeling for Design Space Exploration of Embedded Systems},
	Year = {2011},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNS4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0w0LjQucGRm0hcLGBlXTlMuZGF0YU8RAWAAAAAAAWAAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAAAAAABCRAAB/////whMNC40LnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD/////AAAAAAAAAAAAAAAAAAUABAAACiBjdQAAAAAAAAAAAAAAAAAMUHVibGljYXRpb25zAAIANy86VXNlcnM6emFjY2FyaWE6RHJvcGJveDpSZXNlYXJjaDpQdWJsaWNhdGlvbnM6TDQuNC5wZGYAAA4AEgAIAEwANAAuADQALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASADVVc2Vycy96YWNjYXJpYS9Ecm9wYm94L1Jlc2VhcmNoL1B1YmxpY2F0aW9ucy9MNC40LnBkZgAAEwABLwAAFQACAA///wAAgAbSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBVAGAAZwBqAGwAbgBxAHMAdQB3AIQAjgDGAMsA0wI3AjkCPgJJAlICYAJkAmsCdAJ5AoYCiQKbAp4CowAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKl}}

@inproceedings{L4.3,
	Abstract = {bookc},
	Author = {E. Rigoni and C. Kavka and A. Turco and G. Palermo and C. Silvano and V. Zaccaria and G. Mariani},
	Booktitle = {Multi-objective Design Space Exploration of Multiprocessor SoC Architectures, Cristina Silvano, William Fornaciari, Eugenio Villar (Eds.)},
	Date-Modified = {2012-11-05 19:34:35 +0000},
	Isbn = {ISBN 978-1-4419-8836-2},
	Keywords = {cineca, bookc},
	Pages = {51-73},
	Publisher = {Springer Science+Businness Media},
	Title = {Optimization Algorithms for Design Space Exploration of Embedded Systems},
	Year = {2011},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNS4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0w0LjMucGRm0hcLGBlXTlMuZGF0YU8RAWAAAAAAAWAAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAAAAAABCRAAB/////whMNC4zLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD/////AAAAAAAAAAAAAAAAAAUABAAACiBjdQAAAAAAAAAAAAAAAAAMUHVibGljYXRpb25zAAIANy86VXNlcnM6emFjY2FyaWE6RHJvcGJveDpSZXNlYXJjaDpQdWJsaWNhdGlvbnM6TDQuMy5wZGYAAA4AEgAIAEwANAAuADMALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASADVVc2Vycy96YWNjYXJpYS9Ecm9wYm94L1Jlc2VhcmNoL1B1YmxpY2F0aW9ucy9MNC4zLnBkZgAAEwABLwAAFQACAA///wAAgAbSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBVAGAAZwBqAGwAbgBxAHMAdQB3AIQAjgDGAMsA0wI3AjkCPgJJAlICYAJkAmsCdAJ5AoYCiQKbAp4CowAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKl}}

@inproceedings{L4.1,
	Abstract = {bookc},
	Author = {C. Silvano and W. Fornaciari and G. Palermo and V. Zaccaria and F. Castro and M. Martinez and S. Bocchio and R. Zafalon and P. Avasare and G. Vanmeerbeeck and C. Ykman-Couvreur and M. Wouters and C. Kavka and L. Onesti and A. Turco and U. Bondi and G. Mariani and H. Posadas and E. Villar and C. Wu and F. Dongrui and Z. Hao},
	Booktitle = {Multi-objective Design Space Exploration of Multiprocessor SoC Architectures, Cristina Silvano, William Fornaciari, Eugenio Villar (Eds.)},
	Date-Modified = {2012-11-05 19:34:37 +0000},
	Isbn = {ISBN 978-1-4419-8836-2},
	Keywords = {cineca, bookc},
	Pages = {3-17},
	Publisher = {Springer Science+Businness Media},
	Title = {The MULTICUBE Design Flow},
	Year = {2011},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNS4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0w0LjEucGRm0hcLGBlXTlMuZGF0YU8RAWAAAAAAAWAAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAAAAAABCRAAB/////whMNC4xLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD/////AAAAAAAAAAAAAAAAAAUABAAACiBjdQAAAAAAAAAAAAAAAAAMUHVibGljYXRpb25zAAIANy86VXNlcnM6emFjY2FyaWE6RHJvcGJveDpSZXNlYXJjaDpQdWJsaWNhdGlvbnM6TDQuMS5wZGYAAA4AEgAIAEwANAAuADEALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASADVVc2Vycy96YWNjYXJpYS9Ecm9wYm94L1Jlc2VhcmNoL1B1YmxpY2F0aW9ucy9MNC4xLnBkZgAAEwABLwAAFQACAA///wAAgAbSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBVAGAAZwBqAGwAbgBxAHMAdQB3AIQAjgDGAMsA0wI3AjkCPgJJAlICYAJkAmsCdAJ5AoYCiQKbAp4CowAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKl}}

@inproceedings{C36,
	Abstract = {conference},
	Address = {San Diego, CA - USA},
	Author = {G. Mariani and G. Palermo and V. Zaccaria and C. Silvano},
	Booktitle = {Proceedings of SASP 2011: IEEE Symposium on Application Specific Processors},
	Date-Modified = {2012-11-05 20:10:22 +0000},
	Day = {5-6},
	Doi = {10.1109/SASP.2011.5941085},
	Keywords = {cineca, conference},
	Month = jun,
	Pages = {86 - 93},
	Pdf = {pdf/C36.pdf},
	Title = {ARTE: an Application-specific Run-Time Management Framework for Multi-core Systems},
	Url = {http://dx.doi.org/10.1109/SASP.2011.5941085},
	Year = {2011},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MzNi5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MzNi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMzYucGRmAA4AEAAHAEMAMwA2AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzM2LnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/SASP.2011.5941085}}

@article{J10,
	Abstract = {journal},
	Author = {C. Ykman-Couvreur and P. Avasare and G. Mariani and G. Palermo and C. Silvano and V. Zaccaria},
	Date-Modified = {2018-02-22 13:57:47 +0000},
	Doi = {10.1049/iet-cdt.2010.0030},
	Isbn = {ISSN 1751-8601},
	Journal = {Computers Digital Techniques, IET},
	Keywords = {cineca, journal},
	Month = mar,
	Number = {2},
	Pages = {123 -135},
	Pdf = {pdf/J10.pdf},
	Publisher = {IET},
	Title = {Linking run-time resource management of embedded multi-core platforms with automated design-time exploration},
	Url = {http://dx.doi.org/10.1049/iet-cdt.2010.0030},
	Volume = {5},
	Year = {2011},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0oxMC5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0oxMC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpKMTAucGRmAA4AEAAHAEoAMQAwAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvSjEwLnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1049/iet-cdt.2010.0030}}

@article{J9,
	Abstract = {toappear},
	Author = {G. Palermo and C. Silvano and V. Zaccaria},
	Date-Modified = {2017-08-31 17:56:44 +0000},
	Doi = {10.1145/2220336.2220341},
	Isbn = {ISSN 1539-9087},
	Journal = {ACM Transactions in Embedded Computing Systems},
	Keywords = {pa2018, cineca, journal, trans},
	Month = {July},
	Number = {2},
	Pages = {29:1 - 29:28},
	Pdf = {pdf/J9.pdf},
	Publisher = {ACM New York, NY - USA},
	Title = {A Variability-Aware Robust Design Space Exploration Methodology for on-Chip Multiprocessors Subject to Application Specific Constraints},
	Url = {http://dx.doi.org/10.1145/2220336.2220341},
	Volume = {11},
	Year = {2012},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QMy4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0o5LnBkZtIXCxgZV05TLmRhdGFPEQFYAAAAAAFYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAAAAAAAAQkQAAf////8GSjkucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA/////wAAAAAAAAAAAAAAAAAFAAQAAAogY3UAAAAAAAAAAAAAAAAADFB1YmxpY2F0aW9ucwACADUvOlVzZXJzOnphY2NhcmlhOkRyb3Bib3g6UmVzZWFyY2g6UHVibGljYXRpb25zOko5LnBkZgAADgAOAAYASgA5AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvSjkucGRmAAATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMQAyQDRAi0CLwI0Aj8CSAJWAloCYQJqAm8CfAJ/ApEClAKZAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAps=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1145/2220336.2220341}}

@inproceedings{C34,
	Abstract = {conference},
	Address = {Lixouri, Kefalonia - Greece},
	Author = {C. Silvano and W. Fornaciari and G. Palermo and V. Zaccaria and F. Castro and M. Martinez and S. Bocchio and R. Zafalon and P. Avasare and G. Vanmeerbeeck and C. Ykman-Couvreur and M. Wouters and C. Kavka and L. Onesti and A. Turco and U. Bondi and G. Mariani and H. Posadas and E. Villar and C. Wu and F. Dongrui and Z. Hao and T. Shibin},
	Booktitle = {Proceedings of ISVLSI 2010: IEEE Annual Symposium on VLSI},
	Date-Modified = {2012-11-05 20:10:21 +0000},
	Day = {5-7},
	Doi = {10.1109/ISVLSI.2010.67},
	Keywords = {cineca, conference},
	Month = jul,
	Pages = {488-493},
	Pdf = {pdf/C34.pdf},
	Title = {MULTICUBE: Multi-Objective Design Space Exploration of Multi-Core Architectures},
	Url = {http://dx.doi.org/10.1109/ISVLSI.2010.67},
	Year = {2010},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MzNC5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MzNC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMzQucGRmAA4AEAAHAEMAMwA0AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzM0LnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISVLSI.2010.67}}

@inproceedings{C35,
	Abstract = {conference},
	Address = {Lixouri, Kefalonia - Greece},
	Author = {C. Silvano and W. Fornaciari and S. Crespi Reghizzi and G. Agosta and G. Palermo and V. Zaccaria and P. Bellasi and F. Castro and S. Corbetta and A. Di Biagio and E. Speziale and M. Tartara and D. Siorpaes and H. Huebert and B. Stabernack and J. Brandenburg and M. Palkovic and P. Raghavan and C. Ykman-Couvreur and A. Bartzas and S. Xydis and D. Soudris and T. Kempf and G. Ascheid and R. Leupers H. Meyr and J. Ansari and P. Mahonen and B. Vanthournout},
	Booktitle = {Proceedings of ISVLSI 2010: IEEE Annual Symposium on VLSI},
	Date-Modified = {2012-11-05 20:10:19 +0000},
	Day = {5-7},
	Doi = {/10.1109/ISVLSI.2010.93},
	Keywords = {cineca, conference},
	Month = jul,
	Pages = {494-499},
	Pdf = {pdf/C35.pdf},
	Title = {2PARMA: Parallel Paradigms and Run-time Management Techniques for Many-Core Architectures},
	Url = {http://dx.doi.org//10.1109/ISVLSI.2010.93},
	Year = {2010},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MzNS5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MzNS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMzUucGRmAA4AEAAHAEMAMwA1AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzM1LnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org//10.1109/ISVLSI.2010.93},
	Bdsk-Url-2 = {http://dx.doi.org/10.1109/ISVLSI.2010.93}}

@inproceedings{C33,
	Abstract = {conference},
	Address = {Anaheim, CA - USA},
	Author = {G. Mariani and A. Brankovic and J. Jovic and G. Palermo and V. Zaccaria and C. Silvano},
	Booktitle = {Proceedings of DAC 2010: Design Automation Conference},
	Date-Modified = {2017-08-31 18:00:50 +0000},
	Day = {13-18},
	Doi = {10.1145/1837274.1837307},
	Keywords = {pa2018, cineca, conference},
	Month = jun,
	Pages = {120-125},
	Pdf = {pdf/C33.pdf},
	Title = {A Correlation-based Design Space Exploration Methodology for Multi-Processor Systems-on-Chip},
	Url = {http://dx.doi.org/10.1145/1837274.1837307},
	Year = {2010},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MzMy5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MzMy5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMzMucGRmAA4AEAAHAEMAMwAzAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzMzLnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1145/1837274.1837307}}

@inproceedings{C32,
	Abstract = {minor},
	Address = {Hannover, Germany},
	Author = {V. Zaccaria and G. Palermo and F. Castro and C. Silvano and G. Mariani},
	Booktitle = {Proceedings of 2PARMA: Workshop on Parallel Programming and Run-time Management Techniques for Many-core Architectures},
	Date-Modified = {2012-11-05 20:05:36 +0000},
	Day = {22},
	Isbn = {978-3-8007-3222-7},
	Keywords = {cineca, workshop},
	Month = feb,
	Pages = {325-331},
	Pdf = {pdf/C32.pdf},
	Title = {Multicube Explorer: An Open Source Framework for Design Space Exploration of Chip Multi-Processors},
	Url = {http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5759023},
	Year = {2010},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MzMi5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MzMi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMzIucGRmAA4AEAAHAEMAMwAyAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzMyLnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5759023}}

@inproceedings{C31,
	Abstract = {conference},
	Address = {Dresden, Germany},
	Author = {A. Gellert and A. Florea and L. Vintan and G. Palermo and V. Zaccaria and C. Silvano},
	Booktitle = {Proceedings of DATE 2010: IEEE Design, Automation and Test Conference in Europe},
	Date-Modified = {2012-11-05 20:10:16 +0000},
	Day = {8-12},
	Isbn = {978-3-9810801-6-2},
	Keywords = {cineca, conference},
	Month = mar,
	Pages = {271-274},
	Pdf = {pdf/C31.pdf},
	Title = {Energy-Performance Design Space Exploration of SMT Architectures Exploiting Selective Load Value Predictions},
	Url = {http://delivery.acm.org/10.1145/1880000/1870992/p271-gellert.pdf},
	Year = {2010},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MzMS5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MzMS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMzEucGRmAA4AEAAHAEMAMwAxAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzMxLnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://delivery.acm.org/10.1145/1880000/1870992/p271-gellert.pdf}}

@inproceedings{C30,
	Abstract = {conference},
	Address = {Dresden, Germany},
	Author = {G. Mariani and P. Avasare and G. Vanmeerbeeck and C. Ykman-Couvreur and G. Palermo and C. Silvano and V. Zaccaria},
	Booktitle = {Proceedings of DATE 2010: IEEE Design, Automation and Test Conference in Europe},
	Date-Modified = {2012-11-05 20:10:13 +0000},
	Day = {8-12},
	Isbn = {978-3-9810801-6-2},
	Keywords = {cineca, conference},
	Month = mar,
	Pages = {196-201},
	Pdf = {pdf/C30.pdf},
	Title = {An industrial design space exploration framework for supporting run-time resource management on multi-core systems},
	Url = {http://delivery.acm.org/10.1145/1880000/1870973/p196-mariani.pdf},
	Year = {2010},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MzMC5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MzMC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMzAucGRmAA4AEAAHAEMAMwAwAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzMwLnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://delivery.acm.org/10.1145/1880000/1870973/p196-mariani.pdf}}

@inproceedings{C29,
	Abstract = {conference},
	Address = {New York, NY - USA},
	Author = {A. Dhutta Choudury and G. Palermo and C. Silvano and V. Zaccaria},
	Booktitle = {Proceedings of NoCArc '09: International Workshop on Network on Chip Architectures},
	Date-Modified = {2012-11-05 20:05:38 +0000},
	Day = {12},
	Doi = {10.1145/1645213.1645223},
	Keywords = {cineca, workshop},
	Month = dec,
	Pages = {37-42},
	Pdf = {pdf/C29.pdf},
	Title = {Yield Enhancement by Robust Application-specific Mapping on Network-on-Chips},
	Url = {http://dx.doi.org/10.1145/1645213.1645223},
	Year = {2009},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MyOS5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MyOS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMjkucGRmAA4AEAAHAEMAMgA5AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzI5LnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1145/1645213.1645223}}

@article{J8,
	Abstract = {journal},
	Author = {G. Palermo and C. Silvano and V. Zaccaria},
	Date-Modified = {2017-08-31 17:56:53 +0000},
	Doi = {10.1109/TCAD.2009.2028681},
	Isbn = {ISSN 0278-0070},
	Journal = {IEEE Transactions on Computer Aided Design of Integrated Circuits},
	Keywords = {pa2018, cineca, trans, journal},
	Month = dec,
	Number = 12,
	Pages = {1816-1829},
	Pdf = {pdf/J8.pdf},
	Publisher = {IEEE - Piscataway, NJ - USA},
	Title = {{ReSPIR}: A Response Surface-based Pareto Iterative Refinement for Application-Specific Design Space Exploration},
	Url = {http://dx.doi.org/10.1109/TCAD.2009.2028681},
	Volume = 28,
	Year = {2009},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QMy4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0o4LnBkZtIXCxgZV05TLmRhdGFPEQFYAAAAAAFYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAAAAAAAAQkQAAf////8GSjgucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA/////wAAAAAAAAAAAAAAAAAFAAQAAAogY3UAAAAAAAAAAAAAAAAADFB1YmxpY2F0aW9ucwACADUvOlVzZXJzOnphY2NhcmlhOkRyb3Bib3g6UmVzZWFyY2g6UHVibGljYXRpb25zOko4LnBkZgAADgAOAAYASgA4AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvSjgucGRmAAATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMQAyQDRAi0CLwI0Aj8CSAJWAloCYQJqAm8CfAJ/ApEClAKZAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAps=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCAD.2009.2028681}}

@inproceedings{C28,
	Abstract = {conference},
	Address = {San Francisco, CA - USA},
	Author = {G. Mariani and G. Palermo and C. Silvano and V. Zaccaria},
	Booktitle = {Proceedings of IEEE Symposium on Application Specific Processors 2009},
	Date-Modified = {2012-11-05 20:10:11 +0000},
	Day = {27-28},
	Doi = {10.1109/SASP.2009.5226331},
	Keywords = {cineca, conference},
	Month = jul,
	Pages = {21-28},
	Pdf = {pdf/C28.pdf},
	Title = {A Design Space Exploration Methodology Supporting Run-Time Resource Management for Multi-Processors System on-Chip},
	Url = {http://dx.doi.org/10.1109/SASP.2009.5226331},
	Year = {2009},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MyOC5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MyOC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMjgucGRmAA4AEAAHAEMAMgA4AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzI4LnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/SASP.2009.5226331}}

@inproceedings{C27,
	Abstract = {conference},
	Address = {Patras, Greece},
	Author = {G. Mariani and G. Palermo and C. Silvano and V. Zaccaria},
	Booktitle = {Proceedings of Euromicro Conference on Digital System Design (DSD)},
	Date-Modified = {2012-11-05 20:10:10 +0000},
	Day = {27-29},
	Doi = {10.1109/DSD.2009.154},
	Keywords = {cineca, conference},
	Month = aug,
	Pages = {383-389},
	Pdf = {pdf/C27.pdf},
	Title = {Meta-model Assisted Optimization for Design Space Exploration of Multi-Processor Systems-on-Chip},
	Url = {http://dx.doi.org/10.1109/DSD.2009.154},
	Year = {2009},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MyNy5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MyNy5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMjcucGRmAA4AEAAHAEMAMgA3AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzI3LnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/DSD.2009.154}}

@inproceedings{C26,
	Abstract = {conference},
	Address = {Samos, Greece},
	Author = {G. Mariani and G. Palermo and C. Silvano and V. Zaccaria},
	Booktitle = {Proceedings of IEEE IC-SAMOS'09 - International Conference on Embedded Computer Systems: Architectures, MOdeling, and Simulation},
	Date-Modified = {2012-11-05 20:10:08 +0000},
	Day = {20-23},
	Doi = {10.1109/ICSAMOS.2009.5289222},
	Keywords = {cineca, conference},
	Month = jul,
	Pages = {118-124},
	Pdf = {pdf/C26.pdf},
	Title = {Multiprocessor System-on-Chip Design Space Exploration based on Multi-level Modeling Techniques},
	Url = {http://dx.doi.org/10.1109/ICSAMOS.2009.5289222},
	Year = {2009},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MyNi5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MyNi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMjYucGRmAA4AEAAHAEMAMgA2AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzI2LnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ICSAMOS.2009.5289222}}

@inproceedings{C25,
	Abstract = {minor},
	Address = {Paphos, Cyprus},
	Author = {G. Palermo and C. Silvano and V. Zaccaria},
	Booktitle = {Proceedings of RAPIDO 2009: Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools},
	Date-Modified = {2012-11-05 20:05:41 +0000},
	Day = {25},
	Keywords = {notfoundincineca, workshop},
	Month = jan,
	Title = {A DoE/RSM-based Strategy for an Efficient Design Space Exploration targeted to {CMP}s},
	Year = {2009}}

@inproceedings{C24,
	Abstract = {conference},
	Address = {Yokohama, Japan},
	Author = {G. Palermo and C. Silvano and V. Zaccaria},
	Booktitle = {Proceedings of IEEE/ACM ASPDAC 2009: Asia and South Pacific Design Automation Conference},
	Date-Modified = {2012-11-06 16:43:35 +0000},
	Day = {19-22},
	Doi = {10.1109/ASPDAC.2009.4796501},
	Keywords = {cineca, conference},
	Month = jan,
	Pages = {323-328},
	Pdf = {pdf/C24.pdf},
	Title = {Variability-Aware Robust Design Space Exploration of Chip Multiprocessor Architectures},
	Url = {http://dx.doi.org/10.1109/ASPDAC.2009.4796501},
	Year = {2009},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MyNC5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MyNC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMjQucGRmAA4AEAAHAEMAMgA0AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzI0LnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ASPDAC.2009.4796501}}

@inproceedings{S1,
	Abstract = {minor},
	Author = {V. Zaccaria},
	Booktitle = {Workshop on Streaming Systems: From Web and Enterprise to Multicore (in conjunction with IEEE/ACM Micro-41), Como, Italy},
	Date-Modified = {2012-11-05 20:05:48 +0000},
	Day = {8},
	Keywords = {workshop},
	Month = nov,
	Pdf = {pdf/S1.pdf},
	Title = {Data Flow Deadlock Avoidance for Streaming Applications Mapped on Network-on-Chips},
	Year = 2008,
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QMy4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL1MxLnBkZtIXCxgZV05TLmRhdGFPEQFYAAAAAAFYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAAAAAAAAQkQAAf////8GUzEucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA/////wAAAAAAAAAAAAAAAAAFAAQAAAogY3UAAAAAAAAAAAAAAAAADFB1YmxpY2F0aW9ucwACADUvOlVzZXJzOnphY2NhcmlhOkRyb3Bib3g6UmVzZWFyY2g6UHVibGljYXRpb25zOlMxLnBkZgAADgAOAAYAUwAxAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvUzEucGRmAAATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMQAyQDRAi0CLwI0Aj8CSAJWAloCYQJqAm8CfAJ/ApEClAKZAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAps=}}

@inproceedings{C23,
	Abstract = {conference},
	Address = {Atlanta, GA - USA},
	Author = {G. Palermo and C. Silvano and V. Zaccaria},
	Booktitle = {Proceedings of ESTIMEDIA 2008: IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia},
	Date-Modified = {2012-11-05 20:05:51 +0000},
	Day = {23-24},
	Doi = {10.1109/ESTMED.2008.4696986},
	Keywords = {cineca, workshop},
	Month = oct,
	Pages = {7-12},
	Pdf = {pdf/C23.pdf},
	Title = {Robust Optimization of {SoC} Architectures: A Multi-Scenario Approach},
	Url = {http://dx.doi.org/10.1109/ESTMED.2008.4696986},
	Year = {2008},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MyMy5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MyMy5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMjMucGRmAA4AEAAHAEMAMgAzAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzIzLnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ESTMED.2008.4696986}}

@inproceedings{C22,
	Abstract = {conference},
	Address = {Rhodes Island, Greece},
	Author = {G. Mariani and G. Palermo and C. Silvano and V. Zaccaria},
	Booktitle = {Proceedings of IFIP VLSI-SOC 2008: International Conference on Very Large Scale Integration},
	Date-Modified = {2012-11-06 16:42:04 +0000},
	Day = {13-15},
	Keywords = {cineca, conference},
	Month = oct,
	Pages = {213-218},
	Pdf = {pdf/C22.pdf},
	Title = {An Efficient Design Space Exploration Methodology for Multi-Cluster {VLIW} Architectures based on Artificial Neural Networks},
	Year = {2008},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MyMi5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MyMi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMjIucGRmAA4AEAAHAEMAMgAyAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzIyLnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=}}

@inproceedings{C21,
	Abstract = {conference},
	Address = {Parma, Italy},
	Author = {G. Palermo and C. Silvano and V. Zaccaria},
	Booktitle = {Proceedings of DSD 2008: IEEE Euromicro Conference on Digital System Design Architectures, Methods and Tools},
	Date-Modified = {2012-11-05 20:10:03 +0000},
	Day = {2-5},
	Doi = {10.1109/DSD.2008.21},
	Keywords = {cineca, conference},
	Month = sep,
	Pages = {641-644},
	Pdf = {pdf/C21.pdf},
	Title = {Discrete Particle Swarm Optimization for Multi-objective Design Space Exploration},
	Url = {http://dx.doi.org/10.1109/DSD.2008.21},
	Year = {2008},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MyMS5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MyMS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMjEucGRmAA4AEAAHAEMAMgAxAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzIxLnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/DSD.2008.21}}

@inproceedings{C20,
	Abstract = {conference},
	Address = {Samos, Greece},
	Author = {G. Palermo and C. Silvano and V. Zaccaria},
	Booktitle = {Proceedings of IC-SAMOS 2008: International Conference on Embedded Computer Systems Architectures, Modeling and Simulation},
	Date-Modified = {2012-11-05 20:10:02 +0000},
	Day = {21-24},
	Doi = {10.1109/ICSAMOS.2008.4664858},
	Keywords = {cineca, conference},
	Month = jul,
	Pages = {150-157},
	Pdf = {pdf/C20.pdf},
	Title = {An Efficient Design Space Exploration Methodology for Multiprocessor {SoC} Architectures based on Response Surface Methods},
	Url = {http://dx.doi.org/10.1109/ICSAMOS.2008.4664858},
	Year = {2008},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MyMC5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MyMC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMjAucGRmAA4AEAAHAEMAMgAwAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzIwLnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ICSAMOS.2008.4664858}}

@inproceedings{C19,
	Abstract = {conference},
	Address = {Anaheim, CA - USA},
	Author = {G. Palermo and C. Silvano and V. Zaccaria},
	Booktitle = {Proceedings of SASP 2008: IEEE Symposium on Application Specific Processors},
	Date-Modified = {2012-11-05 20:10:00 +0000},
	Day = {8-9},
	Doi = {10.1109/SASP.2008.4570789},
	Keywords = {cineca, conference},
	Month = jun,
	Pages = {75-82},
	Pdf = {pdf/C19.pdf},
	Title = {An Efficient Design Space Exploration Methodology for On-Chip Multiprocessors Subject to Application-Specific Constraints},
	Url = {http://dx.doi.org/10.1109/SASP.2008.4570789},
	Year = {2008},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MxOS5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MxOS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMTkucGRmAA4AEAAHAEMAMQA5AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzE5LnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/SASP.2008.4570789}}

@article{J6,
	Abstract = {journal},
	Author = {A. Bona and M. Sami and D. Sciuto and C. Silvano and V. Zaccaria and R. Zafalon},
	Date-Modified = {2012-11-05 16:29:27 +0000},
	Doi = {10.1007/s10617-006-9045-5},
	Isbn = {ISSN 0929-5585},
	Journal = {Design Automation for Embedded Systems},
	Keywords = {cineca, journal},
	Month = jul,
	Number = 1,
	Pages = {49-67},
	Pdf = {pdf/J6.pdf},
	Publisher = {Springer - The Netherlands},
	Title = {Reducing the Complexity of Instruction-Level Power Models for {VLIW} Processors},
	Url = {http://dx.doi.org/10.1007/s10617-006-9045-5},
	Volume = 10,
	Year = {2006},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QMy4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0o2LnBkZtIXCxgZV05TLmRhdGFPEQFYAAAAAAFYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAAAAAAAAQkQAAf////8GSjYucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA/////wAAAAAAAAAAAAAAAAAFAAQAAAogY3UAAAAAAAAAAAAAAAAADFB1YmxpY2F0aW9ucwACADUvOlVzZXJzOnphY2NhcmlhOkRyb3Bib3g6UmVzZWFyY2g6UHVibGljYXRpb25zOko2LnBkZgAADgAOAAYASgA2AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvSjYucGRmAAATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMQAyQDRAi0CLwI0Aj8CSAJWAloCYQJqAm8CfAJ/ApEClAKZAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAps=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1007/s10617-006-9045-5}}

@inproceedings{L2,
	Abstract = {bookc},
	Author = {G. Bertoni and L. Breveglieri and M. Monchiero and G. Palermo and V. Zaccaria},
	Booktitle = {New Trends in Cryptographic Systems, N. Nedjah and L.M. Mourelle (Eds.)},
	Date-Modified = {2012-11-05 19:34:39 +0000},
	Isbn = {ISBN 1-59454-977-X},
	Keywords = {cineca, bookc},
	Pages = {37-52},
	Publisher = {Nova Science Publishers},
	Title = {A Power Attack Methodology to {A}{E}{S} Based on Induced Cache Misses: Procedure, Evaluation and Possible Countermeasures},
	Year = {2006},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QMy4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0wyLnBkZtIXCxgZV05TLmRhdGFPEQFYAAAAAAFYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAAAAAAAAQkQAAf////8GTDIucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA/////wAAAAAAAAAAAAAAAAAFAAQAAAogY3UAAAAAAAAAAAAAAAAADFB1YmxpY2F0aW9ucwACADUvOlVzZXJzOnphY2NhcmlhOkRyb3Bib3g6UmVzZWFyY2g6UHVibGljYXRpb25zOkwyLnBkZgAADgAOAAYATAAyAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvTDIucGRmAAATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMQAyQDRAi0CLwI0Aj8CSAJWAloCYQJqAm8CfAJ/ApEClAKZAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAps=}}

@inproceedings{C3,
	Abstract = {conference},
	Address = {Yverdon-les-Bains, Switzerland},
	Annote = {
\emph{This paper extends \cite{C1,C2} by proposing a comprehensive framework for modeling and estimating the system-level power consumption for an embedded industrial parallel processor. The experimental results have demonstrated an average accuracy of 5\% of the instruction-level estimation engine with respect to the RTL engine, with an average speed-up of four orders of magnitude.} \\
Cited by \textbf{70} papers.
},
	Author = {L. Benini and D. Bruni and M. Chinosi and C. Silvano and V. Zaccaria and R. Zafalon},
	Booktitle = {Proceedings of PATMOS 2001: IEEE International Workshop on Power and Timing Modeling, Optimization and Simulation},
	Date-Modified = {2012-11-05 20:06:01 +0000},
	Day = {26-28},
	Keywords = {cineca, workshop},
	Month = sep,
	Pdf = {pdf/C3.pdf},
	Title = {A Power Modeling and Estimation Framework for {VLIW}-based Embedded Systems},
	Year = {2001},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QMy4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MzLnBkZtIXCxgZV05TLmRhdGFPEQFYAAAAAAFYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAAAAAAAAQkQAAf////8GQzMucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA/////wAAAAAAAAAAAAAAAAAFAAQAAAogY3UAAAAAAAAAAAAAAAAADFB1YmxpY2F0aW9ucwACADUvOlVzZXJzOnphY2NhcmlhOkRyb3Bib3g6UmVzZWFyY2g6UHVibGljYXRpb25zOkMzLnBkZgAADgAOAAYAQwAzAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzMucGRmAAATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMQAyQDRAi0CLwI0Aj8CSAJWAloCYQJqAm8CfAJ/ApEClAKZAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAps=}}

@inproceedings{C16,
	Abstract = {conference},
	Address = {Paris - France},
	Annote = {
\emph{This paper presents an innovative methodology for automatically generating the energy models of a versatile and parametric on-chip communication IP (STBus). The methodology has been extensively benchmarked with the high-level SystemC simulation of a real world multi-processor platform (MPARM) consisting of four ARM7TDMI processors.} Reprinted in \cite{L3}.\\
Cited by \textbf{40} papers.},
	Author = {A. Bona and V. Zaccaria and R. Zafalon},
	Booktitle = {Proceedings of DATE 2004: IEEE Design, Automation and Test Conference in Europe},
	Date-Added = {2009-01-04 15:57:09 +0100},
	Date-Modified = {2012-11-05 20:12:58 +0000},
	Day = {16-20},
	Doi = {10.1109/DATE.2004.1269258},
	Keywords = {notfoundincineca, conference},
	Month = feb,
	Pages = {318-323},
	Pdf = {pdf/C16.pdf},
	Title = {System Level Power Modeling and Simulation of High-End Industrial Network-on-Chip},
	Url = {http://dx.doi.org/10.1109/DATE.2004.1269258},
	Volume = 3,
	Year = {2004},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MxNi5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MxNi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMTYucGRmAA4AEAAHAEMAMQA2AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzE2LnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/DATE.2004.1269258}}

@inproceedings{C9,
	Abstract = {conference},
	Address = {New Orleans, LA - USA},
	Annote = {
\emph{This paper extends \cite{C3} by improving the energy characterization efficiency of state-of-the-art ILP (instruction level parallelism) processors. Furthermore, the paper proposes a spatial scheduling algorithm based on a low-power reordering of the parallel operations within the same long instruction.} \\
Cited by \textbf{38} papers.},
	Author = {A. Bona and M. Sami and D. Sciuto and C. Silvano and V. Zaccaria and R. Zafalon},
	Booktitle = {Proceedings of DAC 2002: Design Automation Conference},
	Date-Modified = {2017-08-31 18:01:49 +0000},
	Day = {10-14},
	Doi = {10.1145/513918.514137},
	Keywords = {pa2018, cineca, conference},
	Month = jun,
	Pages = {886-891},
	Pdf = {pdf/C9.pdf},
	Title = {Energy estimation and optimization of embedded {VLIW} processors based on instruction clustering},
	Url = {http://dx.doi.org/10.1145/513918.514137},
	Year = {2002},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QMy4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0M5LnBkZtIXCxgZV05TLmRhdGFPEQFYAAAAAAFYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAAAAAAAAQkQAAf////8GQzkucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA/////wAAAAAAAAAAAAAAAAAFAAQAAAogY3UAAAAAAAAAAAAAAAAADFB1YmxpY2F0aW9ucwACADUvOlVzZXJzOnphY2NhcmlhOkRyb3Bib3g6UmVzZWFyY2g6UHVibGljYXRpb25zOkM5LnBkZgAADgAOAAYAQwA5AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzkucGRmAAATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMQAyQDRAi0CLwI0Aj8CSAJWAloCYQJqAm8CfAJ/ApEClAKZAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAps=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1145/513918.514137}}

@inproceedings{C1,
	Abstract = {conference},
	Address = {San Diego, CA - USA},
	Annote = {
\emph{This paper introduces a power estimation methodology operating at the instruction-level which is tightly related to the characteristics of the paralel system architecture, mainly in terms of one or more target processors, the memory sub-system, the system-level buses and the coprocessors.} \\
Cited by \textbf{37} papers.},
	Author = {M. Sami and D. Sciuto and C. Silvano and V. Zaccaria},
	Booktitle = {Proceedings of CODES-2000: 8th ACM/IEEE International Workshop on Hardware/Software Co-Design},
	Date-Modified = {2012-11-06 15:47:36 +0000},
	Day = {3-5},
	Doi = {10.1145/334012.334019},
	Keywords = {cineca, conference},
	Month = may,
	Pages = {34-38},
	Pdf = {pdf/C1.pdf},
	Title = {Instruction-Level Power Estimation for Embedded {VLIW} Cores},
	Url = {http://doi.acm.org/10.1145/334012.334019},
	Year = {2000},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QMy4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MxLnBkZtIXCxgZV05TLmRhdGFPEQFYAAAAAAFYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAAAAAAAAQkQAAf////8GQzEucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA/////wAAAAAAAAAAAAAAAAAFAAQAAAogY3UAAAAAAAAAAAAAAAAADFB1YmxpY2F0aW9ucwACADUvOlVzZXJzOnphY2NhcmlhOkRyb3Bib3g6UmVzZWFyY2g6UHVibGljYXRpb25zOkMxLnBkZgAADgAOAAYAQwAxAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzEucGRmAAATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMQAyQDRAi0CLwI0Aj8CSAJWAloCYQJqAm8CfAJ/ApEClAKZAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAps=},
	Bdsk-Url-1 = {http://doi.acm.org/10.1145/334012.334019},
	Bdsk-Url-2 = {http://dx.doi.org/10.1145/334012.334019}}

@inproceedings{C18,
	Abstract = {conference},
	Address = {Las Vegas, NV - USA},
	Annote = {
\emph{This paper presents a new attack against a software implementation of the Advanced Encryption Standard. The attack aims at flushing elements of the SBOX from the cache, thus inducing a cache miss during the encryption phase. Power monitoring can then be used to recover part of the secret key.}\\
Cited by \textbf{25} papers.
},
	Author = {G. Bertoni and V. Zaccaria and L. Breveglieri and M. Monchiero and G. Palermo},
	Booktitle = {Proceedings of ITCC 2005: International conference on Information Technology},
	Date-Modified = {2012-11-05 20:09:56 +0000},
	Day = {4-6},
	Doi = {10.1109/ITCC.2005.62},
	Keywords = {cineca, conference},
	Month = apr,
	Pages = {586-591},
	Pdf = {pdf/C18.pdf},
	Title = {{AES} Power Attack Based on Induced Cache Miss and Countermeasure},
	Url = {http://dx.doi.org/10.1109/ITCC.2005.62},
	Year = {2005},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MxOC5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MxOC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMTgucGRmAA4AEAAHAEMAMQA4AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzE4LnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ITCC.2005.62}}

@article{J7,
	Abstract = {journal},
	Author = {G. Palermo and C. Silvano and V. Zaccaria},
	Date-Modified = {2012-11-05 16:29:25 +0000},
	Isbn = {ISSN 1740-4460},
	Journal = {Journal of Embedded Computing},
	Keywords = {cineca, journal},
	Number = 3,
	Pages = {305-316},
	Pdf = {pdf/J7.pdf},
	Publisher = {IOS Press - The Netherlands},
	Title = {Multi-Objective Design Space Exploration of Embedded Systems},
	Volume = 1,
	Year = {2005},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QMy4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0o3LnBkZtIXCxgZV05TLmRhdGFPEQFYAAAAAAFYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAAAAAAAAQkQAAf////8GSjcucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA/////wAAAAAAAAAAAAAAAAAFAAQAAAogY3UAAAAAAAAAAAAAAAAADFB1YmxpY2F0aW9ucwACADUvOlVzZXJzOnphY2NhcmlhOkRyb3Bib3g6UmVzZWFyY2g6UHVibGljYXRpb25zOko3LnBkZgAADgAOAAYASgA3AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvSjcucGRmAAATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMQAyQDRAi0CLwI0Aj8CSAJWAloCYQJqAm8CfAJ/ApEClAKZAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAps=}}

@inproceedings{C5,
	Abstract = {conference},
	Address = {Copenhagen, Denmark},
	Annote = {
\emph{This paper proposes a system-level design methodology for the efficient exploration of the memory architecture from the energy-delay combined perspective. The aim is to find a sub-optimal configuration of the memory hierarchy without performing the exhaustive analysis of the parameters space.}\\
Cited by \textbf{21} papers.},
	Author = {W. Fornaciari and D. Sciuto and C. Silvano and V. Zaccaria},
	Booktitle = {Proceedings of CODES 2001: 9th ACM/IEEE International Symposium on Hardware/Software Co-Design},
	Date-Modified = {2012-11-05 20:09:53 +0000},
	Day = {25-27},
	Doi = {10.1145/371636.371752},
	Keywords = {cineca, conference},
	Month = apr,
	Pages = {260-265},
	Pdf = {pdf/C5.pdf},
	Title = {A Design Framework to Efficiently Explore Energy-Delay Tradeoffs},
	Url = {http://dx.doi.org/10.1145/371636.371752},
	Year = {2001},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QMy4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0M1LnBkZtIXCxgZV05TLmRhdGFPEQFYAAAAAAFYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAAAAAAAAQkQAAf////8GQzUucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA/////wAAAAAAAAAAAAAAAAAFAAQAAAogY3UAAAAAAAAAAAAAAAAADFB1YmxpY2F0aW9ucwACADUvOlVzZXJzOnphY2NhcmlhOkRyb3Bib3g6UmVzZWFyY2g6UHVibGljYXRpb25zOkM1LnBkZgAADgAOAAYAQwA1AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzUucGRmAAATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMQAyQDRAi0CLwI0Aj8CSAJWAloCYQJqAm8CfAJ/ApEClAKZAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAps=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1145/371636.371752}}

@article{J5,
	Abstract = {journal},
	Author = {C. Silvano and M. Monchiero and G. Palermo and M. Sami and V. Zaccaria and R. Zafalon},
	Date-Modified = {2012-11-05 16:29:29 +0000},
	Doi = {10.1016/j.vlsi.2004.07.012},
	Isbn = {ISSN 0167-926},
	Journal = {Integration, The VLSI Journal},
	Keywords = {cineca, journal},
	Month = jan,
	Number = 3,
	Pages = {515-524},
	Pdf = {pdf/J5.pdf},
	Publisher = {Elsevier - The Netherlands},
	Title = {Low-Power Branch Prediction Techniques for {VLIW} Architectures: A Compiler-Hints Based Approach},
	Url = {http://dx.doi.org/10.1016/j.vlsi.2004.07.012},
	Volume = 38,
	Year = {2005},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QMy4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0o1LnBkZtIXCxgZV05TLmRhdGFPEQFYAAAAAAFYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAAAAAAAAQkQAAf////8GSjUucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA/////wAAAAAAAAAAAAAAAAAFAAQAAAogY3UAAAAAAAAAAAAAAAAADFB1YmxpY2F0aW9ucwACADUvOlVzZXJzOnphY2NhcmlhOkRyb3Bib3g6UmVzZWFyY2g6UHVibGljYXRpb25zOko1LnBkZgAADgAOAAYASgA1AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvSjUucGRmAAATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMQAyQDRAi0CLwI0Aj8CSAJWAloCYQJqAm8CfAJ/ApEClAKZAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAps=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1016/j.vlsi.2004.07.012}}

@inproceedings{C17,
	Abstract = {conference},
	Address = {Boston, MA - USA},
	Author = {M. Monchiero and G. Palermo and M. Sami and C. Silvano and V. Zaccaria and R. Zafalon},
	Booktitle = {Proceedings of GLSVLSI 2004: Great Lakes Symposium on VLSI},
	Date-Modified = {2012-11-05 20:09:51 +0000},
	Day = {26-28},
	Doi = {10.1145/988952.989058},
	Keywords = {cineca, conference},
	Month = apr,
	Pages = {440-443},
	Pdf = {pdf/C17.pdf},
	Title = {Power-Aware Branch Prediction Techniques: A Compiler-Hints Based Approach for {VLIW} Processors},
	Url = {http://dx.doi.org/10.1145/988952.989058},
	Year = {2004},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MxNy5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MxNy5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMTcucGRmAA4AEAAHAEMAMQA3AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzE3LnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1145/988952.989058}}

@inproceedings{L3,
	Abstract = {bookc},
	Annote = {http://www.springerlink.com/content/q0763402534756w4/fulltext.pdf},
	Author = {A. Bona and V. Zaccaria and R. Zafalon},
	Booktitle = {Ultra Low-Power Electronics and Design, E. Macii (ed.)},
	Date-Modified = {2012-11-05 19:34:41 +0000},
	Isbn = {ISBN 1-4020-8075-1},
	Keywords = {notfoundincineca, bookc},
	Pages = {233-254},
	Publisher = {Springer US},
	Title = {System Level Power Modeling and Simulation of High-End Industrial Network-on-Chip},
	Year = {2004},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QMy4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0wzLnBkZtIXCxgZV05TLmRhdGFPEQFYAAAAAAFYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAAAAAAAAQkQAAf////8GTDMucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA/////wAAAAAAAAAAAAAAAAAFAAQAAAogY3UAAAAAAAAAAAAAAAAADFB1YmxpY2F0aW9ucwACADUvOlVzZXJzOnphY2NhcmlhOkRyb3Bib3g6UmVzZWFyY2g6UHVibGljYXRpb25zOkwzLnBkZgAADgAOAAYATAAzAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvTDMucGRmAAATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMQAyQDRAi0CLwI0Aj8CSAJWAloCYQJqAm8CfAJ/ApEClAKZAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAps=}}

@inproceedings{L1,
	Abstract = {conference},
	Address = {Isle of Santorini, Greece},
	Author = {A. Bona and V. Zaccaria and R. Zafalon},
	Booktitle = {Proceedings of PATMOS 2004: IEEE International Workshop on Power and Timing Modeling, Optimization and Simulation},
	Date-Modified = {2012-11-05 20:05:53 +0000},
	Day = {15-17},
	Doi = {10.1007/978-3-540-30205-6_56},
	Keywords = {notfoundincineca, workshop},
	Month = sep,
	Pages = {541-552},
	Pdf = {pdf/L1.pdf},
	Title = {Low Effort, High Accuracy Network-on-Chip Power Macro Modeling},
	Url = {http://dx.doi.org/10.1007/978-3-540-30205-6_56},
	Year = {2004},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QMy4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0wxLnBkZtIXCxgZV05TLmRhdGFPEQFYAAAAAAFYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAAAAAAAAQkQAAf////8GTDEucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA/////wAAAAAAAAAAAAAAAAAFAAQAAAogY3UAAAAAAAAAAAAAAAAADFB1YmxpY2F0aW9ucwACADUvOlVzZXJzOnphY2NhcmlhOkRyb3Bib3g6UmVzZWFyY2g6UHVibGljYXRpb25zOkwxLnBkZgAADgAOAAYATAAxAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvTDEucGRmAAATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMQAyQDRAi0CLwI0Aj8CSAJWAloCYQJqAm8CfAJ/ApEClAKZAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAps=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1007/978-3-540-30205-6_56}}

@inproceedings{C15,
	Abstract = {conference},
	Address = {Torino, Italy},
	Author = {G. Palermo and C. Silvano and V. Zaccaria},
	Booktitle = {Proceedings of PATMOS 2003: IEEE International Workshop on Power and Timing Modeling, Optimization and Simulation},
	Date-Modified = {2012-11-05 20:05:56 +0000},
	Day = {10-12},
	Doi = {10.1007/978-3-540-39762-5_31},
	Keywords = {cineca, workshop},
	Month = sep,
	Pages = {249-258},
	Pdf = {pdf/C15.pdf},
	Title = {A Flexible Framework for Fast Multi-Objective Design Space Exploration of Embedded Systems},
	Url = {http://dx.doi.org/10.1007/978-3-540-39762-5_31},
	Year = {2003},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MxNS5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MxNS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMTUucGRmAA4AEAAHAEMAMQA1AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzE1LnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1007/978-3-540-39762-5_31}}

@inproceedings{C14,
	Abstract = {conference},
	Address = {Bangkok, Thailand},
	Author = {G. Bertoni and A. Bircan and L. Breveglieri and P. Fragneto and M. Macchetti and V. Zaccaria},
	Booktitle = {Proceedings of ISCAS 2003: IEEE Int. Symposium on Circuits and Systems},
	Date-Modified = {2012-11-05 20:09:49 +0000},
	Day = {25-29},
	Doi = {10.1109/ISCAS.2003.1206212},
	Keywords = {cineca, conference},
	Month = may,
	Pages = {145-148},
	Pdf = {pdf/C14.pdf},
	Title = {About the performance of the advanced encryption standard in embedded systems with cache memory},
	Url = {http://dx.doi.org/10.1109/ISCAS.2003.1206212},
	Volume = {V},
	Year = {2003},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MxNC5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MxNC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMTQucGRmAA4AEAAHAEMAMQA0AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzE0LnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISCAS.2003.1206212}}

@inproceedings{C13,
	Abstract = {conference},
	Address = {Washington, DC - USA},
	Author = {G. Palermo and C. Silvano and S. Valsecchi and V. Zaccaria},
	Booktitle = {Proceedings of GLSVLSI 2003: Great Lakes Symposium on VLSI},
	Date-Modified = {2012-11-05 20:09:47 +0000},
	Day = {28-29},
	Doi = {10.1145/764808.764833},
	Keywords = {cineca, conference},
	Month = apr,
	Pages = {92-95},
	Pdf = {pdf/C13.pdf},
	Title = {A System-Level Methodology for Fast Multi-Objective Design Space Exploration},
	Url = {http://dx.doi.org/10.1145/764808.764833},
	Year = {2003},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MxMy5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MxMy5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMTMucGRmAA4AEAAHAEMAMQAzAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzEzLnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1145/764808.764833}}

@inproceedings{C12,
	Abstract = {conference},
	Address = {Washington, DC - USA},
	Author = {G. Palermo and C. Silvano and V. Zaccaria and R. Zafalon},
	Booktitle = {Proceedings of GLSVLSI 2003: Great Lakes Symposium on VLSI},
	Date-Modified = {2012-11-05 20:09:45 +0000},
	Day = {28-29},
	Doi = {10.1145/764808.764866},
	Keywords = {cineca, conference},
	Month = apr,
	Pages = {225-228},
	Pdf = {pdf/C12.pdf},
	Title = {Branch Prediction Techniques for Low-Power {VLIW} Processors},
	Url = {http://dx.doi.org/10.1145/764808.764866},
	Year = {2003},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MxMi5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MxMi5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMTIucGRmAA4AEAAHAEMAMQAyAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzEyLnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1145/764808.764866}}

@book{B1,
	Abstract = {book},
	Author = {V. Zaccaria and M. Sami and D. Sciuto and C. Silvano},
	Date-Modified = {2012-11-10 15:37:24 +0000},
	Isbn = {ISBN 1-4020-7377-1},
	Keywords = {cineca, book},
	Month = apr,
	Pages = {203},
	Publisher = {Kluwer Academic Publishers - Boston/Dordrecht/London},
	Title = {Power Estimation and Optimization Methodologies for {VLIW}-based Embedded Systems},
	Year = {2003},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNS4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL2Jvb2sucGRm0hcLGBlXTlMuZGF0YU8RAWAAAAAAAWAAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAAAAAABCRAAB/////whib29rLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD/////AAAAAAAAAAAAAAAAAAUABAAACiBjdQAAAAAAAAAAAAAAAAAMUHVibGljYXRpb25zAAIANy86VXNlcnM6emFjY2FyaWE6RHJvcGJveDpSZXNlYXJjaDpQdWJsaWNhdGlvbnM6Ym9vay5wZGYAAA4AEgAIAGIAbwBvAGsALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASADVVc2Vycy96YWNjYXJpYS9Ecm9wYm94L1Jlc2VhcmNoL1B1YmxpY2F0aW9ucy9ib29rLnBkZgAAEwABLwAAFQACAA///wAAgAbSGxwdHlokY2xhc3NuYW1lWCRjbGFzc2VzXU5TTXV0YWJsZURhdGGjHR8gVk5TRGF0YVhOU09iamVjdNIbHCIjXE5TRGljdGlvbmFyeaIiIF8QD05TS2V5ZWRBcmNoaXZlctEmJ1Ryb290gAEACAARABoAIwAtADIANwBAAEYATQBVAGAAZwBqAGwAbgBxAHMAdQB3AIQAjgDGAMsA0wI3AjkCPgJJAlICYAJkAmsCdAJ5AoYCiQKbAp4CowAAAAAAAAIBAAAAAAAAACgAAAAAAAAAAAAAAAAAAAKl}}

@inproceedings{C39,
	Abstract = {conference},
	Address = {Dresden, Germany},
	Author = {Giovanni Mariani and Vlad Mihai Sima and Gianluca Palermo and Vittorio Zaccaria and Cristina Silvano and Koen Bertels},
	Booktitle = {Proceedings of DATE 2012: IEEE Design, Automation and Test Conference in Europe},
	Date-Modified = {2012-11-05 20:09:43 +0000},
	Day = {12-16},
	Isbn = {978-1-4577-2145-8},
	Keywords = {cineca, conference},
	Month = mar,
	Pages = {1379-1384},
	Pdf = {pdf/C39.pdf},
	Publisher = {IEEE - Piscataway, NJ - USA},
	Title = {Using multi-objective design space exploration to enable run-time resource management for reconfigurable architectures},
	Url = {http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6176578},
	Year = {2012},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MzOS5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MzOS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMzkucGRmAA4AEAAHAEMAMwA5AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzM5LnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6176578}}

@inproceedings{C10,
	Abstract = {conference},
	Address = {Melbourne, FL - USA},
	Author = {L. Salvemini and M. Sami and D. Sciuto and C. Silvano and V. Zaccaria and R. Zafalon},
	Booktitle = {Proceedings of SAC 2003: Symposium on Applied Computing},
	Date-Modified = {2012-11-05 20:13:10 +0000},
	Day = {9-12},
	Doi = {10.1145/952532.952664},
	Isbn = {1-58113-624-2},
	Keywords = {notfoundincineca, conference},
	Month = mar,
	Pages = {672-678},
	Pdf = {pdf/C10.pdf},
	Title = {A Methodology for the Efficient Architectural Exploration of Energy-Delay Trade-offs for Embedded Systems},
	Url = {http://dx.doi.org/10.1145/952532.952664},
	Year = {2003},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MxMC5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0MxMC5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpDMTAucGRmAA4AEAAHAEMAMQAwAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzEwLnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1145/952532.952664}}

@article{J3,
	Abstract = {journal},
	Author = {L. Benini and D. Bruni and M. Chinosi and C. Silvano and V. Zaccaria and R. Zafalon},
	Date-Modified = {2012-11-05 16:29:32 +0000},
	Doi = {10.1023/A:1019722105713},
	Isbn = {ISSN 0929-5585},
	Journal = {Design Automation for Embedded Systems},
	Keywords = {cineca, journal},
	Month = oct,
	Number = 3,
	Pages = {183-203},
	Pdf = {pdf/J3.pdf},
	Publisher = {Kluwer Academic Publishers - Boston},
	Title = {A Framework for Modeling and Estimating the Energy Dissipation of {VLIW}-based Embedded Systems},
	Url = {http://dx.doi.org/10.1023/A:1019722105713},
	Volume = 7,
	Year = {2002},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QMy4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0ozLnBkZtIXCxgZV05TLmRhdGFPEQFYAAAAAAFYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAAAAAAAAQkQAAf////8GSjMucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA/////wAAAAAAAAAAAAAAAAAFAAQAAAogY3UAAAAAAAAAAAAAAAAADFB1YmxpY2F0aW9ucwACADUvOlVzZXJzOnphY2NhcmlhOkRyb3Bib3g6UmVzZWFyY2g6UHVibGljYXRpb25zOkozLnBkZgAADgAOAAYASgAzAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvSjMucGRmAAATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMQAyQDRAi0CLwI0Aj8CSAJWAloCYQJqAm8CfAJ/ApEClAKZAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAps=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1023/A:1019722105713}}

@article{J11,
	Abstract = {journal},
	Annote = {
\emph{This paper introduces an instruction-level energy model for parallel processors by extending the work published in \cite{C1,C2}. The analytical model takes into account several software-level parameters (such as the instruction parallelism) as well as microarchitectural-level ones (such as pipeline stage power consumption) providing an efficient pipeline-aware instruction-level power estimation}.\\
Cited by \textbf{23} papers.},
	Author = {Giovanni Mariani and Gianluca Palermo and Cristina Silvano and Vittorio Zaccaria},
	Date-Modified = {2017-08-31 17:56:37 +0000},
	Doi = {10.1109/TCAD.2011.2177457},
	Isbn = {ISSN 0278-0070},
	Journal = {IEEE Transactions on Computer Aided Design of Integrated Circuits},
	Keywords = {pa2018, cineca, trans, journal},
	Month = may,
	Number = 5,
	Pages = {740-753},
	Pdf = {pdf/J11.pdf},
	Publisher = {IEEE - Piscataway, NJ - USA},
	Title = {{OSCAR}: an Optimization Methodology Exploiting Spatial Correlation in Multi-core Design Spaces},
	Url = {http://dx.doi.org/10.1109/TCAD.2011.2177457},
	Volume = 31,
	Year = {2012},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QNC4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0oxMS5wZGbSFwsYGVdOUy5kYXRhTxEBWgAAAAABWgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////B0oxMS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAABQAEAAAKIGN1AAAAAAAAAAAAAAAAAAxQdWJsaWNhdGlvbnMAAgA2LzpVc2Vyczp6YWNjYXJpYTpEcm9wYm94OlJlc2VhcmNoOlB1YmxpY2F0aW9uczpKMTEucGRmAA4AEAAHAEoAMQAxAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgA0VXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvSjExLnBkZgATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMUAygDSAjACMgI3AkICSwJZAl0CZAJtAnICfwKCApQClwKcAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAp4=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TCAD.2011.2177457}}

@inproceedings{C2,
	Abstract = {conference},
	Address = {San Jose, CA - USA},
	Annote = {
\emph{This paper extends \cite{C1} with an in-depth analysis of several architectural parameters such as number and type of pipeline stages as well as average stall/latency cycles per instruction and inter-instruction effects.}\\
Cited by \textbf{16} papers.},
	Author = {M. Sami and D. Sciuto and C. Silvano and V. Zaccaria},
	Booktitle = {Proceedings of ICCAD-2000: IEEE/ACM Int. Conference on Computer Aided Design},
	Date-Modified = {2012-11-05 20:09:42 +0000},
	Day = {5-9},
	Doi = {10.1109/ICCAD.2000.896522},
	Keywords = {cineca, conference},
	Month = nov,
	Pages = {498-503},
	Pdf = {pdf/C2.pdf},
	Title = {Power Exploration for Embedded {VLIW} Architectures},
	Url = {http://dx.doi.org/10.1109/ICCAD.2000.896522},
	Year = {2000},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QMy4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0MyLnBkZtIXCxgZV05TLmRhdGFPEQFYAAAAAAFYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAAAAAAAAQkQAAf////8GQzIucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA/////wAAAAAAAAAAAAAAAAAFAAQAAAogY3UAAAAAAAAAAAAAAAAADFB1YmxpY2F0aW9ucwACADUvOlVzZXJzOnphY2NhcmlhOkRyb3Bib3g6UmVzZWFyY2g6UHVibGljYXRpb25zOkMyLnBkZgAADgAOAAYAQwAyAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzIucGRmAAATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMQAyQDRAi0CLwI0Aj8CSAJWAloCYQJqAm8CfAJ/ApEClAKZAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAps=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ICCAD.2000.896522}}

@article{J4,
	Abstract = {journal},
	Annote = {
\emph{This paper proposes a system-level design methodology for the efficient exploration of the architectural parameters of the memory sub-systems, from the energy-delay joint perspective. Experimental results have shown an optimization speedup of 2 orders of magnitude with respect to the full search approach, with an accuracy in the range of 2\%}.\\
Cited by \textbf{15} papers.
},
	Author = {W. Fornaciari and D. Sciuto and C. Silvano and V. Zaccaria},
	Date-Modified = {2012-11-05 16:29:30 +0000},
	Doi = {10.1023/A:1019791213967},
	Isbn = {ISSN 0929-5585},
	Journal = {Design Automation for Embedded Systems},
	Keywords = {cineca, journal},
	Month = sep,
	Number = 1,
	Pages = {7-33},
	Pdf = {pdf/J4.pdf},
	Publisher = {Kluwer Academic Publishers - Boston},
	Title = {A Sensitivity-Based Design Space Exploration Methodology for Embedded Systems},
	Url = {http://dx.doi.org/10.1023/A:1019791213967},
	Volume = 7,
	Year = {2002},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QMy4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0o0LnBkZtIXCxgZV05TLmRhdGFPEQFYAAAAAAFYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAAAAAAAAQkQAAf////8GSjQucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA/////wAAAAAAAAAAAAAAAAAFAAQAAAogY3UAAAAAAAAAAAAAAAAADFB1YmxpY2F0aW9ucwACADUvOlVzZXJzOnphY2NhcmlhOkRyb3Bib3g6UmVzZWFyY2g6UHVibGljYXRpb25zOko0LnBkZgAADgAOAAYASgA0AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvSjQucGRmAAATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMQAyQDRAi0CLwI0Aj8CSAJWAloCYQJqAm8CfAJ/ApEClAKZAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAps=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1023/A:1019791213967}}

@article{J2,
	Abstract = {journal},
	Annote = {
\emph{This paper, proposes a low-power approach to the design of embedded, parallel processor architectures based on the forwarding (or bypassing) hardware, which provides operands from interstage pipeline registers directly to the inputs of the function units. The application of the proposed solution to a parallel industrial embedded core has shown an average power saving of 7.8\%.}\\
Cited by \textbf{14} papers.},
	Author = {M. Sami and D. Sciuto and C. Silvano and V. Zaccaria and R. Zafalon},
	Date-Modified = {2017-08-31 17:57:13 +0000},
	Doi = {10.1109/TVLSI.2002.801617},
	Isbn = {ISSN 1063-8210},
	Journal = {IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
	Keywords = {pa2018, cineca, trans, journal},
	Month = oct,
	Number = 5,
	Pages = {614-622},
	Pdf = {pdf/J2.pdf},
	Publisher = {IEEE - Piscataway, NJ - USA},
	Title = {Low-Power Data Forwarding for {VLIW} Embedded Architectures},
	Url = {http://dx.doi.org/10.1109/TVLSI.2002.801617},
	Volume = 10,
	Year = {2002},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QMy4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0oyLnBkZtIXCxgZV05TLmRhdGFPEQFYAAAAAAFYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAAAAAAAAQkQAAf////8GSjIucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA/////wAAAAAAAAAAAAAAAAAFAAQAAAogY3UAAAAAAAAAAAAAAAAADFB1YmxpY2F0aW9ucwACADUvOlVzZXJzOnphY2NhcmlhOkRyb3Bib3g6UmVzZWFyY2g6UHVibGljYXRpb25zOkoyLnBkZgAADgAOAAYASgAyAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvSjIucGRmAAATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMQAyQDRAi0CLwI0Aj8CSAJWAloCYQJqAm8CfAJ/ApEClAKZAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAps=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/TVLSI.2002.801617}}

@inproceedings{C8,
	Abstract = {conference},
	Address = {Paris, France},
	Author = {A. Bona and M. Sami and D. Sciuto and C. Silvano and V. Zaccaria and R. Zafalon},
	Booktitle = {Proceedings of DATE 2002: IEEE Design, Automation and Test Conference in Europe},
	Date-Modified = {2012-11-05 20:09:40 +0000},
	Day = {4-8},
	Doi = {10.1109/DATE.2002.998484},
	Keywords = {cineca, conference},
	Month = mar,
	Pages = {1128-1128},
	Pdf = {pdf/C8.pdf},
	Title = {An instruction-level methodology for power estimation and optimization of embedded {VLIW} cores},
	Url = {http://dx.doi.org/10.1109/DATE.2002.998484},
	Year = {2002},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QMy4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0M4LnBkZtIXCxgZV05TLmRhdGFPEQFYAAAAAAFYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAAAAAAAAQkQAAf////8GQzgucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA/////wAAAAAAAAAAAAAAAAAFAAQAAAogY3UAAAAAAAAAAAAAAAAADFB1YmxpY2F0aW9ucwACADUvOlVzZXJzOnphY2NhcmlhOkRyb3Bib3g6UmVzZWFyY2g6UHVibGljYXRpb25zOkM4LnBkZgAADgAOAAYAQwA4AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzgucGRmAAATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMQAyQDRAi0CLwI0Aj8CSAJWAloCYQJqAm8CfAJ/ApEClAKZAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAps=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/DATE.2002.998484}}

@phdthesis{H1,
	Abstract = {thesis},
	Author = {V. Zaccaria},
	Date-Added = {2008-11-20 23:50:22 +0100},
	Date-Modified = {2012-11-05 20:11:48 +0000},
	Keywords = {thesis},
	School = {Politecnico di Milano},
	Title = {Power exploration methodologies for {VLIW}-based systems},
	Year = {2002}}

@techreport{R2,
	Abstract = {report},
	Author = {A. Bona and M. Sami and D. Sciuto and C. Silvano and V. Zaccaria and R. Zafalon},
	Date-Added = {2008-11-20 23:42:12 +0100},
	Date-Modified = {2012-11-05 20:12:08 +0000},
	Institution = {Dipartimento di Elettronica e Informazione - Politecnico di Milano},
	Keywords = {techreport},
	Month = {November},
	Number = {2001.95},
	Title = {An Instruction-Level Methodology for Power Estimation and Optimization of Embedded {VLIW} Cores},
	Year = {2001}}

@inproceedings{C7,
	Abstract = {conference},
	Address = {Monreal, Canada},
	Author = {W. Fornaciari and V. Piuri and A. Prestileo and V. Zaccaria},
	Booktitle = {Proceedings of MATA 2001: Third International Workshop On Mobile Agents For Telecommunication Applications},
	Date-Modified = {2012-11-05 20:05:59 +0000},
	Day = {14-16},
	Doi = {10.1007/3-540-44651-6_15},
	Keywords = {cineca, workshop},
	Month = aug,
	Pages = {153-162},
	Pdf = {pdf/C7.pdf},
	Title = {An Agent-based Approach to Full Interoperability and Allocation Transparency in Distributed File Systems},
	Url = {http://dx.doi.org/10.1007/3-540-44651-6_15},
	Year = {2001},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QMy4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0M3LnBkZtIXCxgZV05TLmRhdGFPEQFYAAAAAAFYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAAAAAAAAQkQAAf////8GQzcucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA/////wAAAAAAAAAAAAAAAAAFAAQAAAogY3UAAAAAAAAAAAAAAAAADFB1YmxpY2F0aW9ucwACADUvOlVzZXJzOnphY2NhcmlhOkRyb3Bib3g6UmVzZWFyY2g6UHVibGljYXRpb25zOkM3LnBkZgAADgAOAAYAQwA3AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzcucGRmAAATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMQAyQDRAi0CLwI0Aj8CSAJWAloCYQJqAm8CfAJ/ApEClAKZAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAps=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1007/3-540-44651-6_15}}

@inproceedings{C6,
	Abstract = {conference},
	Address = {Sydney, Australia},
	Author = {W. Fornaciari and D. Sciuto and C. Silvano and V. Zaccaria},
	Booktitle = {Proceedings of ISCAS 2001: IEEE Int. Symposium on Circuits and Systems},
	Date-Modified = {2012-11-05 20:09:38 +0000},
	Day = {6-9},
	Doi = {10.1109/ISCAS.2001.922284},
	Keywords = {cineca, conference},
	Month = may,
	Pages = {502-505},
	Pdf = {pdf/C6.pdf},
	Title = {Fast System-Level Exploration of Memory Architectures Driven by Energy-Delay Metrics},
	Url = {http://dx.doi.org/10.1109/ISCAS.2001.922284},
	Volume = 4,
	Year = {2001},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QMy4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0M2LnBkZtIXCxgZV05TLmRhdGFPEQFYAAAAAAFYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAAAAAAAAQkQAAf////8GQzYucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA/////wAAAAAAAAAAAAAAAAAFAAQAAAogY3UAAAAAAAAAAAAAAAAADFB1YmxpY2F0aW9ucwACADUvOlVzZXJzOnphY2NhcmlhOkRyb3Bib3g6UmVzZWFyY2g6UHVibGljYXRpb25zOkM2LnBkZgAADgAOAAYAQwA2AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzYucGRmAAATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMQAyQDRAi0CLwI0Aj8CSAJWAloCYQJqAm8CfAJ/ApEClAKZAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAps=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/ISCAS.2001.922284}}

@inproceedings{C4,
	Abstract = {conference},
	Address = {Munich, Germany},
	Author = {M. Sami and D. Sciuto and C. Silvano and V. Zaccaria and R. Zafalon},
	Booktitle = {Proceedings of DATE 2001: IEEE Design, Automation and Test Conference in Europe},
	Date-Modified = {2012-11-05 20:09:36 +0000},
	Day = {13-16},
	Doi = {10.1109/DATE.2001.915034},
	Keywords = {cineca, conference},
	Month = mar,
	Pages = {252-257},
	Pdf = {pdf/C4.pdf},
	Title = {Exploiting Data Forwarding to Reduce the Power Budget of {VLIW} Embedded Processors},
	Url = {http://dx.doi.org/10.1109/DATE.2001.915034},
	Year = {2001},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QMy4uLy4uLy4uLy4uLy4uL0Ryb3Bib3gvUmVzZWFyY2gvUHVibGljYXRpb25zL0M0LnBkZtIXCxgZV05TLmRhdGFPEQFYAAAAAAFYAAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAAAAAAAAQkQAAf////8GQzQucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA/////wAAAAAAAAAAAAAAAAAFAAQAAAogY3UAAAAAAAAAAAAAAAAADFB1YmxpY2F0aW9ucwACADUvOlVzZXJzOnphY2NhcmlhOkRyb3Bib3g6UmVzZWFyY2g6UHVibGljYXRpb25zOkM0LnBkZgAADgAOAAYAQwA0AC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgAzVXNlcnMvemFjY2FyaWEvRHJvcGJveC9SZXNlYXJjaC9QdWJsaWNhdGlvbnMvQzQucGRmAAATAAEvAAAVAAIAD///AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAMQAyQDRAi0CLwI0Aj8CSAJWAloCYQJqAm8CfAJ/ApEClAKZAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAAps=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/DATE.2001.915034}}

@techreport{R1,
	Abstract = {report},
	Author = {V. Zaccaria},
	Date-Added = {2008-11-20 23:41:59 +0100},
	Date-Modified = {2012-11-05 20:12:06 +0000},
	Institution = {Dipartimento di Elettronica e Informazione - Politecnico di Milano},
	Keywords = {techreport},
	Month = {November},
	Number = {2000.42},
	Title = {Workload Characterization for Dynamic Power Management},
	Year = {2000}}

@inproceedings{forum1,
	Abstract = {minor},
	Address = {New Orleans, LA - USA},
	Author = {V. Zaccaria},
	Booktitle = {DAC 2002 Ph.D. Forum},
	Date-Modified = {2012-11-05 20:10:52 +0000},
	Day = {10-14},
	Keywords = {forum},
	Month = jun,
	Title = {Power Exploration Methodologies for {VLIW}-based Systems},
	Year = {2002}}

@inproceedings{S2,
	Abstract = {minor},
	Address = {Hewlett-Packard Labs in Cambridge, MA - USA},
	Author = {V. Zaccaria},
	Date-Modified = {2012-11-05 20:11:08 +0000},
	Keywords = {talk},
	Month = sep,
	Title = {Power estimation and optimization techniques for {VLIW} processors},
	Year = {2000}}

@techreport{R4,
	Abstract = {report},
	Author = {V. Zaccaria},
	Date-Added = {2008-11-20 23:48:38 +0100},
	Date-Modified = {2012-11-05 20:12:04 +0000},
	Institution = {Dipartimento di Elettronica e Informazione - Politecnico di Milano},
	Keywords = {techreport},
	Month = {June},
	Number = {2000.19},
	Title = {{ADFS} - An Agent Based Distributed File System},
	Year = {2000}}

@techreport{R3,
	Abstract = {report},
	Author = {M. Sami and D. Sciuto and C. Silvano and V. Zaccaria},
	Date-Added = {2008-11-20 23:46:40 +0100},
	Date-Modified = {2012-11-05 20:12:02 +0000},
	Institution = {Dipartimento di Elettronica e Informazione - Politecnico di Milano},
	Keywords = {techreport},
	Month = dec,
	Number = {99-074},
	Title = {On {VLIW} Instruction Level Power Estimation},
	Year = {1999}}

@comment{BibDesk Static Groups{
<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE plist PUBLIC "-//Apple//DTD PLIST 1.0//EN" "http://www.apple.com/DTDs/PropertyList-1.0.dtd">
<plist version="1.0">
<array>
	<dict>
		<key>group name</key>
		<string>Conferma2014</string>
		<key>keys</key>
		<string>L4.1,C44,J11,C36,C40,L4.4,C45,J12,L4.9,C37,L5.4,C41,C46,J13,C38,C42,L4.5,J9,J14,C39,C47,L4.3,L5.5,J10,L4.8,C43</string>
	</dict>
</array>
</plist>
}}

@comment{BibDesk Smart Groups{
<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE plist PUBLIC "-//Apple//DTD PLIST 1.0//EN" "http://www.apple.com/DTDs/PropertyList-1.0.dtd">
<plist version="1.0">
<array>
	<dict>
		<key>conditions</key>
		<array>
			<dict>
				<key>comparison</key>
				<integer>2</integer>
				<key>key</key>
				<string>Year</string>
				<key>value</key>
				<string>2013</string>
				<key>version</key>
				<string>1</string>
			</dict>
		</array>
		<key>conjunction</key>
		<integer>0</integer>
		<key>group name</key>
		<string>2013</string>
	</dict>
	<dict>
		<key>conditions</key>
		<array>
			<dict>
				<key>comparison</key>
				<integer>2</integer>
				<key>key</key>
				<string>Year</string>
				<key>value</key>
				<string>2014</string>
				<key>version</key>
				<string>1</string>
			</dict>
		</array>
		<key>conjunction</key>
		<integer>0</integer>
		<key>group name</key>
		<string>2014</string>
	</dict>
	<dict>
		<key>conditions</key>
		<array>
			<dict>
				<key>comparison</key>
				<integer>2</integer>
				<key>key</key>
				<string>Year</string>
				<key>value</key>
				<string>2015</string>
				<key>version</key>
				<string>1</string>
			</dict>
		</array>
		<key>conjunction</key>
		<integer>0</integer>
		<key>group name</key>
		<string>2015</string>
	</dict>
	<dict>
		<key>conditions</key>
		<array>
			<dict>
				<key>comparison</key>
				<integer>2</integer>
				<key>key</key>
				<string>Year</string>
				<key>value</key>
				<string>2016</string>
				<key>version</key>
				<string>1</string>
			</dict>
		</array>
		<key>conjunction</key>
		<integer>0</integer>
		<key>group name</key>
		<string>2016</string>
	</dict>
	<dict>
		<key>conditions</key>
		<array>
			<dict>
				<key>comparison</key>
				<integer>2</integer>
				<key>key</key>
				<string>Year</string>
				<key>value</key>
				<string>2017</string>
				<key>version</key>
				<string>1</string>
			</dict>
		</array>
		<key>conjunction</key>
		<integer>0</integer>
		<key>group name</key>
		<string>2017</string>
	</dict>
	<dict>
		<key>conditions</key>
		<array>
			<dict>
				<key>comparison</key>
				<integer>2</integer>
				<key>key</key>
				<string>Year</string>
				<key>value</key>
				<string>2018</string>
				<key>version</key>
				<string>1</string>
			</dict>
		</array>
		<key>conjunction</key>
		<integer>0</integer>
		<key>group name</key>
		<string>2018</string>
	</dict>
	<dict>
		<key>conditions</key>
		<array>
			<dict>
				<key>comparison</key>
				<integer>4</integer>
				<key>key</key>
				<string>Doi</string>
				<key>value</key>
				<string></string>
				<key>version</key>
				<string>1</string>
			</dict>
			<dict>
				<key>comparison</key>
				<integer>3</integer>
				<key>key</key>
				<string>Keywords</string>
				<key>value</key>
				<string>talk</string>
				<key>version</key>
				<string>1</string>
			</dict>
			<dict>
				<key>comparison</key>
				<integer>3</integer>
				<key>key</key>
				<string>Keywords</string>
				<key>value</key>
				<string>thesis</string>
				<key>version</key>
				<string>1</string>
			</dict>
			<dict>
				<key>comparison</key>
				<integer>3</integer>
				<key>key</key>
				<string>Keywords</string>
				<key>value</key>
				<string>techreport</string>
				<key>version</key>
				<string>1</string>
			</dict>
			<dict>
				<key>comparison</key>
				<integer>3</integer>
				<key>key</key>
				<string>Keywords</string>
				<key>value</key>
				<string>forum</string>
				<key>version</key>
				<string>1</string>
			</dict>
			<dict>
				<key>comparison</key>
				<integer>4</integer>
				<key>key</key>
				<string>Url</string>
				<key>value</key>
				<string></string>
				<key>version</key>
				<string>1</string>
			</dict>
			<dict>
				<key>comparison</key>
				<integer>4</integer>
				<key>key</key>
				<string>Isbn</string>
				<key>value</key>
				<string></string>
				<key>version</key>
				<string>1</string>
			</dict>
		</array>
		<key>conjunction</key>
		<integer>0</integer>
		<key>group name</key>
		<string>No Doi</string>
	</dict>
	<dict>
		<key>conditions</key>
		<array>
			<dict>
				<key>comparison</key>
				<integer>3</integer>
				<key>key</key>
				<string>Author</string>
				<key>value</key>
				<string>Silvano</string>
				<key>version</key>
				<string>1</string>
			</dict>
			<dict>
				<key>comparison</key>
				<integer>3</integer>
				<key>key</key>
				<string>Author</string>
				<key>value</key>
				<string>Palermo</string>
				<key>version</key>
				<string>1</string>
			</dict>
		</array>
		<key>conjunction</key>
		<integer>0</integer>
		<key>group name</key>
		<string>Other</string>
	</dict>
</array>
</plist>
}}
