# RISC-V Test Ortamƒ± CSR Konfig√ºrasyon Rehberi

## Giri≈ü
Bu rehber, RV32IMC i≈ülemciniz i√ßin `riscv-tests` ortamƒ±nƒ± yapƒ±landƒ±rmayƒ± ve CSR (Control and Status Register) i≈ülemlerini devre dƒ±≈üƒ± bƒ±rakmayƒ± a√ßƒ±klamaktadƒ±r.

---

## 1. CSR'lar Nelerdir ve Neden Kapatƒ±yoruz?

### CSR'larƒ±n G√∂revleri

| CSR Grubu | ƒ∞≈ülevi | Neden Kapatƒ±yoruz |
|-----------|--------|-------------------|
| **mstatus** | Makine modu durum kaydƒ± (privilege seviyesi, kesme, FP/Vector enable) | Basit bir RV32IMC √ßekirdeƒüi i√ßin privilege modu gerektirmez |
| **mtvec** | Trap vekt√∂r adresi (exception/interrupt handler) | Exception handling olmadan basit test yapacaksak gereksiz |
| **mepc** | Exception'dan d√∂n√º≈ü adresi | Exception handling olmadan gereksiz |
| **mcause** | Exception/interrupt sebebi | Exception handling olmadan gereksiz |
| **mhartid** | Hart (hardware thread) ID'si | Tek √ßekirdek i√ßin her zaman 0 |
| **pmpaddr/pmpcfg** | Physical Memory Protection | Basit sistem i√ßin bellek korumasƒ± gerektirmez |
| **medeleg/mideleg** | Exception/interrupt delegasyonu | Supervisor modu olmadan gereksiz |
| **satp** | Adres √ßevirisi | MMU olmadan gereksiz |
| **fcsr** | Floating-point CSR | RV32IMC'de F extension yok |
| **vcsr** | Vector CSR | RV32IMC'de V extension yok |

---

## 2. Dosya Yapƒ±sƒ±

```
riscv-tests/
‚îú‚îÄ‚îÄ env/
‚îÇ   ‚îú‚îÄ‚îÄ p/              # Orijinal physical single-core
‚îÇ   ‚îî‚îÄ‚îÄ ceres/          # Sizin yeni ortamƒ±nƒ±z
‚îÇ       ‚îî‚îÄ‚îÄ link.ld     # Linker script
```

---

## 3. Minimal RV32IMC Konfig√ºrasyonu

### 3.1 Ba≈ülangƒ±√ß Makrolarƒ± - Temizleme

Orijinal kodda **kaldƒ±rƒ±lacak** kƒ±sƒ±mlar:

```asm
# ‚ùå KALDIRILACAK - Privilege mode ayarlarƒ±
#define RVTEST_RV32M                                                    \
  .macro init;                                                          \
  RVTEST_ENABLE_MACHINE;                                                \
  .endm

#define RVTEST_RV32S                                                    \
  .macro init;                                                          \
  RVTEST_ENABLE_SUPERVISOR;                                             \
  .endm

# ‚ùå KALDIRILACAK - Floating-point enabler
#define RVTEST_RV32UF
#define RVTEST_FP_ENABLE

# ‚ùå KALDIRILACAK - Vector enabler  
#define RVTEST_RV32UV
#define RVTEST_VECTOR_ENABLE
```

### 3.2 Yeni Minimal Makro

```asm
# ‚úÖ YENƒ∞ - Sadece RV32I i√ßin minimal ba≈ülatma
#define RVTEST_RV32I                                                    \
  .macro init;                                                          \
  .endm
```

**A√ßƒ±klama:** Bo≈ü bir `.endm` makrosu bile yeterli - hi√ßbir CSR konfig√ºrasyonu yapmƒ±yoruz.

---

## 4. Reset Vector - Minimal Versiyon

### 4.1 Orijinal Kodda Kaldƒ±rƒ±lacaklar

```asm
# ‚ùå KALDIRILACAK bloklarƒ±nƒ± i≈üaretleyelim:

reset_vector:
    # INIT_XREG;              # ‚úÖ TUTULACAK - Registerleri sƒ±fƒ±rla
    # RISCV_MULTICORE_DISABLE; # ‚ùå KALDIR - mhartid CSR kullanƒ±yor
    # INIT_RNMI;              # ‚ùå KALDIR - mtvec ve mnstatus CSR
    # INIT_SATP;              # ‚ùå KALDIR - satp CSR (MMU)
    # INIT_PMP;               # ‚ùå KALDIR - pmpaddr/pmpcfg CSR
    # DELEGATE_NO_TRAPS;      # ‚ùå KALDIR - medeleg/mideleg CSR
    # li TESTNUM, 0;          # ‚úÖ TUTULACAK - Test numarasƒ±
    # la t0, trap_vector;     # ‚ùå KALDIR - mtvec CSR
    # csrw mtvec, t0;         # ‚ùå KALDIR
    # CHECK_XLEN;             # ‚úÖ TUTULACAK (opsiyonel) - xlen kontrol√º
    # ... stvec delegation    # ‚ùå KALDIR - stvec/medeleg CSR
    # csrwi mstatus, 0;       # ‚ùå KALDIR - mstatus CSR
    # init;                   # ‚úÖ TUTULACAK - Bo≈ü makro
    # EXTRA_INIT;             # ‚úÖ TUTULACAK - Bo≈ü makro
    # la t0, 1f;              # ‚ùå KALDIR - mepc CSR
    # csrw mepc, t0;          # ‚ùå KALDIR
    # mret;                   # ‚ùå KALDIR - Privilege instruction
```

### 4.2 Minimal Reset Vector

```asm
reset_vector:
    INIT_XREG;                  # T√ºm registerleri sƒ±fƒ±rla
    li TESTNUM, 0;              # Test numarasƒ±nƒ± ba≈ülat
    CHECK_XLEN;                 # XLEN kontrol√º (opsiyonel)
    init;                       # Bo≈ü makro (ileride geni≈ületilebilir)
    EXTRA_INIT;                 # Bo≈ü makro (ileride geni≈ületilebilir)
    j 1f;                       # Test koduna dallan
1:
```

**A√ßƒ±klama:**
- `INIT_XREG`: T√ºm x1-x31 registerlerini sƒ±fƒ±rlar (√∂nemli)
- `CHECK_XLEN`: RV32 olduƒüunu doƒürular (opsiyonel ama √∂nerilir)
- `j 1f`: Doƒürudan test koduna atlar (privilege deƒüi≈üimi yok)

---

## 5. Trap Handler - Basitle≈ütirme

### 5.1 Orijinal Trap Vector

```asm
trap_vector:
    csrr t5, mcause;           # ‚ùå CSR okuma
    li t6, CAUSE_USER_ECALL;
    beq t5, t6, write_tohost;
    # ... daha fazla exception kontrol√º
```

### 5.2 Minimal Trap Vector (Opsiyonel)

Eƒüer **hi√ß exception handling** istemiyorsanƒ±z:

```asm
# Option 1: Trap vector'√º tamamen kaldƒ±rƒ±n
# RVTEST_CODE_BEGIN makrosundan trap_vector etiketini √ßƒ±karƒ±n

# Option 2: Sadece fail durumunu yakalayƒ±n
trap_vector:
    li TESTNUM, 0xBAD;         # Trap = test ba≈üarƒ±sƒ±z
    j write_tohost;
```

**√ñnemli:** `write_tohost` etiketini **tutun** - testlerin sonu√ß bildirmesi i√ßin gerekli.

---

## 6. RVTEST_PASS ve RVTEST_FAIL

### 6.1 Orijinal PASS/FAIL (CSR kullanƒ±yor)

```asm
#define RVTEST_PASS                                                     \
        fence;                                                          \
        li TESTNUM, 1;                                                  \
        li a7, 93;              # ‚ùå ecall i√ßin syscall number          \
        li a0, 0;                                                       \
        ecall                   # ‚ùå CSR gerektirir (mcause, mepc)
```

### 6.2 Minimal PASS/FAIL (Sadece tohost)

```asm
#define RVTEST_PASS                                                     \
        fence;                                                          \
        li TESTNUM, 1;                                                  \
        la t5, tohost;                                                  \
        sw TESTNUM, 0(t5);                                              \
        sw zero, 4(t5);                                                 \
1:      j 1b;                   # Sonsuz d√∂ng√º (sim√ºlat√∂r tohost'u okur)

#define RVTEST_FAIL                                                     \
        fence;                                                          \
1:      beqz TESTNUM, 1b;       # TESTNUM sƒ±fƒ±rsa bekle                \
        sll TESTNUM, TESTNUM, 1;                                        \
        or TESTNUM, TESTNUM, 1; # Fail biti ekle                       \
        la t5, tohost;                                                  \
        sw TESTNUM, 0(t5);                                              \
        sw zero, 4(t5);                                                 \
2:      j 2b;
```

**A√ßƒ±klama:**
- `ecall` kullanmƒ±yoruz (CSR gerektirir)
- Doƒürudan `tohost` bellek adresine yazƒ±yoruz
- Sim√ºlat√∂r/testbench bu adresi izleyerek sonucu √∂ƒürenir

---

## 7. CHECK_XLEN Makrosu

### 7.1 Orijinal (RVTEST_PASS kullanƒ±yor)

```asm
#define CHECK_XLEN li a0, 1; slli a0, a0, 31; bltz a0, 1f; RVTEST_PASS; 1:
```

### 7.2 D√ºzeltilmi≈ü Versiyon

```asm
#define CHECK_XLEN                                                      \
        li a0, 1;                                                       \
        slli a0, a0, 31;        # RV32'de negatif, RV64'te pozitif     \
        bltz a0, 1f;            # RV32 ise devam et                    \
        li TESTNUM, 0xBAD;      # RV64 tespit edildi = fail            \
        j write_tohost;                                                 \
1:
```

---

## 8. Tam Minimal Header Dosyasƒ±

```c
// ceres/env_physical_single_core.h

#ifndef _ENV_CERES_PHYSICAL_SINGLE_CORE_H
#define _ENV_CERES_PHYSICAL_SINGLE_CORE_H

#include "../encoding.h"

//-----------------------------------------------------------------------
// Minimal RV32IMC Init Macro
//-----------------------------------------------------------------------

#define RVTEST_RV32I                                                    \
  .macro init;                                                          \
  .endm

//-----------------------------------------------------------------------
// Register Initialization (Mandatory)
//-----------------------------------------------------------------------

#define INIT_XREG                                                       \
  li x1, 0;  li x2, 0;  li x3, 0;  li x4, 0;                            \
  li x5, 0;  li x6, 0;  li x7, 0;  li x8, 0;                            \
  li x9, 0;  li x10, 0; li x11, 0; li x12, 0;                           \
  li x13, 0; li x14, 0; li x15, 0; li x16, 0;                           \
  li x17, 0; li x18, 0; li x19, 0; li x20, 0;                           \
  li x21, 0; li x22, 0; li x23, 0; li x24, 0;                           \
  li x25, 0; li x26, 0; li x27, 0; li x28, 0;                           \
  li x29, 0; li x30, 0; li x31, 0;

//-----------------------------------------------------------------------
// XLEN Check (Optional but Recommended)
//-----------------------------------------------------------------------

#define CHECK_XLEN                                                      \
        li a0, 1;                                                       \
        slli a0, a0, 31;                                                \
        bltz a0, 1f;                                                    \
        li TESTNUM, 0xBAD;                                              \
        j write_tohost;                                                 \
1:

//-----------------------------------------------------------------------
// Empty Placeholders
//-----------------------------------------------------------------------

#define EXTRA_INIT
#define EXTRA_INIT_TIMER
#define EXTRA_DATA

//-----------------------------------------------------------------------
// Code Section
//-----------------------------------------------------------------------

#define RVTEST_CODE_BEGIN                                               \
        .section .text.init;                                            \
        .align  6;                                                      \
        .globl _start;                                                  \
_start:                                                                 \
        j reset_vector;                                                 \
        .align 2;                                                       \
trap_vector:                                                            \
        li TESTNUM, 0xBAD;                                              \
        j write_tohost;                                                 \
reset_vector:                                                           \
        INIT_XREG;                                                      \
        li TESTNUM, 0;                                                  \
        CHECK_XLEN;                                                     \
        init;                                                           \
        EXTRA_INIT;                                                     \
        EXTRA_INIT_TIMER;                                               \
        j 1f;                                                           \
1:

#define RVTEST_CODE_END                                                 \
        unimp

//-----------------------------------------------------------------------
// Pass/Fail Macros (No CSR)
//-----------------------------------------------------------------------

#define TESTNUM gp

#define RVTEST_PASS                                                     \
        fence;                                                          \
        li TESTNUM, 1;                                                  \
        la t5, tohost;                                                  \
        sw TESTNUM, 0(t5);                                              \
        sw zero, 4(t5);                                                 \
1:      j 1b;

#define RVTEST_FAIL                                                     \
        fence;                                                          \
1:      beqz TESTNUM, 1b;                                               \
        sll TESTNUM, TESTNUM, 1;                                        \
        or TESTNUM, TESTNUM, 1;                                         \
        la t5, tohost;                                                  \
        sw TESTNUM, 0(t5);                                              \
        sw zero, 4(t5);                                                 \
2:      j 2b;

//-----------------------------------------------------------------------
// Data Section (tohost/fromhost for communication)
//-----------------------------------------------------------------------

#define RVTEST_DATA_BEGIN                                               \
        EXTRA_DATA                                                      \
        .pushsection .tohost,"aw",@progbits;                            \
        .align 6; .global tohost; tohost: .dword 0; .size tohost, 8;    \
        .align 6; .global fromhost; fromhost: .dword 0; .size fromhost, 8;\
        .popsection;                                                    \
        .align 4; .global begin_signature; begin_signature:

#define RVTEST_DATA_END .align 4; .global end_signature; end_signature:

#endif
```

---

## 9. Neden Bu Deƒüi≈üiklikler?

### CSR Gereksinimleri

| √ñzellik | CSR Gerektirir mi? | RV32IMC'de Var mƒ±? |
|---------|-------------------|--------------------|
| Privilege modes (M/S/U) | ‚úÖ Evet | ‚ùå Opsiyonel |
| Interrupts/Exceptions | ‚úÖ Evet | ‚ùå Minimal impl. i√ßin gereksiz |
| MMU (Virtual Memory) | ‚úÖ Evet | ‚ùå RV32I'de yok |
| Floating-point | ‚úÖ Evet (fcsr) | ‚ùå F extension yok |
| Vector operations | ‚úÖ Evet (vcsr) | ‚ùå V extension yok |
| Multi-hart | ‚úÖ Evet (mhartid) | ‚ùå Tek √ßekirdek |

### Basit RV32IMC √áekirdeƒüi ƒ∞√ßin Yeterli

‚úÖ **Integer registers** (x0-x31)  
‚úÖ **Basic instructions** (ADD, SUB, LW, SW, BEQ, JAL, etc.)  
‚úÖ **Multiply/Divide** (M extension)  
‚úÖ **Compressed** (C extension - 16-bit instructions)  
‚ùå CSR instructions gereksiz (CSRRW, CSRRS, etc.)

---

## 10. Test Etme

### 10.1 Basit Test √ñrneƒüi

```asm
#include "riscv_test.h"
#include "test_macros.h"

RVTEST_RV32I
RVTEST_CODE_BEGIN

  # Test 1: Basit toplama
  TEST_RR_OP(2, add, 5, 2, 3);
  
  # Test 2: Load/Store
  la t0, tdat;
  li t1, 0xDEADBEEF;
  sw t1, 0(t0);
  lw t2, 0(t0);
  li TESTNUM, 3;
  bne t1, t2, fail;

  RVTEST_PASS

fail:
  RVTEST_FAIL

RVTEST_CODE_END

RVTEST_DATA_BEGIN
  TEST_DATA
tdat:
  .word 0
RVTEST_DATA_END
```

### 10.2 Derleme

```bash
riscv32-unknown-elf-gcc -march=rv32imc -mabi=ilp32 \
  -static -mcmodel=medany -fvisibility=hidden \
  -nostdlib -nostartfiles \
  -I./env/ceres -I./isa/macros/scalar \
  -T./env/ceres/link.ld \
  test.S -o test.elf
```

---

## 11. √ñzet

### ‚ùå Kaldƒ±rƒ±lan CSR'lar

- `mstatus`, `mtvec`, `mepc`, `mcause` (privilege/exception handling)
- `mhartid` (multi-core)
- `pmpaddr`, `pmpcfg` (memory protection)
- `medeleg`, `mideleg` (delegation)
- `satp` (MMU)
- `fcsr`, `vcsr` (FP/Vector)

### ‚úÖ Tutulan √ñzellikler

- Register ba≈ülatma (`INIT_XREG`)
- XLEN kontrol√º (`CHECK_XLEN`)
- Test sonu√ß bildirimi (`tohost`)
- Temel test makrolarƒ±

### üéØ Sonu√ß

Bu minimal konfig√ºrasyon, **RV32IMC** √ßekirdeƒüiniz i√ßin CSR desteƒüi gerektirmeyen saf integer testleri √ßalƒ±≈ütƒ±rmanƒ±za olanak tanƒ±r. ƒ∞leride interrupt veya privilege mode desteƒüi eklerseniz, CSR makrolarƒ±nƒ± kademeli olarak geri ekleyebilirsiniz.