#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1450042b0 .scope module, "AddressRegisterFileSimulation" "AddressRegisterFileSimulation" 2 8;
 .timescale -9 -12;
v0x145017e50_0 .var "FunSel", 1 0;
v0x145017f60_0 .var "I", 15 0;
v0x145018070_0 .net "OutC", 15 0, v0x145015e60_0;  1 drivers
v0x145018100_0 .var "OutCSel", 1 0;
v0x145018190_0 .net "OutD", 15 0, v0x145015fa0_0;  1 drivers
v0x145018220_0 .var "OutDSel", 1 0;
v0x1450182d0_0 .var "RegSel", 2 0;
v0x145018380_0 .var/i "test_no", 31 0;
S_0x145004430 .scope module, "ARF" "AddressRegisterFile" 2 17, 3 3 0, S_0x1450042b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "I";
    .port_info 1 /INPUT 2 "OutCSel";
    .port_info 2 /INPUT 2 "OutDSel";
    .port_info 3 /INPUT 2 "FunSel";
    .port_info 4 /INPUT 3 "RegSel";
    .port_info 5 /INPUT 1 "Clock";
    .port_info 6 /OUTPUT 16 "OutC";
    .port_info 7 /OUTPUT 16 "OutD";
v0x145015b10_0 .net "ARE", 0 0, L_0x145018530;  1 drivers
v0x145015bc0_0 .net "ARQ", 15 0, v0x145014cc0_0;  1 drivers
v0x145015c50_0 .net "Clock", 0 0, v0x145017d30_0;  1 drivers
v0x145015d00_0 .net "FunSel", 1 0, v0x145017e50_0;  1 drivers
v0x145015d90_0 .net "I", 15 0, v0x145017f60_0;  1 drivers
v0x145015e60_0 .var "OutC", 15 0;
v0x145015ef0_0 .net "OutCSel", 1 0, v0x145018100_0;  1 drivers
v0x145015fa0_0 .var "OutD", 15 0;
v0x145016050_0 .net "OutDSel", 1 0, v0x145018220_0;  1 drivers
v0x145016160_0 .net "PCE", 0 0, L_0x145018410;  1 drivers
v0x145016210_0 .net "PCQ", 15 0, v0x145015330_0;  1 drivers
v0x1450162a0_0 .net "RegSel", 2 0, v0x1450182d0_0;  1 drivers
v0x145016330_0 .net "SPE", 0 0, L_0x145018610;  1 drivers
v0x1450163e0_0 .net "SPQ", 15 0, v0x1450159e0_0;  1 drivers
E_0x1450046f0/0 .event anyedge, v0x145015ef0_0, v0x145015330_0, v0x1450159e0_0, v0x145014cc0_0;
E_0x1450046f0/1 .event anyedge, v0x145016050_0;
E_0x1450046f0 .event/or E_0x1450046f0/0, E_0x1450046f0/1;
L_0x145018410 .part v0x1450182d0_0, 2, 1;
L_0x145018530 .part v0x1450182d0_0, 0, 1;
L_0x145018610 .part v0x1450182d0_0, 1, 1;
S_0x145004760 .scope module, "AR" "Register16bit" 3 22, 4 3 0, S_0x145004430;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "I";
    .port_info 1 /INPUT 2 "FunSel";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "Clock";
    .port_info 4 /OUTPUT 16 "Q";
v0x145004a20_0 .net "Clock", 0 0, v0x145017d30_0;  alias, 1 drivers
v0x145014ad0_0 .net "E", 0 0, L_0x145018530;  alias, 1 drivers
v0x145014b70_0 .net "FunSel", 1 0, v0x145017e50_0;  alias, 1 drivers
v0x145014c10_0 .net "I", 15 0, v0x145017f60_0;  alias, 1 drivers
v0x145014cc0_0 .var "Q", 15 0;
E_0x1450049d0 .event posedge, v0x145004a20_0;
S_0x145014e30 .scope module, "PC" "Register16bit" 3 21, 4 3 0, S_0x145004430;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "I";
    .port_info 1 /INPUT 2 "FunSel";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "Clock";
    .port_info 4 /OUTPUT 16 "Q";
v0x145015070_0 .net "Clock", 0 0, v0x145017d30_0;  alias, 1 drivers
v0x145015120_0 .net "E", 0 0, L_0x145018410;  alias, 1 drivers
v0x1450151b0_0 .net "FunSel", 1 0, v0x145017e50_0;  alias, 1 drivers
v0x145015280_0 .net "I", 15 0, v0x145017f60_0;  alias, 1 drivers
v0x145015330_0 .var "Q", 15 0;
S_0x145015480 .scope module, "SP" "Register16bit" 3 23, 4 3 0, S_0x145004430;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "I";
    .port_info 1 /INPUT 2 "FunSel";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "Clock";
    .port_info 4 /OUTPUT 16 "Q";
v0x1450156c0_0 .net "Clock", 0 0, v0x145017d30_0;  alias, 1 drivers
v0x145015790_0 .net "E", 0 0, L_0x145018610;  alias, 1 drivers
v0x145015830_0 .net "FunSel", 1 0, v0x145017e50_0;  alias, 1 drivers
v0x145015900_0 .net "I", 15 0, v0x145017f60_0;  alias, 1 drivers
v0x1450159e0_0 .var "Q", 15 0;
S_0x145016530 .scope task, "ClearRegisters" "ClearRegisters" 2 23, 2 23 0, S_0x1450042b0;
 .timescale -9 -12;
TD_AddressRegisterFileSimulation.ClearRegisters ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x145015330_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x145014cc0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1450159e0_0, 0, 16;
    %end;
S_0x145016700 .scope task, "DisableAll" "DisableAll" 2 40, 2 40 0, S_0x1450042b0;
 .timescale -9 -12;
TD_AddressRegisterFileSimulation.DisableAll ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1450182d0_0, 0, 3;
    %end;
S_0x1450168c0 .scope module, "F" "FileOperation" 2 21, 5 15 0, S_0x1450042b0;
 .timescale -9 -12;
v0x145017330_0 .var "SimulationName", 511 0;
v0x1450173f0_0 .var/i "df", 31 0;
v0x1450174a0_0 .var/i "ef", 31 0;
v0x145017560_0 .var/i "fails", 31 0;
v0x145017610_0 .var/i "success", 31 0;
S_0x145016a80 .scope task, "CheckValues" "CheckValues" 5 72, 5 72 0, S_0x1450168c0;
 .timescale -9 -12;
v0x145016c40_0 .var "actual", 31 0;
v0x145016cd0_0 .var "expected", 31 0;
v0x145016d80_0 .var "name", 255 0;
v0x145016e40_0 .var "testno", 31 0;
TD_AddressRegisterFileSimulation.F.CheckValues ;
    %load/vec4 v0x145016c40_0;
    %load/vec4 v0x145016cd0_0;
    %cmp/e;
    %jmp/0xz  T_2.0, 6;
    %load/vec4 v0x145017610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x145017610_0, 0, 32;
    %vpi_call 5 79 "$fwrite", v0x1450173f0_0, "[PASS] Test No: %0d, Component: %0s, Actual Value: 0x%h, Expected Value: 0x%h\012", v0x145016e40_0, v0x145016d80_0, v0x145016c40_0, v0x145016cd0_0 {0 0 0};
    %vpi_call 5 82 "$fwrite", v0x1450174a0_0, "%0s;%0d;%0s;1;0x%h;0x%h\012", v0x145017330_0, v0x145016e40_0, v0x145016d80_0, v0x145016c40_0, v0x145016cd0_0 {0 0 0};
    %vpi_call 5 85 "$display", "[PASS] Test No: %0d, Component: %0s, Actual Value: 0x%h, Expected Value: 0x%h", v0x145016e40_0, v0x145016d80_0, v0x145016c40_0, v0x145016cd0_0 {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x145017560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x145017560_0, 0, 32;
    %vpi_call 5 91 "$fwrite", v0x1450173f0_0, "[FAIL] Test No: %0d, Component: %0s, Actual Value: 0x%h, Expected Value: 0x%h\012", v0x145016e40_0, v0x145016d80_0, v0x145016c40_0, v0x145016cd0_0 {0 0 0};
    %vpi_call 5 94 "$fwrite", v0x1450174a0_0, "%0s;%0d;%0s;0;0x%h;0x%h\012", v0x145017330_0, v0x145016e40_0, v0x145016d80_0, v0x145016c40_0, v0x145016cd0_0 {0 0 0};
    %vpi_call 5 97 "$display", "[FAIL] Test No: %0d, Component: %0s, Actual Value: 0x%h, Expected Value: 0x%h", v0x145016e40_0, v0x145016d80_0, v0x145016c40_0, v0x145016cd0_0 {0 0 0};
T_2.1 ;
    %end;
S_0x145016ef0 .scope task, "FinishSimulation" "FinishSimulation" 5 49, 5 49 0, S_0x1450168c0;
 .timescale -9 -12;
TD_AddressRegisterFileSimulation.F.FinishSimulation ;
    %vpi_call 5 52 "$fwrite", v0x1450173f0_0, "%0s Simulation Finished\012", v0x145017330_0 {0 0 0};
    %vpi_call 5 53 "$fwrite", v0x1450173f0_0, "------------------------------------\012" {0 0 0};
    %vpi_call 5 54 "$fwrite", v0x1450173f0_0, "\012" {0 0 0};
    %vpi_call 5 55 "$fwrite", v0x1450173f0_0, "\012" {0 0 0};
    %vpi_call 5 56 "$fwrite", v0x1450173f0_0, "\012" {0 0 0};
    %vpi_call 5 57 "$fclose", v0x1450173f0_0 {0 0 0};
    %vpi_call 5 60 "$fclose", v0x1450174a0_0 {0 0 0};
    %vpi_call 5 63 "$display", "%0s Simulation Finished", v0x145017330_0 {0 0 0};
    %vpi_call 5 64 "$display", "%0d Test Failed", v0x145017560_0 {0 0 0};
    %vpi_call 5 65 "$display", "%0d Test Passed", v0x145017610_0 {0 0 0};
    %vpi_call 5 66 "$display", "------------------------------------" {0 0 0};
    %end;
S_0x1450170c0 .scope task, "InitializeSimulation" "InitializeSimulation" 5 20, 5 20 0, S_0x1450168c0;
 .timescale -9 -12;
v0x1450172a0_0 .var "FirstTest", 0 0;
TD_AddressRegisterFileSimulation.F.InitializeSimulation ;
    %load/vec4 v0x1450172a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %vpi_func 5 25 "$fopen" 32, "./debug.txt", "w" {0 0 0};
    %store/vec4 v0x1450173f0_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %vpi_func 5 28 "$fopen" 32, "./debug.txt", "a+" {0 0 0};
    %store/vec4 v0x1450173f0_0, 0, 32;
T_4.3 ;
    %vpi_call 5 30 "$fwrite", v0x1450173f0_0, "------------------------------------\012" {0 0 0};
    %vpi_call 5 31 "$fwrite", v0x1450173f0_0, "%0s Simulation Started\012", v0x145017330_0 {0 0 0};
    %load/vec4 v0x1450172a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %vpi_func 5 35 "$fopen" 32, "./evaluation.csv", "w" {0 0 0};
    %store/vec4 v0x1450174a0_0, 0, 32;
    %vpi_call 5 36 "$fwrite", v0x1450174a0_0, "module_name;testno,test_name;passed;actual_value;expected_value\012" {0 0 0};
    %jmp T_4.5;
T_4.4 ;
    %vpi_func 5 39 "$fopen" 32, "./evaluation.csv", "a+" {0 0 0};
    %store/vec4 v0x1450174a0_0, 0, 32;
T_4.5 ;
    %vpi_call 5 43 "$display", "------------------------------------" {0 0 0};
    %vpi_call 5 44 "$display", "%0s Simulation Started", v0x145017330_0 {0 0 0};
    %end;
S_0x145017700 .scope task, "SetRegisters" "SetRegisters" 2 31, 2 31 0, S_0x1450042b0;
 .timescale -9 -12;
v0x145017900_0 .var "value", 15 0;
TD_AddressRegisterFileSimulation.SetRegisters ;
    %load/vec4 v0x145017900_0;
    %store/vec4 v0x145015330_0, 0, 16;
    %load/vec4 v0x145017900_0;
    %store/vec4 v0x145014cc0_0, 0, 16;
    %load/vec4 v0x145017900_0;
    %store/vec4 v0x1450159e0_0, 0, 16;
    %end;
S_0x1450179a0 .scope module, "clk" "CrystalOscillator" 2 16, 5 104 0, S_0x1450042b0;
 .timescale -9 -12;
v0x145017d30_0 .var "clock", 0 0;
S_0x145017b60 .scope task, "Clock" "Clock" 5 107, 5 107 0, S_0x1450179a0;
 .timescale -9 -12;
TD_AddressRegisterFileSimulation.clk.Clock ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145017d30_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145017d30_0, 0, 1;
    %delay 20000, 0;
    %end;
    .scope S_0x145014e30;
T_7 ;
    %wait E_0x1450049d0;
    %load/vec4 v0x145015120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1450151b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %load/vec4 v0x145015330_0;
    %assign/vec4 v0x145015330_0, 0;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x145015330_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x145015330_0, 0;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x145015330_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x145015330_0, 0;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x145015280_0;
    %assign/vec4 v0x145015330_0, 0;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x145015330_0, 0;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x145004760;
T_8 ;
    %wait E_0x1450049d0;
    %load/vec4 v0x145014ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x145014b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %load/vec4 v0x145014cc0_0;
    %assign/vec4 v0x145014cc0_0, 0;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x145014cc0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x145014cc0_0, 0;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x145014cc0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x145014cc0_0, 0;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x145014c10_0;
    %assign/vec4 v0x145014cc0_0, 0;
    %jmp T_8.7;
T_8.5 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x145014cc0_0, 0;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x145015480;
T_9 ;
    %wait E_0x1450049d0;
    %load/vec4 v0x145015790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x145015830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %load/vec4 v0x1450159e0_0;
    %assign/vec4 v0x1450159e0_0, 0;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x1450159e0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x1450159e0_0, 0;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x1450159e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x1450159e0_0, 0;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x145015900_0;
    %assign/vec4 v0x1450159e0_0, 0;
    %jmp T_9.7;
T_9.5 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1450159e0_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x145004430;
T_10 ;
    %wait E_0x1450046f0;
    %load/vec4 v0x145015ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x145015e60_0, 0, 16;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v0x145016210_0;
    %store/vec4 v0x145015e60_0, 0, 16;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v0x1450163e0_0;
    %store/vec4 v0x145015e60_0, 0, 16;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0x145015bc0_0;
    %store/vec4 v0x145015e60_0, 0, 16;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0x145015bc0_0;
    %store/vec4 v0x145015e60_0, 0, 16;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %load/vec4 v0x145016050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x145015fa0_0, 0, 16;
    %jmp T_10.11;
T_10.6 ;
    %load/vec4 v0x145016210_0;
    %store/vec4 v0x145015fa0_0, 0, 16;
    %jmp T_10.11;
T_10.7 ;
    %load/vec4 v0x1450163e0_0;
    %store/vec4 v0x145015fa0_0, 0, 16;
    %jmp T_10.11;
T_10.8 ;
    %load/vec4 v0x145015bc0_0;
    %store/vec4 v0x145015fa0_0, 0, 16;
    %jmp T_10.11;
T_10.9 ;
    %load/vec4 v0x145015bc0_0;
    %store/vec4 v0x145015fa0_0, 0, 16;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1450168c0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145017560_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145017610_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x1450042b0;
T_12 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4285540, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1919251315, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1382377321, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1937007986, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1181314149, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x145017330_0, 0, 512;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1450172a0_0, 0, 1;
    %fork TD_AddressRegisterFileSimulation.F.InitializeSimulation, S_0x1450170c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145017d30_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x145018380_0, 0, 32;
    %fork TD_AddressRegisterFileSimulation.DisableAll, S_0x145016700;
    %join;
    %fork TD_AddressRegisterFileSimulation.ClearRegisters, S_0x145016530;
    %join;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x145015330_0, 0, 16;
    %pushi/vec4 13398, 0, 16;
    %store/vec4 v0x1450159e0_0, 0, 16;
    %pushi/vec4 22136, 0, 16;
    %store/vec4 v0x145014cc0_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x145018100_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x145018220_0, 0, 2;
    %delay 5000, 0;
    %load/vec4 v0x145015e60_0;
    %pad/u 32;
    %store/vec4 v0x145016c40_0, 0, 32;
    %pushi/vec4 4660, 0, 32;
    %store/vec4 v0x145016cd0_0, 0, 32;
    %load/vec4 v0x145018380_0;
    %store/vec4 v0x145016e40_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1333097539, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x145016d80_0, 0, 256;
    %fork TD_AddressRegisterFileSimulation.F.CheckValues, S_0x145016a80;
    %join;
    %load/vec4 v0x145015fa0_0;
    %pad/u 32;
    %store/vec4 v0x145016c40_0, 0, 32;
    %pushi/vec4 22136, 0, 32;
    %store/vec4 v0x145016cd0_0, 0, 32;
    %load/vec4 v0x145018380_0;
    %store/vec4 v0x145016e40_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1333097540, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x145016d80_0, 0, 256;
    %fork TD_AddressRegisterFileSimulation.F.CheckValues, S_0x145016a80;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x145018380_0, 0, 32;
    %fork TD_AddressRegisterFileSimulation.DisableAll, S_0x145016700;
    %join;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x145017900_0, 0, 16;
    %fork TD_AddressRegisterFileSimulation.SetRegisters, S_0x145017700;
    %join;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1450182d0_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x145017e50_0, 0, 2;
    %pushi/vec4 13640, 0, 16;
    %store/vec4 v0x145017f60_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x145018100_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x145018220_0, 0, 2;
    %fork TD_AddressRegisterFileSimulation.clk.Clock, S_0x145017b60;
    %join;
    %load/vec4 v0x145015e60_0;
    %pad/u 32;
    %store/vec4 v0x145016c40_0, 0, 32;
    %pushi/vec4 4660, 0, 32;
    %store/vec4 v0x145016cd0_0, 0, 32;
    %load/vec4 v0x145018380_0;
    %store/vec4 v0x145016e40_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1333097539, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x145016d80_0, 0, 256;
    %fork TD_AddressRegisterFileSimulation.F.CheckValues, S_0x145016a80;
    %join;
    %load/vec4 v0x145015fa0_0;
    %pad/u 32;
    %store/vec4 v0x145016c40_0, 0, 32;
    %pushi/vec4 13640, 0, 32;
    %store/vec4 v0x145016cd0_0, 0, 32;
    %load/vec4 v0x145018380_0;
    %store/vec4 v0x145016e40_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1333097540, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x145016d80_0, 0, 256;
    %fork TD_AddressRegisterFileSimulation.F.CheckValues, S_0x145016a80;
    %join;
    %fork TD_AddressRegisterFileSimulation.F.FinishSimulation, S_0x145016ef0;
    %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "../AddressRegisterFileSimulation.v";
    "../AddressRegisterFile.v";
    "../Register16bit.v";
    "../Helper.v";
