// Seed: 4158328278
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output id_3,
    output id_4
);
  reg   id_5;
  logic id_6 = id_0;
  always @(posedge id_2 or posedge 1) begin
    if (1'd0) begin
      id_5 <= 1;
      id_4 = id_5;
      id_3[1'b0] = 1;
    end
  end
endmodule
