Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto c5c02e08b8784216a6007431366783e3 --incr --debug all --relax --mt 8 -d UHD_FPGA_DIR=/home/wes/projects/dependencies/uhd/fpga/usrp3/top/../.. -d WORKING_DIR=/home/wes/projects/capstone/oot_modules/rfnoc-capstone/rfnoc/fpga/rfnoc_block_conv -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_13 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_shift_ram_v12_0_13 -L convolution_v9_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rfnoc_block_conv_tb_behav xil_defaultlib.rfnoc_block_conv_tb xil_defaultlib.glbl -log elaborate.log -timescale 1ns/1ns 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgAxiStreamBfm.sv:245]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 245, File /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgAxiStreamBfm.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 245, File /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgAxiStreamBfm.sv
Starting simulation data flow analysis
WARNING: [XSIM 43-4328] File: /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgRfnocBlockCtrlBfm.sv Line: 183 : Sensitivity on input argument "port_num" of task "connect_master_data_port" may never get triggered.
WARNING: [XSIM 43-3980] File "/home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgRfnocBlockCtrlBfm.sv" Line 183 : The SystemVerilog feature ": Sensitivity on input argument of Class Member Task" is not supported yet for simulation.
WARNING: [XSIM 43-4328] File: /home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgRfnocBlockCtrlBfm.sv Line: 199 : Sensitivity on input argument "port_num" of task "connect_slave_data_port" may never get triggered.
WARNING: [XSIM 43-3980] File "/home/wes/projects/dependencies/uhd/fpga/usrp3/sim/rfnoc/PkgRfnocBlockCtrlBfm.sv" Line 199 : The SystemVerilog feature ": Sensitivity on input argument of Class Member Task" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package convolution_v9_0_14.conv_ul_utils
Compiling package convolution_v9_0_14.conv_pkg
Compiling package convolution_v9_0_14.convolution_v9_0_14_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package xil_defaultlib.PkgRfnocBlockCtrlBfm
Compiling package xil_defaultlib.PkgChdrUtils
Compiling package xil_defaultlib.PkgChdrData
Compiling package xil_defaultlib.PkgChdrBfm
Compiling package xil_defaultlib.PkgAxiStreamBfm
Compiling package std.std
Compiling package xil_defaultlib.PkgCtrlIfaceBfm
Compiling package xil_defaultlib.PkgAxisCtrlBfm
Compiling package xil_defaultlib.PkgChdrIfaceBfm
Compiling package xil_defaultlib.PkgTestExec
Compiling package xil_defaultlib.PkgRfnocItemUtils
Compiling package xil_defaultlib.$unit_AxiStreamIf_sv
Compiling module xil_defaultlib.RfnocBackendIf
Compiling module xil_defaultlib.AxiStreamIf(DATA_WIDTH=32)
Compiling module xil_defaultlib.AxiStreamIf_default
Compiling module xil_defaultlib.sim_clock_gen(PERIOD=5.0)
Compiling module xil_defaultlib.sim_clock_gen(PERIOD=8.0)
Compiling module xil_defaultlib.sim_clock_gen(PERIOD=4.0)
Compiling module xil_defaultlib.synchronizer_impl(WIDTH=33,INITI...
Compiling module xil_defaultlib.synchronizer(WIDTH=33,INITIAL_VA...
Compiling module xil_defaultlib.synchronizer_impl_default
Compiling module xil_defaultlib.synchronizer_default
Compiling module xil_defaultlib.pulse_synchronizer(MODE="POSEDGE...
Compiling module xil_defaultlib.pulse_stretch_min(LENGTH=32)
Compiling module xil_defaultlib.synchronizer_impl(WIDTH=2,INITIA...
Compiling module xil_defaultlib.synchronizer(WIDTH=2,INITIAL_VAL...
Compiling module xil_defaultlib.backend_iface(NOC_ID=32'b0100010...
Compiling module xil_defaultlib.synchronizer_impl(INITIAL_VAL=1'...
Compiling module xil_defaultlib.synchronizer(INITIAL_VAL=1'b1)
Compiling module xil_defaultlib.synchronizer_impl(WIDTH=5)
Compiling module xil_defaultlib.synchronizer(WIDTH=5)
Compiling module xil_defaultlib.bin2gray(WIDTH=5)
Compiling module xil_defaultlib.gray2bin(WIDTH=5)
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=1,WIDTH=33,PI...
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=1,WIDTH=33,PI...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.axi_fifo_short(WIDTH=33)
Compiling module xil_defaultlib.axi_fifo(WIDTH=33)
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=67)
Compiling module xil_defaultlib.axis_upsizer(RATIO=2)
Compiling module xil_defaultlib.axis_downsizer(OUT_DATA_W=64,OUT...
Compiling module xil_defaultlib.axis_width_conv(WORD_W=32,IN_WOR...
Compiling module xil_defaultlib.ram_2port_impl_lutram(DWIDTH=67,...
Compiling module xil_defaultlib.ram_2port(DWIDTH=67,AWIDTH=4,RW_...
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=4)
Compiling module xil_defaultlib.axi_fifo(WIDTH=4,SIZE=1)
Compiling module xil_defaultlib.axi_packet_gate(WIDTH=66,SIZE=4)
Compiling module xil_defaultlib.axis_upsizer(IN_DATA_W=64,IN_USE...
Compiling module xil_defaultlib.axis_downsizer(RATIO=2)
Compiling module xil_defaultlib.axis_width_conv(WORD_W=32,IN_WOR...
Compiling module xil_defaultlib.axis_ctrl_slave
Compiling module xil_defaultlib.ctrlport_endpoint(THIS_PORTID=10...
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=65)
Compiling module xil_defaultlib.chdr_compute_tkeep(CHDR_W=64,ITE...
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=1,WIDTH=69)
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=5,WIDTH=73)
Compiling module xil_defaultlib.axis_upsizer(IN_DATA_W=64,IN_USE...
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=73)
Compiling module xil_defaultlib.axi_fifo(WIDTH=73,SIZE=1)
Compiling module xil_defaultlib.axis_downsizer(OUT_DATA_W=8,RATI...
Compiling module xil_defaultlib.axis_width_conv(IN_WORDS=8,OUT_W...
Compiling module xil_defaultlib.synchronizer_impl(WIDTH=4,INITIA...
Compiling module xil_defaultlib.synchronizer(WIDTH=4,INITIAL_VAL...
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=1,WIDTH=33)
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=10)
Compiling module xil_defaultlib.axis_packet_flush(WIDTH=9,PIPELI...
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=69)
Compiling module xil_defaultlib.axis_packet_flush(WIDTH=68,PIPEL...
Compiling module xil_defaultlib.chdr_to_axis_pyld_ctxt(CHDR_W=64...
Compiling module xil_defaultlib.axis_upsizer(IN_DATA_W=8,RATIO=8...
Compiling module xil_defaultlib.axis_downsizer(OUT_DATA_W=64,OUT...
Compiling module xil_defaultlib.axis_width_conv(IN_WORDS=1,OUT_W...
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=5,WIDTH=65)
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=66)
Compiling module xil_defaultlib.axis_packet_flush(WIDTH=65,PIPEL...
Compiling module xil_defaultlib.ram_2port_impl_auto(DWIDTH=65,AW...
Compiling module xil_defaultlib.ram_2port(DWIDTH=65,AWIDTH=6'b01...
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=6'b01010)
Compiling module xil_defaultlib.axi_fifo(WIDTH=6'b01010,SIZE=32'...
Compiling module xil_defaultlib.axi_fifo(WIDTH=6'b01010,SIZE=1)
Compiling module xil_defaultlib.axi_packet_gate(SIZE=6'b01010)
Compiling module xil_defaultlib.axis_pyld_ctxt_to_chdr(CHDR_W=64...
Compiling module xil_defaultlib.noc_shell_conv(THIS_PORTID=10'b0...
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=2,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=2,afull_th...]
Compiling architecture synth of entity convolution_v9_0_14.conv_bit_reg [\conv_bit_reg(c_has_ce=1,c_has_a...]
Compiling architecture synth of entity convolution_v9_0_14.conv_sync [\conv_sync(c_has_nd=1,c_has_ce=1...]
Compiling architecture synth of entity convolution_v9_0_14.conv_reg [\conv_reg(c_width=7,c_has_ce=1,c...]
Compiling architecture synth of entity convolution_v9_0_14.convolution_v9_0_14_main [\convolution_v9_0_14_main(c_outp...]
Compiling architecture synth of entity convolution_v9_0_14.convolution_axi_wrapper [\convolution_axi_wrapper(c_has_m...]
Compiling architecture synth of entity convolution_v9_0_14.convolution_v9_0_14_viv [\convolution_v9_0_14_viv(c_has_m...]
Compiling architecture xilinx of entity convolution_v9_0_14.convolution_v9_0_14 [\convolution_v9_0_14(c_has_m_axi...]
Compiling architecture axi_conv_arch of entity xil_defaultlib.axi_conv [axi_conv_default]
Compiling module xil_defaultlib.rfnoc_block_conv(THIS_PORTID=10'...
Compiling module xil_defaultlib.rfnoc_block_conv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rfnoc_block_conv_tb_behav
