Circuit: * C:\Users\a037702\NotSynchronized\Personnel\GIT\Design_of_1200W_LLC_DCDC\03_hw_design\01_design_justification\01_llc_tank\02_simulation\02_Test_Lm_Lr_Cr\Ac_sim.asc

.step qe=0.1
.step qe=0.2
.step qe=0.3
.step qe=0.4
.step qe=0.5
.step qe=0.55

Date: Fri Jun 27 14:08:10 2025
Total elapsed time: 0.173 seconds.

tnom = 27
temp = 27
method = trap
totiter = 0
traniter = 0
tranpoints = 0
accept = 0
rejected = 0
matrix size = 4
fillins = 1
solver = Normal

