Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Thu Mar 24 12:42:46 2022
| Host         : DESKTOP-9FAJBKM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    106         
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (106)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (224)
5. checking no_input_delay (7)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (106)
--------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: count_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: count_reg[9]/Q (HIGH)

 There are 86 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (224)
--------------------------------------------------
 There are 224 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.777        0.000                      0                   87        0.175        0.000                      0                   87        3.000        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.469}     24.938          40.099          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 7.777        0.000                      0                   10        0.209        0.000                      0                   10        3.000        0.000                       0                    12  
  clk_out1_clk_wiz_0       10.206        0.000                      0                   77        0.175        0.000                      0                   77       11.969        0.000                       0                    49  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.766ns (34.903%)  route 1.429ns (65.097%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.706     5.308    clk_in_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.826 r  count_reg[1]/Q
                         net (fo=6, routed)           0.706     6.532    count_reg_n_0_[1]
    SLICE_X3Y111         LUT6 (Prop_lut6_I2_O)        0.124     6.656 r  count[9]_i_2/O
                         net (fo=4, routed)           0.723     7.379    count[9]_i_2_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I1_O)        0.124     7.503 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     7.503    plusOp__1[8]
    SLICE_X3Y109         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.587    15.009    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y109         FDRE (Setup_fdre_C_D)        0.031    15.280    count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  7.777    

Slack (MET) :             7.795ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.792ns (35.665%)  route 1.429ns (64.335%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.706     5.308    clk_in_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.826 r  count_reg[1]/Q
                         net (fo=6, routed)           0.706     6.532    count_reg_n_0_[1]
    SLICE_X3Y111         LUT6 (Prop_lut6_I2_O)        0.124     6.656 r  count[9]_i_2/O
                         net (fo=4, routed)           0.723     7.379    count[9]_i_2_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I1_O)        0.150     7.529 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     7.529    plusOp__1[9]
    SLICE_X3Y109         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.587    15.009    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[9]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y109         FDRE (Setup_fdre_C_D)        0.075    15.324    count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  7.795    

Slack (MET) :             7.945ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.766ns (37.833%)  route 1.259ns (62.167%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.706     5.308    clk_in_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.826 r  count_reg[1]/Q
                         net (fo=6, routed)           0.706     6.532    count_reg_n_0_[1]
    SLICE_X3Y111         LUT6 (Prop_lut6_I2_O)        0.124     6.656 r  count[9]_i_2/O
                         net (fo=4, routed)           0.553     7.209    count[9]_i_2_n_0
    SLICE_X3Y109         LUT2 (Prop_lut2_I0_O)        0.124     7.333 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     7.333    plusOp__1[6]
    SLICE_X3Y109         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.587    15.009    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y109         FDRE (Setup_fdre_C_D)        0.029    15.278    count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  7.945    

Slack (MET) :             7.997ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.760ns (37.648%)  route 1.259ns (62.352%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.706     5.308    clk_in_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.826 r  count_reg[1]/Q
                         net (fo=6, routed)           0.706     6.532    count_reg_n_0_[1]
    SLICE_X3Y111         LUT6 (Prop_lut6_I2_O)        0.124     6.656 r  count[9]_i_2/O
                         net (fo=4, routed)           0.553     7.209    count[9]_i_2_n_0
    SLICE_X3Y109         LUT3 (Prop_lut3_I0_O)        0.118     7.327 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     7.327    plusOp__1[7]
    SLICE_X3Y109         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.587    15.009    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y109         FDRE (Setup_fdre_C_D)        0.075    15.324    count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                  7.997    

Slack (MET) :             8.112ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.642ns (33.267%)  route 1.288ns (66.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.706     5.308    clk_in_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.826 r  count_reg[1]/Q
                         net (fo=6, routed)           1.288     7.114    count_reg_n_0_[1]
    SLICE_X2Y111         LUT2 (Prop_lut2_I1_O)        0.124     7.238 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.238    plusOp__1[1]
    SLICE_X2Y111         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.586    15.008    clk_in_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.300    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X2Y111         FDRE (Setup_fdre_C_D)        0.077    15.350    count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                          -7.238    
  -------------------------------------------------------------------
                         slack                                  8.112    

Slack (MET) :             8.127ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.668ns (34.155%)  route 1.288ns (65.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.706     5.308    clk_in_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.826 r  count_reg[1]/Q
                         net (fo=6, routed)           1.288     7.114    count_reg_n_0_[1]
    SLICE_X2Y111         LUT3 (Prop_lut3_I1_O)        0.150     7.264 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     7.264    plusOp__1[2]
    SLICE_X2Y111         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.586    15.008    clk_in_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.300    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X2Y111         FDRE (Setup_fdre_C_D)        0.118    15.391    count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.391    
                         arrival time                          -7.264    
  -------------------------------------------------------------------
                         slack                                  8.127    

Slack (MET) :             8.330ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.773ns (47.084%)  route 0.869ns (52.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.706     5.308    clk_in_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.478     5.786 r  count_reg[2]/Q
                         net (fo=5, routed)           0.869     6.655    count_reg_n_0_[2]
    SLICE_X3Y111         LUT4 (Prop_lut4_I2_O)        0.295     6.950 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     6.950    plusOp__1[3]
    SLICE_X3Y111         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.586    15.008    clk_in_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.278    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y111         FDRE (Setup_fdre_C_D)        0.029    15.280    count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -6.950    
  -------------------------------------------------------------------
                         slack                                  8.330    

Slack (MET) :             8.348ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.801ns (47.971%)  route 0.869ns (52.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.706     5.308    clk_in_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.478     5.786 r  count_reg[2]/Q
                         net (fo=5, routed)           0.869     6.655    count_reg_n_0_[2]
    SLICE_X3Y111         LUT5 (Prop_lut5_I0_O)        0.323     6.978 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     6.978    plusOp__1[4]
    SLICE_X3Y111         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.586    15.008    clk_in_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.278    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y111         FDRE (Setup_fdre_C_D)        0.075    15.326    count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                  8.348    

Slack (MET) :             8.631ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.642ns (47.821%)  route 0.701ns (52.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.706     5.308    clk_in_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.826 r  count_reg[1]/Q
                         net (fo=6, routed)           0.701     6.527    count_reg_n_0_[1]
    SLICE_X3Y111         LUT6 (Prop_lut6_I1_O)        0.124     6.651 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     6.651    plusOp__1[5]
    SLICE_X3Y111         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.586    15.008    clk_in_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.278    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y111         FDRE (Setup_fdre_C_D)        0.031    15.282    count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                  8.631    

Slack (MET) :             8.727ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.580ns (45.734%)  route 0.688ns (54.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.706     5.308    clk_in_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.456     5.764 f  count_reg[0]/Q
                         net (fo=7, routed)           0.688     6.453    count_reg_n_0_[0]
    SLICE_X3Y111         LUT1 (Prop_lut1_I0_O)        0.124     6.577 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.577    plusOp__1[0]
    SLICE_X3Y111         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.586    15.008    clk_in_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.300    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X3Y111         FDRE (Setup_fdre_C_D)        0.031    15.304    count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                  8.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.212ns (64.534%)  route 0.117ns (35.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.596     1.515    clk_in_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  count_reg[1]/Q
                         net (fo=6, routed)           0.117     1.796    count_reg_n_0_[1]
    SLICE_X3Y111         LUT5 (Prop_lut5_I2_O)        0.048     1.844 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.844    plusOp__1[4]
    SLICE_X3Y111         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.869     2.034    clk_in_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.505     1.528    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.107     1.635    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.914%)  route 0.173ns (48.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.596     1.515    clk_in_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  count_reg[0]/Q
                         net (fo=7, routed)           0.173     1.830    count_reg_n_0_[0]
    SLICE_X2Y111         LUT3 (Prop_lut3_I0_O)        0.046     1.876 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.876    plusOp__1[2]
    SLICE_X2Y111         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.869     2.034    clk_in_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.505     1.528    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.131     1.659    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.596     1.515    clk_in_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  count_reg[1]/Q
                         net (fo=6, routed)           0.117     1.796    count_reg_n_0_[1]
    SLICE_X3Y111         LUT4 (Prop_lut4_I0_O)        0.045     1.841 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.841    plusOp__1[3]
    SLICE_X3Y111         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.869     2.034    clk_in_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.505     1.528    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.091     1.619    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.780%)  route 0.173ns (48.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.596     1.515    clk_in_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  count_reg[0]/Q
                         net (fo=7, routed)           0.173     1.830    count_reg_n_0_[0]
    SLICE_X2Y111         LUT2 (Prop_lut2_I0_O)        0.045     1.875 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.875    plusOp__1[1]
    SLICE_X2Y111         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.869     2.034    clk_in_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.505     1.528    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.120     1.648    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  count_reg[6]/Q
                         net (fo=4, routed)           0.167     1.825    count_reg_n_0_[6]
    SLICE_X3Y109         LUT3 (Prop_lut3_I1_O)        0.042     1.867 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.867    plusOp__1[7]
    SLICE_X3Y109         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.870     2.035    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.107     1.623    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  count_reg[6]/Q
                         net (fo=4, routed)           0.169     1.827    count_reg_n_0_[6]
    SLICE_X3Y109         LUT5 (Prop_lut5_I2_O)        0.043     1.870 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.870    plusOp__1[9]
    SLICE_X3Y109         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.870     2.035    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.107     1.623    count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.336%)  route 0.156ns (45.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.596     1.515    clk_in_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  count_reg[3]/Q
                         net (fo=4, routed)           0.156     1.813    count_reg_n_0_[3]
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.858    plusOp__1[5]
    SLICE_X3Y111         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.869     2.034    clk_in_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.092     1.607    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  count_reg[6]/Q
                         net (fo=4, routed)           0.167     1.825    count_reg_n_0_[6]
    SLICE_X3Y109         LUT2 (Prop_lut2_I1_O)        0.045     1.870 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.870    plusOp__1[6]
    SLICE_X3Y109         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.870     2.035    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.091     1.607    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  count_reg[6]/Q
                         net (fo=4, routed)           0.169     1.827    count_reg_n_0_[6]
    SLICE_X3Y109         LUT4 (Prop_lut4_I0_O)        0.045     1.872 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.872    plusOp__1[8]
    SLICE_X3Y109         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.870     2.035    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.092     1.608    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.445%)  route 0.252ns (57.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.596     1.515    clk_in_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 f  count_reg[0]/Q
                         net (fo=7, routed)           0.252     1.909    count_reg_n_0_[0]
    SLICE_X3Y111         LUT1 (Prop_lut1_I0_O)        0.045     1.954 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.954    plusOp__1[0]
    SLICE_X3Y111         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.869     2.034    clk_in_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.092     1.607    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.346    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y111     count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y111     count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y111     count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y111     count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y111     count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y111     count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y109     count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y109     count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y111     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y111     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y111     count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y111     count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y111     count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y111     count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y111     count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y111     count_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y111     count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y111     count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y111     count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y111     count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y111     count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y111     count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y111     count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y111     count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.206ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.570ns  (logic 8.875ns (60.915%)  route 5.695ns (39.085%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 29.869 - 24.938 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.632     5.236    vga_driver/CLK
    SLICE_X11Y108        FDRE                                         r  vga_driver/pixel_col_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.456     5.692 r  vga_driver/pixel_col_reg[10]/Q
                         net (fo=7, routed)           0.982     6.674    vga_driver/pixel_col_reg[10]_0[10]
    SLICE_X12Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.798 r  vga_driver/i__carry__0_i_3__7/O
                         net (fo=1, routed)           0.000     6.798    add_bb/i__carry__1_i_1__0_1[0]
    SLICE_X12Y109        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     7.290 r  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          1.189     8.479    add_bb/leqOp_inferred__5/i__carry__0_n_2
    SLICE_X12Y105        LUT3 (Prop_lut3_I2_O)        0.358     8.837 r  add_bb/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.837    add_bb/i__carry_i_4__7_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.308 r  add_bb/_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.308    add_bb/_inferred__12/i__carry_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  add_bb/_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.425    add_bb/_inferred__12/i__carry__0_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.748 r  add_bb/_inferred__12/i__carry__1/O[1]
                         net (fo=2, routed)           0.747    10.495    add_bb/_inferred__12/i__carry__1_n_6
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    14.713 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    14.715    add_bb/multOp_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    16.233 f  add_bb/plusOp/P[16]
                         net (fo=1, routed)           1.032    17.266    add_bb/plusOp_n_89
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    17.390 r  add_bb/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    17.390    add_bb/ltOp_carry__0_i_3_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.940 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.884    18.823    add_bb/ltOp
    SLICE_X13Y109        LUT3 (Prop_lut3_I1_O)        0.124    18.947 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           0.859    19.806    vga_driver/green_out_reg[3]_0
    SLICE_X14Y114        FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.506    29.869    vga_driver/CLK
    SLICE_X14Y114        FDRE                                         r  vga_driver/green_out_reg[3]/C
                         clock pessimism              0.257    30.127    
                         clock uncertainty           -0.084    30.043    
    SLICE_X14Y114        FDRE (Setup_fdre_C_D)       -0.031    30.012    vga_driver/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.012    
                         arrival time                         -19.806    
  -------------------------------------------------------------------
                         slack                                 10.206    

Slack (MET) :             10.381ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.380ns  (logic 8.875ns (61.717%)  route 5.505ns (38.283%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 29.869 - 24.938 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.632     5.236    vga_driver/CLK
    SLICE_X11Y108        FDRE                                         r  vga_driver/pixel_col_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.456     5.692 r  vga_driver/pixel_col_reg[10]/Q
                         net (fo=7, routed)           0.982     6.674    vga_driver/pixel_col_reg[10]_0[10]
    SLICE_X12Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.798 r  vga_driver/i__carry__0_i_3__7/O
                         net (fo=1, routed)           0.000     6.798    add_bb/i__carry__1_i_1__0_1[0]
    SLICE_X12Y109        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     7.290 r  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          1.189     8.479    add_bb/leqOp_inferred__5/i__carry__0_n_2
    SLICE_X12Y105        LUT3 (Prop_lut3_I2_O)        0.358     8.837 r  add_bb/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.837    add_bb/i__carry_i_4__7_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.308 r  add_bb/_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.308    add_bb/_inferred__12/i__carry_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  add_bb/_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.425    add_bb/_inferred__12/i__carry__0_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.748 r  add_bb/_inferred__12/i__carry__1/O[1]
                         net (fo=2, routed)           0.747    10.495    add_bb/_inferred__12/i__carry__1_n_6
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    14.713 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    14.715    add_bb/multOp_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    16.233 f  add_bb/plusOp/P[16]
                         net (fo=1, routed)           1.032    17.266    add_bb/plusOp_n_89
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    17.390 r  add_bb/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    17.390    add_bb/ltOp_carry__0_i_3_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.940 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.884    18.823    add_bb/ltOp
    SLICE_X13Y109        LUT3 (Prop_lut3_I1_O)        0.124    18.947 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           0.669    19.617    vga_driver/green_out_reg[3]_0
    SLICE_X14Y114        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.506    29.869    vga_driver/CLK
    SLICE_X14Y114        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
                         clock pessimism              0.257    30.127    
                         clock uncertainty           -0.084    30.043    
    SLICE_X14Y114        FDRE (Setup_fdre_C_D)       -0.045    29.998    vga_driver/green_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         29.998    
                         arrival time                         -19.617    
  -------------------------------------------------------------------
                         slack                                 10.381    

Slack (MET) :             19.805ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 0.890ns (19.855%)  route 3.592ns (80.145%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 29.873 - 24.938 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.631     5.235    vga_driver/CLK
    SLICE_X10Y109        FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDRE (Prop_fdre_C_Q)         0.518     5.753 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=10, routed)          1.172     6.925    vga_driver/h_cnt_reg[1]
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.124     7.049 f  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.665     7.715    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.965     8.803    vga_driver/eqOp
    SLICE_X15Y107        LUT5 (Prop_lut5_I0_O)        0.124     8.927 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.790     9.718    vga_driver/v_cnt0
    SLICE_X14Y107        FDRE                                         r  vga_driver/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.510    29.873    vga_driver/CLK
    SLICE_X14Y107        FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.257    30.131    
                         clock uncertainty           -0.084    30.047    
    SLICE_X14Y107        FDRE (Setup_fdre_C_R)       -0.524    29.523    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         29.523    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                 19.805    

Slack (MET) :             19.805ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 0.890ns (19.855%)  route 3.592ns (80.145%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 29.873 - 24.938 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.631     5.235    vga_driver/CLK
    SLICE_X10Y109        FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDRE (Prop_fdre_C_Q)         0.518     5.753 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=10, routed)          1.172     6.925    vga_driver/h_cnt_reg[1]
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.124     7.049 f  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.665     7.715    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.965     8.803    vga_driver/eqOp
    SLICE_X15Y107        LUT5 (Prop_lut5_I0_O)        0.124     8.927 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.790     9.718    vga_driver/v_cnt0
    SLICE_X14Y107        FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.510    29.873    vga_driver/CLK
    SLICE_X14Y107        FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.257    30.131    
                         clock uncertainty           -0.084    30.047    
    SLICE_X14Y107        FDRE (Setup_fdre_C_R)       -0.524    29.523    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         29.523    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                 19.805    

Slack (MET) :             19.805ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 0.890ns (19.855%)  route 3.592ns (80.145%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 29.873 - 24.938 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.631     5.235    vga_driver/CLK
    SLICE_X10Y109        FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDRE (Prop_fdre_C_Q)         0.518     5.753 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=10, routed)          1.172     6.925    vga_driver/h_cnt_reg[1]
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.124     7.049 f  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.665     7.715    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.965     8.803    vga_driver/eqOp
    SLICE_X15Y107        LUT5 (Prop_lut5_I0_O)        0.124     8.927 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.790     9.718    vga_driver/v_cnt0
    SLICE_X14Y107        FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.510    29.873    vga_driver/CLK
    SLICE_X14Y107        FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.257    30.131    
                         clock uncertainty           -0.084    30.047    
    SLICE_X14Y107        FDRE (Setup_fdre_C_R)       -0.524    29.523    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         29.523    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                 19.805    

Slack (MET) :             20.057ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.890ns (21.035%)  route 3.341ns (78.965%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 29.874 - 24.938 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.631     5.235    vga_driver/CLK
    SLICE_X10Y109        FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDRE (Prop_fdre_C_Q)         0.518     5.753 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=10, routed)          1.172     6.925    vga_driver/h_cnt_reg[1]
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.124     7.049 f  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.665     7.715    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.965     8.803    vga_driver/eqOp
    SLICE_X15Y107        LUT5 (Prop_lut5_I0_O)        0.124     8.927 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.539     9.466    vga_driver/v_cnt0
    SLICE_X14Y105        FDRE                                         r  vga_driver/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.511    29.874    vga_driver/CLK
    SLICE_X14Y105        FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism              0.257    30.132    
                         clock uncertainty           -0.084    30.048    
    SLICE_X14Y105        FDRE (Setup_fdre_C_R)       -0.524    29.524    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         29.524    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                 20.057    

Slack (MET) :             20.057ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.890ns (21.035%)  route 3.341ns (78.965%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 29.874 - 24.938 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.631     5.235    vga_driver/CLK
    SLICE_X10Y109        FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDRE (Prop_fdre_C_Q)         0.518     5.753 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=10, routed)          1.172     6.925    vga_driver/h_cnt_reg[1]
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.124     7.049 f  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.665     7.715    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.965     8.803    vga_driver/eqOp
    SLICE_X15Y107        LUT5 (Prop_lut5_I0_O)        0.124     8.927 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.539     9.466    vga_driver/v_cnt0
    SLICE_X14Y105        FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.511    29.874    vga_driver/CLK
    SLICE_X14Y105        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.257    30.132    
                         clock uncertainty           -0.084    30.048    
    SLICE_X14Y105        FDRE (Setup_fdre_C_R)       -0.524    29.524    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.524    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                 20.057    

Slack (MET) :             20.057ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.890ns (21.035%)  route 3.341ns (78.965%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 29.874 - 24.938 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.631     5.235    vga_driver/CLK
    SLICE_X10Y109        FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDRE (Prop_fdre_C_Q)         0.518     5.753 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=10, routed)          1.172     6.925    vga_driver/h_cnt_reg[1]
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.124     7.049 f  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.665     7.715    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.965     8.803    vga_driver/eqOp
    SLICE_X15Y107        LUT5 (Prop_lut5_I0_O)        0.124     8.927 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.539     9.466    vga_driver/v_cnt0
    SLICE_X14Y105        FDRE                                         r  vga_driver/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.511    29.874    vga_driver/CLK
    SLICE_X14Y105        FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism              0.257    30.132    
                         clock uncertainty           -0.084    30.048    
    SLICE_X14Y105        FDRE (Setup_fdre_C_R)       -0.524    29.524    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         29.524    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                 20.057    

Slack (MET) :             20.057ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.890ns (21.035%)  route 3.341ns (78.965%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 29.874 - 24.938 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.631     5.235    vga_driver/CLK
    SLICE_X10Y109        FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDRE (Prop_fdre_C_Q)         0.518     5.753 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=10, routed)          1.172     6.925    vga_driver/h_cnt_reg[1]
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.124     7.049 f  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.665     7.715    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.965     8.803    vga_driver/eqOp
    SLICE_X15Y107        LUT5 (Prop_lut5_I0_O)        0.124     8.927 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.539     9.466    vga_driver/v_cnt0
    SLICE_X14Y105        FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.511    29.874    vga_driver/CLK
    SLICE_X14Y105        FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.257    30.132    
                         clock uncertainty           -0.084    30.048    
    SLICE_X14Y105        FDRE (Setup_fdre_C_R)       -0.524    29.524    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         29.524    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                 20.057    

Slack (MET) :             20.057ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.890ns (21.035%)  route 3.341ns (78.965%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 29.874 - 24.938 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.631     5.235    vga_driver/CLK
    SLICE_X10Y109        FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDRE (Prop_fdre_C_Q)         0.518     5.753 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=10, routed)          1.172     6.925    vga_driver/h_cnt_reg[1]
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.124     7.049 f  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.665     7.715    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.965     8.803    vga_driver/eqOp
    SLICE_X15Y107        LUT5 (Prop_lut5_I0_O)        0.124     8.927 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.539     9.466    vga_driver/v_cnt0
    SLICE_X14Y105        FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.511    29.874    vga_driver/CLK
    SLICE_X14Y105        FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.257    30.132    
                         clock uncertainty           -0.084    30.048    
    SLICE_X14Y105        FDRE (Setup_fdre_C_R)       -0.524    29.524    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         29.524    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                 20.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.569     1.490    vga_driver/CLK
    SLICE_X11Y110        FDRE                                         r  vga_driver/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141     1.631 r  vga_driver/h_cnt_reg[5]/Q
                         net (fo=12, routed)          0.122     1.754    vga_driver/h_cnt_reg[5]
    SLICE_X10Y110        LUT3 (Prop_lut3_I1_O)        0.045     1.799 r  vga_driver/h_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.799    vga_driver/h_cnt[6]_i_1_n_0
    SLICE_X10Y110        FDRE                                         r  vga_driver/h_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.840     2.007    vga_driver/CLK
    SLICE_X10Y110        FDRE                                         r  vga_driver/h_cnt_reg[6]/C
                         clock pessimism             -0.503     1.503    
    SLICE_X10Y110        FDRE (Hold_fdre_C_D)         0.120     1.623    vga_driver/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.570     1.491    vga_driver/CLK
    SLICE_X15Y107        FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_fdre_C_Q)         0.141     1.632 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.133     1.765    vga_driver/v_cnt_reg[0]
    SLICE_X14Y107        LUT4 (Prop_lut4_I3_O)        0.048     1.813 r  vga_driver/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.813    vga_driver/v_cnt[3]_i_1_n_0
    SLICE_X14Y107        FDRE                                         r  vga_driver/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.840     2.008    vga_driver/CLK
    SLICE_X14Y107        FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism             -0.503     1.504    
    SLICE_X14Y107        FDRE (Hold_fdre_C_D)         0.131     1.635    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.570     1.491    vga_driver/CLK
    SLICE_X15Y107        FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_fdre_C_Q)         0.141     1.632 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.133     1.765    vga_driver/v_cnt_reg[0]
    SLICE_X14Y107        LUT3 (Prop_lut3_I2_O)        0.045     1.810 r  vga_driver/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.810    vga_driver/plusOp__0[2]
    SLICE_X14Y107        FDRE                                         r  vga_driver/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.840     2.008    vga_driver/CLK
    SLICE_X14Y107        FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism             -0.503     1.504    
    SLICE_X14Y107        FDRE (Hold_fdre_C_D)         0.120     1.624    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.570     1.491    vga_driver/CLK
    SLICE_X15Y107        FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_fdre_C_Q)         0.141     1.632 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.137     1.769    vga_driver/v_cnt_reg[0]
    SLICE_X14Y107        LUT5 (Prop_lut5_I2_O)        0.045     1.814 r  vga_driver/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.814    vga_driver/v_cnt[4]_i_1_n_0
    SLICE_X14Y107        FDRE                                         r  vga_driver/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.840     2.008    vga_driver/CLK
    SLICE_X14Y107        FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism             -0.503     1.504    
    SLICE_X14Y107        FDRE (Hold_fdre_C_D)         0.121     1.625    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.473%)  route 0.155ns (42.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.571     1.492    vga_driver/CLK
    SLICE_X14Y105        FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDRE (Prop_fdre_C_Q)         0.164     1.656 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=9, routed)           0.155     1.811    vga_driver/v_cnt_reg[6]
    SLICE_X14Y106        LUT6 (Prop_lut6_I4_O)        0.045     1.856 r  vga_driver/v_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.856    vga_driver/plusOp__0[9]
    SLICE_X14Y106        FDRE                                         r  vga_driver/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.841     2.009    vga_driver/CLK
    SLICE_X14Y106        FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X14Y106        FDRE (Hold_fdre_C_D)         0.120     1.628    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.852%)  route 0.159ns (43.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.570     1.491    vga_driver/CLK
    SLICE_X14Y107        FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.164     1.655 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=7, routed)           0.159     1.814    vga_driver/v_cnt_reg[4]
    SLICE_X14Y105        LUT6 (Prop_lut6_I5_O)        0.045     1.859 r  vga_driver/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.859    vga_driver/plusOp__0[5]
    SLICE_X14Y105        FDRE                                         r  vga_driver/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.841     2.009    vga_driver/CLK
    SLICE_X14Y105        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X14Y105        FDRE (Hold_fdre_C_D)         0.121     1.629    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.952%)  route 0.164ns (50.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.569     1.490    vga_driver/CLK
    SLICE_X10Y110        FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.164     1.654 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=10, routed)          0.164     1.819    vga_driver/h_cnt_reg[6]
    SLICE_X11Y108        FDRE                                         r  vga_driver/pixel_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.840     2.008    vga_driver/CLK
    SLICE_X11Y108        FDRE                                         r  vga_driver/pixel_col_reg[6]/C
                         clock pessimism             -0.500     1.507    
    SLICE_X11Y108        FDRE (Hold_fdre_C_D)         0.072     1.579    vga_driver/pixel_col_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.393%)  route 0.162ns (43.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.569     1.490    vga_driver/CLK
    SLICE_X12Y110        FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDRE (Prop_fdre_C_Q)         0.164     1.654 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           0.162     1.816    vga_driver/h_cnt_reg[9]
    SLICE_X12Y110        LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  vga_driver/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.861    vga_driver/plusOp[9]
    SLICE_X12Y110        FDRE                                         r  vga_driver/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.840     2.007    vga_driver/CLK
    SLICE_X12Y110        FDRE                                         r  vga_driver/h_cnt_reg[9]/C
                         clock pessimism             -0.516     1.490    
    SLICE_X12Y110        FDRE (Hold_fdre_C_D)         0.121     1.611    vga_driver/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.379%)  route 0.149ns (41.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.570     1.491    vga_driver/CLK
    SLICE_X10Y109        FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDRE (Prop_fdre_C_Q)         0.164     1.655 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           0.149     1.804    vga_driver/h_cnt_reg[4]
    SLICE_X11Y110        LUT6 (Prop_lut6_I5_O)        0.045     1.849 r  vga_driver/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.849    vga_driver/plusOp[5]
    SLICE_X11Y110        FDRE                                         r  vga_driver/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.840     2.007    vga_driver/CLK
    SLICE_X11Y110        FDRE                                         r  vga_driver/h_cnt_reg[5]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X11Y110        FDRE (Hold_fdre_C_D)         0.091     1.597    vga_driver/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.206%)  route 0.156ns (48.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.570     1.491    vga_driver/CLK
    SLICE_X10Y109        FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDRE (Prop_fdre_C_Q)         0.164     1.655 r  vga_driver/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.156     1.812    vga_driver/h_cnt_reg[2]
    SLICE_X10Y108        FDRE                                         r  vga_driver/pixel_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.840     2.008    vga_driver/CLK
    SLICE_X10Y108        FDRE                                         r  vga_driver/pixel_col_reg[2]/C
                         clock pessimism             -0.500     1.507    
    SLICE_X10Y108        FDRE (Hold_fdre_C_D)         0.052     1.559    vga_driver/pixel_col_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.469 }
Period(ns):         24.938
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         24.938      22.783     BUFGCTRL_X0Y1    clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         24.938      23.689     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X14Y114    vga_driver/green_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X14Y114    vga_driver/green_out_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X10Y110    vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X12Y110    vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X10Y109    vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X10Y109    vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X10Y109    vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X10Y109    vga_driver/h_cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.938      188.422    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y114    vga_driver/green_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y114    vga_driver/green_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y114    vga_driver/green_out_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y114    vga_driver/green_out_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X10Y110    vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X10Y110    vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y110    vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y110    vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X10Y109    vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X10Y109    vga_driver/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y114    vga_driver/green_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y114    vga_driver/green_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y114    vga_driver/green_out_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X14Y114    vga_driver/green_out_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X10Y110    vga_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X10Y110    vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y110    vga_driver/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y110    vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X10Y109    vga_driver/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X10Y109    vga_driver/h_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           221 Endpoints
Min Delay           221 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc/data_2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hitcount_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.166ns  (logic 3.805ns (37.429%)  route 6.361ns (62.571%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE                         0.000     0.000 r  adc/data_2_reg[5]/C
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[5]/Q
                         net (fo=3, routed)           0.866     1.494    adc/R[5]
    SLICE_X6Y106         LUT3 (Prop_lut3_I2_O)        0.124     1.618 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.618    adc/i__carry_i_18__0_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.151 r  adc/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.151    adc/i__carry_i_10__0_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.474 r  adc/i__carry_i_9/O[1]
                         net (fo=6, routed)           0.931     3.405    add_bb/i__carry_i_9__0[1]
    SLICE_X9Y107         LUT2 (Prop_lut2_I0_O)        0.306     3.711 r  add_bb/i__carry_i_14__0/O
                         net (fo=1, routed)           0.000     3.711    adc/i__carry_i_6__0[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.291 r  adc/i__carry_i_9__0/O[2]
                         net (fo=4, routed)           1.149     5.440    add_bb/plusOp4[6]
    SLICE_X13Y106        LUT6 (Prop_lut6_I5_O)        0.302     5.742 r  add_bb/i__carry_i_1__0/O
                         net (fo=1, routed)           0.498     6.240    add_bb/i__carry_i_1__0_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.636 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.636    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.793 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.878     7.671    add_bb/leqOp_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I2_O)        0.332     8.003 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.543     8.546    add_bb/ball_y_motion1
    SLICE_X12Y103        LUT3 (Prop_lut3_I2_O)        0.124     8.670 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.495    10.166    add_bb/hitcount
    SLICE_X2Y104         FDRE                                         r  add_bb/hitcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hitcount_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.166ns  (logic 3.805ns (37.429%)  route 6.361ns (62.571%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE                         0.000     0.000 r  adc/data_2_reg[5]/C
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[5]/Q
                         net (fo=3, routed)           0.866     1.494    adc/R[5]
    SLICE_X6Y106         LUT3 (Prop_lut3_I2_O)        0.124     1.618 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.618    adc/i__carry_i_18__0_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.151 r  adc/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.151    adc/i__carry_i_10__0_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.474 r  adc/i__carry_i_9/O[1]
                         net (fo=6, routed)           0.931     3.405    add_bb/i__carry_i_9__0[1]
    SLICE_X9Y107         LUT2 (Prop_lut2_I0_O)        0.306     3.711 r  add_bb/i__carry_i_14__0/O
                         net (fo=1, routed)           0.000     3.711    adc/i__carry_i_6__0[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.291 r  adc/i__carry_i_9__0/O[2]
                         net (fo=4, routed)           1.149     5.440    add_bb/plusOp4[6]
    SLICE_X13Y106        LUT6 (Prop_lut6_I5_O)        0.302     5.742 r  add_bb/i__carry_i_1__0/O
                         net (fo=1, routed)           0.498     6.240    add_bb/i__carry_i_1__0_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.636 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.636    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.793 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.878     7.671    add_bb/leqOp_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I2_O)        0.332     8.003 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.543     8.546    add_bb/ball_y_motion1
    SLICE_X12Y103        LUT3 (Prop_lut3_I2_O)        0.124     8.670 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.495    10.166    add_bb/hitcount
    SLICE_X2Y104         FDRE                                         r  add_bb/hitcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hitcount_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.166ns  (logic 3.805ns (37.429%)  route 6.361ns (62.571%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE                         0.000     0.000 r  adc/data_2_reg[5]/C
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[5]/Q
                         net (fo=3, routed)           0.866     1.494    adc/R[5]
    SLICE_X6Y106         LUT3 (Prop_lut3_I2_O)        0.124     1.618 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.618    adc/i__carry_i_18__0_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.151 r  adc/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.151    adc/i__carry_i_10__0_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.474 r  adc/i__carry_i_9/O[1]
                         net (fo=6, routed)           0.931     3.405    add_bb/i__carry_i_9__0[1]
    SLICE_X9Y107         LUT2 (Prop_lut2_I0_O)        0.306     3.711 r  add_bb/i__carry_i_14__0/O
                         net (fo=1, routed)           0.000     3.711    adc/i__carry_i_6__0[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.291 r  adc/i__carry_i_9__0/O[2]
                         net (fo=4, routed)           1.149     5.440    add_bb/plusOp4[6]
    SLICE_X13Y106        LUT6 (Prop_lut6_I5_O)        0.302     5.742 r  add_bb/i__carry_i_1__0/O
                         net (fo=1, routed)           0.498     6.240    add_bb/i__carry_i_1__0_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.636 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.636    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.793 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.878     7.671    add_bb/leqOp_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I2_O)        0.332     8.003 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.543     8.546    add_bb/ball_y_motion1
    SLICE_X12Y103        LUT3 (Prop_lut3_I2_O)        0.124     8.670 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.495    10.166    add_bb/hitcount
    SLICE_X2Y104         FDRE                                         r  add_bb/hitcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hitcount_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.166ns  (logic 3.805ns (37.429%)  route 6.361ns (62.571%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE                         0.000     0.000 r  adc/data_2_reg[5]/C
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[5]/Q
                         net (fo=3, routed)           0.866     1.494    adc/R[5]
    SLICE_X6Y106         LUT3 (Prop_lut3_I2_O)        0.124     1.618 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.618    adc/i__carry_i_18__0_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.151 r  adc/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.151    adc/i__carry_i_10__0_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.474 r  adc/i__carry_i_9/O[1]
                         net (fo=6, routed)           0.931     3.405    add_bb/i__carry_i_9__0[1]
    SLICE_X9Y107         LUT2 (Prop_lut2_I0_O)        0.306     3.711 r  add_bb/i__carry_i_14__0/O
                         net (fo=1, routed)           0.000     3.711    adc/i__carry_i_6__0[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.291 r  adc/i__carry_i_9__0/O[2]
                         net (fo=4, routed)           1.149     5.440    add_bb/plusOp4[6]
    SLICE_X13Y106        LUT6 (Prop_lut6_I5_O)        0.302     5.742 r  add_bb/i__carry_i_1__0/O
                         net (fo=1, routed)           0.498     6.240    add_bb/i__carry_i_1__0_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.636 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.636    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.793 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.878     7.671    add_bb/leqOp_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I2_O)        0.332     8.003 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.543     8.546    add_bb/ball_y_motion1
    SLICE_X12Y103        LUT3 (Prop_lut3_I2_O)        0.124     8.670 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.495    10.166    add_bb/hitcount
    SLICE_X2Y104         FDRE                                         r  add_bb/hitcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hitcount_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.157ns  (logic 3.805ns (37.462%)  route 6.352ns (62.538%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE                         0.000     0.000 r  adc/data_2_reg[5]/C
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[5]/Q
                         net (fo=3, routed)           0.866     1.494    adc/R[5]
    SLICE_X6Y106         LUT3 (Prop_lut3_I2_O)        0.124     1.618 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.618    adc/i__carry_i_18__0_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.151 r  adc/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.151    adc/i__carry_i_10__0_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.474 r  adc/i__carry_i_9/O[1]
                         net (fo=6, routed)           0.931     3.405    add_bb/i__carry_i_9__0[1]
    SLICE_X9Y107         LUT2 (Prop_lut2_I0_O)        0.306     3.711 r  add_bb/i__carry_i_14__0/O
                         net (fo=1, routed)           0.000     3.711    adc/i__carry_i_6__0[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.291 r  adc/i__carry_i_9__0/O[2]
                         net (fo=4, routed)           1.149     5.440    add_bb/plusOp4[6]
    SLICE_X13Y106        LUT6 (Prop_lut6_I5_O)        0.302     5.742 r  add_bb/i__carry_i_1__0/O
                         net (fo=1, routed)           0.498     6.240    add_bb/i__carry_i_1__0_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.636 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.636    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.793 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.878     7.671    add_bb/leqOp_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I2_O)        0.332     8.003 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.543     8.546    add_bb/ball_y_motion1
    SLICE_X12Y103        LUT3 (Prop_lut3_I2_O)        0.124     8.670 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.486    10.157    add_bb/hitcount
    SLICE_X2Y106         FDRE                                         r  add_bb/hitcount_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hitcount_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.157ns  (logic 3.805ns (37.462%)  route 6.352ns (62.538%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE                         0.000     0.000 r  adc/data_2_reg[5]/C
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[5]/Q
                         net (fo=3, routed)           0.866     1.494    adc/R[5]
    SLICE_X6Y106         LUT3 (Prop_lut3_I2_O)        0.124     1.618 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.618    adc/i__carry_i_18__0_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.151 r  adc/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.151    adc/i__carry_i_10__0_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.474 r  adc/i__carry_i_9/O[1]
                         net (fo=6, routed)           0.931     3.405    add_bb/i__carry_i_9__0[1]
    SLICE_X9Y107         LUT2 (Prop_lut2_I0_O)        0.306     3.711 r  add_bb/i__carry_i_14__0/O
                         net (fo=1, routed)           0.000     3.711    adc/i__carry_i_6__0[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.291 r  adc/i__carry_i_9__0/O[2]
                         net (fo=4, routed)           1.149     5.440    add_bb/plusOp4[6]
    SLICE_X13Y106        LUT6 (Prop_lut6_I5_O)        0.302     5.742 r  add_bb/i__carry_i_1__0/O
                         net (fo=1, routed)           0.498     6.240    add_bb/i__carry_i_1__0_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.636 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.636    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.793 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.878     7.671    add_bb/leqOp_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I2_O)        0.332     8.003 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.543     8.546    add_bb/ball_y_motion1
    SLICE_X12Y103        LUT3 (Prop_lut3_I2_O)        0.124     8.670 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.486    10.157    add_bb/hitcount
    SLICE_X2Y106         FDRE                                         r  add_bb/hitcount_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hitcount_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.157ns  (logic 3.805ns (37.462%)  route 6.352ns (62.538%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE                         0.000     0.000 r  adc/data_2_reg[5]/C
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[5]/Q
                         net (fo=3, routed)           0.866     1.494    adc/R[5]
    SLICE_X6Y106         LUT3 (Prop_lut3_I2_O)        0.124     1.618 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.618    adc/i__carry_i_18__0_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.151 r  adc/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.151    adc/i__carry_i_10__0_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.474 r  adc/i__carry_i_9/O[1]
                         net (fo=6, routed)           0.931     3.405    add_bb/i__carry_i_9__0[1]
    SLICE_X9Y107         LUT2 (Prop_lut2_I0_O)        0.306     3.711 r  add_bb/i__carry_i_14__0/O
                         net (fo=1, routed)           0.000     3.711    adc/i__carry_i_6__0[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.291 r  adc/i__carry_i_9__0/O[2]
                         net (fo=4, routed)           1.149     5.440    add_bb/plusOp4[6]
    SLICE_X13Y106        LUT6 (Prop_lut6_I5_O)        0.302     5.742 r  add_bb/i__carry_i_1__0/O
                         net (fo=1, routed)           0.498     6.240    add_bb/i__carry_i_1__0_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.636 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.636    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.793 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.878     7.671    add_bb/leqOp_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I2_O)        0.332     8.003 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.543     8.546    add_bb/ball_y_motion1
    SLICE_X12Y103        LUT3 (Prop_lut3_I2_O)        0.124     8.670 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.486    10.157    add_bb/hitcount
    SLICE_X2Y106         FDRE                                         r  add_bb/hitcount_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hitcount_reg[15]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.157ns  (logic 3.805ns (37.462%)  route 6.352ns (62.538%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE                         0.000     0.000 r  adc/data_2_reg[5]/C
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[5]/Q
                         net (fo=3, routed)           0.866     1.494    adc/R[5]
    SLICE_X6Y106         LUT3 (Prop_lut3_I2_O)        0.124     1.618 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.618    adc/i__carry_i_18__0_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.151 r  adc/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.151    adc/i__carry_i_10__0_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.474 r  adc/i__carry_i_9/O[1]
                         net (fo=6, routed)           0.931     3.405    add_bb/i__carry_i_9__0[1]
    SLICE_X9Y107         LUT2 (Prop_lut2_I0_O)        0.306     3.711 r  add_bb/i__carry_i_14__0/O
                         net (fo=1, routed)           0.000     3.711    adc/i__carry_i_6__0[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.291 r  adc/i__carry_i_9__0/O[2]
                         net (fo=4, routed)           1.149     5.440    add_bb/plusOp4[6]
    SLICE_X13Y106        LUT6 (Prop_lut6_I5_O)        0.302     5.742 r  add_bb/i__carry_i_1__0/O
                         net (fo=1, routed)           0.498     6.240    add_bb/i__carry_i_1__0_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.636 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.636    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.793 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.878     7.671    add_bb/leqOp_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I2_O)        0.332     8.003 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.543     8.546    add_bb/ball_y_motion1
    SLICE_X12Y103        LUT3 (Prop_lut3_I2_O)        0.124     8.670 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.486    10.157    add_bb/hitcount
    SLICE_X2Y106         FDRE                                         r  add_bb/hitcount_reg[15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hitcount_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.996ns  (logic 3.805ns (38.064%)  route 6.191ns (61.936%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE                         0.000     0.000 r  adc/data_2_reg[5]/C
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[5]/Q
                         net (fo=3, routed)           0.866     1.494    adc/R[5]
    SLICE_X6Y106         LUT3 (Prop_lut3_I2_O)        0.124     1.618 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.618    adc/i__carry_i_18__0_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.151 r  adc/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.151    adc/i__carry_i_10__0_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.474 r  adc/i__carry_i_9/O[1]
                         net (fo=6, routed)           0.931     3.405    add_bb/i__carry_i_9__0[1]
    SLICE_X9Y107         LUT2 (Prop_lut2_I0_O)        0.306     3.711 r  add_bb/i__carry_i_14__0/O
                         net (fo=1, routed)           0.000     3.711    adc/i__carry_i_6__0[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.291 r  adc/i__carry_i_9__0/O[2]
                         net (fo=4, routed)           1.149     5.440    add_bb/plusOp4[6]
    SLICE_X13Y106        LUT6 (Prop_lut6_I5_O)        0.302     5.742 r  add_bb/i__carry_i_1__0/O
                         net (fo=1, routed)           0.498     6.240    add_bb/i__carry_i_1__0_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.636 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.636    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.793 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.878     7.671    add_bb/leqOp_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I2_O)        0.332     8.003 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.543     8.546    add_bb/ball_y_motion1
    SLICE_X12Y103        LUT3 (Prop_lut3_I2_O)        0.124     8.670 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.326     9.996    add_bb/hitcount
    SLICE_X2Y105         FDRE                                         r  add_bb/hitcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hitcount_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.996ns  (logic 3.805ns (38.064%)  route 6.191ns (61.936%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE                         0.000     0.000 r  adc/data_2_reg[5]/C
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[5]/Q
                         net (fo=3, routed)           0.866     1.494    adc/R[5]
    SLICE_X6Y106         LUT3 (Prop_lut3_I2_O)        0.124     1.618 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.618    adc/i__carry_i_18__0_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.151 r  adc/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.151    adc/i__carry_i_10__0_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.474 r  adc/i__carry_i_9/O[1]
                         net (fo=6, routed)           0.931     3.405    add_bb/i__carry_i_9__0[1]
    SLICE_X9Y107         LUT2 (Prop_lut2_I0_O)        0.306     3.711 r  add_bb/i__carry_i_14__0/O
                         net (fo=1, routed)           0.000     3.711    adc/i__carry_i_6__0[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.291 r  adc/i__carry_i_9__0/O[2]
                         net (fo=4, routed)           1.149     5.440    add_bb/plusOp4[6]
    SLICE_X13Y106        LUT6 (Prop_lut6_I5_O)        0.302     5.742 r  add_bb/i__carry_i_1__0/O
                         net (fo=1, routed)           0.498     6.240    add_bb/i__carry_i_1__0_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.636 r  add_bb/leqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.636    add_bb/leqOp_inferred__1/i__carry_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.793 f  add_bb/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.878     7.671    add_bb/leqOp_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I2_O)        0.332     8.003 f  add_bb/hits[15]_i_1/O
                         net (fo=47, routed)          0.543     8.546    add_bb/ball_y_motion1
    SLICE_X12Y103        LUT3 (Prop_lut3_I2_O)        0.124     8.670 r  add_bb/bat_w[0]_i_1/O
                         net (fo=28, routed)          1.326     9.996    add_bb/hitcount
    SLICE_X2Y105         FDRE                                         r  add_bb/hitcount_reg[11]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/hitcount_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hits_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.164ns (72.566%)  route 0.062ns (27.434%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE                         0.000     0.000 r  add_bb/hitcount_reg[10]/C
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  add_bb/hitcount_reg[10]/Q
                         net (fo=2, routed)           0.062     0.226    add_bb/hitcount_reg[10]
    SLICE_X3Y105         FDRE                                         r  add_bb/hits_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/pdata2_reg[2]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.195ns (77.721%)  route 0.056ns (22.279%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE                         0.000     0.000 r  adc/pdata2_reg[0]/C
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  adc/pdata2_reg[0]/Q
                         net (fo=1, routed)           0.056     0.251    adc/pdata2_reg_n_0_[0]
    SLICE_X6Y109         SRL16E                                       r  adc/pdata2_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/hitcount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hits_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.164ns (58.984%)  route 0.114ns (41.016%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE                         0.000     0.000 r  add_bb/hitcount_reg[4]/C
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  add_bb/hitcount_reg[4]/Q
                         net (fo=2, routed)           0.114     0.278    add_bb/hitcount_reg[4]
    SLICE_X3Y104         FDRE                                         r  add_bb/hits_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/hitcount_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hits_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE                         0.000     0.000 r  add_bb/hitcount_reg[8]/C
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  add_bb/hitcount_reg[8]/Q
                         net (fo=2, routed)           0.122     0.286    add_bb/hitcount_reg[8]
    SLICE_X3Y104         FDRE                                         r  add_bb/hits_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/hitcount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hits_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE                         0.000     0.000 r  add_bb/hitcount_reg[9]/C
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  add_bb/hitcount_reg[9]/Q
                         net (fo=2, routed)           0.122     0.286    add_bb/hitcount_reg[9]
    SLICE_X3Y104         FDRE                                         r  add_bb/hits_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/hitcount_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/hits_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE                         0.000     0.000 r  add_bb/hitcount_reg[12]/C
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  add_bb/hitcount_reg[12]/Q
                         net (fo=2, routed)           0.124     0.288    add_bb/hitcount_reg[12]
    SLICE_X3Y105         FDRE                                         r  add_bb/hits_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata2_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/data_2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.195ns (66.273%)  route 0.099ns (33.727%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDRE                         0.000     0.000 r  adc/pdata2_reg[10]/C
    SLICE_X7Y108         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  adc/pdata2_reg[10]/Q
                         net (fo=2, routed)           0.099     0.294    adc/pdata2[10]
    SLICE_X6Y108         FDRE                                         r  adc/data_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata2_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/pdata2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.195ns (62.847%)  route 0.115ns (37.153%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDRE                         0.000     0.000 r  adc/pdata2_reg[10]/C
    SLICE_X7Y108         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  adc/pdata2_reg[10]/Q
                         net (fo=2, routed)           0.115     0.310    adc/pdata2[10]
    SLICE_X7Y108         FDRE                                         r  adc/pdata2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata2_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/data_2_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.182ns (58.162%)  route 0.131ns (41.838%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDRE                         0.000     0.000 r  adc/pdata2_reg[8]/C
    SLICE_X7Y108         FDRE (Prop_fdre_C_Q)         0.182     0.182 r  adc/pdata2_reg[8]/Q
                         net (fo=2, routed)           0.131     0.313    adc/pdata2[8]
    SLICE_X7Y107         FDRE                                         r  adc/data_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata2_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/pdata2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.182ns (57.385%)  route 0.135ns (42.615%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDRE                         0.000     0.000 r  adc/pdata2_reg[6]/C
    SLICE_X7Y108         FDRE (Prop_fdre_C_Q)         0.182     0.182 r  adc/pdata2_reg[6]/Q
                         net (fo=2, routed)           0.135     0.317    adc/pdata2[6]
    SLICE_X7Y108         FDRE                                         r  adc/pdata2_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.630ns  (logic 4.064ns (47.098%)  route 4.565ns (52.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.627     5.231    vga_driver/CLK
    SLICE_X14Y114        FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518     5.749 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           4.565    10.315    VGA_blue_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    13.861 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.861    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.601ns  (logic 4.117ns (47.868%)  route 4.484ns (52.132%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.632     5.236    vga_driver/CLK
    SLICE_X15Y105        FDRE                                         r  vga_driver/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.456     5.692 r  vga_driver/vsync_reg/Q
                         net (fo=1, routed)           1.469     7.162    VGA_vsync_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.258 r  VGA_vsync_OBUF_BUFG_inst/O
                         net (fo=87, routed)          3.015    10.272    VGA_vsync_OBUF_BUFG
    B12                  OBUF (Prop_obuf_I_O)         3.565    13.838 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.838    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.341ns  (logic 4.070ns (48.787%)  route 4.272ns (51.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.627     5.231    vga_driver/CLK
    SLICE_X14Y114        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518     5.749 r  vga_driver/green_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.272    10.021    lopt
    D8                   OBUF (Prop_obuf_I_O)         3.552    13.573 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.573    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.262ns  (logic 4.008ns (48.504%)  route 4.255ns (51.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.630     5.234    vga_driver/CLK
    SLICE_X13Y109        FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.456     5.690 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           4.255     9.945    VGA_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    13.497 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.497    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.647ns  (logic 4.083ns (61.415%)  route 2.565ns (38.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.628     5.232    vga_driver/CLK
    SLICE_X8Y112         FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           2.565     8.315    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    11.880 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.880    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.429ns (65.735%)  route 0.745ns (34.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.568     1.489    vga_driver/CLK
    SLICE_X8Y112         FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           0.745     2.398    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     3.663 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.663    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.773ns  (logic 1.433ns (51.678%)  route 1.340ns (48.322%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.571     1.492    vga_driver/CLK
    SLICE_X15Y105        FDRE                                         r  vga_driver/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141     1.633 r  vga_driver/vsync_reg/Q
                         net (fo=1, routed)           0.585     2.219    VGA_vsync_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.245 r  VGA_vsync_OBUF_BUFG_inst/O
                         net (fo=87, routed)          0.754     2.999    VGA_vsync_OBUF_BUFG
    B12                  OBUF (Prop_obuf_I_O)         1.266     4.265 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.265    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.951ns  (logic 1.393ns (47.213%)  route 1.558ns (52.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.570     1.491    vga_driver/CLK
    SLICE_X13Y109        FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.141     1.632 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           1.558     3.190    VGA_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     4.442 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.442    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.997ns  (logic 1.416ns (47.253%)  route 1.581ns (52.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.567     1.488    vga_driver/CLK
    SLICE_X14Y114        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  vga_driver/green_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.581     3.233    lopt
    D8                   OBUF (Prop_obuf_I_O)         1.252     4.486 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.486    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.110ns  (logic 1.411ns (45.382%)  route 1.698ns (54.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.567     1.488    vga_driver/CLK
    SLICE_X14Y114        FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           1.698     3.351    VGA_blue_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     4.598 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.598    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809    10.412    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     6.490 f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     8.508    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.604 f  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           1.807    10.412    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           0.622     1.544    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 4.239ns (64.625%)  route 2.320ns (35.375%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.706     5.308    clk_in_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.419     5.727 f  count_reg[4]/Q
                         net (fo=15, routed)          0.653     6.380    count_reg[4]
    SLICE_X0Y112         LUT1 (Prop_lut1_I0_O)        0.299     6.679 r  ADC_SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.668     8.347    ADC_SCLK_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.521    11.868 r  ADC_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    11.868    ADC_SCLK
    G17                                                               r  ADC_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.007ns  (logic 4.156ns (69.182%)  route 1.851ns (30.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.707     5.309    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.419     5.728 r  count_reg[9]/Q
                         net (fo=12, routed)          1.851     7.580    ADC_CS_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.737    11.317 r  ADC_CS_OBUF_inst/O
                         net (fo=0)                   0.000    11.317    ADC_CS
    C17                                                               r  ADC_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[2]_srl2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.168ns  (logic 0.715ns (32.979%)  route 1.453ns (67.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.707     5.309    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.419     5.728 f  count_reg[9]/Q
                         net (fo=12, routed)          0.870     6.598    adc/Q[1]
    SLICE_X7Y109         LUT1 (Prop_lut1_I0_O)        0.296     6.894 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.583     7.477    adc/pdata2[11]_i_1_n_0
    SLICE_X6Y109         SRL16E                                       r  adc/pdata2_reg[2]_srl2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.168ns  (logic 0.715ns (32.979%)  route 1.453ns (67.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.707     5.309    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.419     5.728 f  count_reg[9]/Q
                         net (fo=12, routed)          0.870     6.598    adc/Q[1]
    SLICE_X7Y109         LUT1 (Prop_lut1_I0_O)        0.296     6.894 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.583     7.477    adc/pdata2[11]_i_1_n_0
    SLICE_X6Y109         FDRE                                         r  adc/pdata2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.986ns  (logic 0.715ns (36.011%)  route 1.271ns (63.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.707     5.309    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.419     5.728 f  count_reg[9]/Q
                         net (fo=12, routed)          0.870     6.598    adc/Q[1]
    SLICE_X7Y109         LUT1 (Prop_lut1_I0_O)        0.296     6.894 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.401     7.295    adc/pdata2[11]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  adc/pdata2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.926ns  (logic 0.715ns (37.124%)  route 1.211ns (62.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.707     5.309    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.419     5.728 f  count_reg[9]/Q
                         net (fo=12, routed)          0.870     6.598    adc/Q[1]
    SLICE_X7Y109         LUT1 (Prop_lut1_I0_O)        0.296     6.894 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.341     7.235    adc/pdata2[11]_i_1_n_0
    SLICE_X7Y108         FDRE                                         r  adc/pdata2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.926ns  (logic 0.715ns (37.124%)  route 1.211ns (62.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.707     5.309    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.419     5.728 f  count_reg[9]/Q
                         net (fo=12, routed)          0.870     6.598    adc/Q[1]
    SLICE_X7Y109         LUT1 (Prop_lut1_I0_O)        0.296     6.894 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.341     7.235    adc/pdata2[11]_i_1_n_0
    SLICE_X7Y108         FDRE                                         r  adc/pdata2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.926ns  (logic 0.715ns (37.124%)  route 1.211ns (62.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.707     5.309    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.419     5.728 f  count_reg[9]/Q
                         net (fo=12, routed)          0.870     6.598    adc/Q[1]
    SLICE_X7Y109         LUT1 (Prop_lut1_I0_O)        0.296     6.894 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.341     7.235    adc/pdata2[11]_i_1_n_0
    SLICE_X7Y108         FDRE                                         r  adc/pdata2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.926ns  (logic 0.715ns (37.124%)  route 1.211ns (62.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.707     5.309    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.419     5.728 f  count_reg[9]/Q
                         net (fo=12, routed)          0.870     6.598    adc/Q[1]
    SLICE_X7Y109         LUT1 (Prop_lut1_I0_O)        0.296     6.894 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.341     7.235    adc/pdata2[11]_i_1_n_0
    SLICE_X7Y108         FDRE                                         r  adc/pdata2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.926ns  (logic 0.715ns (37.124%)  route 1.211ns (62.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.707     5.309    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.419     5.728 f  count_reg[9]/Q
                         net (fo=12, routed)          0.870     6.598    adc/Q[1]
    SLICE_X7Y109         LUT1 (Prop_lut1_I0_O)        0.296     6.894 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.341     7.235    adc/pdata2[11]_i_1_n_0
    SLICE_X7Y108         FDRE                                         r  adc/pdata2_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.226ns (32.803%)  route 0.463ns (67.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.128     1.644 f  count_reg[9]/Q
                         net (fo=12, routed)          0.342     1.986    adc/Q[1]
    SLICE_X7Y109         LUT1 (Prop_lut1_I0_O)        0.098     2.084 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.121     2.205    adc/pdata2[11]_i_1_n_0
    SLICE_X7Y108         FDRE                                         r  adc/pdata2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.226ns (32.803%)  route 0.463ns (67.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.128     1.644 f  count_reg[9]/Q
                         net (fo=12, routed)          0.342     1.986    adc/Q[1]
    SLICE_X7Y109         LUT1 (Prop_lut1_I0_O)        0.098     2.084 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.121     2.205    adc/pdata2[11]_i_1_n_0
    SLICE_X7Y108         FDRE                                         r  adc/pdata2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.226ns (32.803%)  route 0.463ns (67.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.128     1.644 f  count_reg[9]/Q
                         net (fo=12, routed)          0.342     1.986    adc/Q[1]
    SLICE_X7Y109         LUT1 (Prop_lut1_I0_O)        0.098     2.084 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.121     2.205    adc/pdata2[11]_i_1_n_0
    SLICE_X7Y108         FDRE                                         r  adc/pdata2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.226ns (32.803%)  route 0.463ns (67.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.128     1.644 f  count_reg[9]/Q
                         net (fo=12, routed)          0.342     1.986    adc/Q[1]
    SLICE_X7Y109         LUT1 (Prop_lut1_I0_O)        0.098     2.084 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.121     2.205    adc/pdata2[11]_i_1_n_0
    SLICE_X7Y108         FDRE                                         r  adc/pdata2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.226ns (32.803%)  route 0.463ns (67.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.128     1.644 f  count_reg[9]/Q
                         net (fo=12, routed)          0.342     1.986    adc/Q[1]
    SLICE_X7Y109         LUT1 (Prop_lut1_I0_O)        0.098     2.084 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.121     2.205    adc/pdata2[11]_i_1_n_0
    SLICE_X7Y108         FDRE                                         r  adc/pdata2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.226ns (32.803%)  route 0.463ns (67.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.128     1.644 f  count_reg[9]/Q
                         net (fo=12, routed)          0.342     1.986    adc/Q[1]
    SLICE_X7Y109         LUT1 (Prop_lut1_I0_O)        0.098     2.084 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.121     2.205    adc/pdata2[11]_i_1_n_0
    SLICE_X7Y108         FDRE                                         r  adc/pdata2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.226ns (32.803%)  route 0.463ns (67.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.128     1.644 f  count_reg[9]/Q
                         net (fo=12, routed)          0.342     1.986    adc/Q[1]
    SLICE_X7Y109         LUT1 (Prop_lut1_I0_O)        0.098     2.084 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.121     2.205    adc/pdata2[11]_i_1_n_0
    SLICE_X7Y108         FDRE                                         r  adc/pdata2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.226ns (32.803%)  route 0.463ns (67.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.128     1.644 f  count_reg[9]/Q
                         net (fo=12, routed)          0.342     1.986    adc/Q[1]
    SLICE_X7Y109         LUT1 (Prop_lut1_I0_O)        0.098     2.084 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.121     2.205    adc/pdata2[11]_i_1_n_0
    SLICE_X7Y108         FDRE                                         r  adc/pdata2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.706ns  (logic 0.226ns (32.034%)  route 0.480ns (67.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.128     1.644 f  count_reg[9]/Q
                         net (fo=12, routed)          0.342     1.986    adc/Q[1]
    SLICE_X7Y109         LUT1 (Prop_lut1_I0_O)        0.098     2.084 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.138     2.222    adc/pdata2[11]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  adc/pdata2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[2]_srl2/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.777ns  (logic 0.226ns (29.085%)  route 0.551ns (70.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.128     1.644 f  count_reg[9]/Q
                         net (fo=12, routed)          0.342     1.986    adc/Q[1]
    SLICE_X7Y109         LUT1 (Prop_lut1_I0_O)        0.098     2.084 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.209     2.293    adc/pdata2[11]_i_1_n_0
    SLICE_X6Y109         SRL16E                                       r  adc/pdata2_reg[2]_srl2/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/ball_x_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.506ns  (logic 9.053ns (58.385%)  route 6.453ns (41.615%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE                         0.000     0.000 r  add_bb/ball_x_reg[0]/C
    SLICE_X11Y103        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/ball_x_reg[0]/Q
                         net (fo=11, routed)          1.740     2.196    vga_driver/multOp[0]
    SLICE_X12Y108        LUT4 (Prop_lut4_I3_O)        0.124     2.320 r  vga_driver/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000     2.320    add_bb/leqOp_inferred__5/i__carry__0_1[0]
    SLICE_X12Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.833 r  add_bb/leqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.833    add_bb/leqOp_inferred__5/i__carry_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.990 r  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          1.189     4.179    add_bb/leqOp_inferred__5/i__carry__0_n_2
    SLICE_X12Y105        LUT3 (Prop_lut3_I2_O)        0.358     4.537 r  add_bb/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     4.537    add_bb/i__carry_i_4__7_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     5.008 r  add_bb/_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.008    add_bb/_inferred__12/i__carry_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.125 r  add_bb/_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.125    add_bb/_inferred__12/i__carry__0_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.448 r  add_bb/_inferred__12/i__carry__1/O[1]
                         net (fo=2, routed)           0.747     6.195    add_bb/_inferred__12/i__carry__1_n_6
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    10.413 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.415    add_bb/multOp_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    11.933 f  add_bb/plusOp/P[16]
                         net (fo=1, routed)           1.032    12.965    add_bb/plusOp_n_89
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    13.089 r  add_bb/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.089    add_bb/ltOp_carry__0_i_3_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.639 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.884    14.523    add_bb/ltOp
    SLICE_X13Y109        LUT3 (Prop_lut3_I1_O)        0.124    14.647 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           0.859    15.506    vga_driver/green_out_reg[3]_0
    SLICE_X14Y114        FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.506     4.931    vga_driver/CLK
    SLICE_X14Y114        FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 add_bb/ball_x_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.316ns  (logic 9.053ns (59.106%)  route 6.263ns (40.894%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE                         0.000     0.000 r  add_bb/ball_x_reg[0]/C
    SLICE_X11Y103        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/ball_x_reg[0]/Q
                         net (fo=11, routed)          1.740     2.196    vga_driver/multOp[0]
    SLICE_X12Y108        LUT4 (Prop_lut4_I3_O)        0.124     2.320 r  vga_driver/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000     2.320    add_bb/leqOp_inferred__5/i__carry__0_1[0]
    SLICE_X12Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.833 r  add_bb/leqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.833    add_bb/leqOp_inferred__5/i__carry_n_0
    SLICE_X12Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.990 r  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          1.189     4.179    add_bb/leqOp_inferred__5/i__carry__0_n_2
    SLICE_X12Y105        LUT3 (Prop_lut3_I2_O)        0.358     4.537 r  add_bb/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     4.537    add_bb/i__carry_i_4__7_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     5.008 r  add_bb/_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.008    add_bb/_inferred__12/i__carry_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.125 r  add_bb/_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.125    add_bb/_inferred__12/i__carry__0_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.448 r  add_bb/_inferred__12/i__carry__1/O[1]
                         net (fo=2, routed)           0.747     6.195    add_bb/_inferred__12/i__carry__1_n_6
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    10.413 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.415    add_bb/multOp_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    11.933 f  add_bb/plusOp/P[16]
                         net (fo=1, routed)           1.032    12.965    add_bb/plusOp_n_89
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    13.089 r  add_bb/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.089    add_bb/ltOp_carry__0_i_3_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.639 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.884    14.523    add_bb/ltOp
    SLICE_X13Y109        LUT3 (Prop_lut3_I1_O)        0.124    14.647 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           0.669    15.316    vga_driver/green_out_reg[3]_0
    SLICE_X14Y114        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.506     4.931    vga_driver/CLK
    SLICE_X14Y114        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 adc/data_2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.501ns  (logic 3.949ns (46.455%)  route 4.552ns (53.545%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=3 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE                         0.000     0.000 r  adc/data_2_reg[5]/C
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[5]/Q
                         net (fo=3, routed)           0.866     1.494    adc/R[5]
    SLICE_X6Y106         LUT3 (Prop_lut3_I2_O)        0.124     1.618 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.618    adc/i__carry_i_18__0_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.151 r  adc/i__carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.151    adc/i__carry_i_10__0_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.474 r  adc/i__carry_i_9/O[1]
                         net (fo=6, routed)           0.931     3.405    add_bb/i__carry_i_9__0[1]
    SLICE_X9Y107         LUT2 (Prop_lut2_I0_O)        0.306     3.711 r  add_bb/i__carry_i_14__0/O
                         net (fo=1, routed)           0.000     3.711    adc/i__carry_i_6__0[1]
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.261 r  adc/i__carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     4.261    adc/i__carry_i_9__0_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.500 r  adc/i__carry__0_i_5__1/O[2]
                         net (fo=4, routed)           0.959     5.460    vga_driver/plusOp4[10]
    SLICE_X11Y109        LUT2 (Prop_lut2_I1_O)        0.302     5.762 r  vga_driver/i__carry__0_i_3__5/O
                         net (fo=1, routed)           0.000     5.762    add_bb/red_out[3]_i_3_3[1]
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.253 f  add_bb/leqOp_inferred__3/i__carry__0/CO[1]
                         net (fo=1, routed)           0.856     7.109    vga_driver/red_out_reg[3]_1[0]
    SLICE_X13Y106        LUT6 (Prop_lut6_I2_O)        0.329     7.438 f  vga_driver/red_out[3]_i_3/O
                         net (fo=1, routed)           0.939     8.377    vga_driver/red_out[3]_i_3_n_0
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.124     8.501 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     8.501    vga_driver/red_out[3]_i_1_n_0
    SLICE_X13Y109        FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.509     4.934    vga_driver/CLK
    SLICE_X13Y109        FDRE                                         r  vga_driver/red_out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/game_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.733%)  route 0.345ns (62.267%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDRE                         0.000     0.000 r  add_bb/game_on_reg/C
    SLICE_X12Y109        FDRE (Prop_fdre_C_Q)         0.164     0.164 f  add_bb/game_on_reg/Q
                         net (fo=9, routed)           0.096     0.260    add_bb/game_on
    SLICE_X13Y109        LUT3 (Prop_lut3_I2_O)        0.045     0.305 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           0.248     0.554    vga_driver/green_out_reg[3]_0
    SLICE_X14Y114        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.836     2.004    vga_driver/CLK
    SLICE_X14Y114        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 add_bb/game_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.030%)  route 0.405ns (65.970%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDRE                         0.000     0.000 r  add_bb/game_on_reg/C
    SLICE_X12Y109        FDRE (Prop_fdre_C_Q)         0.164     0.164 f  add_bb/game_on_reg/Q
                         net (fo=9, routed)           0.096     0.260    add_bb/game_on
    SLICE_X13Y109        LUT3 (Prop_lut3_I2_O)        0.045     0.305 r  add_bb/green_out[3]_i_1/O
                         net (fo=2, routed)           0.309     0.614    vga_driver/green_out_reg[3]_0
    SLICE_X14Y114        FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.836     2.004    vga_driver/CLK
    SLICE_X14Y114        FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 add_bb/bat_w_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.477ns (42.243%)  route 0.652ns (57.757%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE                         0.000     0.000 r  add_bb/bat_w_reg[8]/C
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  add_bb/bat_w_reg[8]/Q
                         net (fo=5, routed)           0.105     0.269    adc/out[8]
    SLICE_X9Y105         LUT4 (Prop_lut4_I2_O)        0.048     0.317 r  adc/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.317    add_bb/red_out[3]_i_3[0]
    SLICE_X9Y105         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.106     0.423 f  add_bb/leqOp_inferred__2/i__carry__0/CO[1]
                         net (fo=1, routed)           0.214     0.637    vga_driver/CO[0]
    SLICE_X13Y106        LUT6 (Prop_lut6_I1_O)        0.114     0.751 f  vga_driver/red_out[3]_i_3/O
                         net (fo=1, routed)           0.333     1.084    vga_driver/red_out[3]_i_3_n_0
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.045     1.129 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.129    vga_driver/red_out[3]_i_1_n_0
    SLICE_X13Y109        FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.840     2.008    vga_driver/CLK
    SLICE_X13Y109        FDRE                                         r  vga_driver/red_out_reg[3]/C





