// This is a stupid test!// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifdef RANDOMIZE_REG_INIT
  `define RANDOMIZE
`endif // RANDOMIZE_REG_INIT
`ifdef RANDOMIZE_MEM_INIT
  `define RANDOMIZE
`endif // RANDOMIZE_MEM_INIT

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifdef RANDOMIZE
  `ifdef VERILATOR
    `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
  `else  // VERILATOR
    `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
  `endif // VERILATOR
`else  // RANDOMIZE
  `define INIT_RANDOM_PROLOG_
`endif // RANDOMIZE

module AXIStreamSender(	// <unknown>:190:10
  input         clock,
                reset,
                AXI_MASTER_TREADY,
                in_valid,
                in_bits_last,
  input  [31:0] in_bits_bits,
  output        AXI_MASTER_TVALID,
  output [31:0] AXI_MASTER_TDATA,
  output [3:0]  AXI_MASTER_TSTRB,
                AXI_MASTER_TKEEP,
  output        AXI_MASTER_TLAST,
                AXI_MASTER_TUSER,
                AXI_MASTER_TDEST,
                AXI_MASTER_TID,
                in_ready);

  wire [1:0] _fifo_q_io_count;	// src/main/scala/chisel3/util/Decoupled.scala:375:21
  Queue_1 fifo_q (	// src/main/scala/chisel3/util/Decoupled.scala:375:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_valid     (in_valid),
    .io_enq_bits_last (in_bits_last),
    .io_enq_bits_bits (in_bits_bits),
    .io_deq_ready     (AXI_MASTER_TREADY),
    .io_enq_ready     (in_ready),
    .io_deq_valid     (AXI_MASTER_TVALID),
    .io_deq_bits_last (AXI_MASTER_TLAST),
    .io_deq_bits_bits (AXI_MASTER_TDATA),
    .io_count         (_fifo_q_io_count)
  );
  wire [3:0] ones = 4'hF;	// home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/spn/AXIStreamController.scala:48:14
  assign AXI_MASTER_TSTRB = ones;	// <unknown>:190:10, home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/spn/AXIStreamController.scala:48:14
  assign AXI_MASTER_TKEEP = ones;	// <unknown>:190:10, home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/spn/AXIStreamController.scala:48:14
  assign AXI_MASTER_TUSER = 1'h0;	// <unknown>:190:10, home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/spn/AXIStreamController.scala:51:20
  assign AXI_MASTER_TDEST = 1'h0;	// <unknown>:190:10, home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/spn/AXIStreamController.scala:51:20
  assign AXI_MASTER_TID = 1'h0;	// <unknown>:190:10, home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/spn/AXIStreamController.scala:51:20
endmodule


