
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105467                       # Number of seconds simulated
sim_ticks                                105467154612                       # Number of ticks simulated
final_tick                               632569217520                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 122514                       # Simulator instruction rate (inst/s)
host_op_rate                                   155583                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1480605                       # Simulator tick rate (ticks/s)
host_mem_usage                               67343364                       # Number of bytes of host memory used
host_seconds                                 71232.46                       # Real time elapsed on the host
sim_insts                                  8726988724                       # Number of instructions simulated
sim_ops                                   11082549493                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1788544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1862400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2693632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       997888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       978176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1267456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      2676480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1766144                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14068480                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5140864                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5140864                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13973                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14550                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        21044                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         7796                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         7642                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         9902                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        20910                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        13798                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                109910                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           40163                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                40163                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        43691                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16958303                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        41264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17658578                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46119                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     25540008                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        41264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9461600                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        41264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9274698                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        49760                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     12017542                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        48546                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     25377379                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        46119                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     16745915                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               133392050                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        43691                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        41264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46119                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        41264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        41264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        49760                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        48546                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        46119                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             358026                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          48743744                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               48743744                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          48743744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        43691                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16958303                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        41264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17658578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46119                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     25540008                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        41264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9461600                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        41264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9274698                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        49760                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     12017542                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        48546                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     25377379                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        46119                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     16745915                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              182135795                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               252918837                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20691706                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16967982                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2025582                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8558192                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8086370                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2122448                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90948                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    197445270                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117605889                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20691706                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10208818                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25870065                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5748331                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5966475                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12163946                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2010560                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232973149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.617269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.969012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207103084     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2801737      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3240530      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1781423      0.76%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2066492      0.89%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1129646      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          764740      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2006472      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12079025      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232973149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081812                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464995                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       195862336                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7579982                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25663932                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       194450                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3672443                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3359191                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        18896                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143575274                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        94027                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3672443                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       196165563                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2744205                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3976721                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25567896                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       846315                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143488692                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          211                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        222015                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       394100                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    199413596                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    668129011                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    668129011                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170291697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29121872                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37466                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20837                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2262773                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13697000                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7462904                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       197082                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1657472                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143273094                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37549                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135387875                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       187212                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17909343                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41446303                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4100                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232973149                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581131                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270359                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175926667     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22942064      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12325260      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8540296      3.67%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7462786      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3820975      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       914048      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       594328      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       446725      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232973149                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          35449     12.07%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        126985     43.23%     55.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       131288     44.70%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113326329     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2118639      1.56%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16584      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12516166      9.24%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7410157      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135387875                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.535302                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             293722                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002169                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    504229830                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161221247                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133150286                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135681597                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       342733                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2413318                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          825                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1265                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       162233                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8293                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3672443                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2246907                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       146584                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143310769                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        57659                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13697000                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7462904                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20843                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        103171                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1265                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172640                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1139425                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2312065                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133399506                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11754964                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1988366                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  126                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19163241                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18667980                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7408277                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.527440                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133152369                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133150286                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79143458                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        207301884                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.526455                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381779                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122687897                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20624092                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33449                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2037288                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229300706                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.535052                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.354241                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    179185964     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23241021     10.14%     88.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9735532      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5853337      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4051478      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2615039      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1359217      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1093552      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2165566      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229300706                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122687897                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18584353                       # Number of memory references committed
system.switch_cpus0.commit.loads             11283682                       # Number of loads committed
system.switch_cpus0.commit.membars              16688                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17558823                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110607969                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2496074                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2165566                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           370446453                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290296497                       # The number of ROB writes
system.switch_cpus0.timesIdled                3023784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19945688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122687897                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.529188                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.529188                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.395384                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.395384                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       601754283                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184806926                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133988540                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33418                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus1.numCycles               252918837                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19292704                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17217720                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1534594                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12761832                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12564919                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1159016                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        46158                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    203689961                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             109563799                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19292704                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13723935                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24421172                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5034455                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2878258                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12321211                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1506695                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    234480585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.523680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.766639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       210059413     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3718364      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1883165      0.80%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3674078      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1183297      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3398388      1.45%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          538546      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          873231      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         9152103      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    234480585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.076280                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.433197                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       201227397                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5387543                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24372935                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19595                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3473114                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1831988                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        18080                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     122599321                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        34163                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3473114                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       201503604                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3210969                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1339372                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24122700                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       830820                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     122431181                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          158                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         94824                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       663477                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    160503843                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    554919131                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    554919131                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    130208201                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        30295626                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16460                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8322                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1805688                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22024140                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3597561                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        23451                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       822413                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         121796666                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16516                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        114058848                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        73879                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21930475                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     44921649                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    234480585                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.486432                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.099058                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    184457183     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15796813      6.74%     85.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     16680403      7.11%     92.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9736074      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      5004000      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      1253452      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1488407      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        34719      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        29534      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    234480585                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         191617     57.51%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         76967     23.10%     80.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        64627     19.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     89476629     78.45%     78.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       896548      0.79%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8138      0.01%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20109613     17.63%     96.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3567920      3.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     114058848                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.450970                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             333211                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002921                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    463005371                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    143743965                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    111170003                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     114392059                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        90320                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4460310                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          314                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        87601                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3473114                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2127967                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       103713                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    121813279                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        10215                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22024140                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3597561                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8320                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         40519                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         1799                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          314                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1033659                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       594295                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1627954                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    112610142                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19825069                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1448706                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   97                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23392807                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17114728                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3567738                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.445242                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             111193954                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            111170003                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         67264382                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        146661614                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.439548                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.458637                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     88558088                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     99729614                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22088043                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16409                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1524936                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    231007471                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.431716                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.302562                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    193858650     83.92%     83.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14603846      6.32%     90.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9376290      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2952704      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4895338      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       954392      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       606417      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       555410      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3204424      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    231007471                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     88558088                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      99729614                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21073785                       # Number of memory references committed
system.switch_cpus1.commit.loads             17563825                       # Number of loads committed
system.switch_cpus1.commit.membars               8188                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15299098                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         87162964                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1249421                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3204424                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           349620379                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          247111131                       # The number of ROB writes
system.switch_cpus1.timesIdled                4513533                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18438252                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           88558088                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             99729614                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     88558088                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.855965                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.855965                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.350144                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.350144                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       523375471                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      144885288                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      130147654                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16392                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus2.numCycles               252918837                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20617807                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16861544                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2009259                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8503781                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8129289                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2120160                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89152                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    200014162                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             117031356                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20617807                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10249449                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24520899                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5847021                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3388194                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12296930                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2025794                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    231716961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.617079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.969016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       207196062     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1331383      0.57%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2100383      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3345474      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1380281      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1541958      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1654190      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1074790      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12092440      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    231716961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081519                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462723                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       198206081                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5210976                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24444372                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        62286                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3793245                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3381235                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          462                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     142899942                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2997                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3793245                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       198510992                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1662021                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2684443                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24205573                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       860674                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     142821478                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        17532                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        245869                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       327693                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents        28439                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    198291630                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    664413223                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    664413223                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169271085                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        29020527                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36055                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        19681                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2624097                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13596874                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7313661                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       220562                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1664242                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         142626377                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36144                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        134957704                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       165463                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     18120748                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     40416380                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         3133                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    231716961                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582425                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.274380                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    174830301     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22823271      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12481819      5.39%     90.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8514364      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7965609      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2286893      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1790509      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       605812      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       418383      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    231716961                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          31439     12.46%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         98096     38.88%     51.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       122793     48.66%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    113056008     83.77%     83.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2136149      1.58%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16367      0.01%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12470021      9.24%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7279159      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     134957704                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.533601                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             252328                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001870                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    502050158                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    160784760                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    132791729                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     135210032                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       406203                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2424919                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          305                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1518                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       211594                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         8434                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3793245                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1144170                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       119918                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    142662664                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        59705                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13596874                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7313661                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        19656                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         88005                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1518                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1173891                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1147082                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2320973                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133039662                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11727599                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1918040                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  143                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19004957                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18716587                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7277358                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.526017                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             132792775                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            132791729                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         77637527                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        202859560                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.525037                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382716                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99428888                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121874252                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20788642                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33011                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2051833                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    227923716                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534715                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.388392                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    178445780     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23962829     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9328718      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5025372      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3763456      1.65%     96.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2101756      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1296046      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1159081      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2840678      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    227923716                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99428888                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121874252                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18274020                       # Number of memory references committed
system.switch_cpus2.commit.loads             11171953                       # Number of loads committed
system.switch_cpus2.commit.membars              16470                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17494455                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109817859                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2475826                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2840678                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           367745269                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          289119247                       # The number of ROB writes
system.switch_cpus2.timesIdled                3219752                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               21201876                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99428888                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121874252                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99428888                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.543716                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.543716                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.393126                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.393126                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       599946319                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      184071173                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      133289751                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32980                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus3.numCycles               252918837                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22990376                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19141881                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2088048                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8811059                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8416869                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2473468                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        96908                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    200047364                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             126112786                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22990376                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10890337                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26287967                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5807072                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6296068                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12420551                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1995971                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    236331488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.655736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.031287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       210043521     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1611967      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2038071      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3234714      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1352830      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1745173      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         2035115      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          929881      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13340216      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    236331488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.090900                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.498629                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       198870773                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7585781                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26162962                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        12437                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3699533                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3499277                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          556                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     154137655                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2692                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3699533                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       199072530                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         644559                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      6378860                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25973723                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       562276                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     153187512                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          147                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         81323                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       392014                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    213968413                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    712381104                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    712381104                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    179162123                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        34806290                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        37277                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        19509                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1977346                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14328243                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7504015                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        84468                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1697967                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         149575605                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37409                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        143552972                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       142669                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     18055268                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     36662821                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1567                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    236331488                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.607422                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.328150                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    175500982     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     27749210     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11342353      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6354895      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8611701      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2650311      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2608895      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1402486      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       110655      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    236331488                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         988880     79.10%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        133288     10.66%     89.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       127986     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    120937833     84.25%     84.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1962492      1.37%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17768      0.01%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13153663      9.16%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7481216      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     143552972                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.567585                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1250154                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008709                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    524830255                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    167668960                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    139821393                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     144803126                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       106985                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2683452                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          681                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       104303                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3699533                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         490254                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        61909                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    149613020                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       117124                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14328243                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7504015                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        19508                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         54120                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           68                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          681                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1237537                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1172949                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2410486                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    141055528                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12940747                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2497444                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20421263                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19950011                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7480516                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.557711                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             139821860                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            139821393                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         83771806                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        225020135                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.552831                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372286                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    104232896                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    128439413                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     21174188                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35842                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2105933                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    232631955                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.552114                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.372631                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    178273350     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     27547722     11.84%     88.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     10001091      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4986079      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4556152      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1915178      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1893129      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       902032      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2557222      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    232631955                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    104232896                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     128439413                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19044503                       # Number of memory references committed
system.switch_cpus3.commit.loads             11644791                       # Number of loads committed
system.switch_cpus3.commit.membars              17880                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18617196                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        115637142                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2652286                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2557222                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           379687606                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          302926755                       # The number of ROB writes
system.switch_cpus3.timesIdled                3030548                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               16587349                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          104232896                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            128439413                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    104232896                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.426478                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.426478                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.412120                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.412120                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       634705584                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      195380428                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      142577890                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35812                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus4.numCycles               252918837                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        22994096                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     19145571                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2088761                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8784031                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8417335                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2474044                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        96840                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    200056235                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             126126038                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           22994096                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10891379                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             26293254                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5814683                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       6249799                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12422377                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1996633                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    236306310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.656001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.031697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       210013056     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1612098      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2036195      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3233372      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1356243      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1746323      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         2032999      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          930262      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        13345762      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    236306310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.090915                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.498682                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       198879583                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7539898                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         26168096                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        12262                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3706469                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3499522                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          553                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     154182320                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2686                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3706469                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       199081202                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         643351                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      6334617                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         25978726                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       561938                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     153232274                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          156                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         80919                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       391969                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    214014753                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    712593535                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    712593535                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    179147254                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        34867499                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        37036                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        19270                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1973808                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     14351918                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7503992                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        84363                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1699169                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         149613390                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        37170                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        143555245                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       142675                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     18101292                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     36849904                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1332                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    236306310                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.607496                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.328169                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    175476845     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     27743878     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11342252      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      6359237      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      8614560      3.65%     97.14% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2650087      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      2606106      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7      1402919      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       110426      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    236306310                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         988370     78.99%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        134890     10.78%     89.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       127967     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    120940446     84.25%     84.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1962365      1.37%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        17766      0.01%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     13153543      9.16%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7481125      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     143555245                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.567594                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            1251227                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008716                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    524810702                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    167752538                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    139822281                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     144806472                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       106575                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2708108                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          689                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       104918                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3706469                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         489045                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        61587                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    149650565                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts       117233                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     14351918                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7503992                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        19269                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         53816                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           59                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          689                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1236501                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1175211                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2411712                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    141056898                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     12940166                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2498347                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            20420583                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        19950005                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7480417                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.557716                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             139822736                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            139822281                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         83777647                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        225062563                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.552835                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372242                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    104224213                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    128428718                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     21222427                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        35838                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2106609                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    232599841                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.552144                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.372696                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    178246622     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     27546268     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2     10001126      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4980121      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4558315      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1912585      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1896256      0.82%     98.51% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       902270      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2556278      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    232599841                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    104224213                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     128428718                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              19042884                       # Number of memory references committed
system.switch_cpus4.commit.loads             11643810                       # Number of loads committed
system.switch_cpus4.commit.membars              17878                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          18615653                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        115627511                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2652070                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2556278                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           379693980                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          303008781                       # The number of ROB writes
system.switch_cpus4.timesIdled                3033963                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               16612527                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          104224213                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            128428718                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    104224213                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.426680                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.426680                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.412086                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.412086                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       634700849                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      195380607                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      142590178                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         35808                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus5.numCycles               252918837                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        20944480                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17138689                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2044040                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8605106                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8240426                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2163281                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        93033                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    201611674                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             117151105                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           20944480                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10403707                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24453027                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5588697                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4284339                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12334539                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2046060                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    233867084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.615064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.958117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       209414057     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1142698      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1814425      0.78%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         2451306      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         2521890      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         2132133      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1192363      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1770378      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11427834      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    233867084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.082811                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.463196                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       199560786                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6352656                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24409245                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        26721                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3517674                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3446354                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          372                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     143734602                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1935                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3517674                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       200109947                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1351440                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      3747325                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23893663                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles      1247033                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     143682884                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          152                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        169898                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       543797                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    200503390                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    668442740                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    668442740                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    173810827                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        26692563                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        35591                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        18503                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          3733406                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13438607                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7288447                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        85361                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1746316                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         143504159                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        35721                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        136262015                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        18640                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     15877360                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     38066800                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1260                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    233867084                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582647                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.273345                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    176191193     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     23731405     10.15%     85.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12011414      5.14%     90.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9057689      3.87%     94.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7117008      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2876559      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1813797      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       943046      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       124973      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    233867084                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          26184     11.59%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         82964     36.71%     48.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       116853     51.70%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    114598764     84.10%     84.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2036491      1.49%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        17084      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12344266      9.06%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7265410      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     136262015                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.538758                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             226001                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001659                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    506635755                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    159417811                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    134220052                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     136488016                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       277406                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2147185                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          109                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          572                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       105231                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3517674                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1069457                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       121186                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    143540018                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        57636                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13438607                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7288447                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        18507                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        102572                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          572                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1190530                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1148335                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2338865                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    134384245                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11616246                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1877770                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  138                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            18881380                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        19096129                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7265134                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.531333                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             134220313                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            134220052                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         77049611                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        207606916                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.530684                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371132                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    101320512                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    124673668                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     18866372                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        34461                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2069894                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    230349410                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.541237                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.390008                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    179196542     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     25361081     11.01%     88.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9573397      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4565529      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3851933      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2207277      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1926021      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       872077      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2795553      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    230349410                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    101320512                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     124673668                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18474638                       # Number of memory references committed
system.switch_cpus5.commit.loads             11291422                       # Number of loads committed
system.switch_cpus5.commit.membars              17192                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17978207                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        112329395                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2567286                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2795553                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           371093195                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          290597812                       # The number of ROB writes
system.switch_cpus5.timesIdled                3053540                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               19051753                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          101320512                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            124673668                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    101320512                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.496225                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.496225                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.400605                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.400605                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       604833145                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      186966843                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      133258827                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         34430                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus6.numCycles               252918837                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        20602228                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16848456                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2012661                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8629479                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8138303                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2120969                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        89614                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    200049696                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             116881888                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           20602228                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10259272                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24506278                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5839344                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       3376874                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12300428                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2028841                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    231715437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.967787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       207209159     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1332869      0.58%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2102404      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3342412      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1381979      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1552845      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1647800      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1075071      0.46%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        12070898      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    231715437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081458                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.462132                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       198248025                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      5192920                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24430507                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        61856                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3782128                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3378538                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          462                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     142750947                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         3001                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3782128                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       198548627                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1662453                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      2677947                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24195632                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       848637                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     142671566                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents        17952                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        244671                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       322528                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents        26309                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    198083827                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    663691298                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    663691298                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    169212130                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        28871697                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        36273                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        19909                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2595109                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13604261                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7306321                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       220026                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1656323                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         142479119                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        36371                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        134889809                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       165640                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     18020671                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     40018912                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         3372                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    231715437                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.582136                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.273984                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    174841311     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     22826914      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12487500      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8503900      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7955333      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2290309      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1785528      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       606986      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       417656      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    231715437                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          31424     12.48%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         97712     38.79%     51.27% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       122748     48.73%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    113000063     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2130695      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        16361      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12470935      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7271755      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     134889809                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.533332                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             251884                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001867                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    501912579                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    160537655                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    132716741                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     135141693                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       406543                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2436208                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          344                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1521                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       206736                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         8397                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3782128                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1143208                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       120503                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    142515624                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        58321                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13604261                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7306321                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        19888                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         88656                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           36                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1521                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1177919                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1145719                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2323638                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    132964929                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11726276                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1924880                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  134                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18996368                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18709257                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7270092                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.525722                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             132717766                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            132716741                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         77599872                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        202741961                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.524740                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382752                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     99394186                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    121831743                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     20684092                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        32999                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2055273                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    227933309                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534506                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.387989                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    178465463     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     23957557     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9330864      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5022360      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3763793      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2101785      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1296311      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1157993      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2837183      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    227933309                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     99394186                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     121831743                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18267638                       # Number of memory references committed
system.switch_cpus6.commit.loads             11168053                       # Number of loads committed
system.switch_cpus6.commit.membars              16464                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17488357                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        109779547                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2474961                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2837183                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           367611298                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          288814000                       # The number of ROB writes
system.switch_cpus6.timesIdled                3221725                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               21203400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           99394186                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            121831743                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     99394186                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.544604                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.544604                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392988                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392988                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       599625254                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      183974310                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      133132246                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         32968                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus7.numCycles               252918837                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        20690670                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16970046                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2025828                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8539451                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8089000                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2120857                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        90851                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    197490498                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             117603139                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           20690670                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10209857                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             25874722                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5747300                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5925328                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12165642                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2010889                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    232980634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.617238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.968924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       207105912     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         2801284      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         3249259      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         1781166      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2068217      0.89%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1128001      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          761972      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         2002053      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        12082770      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    232980634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081808                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.464984                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       195902540                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7543909                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         25667441                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles       195572                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3671166                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3356048                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        18920                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     143572748                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        94316                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3671166                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       196207552                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        2746563                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      3936317                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         25570849                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       848181                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     143486050                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          238                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        220988                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       395524                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    199414278                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    668132457                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    668132457                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    170318283                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        29095992                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        37443                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        20833                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2271708                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13697041                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7460913                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       197080                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1652593                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         143270048                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        37507                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        135385086                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       184308                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     17897424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     41423236                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         4054                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    232980634                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581100                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270329                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    175931944     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     22946074      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12329045      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8534109      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7462297      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      3820890      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       915266      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       594711      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       446298      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    232980634                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          35262     12.02%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        126683     43.18%     55.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       131457     44.80%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    113330323     83.71%     83.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2119063      1.57%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        16587      0.01%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12511502      9.24%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7407611      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     135385086                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.535291                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             293402                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002167                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    504228516                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    161206260                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    133151200                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     135678488                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       342581                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2411602                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          882                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1284                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       159102                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         8294                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3671166                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        2248183                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       146541                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    143307675                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        57525                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13697041                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7460913                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        20799                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        103492                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1284                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1173658                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1138819                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2312477                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    133396665                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11753215                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1988421                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  120                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            19159053                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        18667097                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7405838                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.527429                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             133153196                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            133151200                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         79154734                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        207329252                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.526458                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381783                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    100015553                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    122707067                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     20601821                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        33453                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2037475                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    229309468                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.535116                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.354306                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    179187216     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     23244875     10.14%     88.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9737031      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5850940      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4055299      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2615319      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1359563      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1093659      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2165566      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    229309468                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    100015553                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     122707067                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18587250                       # Number of memory references committed
system.switch_cpus7.commit.loads             11285439                       # Number of loads committed
system.switch_cpus7.commit.membars              16690                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17561582                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        110625267                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2496481                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2165566                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           370452114                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          290289021                       # The number of ROB writes
system.switch_cpus7.timesIdled                3023896                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               19938203                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          100015553                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            122707067                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    100015553                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.528795                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.528795                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.395445                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.395445                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       601755746                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      184809613                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      133984863                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         33422                       # number of misc regfile writes
system.l2.replacements                         109920                       # number of replacements
system.l2.tagsinuse                      32763.713915                       # Cycle average of tags in use
system.l2.total_refs                          1978657                       # Total number of references to valid blocks.
system.l2.sampled_refs                         142685                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.867309                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           231.330397                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.648462                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3122.188208                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.816431                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3165.330013                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.485602                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3572.933326                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.512339                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1713.726394                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      8.874099                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   1710.707995                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     10.937025                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   2226.158836                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     11.241973                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   3549.789158                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      9.094020                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   3036.556387                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1385.046827                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1460.236718                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1534.861727                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            888.214442                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data            934.432707                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1108.614950                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1590.356645                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1458.619234                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007060                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000233                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.095282                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000269                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.096598                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000289                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.109037                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000260                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.052299                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000271                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.052207                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000334                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.067937                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000343                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.108331                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000278                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.092668                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.042268                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.044563                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.046840                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.027106                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.028517                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.033832                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.048534                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.044514                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999869                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        41865                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        40598                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        51244                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        28805                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        28915                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        31380                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        51401                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        42029                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  316248                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           104793                       # number of Writeback hits
system.l2.Writeback_hits::total                104793                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           70                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          135                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          215                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          211                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          155                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1232                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        42021                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        40668                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        51379                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        29020                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        29126                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        31535                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        51535                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        42185                       # number of demand (read+write) hits
system.l2.demand_hits::total                   317480                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        42021                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        40668                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        51379                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        29020                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        29126                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        31535                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        51535                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        42185                       # number of overall hits
system.l2.overall_hits::total                  317480                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13968                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14550                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        21044                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         7796                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         7642                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         9902                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        20910                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        13793                       # number of ReadReq misses
system.l2.ReadReq_misses::total                109900                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  10                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13973                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14550                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        21044                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         7796                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         7642                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         9902                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        20910                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        13798                       # number of demand (read+write) misses
system.l2.demand_misses::total                 109910                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13973                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14550                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        21044                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         7796                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         7642                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         9902                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        20910                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        13798                       # number of overall misses
system.l2.overall_misses::total                109910                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5358268                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2310027356                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5099482                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2372590942                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5771629                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3457834844                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5143604                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1286854171                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5071745                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   1263334317                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      6248189                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   1629086611                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6021726                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   3433507884                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5778507                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   2280157079                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     18077886354                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       734383                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data       839552                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1573935                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5358268                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2310761739                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5099482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2372590942                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5771629                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3457834844                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5143604                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1286854171                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5071745                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   1263334317                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      6248189                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   1629086611                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6021726                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   3433507884                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5778507                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   2280996631                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18079460289                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5358268                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2310761739                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5099482                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2372590942                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5771629                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3457834844                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5143604                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1286854171                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5071745                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   1263334317                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      6248189                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   1629086611                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6021726                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   3433507884                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5778507                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   2280996631                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18079460289                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        55833                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        55148                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        72288                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        36601                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        36557                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        41282                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        72311                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        55822                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              426148                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       104793                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            104793                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          161                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           70                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          215                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          211                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          161                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1242                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        55994                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        55218                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        72423                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        36816                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        36768                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        41437                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        72445                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        55983                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               427390                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        55994                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        55218                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        72423                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        36816                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        36768                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        41437                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        72445                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        55983                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              427390                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.250175                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.263835                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.291113                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.944444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.213000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.944444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.209043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.239862                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.289168                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.247089                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.257892                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.031056                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.031056                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.008052                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.249545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.263501                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.290571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.944444                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.211756                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.944444                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.207844                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.238965                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.288633                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.246468                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.257166                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.249545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.263501                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.290571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.944444                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.211756                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.944444                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.207844                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.238965                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.288633                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.246468                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.257166                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148840.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165379.965349                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 149984.764706                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 163064.669553                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 151884.973684                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164314.524045                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 151282.470588                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 165065.953181                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 149168.970588                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 165314.618817                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 152394.853659                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 164520.966572                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 150543.150000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 164204.107317                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 152065.973684                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 165312.628072                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164493.961365                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 146876.600000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 167910.400000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 157393.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148840.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165373.344235                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 149984.764706                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 163064.669553                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 151884.973684                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164314.524045                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 151282.470588                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 165065.953181                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 149168.970588                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 165314.618817                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 152394.853659                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 164520.966572                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 150543.150000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 164204.107317                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 152065.973684                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 165313.569430                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164493.315340                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148840.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165373.344235                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 149984.764706                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 163064.669553                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 151884.973684                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164314.524045                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 151282.470588                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 165065.953181                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 149168.970588                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 165314.618817                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 152394.853659                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 164520.966572                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 150543.150000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 164204.107317                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 152065.973684                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 165313.569430                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164493.315340                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                40163                       # number of writebacks
system.l2.writebacks::total                     40163                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13968                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14550                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        21044                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         7796                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         7642                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         9902                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        20910                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        13793                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           109900                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             10                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13973                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14550                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        21044                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         7796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         7642                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         9902                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        20910                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        13798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            109910                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13973                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14550                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        21044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         7796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         7642                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         9902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        20910                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        13798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           109910                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3261956                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1496399421                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3118979                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1524769885                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3561851                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2232095727                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3162200                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    832829966                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3093080                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    818250102                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3857135                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   1052346617                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3691860                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   2215614667                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3564751                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1476656149                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  11676274346                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       443737                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data       547309                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       991046                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3261956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1496843158                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3118979                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1524769885                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3561851                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2232095727                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3162200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    832829966                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3093080                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    818250102                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3857135                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   1052346617                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3691860                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   2215614667                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3564751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1477203458                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11677265392                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3261956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1496843158                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3118979                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1524769885                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3561851                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2232095727                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3162200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    832829966                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3093080                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    818250102                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3857135                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   1052346617                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3691860                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   2215614667                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3564751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1477203458                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11677265392                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.250175                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.263835                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.291113                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.213000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.209043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.239862                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.289168                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.247089                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.257892                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.031056                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.031056                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.008052                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.249545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.263501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.290571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.944444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.211756                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.944444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.207844                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.238965                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.288633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.246468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.257166                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.249545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.263501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.290571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.944444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.211756                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.944444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.207844                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.238965                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.288633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.246468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.257166                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90609.888889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107130.542741                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 91734.676471                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 104795.181100                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 93732.921053                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 106068.034927                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 93005.882353                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 106827.856080                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 90972.941176                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 107072.769170                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 94076.463415                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 106276.168148                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 92296.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 105959.572788                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 93809.236842                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 107058.373740                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106244.534540                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 88747.400000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 109461.800000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99104.600000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90609.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107123.964646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 91734.676471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 104795.181100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 93732.921053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 106068.034927                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 93005.882353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 106827.856080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 90972.941176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 107072.769170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 94076.463415                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 106276.168148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 92296.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 105959.572788                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 93809.236842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 107059.244673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106243.884924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90609.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107123.964646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 91734.676471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 104795.181100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 93732.921053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 106068.034927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 93005.882353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 106827.856080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 90972.941176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 107072.769170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 94076.463415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 106276.168148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 92296.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 105959.572788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 93809.236842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 107059.244673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106243.884924                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               517.452945                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012171994                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1950235.055877                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    35.452945                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.056816                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.829252                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12163902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12163902                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12163902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12163902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12163902                       # number of overall hits
system.cpu0.icache.overall_hits::total       12163902                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.cpu0.icache.overall_misses::total           44                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7049721                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7049721                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7049721                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7049721                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7049721                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7049721                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12163946                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12163946                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12163946                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12163946                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12163946                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12163946                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 160220.931818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 160220.931818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 160220.931818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 160220.931818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 160220.931818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 160220.931818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            7                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            7                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5865444                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5865444                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5865444                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5865444                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5865444                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5865444                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 158525.513514                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 158525.513514                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 158525.513514                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 158525.513514                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 158525.513514                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 158525.513514                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 55994                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172659168                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 56250                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3069.496320                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.808522                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.191478                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.913315                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.086685                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8579448                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8579448                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7261058                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7261058                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17693                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17693                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16709                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16709                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15840506                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15840506                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15840506                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15840506                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       191577                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       191577                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3822                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3822                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       195399                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        195399                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       195399                       # number of overall misses
system.cpu0.dcache.overall_misses::total       195399                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22900392497                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22900392497                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    481578865                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    481578865                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23381971362                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23381971362                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23381971362                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23381971362                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8771025                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8771025                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7264880                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7264880                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17693                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17693                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16709                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16709                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16035905                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16035905                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16035905                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16035905                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021842                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021842                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000526                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000526                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012185                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012185                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012185                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012185                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 119536.230847                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 119536.230847                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 126001.796180                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 126001.796180                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 119662.697158                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 119662.697158                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 119662.697158                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 119662.697158                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         8321                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets         8321                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22210                       # number of writebacks
system.cpu0.dcache.writebacks::total            22210                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135744                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135744                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3661                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3661                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       139405                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       139405                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       139405                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       139405                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        55833                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        55833                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          161                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          161                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        55994                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        55994                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        55994                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        55994                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5220335652                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5220335652                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     11112287                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11112287                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5231447939                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5231447939                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5231447939                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5231447939                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006366                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006366                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003492                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003492                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003492                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003492                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93499.107195                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93499.107195                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 69020.416149                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69020.416149                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 93428.723417                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93428.723417                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 93428.723417                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93428.723417                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               558.272808                       # Cycle average of tags in use
system.cpu1.icache.total_refs               931018350                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1656616.281139                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    33.122065                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   525.150743                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.053080                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.841588                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.894668                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12321167                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12321167                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12321167                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12321167                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12321167                       # number of overall hits
system.cpu1.icache.overall_hits::total       12321167                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.cpu1.icache.overall_misses::total           44                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6516729                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6516729                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6516729                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6516729                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6516729                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6516729                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12321211                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12321211                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12321211                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12321211                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12321211                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12321211                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 148107.477273                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 148107.477273                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 148107.477273                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 148107.477273                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 148107.477273                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 148107.477273                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5515218                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5515218                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5515218                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5515218                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5515218                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5515218                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157577.657143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 157577.657143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 157577.657143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 157577.657143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 157577.657143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 157577.657143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 55218                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               224685127                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 55474                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4050.278094                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   203.326731                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    52.673269                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.794245                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.205755                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18106073                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18106073                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3493054                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3493054                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8250                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8250                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8196                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8196                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21599127                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21599127                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21599127                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21599127                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       186738                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       186738                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          335                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          335                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       187073                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        187073                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       187073                       # number of overall misses
system.cpu1.dcache.overall_misses::total       187073                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19720390860                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19720390860                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     29016897                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     29016897                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19749407757                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19749407757                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19749407757                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19749407757                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18292811                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18292811                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3493389                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3493389                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8196                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8196                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21786200                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21786200                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21786200                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21786200                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010208                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010208                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000096                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000096                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008587                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008587                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008587                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008587                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 105604.594994                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 105604.594994                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 86617.602985                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86617.602985                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 105570.594137                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105570.594137                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 105570.594137                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105570.594137                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7276                       # number of writebacks
system.cpu1.dcache.writebacks::total             7276                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       131590                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       131590                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          265                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          265                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       131855                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       131855                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       131855                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       131855                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        55148                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        55148                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           70                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        55218                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        55218                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        55218                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        55218                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5195762014                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5195762014                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      4585852                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4585852                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5200347866                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5200347866                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5200347866                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5200347866                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003015                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003015                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002535                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002535                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002535                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002535                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94214.876587                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94214.876587                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65512.171429                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65512.171429                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94178.490094                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94178.490094                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94178.490094                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94178.490094                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               527.695979                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1016754925                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1922031.994329                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.695979                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.060410                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.845667                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12296880                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12296880                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12296880                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12296880                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12296880                       # number of overall hits
system.cpu2.icache.overall_hits::total       12296880                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7711811                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7711811                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7711811                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7711811                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7711811                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7711811                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12296930                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12296930                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12296930                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12296930                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12296930                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12296930                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 154236.220000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 154236.220000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 154236.220000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 154236.220000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 154236.220000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 154236.220000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6215252                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6215252                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6215252                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6215252                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6215252                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6215252                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 159365.435897                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 159365.435897                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 159365.435897                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 159365.435897                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 159365.435897                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 159365.435897                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 72423                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181293782                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72679                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2494.445190                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.168482                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.831518                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.914721                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.085279                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8529826                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8529826                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7067939                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7067939                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19462                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19462                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16490                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16490                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15597765                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15597765                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15597765                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15597765                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       183345                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       183345                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          812                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          812                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       184157                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        184157                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       184157                       # number of overall misses
system.cpu2.dcache.overall_misses::total       184157                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  20561227740                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  20561227740                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     68941681                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     68941681                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  20630169421                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  20630169421                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  20630169421                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  20630169421                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8713171                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8713171                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7068751                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7068751                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16490                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16490                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15781922                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15781922                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15781922                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15781922                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021042                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021042                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000115                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011669                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011669                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011669                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011669                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112145.014808                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112145.014808                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84903.548030                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84903.548030                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 112024.899521                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 112024.899521                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 112024.899521                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 112024.899521                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        13389                       # number of writebacks
system.cpu2.dcache.writebacks::total            13389                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       111057                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       111057                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          677                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          677                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       111734                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       111734                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       111734                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       111734                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        72288                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        72288                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          135                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        72423                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        72423                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        72423                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        72423                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7050082073                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7050082073                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      8873608                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      8873608                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7058955681                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7058955681                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7058955681                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7058955681                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008296                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008296                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004589                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004589                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004589                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004589                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 97527.695786                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 97527.695786                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65730.429630                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65730.429630                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 97468.424133                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 97468.424133                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 97468.424133                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 97468.424133                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               490.560695                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1014209464                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2065599.723014                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    35.560695                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.056988                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.786155                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12420506                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12420506                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12420506                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12420506                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12420506                       # number of overall hits
system.cpu3.icache.overall_hits::total       12420506                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           45                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           45                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           45                       # number of overall misses
system.cpu3.icache.overall_misses::total           45                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7261914                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7261914                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7261914                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7261914                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7261914                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7261914                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12420551                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12420551                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12420551                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12420551                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12420551                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12420551                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 161375.866667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 161375.866667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 161375.866667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 161375.866667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 161375.866667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 161375.866667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5806711                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5806711                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5806711                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5806711                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5806711                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5806711                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 161297.527778                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 161297.527778                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 161297.527778                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 161297.527778                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 161297.527778                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 161297.527778                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 36816                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164343583                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 37072                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4433.091902                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.468231                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.531769                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911985                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088015                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9908145                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9908145                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7361351                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7361351                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        19223                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19223                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17906                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17906                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17269496                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17269496                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17269496                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17269496                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        94542                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        94542                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2183                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2183                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        96725                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         96725                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        96725                       # number of overall misses
system.cpu3.dcache.overall_misses::total        96725                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   9326452662                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9326452662                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    141854343                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    141854343                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   9468307005                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   9468307005                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   9468307005                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   9468307005                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10002687                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10002687                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7363534                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7363534                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        19223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17906                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17906                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17366221                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17366221                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17366221                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17366221                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009452                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009452                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000296                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000296                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005570                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005570                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005570                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005570                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 98648.776861                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98648.776861                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 64981.375630                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 64981.375630                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 97888.932592                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 97888.932592                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 97888.932592                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 97888.932592                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        62605                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        12521                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8433                       # number of writebacks
system.cpu3.dcache.writebacks::total             8433                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        57941                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        57941                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1968                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1968                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        59909                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        59909                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        59909                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        59909                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        36601                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        36601                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          215                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          215                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        36816                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        36816                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        36816                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        36816                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3254757785                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3254757785                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     15946952                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     15946952                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3270704737                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3270704737                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3270704737                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3270704737                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003659                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003659                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002120                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002120                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002120                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002120                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 88925.378678                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88925.378678                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 74171.869767                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 74171.869767                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 88839.220366                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 88839.220366                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 88839.220366                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 88839.220366                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               490.597015                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1014211289                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2065603.439919                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    35.597015                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.057046                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.786213                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12422331                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12422331                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12422331                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12422331                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12422331                       # number of overall hits
system.cpu4.icache.overall_hits::total       12422331                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           46                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           46                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           46                       # number of overall misses
system.cpu4.icache.overall_misses::total           46                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7040457                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7040457                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7040457                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7040457                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7040457                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7040457                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12422377                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12422377                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12422377                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12422377                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12422377                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12422377                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 153053.413043                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 153053.413043                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 153053.413043                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 153053.413043                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 153053.413043                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 153053.413043                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5662451                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5662451                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5662451                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5662451                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5662451                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5662451                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 157290.305556                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 157290.305556                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 157290.305556                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 157290.305556                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 157290.305556                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 157290.305556                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 36768                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               164343264                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 37024                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4438.830596                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.466471                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.533529                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.911978                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.088022                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      9908654                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        9908654                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7360762                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7360762                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        18986                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        18986                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        17904                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17904                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     17269416                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        17269416                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     17269416                       # number of overall hits
system.cpu4.dcache.overall_hits::total       17269416                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        94331                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        94331                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2138                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2138                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        96469                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         96469                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        96469                       # number of overall misses
system.cpu4.dcache.overall_misses::total        96469                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   9300338159                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   9300338159                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    138677220                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    138677220                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   9439015379                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   9439015379                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   9439015379                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   9439015379                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     10002985                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     10002985                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7362900                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7362900                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        18986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        18986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        17904                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17904                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     17365885                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     17365885                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     17365885                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     17365885                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009430                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009430                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000290                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000290                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005555                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005555                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005555                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005555                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 98592.595849                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 98592.595849                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 64863.058934                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 64863.058934                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 97845.062963                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 97845.062963                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 97845.062963                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 97845.062963                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets        68219                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 22739.666667                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8404                       # number of writebacks
system.cpu4.dcache.writebacks::total             8404                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        57774                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        57774                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         1927                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         1927                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        59701                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        59701                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        59701                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        59701                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        36557                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        36557                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          211                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          211                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        36768                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        36768                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        36768                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        36768                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   3237639561                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   3237639561                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     15515861                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     15515861                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   3253155422                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   3253155422                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   3253155422                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   3253155422                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003655                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003655                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002117                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002117                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002117                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 88564.148070                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 88564.148070                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 73534.886256                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 73534.886256                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 88477.899859                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 88477.899859                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 88477.899859                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 88477.899859                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               516.974296                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1011030322                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1951795.988417                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    41.974296                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.067267                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.828484                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12334487                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12334487                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12334487                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12334487                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12334487                       # number of overall hits
system.cpu5.icache.overall_hits::total       12334487                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           52                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           52                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           52                       # number of overall misses
system.cpu5.icache.overall_misses::total           52                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8055437                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8055437                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8055437                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8055437                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8055437                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8055437                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12334539                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12334539                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12334539                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12334539                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12334539                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12334539                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 154912.250000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 154912.250000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 154912.250000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 154912.250000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 154912.250000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 154912.250000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           43                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           43                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           43                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6793265                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6793265                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6793265                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6793265                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6793265                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6793265                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 157982.906977                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 157982.906977                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 157982.906977                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 157982.906977                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 157982.906977                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 157982.906977                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 41437                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               166574288                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 41693                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               3995.257909                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.358985                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.641015                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.911559                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.088441                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8493833                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8493833                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7149235                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7149235                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        18379                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        18379                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        17215                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        17215                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15643068                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15643068                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15643068                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15643068                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       132691                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       132691                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          913                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          913                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       133604                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        133604                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       133604                       # number of overall misses
system.cpu5.dcache.overall_misses::total       133604                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  15047098734                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  15047098734                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     77709936                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     77709936                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  15124808670                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  15124808670                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  15124808670                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  15124808670                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8626524                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8626524                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7150148                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7150148                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        18379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        18379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        17215                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        17215                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     15776672                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15776672                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     15776672                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15776672                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015382                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015382                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000128                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008468                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008468                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008468                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008468                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 113399.542802                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 113399.542802                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85114.935378                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85114.935378                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 113206.256325                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 113206.256325                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 113206.256325                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 113206.256325                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         8805                       # number of writebacks
system.cpu5.dcache.writebacks::total             8805                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        91409                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        91409                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          758                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          758                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        92167                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        92167                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        92167                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        92167                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        41282                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        41282                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          155                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        41437                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        41437                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        41437                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        41437                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   3789845521                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   3789845521                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     10100715                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     10100715                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   3799946236                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   3799946236                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   3799946236                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   3799946236                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004785                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004785                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002626                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002626                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002626                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002626                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91803.825420                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 91803.825420                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65165.903226                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65165.903226                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 91704.183121                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 91704.183121                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 91704.183121                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 91704.183121                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               528.327751                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1016758424                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   531                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1914799.291902                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    39.212395                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   489.115356                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.062840                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.783839                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.846679                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12300379                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12300379                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12300379                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12300379                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12300379                       # number of overall hits
system.cpu6.icache.overall_hits::total       12300379                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           49                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           49                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           49                       # number of overall misses
system.cpu6.icache.overall_misses::total           49                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7654478                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7654478                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7654478                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7654478                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7654478                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7654478                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12300428                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12300428                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12300428                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12300428                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12300428                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12300428                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 156213.836735                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 156213.836735                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 156213.836735                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 156213.836735                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 156213.836735                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 156213.836735                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6489140                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6489140                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6489140                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6489140                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6489140                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6489140                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 158271.707317                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 158271.707317                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 158271.707317                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 158271.707317                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 158271.707317                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 158271.707317                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 72445                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               181290399                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 72701                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2493.643815                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.170242                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.829758                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.914728                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.085272                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8528682                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8528682                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7065474                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7065474                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        19694                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        19694                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        16484                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        16484                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15594156                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15594156                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15594156                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15594156                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       183493                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       183493                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          807                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          807                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       184300                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        184300                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       184300                       # number of overall misses
system.cpu6.dcache.overall_misses::total       184300                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  20584167372                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  20584167372                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     68880242                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     68880242                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  20653047614                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  20653047614                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  20653047614                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  20653047614                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8712175                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8712175                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7066281                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7066281                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        19694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        19694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        16484                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        16484                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15778456                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15778456                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15778456                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15778456                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021062                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021062                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000114                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000114                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011680                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011680                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011680                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011680                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 112179.578360                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 112179.578360                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 85353.459727                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 85353.459727                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 112062.114021                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 112062.114021                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 112062.114021                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 112062.114021                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        13692                       # number of writebacks
system.cpu6.dcache.writebacks::total            13692                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       111182                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       111182                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          673                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          673                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       111855                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       111855                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       111855                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       111855                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        72311                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        72311                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          134                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        72445                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        72445                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        72445                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        72445                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   7037380590                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   7037380590                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      8849604                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      8849604                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   7046230194                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   7046230194                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   7046230194                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   7046230194                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008300                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008300                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004591                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004591                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004591                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004591                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 97321.024325                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 97321.024325                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66041.820896                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66041.820896                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 97263.167838                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 97263.167838                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 97263.167838                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 97263.167838                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               519.076107                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1012173687                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1942751.798464                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    37.076107                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.059417                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.831853                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12165595                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12165595                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12165595                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12165595                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12165595                       # number of overall hits
system.cpu7.icache.overall_hits::total       12165595                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           47                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           47                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           47                       # number of overall misses
system.cpu7.icache.overall_misses::total           47                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7638232                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7638232                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7638232                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7638232                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7638232                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7638232                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12165642                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12165642                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12165642                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12165642                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12165642                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12165642                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 162515.574468                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 162515.574468                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 162515.574468                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 162515.574468                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 162515.574468                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 162515.574468                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6307262                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6307262                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6307262                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6307262                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6307262                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6307262                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 161724.666667                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 161724.666667                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 161724.666667                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 161724.666667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 161724.666667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 161724.666667                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 55983                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               172658472                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 56239                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3070.084319                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.809711                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.190289                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.913319                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.086681                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8577603                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8577603                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7262205                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7262205                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        17693                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        17693                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        16711                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        16711                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15839808                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15839808                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15839808                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15839808                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       191424                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       191424                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         3811                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         3811                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       195235                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        195235                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       195235                       # number of overall misses
system.cpu7.dcache.overall_misses::total       195235                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  22863609959                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  22863609959                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    480178294                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    480178294                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  23343788253                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  23343788253                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  23343788253                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  23343788253                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8769027                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8769027                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7266016                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7266016                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        17693                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        17693                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        16711                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        16711                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     16035043                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     16035043                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     16035043                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     16035043                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021830                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021830                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000524                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000524                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012176                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012176                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012176                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012176                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 119439.620732                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 119439.620732                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 125997.977959                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 125997.977959                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 119567.640295                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 119567.640295                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 119567.640295                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 119567.640295                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        22584                       # number of writebacks
system.cpu7.dcache.writebacks::total            22584                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       135602                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       135602                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         3650                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         3650                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       139252                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       139252                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       139252                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       139252                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        55822                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        55822                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          161                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          161                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        55983                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        55983                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        55983                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        55983                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   5201486439                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5201486439                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     11230816                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     11230816                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   5212717255                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5212717255                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   5212717255                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5212717255                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006366                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006366                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003491                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003491                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003491                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003491                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93179.865268                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 93179.865268                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 69756.621118                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 69756.621118                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 93112.502992                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 93112.502992                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 93112.502992                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 93112.502992                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
