<stg><name>relu<ap_fixed,ap_fixed<7,1,0,0,0>,relu_config4></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:0  %data_63_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_63_V_read)

]]></Node>
<StgValue><ssdm name="data_63_V_read_1"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1  %data_62_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_62_V_read)

]]></Node>
<StgValue><ssdm name="data_62_V_read_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:2  %data_61_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_61_V_read)

]]></Node>
<StgValue><ssdm name="data_61_V_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:3  %data_60_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_60_V_read)

]]></Node>
<StgValue><ssdm name="data_60_V_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:4  %data_59_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_59_V_read)

]]></Node>
<StgValue><ssdm name="data_59_V_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:5  %data_58_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_58_V_read)

]]></Node>
<StgValue><ssdm name="data_58_V_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:6  %data_57_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_57_V_read)

]]></Node>
<StgValue><ssdm name="data_57_V_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:7  %data_56_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_56_V_read)

]]></Node>
<StgValue><ssdm name="data_56_V_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:8  %data_55_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_55_V_read)

]]></Node>
<StgValue><ssdm name="data_55_V_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:9  %data_54_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_54_V_read)

]]></Node>
<StgValue><ssdm name="data_54_V_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:10  %data_53_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_53_V_read)

]]></Node>
<StgValue><ssdm name="data_53_V_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:11  %data_52_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_52_V_read)

]]></Node>
<StgValue><ssdm name="data_52_V_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:12  %data_51_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_51_V_read)

]]></Node>
<StgValue><ssdm name="data_51_V_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:13  %data_50_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_50_V_read)

]]></Node>
<StgValue><ssdm name="data_50_V_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:14  %data_49_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_49_V_read)

]]></Node>
<StgValue><ssdm name="data_49_V_read_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:15  %data_48_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_48_V_read)

]]></Node>
<StgValue><ssdm name="data_48_V_read_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:16  %data_47_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_47_V_read)

]]></Node>
<StgValue><ssdm name="data_47_V_read_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:17  %data_46_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_46_V_read)

]]></Node>
<StgValue><ssdm name="data_46_V_read_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:18  %data_45_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_45_V_read)

]]></Node>
<StgValue><ssdm name="data_45_V_read_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:19  %data_44_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_44_V_read)

]]></Node>
<StgValue><ssdm name="data_44_V_read_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:20  %data_43_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_43_V_read)

]]></Node>
<StgValue><ssdm name="data_43_V_read_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:21  %data_42_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_42_V_read)

]]></Node>
<StgValue><ssdm name="data_42_V_read_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:22  %data_41_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_41_V_read)

]]></Node>
<StgValue><ssdm name="data_41_V_read_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:23  %data_40_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_40_V_read)

]]></Node>
<StgValue><ssdm name="data_40_V_read_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:24  %data_39_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_39_V_read)

]]></Node>
<StgValue><ssdm name="data_39_V_read_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:25  %data_38_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_38_V_read)

]]></Node>
<StgValue><ssdm name="data_38_V_read_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:26  %data_37_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_37_V_read)

]]></Node>
<StgValue><ssdm name="data_37_V_read_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:27  %data_36_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_36_V_read)

]]></Node>
<StgValue><ssdm name="data_36_V_read_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:28  %data_35_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_35_V_read)

]]></Node>
<StgValue><ssdm name="data_35_V_read_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:29  %data_34_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_34_V_read)

]]></Node>
<StgValue><ssdm name="data_34_V_read_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:30  %data_33_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_33_V_read)

]]></Node>
<StgValue><ssdm name="data_33_V_read_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:31  %data_32_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_32_V_read)

]]></Node>
<StgValue><ssdm name="data_32_V_read_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:32  %data_31_V_read31 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_31_V_read)

]]></Node>
<StgValue><ssdm name="data_31_V_read31"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:33  %data_30_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_30_V_read)

]]></Node>
<StgValue><ssdm name="data_30_V_read_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:34  %data_29_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_29_V_read)

]]></Node>
<StgValue><ssdm name="data_29_V_read_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:35  %data_28_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_28_V_read)

]]></Node>
<StgValue><ssdm name="data_28_V_read_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:36  %data_27_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_27_V_read)

]]></Node>
<StgValue><ssdm name="data_27_V_read_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:37  %data_26_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_26_V_read)

]]></Node>
<StgValue><ssdm name="data_26_V_read_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:38  %data_25_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_25_V_read)

]]></Node>
<StgValue><ssdm name="data_25_V_read_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:39  %data_24_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_24_V_read)

]]></Node>
<StgValue><ssdm name="data_24_V_read_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:40  %data_23_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_23_V_read)

]]></Node>
<StgValue><ssdm name="data_23_V_read_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:41  %data_22_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_22_V_read)

]]></Node>
<StgValue><ssdm name="data_22_V_read_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:42  %data_21_V_read21 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_21_V_read)

]]></Node>
<StgValue><ssdm name="data_21_V_read21"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:43  %data_20_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_20_V_read)

]]></Node>
<StgValue><ssdm name="data_20_V_read_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:44  %data_19_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_19_V_read)

]]></Node>
<StgValue><ssdm name="data_19_V_read_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:45  %data_18_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_18_V_read)

]]></Node>
<StgValue><ssdm name="data_18_V_read_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:46  %data_17_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_17_V_read)

]]></Node>
<StgValue><ssdm name="data_17_V_read_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:47  %data_16_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_16_V_read)

]]></Node>
<StgValue><ssdm name="data_16_V_read_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:48  %data_15_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_15_V_read)

]]></Node>
<StgValue><ssdm name="data_15_V_read_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:49  %data_14_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_14_V_read)

]]></Node>
<StgValue><ssdm name="data_14_V_read_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:50  %data_13_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_13_V_read)

]]></Node>
<StgValue><ssdm name="data_13_V_read_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:51  %data_12_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_12_V_read)

]]></Node>
<StgValue><ssdm name="data_12_V_read_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:52  %data_11_V_read11 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_11_V_read)

]]></Node>
<StgValue><ssdm name="data_11_V_read11"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:53  %data_10_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_10_V_read)

]]></Node>
<StgValue><ssdm name="data_10_V_read_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:54  %data_9_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_9_V_read)

]]></Node>
<StgValue><ssdm name="data_9_V_read_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:55  %data_8_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)

]]></Node>
<StgValue><ssdm name="data_8_V_read_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:56  %data_7_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:57  %data_6_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:58  %data_4_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_3"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:59  %data_3_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_3"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:60  %data_2_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_3"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:61  %data_1_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_3"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:62  %data_0_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_3"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_7:63  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_7:64  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln72"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_7:65  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str27, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:66  %icmp_ln1494 = icmp sgt i16 %data_0_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:67  %trunc_ln = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_0_V_read_3, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:68  %tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:69  %tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_3, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:70  %zext_ln415 = zext i1 %tmp_122 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="0"/>
<literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:71  %zext_ln415_60 = zext i1 %tmp_122 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_60"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="0"/>
<literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:72  %trunc_ln415_s = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_0_V_read_3, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_s"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:73  %add_ln415 = add i7 %zext_ln415, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="0"/>
<literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:74  %add_ln416 = add i6 %trunc_ln415_s, %zext_ln415_60

]]></Node>
<StgValue><ssdm name="add_ln416"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:75  %tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:76  %xor_ln416 = xor i1 %tmp_123, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:77  %and_ln416 = and i1 %tmp_121, %xor_ln416

]]></Node>
<StgValue><ssdm name="and_ln416"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:78  %tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:79  %p_Result_s = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_0_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="and_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:80  %icmp_ln879 = icmp eq i5 %p_Result_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="and_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:81  %icmp_ln768 = icmp eq i5 %p_Result_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:82  %select_ln777 = select i1 %and_ln416, i1 %icmp_ln879, i1 %icmp_ln768

]]></Node>
<StgValue><ssdm name="select_ln777"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:83  %xor_ln785 = xor i1 %select_ln777, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:84  %or_ln340 = or i1 %tmp_124, %xor_ln785

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:85  %select_ln340 = select i1 %or_ln340, i6 -1, i6 %add_ln416

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:86  %select_ln1494 = select i1 %icmp_ln1494, i6 %select_ln340, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:87  %zext_ln1494 = zext i6 %select_ln1494 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:88  %icmp_ln1494_1 = icmp sgt i16 %data_1_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:89  %trunc_ln708_s = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_1_V_read_3, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:90  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:91  %tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_3, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:92  %zext_ln415_61 = zext i1 %tmp_126 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_61"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_1" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:93  %zext_ln415_62 = zext i1 %tmp_126 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_62"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_1" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:94  %trunc_ln415_30 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_1_V_read_3, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_30"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:95  %add_ln415_30 = add i7 %zext_ln415_61, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="add_ln415_30"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_1" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:96  %add_ln416_30 = add i6 %trunc_ln415_30, %zext_ln415_62

]]></Node>
<StgValue><ssdm name="add_ln416_30"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:97  %tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_30, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:98  %xor_ln416_30 = xor i1 %tmp_127, true

]]></Node>
<StgValue><ssdm name="xor_ln416_30"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:99  %and_ln416_30 = and i1 %tmp_125, %xor_ln416_30

]]></Node>
<StgValue><ssdm name="and_ln416_30"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:100  %tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_30, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:101  %p_Result_11_1 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_1_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
<literal name="and_ln416_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:102  %icmp_ln879_30 = icmp eq i5 %p_Result_11_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_30"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
<literal name="and_ln416_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:103  %icmp_ln768_30 = icmp eq i5 %p_Result_11_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_30"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:104  %select_ln777_30 = select i1 %and_ln416_30, i1 %icmp_ln879_30, i1 %icmp_ln768_30

]]></Node>
<StgValue><ssdm name="select_ln777_30"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:105  %xor_ln785_1 = xor i1 %select_ln777_30, true

]]></Node>
<StgValue><ssdm name="xor_ln785_1"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:106  %or_ln340_1 = or i1 %tmp_128, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:107  %select_ln340_1 = select i1 %or_ln340_1, i6 -1, i6 %add_ln416_30

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:108  %select_ln1494_30 = select i1 %icmp_ln1494_1, i6 %select_ln340_1, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_30"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:109  %zext_ln1494_30 = zext i6 %select_ln1494_30 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_30"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:110  %icmp_ln1494_2 = icmp sgt i16 %data_2_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:111  %trunc_ln708_29 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_2_V_read_3, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_29"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:112  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:113  %tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_3, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:114  %zext_ln415_63 = zext i1 %tmp_130 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_63"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_2" val="0"/>
<literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:115  %zext_ln415_64 = zext i1 %tmp_130 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_64"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_2" val="0"/>
<literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:116  %trunc_ln415_31 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_2_V_read_3, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_31"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:117  %add_ln415_31 = add i7 %zext_ln415_63, %trunc_ln708_29

]]></Node>
<StgValue><ssdm name="add_ln415_31"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_2" val="0"/>
<literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:118  %add_ln416_31 = add i6 %trunc_ln415_31, %zext_ln415_64

]]></Node>
<StgValue><ssdm name="add_ln416_31"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:119  %tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_31, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:120  %xor_ln416_31 = xor i1 %tmp_131, true

]]></Node>
<StgValue><ssdm name="xor_ln416_31"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:121  %and_ln416_31 = and i1 %tmp_129, %xor_ln416_31

]]></Node>
<StgValue><ssdm name="and_ln416_31"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:122  %tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_31, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:123  %p_Result_11_2 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_2_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_2"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
<literal name="and_ln416_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:124  %icmp_ln879_31 = icmp eq i5 %p_Result_11_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_31"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
<literal name="and_ln416_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:125  %icmp_ln768_31 = icmp eq i5 %p_Result_11_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_31"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:126  %select_ln777_31 = select i1 %and_ln416_31, i1 %icmp_ln879_31, i1 %icmp_ln768_31

]]></Node>
<StgValue><ssdm name="select_ln777_31"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:127  %xor_ln785_2 = xor i1 %select_ln777_31, true

]]></Node>
<StgValue><ssdm name="xor_ln785_2"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:128  %or_ln340_2 = or i1 %tmp_132, %xor_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln340_2"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:129  %select_ln340_2 = select i1 %or_ln340_2, i6 -1, i6 %add_ln416_31

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:130  %select_ln1494_31 = select i1 %icmp_ln1494_2, i6 %select_ln340_2, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_31"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:131  %zext_ln1494_31 = zext i6 %select_ln1494_31 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_31"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:132  %icmp_ln1494_3 = icmp sgt i16 %data_3_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_3"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:133  %trunc_ln708_30 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_3_V_read_3, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_30"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:134  %tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:135  %tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_3, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:136  %zext_ln415_65 = zext i1 %tmp_134 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_65"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_3" val="0"/>
<literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:137  %zext_ln415_66 = zext i1 %tmp_134 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_66"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_3" val="0"/>
<literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:138  %trunc_ln415_32 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_3_V_read_3, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_32"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:139  %add_ln415_32 = add i7 %zext_ln415_65, %trunc_ln708_30

]]></Node>
<StgValue><ssdm name="add_ln415_32"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_3" val="0"/>
<literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:140  %add_ln416_32 = add i6 %trunc_ln415_32, %zext_ln415_66

]]></Node>
<StgValue><ssdm name="add_ln416_32"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:141  %tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_32, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:142  %xor_ln416_32 = xor i1 %tmp_135, true

]]></Node>
<StgValue><ssdm name="xor_ln416_32"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:143  %and_ln416_32 = and i1 %tmp_133, %xor_ln416_32

]]></Node>
<StgValue><ssdm name="and_ln416_32"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:144  %tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_32, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:145  %p_Result_11_3 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_3_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_3"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
<literal name="and_ln416_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:146  %icmp_ln879_32 = icmp eq i5 %p_Result_11_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_32"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
<literal name="and_ln416_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:147  %icmp_ln768_32 = icmp eq i5 %p_Result_11_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_32"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:148  %select_ln777_32 = select i1 %and_ln416_32, i1 %icmp_ln879_32, i1 %icmp_ln768_32

]]></Node>
<StgValue><ssdm name="select_ln777_32"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:149  %xor_ln785_3 = xor i1 %select_ln777_32, true

]]></Node>
<StgValue><ssdm name="xor_ln785_3"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:150  %or_ln340_3 = or i1 %tmp_136, %xor_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln340_3"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:151  %select_ln340_3 = select i1 %or_ln340_3, i6 -1, i6 %add_ln416_32

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:152  %select_ln1494_32 = select i1 %icmp_ln1494_3, i6 %select_ln340_3, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_32"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:153  %zext_ln1494_32 = zext i6 %select_ln1494_32 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_32"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:154  %icmp_ln1494_4 = icmp sgt i16 %data_4_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_4"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:155  %trunc_ln708_31 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_4_V_read_3, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_31"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:156  %tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_4_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:157  %tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_4_V_read_3, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:158  %zext_ln415_67 = zext i1 %tmp_138 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_67"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_4" val="0"/>
<literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:159  %zext_ln415_68 = zext i1 %tmp_138 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_68"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_4" val="0"/>
<literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:160  %trunc_ln415_33 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_4_V_read_3, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_33"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:161  %add_ln415_33 = add i7 %zext_ln415_67, %trunc_ln708_31

]]></Node>
<StgValue><ssdm name="add_ln415_33"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_4" val="0"/>
<literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:162  %add_ln416_33 = add i6 %trunc_ln415_33, %zext_ln415_68

]]></Node>
<StgValue><ssdm name="add_ln416_33"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:163  %tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_33, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:164  %xor_ln416_33 = xor i1 %tmp_139, true

]]></Node>
<StgValue><ssdm name="xor_ln416_33"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:165  %and_ln416_33 = and i1 %tmp_137, %xor_ln416_33

]]></Node>
<StgValue><ssdm name="and_ln416_33"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:166  %tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_33, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:167  %p_Result_11_4 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_4_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_4"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
<literal name="and_ln416_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:168  %icmp_ln879_33 = icmp eq i5 %p_Result_11_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_33"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
<literal name="and_ln416_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:169  %icmp_ln768_33 = icmp eq i5 %p_Result_11_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_33"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:170  %select_ln777_33 = select i1 %and_ln416_33, i1 %icmp_ln879_33, i1 %icmp_ln768_33

]]></Node>
<StgValue><ssdm name="select_ln777_33"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:171  %xor_ln785_4 = xor i1 %select_ln777_33, true

]]></Node>
<StgValue><ssdm name="xor_ln785_4"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:172  %or_ln340_4 = or i1 %tmp_140, %xor_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln340_4"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:173  %select_ln340_4 = select i1 %or_ln340_4, i6 -1, i6 %add_ln416_33

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:174  %select_ln1494_33 = select i1 %icmp_ln1494_4, i6 %select_ln340_4, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_33"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:175  %zext_ln1494_33 = zext i6 %select_ln1494_33 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_33"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:176  %icmp_ln1494_6 = icmp sgt i16 %data_6_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_6"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:177  %trunc_ln708_32 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_6_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_32"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:178  %tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_6_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:179  %tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_6_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:180  %zext_ln415_69 = zext i1 %tmp_142 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_69"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_6" val="0"/>
<literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:181  %zext_ln415_70 = zext i1 %tmp_142 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_70"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_6" val="0"/>
<literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:182  %trunc_ln415_34 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_6_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_34"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:183  %add_ln415_34 = add i7 %zext_ln415_69, %trunc_ln708_32

]]></Node>
<StgValue><ssdm name="add_ln415_34"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_6" val="0"/>
<literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:184  %add_ln416_34 = add i6 %trunc_ln415_34, %zext_ln415_70

]]></Node>
<StgValue><ssdm name="add_ln416_34"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:185  %tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_34, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:186  %xor_ln416_34 = xor i1 %tmp_143, true

]]></Node>
<StgValue><ssdm name="xor_ln416_34"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:187  %and_ln416_34 = and i1 %tmp_141, %xor_ln416_34

]]></Node>
<StgValue><ssdm name="and_ln416_34"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:188  %tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_34, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:189  %p_Result_11_6 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_6_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_6"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
<literal name="and_ln416_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:190  %icmp_ln879_34 = icmp eq i5 %p_Result_11_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_34"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
<literal name="and_ln416_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:191  %icmp_ln768_34 = icmp eq i5 %p_Result_11_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_34"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:192  %select_ln777_34 = select i1 %and_ln416_34, i1 %icmp_ln879_34, i1 %icmp_ln768_34

]]></Node>
<StgValue><ssdm name="select_ln777_34"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:193  %xor_ln785_6 = xor i1 %select_ln777_34, true

]]></Node>
<StgValue><ssdm name="xor_ln785_6"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:194  %or_ln340_6 = or i1 %tmp_144, %xor_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln340_6"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:195  %select_ln340_6 = select i1 %or_ln340_6, i6 -1, i6 %add_ln416_34

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:196  %select_ln1494_34 = select i1 %icmp_ln1494_6, i6 %select_ln340_6, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_34"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:197  %zext_ln1494_34 = zext i6 %select_ln1494_34 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_34"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:198  %icmp_ln1494_7 = icmp sgt i16 %data_7_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_7"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:199  %trunc_ln708_33 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_7_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_33"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:200  %tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_7_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:201  %tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_7_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:202  %zext_ln415_71 = zext i1 %tmp_146 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_71"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_7" val="0"/>
<literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:203  %zext_ln415_72 = zext i1 %tmp_146 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_72"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_7" val="0"/>
<literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:204  %trunc_ln415_35 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_7_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_35"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:205  %add_ln415_35 = add i7 %zext_ln415_71, %trunc_ln708_33

]]></Node>
<StgValue><ssdm name="add_ln415_35"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_7" val="0"/>
<literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:206  %add_ln416_35 = add i6 %trunc_ln415_35, %zext_ln415_72

]]></Node>
<StgValue><ssdm name="add_ln416_35"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:207  %tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_35, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:208  %xor_ln416_35 = xor i1 %tmp_147, true

]]></Node>
<StgValue><ssdm name="xor_ln416_35"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:209  %and_ln416_35 = and i1 %tmp_145, %xor_ln416_35

]]></Node>
<StgValue><ssdm name="and_ln416_35"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:210  %tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_35, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:211  %p_Result_11_7 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_7_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_7"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
<literal name="and_ln416_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:212  %icmp_ln879_35 = icmp eq i5 %p_Result_11_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_35"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
<literal name="and_ln416_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:213  %icmp_ln768_35 = icmp eq i5 %p_Result_11_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_35"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:214  %select_ln777_35 = select i1 %and_ln416_35, i1 %icmp_ln879_35, i1 %icmp_ln768_35

]]></Node>
<StgValue><ssdm name="select_ln777_35"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:215  %xor_ln785_7 = xor i1 %select_ln777_35, true

]]></Node>
<StgValue><ssdm name="xor_ln785_7"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:216  %or_ln340_7 = or i1 %tmp_148, %xor_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln340_7"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:217  %select_ln340_7 = select i1 %or_ln340_7, i6 -1, i6 %add_ln416_35

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:218  %select_ln1494_35 = select i1 %icmp_ln1494_7, i6 %select_ln340_7, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_35"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:219  %zext_ln1494_35 = zext i6 %select_ln1494_35 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_35"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:220  %icmp_ln1494_8 = icmp sgt i16 %data_8_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_8"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:221  %trunc_ln708_34 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_8_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_34"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:222  %tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_8_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:223  %tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_8_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:224  %zext_ln415_73 = zext i1 %tmp_150 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_73"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_8" val="0"/>
<literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:225  %zext_ln415_74 = zext i1 %tmp_150 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_74"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_8" val="0"/>
<literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:226  %trunc_ln415_36 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_8_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_36"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:227  %add_ln415_36 = add i7 %zext_ln415_73, %trunc_ln708_34

]]></Node>
<StgValue><ssdm name="add_ln415_36"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_8" val="0"/>
<literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:228  %add_ln416_36 = add i6 %trunc_ln415_36, %zext_ln415_74

]]></Node>
<StgValue><ssdm name="add_ln416_36"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:229  %tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_36, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:230  %xor_ln416_36 = xor i1 %tmp_151, true

]]></Node>
<StgValue><ssdm name="xor_ln416_36"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:231  %and_ln416_36 = and i1 %tmp_149, %xor_ln416_36

]]></Node>
<StgValue><ssdm name="and_ln416_36"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:232  %tmp_152 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_36, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:233  %p_Result_11_8 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_8_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_8"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
<literal name="and_ln416_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:234  %icmp_ln879_36 = icmp eq i5 %p_Result_11_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_36"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
<literal name="and_ln416_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:235  %icmp_ln768_36 = icmp eq i5 %p_Result_11_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_36"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:236  %select_ln777_36 = select i1 %and_ln416_36, i1 %icmp_ln879_36, i1 %icmp_ln768_36

]]></Node>
<StgValue><ssdm name="select_ln777_36"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:237  %xor_ln785_8 = xor i1 %select_ln777_36, true

]]></Node>
<StgValue><ssdm name="xor_ln785_8"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:238  %or_ln340_8 = or i1 %tmp_152, %xor_ln785_8

]]></Node>
<StgValue><ssdm name="or_ln340_8"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:239  %select_ln340_8 = select i1 %or_ln340_8, i6 -1, i6 %add_ln416_36

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:240  %select_ln1494_36 = select i1 %icmp_ln1494_8, i6 %select_ln340_8, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_36"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:241  %zext_ln1494_36 = zext i6 %select_ln1494_36 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_36"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:242  %icmp_ln1494_9 = icmp sgt i16 %data_9_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_9"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:243  %trunc_ln708_35 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_9_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_35"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:244  %tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_9_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:245  %tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_9_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:246  %zext_ln415_75 = zext i1 %tmp_154 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_75"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_9" val="0"/>
<literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:247  %zext_ln415_76 = zext i1 %tmp_154 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_76"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_9" val="0"/>
<literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:248  %trunc_ln415_37 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_9_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_37"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:249  %add_ln415_37 = add i7 %zext_ln415_75, %trunc_ln708_35

]]></Node>
<StgValue><ssdm name="add_ln415_37"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_9" val="0"/>
<literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:250  %add_ln416_37 = add i6 %trunc_ln415_37, %zext_ln415_76

]]></Node>
<StgValue><ssdm name="add_ln416_37"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:251  %tmp_155 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_37, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:252  %xor_ln416_37 = xor i1 %tmp_155, true

]]></Node>
<StgValue><ssdm name="xor_ln416_37"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:253  %and_ln416_37 = and i1 %tmp_153, %xor_ln416_37

]]></Node>
<StgValue><ssdm name="and_ln416_37"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:254  %tmp_156 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_37, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:255  %p_Result_11_9 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_9_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_9"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
<literal name="and_ln416_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:256  %icmp_ln879_37 = icmp eq i5 %p_Result_11_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_37"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
<literal name="and_ln416_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:257  %icmp_ln768_37 = icmp eq i5 %p_Result_11_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_37"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:258  %select_ln777_37 = select i1 %and_ln416_37, i1 %icmp_ln879_37, i1 %icmp_ln768_37

]]></Node>
<StgValue><ssdm name="select_ln777_37"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:259  %xor_ln785_9 = xor i1 %select_ln777_37, true

]]></Node>
<StgValue><ssdm name="xor_ln785_9"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:260  %or_ln340_9 = or i1 %tmp_156, %xor_ln785_9

]]></Node>
<StgValue><ssdm name="or_ln340_9"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:261  %select_ln340_9 = select i1 %or_ln340_9, i6 -1, i6 %add_ln416_37

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:262  %select_ln1494_37 = select i1 %icmp_ln1494_9, i6 %select_ln340_9, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_37"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:263  %zext_ln1494_37 = zext i6 %select_ln1494_37 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_37"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:264  %icmp_ln1494_10 = icmp sgt i16 %data_10_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_10"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:265  %trunc_ln708_36 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_10_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_36"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:266  %tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_10_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:267  %tmp_158 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_10_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:268  %zext_ln415_77 = zext i1 %tmp_158 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_77"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_10" val="0"/>
<literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:269  %zext_ln415_78 = zext i1 %tmp_158 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_78"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_10" val="0"/>
<literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:270  %trunc_ln415_38 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_10_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_38"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:271  %add_ln415_38 = add i7 %zext_ln415_77, %trunc_ln708_36

]]></Node>
<StgValue><ssdm name="add_ln415_38"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_10" val="0"/>
<literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:272  %add_ln416_38 = add i6 %trunc_ln415_38, %zext_ln415_78

]]></Node>
<StgValue><ssdm name="add_ln416_38"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:273  %tmp_159 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_38, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:274  %xor_ln416_38 = xor i1 %tmp_159, true

]]></Node>
<StgValue><ssdm name="xor_ln416_38"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:275  %and_ln416_38 = and i1 %tmp_157, %xor_ln416_38

]]></Node>
<StgValue><ssdm name="and_ln416_38"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:276  %tmp_160 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_38, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:277  %p_Result_11_s = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_10_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_s"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
<literal name="and_ln416_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:278  %icmp_ln879_38 = icmp eq i5 %p_Result_11_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_38"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
<literal name="and_ln416_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:279  %icmp_ln768_38 = icmp eq i5 %p_Result_11_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_38"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:280  %select_ln777_38 = select i1 %and_ln416_38, i1 %icmp_ln879_38, i1 %icmp_ln768_38

]]></Node>
<StgValue><ssdm name="select_ln777_38"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:281  %xor_ln785_10 = xor i1 %select_ln777_38, true

]]></Node>
<StgValue><ssdm name="xor_ln785_10"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:282  %or_ln340_10 = or i1 %tmp_160, %xor_ln785_10

]]></Node>
<StgValue><ssdm name="or_ln340_10"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:283  %select_ln340_10 = select i1 %or_ln340_10, i6 -1, i6 %add_ln416_38

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:284  %select_ln1494_38 = select i1 %icmp_ln1494_10, i6 %select_ln340_10, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_38"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:285  %zext_ln1494_38 = zext i6 %select_ln1494_38 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_38"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:286  %icmp_ln1494_11 = icmp sgt i16 %data_11_V_read11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_11"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:287  %trunc_ln708_37 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_11_V_read11, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_37"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:288  %tmp_161 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_11_V_read11, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:289  %tmp_162 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_11_V_read11, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:290  %zext_ln415_79 = zext i1 %tmp_162 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_79"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_11" val="0"/>
<literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:291  %zext_ln415_80 = zext i1 %tmp_162 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_80"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_11" val="0"/>
<literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:292  %trunc_ln415_39 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_11_V_read11, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_39"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:293  %add_ln415_39 = add i7 %zext_ln415_79, %trunc_ln708_37

]]></Node>
<StgValue><ssdm name="add_ln415_39"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_11" val="0"/>
<literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:294  %add_ln416_39 = add i6 %trunc_ln415_39, %zext_ln415_80

]]></Node>
<StgValue><ssdm name="add_ln416_39"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:295  %tmp_163 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_39, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:296  %xor_ln416_39 = xor i1 %tmp_163, true

]]></Node>
<StgValue><ssdm name="xor_ln416_39"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:297  %and_ln416_39 = and i1 %tmp_161, %xor_ln416_39

]]></Node>
<StgValue><ssdm name="and_ln416_39"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:298  %tmp_164 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_39, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:299  %p_Result_11_5 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_11_V_read11, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_5"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
<literal name="and_ln416_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:300  %icmp_ln879_39 = icmp eq i5 %p_Result_11_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_39"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
<literal name="and_ln416_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:301  %icmp_ln768_39 = icmp eq i5 %p_Result_11_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_39"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:302  %select_ln777_39 = select i1 %and_ln416_39, i1 %icmp_ln879_39, i1 %icmp_ln768_39

]]></Node>
<StgValue><ssdm name="select_ln777_39"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:303  %xor_ln785_11 = xor i1 %select_ln777_39, true

]]></Node>
<StgValue><ssdm name="xor_ln785_11"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:304  %or_ln340_11 = or i1 %tmp_164, %xor_ln785_11

]]></Node>
<StgValue><ssdm name="or_ln340_11"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:305  %select_ln340_11 = select i1 %or_ln340_11, i6 -1, i6 %add_ln416_39

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:306  %select_ln1494_39 = select i1 %icmp_ln1494_11, i6 %select_ln340_11, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_39"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:307  %zext_ln1494_39 = zext i6 %select_ln1494_39 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_39"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:308  %icmp_ln1494_12 = icmp sgt i16 %data_12_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_12"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:309  %trunc_ln708_38 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_12_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_38"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:310  %tmp_165 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_12_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:311  %tmp_166 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_12_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:312  %zext_ln415_81 = zext i1 %tmp_166 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_81"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_12" val="0"/>
<literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:313  %zext_ln415_82 = zext i1 %tmp_166 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_82"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_12" val="0"/>
<literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:314  %trunc_ln415_40 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_12_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_40"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:315  %add_ln415_40 = add i7 %zext_ln415_81, %trunc_ln708_38

]]></Node>
<StgValue><ssdm name="add_ln415_40"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_12" val="0"/>
<literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:316  %add_ln416_40 = add i6 %trunc_ln415_40, %zext_ln415_82

]]></Node>
<StgValue><ssdm name="add_ln416_40"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:317  %tmp_167 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_40, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:318  %xor_ln416_40 = xor i1 %tmp_167, true

]]></Node>
<StgValue><ssdm name="xor_ln416_40"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:319  %and_ln416_40 = and i1 %tmp_165, %xor_ln416_40

]]></Node>
<StgValue><ssdm name="and_ln416_40"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:320  %tmp_168 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_40, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:321  %p_Result_11_10 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_12_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_10"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
<literal name="and_ln416_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:322  %icmp_ln879_40 = icmp eq i5 %p_Result_11_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_40"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
<literal name="and_ln416_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:323  %icmp_ln768_40 = icmp eq i5 %p_Result_11_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_40"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:324  %select_ln777_40 = select i1 %and_ln416_40, i1 %icmp_ln879_40, i1 %icmp_ln768_40

]]></Node>
<StgValue><ssdm name="select_ln777_40"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:325  %xor_ln785_12 = xor i1 %select_ln777_40, true

]]></Node>
<StgValue><ssdm name="xor_ln785_12"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:326  %or_ln340_12 = or i1 %tmp_168, %xor_ln785_12

]]></Node>
<StgValue><ssdm name="or_ln340_12"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:327  %select_ln340_12 = select i1 %or_ln340_12, i6 -1, i6 %add_ln416_40

]]></Node>
<StgValue><ssdm name="select_ln340_12"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:328  %select_ln1494_40 = select i1 %icmp_ln1494_12, i6 %select_ln340_12, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_40"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:329  %zext_ln1494_40 = zext i6 %select_ln1494_40 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_40"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:330  %icmp_ln1494_13 = icmp sgt i16 %data_13_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_13"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:331  %trunc_ln708_39 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_13_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_39"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:332  %tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_13_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:333  %tmp_170 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_13_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:334  %zext_ln415_83 = zext i1 %tmp_170 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_83"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_13" val="0"/>
<literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:335  %zext_ln415_84 = zext i1 %tmp_170 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_84"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_13" val="0"/>
<literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:336  %trunc_ln415_41 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_13_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_41"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:337  %add_ln415_41 = add i7 %zext_ln415_83, %trunc_ln708_39

]]></Node>
<StgValue><ssdm name="add_ln415_41"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_13" val="0"/>
<literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:338  %add_ln416_41 = add i6 %trunc_ln415_41, %zext_ln415_84

]]></Node>
<StgValue><ssdm name="add_ln416_41"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:339  %tmp_171 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_41, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:340  %xor_ln416_41 = xor i1 %tmp_171, true

]]></Node>
<StgValue><ssdm name="xor_ln416_41"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:341  %and_ln416_41 = and i1 %tmp_169, %xor_ln416_41

]]></Node>
<StgValue><ssdm name="and_ln416_41"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:342  %tmp_172 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_41, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:343  %p_Result_11_11 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_13_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_11"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
<literal name="and_ln416_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:344  %icmp_ln879_41 = icmp eq i5 %p_Result_11_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_41"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
<literal name="and_ln416_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:345  %icmp_ln768_41 = icmp eq i5 %p_Result_11_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_41"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:346  %select_ln777_41 = select i1 %and_ln416_41, i1 %icmp_ln879_41, i1 %icmp_ln768_41

]]></Node>
<StgValue><ssdm name="select_ln777_41"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:347  %xor_ln785_13 = xor i1 %select_ln777_41, true

]]></Node>
<StgValue><ssdm name="xor_ln785_13"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:348  %or_ln340_13 = or i1 %tmp_172, %xor_ln785_13

]]></Node>
<StgValue><ssdm name="or_ln340_13"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:349  %select_ln340_13 = select i1 %or_ln340_13, i6 -1, i6 %add_ln416_41

]]></Node>
<StgValue><ssdm name="select_ln340_13"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:350  %select_ln1494_41 = select i1 %icmp_ln1494_13, i6 %select_ln340_13, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_41"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:351  %zext_ln1494_41 = zext i6 %select_ln1494_41 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_41"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:352  %icmp_ln1494_14 = icmp sgt i16 %data_14_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_14"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:353  %trunc_ln708_40 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_14_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_40"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:354  %tmp_173 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_14_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:355  %tmp_174 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_14_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:356  %zext_ln415_85 = zext i1 %tmp_174 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_85"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_14" val="0"/>
<literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:357  %zext_ln415_86 = zext i1 %tmp_174 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_86"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_14" val="0"/>
<literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:358  %trunc_ln415_42 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_14_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_42"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:359  %add_ln415_42 = add i7 %zext_ln415_85, %trunc_ln708_40

]]></Node>
<StgValue><ssdm name="add_ln415_42"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_14" val="0"/>
<literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:360  %add_ln416_42 = add i6 %trunc_ln415_42, %zext_ln415_86

]]></Node>
<StgValue><ssdm name="add_ln416_42"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:361  %tmp_175 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_42, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:362  %xor_ln416_42 = xor i1 %tmp_175, true

]]></Node>
<StgValue><ssdm name="xor_ln416_42"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:363  %and_ln416_42 = and i1 %tmp_173, %xor_ln416_42

]]></Node>
<StgValue><ssdm name="and_ln416_42"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:364  %tmp_176 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_42, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:365  %p_Result_11_12 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_14_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_12"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
<literal name="and_ln416_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:366  %icmp_ln879_42 = icmp eq i5 %p_Result_11_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_42"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
<literal name="and_ln416_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:367  %icmp_ln768_42 = icmp eq i5 %p_Result_11_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_42"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:368  %select_ln777_42 = select i1 %and_ln416_42, i1 %icmp_ln879_42, i1 %icmp_ln768_42

]]></Node>
<StgValue><ssdm name="select_ln777_42"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:369  %xor_ln785_14 = xor i1 %select_ln777_42, true

]]></Node>
<StgValue><ssdm name="xor_ln785_14"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:370  %or_ln340_14 = or i1 %tmp_176, %xor_ln785_14

]]></Node>
<StgValue><ssdm name="or_ln340_14"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:371  %select_ln340_14 = select i1 %or_ln340_14, i6 -1, i6 %add_ln416_42

]]></Node>
<StgValue><ssdm name="select_ln340_14"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:372  %select_ln1494_42 = select i1 %icmp_ln1494_14, i6 %select_ln340_14, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_42"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:373  %zext_ln1494_42 = zext i6 %select_ln1494_42 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_42"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:374  %icmp_ln1494_15 = icmp sgt i16 %data_15_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_15"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:375  %trunc_ln708_41 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_15_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_41"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:376  %tmp_177 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_15_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:377  %tmp_178 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_15_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:378  %zext_ln415_87 = zext i1 %tmp_178 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_87"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_15" val="0"/>
<literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:379  %zext_ln415_88 = zext i1 %tmp_178 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_88"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_15" val="0"/>
<literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:380  %trunc_ln415_43 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_15_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_43"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:381  %add_ln415_43 = add i7 %zext_ln415_87, %trunc_ln708_41

]]></Node>
<StgValue><ssdm name="add_ln415_43"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_15" val="0"/>
<literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:382  %add_ln416_43 = add i6 %trunc_ln415_43, %zext_ln415_88

]]></Node>
<StgValue><ssdm name="add_ln416_43"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:383  %tmp_179 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_43, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:384  %xor_ln416_43 = xor i1 %tmp_179, true

]]></Node>
<StgValue><ssdm name="xor_ln416_43"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:385  %and_ln416_43 = and i1 %tmp_177, %xor_ln416_43

]]></Node>
<StgValue><ssdm name="and_ln416_43"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:386  %tmp_180 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_43, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:387  %p_Result_11_13 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_15_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_13"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
<literal name="and_ln416_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:388  %icmp_ln879_43 = icmp eq i5 %p_Result_11_13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_43"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
<literal name="and_ln416_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:389  %icmp_ln768_43 = icmp eq i5 %p_Result_11_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_43"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:390  %select_ln777_43 = select i1 %and_ln416_43, i1 %icmp_ln879_43, i1 %icmp_ln768_43

]]></Node>
<StgValue><ssdm name="select_ln777_43"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:391  %xor_ln785_15 = xor i1 %select_ln777_43, true

]]></Node>
<StgValue><ssdm name="xor_ln785_15"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:392  %or_ln340_15 = or i1 %tmp_180, %xor_ln785_15

]]></Node>
<StgValue><ssdm name="or_ln340_15"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:393  %select_ln340_15 = select i1 %or_ln340_15, i6 -1, i6 %add_ln416_43

]]></Node>
<StgValue><ssdm name="select_ln340_15"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:394  %select_ln1494_43 = select i1 %icmp_ln1494_15, i6 %select_ln340_15, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_43"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:395  %zext_ln1494_43 = zext i6 %select_ln1494_43 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_43"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:396  %icmp_ln1494_16 = icmp sgt i16 %data_16_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_16"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:397  %trunc_ln708_42 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_16_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_42"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:398  %tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_16_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:399  %tmp_182 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_16_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:400  %zext_ln415_89 = zext i1 %tmp_182 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_89"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_16" val="0"/>
<literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:401  %zext_ln415_90 = zext i1 %tmp_182 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_90"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_16" val="0"/>
<literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:402  %trunc_ln415_44 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_16_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_44"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:403  %add_ln415_44 = add i7 %zext_ln415_89, %trunc_ln708_42

]]></Node>
<StgValue><ssdm name="add_ln415_44"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_16" val="0"/>
<literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:404  %add_ln416_44 = add i6 %trunc_ln415_44, %zext_ln415_90

]]></Node>
<StgValue><ssdm name="add_ln416_44"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:405  %tmp_183 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_44, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:406  %xor_ln416_44 = xor i1 %tmp_183, true

]]></Node>
<StgValue><ssdm name="xor_ln416_44"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:407  %and_ln416_44 = and i1 %tmp_181, %xor_ln416_44

]]></Node>
<StgValue><ssdm name="and_ln416_44"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:408  %tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_44, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:409  %p_Result_11_14 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_16_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_14"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
<literal name="and_ln416_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:410  %icmp_ln879_44 = icmp eq i5 %p_Result_11_14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_44"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
<literal name="and_ln416_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:411  %icmp_ln768_44 = icmp eq i5 %p_Result_11_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_44"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:412  %select_ln777_44 = select i1 %and_ln416_44, i1 %icmp_ln879_44, i1 %icmp_ln768_44

]]></Node>
<StgValue><ssdm name="select_ln777_44"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:413  %xor_ln785_16 = xor i1 %select_ln777_44, true

]]></Node>
<StgValue><ssdm name="xor_ln785_16"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:414  %or_ln340_16 = or i1 %tmp_184, %xor_ln785_16

]]></Node>
<StgValue><ssdm name="or_ln340_16"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:415  %select_ln340_16 = select i1 %or_ln340_16, i6 -1, i6 %add_ln416_44

]]></Node>
<StgValue><ssdm name="select_ln340_16"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:416  %select_ln1494_44 = select i1 %icmp_ln1494_16, i6 %select_ln340_16, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_44"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:417  %zext_ln1494_44 = zext i6 %select_ln1494_44 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_44"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:418  %icmp_ln1494_17 = icmp sgt i16 %data_17_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_17"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:419  %trunc_ln708_43 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_17_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_43"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:420  %tmp_185 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_17_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:421  %tmp_186 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_17_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:422  %zext_ln415_91 = zext i1 %tmp_186 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_91"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_17" val="0"/>
<literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:423  %zext_ln415_92 = zext i1 %tmp_186 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_92"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_17" val="0"/>
<literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:424  %trunc_ln415_45 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_17_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_45"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:425  %add_ln415_45 = add i7 %zext_ln415_91, %trunc_ln708_43

]]></Node>
<StgValue><ssdm name="add_ln415_45"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_17" val="0"/>
<literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:426  %add_ln416_45 = add i6 %trunc_ln415_45, %zext_ln415_92

]]></Node>
<StgValue><ssdm name="add_ln416_45"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:427  %tmp_187 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_45, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:428  %xor_ln416_45 = xor i1 %tmp_187, true

]]></Node>
<StgValue><ssdm name="xor_ln416_45"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:429  %and_ln416_45 = and i1 %tmp_185, %xor_ln416_45

]]></Node>
<StgValue><ssdm name="and_ln416_45"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:430  %tmp_188 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_45, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:431  %p_Result_11_15 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_17_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_15"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
<literal name="and_ln416_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:432  %icmp_ln879_45 = icmp eq i5 %p_Result_11_15, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_45"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
<literal name="and_ln416_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:433  %icmp_ln768_45 = icmp eq i5 %p_Result_11_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_45"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:434  %select_ln777_45 = select i1 %and_ln416_45, i1 %icmp_ln879_45, i1 %icmp_ln768_45

]]></Node>
<StgValue><ssdm name="select_ln777_45"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:435  %xor_ln785_17 = xor i1 %select_ln777_45, true

]]></Node>
<StgValue><ssdm name="xor_ln785_17"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:436  %or_ln340_17 = or i1 %tmp_188, %xor_ln785_17

]]></Node>
<StgValue><ssdm name="or_ln340_17"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:437  %select_ln340_17 = select i1 %or_ln340_17, i6 -1, i6 %add_ln416_45

]]></Node>
<StgValue><ssdm name="select_ln340_17"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:438  %select_ln1494_45 = select i1 %icmp_ln1494_17, i6 %select_ln340_17, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_45"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:439  %zext_ln1494_45 = zext i6 %select_ln1494_45 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_45"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:440  %icmp_ln1494_18 = icmp sgt i16 %data_18_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_18"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:441  %trunc_ln708_44 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_18_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_44"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:442  %tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_18_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:443  %tmp_190 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_18_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:444  %zext_ln415_93 = zext i1 %tmp_190 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_93"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_18" val="0"/>
<literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:445  %zext_ln415_94 = zext i1 %tmp_190 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_94"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_18" val="0"/>
<literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:446  %trunc_ln415_46 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_18_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_46"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:447  %add_ln415_46 = add i7 %zext_ln415_93, %trunc_ln708_44

]]></Node>
<StgValue><ssdm name="add_ln415_46"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_18" val="0"/>
<literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:448  %add_ln416_46 = add i6 %trunc_ln415_46, %zext_ln415_94

]]></Node>
<StgValue><ssdm name="add_ln416_46"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:449  %tmp_191 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_46, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:450  %xor_ln416_46 = xor i1 %tmp_191, true

]]></Node>
<StgValue><ssdm name="xor_ln416_46"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:451  %and_ln416_46 = and i1 %tmp_189, %xor_ln416_46

]]></Node>
<StgValue><ssdm name="and_ln416_46"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:452  %tmp_192 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_46, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:453  %p_Result_11_16 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_18_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_16"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
<literal name="and_ln416_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:454  %icmp_ln879_46 = icmp eq i5 %p_Result_11_16, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_46"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
<literal name="and_ln416_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:455  %icmp_ln768_46 = icmp eq i5 %p_Result_11_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_46"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:456  %select_ln777_46 = select i1 %and_ln416_46, i1 %icmp_ln879_46, i1 %icmp_ln768_46

]]></Node>
<StgValue><ssdm name="select_ln777_46"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:457  %xor_ln785_18 = xor i1 %select_ln777_46, true

]]></Node>
<StgValue><ssdm name="xor_ln785_18"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:458  %or_ln340_18 = or i1 %tmp_192, %xor_ln785_18

]]></Node>
<StgValue><ssdm name="or_ln340_18"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:459  %select_ln340_18 = select i1 %or_ln340_18, i6 -1, i6 %add_ln416_46

]]></Node>
<StgValue><ssdm name="select_ln340_18"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:460  %select_ln1494_46 = select i1 %icmp_ln1494_18, i6 %select_ln340_18, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_46"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:461  %zext_ln1494_46 = zext i6 %select_ln1494_46 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_46"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:462  %icmp_ln1494_19 = icmp sgt i16 %data_19_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_19"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:463  %trunc_ln708_45 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_19_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_45"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:464  %tmp_193 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_19_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:465  %tmp_194 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_19_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:466  %zext_ln415_95 = zext i1 %tmp_194 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_95"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_19" val="0"/>
<literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:467  %zext_ln415_96 = zext i1 %tmp_194 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_96"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_19" val="0"/>
<literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:468  %trunc_ln415_47 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_19_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_47"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:469  %add_ln415_47 = add i7 %zext_ln415_95, %trunc_ln708_45

]]></Node>
<StgValue><ssdm name="add_ln415_47"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_19" val="0"/>
<literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:470  %add_ln416_47 = add i6 %trunc_ln415_47, %zext_ln415_96

]]></Node>
<StgValue><ssdm name="add_ln416_47"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:471  %tmp_195 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_47, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:472  %xor_ln416_47 = xor i1 %tmp_195, true

]]></Node>
<StgValue><ssdm name="xor_ln416_47"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:473  %and_ln416_47 = and i1 %tmp_193, %xor_ln416_47

]]></Node>
<StgValue><ssdm name="and_ln416_47"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:474  %tmp_196 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_47, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:475  %p_Result_11_17 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_19_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_17"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
<literal name="and_ln416_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:476  %icmp_ln879_47 = icmp eq i5 %p_Result_11_17, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_47"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
<literal name="and_ln416_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:477  %icmp_ln768_47 = icmp eq i5 %p_Result_11_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_47"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:478  %select_ln777_47 = select i1 %and_ln416_47, i1 %icmp_ln879_47, i1 %icmp_ln768_47

]]></Node>
<StgValue><ssdm name="select_ln777_47"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:479  %xor_ln785_19 = xor i1 %select_ln777_47, true

]]></Node>
<StgValue><ssdm name="xor_ln785_19"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:480  %or_ln340_19 = or i1 %tmp_196, %xor_ln785_19

]]></Node>
<StgValue><ssdm name="or_ln340_19"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:481  %select_ln340_19 = select i1 %or_ln340_19, i6 -1, i6 %add_ln416_47

]]></Node>
<StgValue><ssdm name="select_ln340_19"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:482  %select_ln1494_47 = select i1 %icmp_ln1494_19, i6 %select_ln340_19, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_47"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:483  %zext_ln1494_47 = zext i6 %select_ln1494_47 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_47"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:484  %icmp_ln1494_20 = icmp sgt i16 %data_20_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_20"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:485  %trunc_ln708_46 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_20_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_46"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:486  %tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_20_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:487  %tmp_198 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_20_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:488  %zext_ln415_97 = zext i1 %tmp_198 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_97"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_20" val="0"/>
<literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:489  %zext_ln415_98 = zext i1 %tmp_198 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_98"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_20" val="0"/>
<literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:490  %trunc_ln415_48 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_20_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_48"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:491  %add_ln415_48 = add i7 %zext_ln415_97, %trunc_ln708_46

]]></Node>
<StgValue><ssdm name="add_ln415_48"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_20" val="0"/>
<literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:492  %add_ln416_48 = add i6 %trunc_ln415_48, %zext_ln415_98

]]></Node>
<StgValue><ssdm name="add_ln416_48"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:493  %tmp_199 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_48, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:494  %xor_ln416_48 = xor i1 %tmp_199, true

]]></Node>
<StgValue><ssdm name="xor_ln416_48"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:495  %and_ln416_48 = and i1 %tmp_197, %xor_ln416_48

]]></Node>
<StgValue><ssdm name="and_ln416_48"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:496  %tmp_200 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_48, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:497  %p_Result_11_18 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_20_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_18"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
<literal name="and_ln416_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:498  %icmp_ln879_48 = icmp eq i5 %p_Result_11_18, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_48"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
<literal name="and_ln416_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:499  %icmp_ln768_48 = icmp eq i5 %p_Result_11_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_48"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:500  %select_ln777_48 = select i1 %and_ln416_48, i1 %icmp_ln879_48, i1 %icmp_ln768_48

]]></Node>
<StgValue><ssdm name="select_ln777_48"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:501  %xor_ln785_20 = xor i1 %select_ln777_48, true

]]></Node>
<StgValue><ssdm name="xor_ln785_20"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:502  %or_ln340_20 = or i1 %tmp_200, %xor_ln785_20

]]></Node>
<StgValue><ssdm name="or_ln340_20"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:503  %select_ln340_20 = select i1 %or_ln340_20, i6 -1, i6 %add_ln416_48

]]></Node>
<StgValue><ssdm name="select_ln340_20"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:504  %select_ln1494_48 = select i1 %icmp_ln1494_20, i6 %select_ln340_20, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_48"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:505  %zext_ln1494_48 = zext i6 %select_ln1494_48 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_48"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:506  %icmp_ln1494_21 = icmp sgt i16 %data_21_V_read21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_21"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:507  %trunc_ln708_47 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_21_V_read21, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_47"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:508  %tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_21_V_read21, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:509  %tmp_202 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_21_V_read21, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:510  %zext_ln415_99 = zext i1 %tmp_202 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_99"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_21" val="0"/>
<literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:511  %zext_ln415_100 = zext i1 %tmp_202 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_100"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_21" val="0"/>
<literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:512  %trunc_ln415_49 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_21_V_read21, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_49"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:513  %add_ln415_49 = add i7 %zext_ln415_99, %trunc_ln708_47

]]></Node>
<StgValue><ssdm name="add_ln415_49"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_21" val="0"/>
<literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:514  %add_ln416_49 = add i6 %trunc_ln415_49, %zext_ln415_100

]]></Node>
<StgValue><ssdm name="add_ln416_49"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:515  %tmp_203 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_49, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:516  %xor_ln416_49 = xor i1 %tmp_203, true

]]></Node>
<StgValue><ssdm name="xor_ln416_49"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:517  %and_ln416_49 = and i1 %tmp_201, %xor_ln416_49

]]></Node>
<StgValue><ssdm name="and_ln416_49"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:518  %tmp_204 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_49, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:519  %p_Result_11_19 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_21_V_read21, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_19"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
<literal name="and_ln416_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:520  %icmp_ln879_49 = icmp eq i5 %p_Result_11_19, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_49"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
<literal name="and_ln416_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:521  %icmp_ln768_49 = icmp eq i5 %p_Result_11_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_49"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:522  %select_ln777_49 = select i1 %and_ln416_49, i1 %icmp_ln879_49, i1 %icmp_ln768_49

]]></Node>
<StgValue><ssdm name="select_ln777_49"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:523  %xor_ln785_21 = xor i1 %select_ln777_49, true

]]></Node>
<StgValue><ssdm name="xor_ln785_21"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:524  %or_ln340_21 = or i1 %tmp_204, %xor_ln785_21

]]></Node>
<StgValue><ssdm name="or_ln340_21"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:525  %select_ln340_21 = select i1 %or_ln340_21, i6 -1, i6 %add_ln416_49

]]></Node>
<StgValue><ssdm name="select_ln340_21"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:526  %select_ln1494_49 = select i1 %icmp_ln1494_21, i6 %select_ln340_21, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_49"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:527  %zext_ln1494_49 = zext i6 %select_ln1494_49 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_49"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:528  %icmp_ln1494_22 = icmp sgt i16 %data_22_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_22"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:529  %trunc_ln708_48 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_22_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_48"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:530  %tmp_205 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_22_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:531  %tmp_206 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_22_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:532  %zext_ln415_101 = zext i1 %tmp_206 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_101"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_22" val="0"/>
<literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:533  %zext_ln415_102 = zext i1 %tmp_206 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_102"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_22" val="0"/>
<literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:534  %trunc_ln415_50 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_22_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_50"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:535  %add_ln415_50 = add i7 %zext_ln415_101, %trunc_ln708_48

]]></Node>
<StgValue><ssdm name="add_ln415_50"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_22" val="0"/>
<literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:536  %add_ln416_50 = add i6 %trunc_ln415_50, %zext_ln415_102

]]></Node>
<StgValue><ssdm name="add_ln416_50"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:537  %tmp_207 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_50, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:538  %xor_ln416_50 = xor i1 %tmp_207, true

]]></Node>
<StgValue><ssdm name="xor_ln416_50"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:539  %and_ln416_50 = and i1 %tmp_205, %xor_ln416_50

]]></Node>
<StgValue><ssdm name="and_ln416_50"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:540  %tmp_208 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_50, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:541  %p_Result_11_20 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_22_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_20"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
<literal name="and_ln416_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:542  %icmp_ln879_50 = icmp eq i5 %p_Result_11_20, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_50"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
<literal name="and_ln416_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:543  %icmp_ln768_50 = icmp eq i5 %p_Result_11_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_50"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:544  %select_ln777_50 = select i1 %and_ln416_50, i1 %icmp_ln879_50, i1 %icmp_ln768_50

]]></Node>
<StgValue><ssdm name="select_ln777_50"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:545  %xor_ln785_22 = xor i1 %select_ln777_50, true

]]></Node>
<StgValue><ssdm name="xor_ln785_22"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:546  %or_ln340_22 = or i1 %tmp_208, %xor_ln785_22

]]></Node>
<StgValue><ssdm name="or_ln340_22"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:547  %select_ln340_22 = select i1 %or_ln340_22, i6 -1, i6 %add_ln416_50

]]></Node>
<StgValue><ssdm name="select_ln340_22"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:548  %select_ln1494_50 = select i1 %icmp_ln1494_22, i6 %select_ln340_22, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_50"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:549  %zext_ln1494_50 = zext i6 %select_ln1494_50 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_50"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:550  %icmp_ln1494_23 = icmp sgt i16 %data_23_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_23"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:551  %trunc_ln708_49 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_23_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_49"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:552  %tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_23_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:553  %tmp_210 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_23_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:554  %zext_ln415_103 = zext i1 %tmp_210 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_103"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_23" val="0"/>
<literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:555  %zext_ln415_104 = zext i1 %tmp_210 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_104"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_23" val="0"/>
<literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:556  %trunc_ln415_51 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_23_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_51"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:557  %add_ln415_51 = add i7 %zext_ln415_103, %trunc_ln708_49

]]></Node>
<StgValue><ssdm name="add_ln415_51"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_23" val="0"/>
<literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:558  %add_ln416_51 = add i6 %trunc_ln415_51, %zext_ln415_104

]]></Node>
<StgValue><ssdm name="add_ln416_51"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:559  %tmp_211 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_51, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:560  %xor_ln416_51 = xor i1 %tmp_211, true

]]></Node>
<StgValue><ssdm name="xor_ln416_51"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:561  %and_ln416_51 = and i1 %tmp_209, %xor_ln416_51

]]></Node>
<StgValue><ssdm name="and_ln416_51"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:562  %tmp_212 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_51, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:563  %p_Result_11_21 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_23_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_21"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
<literal name="and_ln416_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:564  %icmp_ln879_51 = icmp eq i5 %p_Result_11_21, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_51"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
<literal name="and_ln416_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:565  %icmp_ln768_51 = icmp eq i5 %p_Result_11_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_51"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:566  %select_ln777_51 = select i1 %and_ln416_51, i1 %icmp_ln879_51, i1 %icmp_ln768_51

]]></Node>
<StgValue><ssdm name="select_ln777_51"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:567  %xor_ln785_23 = xor i1 %select_ln777_51, true

]]></Node>
<StgValue><ssdm name="xor_ln785_23"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:568  %or_ln340_23 = or i1 %tmp_212, %xor_ln785_23

]]></Node>
<StgValue><ssdm name="or_ln340_23"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:569  %select_ln340_23 = select i1 %or_ln340_23, i6 -1, i6 %add_ln416_51

]]></Node>
<StgValue><ssdm name="select_ln340_23"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:570  %select_ln1494_51 = select i1 %icmp_ln1494_23, i6 %select_ln340_23, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_51"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:571  %zext_ln1494_51 = zext i6 %select_ln1494_51 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_51"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:572  %icmp_ln1494_24 = icmp sgt i16 %data_24_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_24"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:573  %trunc_ln708_50 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_24_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_50"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:574  %tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_24_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:575  %tmp_214 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_24_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:576  %zext_ln415_105 = zext i1 %tmp_214 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_105"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_24" val="0"/>
<literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:577  %zext_ln415_106 = zext i1 %tmp_214 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_106"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_24" val="0"/>
<literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:578  %trunc_ln415_52 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_24_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_52"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:579  %add_ln415_52 = add i7 %zext_ln415_105, %trunc_ln708_50

]]></Node>
<StgValue><ssdm name="add_ln415_52"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_24" val="0"/>
<literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:580  %add_ln416_52 = add i6 %trunc_ln415_52, %zext_ln415_106

]]></Node>
<StgValue><ssdm name="add_ln416_52"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:581  %tmp_215 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_52, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:582  %xor_ln416_52 = xor i1 %tmp_215, true

]]></Node>
<StgValue><ssdm name="xor_ln416_52"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:583  %and_ln416_52 = and i1 %tmp_213, %xor_ln416_52

]]></Node>
<StgValue><ssdm name="and_ln416_52"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:584  %tmp_216 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_52, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:585  %p_Result_11_22 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_24_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_22"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
<literal name="and_ln416_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:586  %icmp_ln879_52 = icmp eq i5 %p_Result_11_22, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_52"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
<literal name="and_ln416_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:587  %icmp_ln768_52 = icmp eq i5 %p_Result_11_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_52"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:588  %select_ln777_52 = select i1 %and_ln416_52, i1 %icmp_ln879_52, i1 %icmp_ln768_52

]]></Node>
<StgValue><ssdm name="select_ln777_52"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:589  %xor_ln785_24 = xor i1 %select_ln777_52, true

]]></Node>
<StgValue><ssdm name="xor_ln785_24"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:590  %or_ln340_24 = or i1 %tmp_216, %xor_ln785_24

]]></Node>
<StgValue><ssdm name="or_ln340_24"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:591  %select_ln340_24 = select i1 %or_ln340_24, i6 -1, i6 %add_ln416_52

]]></Node>
<StgValue><ssdm name="select_ln340_24"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:592  %select_ln1494_52 = select i1 %icmp_ln1494_24, i6 %select_ln340_24, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_52"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:593  %zext_ln1494_52 = zext i6 %select_ln1494_52 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_52"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:594  %icmp_ln1494_25 = icmp sgt i16 %data_25_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_25"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:595  %trunc_ln708_51 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_25_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_51"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:596  %tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_25_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:597  %tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_25_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:598  %zext_ln415_107 = zext i1 %tmp_218 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_107"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_25" val="0"/>
<literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:599  %zext_ln415_108 = zext i1 %tmp_218 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_108"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_25" val="0"/>
<literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:600  %trunc_ln415_53 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_25_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_53"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:601  %add_ln415_53 = add i7 %zext_ln415_107, %trunc_ln708_51

]]></Node>
<StgValue><ssdm name="add_ln415_53"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_25" val="0"/>
<literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:602  %add_ln416_53 = add i6 %trunc_ln415_53, %zext_ln415_108

]]></Node>
<StgValue><ssdm name="add_ln416_53"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:603  %tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_53, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:604  %xor_ln416_53 = xor i1 %tmp_219, true

]]></Node>
<StgValue><ssdm name="xor_ln416_53"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:605  %and_ln416_53 = and i1 %tmp_217, %xor_ln416_53

]]></Node>
<StgValue><ssdm name="and_ln416_53"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:606  %tmp_220 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_53, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:607  %p_Result_11_23 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_25_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_23"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
<literal name="and_ln416_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:608  %icmp_ln879_53 = icmp eq i5 %p_Result_11_23, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_53"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
<literal name="and_ln416_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:609  %icmp_ln768_53 = icmp eq i5 %p_Result_11_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_53"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:610  %select_ln777_53 = select i1 %and_ln416_53, i1 %icmp_ln879_53, i1 %icmp_ln768_53

]]></Node>
<StgValue><ssdm name="select_ln777_53"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:611  %xor_ln785_25 = xor i1 %select_ln777_53, true

]]></Node>
<StgValue><ssdm name="xor_ln785_25"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:612  %or_ln340_25 = or i1 %tmp_220, %xor_ln785_25

]]></Node>
<StgValue><ssdm name="or_ln340_25"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:613  %select_ln340_25 = select i1 %or_ln340_25, i6 -1, i6 %add_ln416_53

]]></Node>
<StgValue><ssdm name="select_ln340_25"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:614  %select_ln1494_53 = select i1 %icmp_ln1494_25, i6 %select_ln340_25, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_53"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:615  %zext_ln1494_53 = zext i6 %select_ln1494_53 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_53"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:616  %icmp_ln1494_26 = icmp sgt i16 %data_26_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_26"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:617  %trunc_ln708_52 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_26_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_52"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:618  %tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_26_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:619  %tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_26_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:620  %zext_ln415_109 = zext i1 %tmp_222 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_109"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_26" val="0"/>
<literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:621  %zext_ln415_110 = zext i1 %tmp_222 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_110"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_26" val="0"/>
<literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:622  %trunc_ln415_54 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_26_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_54"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:623  %add_ln415_54 = add i7 %zext_ln415_109, %trunc_ln708_52

]]></Node>
<StgValue><ssdm name="add_ln415_54"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_26" val="0"/>
<literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:624  %add_ln416_54 = add i6 %trunc_ln415_54, %zext_ln415_110

]]></Node>
<StgValue><ssdm name="add_ln416_54"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:625  %tmp_223 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_54, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:626  %xor_ln416_54 = xor i1 %tmp_223, true

]]></Node>
<StgValue><ssdm name="xor_ln416_54"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:627  %and_ln416_54 = and i1 %tmp_221, %xor_ln416_54

]]></Node>
<StgValue><ssdm name="and_ln416_54"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:628  %tmp_224 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_54, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:629  %p_Result_11_24 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_26_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_24"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
<literal name="and_ln416_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:630  %icmp_ln879_54 = icmp eq i5 %p_Result_11_24, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_54"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
<literal name="and_ln416_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:631  %icmp_ln768_54 = icmp eq i5 %p_Result_11_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_54"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:632  %select_ln777_54 = select i1 %and_ln416_54, i1 %icmp_ln879_54, i1 %icmp_ln768_54

]]></Node>
<StgValue><ssdm name="select_ln777_54"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:633  %xor_ln785_26 = xor i1 %select_ln777_54, true

]]></Node>
<StgValue><ssdm name="xor_ln785_26"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:634  %or_ln340_26 = or i1 %tmp_224, %xor_ln785_26

]]></Node>
<StgValue><ssdm name="or_ln340_26"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:635  %select_ln340_26 = select i1 %or_ln340_26, i6 -1, i6 %add_ln416_54

]]></Node>
<StgValue><ssdm name="select_ln340_26"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:636  %select_ln1494_54 = select i1 %icmp_ln1494_26, i6 %select_ln340_26, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_54"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:637  %zext_ln1494_54 = zext i6 %select_ln1494_54 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_54"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:638  %icmp_ln1494_27 = icmp sgt i16 %data_27_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_27"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:639  %trunc_ln708_53 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_27_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_53"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:640  %tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_27_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:641  %tmp_226 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_27_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:642  %zext_ln415_111 = zext i1 %tmp_226 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_111"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_27" val="0"/>
<literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:643  %zext_ln415_112 = zext i1 %tmp_226 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_112"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_27" val="0"/>
<literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:644  %trunc_ln415_55 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_27_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_55"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:645  %add_ln415_55 = add i7 %zext_ln415_111, %trunc_ln708_53

]]></Node>
<StgValue><ssdm name="add_ln415_55"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_27" val="0"/>
<literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:646  %add_ln416_55 = add i6 %trunc_ln415_55, %zext_ln415_112

]]></Node>
<StgValue><ssdm name="add_ln416_55"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:647  %tmp_227 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_55, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:648  %xor_ln416_55 = xor i1 %tmp_227, true

]]></Node>
<StgValue><ssdm name="xor_ln416_55"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:649  %and_ln416_55 = and i1 %tmp_225, %xor_ln416_55

]]></Node>
<StgValue><ssdm name="and_ln416_55"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:650  %tmp_228 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_55, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:651  %p_Result_11_25 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_27_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_25"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
<literal name="and_ln416_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:652  %icmp_ln879_55 = icmp eq i5 %p_Result_11_25, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_55"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
<literal name="and_ln416_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:653  %icmp_ln768_55 = icmp eq i5 %p_Result_11_25, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_55"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:654  %select_ln777_55 = select i1 %and_ln416_55, i1 %icmp_ln879_55, i1 %icmp_ln768_55

]]></Node>
<StgValue><ssdm name="select_ln777_55"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:655  %xor_ln785_27 = xor i1 %select_ln777_55, true

]]></Node>
<StgValue><ssdm name="xor_ln785_27"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:656  %or_ln340_27 = or i1 %tmp_228, %xor_ln785_27

]]></Node>
<StgValue><ssdm name="or_ln340_27"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:657  %select_ln340_27 = select i1 %or_ln340_27, i6 -1, i6 %add_ln416_55

]]></Node>
<StgValue><ssdm name="select_ln340_27"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:658  %select_ln1494_55 = select i1 %icmp_ln1494_27, i6 %select_ln340_27, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_55"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:659  %zext_ln1494_55 = zext i6 %select_ln1494_55 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_55"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:660  %icmp_ln1494_28 = icmp sgt i16 %data_28_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_28"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:661  %trunc_ln708_54 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_28_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_54"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:662  %tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_28_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:663  %tmp_230 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_28_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:664  %zext_ln415_113 = zext i1 %tmp_230 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_113"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_28" val="0"/>
<literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:665  %zext_ln415_114 = zext i1 %tmp_230 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_114"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_28" val="0"/>
<literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:666  %trunc_ln415_56 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_28_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_56"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:667  %add_ln415_56 = add i7 %zext_ln415_113, %trunc_ln708_54

]]></Node>
<StgValue><ssdm name="add_ln415_56"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_28" val="0"/>
<literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:668  %add_ln416_56 = add i6 %trunc_ln415_56, %zext_ln415_114

]]></Node>
<StgValue><ssdm name="add_ln416_56"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:669  %tmp_231 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_56, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:670  %xor_ln416_56 = xor i1 %tmp_231, true

]]></Node>
<StgValue><ssdm name="xor_ln416_56"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:671  %and_ln416_56 = and i1 %tmp_229, %xor_ln416_56

]]></Node>
<StgValue><ssdm name="and_ln416_56"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:672  %tmp_232 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_56, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:673  %p_Result_11_26 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_28_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_26"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
<literal name="and_ln416_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:674  %icmp_ln879_56 = icmp eq i5 %p_Result_11_26, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_56"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
<literal name="and_ln416_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:675  %icmp_ln768_56 = icmp eq i5 %p_Result_11_26, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_56"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:676  %select_ln777_56 = select i1 %and_ln416_56, i1 %icmp_ln879_56, i1 %icmp_ln768_56

]]></Node>
<StgValue><ssdm name="select_ln777_56"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:677  %xor_ln785_28 = xor i1 %select_ln777_56, true

]]></Node>
<StgValue><ssdm name="xor_ln785_28"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:678  %or_ln340_28 = or i1 %tmp_232, %xor_ln785_28

]]></Node>
<StgValue><ssdm name="or_ln340_28"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:679  %select_ln340_28 = select i1 %or_ln340_28, i6 -1, i6 %add_ln416_56

]]></Node>
<StgValue><ssdm name="select_ln340_28"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:680  %select_ln1494_56 = select i1 %icmp_ln1494_28, i6 %select_ln340_28, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_56"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:681  %zext_ln1494_56 = zext i6 %select_ln1494_56 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_56"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:682  %icmp_ln1494_29 = icmp sgt i16 %data_29_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_29"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:683  %trunc_ln708_55 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_29_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_55"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:684  %tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_29_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:685  %tmp_234 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_29_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:686  %zext_ln415_115 = zext i1 %tmp_234 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_115"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_29" val="0"/>
<literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:687  %zext_ln415_116 = zext i1 %tmp_234 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_116"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_29" val="0"/>
<literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:688  %trunc_ln415_57 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_29_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_57"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:689  %add_ln415_57 = add i7 %zext_ln415_115, %trunc_ln708_55

]]></Node>
<StgValue><ssdm name="add_ln415_57"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_29" val="0"/>
<literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:690  %add_ln416_57 = add i6 %trunc_ln415_57, %zext_ln415_116

]]></Node>
<StgValue><ssdm name="add_ln416_57"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:691  %tmp_235 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_57, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:692  %xor_ln416_57 = xor i1 %tmp_235, true

]]></Node>
<StgValue><ssdm name="xor_ln416_57"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:693  %and_ln416_57 = and i1 %tmp_233, %xor_ln416_57

]]></Node>
<StgValue><ssdm name="and_ln416_57"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:694  %tmp_236 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_57, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:695  %p_Result_11_27 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_29_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_27"/></StgValue>
</operation>

<operation id="698" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
<literal name="and_ln416_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:696  %icmp_ln879_57 = icmp eq i5 %p_Result_11_27, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_57"/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
<literal name="and_ln416_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:697  %icmp_ln768_57 = icmp eq i5 %p_Result_11_27, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_57"/></StgValue>
</operation>

<operation id="700" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:698  %select_ln777_57 = select i1 %and_ln416_57, i1 %icmp_ln879_57, i1 %icmp_ln768_57

]]></Node>
<StgValue><ssdm name="select_ln777_57"/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:699  %xor_ln785_29 = xor i1 %select_ln777_57, true

]]></Node>
<StgValue><ssdm name="xor_ln785_29"/></StgValue>
</operation>

<operation id="702" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:700  %or_ln340_29 = or i1 %tmp_236, %xor_ln785_29

]]></Node>
<StgValue><ssdm name="or_ln340_29"/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:701  %select_ln340_29 = select i1 %or_ln340_29, i6 -1, i6 %add_ln416_57

]]></Node>
<StgValue><ssdm name="select_ln340_29"/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:702  %select_ln1494_57 = select i1 %icmp_ln1494_29, i6 %select_ln340_29, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_57"/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:703  %zext_ln1494_57 = zext i6 %select_ln1494_57 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_57"/></StgValue>
</operation>

<operation id="706" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:704  %icmp_ln1494_30 = icmp sgt i16 %data_30_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_30"/></StgValue>
</operation>

<operation id="707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:705  %trunc_ln708_56 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_30_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_56"/></StgValue>
</operation>

<operation id="708" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:706  %tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_30_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:707  %tmp_238 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_30_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:708  %zext_ln415_117 = zext i1 %tmp_238 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_117"/></StgValue>
</operation>

<operation id="711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_30" val="0"/>
<literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:709  %zext_ln415_118 = zext i1 %tmp_238 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_118"/></StgValue>
</operation>

<operation id="712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_30" val="0"/>
<literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:710  %trunc_ln415_58 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_30_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_58"/></StgValue>
</operation>

<operation id="713" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:711  %add_ln415_58 = add i7 %zext_ln415_117, %trunc_ln708_56

]]></Node>
<StgValue><ssdm name="add_ln415_58"/></StgValue>
</operation>

<operation id="714" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_30" val="0"/>
<literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:712  %add_ln416_58 = add i6 %trunc_ln415_58, %zext_ln415_118

]]></Node>
<StgValue><ssdm name="add_ln416_58"/></StgValue>
</operation>

<operation id="715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:713  %tmp_239 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_58, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="716" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:714  %xor_ln416_58 = xor i1 %tmp_239, true

]]></Node>
<StgValue><ssdm name="xor_ln416_58"/></StgValue>
</operation>

<operation id="717" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:715  %and_ln416_58 = and i1 %tmp_237, %xor_ln416_58

]]></Node>
<StgValue><ssdm name="and_ln416_58"/></StgValue>
</operation>

<operation id="718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:716  %tmp_240 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_58, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:717  %p_Result_11_28 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_30_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_28"/></StgValue>
</operation>

<operation id="720" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
<literal name="and_ln416_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:718  %icmp_ln879_58 = icmp eq i5 %p_Result_11_28, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_58"/></StgValue>
</operation>

<operation id="721" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
<literal name="and_ln416_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:719  %icmp_ln768_58 = icmp eq i5 %p_Result_11_28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_58"/></StgValue>
</operation>

<operation id="722" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:720  %select_ln777_58 = select i1 %and_ln416_58, i1 %icmp_ln879_58, i1 %icmp_ln768_58

]]></Node>
<StgValue><ssdm name="select_ln777_58"/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:721  %xor_ln785_30 = xor i1 %select_ln777_58, true

]]></Node>
<StgValue><ssdm name="xor_ln785_30"/></StgValue>
</operation>

<operation id="724" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:722  %or_ln340_30 = or i1 %tmp_240, %xor_ln785_30

]]></Node>
<StgValue><ssdm name="or_ln340_30"/></StgValue>
</operation>

<operation id="725" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:723  %select_ln340_30 = select i1 %or_ln340_30, i6 -1, i6 %add_ln416_58

]]></Node>
<StgValue><ssdm name="select_ln340_30"/></StgValue>
</operation>

<operation id="726" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:724  %select_ln1494_58 = select i1 %icmp_ln1494_30, i6 %select_ln340_30, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_58"/></StgValue>
</operation>

<operation id="727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:725  %zext_ln1494_58 = zext i6 %select_ln1494_58 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_58"/></StgValue>
</operation>

<operation id="728" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:726  %icmp_ln1494_31 = icmp sgt i16 %data_31_V_read31, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_31"/></StgValue>
</operation>

<operation id="729" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:727  %trunc_ln708_57 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_31_V_read31, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_57"/></StgValue>
</operation>

<operation id="730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:728  %tmp_241 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_31_V_read31, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:729  %tmp_242 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_31_V_read31, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="732" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:730  %zext_ln415_119 = zext i1 %tmp_242 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_119"/></StgValue>
</operation>

<operation id="733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_31" val="0"/>
<literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:731  %zext_ln415_120 = zext i1 %tmp_242 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_120"/></StgValue>
</operation>

<operation id="734" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_31" val="0"/>
<literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:732  %trunc_ln415_59 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_31_V_read31, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_59"/></StgValue>
</operation>

<operation id="735" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:733  %add_ln415_59 = add i7 %zext_ln415_119, %trunc_ln708_57

]]></Node>
<StgValue><ssdm name="add_ln415_59"/></StgValue>
</operation>

<operation id="736" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_31" val="0"/>
<literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:734  %add_ln416_59 = add i6 %trunc_ln415_59, %zext_ln415_120

]]></Node>
<StgValue><ssdm name="add_ln416_59"/></StgValue>
</operation>

<operation id="737" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:735  %tmp_243 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_59, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="738" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:736  %xor_ln416_59 = xor i1 %tmp_243, true

]]></Node>
<StgValue><ssdm name="xor_ln416_59"/></StgValue>
</operation>

<operation id="739" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:737  %and_ln416_59 = and i1 %tmp_241, %xor_ln416_59

]]></Node>
<StgValue><ssdm name="and_ln416_59"/></StgValue>
</operation>

<operation id="740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:738  %tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_59, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:739  %p_Result_11_29 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_31_V_read31, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_29"/></StgValue>
</operation>

<operation id="742" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
<literal name="and_ln416_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:740  %icmp_ln879_59 = icmp eq i5 %p_Result_11_29, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_59"/></StgValue>
</operation>

<operation id="743" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
<literal name="and_ln416_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:741  %icmp_ln768_59 = icmp eq i5 %p_Result_11_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_59"/></StgValue>
</operation>

<operation id="744" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:742  %select_ln777_59 = select i1 %and_ln416_59, i1 %icmp_ln879_59, i1 %icmp_ln768_59

]]></Node>
<StgValue><ssdm name="select_ln777_59"/></StgValue>
</operation>

<operation id="745" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:743  %xor_ln785_31 = xor i1 %select_ln777_59, true

]]></Node>
<StgValue><ssdm name="xor_ln785_31"/></StgValue>
</operation>

<operation id="746" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:744  %or_ln340_31 = or i1 %tmp_244, %xor_ln785_31

]]></Node>
<StgValue><ssdm name="or_ln340_31"/></StgValue>
</operation>

<operation id="747" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:745  %select_ln340_31 = select i1 %or_ln340_31, i6 -1, i6 %add_ln416_59

]]></Node>
<StgValue><ssdm name="select_ln340_31"/></StgValue>
</operation>

<operation id="748" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:746  %select_ln1494_59 = select i1 %icmp_ln1494_31, i6 %select_ln340_31, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_59"/></StgValue>
</operation>

<operation id="749" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:747  %zext_ln1494_59 = zext i6 %select_ln1494_59 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_59"/></StgValue>
</operation>

<operation id="750" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:748  %icmp_ln1494_32 = icmp sgt i16 %data_32_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_32"/></StgValue>
</operation>

<operation id="751" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:749  %trunc_ln708_58 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_32_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_58"/></StgValue>
</operation>

<operation id="752" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:750  %tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_32_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="753" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:751  %tmp_246 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_32_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="754" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:752  %zext_ln415_121 = zext i1 %tmp_246 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_121"/></StgValue>
</operation>

<operation id="755" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_32" val="0"/>
<literal name="icmp_ln1494_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:753  %zext_ln415_122 = zext i1 %tmp_246 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_122"/></StgValue>
</operation>

<operation id="756" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_32" val="0"/>
<literal name="icmp_ln1494_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:754  %trunc_ln415_60 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_32_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_60"/></StgValue>
</operation>

<operation id="757" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:755  %add_ln415_60 = add i7 %zext_ln415_121, %trunc_ln708_58

]]></Node>
<StgValue><ssdm name="add_ln415_60"/></StgValue>
</operation>

<operation id="758" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_32" val="0"/>
<literal name="icmp_ln1494_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:756  %add_ln416_60 = add i6 %trunc_ln415_60, %zext_ln415_122

]]></Node>
<StgValue><ssdm name="add_ln416_60"/></StgValue>
</operation>

<operation id="759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:757  %tmp_247 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_60, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="760" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:758  %xor_ln416_60 = xor i1 %tmp_247, true

]]></Node>
<StgValue><ssdm name="xor_ln416_60"/></StgValue>
</operation>

<operation id="761" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:759  %and_ln416_60 = and i1 %tmp_245, %xor_ln416_60

]]></Node>
<StgValue><ssdm name="and_ln416_60"/></StgValue>
</operation>

<operation id="762" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:760  %tmp_248 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_60, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:761  %p_Result_11_30 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_32_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_30"/></StgValue>
</operation>

<operation id="764" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_32" val="1"/>
<literal name="and_ln416_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:762  %icmp_ln879_60 = icmp eq i5 %p_Result_11_30, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_60"/></StgValue>
</operation>

<operation id="765" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_32" val="1"/>
<literal name="and_ln416_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:763  %icmp_ln768_60 = icmp eq i5 %p_Result_11_30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_60"/></StgValue>
</operation>

<operation id="766" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:764  %select_ln777_60 = select i1 %and_ln416_60, i1 %icmp_ln879_60, i1 %icmp_ln768_60

]]></Node>
<StgValue><ssdm name="select_ln777_60"/></StgValue>
</operation>

<operation id="767" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:765  %xor_ln785_32 = xor i1 %select_ln777_60, true

]]></Node>
<StgValue><ssdm name="xor_ln785_32"/></StgValue>
</operation>

<operation id="768" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:766  %or_ln340_32 = or i1 %tmp_248, %xor_ln785_32

]]></Node>
<StgValue><ssdm name="or_ln340_32"/></StgValue>
</operation>

<operation id="769" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:767  %select_ln340_32 = select i1 %or_ln340_32, i6 -1, i6 %add_ln416_60

]]></Node>
<StgValue><ssdm name="select_ln340_32"/></StgValue>
</operation>

<operation id="770" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:768  %select_ln1494_60 = select i1 %icmp_ln1494_32, i6 %select_ln340_32, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_60"/></StgValue>
</operation>

<operation id="771" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:769  %zext_ln1494_60 = zext i6 %select_ln1494_60 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_60"/></StgValue>
</operation>

<operation id="772" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:770  %icmp_ln1494_33 = icmp sgt i16 %data_33_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_33"/></StgValue>
</operation>

<operation id="773" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:771  %trunc_ln708_59 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_33_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_59"/></StgValue>
</operation>

<operation id="774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:772  %tmp_249 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_33_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="775" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:773  %tmp_250 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_33_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="776" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:774  %zext_ln415_123 = zext i1 %tmp_250 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_123"/></StgValue>
</operation>

<operation id="777" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_33" val="0"/>
<literal name="icmp_ln1494_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:775  %zext_ln415_124 = zext i1 %tmp_250 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_124"/></StgValue>
</operation>

<operation id="778" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_33" val="0"/>
<literal name="icmp_ln1494_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:776  %trunc_ln415_61 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_33_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_61"/></StgValue>
</operation>

<operation id="779" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:777  %add_ln415_61 = add i7 %zext_ln415_123, %trunc_ln708_59

]]></Node>
<StgValue><ssdm name="add_ln415_61"/></StgValue>
</operation>

<operation id="780" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_33" val="0"/>
<literal name="icmp_ln1494_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:778  %add_ln416_61 = add i6 %trunc_ln415_61, %zext_ln415_124

]]></Node>
<StgValue><ssdm name="add_ln416_61"/></StgValue>
</operation>

<operation id="781" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:779  %tmp_251 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_61, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="782" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:780  %xor_ln416_61 = xor i1 %tmp_251, true

]]></Node>
<StgValue><ssdm name="xor_ln416_61"/></StgValue>
</operation>

<operation id="783" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:781  %and_ln416_61 = and i1 %tmp_249, %xor_ln416_61

]]></Node>
<StgValue><ssdm name="and_ln416_61"/></StgValue>
</operation>

<operation id="784" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:782  %tmp_252 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_61, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="785" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:783  %p_Result_11_31 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_33_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_31"/></StgValue>
</operation>

<operation id="786" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_33" val="1"/>
<literal name="and_ln416_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:784  %icmp_ln879_61 = icmp eq i5 %p_Result_11_31, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_61"/></StgValue>
</operation>

<operation id="787" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_33" val="1"/>
<literal name="and_ln416_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:785  %icmp_ln768_61 = icmp eq i5 %p_Result_11_31, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_61"/></StgValue>
</operation>

<operation id="788" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:786  %select_ln777_61 = select i1 %and_ln416_61, i1 %icmp_ln879_61, i1 %icmp_ln768_61

]]></Node>
<StgValue><ssdm name="select_ln777_61"/></StgValue>
</operation>

<operation id="789" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:787  %xor_ln785_33 = xor i1 %select_ln777_61, true

]]></Node>
<StgValue><ssdm name="xor_ln785_33"/></StgValue>
</operation>

<operation id="790" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:788  %or_ln340_33 = or i1 %tmp_252, %xor_ln785_33

]]></Node>
<StgValue><ssdm name="or_ln340_33"/></StgValue>
</operation>

<operation id="791" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:789  %select_ln340_33 = select i1 %or_ln340_33, i6 -1, i6 %add_ln416_61

]]></Node>
<StgValue><ssdm name="select_ln340_33"/></StgValue>
</operation>

<operation id="792" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:790  %select_ln1494_61 = select i1 %icmp_ln1494_33, i6 %select_ln340_33, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_61"/></StgValue>
</operation>

<operation id="793" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:791  %zext_ln1494_61 = zext i6 %select_ln1494_61 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_61"/></StgValue>
</operation>

<operation id="794" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:792  %icmp_ln1494_34 = icmp sgt i16 %data_34_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_34"/></StgValue>
</operation>

<operation id="795" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:793  %trunc_ln708_60 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_34_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_60"/></StgValue>
</operation>

<operation id="796" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:794  %tmp_253 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_34_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="797" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:795  %tmp_254 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_34_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="798" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:796  %zext_ln415_125 = zext i1 %tmp_254 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_125"/></StgValue>
</operation>

<operation id="799" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_34" val="0"/>
<literal name="icmp_ln1494_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:797  %zext_ln415_126 = zext i1 %tmp_254 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_126"/></StgValue>
</operation>

<operation id="800" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_34" val="0"/>
<literal name="icmp_ln1494_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:798  %trunc_ln415_62 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_34_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_62"/></StgValue>
</operation>

<operation id="801" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:799  %add_ln415_62 = add i7 %zext_ln415_125, %trunc_ln708_60

]]></Node>
<StgValue><ssdm name="add_ln415_62"/></StgValue>
</operation>

<operation id="802" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_34" val="0"/>
<literal name="icmp_ln1494_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:800  %add_ln416_62 = add i6 %trunc_ln415_62, %zext_ln415_126

]]></Node>
<StgValue><ssdm name="add_ln416_62"/></StgValue>
</operation>

<operation id="803" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:801  %tmp_255 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_62, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="804" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:802  %xor_ln416_62 = xor i1 %tmp_255, true

]]></Node>
<StgValue><ssdm name="xor_ln416_62"/></StgValue>
</operation>

<operation id="805" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:803  %and_ln416_62 = and i1 %tmp_253, %xor_ln416_62

]]></Node>
<StgValue><ssdm name="and_ln416_62"/></StgValue>
</operation>

<operation id="806" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:804  %tmp_256 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_62, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="807" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:805  %p_Result_11_32 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_34_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_32"/></StgValue>
</operation>

<operation id="808" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_34" val="1"/>
<literal name="and_ln416_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:806  %icmp_ln879_62 = icmp eq i5 %p_Result_11_32, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_62"/></StgValue>
</operation>

<operation id="809" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_34" val="1"/>
<literal name="and_ln416_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:807  %icmp_ln768_62 = icmp eq i5 %p_Result_11_32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_62"/></StgValue>
</operation>

<operation id="810" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:808  %select_ln777_62 = select i1 %and_ln416_62, i1 %icmp_ln879_62, i1 %icmp_ln768_62

]]></Node>
<StgValue><ssdm name="select_ln777_62"/></StgValue>
</operation>

<operation id="811" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:809  %xor_ln785_34 = xor i1 %select_ln777_62, true

]]></Node>
<StgValue><ssdm name="xor_ln785_34"/></StgValue>
</operation>

<operation id="812" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:810  %or_ln340_34 = or i1 %tmp_256, %xor_ln785_34

]]></Node>
<StgValue><ssdm name="or_ln340_34"/></StgValue>
</operation>

<operation id="813" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:811  %select_ln340_34 = select i1 %or_ln340_34, i6 -1, i6 %add_ln416_62

]]></Node>
<StgValue><ssdm name="select_ln340_34"/></StgValue>
</operation>

<operation id="814" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:812  %select_ln1494_62 = select i1 %icmp_ln1494_34, i6 %select_ln340_34, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_62"/></StgValue>
</operation>

<operation id="815" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:813  %zext_ln1494_62 = zext i6 %select_ln1494_62 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_62"/></StgValue>
</operation>

<operation id="816" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:814  %icmp_ln1494_35 = icmp sgt i16 %data_35_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_35"/></StgValue>
</operation>

<operation id="817" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:815  %trunc_ln708_61 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_35_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_61"/></StgValue>
</operation>

<operation id="818" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:816  %tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_35_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="819" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:817  %tmp_258 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_35_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="820" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:818  %zext_ln415_127 = zext i1 %tmp_258 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_127"/></StgValue>
</operation>

<operation id="821" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_35" val="0"/>
<literal name="icmp_ln1494_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:819  %zext_ln415_128 = zext i1 %tmp_258 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_128"/></StgValue>
</operation>

<operation id="822" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_35" val="0"/>
<literal name="icmp_ln1494_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:820  %trunc_ln415_63 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_35_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_63"/></StgValue>
</operation>

<operation id="823" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:821  %add_ln415_63 = add i7 %zext_ln415_127, %trunc_ln708_61

]]></Node>
<StgValue><ssdm name="add_ln415_63"/></StgValue>
</operation>

<operation id="824" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_35" val="0"/>
<literal name="icmp_ln1494_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:822  %add_ln416_63 = add i6 %trunc_ln415_63, %zext_ln415_128

]]></Node>
<StgValue><ssdm name="add_ln416_63"/></StgValue>
</operation>

<operation id="825" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:823  %tmp_259 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_63, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="826" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:824  %xor_ln416_63 = xor i1 %tmp_259, true

]]></Node>
<StgValue><ssdm name="xor_ln416_63"/></StgValue>
</operation>

<operation id="827" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:825  %and_ln416_63 = and i1 %tmp_257, %xor_ln416_63

]]></Node>
<StgValue><ssdm name="and_ln416_63"/></StgValue>
</operation>

<operation id="828" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:826  %tmp_260 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_63, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="829" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:827  %p_Result_11_33 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_35_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_33"/></StgValue>
</operation>

<operation id="830" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_35" val="1"/>
<literal name="and_ln416_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:828  %icmp_ln879_63 = icmp eq i5 %p_Result_11_33, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_63"/></StgValue>
</operation>

<operation id="831" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_35" val="1"/>
<literal name="and_ln416_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:829  %icmp_ln768_63 = icmp eq i5 %p_Result_11_33, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_63"/></StgValue>
</operation>

<operation id="832" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:830  %select_ln777_63 = select i1 %and_ln416_63, i1 %icmp_ln879_63, i1 %icmp_ln768_63

]]></Node>
<StgValue><ssdm name="select_ln777_63"/></StgValue>
</operation>

<operation id="833" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:831  %xor_ln785_35 = xor i1 %select_ln777_63, true

]]></Node>
<StgValue><ssdm name="xor_ln785_35"/></StgValue>
</operation>

<operation id="834" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:832  %or_ln340_35 = or i1 %tmp_260, %xor_ln785_35

]]></Node>
<StgValue><ssdm name="or_ln340_35"/></StgValue>
</operation>

<operation id="835" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:833  %select_ln340_35 = select i1 %or_ln340_35, i6 -1, i6 %add_ln416_63

]]></Node>
<StgValue><ssdm name="select_ln340_35"/></StgValue>
</operation>

<operation id="836" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:834  %select_ln1494_63 = select i1 %icmp_ln1494_35, i6 %select_ln340_35, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_63"/></StgValue>
</operation>

<operation id="837" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:835  %zext_ln1494_63 = zext i6 %select_ln1494_63 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_63"/></StgValue>
</operation>

<operation id="838" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:836  %icmp_ln1494_36 = icmp sgt i16 %data_36_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_36"/></StgValue>
</operation>

<operation id="839" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:837  %trunc_ln708_62 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_36_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_62"/></StgValue>
</operation>

<operation id="840" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:838  %tmp_261 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_36_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="841" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:839  %tmp_262 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_36_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="842" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:840  %zext_ln415_129 = zext i1 %tmp_262 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_129"/></StgValue>
</operation>

<operation id="843" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_36" val="0"/>
<literal name="icmp_ln1494_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:841  %zext_ln415_130 = zext i1 %tmp_262 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_130"/></StgValue>
</operation>

<operation id="844" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_36" val="0"/>
<literal name="icmp_ln1494_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:842  %trunc_ln415_64 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_36_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_64"/></StgValue>
</operation>

<operation id="845" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:843  %add_ln415_64 = add i7 %zext_ln415_129, %trunc_ln708_62

]]></Node>
<StgValue><ssdm name="add_ln415_64"/></StgValue>
</operation>

<operation id="846" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_36" val="0"/>
<literal name="icmp_ln1494_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:844  %add_ln416_64 = add i6 %trunc_ln415_64, %zext_ln415_130

]]></Node>
<StgValue><ssdm name="add_ln416_64"/></StgValue>
</operation>

<operation id="847" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:845  %tmp_263 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_64, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="848" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:846  %xor_ln416_64 = xor i1 %tmp_263, true

]]></Node>
<StgValue><ssdm name="xor_ln416_64"/></StgValue>
</operation>

<operation id="849" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:847  %and_ln416_64 = and i1 %tmp_261, %xor_ln416_64

]]></Node>
<StgValue><ssdm name="and_ln416_64"/></StgValue>
</operation>

<operation id="850" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:848  %tmp_264 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_64, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="851" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:849  %p_Result_11_34 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_36_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_34"/></StgValue>
</operation>

<operation id="852" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_36" val="1"/>
<literal name="and_ln416_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:850  %icmp_ln879_64 = icmp eq i5 %p_Result_11_34, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_64"/></StgValue>
</operation>

<operation id="853" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_36" val="1"/>
<literal name="and_ln416_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:851  %icmp_ln768_64 = icmp eq i5 %p_Result_11_34, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_64"/></StgValue>
</operation>

<operation id="854" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:852  %select_ln777_64 = select i1 %and_ln416_64, i1 %icmp_ln879_64, i1 %icmp_ln768_64

]]></Node>
<StgValue><ssdm name="select_ln777_64"/></StgValue>
</operation>

<operation id="855" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:853  %xor_ln785_36 = xor i1 %select_ln777_64, true

]]></Node>
<StgValue><ssdm name="xor_ln785_36"/></StgValue>
</operation>

<operation id="856" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:854  %or_ln340_36 = or i1 %tmp_264, %xor_ln785_36

]]></Node>
<StgValue><ssdm name="or_ln340_36"/></StgValue>
</operation>

<operation id="857" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:855  %select_ln340_36 = select i1 %or_ln340_36, i6 -1, i6 %add_ln416_64

]]></Node>
<StgValue><ssdm name="select_ln340_36"/></StgValue>
</operation>

<operation id="858" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:856  %select_ln1494_64 = select i1 %icmp_ln1494_36, i6 %select_ln340_36, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_64"/></StgValue>
</operation>

<operation id="859" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:857  %zext_ln1494_64 = zext i6 %select_ln1494_64 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_64"/></StgValue>
</operation>

<operation id="860" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:858  %icmp_ln1494_37 = icmp sgt i16 %data_37_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_37"/></StgValue>
</operation>

<operation id="861" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:859  %trunc_ln708_63 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_37_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_63"/></StgValue>
</operation>

<operation id="862" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:860  %tmp_265 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_37_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="863" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:861  %tmp_266 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_37_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="864" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:862  %zext_ln415_131 = zext i1 %tmp_266 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_131"/></StgValue>
</operation>

<operation id="865" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_37" val="0"/>
<literal name="icmp_ln1494_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:863  %zext_ln415_132 = zext i1 %tmp_266 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_132"/></StgValue>
</operation>

<operation id="866" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_37" val="0"/>
<literal name="icmp_ln1494_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:864  %trunc_ln415_65 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_37_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_65"/></StgValue>
</operation>

<operation id="867" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:865  %add_ln415_65 = add i7 %zext_ln415_131, %trunc_ln708_63

]]></Node>
<StgValue><ssdm name="add_ln415_65"/></StgValue>
</operation>

<operation id="868" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_37" val="0"/>
<literal name="icmp_ln1494_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:866  %add_ln416_65 = add i6 %trunc_ln415_65, %zext_ln415_132

]]></Node>
<StgValue><ssdm name="add_ln416_65"/></StgValue>
</operation>

<operation id="869" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:867  %tmp_267 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_65, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="870" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:868  %xor_ln416_65 = xor i1 %tmp_267, true

]]></Node>
<StgValue><ssdm name="xor_ln416_65"/></StgValue>
</operation>

<operation id="871" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:869  %and_ln416_65 = and i1 %tmp_265, %xor_ln416_65

]]></Node>
<StgValue><ssdm name="and_ln416_65"/></StgValue>
</operation>

<operation id="872" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:870  %tmp_268 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_65, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="873" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:871  %p_Result_11_35 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_37_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_35"/></StgValue>
</operation>

<operation id="874" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_37" val="1"/>
<literal name="and_ln416_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:872  %icmp_ln879_65 = icmp eq i5 %p_Result_11_35, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_65"/></StgValue>
</operation>

<operation id="875" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_37" val="1"/>
<literal name="and_ln416_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:873  %icmp_ln768_65 = icmp eq i5 %p_Result_11_35, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_65"/></StgValue>
</operation>

<operation id="876" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:874  %select_ln777_65 = select i1 %and_ln416_65, i1 %icmp_ln879_65, i1 %icmp_ln768_65

]]></Node>
<StgValue><ssdm name="select_ln777_65"/></StgValue>
</operation>

<operation id="877" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:875  %xor_ln785_37 = xor i1 %select_ln777_65, true

]]></Node>
<StgValue><ssdm name="xor_ln785_37"/></StgValue>
</operation>

<operation id="878" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:876  %or_ln340_37 = or i1 %tmp_268, %xor_ln785_37

]]></Node>
<StgValue><ssdm name="or_ln340_37"/></StgValue>
</operation>

<operation id="879" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:877  %select_ln340_37 = select i1 %or_ln340_37, i6 -1, i6 %add_ln416_65

]]></Node>
<StgValue><ssdm name="select_ln340_37"/></StgValue>
</operation>

<operation id="880" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:878  %select_ln1494_65 = select i1 %icmp_ln1494_37, i6 %select_ln340_37, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_65"/></StgValue>
</operation>

<operation id="881" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:879  %zext_ln1494_65 = zext i6 %select_ln1494_65 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_65"/></StgValue>
</operation>

<operation id="882" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:880  %icmp_ln1494_38 = icmp sgt i16 %data_38_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_38"/></StgValue>
</operation>

<operation id="883" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:881  %trunc_ln708_64 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_38_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_64"/></StgValue>
</operation>

<operation id="884" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:882  %tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_38_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="885" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:883  %tmp_270 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_38_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="886" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:884  %zext_ln415_133 = zext i1 %tmp_270 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_133"/></StgValue>
</operation>

<operation id="887" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_38" val="0"/>
<literal name="icmp_ln1494_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:885  %zext_ln415_134 = zext i1 %tmp_270 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_134"/></StgValue>
</operation>

<operation id="888" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_38" val="0"/>
<literal name="icmp_ln1494_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:886  %trunc_ln415_66 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_38_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_66"/></StgValue>
</operation>

<operation id="889" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:887  %add_ln415_66 = add i7 %zext_ln415_133, %trunc_ln708_64

]]></Node>
<StgValue><ssdm name="add_ln415_66"/></StgValue>
</operation>

<operation id="890" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_38" val="0"/>
<literal name="icmp_ln1494_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:888  %add_ln416_66 = add i6 %trunc_ln415_66, %zext_ln415_134

]]></Node>
<StgValue><ssdm name="add_ln416_66"/></StgValue>
</operation>

<operation id="891" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:889  %tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_66, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="892" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:890  %xor_ln416_66 = xor i1 %tmp_271, true

]]></Node>
<StgValue><ssdm name="xor_ln416_66"/></StgValue>
</operation>

<operation id="893" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:891  %and_ln416_66 = and i1 %tmp_269, %xor_ln416_66

]]></Node>
<StgValue><ssdm name="and_ln416_66"/></StgValue>
</operation>

<operation id="894" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:892  %tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_66, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="895" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:893  %p_Result_11_36 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_38_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_36"/></StgValue>
</operation>

<operation id="896" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_38" val="1"/>
<literal name="and_ln416_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:894  %icmp_ln879_66 = icmp eq i5 %p_Result_11_36, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_66"/></StgValue>
</operation>

<operation id="897" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_38" val="1"/>
<literal name="and_ln416_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:895  %icmp_ln768_66 = icmp eq i5 %p_Result_11_36, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_66"/></StgValue>
</operation>

<operation id="898" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:896  %select_ln777_66 = select i1 %and_ln416_66, i1 %icmp_ln879_66, i1 %icmp_ln768_66

]]></Node>
<StgValue><ssdm name="select_ln777_66"/></StgValue>
</operation>

<operation id="899" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:897  %xor_ln785_38 = xor i1 %select_ln777_66, true

]]></Node>
<StgValue><ssdm name="xor_ln785_38"/></StgValue>
</operation>

<operation id="900" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:898  %or_ln340_38 = or i1 %tmp_272, %xor_ln785_38

]]></Node>
<StgValue><ssdm name="or_ln340_38"/></StgValue>
</operation>

<operation id="901" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:899  %select_ln340_38 = select i1 %or_ln340_38, i6 -1, i6 %add_ln416_66

]]></Node>
<StgValue><ssdm name="select_ln340_38"/></StgValue>
</operation>

<operation id="902" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:900  %select_ln1494_66 = select i1 %icmp_ln1494_38, i6 %select_ln340_38, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_66"/></StgValue>
</operation>

<operation id="903" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:901  %zext_ln1494_66 = zext i6 %select_ln1494_66 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_66"/></StgValue>
</operation>

<operation id="904" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:902  %icmp_ln1494_39 = icmp sgt i16 %data_39_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_39"/></StgValue>
</operation>

<operation id="905" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:903  %trunc_ln708_65 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_39_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_65"/></StgValue>
</operation>

<operation id="906" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:904  %tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_39_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="907" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:905  %tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_39_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="908" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:906  %zext_ln415_135 = zext i1 %tmp_274 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_135"/></StgValue>
</operation>

<operation id="909" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_39" val="0"/>
<literal name="icmp_ln1494_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:907  %zext_ln415_136 = zext i1 %tmp_274 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_136"/></StgValue>
</operation>

<operation id="910" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_39" val="0"/>
<literal name="icmp_ln1494_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:908  %trunc_ln415_67 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_39_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_67"/></StgValue>
</operation>

<operation id="911" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:909  %add_ln415_67 = add i7 %zext_ln415_135, %trunc_ln708_65

]]></Node>
<StgValue><ssdm name="add_ln415_67"/></StgValue>
</operation>

<operation id="912" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_39" val="0"/>
<literal name="icmp_ln1494_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:910  %add_ln416_67 = add i6 %trunc_ln415_67, %zext_ln415_136

]]></Node>
<StgValue><ssdm name="add_ln416_67"/></StgValue>
</operation>

<operation id="913" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:911  %tmp_275 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_67, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="914" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:912  %xor_ln416_67 = xor i1 %tmp_275, true

]]></Node>
<StgValue><ssdm name="xor_ln416_67"/></StgValue>
</operation>

<operation id="915" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:913  %and_ln416_67 = and i1 %tmp_273, %xor_ln416_67

]]></Node>
<StgValue><ssdm name="and_ln416_67"/></StgValue>
</operation>

<operation id="916" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:914  %tmp_276 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_67, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="917" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:915  %p_Result_11_37 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_39_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_37"/></StgValue>
</operation>

<operation id="918" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_39" val="1"/>
<literal name="and_ln416_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:916  %icmp_ln879_67 = icmp eq i5 %p_Result_11_37, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_67"/></StgValue>
</operation>

<operation id="919" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_39" val="1"/>
<literal name="and_ln416_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:917  %icmp_ln768_67 = icmp eq i5 %p_Result_11_37, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_67"/></StgValue>
</operation>

<operation id="920" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:918  %select_ln777_67 = select i1 %and_ln416_67, i1 %icmp_ln879_67, i1 %icmp_ln768_67

]]></Node>
<StgValue><ssdm name="select_ln777_67"/></StgValue>
</operation>

<operation id="921" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:919  %xor_ln785_39 = xor i1 %select_ln777_67, true

]]></Node>
<StgValue><ssdm name="xor_ln785_39"/></StgValue>
</operation>

<operation id="922" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:920  %or_ln340_39 = or i1 %tmp_276, %xor_ln785_39

]]></Node>
<StgValue><ssdm name="or_ln340_39"/></StgValue>
</operation>

<operation id="923" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:921  %select_ln340_39 = select i1 %or_ln340_39, i6 -1, i6 %add_ln416_67

]]></Node>
<StgValue><ssdm name="select_ln340_39"/></StgValue>
</operation>

<operation id="924" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:922  %select_ln1494_67 = select i1 %icmp_ln1494_39, i6 %select_ln340_39, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_67"/></StgValue>
</operation>

<operation id="925" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:923  %zext_ln1494_67 = zext i6 %select_ln1494_67 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_67"/></StgValue>
</operation>

<operation id="926" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:924  %icmp_ln1494_40 = icmp sgt i16 %data_40_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_40"/></StgValue>
</operation>

<operation id="927" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:925  %trunc_ln708_66 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_40_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_66"/></StgValue>
</operation>

<operation id="928" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:926  %tmp_277 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_40_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="929" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:927  %tmp_278 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_40_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="930" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:928  %zext_ln415_137 = zext i1 %tmp_278 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_137"/></StgValue>
</operation>

<operation id="931" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_40" val="0"/>
<literal name="icmp_ln1494_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:929  %zext_ln415_138 = zext i1 %tmp_278 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_138"/></StgValue>
</operation>

<operation id="932" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_40" val="0"/>
<literal name="icmp_ln1494_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:930  %trunc_ln415_68 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_40_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_68"/></StgValue>
</operation>

<operation id="933" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:931  %add_ln415_68 = add i7 %zext_ln415_137, %trunc_ln708_66

]]></Node>
<StgValue><ssdm name="add_ln415_68"/></StgValue>
</operation>

<operation id="934" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_40" val="0"/>
<literal name="icmp_ln1494_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:932  %add_ln416_68 = add i6 %trunc_ln415_68, %zext_ln415_138

]]></Node>
<StgValue><ssdm name="add_ln416_68"/></StgValue>
</operation>

<operation id="935" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:933  %tmp_279 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_68, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="936" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:934  %xor_ln416_68 = xor i1 %tmp_279, true

]]></Node>
<StgValue><ssdm name="xor_ln416_68"/></StgValue>
</operation>

<operation id="937" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:935  %and_ln416_68 = and i1 %tmp_277, %xor_ln416_68

]]></Node>
<StgValue><ssdm name="and_ln416_68"/></StgValue>
</operation>

<operation id="938" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:936  %tmp_280 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_68, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="939" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:937  %p_Result_11_38 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_40_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_38"/></StgValue>
</operation>

<operation id="940" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_40" val="1"/>
<literal name="and_ln416_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:938  %icmp_ln879_68 = icmp eq i5 %p_Result_11_38, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_68"/></StgValue>
</operation>

<operation id="941" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_40" val="1"/>
<literal name="and_ln416_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:939  %icmp_ln768_68 = icmp eq i5 %p_Result_11_38, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_68"/></StgValue>
</operation>

<operation id="942" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:940  %select_ln777_68 = select i1 %and_ln416_68, i1 %icmp_ln879_68, i1 %icmp_ln768_68

]]></Node>
<StgValue><ssdm name="select_ln777_68"/></StgValue>
</operation>

<operation id="943" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:941  %xor_ln785_40 = xor i1 %select_ln777_68, true

]]></Node>
<StgValue><ssdm name="xor_ln785_40"/></StgValue>
</operation>

<operation id="944" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:942  %or_ln340_40 = or i1 %tmp_280, %xor_ln785_40

]]></Node>
<StgValue><ssdm name="or_ln340_40"/></StgValue>
</operation>

<operation id="945" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:943  %select_ln340_40 = select i1 %or_ln340_40, i6 -1, i6 %add_ln416_68

]]></Node>
<StgValue><ssdm name="select_ln340_40"/></StgValue>
</operation>

<operation id="946" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:944  %select_ln1494_68 = select i1 %icmp_ln1494_40, i6 %select_ln340_40, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_68"/></StgValue>
</operation>

<operation id="947" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:945  %zext_ln1494_68 = zext i6 %select_ln1494_68 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_68"/></StgValue>
</operation>

<operation id="948" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:946  %icmp_ln1494_41 = icmp sgt i16 %data_41_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_41"/></StgValue>
</operation>

<operation id="949" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:947  %trunc_ln708_67 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_41_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_67"/></StgValue>
</operation>

<operation id="950" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:948  %tmp_281 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_41_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="951" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:949  %tmp_282 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_41_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="952" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:950  %zext_ln415_139 = zext i1 %tmp_282 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_139"/></StgValue>
</operation>

<operation id="953" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_41" val="0"/>
<literal name="icmp_ln1494_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:951  %zext_ln415_140 = zext i1 %tmp_282 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_140"/></StgValue>
</operation>

<operation id="954" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_41" val="0"/>
<literal name="icmp_ln1494_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:952  %trunc_ln415_69 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_41_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_69"/></StgValue>
</operation>

<operation id="955" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:953  %add_ln415_69 = add i7 %zext_ln415_139, %trunc_ln708_67

]]></Node>
<StgValue><ssdm name="add_ln415_69"/></StgValue>
</operation>

<operation id="956" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_41" val="0"/>
<literal name="icmp_ln1494_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:954  %add_ln416_69 = add i6 %trunc_ln415_69, %zext_ln415_140

]]></Node>
<StgValue><ssdm name="add_ln416_69"/></StgValue>
</operation>

<operation id="957" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:955  %tmp_283 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_69, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="958" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:956  %xor_ln416_69 = xor i1 %tmp_283, true

]]></Node>
<StgValue><ssdm name="xor_ln416_69"/></StgValue>
</operation>

<operation id="959" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:957  %and_ln416_69 = and i1 %tmp_281, %xor_ln416_69

]]></Node>
<StgValue><ssdm name="and_ln416_69"/></StgValue>
</operation>

<operation id="960" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:958  %tmp_284 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_69, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="961" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:959  %p_Result_11_39 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_41_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_39"/></StgValue>
</operation>

<operation id="962" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_41" val="1"/>
<literal name="and_ln416_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:960  %icmp_ln879_69 = icmp eq i5 %p_Result_11_39, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_69"/></StgValue>
</operation>

<operation id="963" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_41" val="1"/>
<literal name="and_ln416_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:961  %icmp_ln768_69 = icmp eq i5 %p_Result_11_39, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_69"/></StgValue>
</operation>

<operation id="964" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:962  %select_ln777_69 = select i1 %and_ln416_69, i1 %icmp_ln879_69, i1 %icmp_ln768_69

]]></Node>
<StgValue><ssdm name="select_ln777_69"/></StgValue>
</operation>

<operation id="965" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:963  %xor_ln785_41 = xor i1 %select_ln777_69, true

]]></Node>
<StgValue><ssdm name="xor_ln785_41"/></StgValue>
</operation>

<operation id="966" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:964  %or_ln340_41 = or i1 %tmp_284, %xor_ln785_41

]]></Node>
<StgValue><ssdm name="or_ln340_41"/></StgValue>
</operation>

<operation id="967" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:965  %select_ln340_41 = select i1 %or_ln340_41, i6 -1, i6 %add_ln416_69

]]></Node>
<StgValue><ssdm name="select_ln340_41"/></StgValue>
</operation>

<operation id="968" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:966  %select_ln1494_69 = select i1 %icmp_ln1494_41, i6 %select_ln340_41, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_69"/></StgValue>
</operation>

<operation id="969" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:967  %zext_ln1494_69 = zext i6 %select_ln1494_69 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_69"/></StgValue>
</operation>

<operation id="970" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:968  %icmp_ln1494_42 = icmp sgt i16 %data_42_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_42"/></StgValue>
</operation>

<operation id="971" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:969  %trunc_ln708_68 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_42_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_68"/></StgValue>
</operation>

<operation id="972" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:970  %tmp_285 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_42_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="973" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:971  %tmp_286 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_42_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="974" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:972  %zext_ln415_141 = zext i1 %tmp_286 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_141"/></StgValue>
</operation>

<operation id="975" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_42" val="0"/>
<literal name="icmp_ln1494_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:973  %zext_ln415_142 = zext i1 %tmp_286 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_142"/></StgValue>
</operation>

<operation id="976" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_42" val="0"/>
<literal name="icmp_ln1494_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:974  %trunc_ln415_70 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_42_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_70"/></StgValue>
</operation>

<operation id="977" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:975  %add_ln415_70 = add i7 %zext_ln415_141, %trunc_ln708_68

]]></Node>
<StgValue><ssdm name="add_ln415_70"/></StgValue>
</operation>

<operation id="978" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_42" val="0"/>
<literal name="icmp_ln1494_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:976  %add_ln416_70 = add i6 %trunc_ln415_70, %zext_ln415_142

]]></Node>
<StgValue><ssdm name="add_ln416_70"/></StgValue>
</operation>

<operation id="979" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:977  %tmp_287 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_70, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="980" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:978  %xor_ln416_70 = xor i1 %tmp_287, true

]]></Node>
<StgValue><ssdm name="xor_ln416_70"/></StgValue>
</operation>

<operation id="981" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:979  %and_ln416_70 = and i1 %tmp_285, %xor_ln416_70

]]></Node>
<StgValue><ssdm name="and_ln416_70"/></StgValue>
</operation>

<operation id="982" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:980  %tmp_288 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_70, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="983" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:981  %p_Result_11_40 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_42_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_40"/></StgValue>
</operation>

<operation id="984" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_42" val="1"/>
<literal name="and_ln416_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:982  %icmp_ln879_70 = icmp eq i5 %p_Result_11_40, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_70"/></StgValue>
</operation>

<operation id="985" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_42" val="1"/>
<literal name="and_ln416_70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:983  %icmp_ln768_70 = icmp eq i5 %p_Result_11_40, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_70"/></StgValue>
</operation>

<operation id="986" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:984  %select_ln777_70 = select i1 %and_ln416_70, i1 %icmp_ln879_70, i1 %icmp_ln768_70

]]></Node>
<StgValue><ssdm name="select_ln777_70"/></StgValue>
</operation>

<operation id="987" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:985  %xor_ln785_42 = xor i1 %select_ln777_70, true

]]></Node>
<StgValue><ssdm name="xor_ln785_42"/></StgValue>
</operation>

<operation id="988" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:986  %or_ln340_42 = or i1 %tmp_288, %xor_ln785_42

]]></Node>
<StgValue><ssdm name="or_ln340_42"/></StgValue>
</operation>

<operation id="989" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:987  %select_ln340_42 = select i1 %or_ln340_42, i6 -1, i6 %add_ln416_70

]]></Node>
<StgValue><ssdm name="select_ln340_42"/></StgValue>
</operation>

<operation id="990" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:988  %select_ln1494_70 = select i1 %icmp_ln1494_42, i6 %select_ln340_42, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_70"/></StgValue>
</operation>

<operation id="991" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:989  %zext_ln1494_70 = zext i6 %select_ln1494_70 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_70"/></StgValue>
</operation>

<operation id="992" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:990  %icmp_ln1494_43 = icmp sgt i16 %data_43_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_43"/></StgValue>
</operation>

<operation id="993" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:991  %trunc_ln708_69 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_43_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_69"/></StgValue>
</operation>

<operation id="994" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:992  %tmp_289 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_43_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="995" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:993  %tmp_290 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_43_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="996" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:994  %zext_ln415_143 = zext i1 %tmp_290 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_143"/></StgValue>
</operation>

<operation id="997" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_43" val="0"/>
<literal name="icmp_ln1494_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:995  %zext_ln415_144 = zext i1 %tmp_290 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_144"/></StgValue>
</operation>

<operation id="998" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_43" val="0"/>
<literal name="icmp_ln1494_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:996  %trunc_ln415_71 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_43_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_71"/></StgValue>
</operation>

<operation id="999" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:997  %add_ln415_71 = add i7 %zext_ln415_143, %trunc_ln708_69

]]></Node>
<StgValue><ssdm name="add_ln415_71"/></StgValue>
</operation>

<operation id="1000" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_43" val="0"/>
<literal name="icmp_ln1494_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:998  %add_ln416_71 = add i6 %trunc_ln415_71, %zext_ln415_144

]]></Node>
<StgValue><ssdm name="add_ln416_71"/></StgValue>
</operation>

<operation id="1001" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:999  %tmp_291 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_71, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="1002" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1000  %xor_ln416_71 = xor i1 %tmp_291, true

]]></Node>
<StgValue><ssdm name="xor_ln416_71"/></StgValue>
</operation>

<operation id="1003" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1001  %and_ln416_71 = and i1 %tmp_289, %xor_ln416_71

]]></Node>
<StgValue><ssdm name="and_ln416_71"/></StgValue>
</operation>

<operation id="1004" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1002  %tmp_292 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_71, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="1005" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1003  %p_Result_11_41 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_43_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_41"/></StgValue>
</operation>

<operation id="1006" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_43" val="1"/>
<literal name="and_ln416_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1004  %icmp_ln879_71 = icmp eq i5 %p_Result_11_41, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_71"/></StgValue>
</operation>

<operation id="1007" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_43" val="1"/>
<literal name="and_ln416_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1005  %icmp_ln768_71 = icmp eq i5 %p_Result_11_41, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_71"/></StgValue>
</operation>

<operation id="1008" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1006  %select_ln777_71 = select i1 %and_ln416_71, i1 %icmp_ln879_71, i1 %icmp_ln768_71

]]></Node>
<StgValue><ssdm name="select_ln777_71"/></StgValue>
</operation>

<operation id="1009" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1007  %xor_ln785_43 = xor i1 %select_ln777_71, true

]]></Node>
<StgValue><ssdm name="xor_ln785_43"/></StgValue>
</operation>

<operation id="1010" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1008  %or_ln340_43 = or i1 %tmp_292, %xor_ln785_43

]]></Node>
<StgValue><ssdm name="or_ln340_43"/></StgValue>
</operation>

<operation id="1011" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1009  %select_ln340_43 = select i1 %or_ln340_43, i6 -1, i6 %add_ln416_71

]]></Node>
<StgValue><ssdm name="select_ln340_43"/></StgValue>
</operation>

<operation id="1012" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1010  %select_ln1494_71 = select i1 %icmp_ln1494_43, i6 %select_ln340_43, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_71"/></StgValue>
</operation>

<operation id="1013" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:1011  %zext_ln1494_71 = zext i6 %select_ln1494_71 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_71"/></StgValue>
</operation>

<operation id="1014" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1012  %icmp_ln1494_44 = icmp sgt i16 %data_44_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_44"/></StgValue>
</operation>

<operation id="1015" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1013  %trunc_ln708_70 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_44_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_70"/></StgValue>
</operation>

<operation id="1016" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1014  %tmp_293 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_44_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="1017" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1015  %tmp_294 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_44_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="1018" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:1016  %zext_ln415_145 = zext i1 %tmp_294 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_145"/></StgValue>
</operation>

<operation id="1019" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_44" val="0"/>
<literal name="icmp_ln1494_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:1017  %zext_ln415_146 = zext i1 %tmp_294 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_146"/></StgValue>
</operation>

<operation id="1020" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_44" val="0"/>
<literal name="icmp_ln1494_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1018  %trunc_ln415_72 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_44_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_72"/></StgValue>
</operation>

<operation id="1021" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:1019  %add_ln415_72 = add i7 %zext_ln415_145, %trunc_ln708_70

]]></Node>
<StgValue><ssdm name="add_ln415_72"/></StgValue>
</operation>

<operation id="1022" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_44" val="0"/>
<literal name="icmp_ln1494_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:1020  %add_ln416_72 = add i6 %trunc_ln415_72, %zext_ln415_146

]]></Node>
<StgValue><ssdm name="add_ln416_72"/></StgValue>
</operation>

<operation id="1023" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1021  %tmp_295 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_72, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="1024" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1022  %xor_ln416_72 = xor i1 %tmp_295, true

]]></Node>
<StgValue><ssdm name="xor_ln416_72"/></StgValue>
</operation>

<operation id="1025" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1023  %and_ln416_72 = and i1 %tmp_293, %xor_ln416_72

]]></Node>
<StgValue><ssdm name="and_ln416_72"/></StgValue>
</operation>

<operation id="1026" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1024  %tmp_296 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_72, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="1027" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1025  %p_Result_11_42 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_44_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_42"/></StgValue>
</operation>

<operation id="1028" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_44" val="1"/>
<literal name="and_ln416_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1026  %icmp_ln879_72 = icmp eq i5 %p_Result_11_42, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_72"/></StgValue>
</operation>

<operation id="1029" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_44" val="1"/>
<literal name="and_ln416_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1027  %icmp_ln768_72 = icmp eq i5 %p_Result_11_42, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_72"/></StgValue>
</operation>

<operation id="1030" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1028  %select_ln777_72 = select i1 %and_ln416_72, i1 %icmp_ln879_72, i1 %icmp_ln768_72

]]></Node>
<StgValue><ssdm name="select_ln777_72"/></StgValue>
</operation>

<operation id="1031" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1029  %xor_ln785_44 = xor i1 %select_ln777_72, true

]]></Node>
<StgValue><ssdm name="xor_ln785_44"/></StgValue>
</operation>

<operation id="1032" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1030  %or_ln340_44 = or i1 %tmp_296, %xor_ln785_44

]]></Node>
<StgValue><ssdm name="or_ln340_44"/></StgValue>
</operation>

<operation id="1033" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1031  %select_ln340_44 = select i1 %or_ln340_44, i6 -1, i6 %add_ln416_72

]]></Node>
<StgValue><ssdm name="select_ln340_44"/></StgValue>
</operation>

<operation id="1034" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1032  %select_ln1494_72 = select i1 %icmp_ln1494_44, i6 %select_ln340_44, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_72"/></StgValue>
</operation>

<operation id="1035" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:1033  %zext_ln1494_72 = zext i6 %select_ln1494_72 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_72"/></StgValue>
</operation>

<operation id="1036" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1034  %icmp_ln1494_45 = icmp sgt i16 %data_45_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_45"/></StgValue>
</operation>

<operation id="1037" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1035  %trunc_ln708_71 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_45_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_71"/></StgValue>
</operation>

<operation id="1038" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1036  %tmp_297 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_45_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="1039" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1037  %tmp_298 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_45_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="1040" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:1038  %zext_ln415_147 = zext i1 %tmp_298 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_147"/></StgValue>
</operation>

<operation id="1041" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_45" val="0"/>
<literal name="icmp_ln1494_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:1039  %zext_ln415_148 = zext i1 %tmp_298 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_148"/></StgValue>
</operation>

<operation id="1042" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_45" val="0"/>
<literal name="icmp_ln1494_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1040  %trunc_ln415_73 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_45_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_73"/></StgValue>
</operation>

<operation id="1043" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:1041  %add_ln415_73 = add i7 %zext_ln415_147, %trunc_ln708_71

]]></Node>
<StgValue><ssdm name="add_ln415_73"/></StgValue>
</operation>

<operation id="1044" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_45" val="0"/>
<literal name="icmp_ln1494_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:1042  %add_ln416_73 = add i6 %trunc_ln415_73, %zext_ln415_148

]]></Node>
<StgValue><ssdm name="add_ln416_73"/></StgValue>
</operation>

<operation id="1045" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1043  %tmp_299 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_73, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="1046" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1044  %xor_ln416_73 = xor i1 %tmp_299, true

]]></Node>
<StgValue><ssdm name="xor_ln416_73"/></StgValue>
</operation>

<operation id="1047" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1045  %and_ln416_73 = and i1 %tmp_297, %xor_ln416_73

]]></Node>
<StgValue><ssdm name="and_ln416_73"/></StgValue>
</operation>

<operation id="1048" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1046  %tmp_300 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_73, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="1049" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1047  %p_Result_11_43 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_45_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_43"/></StgValue>
</operation>

<operation id="1050" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_45" val="1"/>
<literal name="and_ln416_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1048  %icmp_ln879_73 = icmp eq i5 %p_Result_11_43, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_73"/></StgValue>
</operation>

<operation id="1051" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_45" val="1"/>
<literal name="and_ln416_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1049  %icmp_ln768_73 = icmp eq i5 %p_Result_11_43, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_73"/></StgValue>
</operation>

<operation id="1052" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1050  %select_ln777_73 = select i1 %and_ln416_73, i1 %icmp_ln879_73, i1 %icmp_ln768_73

]]></Node>
<StgValue><ssdm name="select_ln777_73"/></StgValue>
</operation>

<operation id="1053" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1051  %xor_ln785_45 = xor i1 %select_ln777_73, true

]]></Node>
<StgValue><ssdm name="xor_ln785_45"/></StgValue>
</operation>

<operation id="1054" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1052  %or_ln340_45 = or i1 %tmp_300, %xor_ln785_45

]]></Node>
<StgValue><ssdm name="or_ln340_45"/></StgValue>
</operation>

<operation id="1055" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1053  %select_ln340_45 = select i1 %or_ln340_45, i6 -1, i6 %add_ln416_73

]]></Node>
<StgValue><ssdm name="select_ln340_45"/></StgValue>
</operation>

<operation id="1056" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1054  %select_ln1494_73 = select i1 %icmp_ln1494_45, i6 %select_ln340_45, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_73"/></StgValue>
</operation>

<operation id="1057" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:1055  %zext_ln1494_73 = zext i6 %select_ln1494_73 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_73"/></StgValue>
</operation>

<operation id="1058" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1056  %icmp_ln1494_46 = icmp sgt i16 %data_46_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_46"/></StgValue>
</operation>

<operation id="1059" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1057  %trunc_ln708_72 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_46_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_72"/></StgValue>
</operation>

<operation id="1060" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1058  %tmp_301 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_46_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="1061" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1059  %tmp_302 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_46_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="1062" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:1060  %zext_ln415_149 = zext i1 %tmp_302 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_149"/></StgValue>
</operation>

<operation id="1063" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_46" val="0"/>
<literal name="icmp_ln1494_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:1061  %zext_ln415_150 = zext i1 %tmp_302 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_150"/></StgValue>
</operation>

<operation id="1064" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_46" val="0"/>
<literal name="icmp_ln1494_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1062  %trunc_ln415_74 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_46_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_74"/></StgValue>
</operation>

<operation id="1065" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:1063  %add_ln415_74 = add i7 %zext_ln415_149, %trunc_ln708_72

]]></Node>
<StgValue><ssdm name="add_ln415_74"/></StgValue>
</operation>

<operation id="1066" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_46" val="0"/>
<literal name="icmp_ln1494_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:1064  %add_ln416_74 = add i6 %trunc_ln415_74, %zext_ln415_150

]]></Node>
<StgValue><ssdm name="add_ln416_74"/></StgValue>
</operation>

<operation id="1067" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1065  %tmp_303 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_74, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="1068" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1066  %xor_ln416_74 = xor i1 %tmp_303, true

]]></Node>
<StgValue><ssdm name="xor_ln416_74"/></StgValue>
</operation>

<operation id="1069" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1067  %and_ln416_74 = and i1 %tmp_301, %xor_ln416_74

]]></Node>
<StgValue><ssdm name="and_ln416_74"/></StgValue>
</operation>

<operation id="1070" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1068  %tmp_304 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_74, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="1071" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1069  %p_Result_11_44 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_46_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_44"/></StgValue>
</operation>

<operation id="1072" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_46" val="1"/>
<literal name="and_ln416_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1070  %icmp_ln879_74 = icmp eq i5 %p_Result_11_44, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_74"/></StgValue>
</operation>

<operation id="1073" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_46" val="1"/>
<literal name="and_ln416_74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1071  %icmp_ln768_74 = icmp eq i5 %p_Result_11_44, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_74"/></StgValue>
</operation>

<operation id="1074" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1072  %select_ln777_74 = select i1 %and_ln416_74, i1 %icmp_ln879_74, i1 %icmp_ln768_74

]]></Node>
<StgValue><ssdm name="select_ln777_74"/></StgValue>
</operation>

<operation id="1075" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1073  %xor_ln785_46 = xor i1 %select_ln777_74, true

]]></Node>
<StgValue><ssdm name="xor_ln785_46"/></StgValue>
</operation>

<operation id="1076" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1074  %or_ln340_46 = or i1 %tmp_304, %xor_ln785_46

]]></Node>
<StgValue><ssdm name="or_ln340_46"/></StgValue>
</operation>

<operation id="1077" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1075  %select_ln340_46 = select i1 %or_ln340_46, i6 -1, i6 %add_ln416_74

]]></Node>
<StgValue><ssdm name="select_ln340_46"/></StgValue>
</operation>

<operation id="1078" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1076  %select_ln1494_74 = select i1 %icmp_ln1494_46, i6 %select_ln340_46, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_74"/></StgValue>
</operation>

<operation id="1079" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:1077  %zext_ln1494_74 = zext i6 %select_ln1494_74 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_74"/></StgValue>
</operation>

<operation id="1080" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1078  %icmp_ln1494_47 = icmp sgt i16 %data_47_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_47"/></StgValue>
</operation>

<operation id="1081" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1079  %trunc_ln708_73 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_47_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_73"/></StgValue>
</operation>

<operation id="1082" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1080  %tmp_305 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_47_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="1083" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1081  %tmp_306 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_47_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="1084" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:1082  %zext_ln415_151 = zext i1 %tmp_306 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_151"/></StgValue>
</operation>

<operation id="1085" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_47" val="0"/>
<literal name="icmp_ln1494_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:1083  %zext_ln415_152 = zext i1 %tmp_306 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_152"/></StgValue>
</operation>

<operation id="1086" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_47" val="0"/>
<literal name="icmp_ln1494_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1084  %trunc_ln415_75 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_47_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_75"/></StgValue>
</operation>

<operation id="1087" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:1085  %add_ln415_75 = add i7 %zext_ln415_151, %trunc_ln708_73

]]></Node>
<StgValue><ssdm name="add_ln415_75"/></StgValue>
</operation>

<operation id="1088" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_47" val="0"/>
<literal name="icmp_ln1494_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:1086  %add_ln416_75 = add i6 %trunc_ln415_75, %zext_ln415_152

]]></Node>
<StgValue><ssdm name="add_ln416_75"/></StgValue>
</operation>

<operation id="1089" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1087  %tmp_307 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_75, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="1090" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1088  %xor_ln416_75 = xor i1 %tmp_307, true

]]></Node>
<StgValue><ssdm name="xor_ln416_75"/></StgValue>
</operation>

<operation id="1091" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1089  %and_ln416_75 = and i1 %tmp_305, %xor_ln416_75

]]></Node>
<StgValue><ssdm name="and_ln416_75"/></StgValue>
</operation>

<operation id="1092" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1090  %tmp_308 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_75, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="1093" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1091  %p_Result_11_45 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_47_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_45"/></StgValue>
</operation>

<operation id="1094" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_47" val="1"/>
<literal name="and_ln416_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1092  %icmp_ln879_75 = icmp eq i5 %p_Result_11_45, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_75"/></StgValue>
</operation>

<operation id="1095" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_47" val="1"/>
<literal name="and_ln416_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1093  %icmp_ln768_75 = icmp eq i5 %p_Result_11_45, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_75"/></StgValue>
</operation>

<operation id="1096" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1094  %select_ln777_75 = select i1 %and_ln416_75, i1 %icmp_ln879_75, i1 %icmp_ln768_75

]]></Node>
<StgValue><ssdm name="select_ln777_75"/></StgValue>
</operation>

<operation id="1097" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1095  %xor_ln785_47 = xor i1 %select_ln777_75, true

]]></Node>
<StgValue><ssdm name="xor_ln785_47"/></StgValue>
</operation>

<operation id="1098" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1096  %or_ln340_47 = or i1 %tmp_308, %xor_ln785_47

]]></Node>
<StgValue><ssdm name="or_ln340_47"/></StgValue>
</operation>

<operation id="1099" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1097  %select_ln340_47 = select i1 %or_ln340_47, i6 -1, i6 %add_ln416_75

]]></Node>
<StgValue><ssdm name="select_ln340_47"/></StgValue>
</operation>

<operation id="1100" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1098  %select_ln1494_75 = select i1 %icmp_ln1494_47, i6 %select_ln340_47, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_75"/></StgValue>
</operation>

<operation id="1101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:1099  %zext_ln1494_75 = zext i6 %select_ln1494_75 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_75"/></StgValue>
</operation>

<operation id="1102" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1100  %icmp_ln1494_48 = icmp sgt i16 %data_48_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_48"/></StgValue>
</operation>

<operation id="1103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1101  %trunc_ln708_74 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_48_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_74"/></StgValue>
</operation>

<operation id="1104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1102  %tmp_309 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_48_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="1105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1103  %tmp_310 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_48_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="1106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:1104  %zext_ln415_153 = zext i1 %tmp_310 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_153"/></StgValue>
</operation>

<operation id="1107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_48" val="0"/>
<literal name="icmp_ln1494_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:1105  %zext_ln415_154 = zext i1 %tmp_310 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_154"/></StgValue>
</operation>

<operation id="1108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_48" val="0"/>
<literal name="icmp_ln1494_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1106  %trunc_ln415_76 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_48_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_76"/></StgValue>
</operation>

<operation id="1109" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:1107  %add_ln415_76 = add i7 %zext_ln415_153, %trunc_ln708_74

]]></Node>
<StgValue><ssdm name="add_ln415_76"/></StgValue>
</operation>

<operation id="1110" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_48" val="0"/>
<literal name="icmp_ln1494_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:1108  %add_ln416_76 = add i6 %trunc_ln415_76, %zext_ln415_154

]]></Node>
<StgValue><ssdm name="add_ln416_76"/></StgValue>
</operation>

<operation id="1111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1109  %tmp_311 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_76, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="1112" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1110  %xor_ln416_76 = xor i1 %tmp_311, true

]]></Node>
<StgValue><ssdm name="xor_ln416_76"/></StgValue>
</operation>

<operation id="1113" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1111  %and_ln416_76 = and i1 %tmp_309, %xor_ln416_76

]]></Node>
<StgValue><ssdm name="and_ln416_76"/></StgValue>
</operation>

<operation id="1114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1112  %tmp_312 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_76, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="1115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1113  %p_Result_11_46 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_48_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_46"/></StgValue>
</operation>

<operation id="1116" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_48" val="1"/>
<literal name="and_ln416_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1114  %icmp_ln879_76 = icmp eq i5 %p_Result_11_46, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_76"/></StgValue>
</operation>

<operation id="1117" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_48" val="1"/>
<literal name="and_ln416_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1115  %icmp_ln768_76 = icmp eq i5 %p_Result_11_46, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_76"/></StgValue>
</operation>

<operation id="1118" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1116  %select_ln777_76 = select i1 %and_ln416_76, i1 %icmp_ln879_76, i1 %icmp_ln768_76

]]></Node>
<StgValue><ssdm name="select_ln777_76"/></StgValue>
</operation>

<operation id="1119" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1117  %xor_ln785_48 = xor i1 %select_ln777_76, true

]]></Node>
<StgValue><ssdm name="xor_ln785_48"/></StgValue>
</operation>

<operation id="1120" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1118  %or_ln340_48 = or i1 %tmp_312, %xor_ln785_48

]]></Node>
<StgValue><ssdm name="or_ln340_48"/></StgValue>
</operation>

<operation id="1121" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1119  %select_ln340_48 = select i1 %or_ln340_48, i6 -1, i6 %add_ln416_76

]]></Node>
<StgValue><ssdm name="select_ln340_48"/></StgValue>
</operation>

<operation id="1122" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1120  %select_ln1494_76 = select i1 %icmp_ln1494_48, i6 %select_ln340_48, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_76"/></StgValue>
</operation>

<operation id="1123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:1121  %zext_ln1494_76 = zext i6 %select_ln1494_76 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_76"/></StgValue>
</operation>

<operation id="1124" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1122  %icmp_ln1494_49 = icmp sgt i16 %data_49_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_49"/></StgValue>
</operation>

<operation id="1125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1123  %trunc_ln708_75 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_49_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_75"/></StgValue>
</operation>

<operation id="1126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1124  %tmp_313 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_49_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="1127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1125  %tmp_314 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_49_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="1128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:1126  %zext_ln415_155 = zext i1 %tmp_314 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_155"/></StgValue>
</operation>

<operation id="1129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_49" val="0"/>
<literal name="icmp_ln1494_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:1127  %zext_ln415_156 = zext i1 %tmp_314 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_156"/></StgValue>
</operation>

<operation id="1130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_49" val="0"/>
<literal name="icmp_ln1494_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1128  %trunc_ln415_77 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_49_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_77"/></StgValue>
</operation>

<operation id="1131" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:1129  %add_ln415_77 = add i7 %zext_ln415_155, %trunc_ln708_75

]]></Node>
<StgValue><ssdm name="add_ln415_77"/></StgValue>
</operation>

<operation id="1132" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_49" val="0"/>
<literal name="icmp_ln1494_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:1130  %add_ln416_77 = add i6 %trunc_ln415_77, %zext_ln415_156

]]></Node>
<StgValue><ssdm name="add_ln416_77"/></StgValue>
</operation>

<operation id="1133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1131  %tmp_315 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_77, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="1134" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1132  %xor_ln416_77 = xor i1 %tmp_315, true

]]></Node>
<StgValue><ssdm name="xor_ln416_77"/></StgValue>
</operation>

<operation id="1135" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1133  %and_ln416_77 = and i1 %tmp_313, %xor_ln416_77

]]></Node>
<StgValue><ssdm name="and_ln416_77"/></StgValue>
</operation>

<operation id="1136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1134  %tmp_316 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_77, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="1137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1135  %p_Result_11_47 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_49_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_47"/></StgValue>
</operation>

<operation id="1138" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_49" val="1"/>
<literal name="and_ln416_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1136  %icmp_ln879_77 = icmp eq i5 %p_Result_11_47, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_77"/></StgValue>
</operation>

<operation id="1139" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_49" val="1"/>
<literal name="and_ln416_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1137  %icmp_ln768_77 = icmp eq i5 %p_Result_11_47, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_77"/></StgValue>
</operation>

<operation id="1140" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1138  %select_ln777_77 = select i1 %and_ln416_77, i1 %icmp_ln879_77, i1 %icmp_ln768_77

]]></Node>
<StgValue><ssdm name="select_ln777_77"/></StgValue>
</operation>

<operation id="1141" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1139  %xor_ln785_49 = xor i1 %select_ln777_77, true

]]></Node>
<StgValue><ssdm name="xor_ln785_49"/></StgValue>
</operation>

<operation id="1142" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1140  %or_ln340_49 = or i1 %tmp_316, %xor_ln785_49

]]></Node>
<StgValue><ssdm name="or_ln340_49"/></StgValue>
</operation>

<operation id="1143" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1141  %select_ln340_49 = select i1 %or_ln340_49, i6 -1, i6 %add_ln416_77

]]></Node>
<StgValue><ssdm name="select_ln340_49"/></StgValue>
</operation>

<operation id="1144" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1142  %select_ln1494_77 = select i1 %icmp_ln1494_49, i6 %select_ln340_49, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_77"/></StgValue>
</operation>

<operation id="1145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:1143  %zext_ln1494_77 = zext i6 %select_ln1494_77 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_77"/></StgValue>
</operation>

<operation id="1146" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1144  %icmp_ln1494_50 = icmp sgt i16 %data_50_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_50"/></StgValue>
</operation>

<operation id="1147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1145  %trunc_ln708_76 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_50_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_76"/></StgValue>
</operation>

<operation id="1148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1146  %tmp_317 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_50_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="1149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1147  %tmp_318 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_50_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="1150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:1148  %zext_ln415_157 = zext i1 %tmp_318 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_157"/></StgValue>
</operation>

<operation id="1151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_50" val="0"/>
<literal name="icmp_ln1494_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:1149  %zext_ln415_158 = zext i1 %tmp_318 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_158"/></StgValue>
</operation>

<operation id="1152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_50" val="0"/>
<literal name="icmp_ln1494_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1150  %trunc_ln415_78 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_50_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_78"/></StgValue>
</operation>

<operation id="1153" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:1151  %add_ln415_78 = add i7 %zext_ln415_157, %trunc_ln708_76

]]></Node>
<StgValue><ssdm name="add_ln415_78"/></StgValue>
</operation>

<operation id="1154" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_50" val="0"/>
<literal name="icmp_ln1494_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:1152  %add_ln416_78 = add i6 %trunc_ln415_78, %zext_ln415_158

]]></Node>
<StgValue><ssdm name="add_ln416_78"/></StgValue>
</operation>

<operation id="1155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1153  %tmp_319 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_78, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="1156" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1154  %xor_ln416_78 = xor i1 %tmp_319, true

]]></Node>
<StgValue><ssdm name="xor_ln416_78"/></StgValue>
</operation>

<operation id="1157" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1155  %and_ln416_78 = and i1 %tmp_317, %xor_ln416_78

]]></Node>
<StgValue><ssdm name="and_ln416_78"/></StgValue>
</operation>

<operation id="1158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1156  %tmp_320 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_78, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="1159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1157  %p_Result_11_48 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_50_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_48"/></StgValue>
</operation>

<operation id="1160" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_50" val="1"/>
<literal name="and_ln416_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1158  %icmp_ln879_78 = icmp eq i5 %p_Result_11_48, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_78"/></StgValue>
</operation>

<operation id="1161" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_50" val="1"/>
<literal name="and_ln416_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1159  %icmp_ln768_78 = icmp eq i5 %p_Result_11_48, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_78"/></StgValue>
</operation>

<operation id="1162" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1160  %select_ln777_78 = select i1 %and_ln416_78, i1 %icmp_ln879_78, i1 %icmp_ln768_78

]]></Node>
<StgValue><ssdm name="select_ln777_78"/></StgValue>
</operation>

<operation id="1163" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1161  %xor_ln785_50 = xor i1 %select_ln777_78, true

]]></Node>
<StgValue><ssdm name="xor_ln785_50"/></StgValue>
</operation>

<operation id="1164" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1162  %or_ln340_50 = or i1 %tmp_320, %xor_ln785_50

]]></Node>
<StgValue><ssdm name="or_ln340_50"/></StgValue>
</operation>

<operation id="1165" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1163  %select_ln340_50 = select i1 %or_ln340_50, i6 -1, i6 %add_ln416_78

]]></Node>
<StgValue><ssdm name="select_ln340_50"/></StgValue>
</operation>

<operation id="1166" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1164  %select_ln1494_78 = select i1 %icmp_ln1494_50, i6 %select_ln340_50, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_78"/></StgValue>
</operation>

<operation id="1167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:1165  %zext_ln1494_78 = zext i6 %select_ln1494_78 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_78"/></StgValue>
</operation>

<operation id="1168" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1166  %icmp_ln1494_51 = icmp sgt i16 %data_51_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_51"/></StgValue>
</operation>

<operation id="1169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1167  %trunc_ln708_77 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_51_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_77"/></StgValue>
</operation>

<operation id="1170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1168  %tmp_321 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_51_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="1171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1169  %tmp_322 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_51_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="1172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:1170  %zext_ln415_159 = zext i1 %tmp_322 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_159"/></StgValue>
</operation>

<operation id="1173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_51" val="0"/>
<literal name="icmp_ln1494_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:1171  %zext_ln415_160 = zext i1 %tmp_322 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_160"/></StgValue>
</operation>

<operation id="1174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_51" val="0"/>
<literal name="icmp_ln1494_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1172  %trunc_ln415_79 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_51_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_79"/></StgValue>
</operation>

<operation id="1175" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:1173  %add_ln415_79 = add i7 %zext_ln415_159, %trunc_ln708_77

]]></Node>
<StgValue><ssdm name="add_ln415_79"/></StgValue>
</operation>

<operation id="1176" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_51" val="0"/>
<literal name="icmp_ln1494_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:1174  %add_ln416_79 = add i6 %trunc_ln415_79, %zext_ln415_160

]]></Node>
<StgValue><ssdm name="add_ln416_79"/></StgValue>
</operation>

<operation id="1177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1175  %tmp_323 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_79, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="1178" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1176  %xor_ln416_79 = xor i1 %tmp_323, true

]]></Node>
<StgValue><ssdm name="xor_ln416_79"/></StgValue>
</operation>

<operation id="1179" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1177  %and_ln416_79 = and i1 %tmp_321, %xor_ln416_79

]]></Node>
<StgValue><ssdm name="and_ln416_79"/></StgValue>
</operation>

<operation id="1180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1178  %tmp_324 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_79, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="1181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1179  %p_Result_11_49 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_51_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_49"/></StgValue>
</operation>

<operation id="1182" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_51" val="1"/>
<literal name="and_ln416_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1180  %icmp_ln879_79 = icmp eq i5 %p_Result_11_49, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_79"/></StgValue>
</operation>

<operation id="1183" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_51" val="1"/>
<literal name="and_ln416_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1181  %icmp_ln768_79 = icmp eq i5 %p_Result_11_49, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_79"/></StgValue>
</operation>

<operation id="1184" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1182  %select_ln777_79 = select i1 %and_ln416_79, i1 %icmp_ln879_79, i1 %icmp_ln768_79

]]></Node>
<StgValue><ssdm name="select_ln777_79"/></StgValue>
</operation>

<operation id="1185" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1183  %xor_ln785_51 = xor i1 %select_ln777_79, true

]]></Node>
<StgValue><ssdm name="xor_ln785_51"/></StgValue>
</operation>

<operation id="1186" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1184  %or_ln340_51 = or i1 %tmp_324, %xor_ln785_51

]]></Node>
<StgValue><ssdm name="or_ln340_51"/></StgValue>
</operation>

<operation id="1187" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1185  %select_ln340_51 = select i1 %or_ln340_51, i6 -1, i6 %add_ln416_79

]]></Node>
<StgValue><ssdm name="select_ln340_51"/></StgValue>
</operation>

<operation id="1188" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1186  %select_ln1494_79 = select i1 %icmp_ln1494_51, i6 %select_ln340_51, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_79"/></StgValue>
</operation>

<operation id="1189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:1187  %zext_ln1494_79 = zext i6 %select_ln1494_79 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_79"/></StgValue>
</operation>

<operation id="1190" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1188  %icmp_ln1494_52 = icmp sgt i16 %data_52_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_52"/></StgValue>
</operation>

<operation id="1191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1189  %trunc_ln708_78 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_52_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_78"/></StgValue>
</operation>

<operation id="1192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1190  %tmp_325 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_52_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="1193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1191  %tmp_326 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_52_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="1194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:1192  %zext_ln415_161 = zext i1 %tmp_326 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_161"/></StgValue>
</operation>

<operation id="1195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_52" val="0"/>
<literal name="icmp_ln1494_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:1193  %zext_ln415_162 = zext i1 %tmp_326 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_162"/></StgValue>
</operation>

<operation id="1196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_52" val="0"/>
<literal name="icmp_ln1494_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1194  %trunc_ln415_80 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_52_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_80"/></StgValue>
</operation>

<operation id="1197" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:1195  %add_ln415_80 = add i7 %zext_ln415_161, %trunc_ln708_78

]]></Node>
<StgValue><ssdm name="add_ln415_80"/></StgValue>
</operation>

<operation id="1198" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_52" val="0"/>
<literal name="icmp_ln1494_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:1196  %add_ln416_80 = add i6 %trunc_ln415_80, %zext_ln415_162

]]></Node>
<StgValue><ssdm name="add_ln416_80"/></StgValue>
</operation>

<operation id="1199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1197  %tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_80, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="1200" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1198  %xor_ln416_80 = xor i1 %tmp_327, true

]]></Node>
<StgValue><ssdm name="xor_ln416_80"/></StgValue>
</operation>

<operation id="1201" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1199  %and_ln416_80 = and i1 %tmp_325, %xor_ln416_80

]]></Node>
<StgValue><ssdm name="and_ln416_80"/></StgValue>
</operation>

<operation id="1202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1200  %tmp_328 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_80, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="1203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1201  %p_Result_11_50 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_52_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_50"/></StgValue>
</operation>

<operation id="1204" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_52" val="1"/>
<literal name="and_ln416_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1202  %icmp_ln879_80 = icmp eq i5 %p_Result_11_50, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_80"/></StgValue>
</operation>

<operation id="1205" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_52" val="1"/>
<literal name="and_ln416_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1203  %icmp_ln768_80 = icmp eq i5 %p_Result_11_50, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_80"/></StgValue>
</operation>

<operation id="1206" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1204  %select_ln777_80 = select i1 %and_ln416_80, i1 %icmp_ln879_80, i1 %icmp_ln768_80

]]></Node>
<StgValue><ssdm name="select_ln777_80"/></StgValue>
</operation>

<operation id="1207" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1205  %xor_ln785_52 = xor i1 %select_ln777_80, true

]]></Node>
<StgValue><ssdm name="xor_ln785_52"/></StgValue>
</operation>

<operation id="1208" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1206  %or_ln340_52 = or i1 %tmp_328, %xor_ln785_52

]]></Node>
<StgValue><ssdm name="or_ln340_52"/></StgValue>
</operation>

<operation id="1209" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1207  %select_ln340_52 = select i1 %or_ln340_52, i6 -1, i6 %add_ln416_80

]]></Node>
<StgValue><ssdm name="select_ln340_52"/></StgValue>
</operation>

<operation id="1210" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1208  %select_ln1494_80 = select i1 %icmp_ln1494_52, i6 %select_ln340_52, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_80"/></StgValue>
</operation>

<operation id="1211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:1209  %zext_ln1494_80 = zext i6 %select_ln1494_80 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_80"/></StgValue>
</operation>

<operation id="1212" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1210  %icmp_ln1494_53 = icmp sgt i16 %data_53_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_53"/></StgValue>
</operation>

<operation id="1213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1211  %trunc_ln708_79 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_53_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_79"/></StgValue>
</operation>

<operation id="1214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1212  %tmp_329 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_53_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="1215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1213  %tmp_330 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_53_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="1216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:1214  %zext_ln415_163 = zext i1 %tmp_330 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_163"/></StgValue>
</operation>

<operation id="1217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_53" val="0"/>
<literal name="icmp_ln1494_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:1215  %zext_ln415_164 = zext i1 %tmp_330 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_164"/></StgValue>
</operation>

<operation id="1218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_53" val="0"/>
<literal name="icmp_ln1494_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1216  %trunc_ln415_81 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_53_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_81"/></StgValue>
</operation>

<operation id="1219" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:1217  %add_ln415_81 = add i7 %zext_ln415_163, %trunc_ln708_79

]]></Node>
<StgValue><ssdm name="add_ln415_81"/></StgValue>
</operation>

<operation id="1220" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_53" val="0"/>
<literal name="icmp_ln1494_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:1218  %add_ln416_81 = add i6 %trunc_ln415_81, %zext_ln415_164

]]></Node>
<StgValue><ssdm name="add_ln416_81"/></StgValue>
</operation>

<operation id="1221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1219  %tmp_331 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_81, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="1222" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1220  %xor_ln416_81 = xor i1 %tmp_331, true

]]></Node>
<StgValue><ssdm name="xor_ln416_81"/></StgValue>
</operation>

<operation id="1223" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1221  %and_ln416_81 = and i1 %tmp_329, %xor_ln416_81

]]></Node>
<StgValue><ssdm name="and_ln416_81"/></StgValue>
</operation>

<operation id="1224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1222  %tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_81, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="1225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1223  %p_Result_11_51 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_53_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_51"/></StgValue>
</operation>

<operation id="1226" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_53" val="1"/>
<literal name="and_ln416_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1224  %icmp_ln879_81 = icmp eq i5 %p_Result_11_51, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_81"/></StgValue>
</operation>

<operation id="1227" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_53" val="1"/>
<literal name="and_ln416_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1225  %icmp_ln768_81 = icmp eq i5 %p_Result_11_51, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_81"/></StgValue>
</operation>

<operation id="1228" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1226  %select_ln777_81 = select i1 %and_ln416_81, i1 %icmp_ln879_81, i1 %icmp_ln768_81

]]></Node>
<StgValue><ssdm name="select_ln777_81"/></StgValue>
</operation>

<operation id="1229" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1227  %xor_ln785_53 = xor i1 %select_ln777_81, true

]]></Node>
<StgValue><ssdm name="xor_ln785_53"/></StgValue>
</operation>

<operation id="1230" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1228  %or_ln340_53 = or i1 %tmp_332, %xor_ln785_53

]]></Node>
<StgValue><ssdm name="or_ln340_53"/></StgValue>
</operation>

<operation id="1231" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1229  %select_ln340_53 = select i1 %or_ln340_53, i6 -1, i6 %add_ln416_81

]]></Node>
<StgValue><ssdm name="select_ln340_53"/></StgValue>
</operation>

<operation id="1232" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1230  %select_ln1494_81 = select i1 %icmp_ln1494_53, i6 %select_ln340_53, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_81"/></StgValue>
</operation>

<operation id="1233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:1231  %zext_ln1494_81 = zext i6 %select_ln1494_81 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_81"/></StgValue>
</operation>

<operation id="1234" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1232  %icmp_ln1494_54 = icmp sgt i16 %data_54_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_54"/></StgValue>
</operation>

<operation id="1235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1233  %trunc_ln708_80 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_54_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_80"/></StgValue>
</operation>

<operation id="1236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1234  %tmp_333 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_54_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="1237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1235  %tmp_334 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_54_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="1238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:1236  %zext_ln415_165 = zext i1 %tmp_334 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_165"/></StgValue>
</operation>

<operation id="1239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_54" val="0"/>
<literal name="icmp_ln1494_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:1237  %zext_ln415_166 = zext i1 %tmp_334 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_166"/></StgValue>
</operation>

<operation id="1240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_54" val="0"/>
<literal name="icmp_ln1494_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1238  %trunc_ln415_82 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_54_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_82"/></StgValue>
</operation>

<operation id="1241" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:1239  %add_ln415_82 = add i7 %zext_ln415_165, %trunc_ln708_80

]]></Node>
<StgValue><ssdm name="add_ln415_82"/></StgValue>
</operation>

<operation id="1242" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_54" val="0"/>
<literal name="icmp_ln1494_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:1240  %add_ln416_82 = add i6 %trunc_ln415_82, %zext_ln415_166

]]></Node>
<StgValue><ssdm name="add_ln416_82"/></StgValue>
</operation>

<operation id="1243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1241  %tmp_335 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_82, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="1244" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1242  %xor_ln416_82 = xor i1 %tmp_335, true

]]></Node>
<StgValue><ssdm name="xor_ln416_82"/></StgValue>
</operation>

<operation id="1245" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1243  %and_ln416_82 = and i1 %tmp_333, %xor_ln416_82

]]></Node>
<StgValue><ssdm name="and_ln416_82"/></StgValue>
</operation>

<operation id="1246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1244  %tmp_336 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_82, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="1247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1245  %p_Result_11_52 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_54_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_52"/></StgValue>
</operation>

<operation id="1248" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_54" val="1"/>
<literal name="and_ln416_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1246  %icmp_ln879_82 = icmp eq i5 %p_Result_11_52, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_82"/></StgValue>
</operation>

<operation id="1249" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_54" val="1"/>
<literal name="and_ln416_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1247  %icmp_ln768_82 = icmp eq i5 %p_Result_11_52, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_82"/></StgValue>
</operation>

<operation id="1250" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1248  %select_ln777_82 = select i1 %and_ln416_82, i1 %icmp_ln879_82, i1 %icmp_ln768_82

]]></Node>
<StgValue><ssdm name="select_ln777_82"/></StgValue>
</operation>

<operation id="1251" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1249  %xor_ln785_54 = xor i1 %select_ln777_82, true

]]></Node>
<StgValue><ssdm name="xor_ln785_54"/></StgValue>
</operation>

<operation id="1252" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1250  %or_ln340_54 = or i1 %tmp_336, %xor_ln785_54

]]></Node>
<StgValue><ssdm name="or_ln340_54"/></StgValue>
</operation>

<operation id="1253" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1251  %select_ln340_54 = select i1 %or_ln340_54, i6 -1, i6 %add_ln416_82

]]></Node>
<StgValue><ssdm name="select_ln340_54"/></StgValue>
</operation>

<operation id="1254" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1252  %select_ln1494_82 = select i1 %icmp_ln1494_54, i6 %select_ln340_54, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_82"/></StgValue>
</operation>

<operation id="1255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:1253  %zext_ln1494_82 = zext i6 %select_ln1494_82 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_82"/></StgValue>
</operation>

<operation id="1256" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1254  %icmp_ln1494_55 = icmp sgt i16 %data_55_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_55"/></StgValue>
</operation>

<operation id="1257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1255  %trunc_ln708_81 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_55_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_81"/></StgValue>
</operation>

<operation id="1258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1256  %tmp_337 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_55_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="1259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1257  %tmp_338 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_55_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="1260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:1258  %zext_ln415_167 = zext i1 %tmp_338 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_167"/></StgValue>
</operation>

<operation id="1261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_55" val="0"/>
<literal name="icmp_ln1494_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:1259  %zext_ln415_168 = zext i1 %tmp_338 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_168"/></StgValue>
</operation>

<operation id="1262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_55" val="0"/>
<literal name="icmp_ln1494_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1260  %trunc_ln415_83 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_55_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_83"/></StgValue>
</operation>

<operation id="1263" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:1261  %add_ln415_83 = add i7 %zext_ln415_167, %trunc_ln708_81

]]></Node>
<StgValue><ssdm name="add_ln415_83"/></StgValue>
</operation>

<operation id="1264" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_55" val="0"/>
<literal name="icmp_ln1494_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:1262  %add_ln416_83 = add i6 %trunc_ln415_83, %zext_ln415_168

]]></Node>
<StgValue><ssdm name="add_ln416_83"/></StgValue>
</operation>

<operation id="1265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1263  %tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_83, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="1266" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1264  %xor_ln416_83 = xor i1 %tmp_339, true

]]></Node>
<StgValue><ssdm name="xor_ln416_83"/></StgValue>
</operation>

<operation id="1267" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1265  %and_ln416_83 = and i1 %tmp_337, %xor_ln416_83

]]></Node>
<StgValue><ssdm name="and_ln416_83"/></StgValue>
</operation>

<operation id="1268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1266  %tmp_340 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_83, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="1269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1267  %p_Result_11_53 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_55_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_53"/></StgValue>
</operation>

<operation id="1270" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_55" val="1"/>
<literal name="and_ln416_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1268  %icmp_ln879_83 = icmp eq i5 %p_Result_11_53, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_83"/></StgValue>
</operation>

<operation id="1271" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_55" val="1"/>
<literal name="and_ln416_83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1269  %icmp_ln768_83 = icmp eq i5 %p_Result_11_53, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_83"/></StgValue>
</operation>

<operation id="1272" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1270  %select_ln777_83 = select i1 %and_ln416_83, i1 %icmp_ln879_83, i1 %icmp_ln768_83

]]></Node>
<StgValue><ssdm name="select_ln777_83"/></StgValue>
</operation>

<operation id="1273" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1271  %xor_ln785_55 = xor i1 %select_ln777_83, true

]]></Node>
<StgValue><ssdm name="xor_ln785_55"/></StgValue>
</operation>

<operation id="1274" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1272  %or_ln340_55 = or i1 %tmp_340, %xor_ln785_55

]]></Node>
<StgValue><ssdm name="or_ln340_55"/></StgValue>
</operation>

<operation id="1275" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1273  %select_ln340_55 = select i1 %or_ln340_55, i6 -1, i6 %add_ln416_83

]]></Node>
<StgValue><ssdm name="select_ln340_55"/></StgValue>
</operation>

<operation id="1276" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1274  %select_ln1494_83 = select i1 %icmp_ln1494_55, i6 %select_ln340_55, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_83"/></StgValue>
</operation>

<operation id="1277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:1275  %zext_ln1494_83 = zext i6 %select_ln1494_83 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_83"/></StgValue>
</operation>

<operation id="1278" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1276  %icmp_ln1494_56 = icmp sgt i16 %data_56_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_56"/></StgValue>
</operation>

<operation id="1279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1277  %trunc_ln708_82 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_56_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_82"/></StgValue>
</operation>

<operation id="1280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1278  %tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_56_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="1281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1279  %tmp_342 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_56_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="1282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:1280  %zext_ln415_169 = zext i1 %tmp_342 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_169"/></StgValue>
</operation>

<operation id="1283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_56" val="0"/>
<literal name="icmp_ln1494_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:1281  %zext_ln415_170 = zext i1 %tmp_342 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_170"/></StgValue>
</operation>

<operation id="1284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_56" val="0"/>
<literal name="icmp_ln1494_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1282  %trunc_ln415_84 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_56_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_84"/></StgValue>
</operation>

<operation id="1285" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:1283  %add_ln415_84 = add i7 %zext_ln415_169, %trunc_ln708_82

]]></Node>
<StgValue><ssdm name="add_ln415_84"/></StgValue>
</operation>

<operation id="1286" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_56" val="0"/>
<literal name="icmp_ln1494_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:1284  %add_ln416_84 = add i6 %trunc_ln415_84, %zext_ln415_170

]]></Node>
<StgValue><ssdm name="add_ln416_84"/></StgValue>
</operation>

<operation id="1287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1285  %tmp_343 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_84, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="1288" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1286  %xor_ln416_84 = xor i1 %tmp_343, true

]]></Node>
<StgValue><ssdm name="xor_ln416_84"/></StgValue>
</operation>

<operation id="1289" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1287  %and_ln416_84 = and i1 %tmp_341, %xor_ln416_84

]]></Node>
<StgValue><ssdm name="and_ln416_84"/></StgValue>
</operation>

<operation id="1290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1288  %tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_84, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="1291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1289  %p_Result_11_54 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_56_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_54"/></StgValue>
</operation>

<operation id="1292" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_56" val="1"/>
<literal name="and_ln416_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1290  %icmp_ln879_84 = icmp eq i5 %p_Result_11_54, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_84"/></StgValue>
</operation>

<operation id="1293" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_56" val="1"/>
<literal name="and_ln416_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1291  %icmp_ln768_84 = icmp eq i5 %p_Result_11_54, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_84"/></StgValue>
</operation>

<operation id="1294" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1292  %select_ln777_84 = select i1 %and_ln416_84, i1 %icmp_ln879_84, i1 %icmp_ln768_84

]]></Node>
<StgValue><ssdm name="select_ln777_84"/></StgValue>
</operation>

<operation id="1295" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1293  %xor_ln785_56 = xor i1 %select_ln777_84, true

]]></Node>
<StgValue><ssdm name="xor_ln785_56"/></StgValue>
</operation>

<operation id="1296" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1294  %or_ln340_56 = or i1 %tmp_344, %xor_ln785_56

]]></Node>
<StgValue><ssdm name="or_ln340_56"/></StgValue>
</operation>

<operation id="1297" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1295  %select_ln340_56 = select i1 %or_ln340_56, i6 -1, i6 %add_ln416_84

]]></Node>
<StgValue><ssdm name="select_ln340_56"/></StgValue>
</operation>

<operation id="1298" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1296  %select_ln1494_84 = select i1 %icmp_ln1494_56, i6 %select_ln340_56, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_84"/></StgValue>
</operation>

<operation id="1299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:1297  %zext_ln1494_84 = zext i6 %select_ln1494_84 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_84"/></StgValue>
</operation>

<operation id="1300" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1298  %icmp_ln1494_57 = icmp sgt i16 %data_57_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_57"/></StgValue>
</operation>

<operation id="1301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1299  %trunc_ln708_83 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_57_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_83"/></StgValue>
</operation>

<operation id="1302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1300  %tmp_345 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_57_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="1303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1301  %tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_57_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="1304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:1302  %zext_ln415_171 = zext i1 %tmp_346 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_171"/></StgValue>
</operation>

<operation id="1305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_57" val="0"/>
<literal name="icmp_ln1494_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:1303  %zext_ln415_172 = zext i1 %tmp_346 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_172"/></StgValue>
</operation>

<operation id="1306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_57" val="0"/>
<literal name="icmp_ln1494_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1304  %trunc_ln415_85 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_57_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_85"/></StgValue>
</operation>

<operation id="1307" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:1305  %add_ln415_85 = add i7 %zext_ln415_171, %trunc_ln708_83

]]></Node>
<StgValue><ssdm name="add_ln415_85"/></StgValue>
</operation>

<operation id="1308" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_57" val="0"/>
<literal name="icmp_ln1494_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:1306  %add_ln416_85 = add i6 %trunc_ln415_85, %zext_ln415_172

]]></Node>
<StgValue><ssdm name="add_ln416_85"/></StgValue>
</operation>

<operation id="1309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1307  %tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_85, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="1310" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1308  %xor_ln416_85 = xor i1 %tmp_347, true

]]></Node>
<StgValue><ssdm name="xor_ln416_85"/></StgValue>
</operation>

<operation id="1311" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1309  %and_ln416_85 = and i1 %tmp_345, %xor_ln416_85

]]></Node>
<StgValue><ssdm name="and_ln416_85"/></StgValue>
</operation>

<operation id="1312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1310  %tmp_348 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_85, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="1313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1311  %p_Result_11_55 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_57_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_55"/></StgValue>
</operation>

<operation id="1314" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_57" val="1"/>
<literal name="and_ln416_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1312  %icmp_ln879_85 = icmp eq i5 %p_Result_11_55, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_85"/></StgValue>
</operation>

<operation id="1315" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_57" val="1"/>
<literal name="and_ln416_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1313  %icmp_ln768_85 = icmp eq i5 %p_Result_11_55, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_85"/></StgValue>
</operation>

<operation id="1316" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1314  %select_ln777_85 = select i1 %and_ln416_85, i1 %icmp_ln879_85, i1 %icmp_ln768_85

]]></Node>
<StgValue><ssdm name="select_ln777_85"/></StgValue>
</operation>

<operation id="1317" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1315  %xor_ln785_57 = xor i1 %select_ln777_85, true

]]></Node>
<StgValue><ssdm name="xor_ln785_57"/></StgValue>
</operation>

<operation id="1318" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1316  %or_ln340_57 = or i1 %tmp_348, %xor_ln785_57

]]></Node>
<StgValue><ssdm name="or_ln340_57"/></StgValue>
</operation>

<operation id="1319" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1317  %select_ln340_57 = select i1 %or_ln340_57, i6 -1, i6 %add_ln416_85

]]></Node>
<StgValue><ssdm name="select_ln340_57"/></StgValue>
</operation>

<operation id="1320" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1318  %select_ln1494_85 = select i1 %icmp_ln1494_57, i6 %select_ln340_57, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_85"/></StgValue>
</operation>

<operation id="1321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:1319  %zext_ln1494_85 = zext i6 %select_ln1494_85 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_85"/></StgValue>
</operation>

<operation id="1322" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1320  %icmp_ln1494_58 = icmp sgt i16 %data_58_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_58"/></StgValue>
</operation>

<operation id="1323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1321  %trunc_ln708_84 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_58_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_84"/></StgValue>
</operation>

<operation id="1324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1322  %tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_58_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="1325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1323  %tmp_350 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_58_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="1326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:1324  %zext_ln415_173 = zext i1 %tmp_350 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_173"/></StgValue>
</operation>

<operation id="1327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_58" val="0"/>
<literal name="icmp_ln1494_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:1325  %zext_ln415_174 = zext i1 %tmp_350 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_174"/></StgValue>
</operation>

<operation id="1328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_58" val="0"/>
<literal name="icmp_ln1494_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1326  %trunc_ln415_86 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_58_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_86"/></StgValue>
</operation>

<operation id="1329" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:1327  %add_ln415_86 = add i7 %zext_ln415_173, %trunc_ln708_84

]]></Node>
<StgValue><ssdm name="add_ln415_86"/></StgValue>
</operation>

<operation id="1330" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_58" val="0"/>
<literal name="icmp_ln1494_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:1328  %add_ln416_86 = add i6 %trunc_ln415_86, %zext_ln415_174

]]></Node>
<StgValue><ssdm name="add_ln416_86"/></StgValue>
</operation>

<operation id="1331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1329  %tmp_351 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_86, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="1332" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1330  %xor_ln416_86 = xor i1 %tmp_351, true

]]></Node>
<StgValue><ssdm name="xor_ln416_86"/></StgValue>
</operation>

<operation id="1333" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1331  %and_ln416_86 = and i1 %tmp_349, %xor_ln416_86

]]></Node>
<StgValue><ssdm name="and_ln416_86"/></StgValue>
</operation>

<operation id="1334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1332  %tmp_352 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_86, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="1335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1333  %p_Result_11_56 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_58_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_56"/></StgValue>
</operation>

<operation id="1336" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_58" val="1"/>
<literal name="and_ln416_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1334  %icmp_ln879_86 = icmp eq i5 %p_Result_11_56, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_86"/></StgValue>
</operation>

<operation id="1337" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_58" val="1"/>
<literal name="and_ln416_86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1335  %icmp_ln768_86 = icmp eq i5 %p_Result_11_56, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_86"/></StgValue>
</operation>

<operation id="1338" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1336  %select_ln777_86 = select i1 %and_ln416_86, i1 %icmp_ln879_86, i1 %icmp_ln768_86

]]></Node>
<StgValue><ssdm name="select_ln777_86"/></StgValue>
</operation>

<operation id="1339" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1337  %xor_ln785_58 = xor i1 %select_ln777_86, true

]]></Node>
<StgValue><ssdm name="xor_ln785_58"/></StgValue>
</operation>

<operation id="1340" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1338  %or_ln340_58 = or i1 %tmp_352, %xor_ln785_58

]]></Node>
<StgValue><ssdm name="or_ln340_58"/></StgValue>
</operation>

<operation id="1341" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1339  %select_ln340_58 = select i1 %or_ln340_58, i6 -1, i6 %add_ln416_86

]]></Node>
<StgValue><ssdm name="select_ln340_58"/></StgValue>
</operation>

<operation id="1342" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1340  %select_ln1494_86 = select i1 %icmp_ln1494_58, i6 %select_ln340_58, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_86"/></StgValue>
</operation>

<operation id="1343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:1341  %zext_ln1494_86 = zext i6 %select_ln1494_86 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_86"/></StgValue>
</operation>

<operation id="1344" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1342  %icmp_ln1494_59 = icmp sgt i16 %data_59_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_59"/></StgValue>
</operation>

<operation id="1345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1343  %trunc_ln708_85 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_59_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_85"/></StgValue>
</operation>

<operation id="1346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1344  %tmp_353 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_59_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="1347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1345  %tmp_354 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_59_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="1348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:1346  %zext_ln415_175 = zext i1 %tmp_354 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_175"/></StgValue>
</operation>

<operation id="1349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_59" val="0"/>
<literal name="icmp_ln1494_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:1347  %zext_ln415_176 = zext i1 %tmp_354 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_176"/></StgValue>
</operation>

<operation id="1350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_59" val="0"/>
<literal name="icmp_ln1494_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1348  %trunc_ln415_87 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_59_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_87"/></StgValue>
</operation>

<operation id="1351" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:1349  %add_ln415_87 = add i7 %zext_ln415_175, %trunc_ln708_85

]]></Node>
<StgValue><ssdm name="add_ln415_87"/></StgValue>
</operation>

<operation id="1352" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_59" val="0"/>
<literal name="icmp_ln1494_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:1350  %add_ln416_87 = add i6 %trunc_ln415_87, %zext_ln415_176

]]></Node>
<StgValue><ssdm name="add_ln416_87"/></StgValue>
</operation>

<operation id="1353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1351  %tmp_355 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_87, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="1354" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1352  %xor_ln416_87 = xor i1 %tmp_355, true

]]></Node>
<StgValue><ssdm name="xor_ln416_87"/></StgValue>
</operation>

<operation id="1355" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1353  %and_ln416_87 = and i1 %tmp_353, %xor_ln416_87

]]></Node>
<StgValue><ssdm name="and_ln416_87"/></StgValue>
</operation>

<operation id="1356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1354  %tmp_356 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_87, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="1357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1355  %p_Result_11_57 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_59_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_57"/></StgValue>
</operation>

<operation id="1358" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_59" val="1"/>
<literal name="and_ln416_87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1356  %icmp_ln879_87 = icmp eq i5 %p_Result_11_57, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_87"/></StgValue>
</operation>

<operation id="1359" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_59" val="1"/>
<literal name="and_ln416_87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1357  %icmp_ln768_87 = icmp eq i5 %p_Result_11_57, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_87"/></StgValue>
</operation>

<operation id="1360" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1358  %select_ln777_87 = select i1 %and_ln416_87, i1 %icmp_ln879_87, i1 %icmp_ln768_87

]]></Node>
<StgValue><ssdm name="select_ln777_87"/></StgValue>
</operation>

<operation id="1361" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1359  %xor_ln785_59 = xor i1 %select_ln777_87, true

]]></Node>
<StgValue><ssdm name="xor_ln785_59"/></StgValue>
</operation>

<operation id="1362" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1360  %or_ln340_59 = or i1 %tmp_356, %xor_ln785_59

]]></Node>
<StgValue><ssdm name="or_ln340_59"/></StgValue>
</operation>

<operation id="1363" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1361  %select_ln340_59 = select i1 %or_ln340_59, i6 -1, i6 %add_ln416_87

]]></Node>
<StgValue><ssdm name="select_ln340_59"/></StgValue>
</operation>

<operation id="1364" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1362  %select_ln1494_87 = select i1 %icmp_ln1494_59, i6 %select_ln340_59, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_87"/></StgValue>
</operation>

<operation id="1365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:1363  %zext_ln1494_87 = zext i6 %select_ln1494_87 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_87"/></StgValue>
</operation>

<operation id="1366" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1364  %icmp_ln1494_60 = icmp sgt i16 %data_60_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_60"/></StgValue>
</operation>

<operation id="1367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1365  %trunc_ln708_86 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_60_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_86"/></StgValue>
</operation>

<operation id="1368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1366  %tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_60_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="1369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1367  %tmp_358 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_60_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="1370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:1368  %zext_ln415_177 = zext i1 %tmp_358 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_177"/></StgValue>
</operation>

<operation id="1371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_60" val="0"/>
<literal name="icmp_ln1494_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:1369  %zext_ln415_178 = zext i1 %tmp_358 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_178"/></StgValue>
</operation>

<operation id="1372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_60" val="0"/>
<literal name="icmp_ln1494_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1370  %trunc_ln415_88 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_60_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_88"/></StgValue>
</operation>

<operation id="1373" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:1371  %add_ln415_88 = add i7 %zext_ln415_177, %trunc_ln708_86

]]></Node>
<StgValue><ssdm name="add_ln415_88"/></StgValue>
</operation>

<operation id="1374" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_60" val="0"/>
<literal name="icmp_ln1494_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:1372  %add_ln416_88 = add i6 %trunc_ln415_88, %zext_ln415_178

]]></Node>
<StgValue><ssdm name="add_ln416_88"/></StgValue>
</operation>

<operation id="1375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1373  %tmp_359 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_88, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="1376" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1374  %xor_ln416_88 = xor i1 %tmp_359, true

]]></Node>
<StgValue><ssdm name="xor_ln416_88"/></StgValue>
</operation>

<operation id="1377" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1375  %and_ln416_88 = and i1 %tmp_357, %xor_ln416_88

]]></Node>
<StgValue><ssdm name="and_ln416_88"/></StgValue>
</operation>

<operation id="1378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1376  %tmp_360 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_88, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="1379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1377  %p_Result_11_58 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_60_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_58"/></StgValue>
</operation>

<operation id="1380" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_60" val="1"/>
<literal name="and_ln416_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1378  %icmp_ln879_88 = icmp eq i5 %p_Result_11_58, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_88"/></StgValue>
</operation>

<operation id="1381" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_60" val="1"/>
<literal name="and_ln416_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1379  %icmp_ln768_88 = icmp eq i5 %p_Result_11_58, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_88"/></StgValue>
</operation>

<operation id="1382" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1380  %select_ln777_88 = select i1 %and_ln416_88, i1 %icmp_ln879_88, i1 %icmp_ln768_88

]]></Node>
<StgValue><ssdm name="select_ln777_88"/></StgValue>
</operation>

<operation id="1383" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1381  %xor_ln785_60 = xor i1 %select_ln777_88, true

]]></Node>
<StgValue><ssdm name="xor_ln785_60"/></StgValue>
</operation>

<operation id="1384" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1382  %or_ln340_60 = or i1 %tmp_360, %xor_ln785_60

]]></Node>
<StgValue><ssdm name="or_ln340_60"/></StgValue>
</operation>

<operation id="1385" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1383  %select_ln340_60 = select i1 %or_ln340_60, i6 -1, i6 %add_ln416_88

]]></Node>
<StgValue><ssdm name="select_ln340_60"/></StgValue>
</operation>

<operation id="1386" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1384  %select_ln1494_88 = select i1 %icmp_ln1494_60, i6 %select_ln340_60, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_88"/></StgValue>
</operation>

<operation id="1387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:1385  %zext_ln1494_88 = zext i6 %select_ln1494_88 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_88"/></StgValue>
</operation>

<operation id="1388" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1386  %icmp_ln1494_61 = icmp sgt i16 %data_61_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_61"/></StgValue>
</operation>

<operation id="1389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1387  %trunc_ln708_87 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_61_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_87"/></StgValue>
</operation>

<operation id="1390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1388  %tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_61_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="1391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1389  %tmp_362 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_61_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="1392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:1390  %zext_ln415_179 = zext i1 %tmp_362 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_179"/></StgValue>
</operation>

<operation id="1393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_61" val="0"/>
<literal name="icmp_ln1494_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:1391  %zext_ln415_180 = zext i1 %tmp_362 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_180"/></StgValue>
</operation>

<operation id="1394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_61" val="0"/>
<literal name="icmp_ln1494_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1392  %trunc_ln415_89 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_61_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_89"/></StgValue>
</operation>

<operation id="1395" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:1393  %add_ln415_89 = add i7 %zext_ln415_179, %trunc_ln708_87

]]></Node>
<StgValue><ssdm name="add_ln415_89"/></StgValue>
</operation>

<operation id="1396" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_61" val="0"/>
<literal name="icmp_ln1494_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:1394  %add_ln416_89 = add i6 %trunc_ln415_89, %zext_ln415_180

]]></Node>
<StgValue><ssdm name="add_ln416_89"/></StgValue>
</operation>

<operation id="1397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1395  %tmp_363 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_89, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="1398" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1396  %xor_ln416_89 = xor i1 %tmp_363, true

]]></Node>
<StgValue><ssdm name="xor_ln416_89"/></StgValue>
</operation>

<operation id="1399" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1397  %and_ln416_89 = and i1 %tmp_361, %xor_ln416_89

]]></Node>
<StgValue><ssdm name="and_ln416_89"/></StgValue>
</operation>

<operation id="1400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1398  %tmp_364 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_89, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="1401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1399  %p_Result_11_59 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_61_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_59"/></StgValue>
</operation>

<operation id="1402" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_61" val="1"/>
<literal name="and_ln416_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1400  %icmp_ln879_89 = icmp eq i5 %p_Result_11_59, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_89"/></StgValue>
</operation>

<operation id="1403" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_61" val="1"/>
<literal name="and_ln416_89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1401  %icmp_ln768_89 = icmp eq i5 %p_Result_11_59, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_89"/></StgValue>
</operation>

<operation id="1404" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1402  %select_ln777_89 = select i1 %and_ln416_89, i1 %icmp_ln879_89, i1 %icmp_ln768_89

]]></Node>
<StgValue><ssdm name="select_ln777_89"/></StgValue>
</operation>

<operation id="1405" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1403  %xor_ln785_61 = xor i1 %select_ln777_89, true

]]></Node>
<StgValue><ssdm name="xor_ln785_61"/></StgValue>
</operation>

<operation id="1406" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1404  %or_ln340_61 = or i1 %tmp_364, %xor_ln785_61

]]></Node>
<StgValue><ssdm name="or_ln340_61"/></StgValue>
</operation>

<operation id="1407" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1405  %select_ln340_61 = select i1 %or_ln340_61, i6 -1, i6 %add_ln416_89

]]></Node>
<StgValue><ssdm name="select_ln340_61"/></StgValue>
</operation>

<operation id="1408" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1406  %select_ln1494_89 = select i1 %icmp_ln1494_61, i6 %select_ln340_61, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_89"/></StgValue>
</operation>

<operation id="1409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:1407  %zext_ln1494_89 = zext i6 %select_ln1494_89 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_89"/></StgValue>
</operation>

<operation id="1410" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1408  %icmp_ln1494_62 = icmp sgt i16 %data_62_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_62"/></StgValue>
</operation>

<operation id="1411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1409  %trunc_ln708_88 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_62_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_88"/></StgValue>
</operation>

<operation id="1412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1410  %tmp_365 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_62_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="1413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1411  %tmp_366 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_62_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="1414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:1412  %zext_ln415_181 = zext i1 %tmp_366 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_181"/></StgValue>
</operation>

<operation id="1415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_62" val="0"/>
<literal name="icmp_ln1494_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:1413  %zext_ln415_182 = zext i1 %tmp_366 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_182"/></StgValue>
</operation>

<operation id="1416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_62" val="0"/>
<literal name="icmp_ln1494_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1414  %trunc_ln415_90 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_62_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_90"/></StgValue>
</operation>

<operation id="1417" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:1415  %add_ln415_90 = add i7 %zext_ln415_181, %trunc_ln708_88

]]></Node>
<StgValue><ssdm name="add_ln415_90"/></StgValue>
</operation>

<operation id="1418" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_62" val="0"/>
<literal name="icmp_ln1494_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:1416  %add_ln416_90 = add i6 %trunc_ln415_90, %zext_ln415_182

]]></Node>
<StgValue><ssdm name="add_ln416_90"/></StgValue>
</operation>

<operation id="1419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1417  %tmp_367 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_90, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="1420" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1418  %xor_ln416_90 = xor i1 %tmp_367, true

]]></Node>
<StgValue><ssdm name="xor_ln416_90"/></StgValue>
</operation>

<operation id="1421" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1419  %and_ln416_90 = and i1 %tmp_365, %xor_ln416_90

]]></Node>
<StgValue><ssdm name="and_ln416_90"/></StgValue>
</operation>

<operation id="1422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1420  %tmp_368 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_90, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="1423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1421  %p_Result_11_60 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_62_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_60"/></StgValue>
</operation>

<operation id="1424" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_62" val="1"/>
<literal name="and_ln416_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1422  %icmp_ln879_90 = icmp eq i5 %p_Result_11_60, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_90"/></StgValue>
</operation>

<operation id="1425" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_62" val="1"/>
<literal name="and_ln416_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1423  %icmp_ln768_90 = icmp eq i5 %p_Result_11_60, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_90"/></StgValue>
</operation>

<operation id="1426" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1424  %select_ln777_90 = select i1 %and_ln416_90, i1 %icmp_ln879_90, i1 %icmp_ln768_90

]]></Node>
<StgValue><ssdm name="select_ln777_90"/></StgValue>
</operation>

<operation id="1427" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1425  %xor_ln785_62 = xor i1 %select_ln777_90, true

]]></Node>
<StgValue><ssdm name="xor_ln785_62"/></StgValue>
</operation>

<operation id="1428" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1426  %or_ln340_62 = or i1 %tmp_368, %xor_ln785_62

]]></Node>
<StgValue><ssdm name="or_ln340_62"/></StgValue>
</operation>

<operation id="1429" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1427  %select_ln340_62 = select i1 %or_ln340_62, i6 -1, i6 %add_ln416_90

]]></Node>
<StgValue><ssdm name="select_ln340_62"/></StgValue>
</operation>

<operation id="1430" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1428  %select_ln1494_90 = select i1 %icmp_ln1494_62, i6 %select_ln340_62, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_90"/></StgValue>
</operation>

<operation id="1431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:1429  %zext_ln1494_90 = zext i6 %select_ln1494_90 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_90"/></StgValue>
</operation>

<operation id="1432" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_7:1430  %icmp_ln1494_63 = icmp sgt i16 %data_63_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_63"/></StgValue>
</operation>

<operation id="1433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1431  %trunc_ln708_89 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_63_V_read_1, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_89"/></StgValue>
</operation>

<operation id="1434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1432  %tmp_369 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_63_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="1435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_7:1433  %tmp_370 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_63_V_read_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="1436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="7" op_0_bw="1">
<![CDATA[
hls_label_7:1434  %zext_ln415_183 = zext i1 %tmp_370 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_183"/></StgValue>
</operation>

<operation id="1437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_63" val="0"/>
<literal name="icmp_ln1494_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="6" op_0_bw="1">
<![CDATA[
hls_label_7:1435  %zext_ln415_184 = zext i1 %tmp_370 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_184"/></StgValue>
</operation>

<operation id="1438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_63" val="0"/>
<literal name="icmp_ln1494_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1436  %trunc_ln415_91 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_63_V_read_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_91"/></StgValue>
</operation>

<operation id="1439" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:1437  %add_ln415_91 = add i7 %zext_ln415_183, %trunc_ln708_89

]]></Node>
<StgValue><ssdm name="add_ln415_91"/></StgValue>
</operation>

<operation id="1440" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_63" val="0"/>
<literal name="icmp_ln1494_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_7:1438  %add_ln416_91 = add i6 %trunc_ln415_91, %zext_ln415_184

]]></Node>
<StgValue><ssdm name="add_ln416_91"/></StgValue>
</operation>

<operation id="1441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1439  %tmp_371 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_91, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="1442" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1440  %xor_ln416_91 = xor i1 %tmp_371, true

]]></Node>
<StgValue><ssdm name="xor_ln416_91"/></StgValue>
</operation>

<operation id="1443" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1441  %and_ln416_91 = and i1 %tmp_369, %xor_ln416_91

]]></Node>
<StgValue><ssdm name="and_ln416_91"/></StgValue>
</operation>

<operation id="1444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_7:1442  %tmp_372 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_91, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="1445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_7:1443  %p_Result_11_61 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_63_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_61"/></StgValue>
</operation>

<operation id="1446" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_63" val="1"/>
<literal name="and_ln416_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1444  %icmp_ln879_91 = icmp eq i5 %p_Result_11_61, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_91"/></StgValue>
</operation>

<operation id="1447" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_63" val="1"/>
<literal name="and_ln416_91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_7:1445  %icmp_ln768_91 = icmp eq i5 %p_Result_11_61, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_91"/></StgValue>
</operation>

<operation id="1448" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_7:1446  %select_ln777_91 = select i1 %and_ln416_91, i1 %icmp_ln879_91, i1 %icmp_ln768_91

]]></Node>
<StgValue><ssdm name="select_ln777_91"/></StgValue>
</operation>

<operation id="1449" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1447  %xor_ln785_63 = xor i1 %select_ln777_91, true

]]></Node>
<StgValue><ssdm name="xor_ln785_63"/></StgValue>
</operation>

<operation id="1450" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_7:1448  %or_ln340_63 = or i1 %tmp_372, %xor_ln785_63

]]></Node>
<StgValue><ssdm name="or_ln340_63"/></StgValue>
</operation>

<operation id="1451" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1449  %select_ln340_63 = select i1 %or_ln340_63, i6 -1, i6 %add_ln416_91

]]></Node>
<StgValue><ssdm name="select_ln340_63"/></StgValue>
</operation>

<operation id="1452" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_7:1450  %select_ln1494_91 = select i1 %icmp_ln1494_63, i6 %select_ln340_63, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_91"/></StgValue>
</operation>

<operation id="1453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="7" op_0_bw="6">
<![CDATA[
hls_label_7:1451  %zext_ln1494_91 = zext i6 %select_ln1494_91 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_91"/></StgValue>
</operation>

<operation id="1454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1452  %newret = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } undef, i7 %zext_ln1494, 0

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="1455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1453  %newret2 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret, i7 %zext_ln1494_30, 1

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="1456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1454  %newret4 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret2, i7 %zext_ln1494_31, 2

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="1457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1455  %newret6 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret4, i7 %zext_ln1494_32, 3

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="1458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1456  %newret8 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret6, i7 %zext_ln1494_33, 4

]]></Node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="1459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1457  %newret10 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret8, i7 %zext_ln1494_34, 5

]]></Node>
<StgValue><ssdm name="newret10"/></StgValue>
</operation>

<operation id="1460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1458  %newret12 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret10, i7 %zext_ln1494_35, 6

]]></Node>
<StgValue><ssdm name="newret12"/></StgValue>
</operation>

<operation id="1461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1459  %newret14 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret12, i7 %zext_ln1494_36, 7

]]></Node>
<StgValue><ssdm name="newret14"/></StgValue>
</operation>

<operation id="1462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1460  %newret16 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret14, i7 %zext_ln1494_37, 8

]]></Node>
<StgValue><ssdm name="newret16"/></StgValue>
</operation>

<operation id="1463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1461  %newret18 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret16, i7 %zext_ln1494_38, 9

]]></Node>
<StgValue><ssdm name="newret18"/></StgValue>
</operation>

<operation id="1464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1462  %newret20 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret18, i7 %zext_ln1494_39, 10

]]></Node>
<StgValue><ssdm name="newret20"/></StgValue>
</operation>

<operation id="1465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1463  %newret22 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret20, i7 %zext_ln1494_40, 11

]]></Node>
<StgValue><ssdm name="newret22"/></StgValue>
</operation>

<operation id="1466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1464  %newret24 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret22, i7 %zext_ln1494_41, 12

]]></Node>
<StgValue><ssdm name="newret24"/></StgValue>
</operation>

<operation id="1467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1465  %newret26 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret24, i7 %zext_ln1494_42, 13

]]></Node>
<StgValue><ssdm name="newret26"/></StgValue>
</operation>

<operation id="1468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1466  %newret28 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret26, i7 %zext_ln1494_43, 14

]]></Node>
<StgValue><ssdm name="newret28"/></StgValue>
</operation>

<operation id="1469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1467  %newret30 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret28, i7 %zext_ln1494_44, 15

]]></Node>
<StgValue><ssdm name="newret30"/></StgValue>
</operation>

<operation id="1470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1468  %newret31 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret30, i7 %zext_ln1494_45, 16

]]></Node>
<StgValue><ssdm name="newret31"/></StgValue>
</operation>

<operation id="1471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1469  %newret32 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret31, i7 %zext_ln1494_46, 17

]]></Node>
<StgValue><ssdm name="newret32"/></StgValue>
</operation>

<operation id="1472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1470  %newret33 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret32, i7 %zext_ln1494_47, 18

]]></Node>
<StgValue><ssdm name="newret33"/></StgValue>
</operation>

<operation id="1473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1471  %newret34 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret33, i7 %zext_ln1494_48, 19

]]></Node>
<StgValue><ssdm name="newret34"/></StgValue>
</operation>

<operation id="1474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1472  %newret35 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret34, i7 %zext_ln1494_49, 20

]]></Node>
<StgValue><ssdm name="newret35"/></StgValue>
</operation>

<operation id="1475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1473  %newret36 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret35, i7 %zext_ln1494_50, 21

]]></Node>
<StgValue><ssdm name="newret36"/></StgValue>
</operation>

<operation id="1476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1474  %newret37 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret36, i7 %zext_ln1494_51, 22

]]></Node>
<StgValue><ssdm name="newret37"/></StgValue>
</operation>

<operation id="1477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1475  %newret38 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret37, i7 %zext_ln1494_52, 23

]]></Node>
<StgValue><ssdm name="newret38"/></StgValue>
</operation>

<operation id="1478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1476  %newret39 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret38, i7 %zext_ln1494_53, 24

]]></Node>
<StgValue><ssdm name="newret39"/></StgValue>
</operation>

<operation id="1479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1477  %newret40 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret39, i7 %zext_ln1494_54, 25

]]></Node>
<StgValue><ssdm name="newret40"/></StgValue>
</operation>

<operation id="1480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1478  %newret41 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret40, i7 %zext_ln1494_55, 26

]]></Node>
<StgValue><ssdm name="newret41"/></StgValue>
</operation>

<operation id="1481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1479  %newret42 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret41, i7 %zext_ln1494_56, 27

]]></Node>
<StgValue><ssdm name="newret42"/></StgValue>
</operation>

<operation id="1482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1480  %newret43 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret42, i7 %zext_ln1494_57, 28

]]></Node>
<StgValue><ssdm name="newret43"/></StgValue>
</operation>

<operation id="1483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1481  %newret44 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret43, i7 %zext_ln1494_58, 29

]]></Node>
<StgValue><ssdm name="newret44"/></StgValue>
</operation>

<operation id="1484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1482  %newret45 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret44, i7 %zext_ln1494_59, 30

]]></Node>
<StgValue><ssdm name="newret45"/></StgValue>
</operation>

<operation id="1485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1483  %newret46 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret45, i7 %zext_ln1494_60, 31

]]></Node>
<StgValue><ssdm name="newret46"/></StgValue>
</operation>

<operation id="1486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1484  %newret47 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret46, i7 %zext_ln1494_61, 32

]]></Node>
<StgValue><ssdm name="newret47"/></StgValue>
</operation>

<operation id="1487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1485  %newret48 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret47, i7 %zext_ln1494_62, 33

]]></Node>
<StgValue><ssdm name="newret48"/></StgValue>
</operation>

<operation id="1488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1486  %newret49 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret48, i7 %zext_ln1494_63, 34

]]></Node>
<StgValue><ssdm name="newret49"/></StgValue>
</operation>

<operation id="1489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1487  %newret50 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret49, i7 %zext_ln1494_64, 35

]]></Node>
<StgValue><ssdm name="newret50"/></StgValue>
</operation>

<operation id="1490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1488  %newret51 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret50, i7 %zext_ln1494_65, 36

]]></Node>
<StgValue><ssdm name="newret51"/></StgValue>
</operation>

<operation id="1491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1489  %newret52 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret51, i7 %zext_ln1494_66, 37

]]></Node>
<StgValue><ssdm name="newret52"/></StgValue>
</operation>

<operation id="1492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1490  %newret53 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret52, i7 %zext_ln1494_67, 38

]]></Node>
<StgValue><ssdm name="newret53"/></StgValue>
</operation>

<operation id="1493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1491  %newret54 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret53, i7 %zext_ln1494_68, 39

]]></Node>
<StgValue><ssdm name="newret54"/></StgValue>
</operation>

<operation id="1494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1492  %newret55 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret54, i7 %zext_ln1494_69, 40

]]></Node>
<StgValue><ssdm name="newret55"/></StgValue>
</operation>

<operation id="1495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1493  %newret56 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret55, i7 %zext_ln1494_70, 41

]]></Node>
<StgValue><ssdm name="newret56"/></StgValue>
</operation>

<operation id="1496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1494  %newret57 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret56, i7 %zext_ln1494_71, 42

]]></Node>
<StgValue><ssdm name="newret57"/></StgValue>
</operation>

<operation id="1497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1495  %newret58 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret57, i7 %zext_ln1494_72, 43

]]></Node>
<StgValue><ssdm name="newret58"/></StgValue>
</operation>

<operation id="1498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1496  %newret59 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret58, i7 %zext_ln1494_73, 44

]]></Node>
<StgValue><ssdm name="newret59"/></StgValue>
</operation>

<operation id="1499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1497  %newret60 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret59, i7 %zext_ln1494_74, 45

]]></Node>
<StgValue><ssdm name="newret60"/></StgValue>
</operation>

<operation id="1500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1498  %newret61 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret60, i7 %zext_ln1494_75, 46

]]></Node>
<StgValue><ssdm name="newret61"/></StgValue>
</operation>

<operation id="1501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1499  %newret62 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret61, i7 %zext_ln1494_76, 47

]]></Node>
<StgValue><ssdm name="newret62"/></StgValue>
</operation>

<operation id="1502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1500  %newret63 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret62, i7 %zext_ln1494_77, 48

]]></Node>
<StgValue><ssdm name="newret63"/></StgValue>
</operation>

<operation id="1503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1501  %newret64 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret63, i7 %zext_ln1494_78, 49

]]></Node>
<StgValue><ssdm name="newret64"/></StgValue>
</operation>

<operation id="1504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1502  %newret65 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret64, i7 %zext_ln1494_79, 50

]]></Node>
<StgValue><ssdm name="newret65"/></StgValue>
</operation>

<operation id="1505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1503  %newret66 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret65, i7 %zext_ln1494_80, 51

]]></Node>
<StgValue><ssdm name="newret66"/></StgValue>
</operation>

<operation id="1506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1504  %newret67 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret66, i7 %zext_ln1494_81, 52

]]></Node>
<StgValue><ssdm name="newret67"/></StgValue>
</operation>

<operation id="1507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1505  %newret68 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret67, i7 %zext_ln1494_82, 53

]]></Node>
<StgValue><ssdm name="newret68"/></StgValue>
</operation>

<operation id="1508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1506  %newret69 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret68, i7 %zext_ln1494_83, 54

]]></Node>
<StgValue><ssdm name="newret69"/></StgValue>
</operation>

<operation id="1509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1507  %newret70 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret69, i7 %zext_ln1494_84, 55

]]></Node>
<StgValue><ssdm name="newret70"/></StgValue>
</operation>

<operation id="1510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1508  %newret71 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret70, i7 %zext_ln1494_85, 56

]]></Node>
<StgValue><ssdm name="newret71"/></StgValue>
</operation>

<operation id="1511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1509  %newret72 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret71, i7 %zext_ln1494_86, 57

]]></Node>
<StgValue><ssdm name="newret72"/></StgValue>
</operation>

<operation id="1512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1510  %newret73 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret72, i7 %zext_ln1494_87, 58

]]></Node>
<StgValue><ssdm name="newret73"/></StgValue>
</operation>

<operation id="1513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1511  %newret74 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret73, i7 %zext_ln1494_88, 59

]]></Node>
<StgValue><ssdm name="newret74"/></StgValue>
</operation>

<operation id="1514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1512  %newret75 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret74, i7 %zext_ln1494_89, 60

]]></Node>
<StgValue><ssdm name="newret75"/></StgValue>
</operation>

<operation id="1515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1513  %newret76 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret75, i7 %zext_ln1494_90, 61

]]></Node>
<StgValue><ssdm name="newret76"/></StgValue>
</operation>

<operation id="1516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="441" op_0_bw="441" op_1_bw="7">
<![CDATA[
hls_label_7:1514  %newret77 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret76, i7 %zext_ln1494_91, 62

]]></Node>
<StgValue><ssdm name="newret77"/></StgValue>
</operation>

<operation id="1517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="441">
<![CDATA[
hls_label_7:1515  ret { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret77

]]></Node>
<StgValue><ssdm name="ret_ln81"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
