Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 366e601e06294a20b99c8a7a0845079a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1547] variable cannot be unconstrained [C:/Users/Denis Kurka/Desktop/FCPU/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2101]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb in library work failed.
