/* Generated by Yosys 0.8 (git sha1 a58571d0, clang 10.0.0-4ubuntu1 -fPIC -Os) */

(* top =  1  *)
(* src = "iob-cache.v:8" *)
module iob_cache(clk, reset, valid, addr, wdata, wstrb, rdata, ready, debug, force_inv_in, force_inv_out, wtb_empty_in, wtb_empty_out, mem_valid, mem_addr, mem_wdata, mem_wstrb, mem_rdata, mem_ready);
  (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:119" *)
  wire [2:0] _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire [2:0] _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:78" *)
  wire _0011_;
  (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:118" *)
  wire _0012_;
  (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:118" *)
  wire _0013_;
  (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:118" *)
  wire _0014_;
  (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:75" *)
  wire _0015_;
  (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:88" *)
  wire _0016_;
  (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:109" *)
  wire _0017_;
  (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:88" *)
  wire _0018_;
  wire _0019_;
  wire _0020_;
  (* src = "iob-cache.v:153|cache-memory.v:293" *)
  wire _0021_;
  (* src = "iob-cache.v:153|cache-memory.v:293" *)
  wire _0022_;
  (* src = "iob-cache.v:153|cache-memory.v:280" *)
  wire [7:0] _0023_;
  (* src = "iob-cache.v:153|cache-memory.v:173" *)
  wire _0024_;
  (* src = "iob-cache.v:153|cache-memory.v:286" *)
  wire [31:0] _0025_;
  (* src = "iob-cache.v:153|cache-memory.v:297" *)
  wire [31:0] _0026_;
  (* src = "iob-cache.v:153|cache-memory.v:320" *)
  wire [31:0] _0027_;
  (* src = "iob-cache.v:153|cache-memory.v:126" *)
  wire _0028_;
  (* src = "iob-cache.v:153|cache-memory.v:136" *)
  wire _0029_;
  (* src = "iob-cache.v:153|cache-memory.v:136" *)
  wire _0030_;
  (* src = "iob-cache.v:153|cache-memory.v:179" *)
  wire _0031_;
  (* src = "iob-cache.v:153|cache-memory.v:196" *)
  wire _0032_;
  (* src = "iob-cache.v:153|cache-memory.v:204" *)
  wire _0033_;
  (* src = "iob-cache.v:153|cache-memory.v:204" *)
  wire _0034_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0035_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0036_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0037_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0038_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0039_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0040_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0041_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0042_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0043_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0044_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0045_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0046_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0047_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0048_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0049_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0050_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0051_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0052_;
  (* src = "iob-cache.v:153|cache-memory.v:262" *)
  wire [7:0] _0053_;
  (* src = "iob-cache.v:153|cache-memory.v:179" *)
  wire _0054_;
  (* src = "iob-cache.v:153|cache-memory.v:179" *)
  wire _0055_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0056_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0057_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0058_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0059_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0060_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0061_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0062_;
  (* src = "iob-cache.v:153|cache-memory.v:247" *)
  wire _0063_;
  (* src = "iob-cache.v:153|cache-memory.v:317" *)
  wire _0064_;
  (* src = "iob-cache.v:153|cache-memory.v:317" *)
  wire _0065_;
  (* src = "iob-cache.v:153|cache-memory.v:92" *)
  wire _0066_;
  (* src = "iob-cache.v:153|cache-memory.v:136" *)
  wire _0067_;
  (* src = "iob-cache.v:153|cache-memory.v:136" *)
  wire _0068_;
  (* src = "iob-cache.v:153|cache-memory.v:196" *)
  wire _0069_;
  (* src = "iob-cache.v:153|cache-memory.v:204" *)
  wire _0070_;
  (* src = "iob-cache.v:153|cache-memory.v:286" *)
  wire [31:0] _0071_;
  wire [7:0] _0072_;
  (* src = "iob-cache.v:153|cache-memory.v:174" *)
  wire _0073_;
  (* src = "iob-cache.v:153|cache-memory.v:297" *)
  wire _0074_;
  (* src = "iob-cache.v:153|cache-memory.v:297" *)
  wire _0075_;
  (* src = "iob-cache.v:153|cache-memory.v:260" *)
  wire [7:0] _0076_;
  (* src = "iob-cache.v:153|cache-memory.v:262" *)
  wire [7:0] _0077_;
  (* src = "iob-cache.v:153|cache-memory.v:286" *)
  wire [31:0] _0078_;
  (* src = "iob-cache.v:153|cache-memory.v:320" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] _0079_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [1:0] _0080_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0081_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0082_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire [7:0] _0090_;
  wire [7:0] _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire [7:0] _0096_;
  wire [7:0] _0097_;
  wire [7:0] _0098_;
  wire [7:0] _0099_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0100_;
  wire [7:0] _0101_;
  wire [7:0] _0102_;
  wire [1:0] _0103_;
  wire [7:0] _0104_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [1:0] _0105_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0106_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0107_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire [7:0] _0115_;
  wire [7:0] _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire [7:0] _0121_;
  wire [7:0] _0122_;
  wire [7:0] _0123_;
  wire [7:0] _0124_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0125_;
  wire [7:0] _0126_;
  wire [7:0] _0127_;
  wire [1:0] _0128_;
  wire [7:0] _0129_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [1:0] _0130_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0131_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0132_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire [7:0] _0140_;
  wire [7:0] _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire [7:0] _0146_;
  wire [7:0] _0147_;
  wire [7:0] _0148_;
  wire [7:0] _0149_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0150_;
  wire [7:0] _0151_;
  wire [7:0] _0152_;
  wire [1:0] _0153_;
  wire [7:0] _0154_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [1:0] _0155_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0156_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0157_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire [7:0] _0165_;
  wire [7:0] _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire [7:0] _0171_;
  wire [7:0] _0172_;
  wire [7:0] _0173_;
  wire [7:0] _0174_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0175_;
  wire [7:0] _0176_;
  wire [7:0] _0177_;
  wire [1:0] _0178_;
  wire [7:0] _0179_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [1:0] _0180_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0181_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0182_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire [7:0] _0190_;
  wire [7:0] _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire [7:0] _0196_;
  wire [7:0] _0197_;
  wire [7:0] _0198_;
  wire [7:0] _0199_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0200_;
  wire [7:0] _0201_;
  wire [7:0] _0202_;
  wire [1:0] _0203_;
  wire [7:0] _0204_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [1:0] _0205_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0206_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0207_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire [7:0] _0215_;
  wire [7:0] _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire [7:0] _0221_;
  wire [7:0] _0222_;
  wire [7:0] _0223_;
  wire [7:0] _0224_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0225_;
  wire [7:0] _0226_;
  wire [7:0] _0227_;
  wire [1:0] _0228_;
  wire [7:0] _0229_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [1:0] _0230_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0231_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0232_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire [7:0] _0240_;
  wire [7:0] _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire [7:0] _0246_;
  wire [7:0] _0247_;
  wire [7:0] _0248_;
  wire [7:0] _0249_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0250_;
  wire [7:0] _0251_;
  wire [7:0] _0252_;
  wire [1:0] _0253_;
  wire [7:0] _0254_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [1:0] _0255_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0256_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0257_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire [7:0] _0265_;
  wire [7:0] _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire [7:0] _0271_;
  wire [7:0] _0272_;
  wire [7:0] _0273_;
  wire [7:0] _0274_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0275_;
  wire [7:0] _0276_;
  wire [7:0] _0277_;
  wire [1:0] _0278_;
  wire [7:0] _0279_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [1:0] _0280_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0281_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0282_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire [7:0] _0290_;
  wire [7:0] _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire [7:0] _0296_;
  wire [7:0] _0297_;
  wire [7:0] _0298_;
  wire [7:0] _0299_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0300_;
  wire [7:0] _0301_;
  wire [7:0] _0302_;
  wire [1:0] _0303_;
  wire [7:0] _0304_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [1:0] _0305_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0306_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0307_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire [7:0] _0315_;
  wire [7:0] _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire [7:0] _0321_;
  wire [7:0] _0322_;
  wire [7:0] _0323_;
  wire [7:0] _0324_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0325_;
  wire [7:0] _0326_;
  wire [7:0] _0327_;
  wire [1:0] _0328_;
  wire [7:0] _0329_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [1:0] _0330_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0331_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0332_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire [7:0] _0340_;
  wire [7:0] _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire [7:0] _0346_;
  wire [7:0] _0347_;
  wire [7:0] _0348_;
  wire [7:0] _0349_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0350_;
  wire [7:0] _0351_;
  wire [7:0] _0352_;
  wire [1:0] _0353_;
  wire [7:0] _0354_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [1:0] _0355_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0356_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0357_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire [7:0] _0365_;
  wire [7:0] _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire [7:0] _0371_;
  wire [7:0] _0372_;
  wire [7:0] _0373_;
  wire [7:0] _0374_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0375_;
  wire [7:0] _0376_;
  wire [7:0] _0377_;
  wire [1:0] _0378_;
  wire [7:0] _0379_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [1:0] _0380_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0381_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0382_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire [7:0] _0390_;
  wire [7:0] _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire [7:0] _0396_;
  wire [7:0] _0397_;
  wire [7:0] _0398_;
  wire [7:0] _0399_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0400_;
  wire [7:0] _0401_;
  wire [7:0] _0402_;
  wire [1:0] _0403_;
  wire [7:0] _0404_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [1:0] _0405_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0406_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0407_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire [7:0] _0415_;
  wire [7:0] _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire [7:0] _0421_;
  wire [7:0] _0422_;
  wire [7:0] _0423_;
  wire [7:0] _0424_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0425_;
  wire [7:0] _0426_;
  wire [7:0] _0427_;
  wire [1:0] _0428_;
  wire [7:0] _0429_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [1:0] _0430_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0431_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0432_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire [7:0] _0440_;
  wire [7:0] _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire [7:0] _0446_;
  wire [7:0] _0447_;
  wire [7:0] _0448_;
  wire [7:0] _0449_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0450_;
  wire [7:0] _0451_;
  wire [7:0] _0452_;
  wire [1:0] _0453_;
  wire [7:0] _0454_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [1:0] _0455_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0456_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0457_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire [7:0] _0465_;
  wire [7:0] _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire [7:0] _0471_;
  wire [7:0] _0472_;
  wire [7:0] _0473_;
  wire [7:0] _0474_;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0475_;
  wire [7:0] _0476_;
  wire [7:0] _0477_;
  wire [1:0] _0478_;
  wire [7:0] _0479_;
  (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:108" *)
  wire _0480_;
  (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:104" *)
  wire [1:0] _0481_;
  (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:104" *)
  wire _0482_;
  (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:27" *)
  wire [1:0] _0483_;
  (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:27" *)
  wire [1:0] _0484_;
  (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:27" *)
  wire [1:0] _0485_;
  (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:27" *)
  wire [1:0] _0486_;
  (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:27" *)
  wire [1:0] _0487_;
  (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:27" *)
  wire [1:0] _0488_;
  (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:27" *)
  wire [1:0] _0489_;
  (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:27" *)
  wire [1:0] _0490_;
  (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:27" *)
  wire [1:0] _0491_;
  (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:27" *)
  wire [1:0] _0492_;
  wire [1:0] _0493_;
  wire [1:0] _0494_;
  wire [1:0] _0495_;
  wire [1:0] _0496_;
  wire [1:0] _0497_;
  wire [1:0] _0498_;
  wire [1:0] _0499_;
  wire [1:0] _0500_;
  wire [1:0] _0501_;
  wire [1:0] _0502_;
  wire [1:0] _0503_;
  wire [1:0] _0504_;
  wire [1:0] _0505_;
  wire [1:0] _0506_;
  wire [1:0] _0507_;
  wire [1:0] _0508_;
  wire [1:0] _0509_;
  wire [1:0] _0510_;
  wire [1:0] _0511_;
  wire [1:0] _0512_;
  wire [1:0] _0513_;
  wire [1:0] _0514_;
  wire [1:0] _0515_;
  wire [1:0] _0516_;
  wire [1:0] _0517_;
  wire _0518_;
  wire [1:0] _0519_;
  wire _0520_;
  wire [1:0] _0521_;
  wire _0522_;
  wire [1:0] _0523_;
  wire _0524_;
  wire [1:0] _0525_;
  (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:31" *)
  wire _0526_;
  (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:31" *)
  wire _0527_;
  (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:31" *)
  wire _0528_;
  (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:31" *)
  wire _0529_;
  wire [1:0] _0530_;
  wire [1:0] _0531_;
  wire [1:0] _0532_;
  wire [1:0] _0533_;
  wire [1:0] _0534_;
  wire [1:0] _0535_;
  wire [1:0] _0536_;
  wire [1:0] _0537_;
  wire [1:0] _0538_;
  wire [1:0] _0539_;
  wire [1:0] _0540_;
  wire [1:0] _0541_;
  wire [1:0] _0542_;
  wire [1:0] _0543_;
  wire [1:0] _0544_;
  wire [1:0] _0545_;
  wire [1:0] _0546_;
  wire [1:0] _0547_;
  wire [1:0] _0548_;
  wire [1:0] _0549_;
  wire [1:0] _0550_;
  wire [1:0] _0551_;
  (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:30" *)
  wire [1:0] _0552_;
  (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:30" *)
  wire [2:0] _0553_;
  (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:30" *)
  wire [2:0] _0554_;
  (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:30" *)
  wire [2:0] _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire [2:0] _0562_;
  wire [2:0] _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire [2:0] _0568_;
  wire [2:0] _0569_;
  wire [2:0] _0570_;
  wire [2:0] _0571_;
  (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:35" *)
  wire [2:0] _0572_;
  wire [2:0] _0573_;
  wire [2:0] _0574_;
  wire [1:0] _0575_;
  wire [2:0] _0576_;
  (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:30" *)
  wire [1:0] _0577_;
  (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:30" *)
  wire [2:0] _0578_;
  (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:30" *)
  wire [2:0] _0579_;
  (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:30" *)
  wire [2:0] _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire [2:0] _0587_;
  wire [2:0] _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire [2:0] _0593_;
  wire [2:0] _0594_;
  wire [2:0] _0595_;
  wire [2:0] _0596_;
  (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:35" *)
  wire [2:0] _0597_;
  wire [2:0] _0598_;
  wire [2:0] _0599_;
  wire [1:0] _0600_;
  wire [2:0] _0601_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:37" *)
  wire _0602_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:37" *)
  wire [31:0] _0603_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:37" *)
  wire _0604_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:43" *)
  wire [31:0] _0605_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:42" *)
  wire _0606_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:48" *)
  wire _0607_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:44" *)
  wire _0608_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:50" *)
  wire _0609_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:42" *)
  wire _0610_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:48" *)
  wire _0611_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:58" *)
  wire _0612_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:70" *)
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire [31:0] _0618_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:49" *)
  wire [31:0] _0619_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:82|iob_2p_ram.v:27" *)
  wire [4:0] _0620_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:82|iob_2p_ram.v:27" *)
  wire [16:0] _0621_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:82|iob_2p_ram.v:27" *)
  wire [16:0] _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire [16:0] _0676_;
  wire [16:0] _0677_;
  wire [16:0] _0678_;
  wire [16:0] _0679_;
  wire [16:0] _0680_;
  wire [16:0] _0681_;
  wire [16:0] _0682_;
  wire [16:0] _0683_;
  wire [16:0] _0684_;
  wire [16:0] _0685_;
  wire [16:0] _0686_;
  wire [16:0] _0687_;
  wire [16:0] _0688_;
  wire [16:0] _0689_;
  wire [16:0] _0690_;
  wire [16:0] _0691_;
  wire [16:0] _0692_;
  wire [16:0] _0693_;
  wire [16:0] _0694_;
  wire [16:0] _0695_;
  wire [16:0] _0696_;
  wire [16:0] _0697_;
  wire [16:0] _0698_;
  wire [16:0] _0699_;
  wire [16:0] _0700_;
  wire [16:0] _0701_;
  wire [16:0] _0702_;
  wire [16:0] _0703_;
  wire [16:0] _0704_;
  wire [16:0] _0705_;
  wire [16:0] _0706_;
  wire [16:0] _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  wire _0715_;
  wire _0716_;
  wire _0717_;
  wire _0718_;
  wire _0719_;
  wire _0720_;
  wire _0721_;
  wire _0722_;
  wire _0723_;
  wire _0724_;
  wire _0725_;
  wire _0726_;
  wire _0727_;
  wire _0728_;
  wire _0729_;
  wire _0730_;
  wire _0731_;
  wire _0732_;
  wire _0733_;
  wire _0734_;
  wire _0735_;
  wire _0736_;
  wire _0737_;
  wire _0738_;
  wire _0739_;
  wire [16:0] _0740_;
  wire [16:0] _0741_;
  wire [16:0] _0742_;
  wire [16:0] _0743_;
  wire [16:0] _0744_;
  wire [16:0] _0745_;
  wire [16:0] _0746_;
  wire [16:0] _0747_;
  wire [16:0] _0748_;
  wire [16:0] _0749_;
  wire [16:0] _0750_;
  wire [16:0] _0751_;
  wire [16:0] _0752_;
  wire [16:0] _0753_;
  wire [16:0] _0754_;
  wire [16:0] _0755_;
  wire [16:0] _0756_;
  wire [16:0] _0757_;
  wire [16:0] _0758_;
  wire [16:0] _0759_;
  wire [16:0] _0760_;
  wire [16:0] _0761_;
  wire [16:0] _0762_;
  wire [16:0] _0763_;
  wire [16:0] _0764_;
  wire [16:0] _0765_;
  wire [16:0] _0766_;
  wire [16:0] _0767_;
  wire [16:0] _0768_;
  wire [16:0] _0769_;
  wire [16:0] _0770_;
  wire [16:0] _0771_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:73|bin_counter.v:11" *)
  wire [4:0] _0772_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:73|bin_counter.v:15" *)
  wire [4:0] _0773_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:61|bin_counter.v:11" *)
  wire [4:0] _0774_;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:61|bin_counter.v:15" *)
  wire [4:0] _0775_;
  (* src = "iob-cache.v:115|front-end.v:134" *)
  wire [1:0] _0776_;
  (* src = "iob-cache.v:115|front-end.v:134" *)
  wire [1:0] _0777_;
  (* src = "iob-cache.v:45" *)
  input [7:0] addr;
  (* src = "iob-cache.v:215|back-end-native.v:52" *)
  wire \back_end.mem_valid_read ;
  (* src = "iob-cache.v:215|back-end-native.v:52" *)
  wire \back_end.mem_valid_write ;
  (* src = "iob-cache.v:215|back-end-native.v:40" *)
  reg [2:0] \back_end.read_addr ;
  (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:24" *)
  wire \back_end.read_fsm.read_valid ;
  (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:23" *)
  wire \back_end.read_fsm.replace ;
  (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:21" *)
  wire \back_end.read_fsm.replace_valid ;
  (* onehot = 32'd1 *)
  reg [2:0] \back_end.read_fsm.state ;
  (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:38" *)
  wire [2:0] \back_end.read_fsm.word_counter ;
  (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:27" *)
  wire \back_end.write_fsm.ready ;
  (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:48" *)
  reg \back_end.write_fsm.state ;
  (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:23" *)
  wire \back_end.write_fsm.valid ;
  (* src = "iob-cache.v:153|cache-memory.v:42" *)
  reg [7:0] \cache_memory.addr_reg ;
  (* src = "iob-cache.v:153|cache-memory.v:97" *)
  reg [16:0] \cache_memory.buffer_dout ;
  (* src = "iob-cache.v:153|cache-memory.v:96" *)
  reg \cache_memory.buffer_empty ;
  (* src = "iob-cache.v:153|cache-memory.v:96" *)
  reg \cache_memory.buffer_full ;
  (* src = "iob-cache.v:153|cache-memory.v:71" *)
  wire \cache_memory.hit ;
  (* src = "iob-cache.v:153|cache-memory.v:89" *)
  wire [7:0] \cache_memory.line_wstrb ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:472" *)
  wire [1:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:474" *)
  wire [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:473" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_out ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:470" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:12" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:472" *)
  wire [1:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:473" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.data_out ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:12" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:472" *)
  wire [1:0] \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.addr ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:473" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.data_out ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:12" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:472" *)
  wire [1:0] \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.addr ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:473" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.data_out ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:12" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:472" *)
  wire [1:0] \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.addr ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:473" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.data_out ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:12" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:472" *)
  wire [1:0] \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.addr ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:473" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.data_out ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:12" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:472" *)
  wire [1:0] \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.addr ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:473" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.data_out ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:12" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:472" *)
  wire [1:0] \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.addr ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:473" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.data_out ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:12" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:472" *)
  wire [1:0] \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.addr ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:473" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.data_out ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:12" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:472" *)
  wire [1:0] \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.addr ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:473" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.data_out ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:12" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:472" *)
  wire [1:0] \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.addr ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:473" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.data_out ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:12" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:472" *)
  wire [1:0] \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.addr ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:473" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.data_out ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:12" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:472" *)
  wire [1:0] \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.addr ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:473" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.data_out ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:12" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:472" *)
  wire [1:0] \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.addr ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:473" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.data_out ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:12" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:472" *)
  wire [1:0] \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.addr ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:473" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.data_out ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:12" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:472" *)
  wire [1:0] \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.addr ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:473" *)
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.data_out ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:12" *)
  wire \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we ;
  (* src = "iob-cache.v:153|cache-memory.v:168" *)
  reg [2:0] \cache_memory.offset_prev ;
  (* src = "iob-cache.v:153|cache-memory.v:166" *)
  wire \cache_memory.raw ;
  (* src = "iob-cache.v:153|cache-memory.v:92" *)
  wire \cache_memory.read_access ;
  (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:101" *)
  wire [1:0] \cache_memory.replacement_policy_algorithm.mru_in ;
  (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:15" *)
  wire [1:0] \cache_memory.replacement_policy_algorithm.mru_memory.r_data ;
  reg [1:0] \cache_memory.replacement_policy_algorithm.mru_memory.reg_file[0] ;
  reg [1:0] \cache_memory.replacement_policy_algorithm.mru_memory.reg_file[1] ;
  reg [1:0] \cache_memory.replacement_policy_algorithm.mru_memory.reg_file[2] ;
  reg [1:0] \cache_memory.replacement_policy_algorithm.mru_memory.reg_file[3] ;
  (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:10" *)
  wire \cache_memory.replacement_policy_algorithm.mru_memory.rst ;
  (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:130|onehot-to-bin-encoder.v:14" *)
  wire \cache_memory.replacement_policy_algorithm.onehot_bin.bin ;
  (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:130|onehot-to-bin-encoder.v:13" *)
  wire \cache_memory.replacement_policy_algorithm.onehot_bin.onehot ;
  (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:20" *)
  wire [1:0] \cache_memory.replacement_policy_algorithm.way_hit ;
  (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:22" *)
  wire [1:0] \cache_memory.replacement_policy_algorithm.way_select ;
  (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:14" *)
  reg [2:0] \cache_memory.tag_mem_block[0].tag_memory.dout ;
  reg [2:0] \cache_memory.tag_mem_block[0].tag_memory.ram[0] ;
  reg [2:0] \cache_memory.tag_mem_block[0].tag_memory.ram[1] ;
  reg [2:0] \cache_memory.tag_mem_block[0].tag_memory.ram[2] ;
  reg [2:0] \cache_memory.tag_mem_block[0].tag_memory.ram[3] ;
  (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:12" *)
  wire \cache_memory.tag_mem_block[0].tag_memory.we ;
  (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:14" *)
  reg [2:0] \cache_memory.tag_mem_block[1].tag_memory.dout ;
  reg [2:0] \cache_memory.tag_mem_block[1].tag_memory.ram[0] ;
  reg [2:0] \cache_memory.tag_mem_block[1].tag_memory.ram[1] ;
  reg [2:0] \cache_memory.tag_mem_block[1].tag_memory.ram[2] ;
  reg [2:0] \cache_memory.tag_mem_block[1].tag_memory.ram[3] ;
  (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:12" *)
  wire \cache_memory.tag_mem_block[1].tag_memory.we ;
  (* src = "iob-cache.v:153|cache-memory.v:85" *)
  reg [1:0] \cache_memory.v ;
  (* src = "iob-cache.v:153|cache-memory.v:84" *)
  reg [7:0] \cache_memory.v_reg ;
  (* src = "iob-cache.v:153|cache-memory.v:41" *)
  reg \cache_memory.valid_reg ;
  (* src = "iob-cache.v:153|cache-memory.v:278" *)
  wire \cache_memory.way_hit_bin ;
  (* src = "iob-cache.v:153|cache-memory.v:341|onehot-to-bin-encoder.v:13" *)
  wire \cache_memory.way_hit_encoder.onehot ;
  (* src = "iob-cache.v:153|cache-memory.v:169" *)
  reg [1:0] \cache_memory.way_hit_prev ;
  (* src = "iob-cache.v:153|cache-memory.v:43" *)
  reg [7:0] \cache_memory.wdata_reg ;
  (* src = "iob-cache.v:153|cache-memory.v:91" *)
  wire \cache_memory.write_access ;
  (* src = "iob-cache.v:153|cache-memory.v:167" *)
  reg \cache_memory.write_hit_prev ;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:15" *)
  reg [31:0] \cache_memory.write_throught_buffer.fifo_ocupancy ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[0] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[10] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[11] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[12] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[13] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[14] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[15] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[16] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[17] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[18] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[19] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[1] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[20] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[21] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[22] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[23] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[24] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[25] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[26] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[27] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[28] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[29] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[2] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[30] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[31] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[3] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[4] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[5] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[6] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[7] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[8] ;
  reg [16:0] \cache_memory.write_throught_buffer.fifo_ram.mem[9] ;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:82|iob_2p_ram.v:19" *)
  reg [4:0] \cache_memory.write_throught_buffer.fifo_ram.r_addr ;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:82|iob_2p_ram.v:18" *)
  wire \cache_memory.write_throught_buffer.fifo_ram.r_en ;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:82|iob_2p_ram.v:14" *)
  reg [4:0] \cache_memory.write_throught_buffer.fifo_ram.w_addr ;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:82|iob_2p_ram.v:13" *)
  wire \cache_memory.write_throught_buffer.fifo_ram.w_en ;
  (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:25" *)
  wire \cache_memory.write_throught_buffer.write_en ;
  (* src = "iob-cache.v:153|cache-memory.v:44" *)
  reg \cache_memory.wstrb_reg ;
  (* src = "iob-cache.v:153|cache-memory.v:61" *)
  wire \cache_memory.wtbuf_empty ;
  (* src = "iob-cache.v:40" *)
  input clk;
  (* src = "iob-cache.v:53" *)
  output [1:0] debug;
  reg [1:0] debug;
  (* src = "iob-cache.v:56" *)
  input force_inv_in;
  (* src = "iob-cache.v:57" *)
  output force_inv_out;
  (* src = "iob-cache.v:63" *)
  output [7:0] mem_addr;
  (* src = "iob-cache.v:66" *)
  input [7:0] mem_rdata;
  (* src = "iob-cache.v:67" *)
  input mem_ready;
  (* src = "iob-cache.v:62" *)
  output mem_valid;
  (* src = "iob-cache.v:64" *)
  output [7:0] mem_wdata;
  (* src = "iob-cache.v:65" *)
  output mem_wstrb;
  (* src = "iob-cache.v:51" *)
  output [7:0] rdata;
  (* src = "iob-cache.v:52" *)
  output ready;
  (* src = "iob-cache.v:41" *)
  input reset;
  (* src = "iob-cache.v:43" *)
  input valid;
  (* src = "iob-cache.v:49" *)
  input [7:0] wdata;
  (* src = "iob-cache.v:50" *)
  input wstrb;
  (* src = "iob-cache.v:58" *)
  input wtb_empty_in;
  (* src = "iob-cache.v:59" *)
  output wtb_empty_out;
  assign wtb_empty_out = \cache_memory.wtbuf_empty  & (* src = "iob-cache.v:111" *) wtb_empty_in;
  assign mem_valid = \back_end.mem_valid_read  | (* src = "iob-cache.v:215|back-end-native.v:55" *) \back_end.mem_valid_write ;
  assign mem_addr = \back_end.mem_valid_read  ? (* src = "iob-cache.v:215|back-end-native.v:54" *) { addr[7:3], \back_end.read_fsm.word_counter  } : \cache_memory.buffer_dout [16:9];
  assign _0000_ = \back_end.read_addr  + (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:119" *) mem_ready;
  assign _0001_ = _0007_ & \back_end.read_fsm.state [0];
  assign _0002_ = _0008_ & \back_end.read_fsm.state [2];
  assign _0003_ = _0009_ & \back_end.read_fsm.state [2];
  assign _0004_ = _0010_ & \back_end.read_fsm.state [2];
  assign _0005_ = \back_end.read_fsm.replace_valid  & \back_end.read_fsm.state [0];
  assign _0006_[0] = | { _0001_, \back_end.read_fsm.state [1] };
  assign _0006_[2] = | { _0003_, _0004_, _0005_ };
  always @(posedge clk or posedge reset)
    if (reset)
      \back_end.read_fsm.state  <= 3'h1;
    else
      \back_end.read_fsm.state  <= { _0006_[2], _0002_, _0006_[0] };
  assign _0007_ = ~ \back_end.read_fsm.replace_valid ;
  assign _0008_ = { _0011_, mem_ready } == 2'h3;
  assign _0009_ = ~ mem_ready;
  assign _0010_ = { _0011_, mem_ready } == 2'h1;
  assign _0011_ = \back_end.read_addr  == (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:78" *) 3'h7;
  assign _0012_ = ~ (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:118" *) _0014_;
  assign _0013_ = _0009_ | (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:118" *) _0012_;
  always @(posedge clk)
      \back_end.read_addr  <= \back_end.read_fsm.word_counter ;
  assign \back_end.read_fsm.replace  = \back_end.read_fsm.state [0] ? (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:109" *) 1'h0 : 1'h1;
  assign \back_end.read_fsm.word_counter  = \back_end.read_fsm.state [2] ? (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:109" *) _0000_ : 3'h0;
  assign \back_end.read_fsm.read_valid  = \back_end.read_fsm.state [2] ? (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:109" *) mem_ready : 1'h0;
  assign \back_end.mem_valid_read  = \back_end.read_fsm.state [2] ? (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:109" *) _0013_ : 1'h0;
  assign _0014_ = & (* src = "iob-cache.v:215|back-end-native.v:58|read-channel-native.v:118" *) { \back_end.read_addr [0], \back_end.read_addr [1], \back_end.read_addr [2] };
  assign _0016_ = mem_ready & (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:88" *) _0018_;
  assign _0017_ = ~ (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:109" *) mem_ready;
  assign _0018_ = ~ (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:88" *) \back_end.write_fsm.valid ;
  always @(posedge clk or posedge reset)
    if (reset)
      \back_end.write_fsm.state  <= 1'h0;
    else
      \back_end.write_fsm.state  <= _0015_;
  assign mem_wstrb = \back_end.write_fsm.state  ? (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:53" *) \cache_memory.buffer_dout [0] : 1'h0;
  assign \back_end.write_fsm.ready  = \back_end.write_fsm.state  ? (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:103" *) mem_ready : 1'h1;
  assign \back_end.mem_valid_write  = \back_end.write_fsm.state  ? (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:103" *) _0017_ : 1'h0;
  assign _0019_ = _0016_ ? (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:88" *) 1'h0 : 1'h1;
  assign _0020_ = \back_end.write_fsm.valid  ? (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:81" *) 1'h1 : 1'h0;
  assign _0015_ = \back_end.write_fsm.state  ? (* src = "iob-cache.v:215|back-end-native.v:82|write-channel-native.v:79" *) _0019_ : _0020_;
  assign _0025_ = { 29'h00000000, \cache_memory.replacement_policy_algorithm.onehot_bin.bin , 2'h0 } + (* src = "iob-cache.v:153|cache-memory.v:286" *) \cache_memory.addr_reg [4:3];
  assign _0026_ = 32'd4 + (* src = "iob-cache.v:153|cache-memory.v:297" *) addr[4:3];
  assign _0027_ = \cache_memory.addr_reg [2:0] + (* src = "iob-cache.v:153|cache-memory.v:320" *) { 28'h0000000, \cache_memory.way_hit_bin , 3'h0 };
  assign \cache_memory.write_throught_buffer.write_en  = \cache_memory.write_access  & (* src = "iob-cache.v:153|cache-memory.v:121" *) ready;
  assign \cache_memory.wtbuf_empty  = _0028_ & (* src = "iob-cache.v:153|cache-memory.v:126" *) \cache_memory.buffer_empty ;
  assign _0029_ = _0067_ & (* src = "iob-cache.v:153|cache-memory.v:136" *) \cache_memory.read_access ;
  assign _0030_ = _0029_ & (* src = "iob-cache.v:153|cache-memory.v:136" *) _0068_;
  assign _0028_ = \cache_memory.buffer_empty  & (* src = "iob-cache.v:153|cache-memory.v:136" *) \back_end.write_fsm.ready ;
  assign \back_end.read_fsm.replace_valid  = _0030_ & (* src = "iob-cache.v:153|cache-memory.v:136" *) _0028_;
  assign _0024_ = \cache_memory.write_access  & (* src = "iob-cache.v:153|cache-memory.v:174" *) _0073_;
  assign _0031_ = \cache_memory.write_hit_prev  & (* src = "iob-cache.v:153|cache-memory.v:179" *) _0054_;
  assign \cache_memory.raw  = _0031_ & (* src = "iob-cache.v:153|cache-memory.v:179" *) _0055_;
  assign _0032_ = _0073_ & (* src = "iob-cache.v:153|cache-memory.v:196" *) _0068_;
  assign \cache_memory.hit  = _0032_ & (* src = "iob-cache.v:153|cache-memory.v:196" *) _0069_;
  assign _0033_ = \cache_memory.hit  & (* src = "iob-cache.v:153|cache-memory.v:204" *) \cache_memory.read_access ;
  assign _0034_ = _0070_ & (* src = "iob-cache.v:153|cache-memory.v:204" *) \cache_memory.write_access ;
  assign \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.replacement_policy_algorithm.way_hit [0] & (* src = "iob-cache.v:153|cache-memory.v:246" *) \cache_memory.line_wstrb [0];
  assign \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.replacement_policy_algorithm.way_hit [0] & (* src = "iob-cache.v:153|cache-memory.v:246" *) \cache_memory.line_wstrb [1];
  assign \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.replacement_policy_algorithm.way_hit [0] & (* src = "iob-cache.v:153|cache-memory.v:246" *) \cache_memory.line_wstrb [2];
  assign \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.replacement_policy_algorithm.way_hit [0] & (* src = "iob-cache.v:153|cache-memory.v:246" *) \cache_memory.line_wstrb [3];
  assign \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.replacement_policy_algorithm.way_hit [0] & (* src = "iob-cache.v:153|cache-memory.v:246" *) \cache_memory.line_wstrb [4];
  assign \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.replacement_policy_algorithm.way_hit [0] & (* src = "iob-cache.v:153|cache-memory.v:246" *) \cache_memory.line_wstrb [5];
  assign \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.replacement_policy_algorithm.way_hit [0] & (* src = "iob-cache.v:153|cache-memory.v:246" *) \cache_memory.line_wstrb [6];
  assign \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.replacement_policy_algorithm.way_hit [0] & (* src = "iob-cache.v:153|cache-memory.v:246" *) \cache_memory.line_wstrb [7];
  assign \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.way_hit_encoder.onehot  & (* src = "iob-cache.v:153|cache-memory.v:246" *) \cache_memory.line_wstrb [0];
  assign \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.way_hit_encoder.onehot  & (* src = "iob-cache.v:153|cache-memory.v:246" *) \cache_memory.line_wstrb [1];
  assign \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.way_hit_encoder.onehot  & (* src = "iob-cache.v:153|cache-memory.v:246" *) \cache_memory.line_wstrb [2];
  assign \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.way_hit_encoder.onehot  & (* src = "iob-cache.v:153|cache-memory.v:246" *) \cache_memory.line_wstrb [3];
  assign \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.way_hit_encoder.onehot  & (* src = "iob-cache.v:153|cache-memory.v:246" *) \cache_memory.line_wstrb [4];
  assign \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.way_hit_encoder.onehot  & (* src = "iob-cache.v:153|cache-memory.v:246" *) \cache_memory.line_wstrb [5];
  assign \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.way_hit_encoder.onehot  & (* src = "iob-cache.v:153|cache-memory.v:246" *) \cache_memory.line_wstrb [6];
  assign \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  = \cache_memory.way_hit_encoder.onehot  & (* src = "iob-cache.v:153|cache-memory.v:246" *) \cache_memory.line_wstrb [7];
  assign _0036_ = _0035_ & (* src = "iob-cache.v:153|cache-memory.v:247" *) _0056_;
  assign _0037_ = _0035_ & (* src = "iob-cache.v:153|cache-memory.v:247" *) _0057_;
  assign _0038_ = _0035_ & (* src = "iob-cache.v:153|cache-memory.v:247" *) _0058_;
  assign _0039_ = _0035_ & (* src = "iob-cache.v:153|cache-memory.v:247" *) _0059_;
  assign _0040_ = _0035_ & (* src = "iob-cache.v:153|cache-memory.v:247" *) _0060_;
  assign _0041_ = _0035_ & (* src = "iob-cache.v:153|cache-memory.v:247" *) _0061_;
  assign _0042_ = _0035_ & (* src = "iob-cache.v:153|cache-memory.v:247" *) _0062_;
  assign _0035_ = \cache_memory.write_access  & (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.replacement_policy_algorithm.way_hit [0];
  assign _0043_ = _0035_ & (* src = "iob-cache.v:153|cache-memory.v:247" *) _0063_;
  assign _0045_ = _0044_ & (* src = "iob-cache.v:153|cache-memory.v:247" *) _0056_;
  assign _0046_ = _0044_ & (* src = "iob-cache.v:153|cache-memory.v:247" *) _0057_;
  assign _0047_ = _0044_ & (* src = "iob-cache.v:153|cache-memory.v:247" *) _0058_;
  assign _0048_ = _0044_ & (* src = "iob-cache.v:153|cache-memory.v:247" *) _0059_;
  assign _0049_ = _0044_ & (* src = "iob-cache.v:153|cache-memory.v:247" *) _0060_;
  assign _0050_ = _0044_ & (* src = "iob-cache.v:153|cache-memory.v:247" *) _0061_;
  assign _0051_ = _0044_ & (* src = "iob-cache.v:153|cache-memory.v:247" *) _0062_;
  assign _0044_ = \cache_memory.write_access  & (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.way_hit_encoder.onehot ;
  assign _0052_ = _0044_ & (* src = "iob-cache.v:153|cache-memory.v:247" *) _0063_;
  assign _0053_ = \cache_memory.wstrb_reg  & (* src = "iob-cache.v:153|cache-memory.v:262" *) { 7'h00, \cache_memory.write_access  };
  assign \cache_memory.tag_mem_block[0].tag_memory.we  = \cache_memory.replacement_policy_algorithm.way_select [0] & (* src = "iob-cache.v:153|cache-memory.v:309" *) \back_end.read_fsm.replace_valid ;
  assign \cache_memory.tag_mem_block[1].tag_memory.we  = \cache_memory.replacement_policy_algorithm.onehot_bin.onehot  & (* src = "iob-cache.v:153|cache-memory.v:309" *) \back_end.read_fsm.replace_valid ;
  assign \cache_memory.replacement_policy_algorithm.way_hit [0] = _0064_ & (* src = "iob-cache.v:153|cache-memory.v:317" *) \cache_memory.v [0];
  assign \cache_memory.way_hit_encoder.onehot  = _0065_ & (* src = "iob-cache.v:153|cache-memory.v:317" *) \cache_memory.v [1];
  assign \cache_memory.write_access  = \cache_memory.wstrb_reg  & (* src = "iob-cache.v:153|cache-memory.v:91" *) \cache_memory.valid_reg ;
  assign \cache_memory.read_access  = _0066_ & (* src = "iob-cache.v:153|cache-memory.v:92" *) \cache_memory.valid_reg ;
  assign _0054_ = \cache_memory.way_hit_prev  == (* src = "iob-cache.v:153|cache-memory.v:179" *) { \cache_memory.way_hit_encoder.onehot , \cache_memory.replacement_policy_algorithm.way_hit [0] };
  assign _0055_ = \cache_memory.offset_prev  == (* src = "iob-cache.v:153|cache-memory.v:179" *) \cache_memory.addr_reg [2:0];
  assign _0056_ = ! (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [2:0];
  assign _0057_ = 3'h1 == (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [2:0];
  assign _0058_ = 3'h2 == (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [2:0];
  assign _0059_ = 3'h3 == (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [2:0];
  assign _0060_ = 3'h4 == (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [2:0];
  assign _0061_ = 3'h5 == (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [2:0];
  assign _0062_ = 3'h6 == (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [2:0];
  assign _0063_ = 3'h7 == (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [2:0];
  assign _0064_ = \cache_memory.addr_reg [7:5] == (* src = "iob-cache.v:153|cache-memory.v:317" *) \cache_memory.tag_mem_block[0].tag_memory.dout ;
  assign _0065_ = \cache_memory.addr_reg [7:5] == (* src = "iob-cache.v:153|cache-memory.v:317" *) \cache_memory.tag_mem_block[1].tag_memory.dout ;
  assign _0066_ = ! (* src = "iob-cache.v:153|cache-memory.v:92" *) \cache_memory.wstrb_reg ;
  assign \back_end.write_fsm.valid  = ~ (* src = "iob-cache.v:153|cache-memory.v:129" *) \cache_memory.buffer_empty ;
  assign _0067_ = ~ (* src = "iob-cache.v:153|cache-memory.v:136" *) \cache_memory.hit ;
  assign _0068_ = ~ (* src = "iob-cache.v:153|cache-memory.v:136" *) \back_end.read_fsm.replace ;
  assign _0069_ = ~ (* src = "iob-cache.v:153|cache-memory.v:196" *) \cache_memory.raw ;
  assign _0070_ = ~ (* src = "iob-cache.v:153|cache-memory.v:204" *) \cache_memory.buffer_full ;
  assign ready = _0033_ | (* src = "iob-cache.v:153|cache-memory.v:204" *) _0034_;
  assign _0071_ = \cache_memory.v_reg  | (* src = "iob-cache.v:153|cache-memory.v:286" *) _0078_;
  assign \cache_memory.replacement_policy_algorithm.mru_memory.rst  = reset | (* src = "iob-cache.v:153|cache-memory.v:332" *) force_inv_in;
  always @(posedge clk)
      \cache_memory.v [1] <= _0022_;
  always @(posedge clk)
      \cache_memory.v [0] <= _0021_;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.v_reg  <= 8'h00;
    else
      \cache_memory.v_reg  <= _0023_;
  always @(posedge clk)
      \cache_memory.write_hit_prev  <= _0024_;
  always @(posedge clk)
      \cache_memory.offset_prev  <= \cache_memory.addr_reg [2:0];
  always @(posedge clk)
      \cache_memory.way_hit_prev  <= { \cache_memory.way_hit_encoder.onehot , \cache_memory.replacement_policy_algorithm.way_hit [0] };
  assign _0022_ = force_inv_in ? (* src = "iob-cache.v:153|cache-memory.v:294" *) 1'h0 : _0075_;
  assign _0021_ = force_inv_in ? (* src = "iob-cache.v:153|cache-memory.v:294" *) 1'h0 : _0074_;
  assign _0072_ = \back_end.read_fsm.replace_valid  ? (* src = "iob-cache.v:153|cache-memory.v:285" *) _0071_[7:0] : \cache_memory.v_reg ;
  assign _0023_ = force_inv_in ? (* src = "iob-cache.v:153|cache-memory.v:283" *) 8'h00 : _0072_;
  assign \cache_memory.line_wstrb  = \back_end.read_fsm.replace  ? (* src = "iob-cache.v:153|cache-memory.v:259" *) _0076_ : _0077_;
  assign _0073_ = | (* src = "iob-cache.v:153|cache-memory.v:174" *) { \cache_memory.replacement_policy_algorithm.way_hit [0], \cache_memory.way_hit_encoder.onehot  };
  assign _0074_ = \cache_memory.v_reg [$signed({ 30'h00000000, addr[4:3] }) +: 1];
  assign _0075_ = \cache_memory.v_reg [$signed(_0026_) +: 1];
  assign _0076_ = { 7'h00, \back_end.read_fsm.read_valid  } << (* src = "iob-cache.v:153|cache-memory.v:260" *) { 29'h00000000, \back_end.read_addr  };
  assign _0077_ = _0053_ << (* src = "iob-cache.v:153|cache-memory.v:262" *) { 29'h00000000, \cache_memory.addr_reg [2:0] };
  assign _0078_ = 32'd1 << (* src = "iob-cache.v:153|cache-memory.v:286" *) _0025_;
  assign { _0079_[127:8], rdata } = { \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.data_out , \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.data_out , \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.data_out , \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.data_out , \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.data_out , \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.data_out , \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.data_out , \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.data_out , \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.data_out , \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.data_out , \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.data_out , \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.data_out , \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.data_out , \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.data_out , \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.data_out , \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_out  } >> (* src = "iob-cache.v:153|cache-memory.v:320" *) { _0027_[28:0], 3'h0 };
  assign \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr  = _0036_ ? (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [4:3] : addr[4:3];
  assign \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr  = _0037_ ? (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [4:3] : addr[4:3];
  assign \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.addr  = _0038_ ? (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [4:3] : addr[4:3];
  assign \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.addr  = _0039_ ? (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [4:3] : addr[4:3];
  assign \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.addr  = _0040_ ? (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [4:3] : addr[4:3];
  assign \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.addr  = _0041_ ? (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [4:3] : addr[4:3];
  assign \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.addr  = _0042_ ? (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [4:3] : addr[4:3];
  assign \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.addr  = _0043_ ? (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [4:3] : addr[4:3];
  assign \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.addr  = _0045_ ? (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [4:3] : addr[4:3];
  assign \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.addr  = _0046_ ? (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [4:3] : addr[4:3];
  assign \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.addr  = _0047_ ? (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [4:3] : addr[4:3];
  assign \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.addr  = _0048_ ? (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [4:3] : addr[4:3];
  assign \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.addr  = _0049_ ? (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [4:3] : addr[4:3];
  assign \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.addr  = _0050_ ? (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [4:3] : addr[4:3];
  assign \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.addr  = _0051_ ? (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [4:3] : addr[4:3];
  assign \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.addr  = _0052_ ? (* src = "iob-cache.v:153|cache-memory.v:247" *) \cache_memory.addr_reg [4:3] : addr[4:3];
  assign \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in  = \back_end.read_fsm.replace  ? (* src = "iob-cache.v:153|cache-memory.v:248" *) mem_rdata : \cache_memory.wdata_reg ;
  assign _0088_ = ~ _0080_[0];
  assign _0089_ = ~ _0080_[1];
  assign _0084_ = _0088_ & _0089_;
  assign _0085_ = _0080_[0] & _0089_;
  assign _0086_ = _0088_ & _0080_[1];
  assign _0087_ = _0080_[0] & _0080_[1];
  assign _0100_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [1] ? _0091_ : _0090_;
  assign _0090_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0091_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0092_ = _0084_ & _0082_[7];
  assign _0093_ = _0085_ & _0082_[7];
  assign _0094_ = _0086_ & _0082_[7];
  assign _0095_ = _0087_ & _0082_[7];
  assign _0096_ = _0092_ ? _0081_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0097_ = _0093_ ? _0081_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  assign _0098_ = _0094_ ? _0081_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0099_ = _0095_ ? _0081_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0096_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0097_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0098_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0099_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_out  <= _0083_;
  assign _0101_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0082_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0101_[7] : 1'h0;
  assign _0102_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in  : 8'hxx;
  assign _0081_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0102_ : 8'hxx;
  assign _0103_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr  : 2'hx;
  assign _0080_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0103_ : 2'hx;
  assign _0104_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_out  : _0100_;
  assign _0083_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0104_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_out ;
  assign _0113_ = ~ _0105_[0];
  assign _0114_ = ~ _0105_[1];
  assign _0109_ = _0113_ & _0114_;
  assign _0110_ = _0105_[0] & _0114_;
  assign _0111_ = _0113_ & _0105_[1];
  assign _0112_ = _0105_[0] & _0105_[1];
  assign _0125_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [1] ? _0116_ : _0115_;
  assign _0115_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0116_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0117_ = _0109_ & _0107_[7];
  assign _0118_ = _0110_ & _0107_[7];
  assign _0119_ = _0111_ & _0107_[7];
  assign _0120_ = _0112_ & _0107_[7];
  assign _0121_ = _0117_ ? _0106_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0122_ = _0118_ ? _0106_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  assign _0123_ = _0119_ ? _0106_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0124_ = _0120_ ? _0106_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0121_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0122_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0123_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0124_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.data_out  <= _0108_;
  assign _0126_[7] = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0107_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0126_[7] : 1'h0;
  assign _0127_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in  : 8'hxx;
  assign _0106_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0127_ : 8'hxx;
  assign _0128_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr  : 2'hx;
  assign _0105_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0128_ : 2'hx;
  assign _0129_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.data_out  : _0125_;
  assign _0108_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0129_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.data_out ;
  assign _0138_ = ~ _0130_[0];
  assign _0139_ = ~ _0130_[1];
  assign _0134_ = _0138_ & _0139_;
  assign _0135_ = _0130_[0] & _0139_;
  assign _0136_ = _0138_ & _0130_[1];
  assign _0137_ = _0130_[0] & _0130_[1];
  assign _0150_ = \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.addr [1] ? _0141_ : _0140_;
  assign _0140_ = \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0141_ = \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0142_ = _0134_ & _0132_[7];
  assign _0143_ = _0135_ & _0132_[7];
  assign _0144_ = _0136_ & _0132_[7];
  assign _0145_ = _0137_ & _0132_[7];
  assign _0146_ = _0142_ ? _0131_ : \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0147_ = _0143_ ? _0131_ : \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  assign _0148_ = _0144_ ? _0131_ : \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0149_ = _0145_ ? _0131_ : \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0146_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0147_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0148_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0149_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.data_out  <= _0133_;
  assign _0151_[7] = \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0132_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0151_[7] : 1'h0;
  assign _0152_ = \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in  : 8'hxx;
  assign _0131_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0152_ : 8'hxx;
  assign _0153_ = \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.addr  : 2'hx;
  assign _0130_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0153_ : 2'hx;
  assign _0154_ = \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.data_out  : _0150_;
  assign _0133_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0154_ : \cache_memory.n_ways_block[0].line2mem_block[2].BE_FE_block[0].cache_memory.data_out ;
  assign _0163_ = ~ _0155_[0];
  assign _0164_ = ~ _0155_[1];
  assign _0159_ = _0163_ & _0164_;
  assign _0160_ = _0155_[0] & _0164_;
  assign _0161_ = _0163_ & _0155_[1];
  assign _0162_ = _0155_[0] & _0155_[1];
  assign _0175_ = \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.addr [1] ? _0166_ : _0165_;
  assign _0165_ = \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0166_ = \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0167_ = _0159_ & _0157_[7];
  assign _0168_ = _0160_ & _0157_[7];
  assign _0169_ = _0161_ & _0157_[7];
  assign _0170_ = _0162_ & _0157_[7];
  assign _0171_ = _0167_ ? _0156_ : \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0172_ = _0168_ ? _0156_ : \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  assign _0173_ = _0169_ ? _0156_ : \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0174_ = _0170_ ? _0156_ : \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0171_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0172_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0173_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0174_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.data_out  <= _0158_;
  assign _0176_[7] = \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0157_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0176_[7] : 1'h0;
  assign _0177_ = \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in  : 8'hxx;
  assign _0156_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0177_ : 8'hxx;
  assign _0178_ = \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.addr  : 2'hx;
  assign _0155_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0178_ : 2'hx;
  assign _0179_ = \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.data_out  : _0175_;
  assign _0158_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0179_ : \cache_memory.n_ways_block[0].line2mem_block[3].BE_FE_block[0].cache_memory.data_out ;
  assign _0188_ = ~ _0180_[0];
  assign _0189_ = ~ _0180_[1];
  assign _0184_ = _0188_ & _0189_;
  assign _0185_ = _0180_[0] & _0189_;
  assign _0186_ = _0188_ & _0180_[1];
  assign _0187_ = _0180_[0] & _0180_[1];
  assign _0200_ = \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.addr [1] ? _0191_ : _0190_;
  assign _0190_ = \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0191_ = \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0192_ = _0184_ & _0182_[7];
  assign _0193_ = _0185_ & _0182_[7];
  assign _0194_ = _0186_ & _0182_[7];
  assign _0195_ = _0187_ & _0182_[7];
  assign _0196_ = _0192_ ? _0181_ : \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0197_ = _0193_ ? _0181_ : \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  assign _0198_ = _0194_ ? _0181_ : \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0199_ = _0195_ ? _0181_ : \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0196_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0197_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0198_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0199_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.data_out  <= _0183_;
  assign _0201_[7] = \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0182_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0201_[7] : 1'h0;
  assign _0202_ = \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in  : 8'hxx;
  assign _0181_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0202_ : 8'hxx;
  assign _0203_ = \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.addr  : 2'hx;
  assign _0180_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0203_ : 2'hx;
  assign _0204_ = \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.data_out  : _0200_;
  assign _0183_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0204_ : \cache_memory.n_ways_block[0].line2mem_block[4].BE_FE_block[0].cache_memory.data_out ;
  assign _0213_ = ~ _0205_[0];
  assign _0214_ = ~ _0205_[1];
  assign _0209_ = _0213_ & _0214_;
  assign _0210_ = _0205_[0] & _0214_;
  assign _0211_ = _0213_ & _0205_[1];
  assign _0212_ = _0205_[0] & _0205_[1];
  assign _0225_ = \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.addr [1] ? _0216_ : _0215_;
  assign _0215_ = \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0216_ = \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0217_ = _0209_ & _0207_[7];
  assign _0218_ = _0210_ & _0207_[7];
  assign _0219_ = _0211_ & _0207_[7];
  assign _0220_ = _0212_ & _0207_[7];
  assign _0221_ = _0217_ ? _0206_ : \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0222_ = _0218_ ? _0206_ : \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  assign _0223_ = _0219_ ? _0206_ : \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0224_ = _0220_ ? _0206_ : \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0221_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0222_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0223_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0224_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.data_out  <= _0208_;
  assign _0226_[7] = \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0207_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0226_[7] : 1'h0;
  assign _0227_ = \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in  : 8'hxx;
  assign _0206_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0227_ : 8'hxx;
  assign _0228_ = \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.addr  : 2'hx;
  assign _0205_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0228_ : 2'hx;
  assign _0229_ = \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.data_out  : _0225_;
  assign _0208_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0229_ : \cache_memory.n_ways_block[0].line2mem_block[5].BE_FE_block[0].cache_memory.data_out ;
  assign _0238_ = ~ _0230_[0];
  assign _0239_ = ~ _0230_[1];
  assign _0234_ = _0238_ & _0239_;
  assign _0235_ = _0230_[0] & _0239_;
  assign _0236_ = _0238_ & _0230_[1];
  assign _0237_ = _0230_[0] & _0230_[1];
  assign _0250_ = \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.addr [1] ? _0241_ : _0240_;
  assign _0240_ = \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0241_ = \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0242_ = _0234_ & _0232_[7];
  assign _0243_ = _0235_ & _0232_[7];
  assign _0244_ = _0236_ & _0232_[7];
  assign _0245_ = _0237_ & _0232_[7];
  assign _0246_ = _0242_ ? _0231_ : \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0247_ = _0243_ ? _0231_ : \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  assign _0248_ = _0244_ ? _0231_ : \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0249_ = _0245_ ? _0231_ : \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0246_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0247_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0248_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0249_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.data_out  <= _0233_;
  assign _0251_[7] = \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0232_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0251_[7] : 1'h0;
  assign _0252_ = \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in  : 8'hxx;
  assign _0231_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0252_ : 8'hxx;
  assign _0253_ = \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.addr  : 2'hx;
  assign _0230_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0253_ : 2'hx;
  assign _0254_ = \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.data_out  : _0250_;
  assign _0233_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0254_ : \cache_memory.n_ways_block[0].line2mem_block[6].BE_FE_block[0].cache_memory.data_out ;
  assign _0263_ = ~ _0255_[0];
  assign _0264_ = ~ _0255_[1];
  assign _0259_ = _0263_ & _0264_;
  assign _0260_ = _0255_[0] & _0264_;
  assign _0261_ = _0263_ & _0255_[1];
  assign _0262_ = _0255_[0] & _0255_[1];
  assign _0275_ = \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.addr [1] ? _0266_ : _0265_;
  assign _0265_ = \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0266_ = \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0267_ = _0259_ & _0257_[7];
  assign _0268_ = _0260_ & _0257_[7];
  assign _0269_ = _0261_ & _0257_[7];
  assign _0270_ = _0262_ & _0257_[7];
  assign _0271_ = _0267_ ? _0256_ : \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0272_ = _0268_ ? _0256_ : \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  assign _0273_ = _0269_ ? _0256_ : \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0274_ = _0270_ ? _0256_ : \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0271_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0272_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0273_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0274_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.data_out  <= _0258_;
  assign _0276_[7] = \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0257_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0276_[7] : 1'h0;
  assign _0277_ = \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in  : 8'hxx;
  assign _0256_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0277_ : 8'hxx;
  assign _0278_ = \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.addr  : 2'hx;
  assign _0255_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0278_ : 2'hx;
  assign _0279_ = \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.data_out  : _0275_;
  assign _0258_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0279_ : \cache_memory.n_ways_block[0].line2mem_block[7].BE_FE_block[0].cache_memory.data_out ;
  assign _0288_ = ~ _0280_[0];
  assign _0289_ = ~ _0280_[1];
  assign _0284_ = _0288_ & _0289_;
  assign _0285_ = _0280_[0] & _0289_;
  assign _0286_ = _0288_ & _0280_[1];
  assign _0287_ = _0280_[0] & _0280_[1];
  assign _0300_ = \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.addr [1] ? _0291_ : _0290_;
  assign _0290_ = \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0291_ = \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0292_ = _0284_ & _0282_[7];
  assign _0293_ = _0285_ & _0282_[7];
  assign _0294_ = _0286_ & _0282_[7];
  assign _0295_ = _0287_ & _0282_[7];
  assign _0296_ = _0292_ ? _0281_ : \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0297_ = _0293_ ? _0281_ : \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  assign _0298_ = _0294_ ? _0281_ : \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0299_ = _0295_ ? _0281_ : \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0296_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0297_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0298_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0299_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.data_out  <= _0283_;
  assign _0301_[7] = \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0282_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0301_[7] : 1'h0;
  assign _0302_ = \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in  : 8'hxx;
  assign _0281_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0302_ : 8'hxx;
  assign _0303_ = \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.addr  : 2'hx;
  assign _0280_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0303_ : 2'hx;
  assign _0304_ = \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.data_out  : _0300_;
  assign _0283_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0304_ : \cache_memory.n_ways_block[1].line2mem_block[0].BE_FE_block[0].cache_memory.data_out ;
  assign _0313_ = ~ _0305_[0];
  assign _0314_ = ~ _0305_[1];
  assign _0309_ = _0313_ & _0314_;
  assign _0310_ = _0305_[0] & _0314_;
  assign _0311_ = _0313_ & _0305_[1];
  assign _0312_ = _0305_[0] & _0305_[1];
  assign _0325_ = \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.addr [1] ? _0316_ : _0315_;
  assign _0315_ = \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0316_ = \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0317_ = _0309_ & _0307_[7];
  assign _0318_ = _0310_ & _0307_[7];
  assign _0319_ = _0311_ & _0307_[7];
  assign _0320_ = _0312_ & _0307_[7];
  assign _0321_ = _0317_ ? _0306_ : \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0322_ = _0318_ ? _0306_ : \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  assign _0323_ = _0319_ ? _0306_ : \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0324_ = _0320_ ? _0306_ : \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0321_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0322_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0323_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0324_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.data_out  <= _0308_;
  assign _0326_[7] = \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0307_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0326_[7] : 1'h0;
  assign _0327_ = \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in  : 8'hxx;
  assign _0306_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0327_ : 8'hxx;
  assign _0328_ = \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.addr  : 2'hx;
  assign _0305_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0328_ : 2'hx;
  assign _0329_ = \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.data_out  : _0325_;
  assign _0308_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0329_ : \cache_memory.n_ways_block[1].line2mem_block[1].BE_FE_block[0].cache_memory.data_out ;
  assign _0338_ = ~ _0330_[0];
  assign _0339_ = ~ _0330_[1];
  assign _0334_ = _0338_ & _0339_;
  assign _0335_ = _0330_[0] & _0339_;
  assign _0336_ = _0338_ & _0330_[1];
  assign _0337_ = _0330_[0] & _0330_[1];
  assign _0350_ = \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.addr [1] ? _0341_ : _0340_;
  assign _0340_ = \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0341_ = \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0342_ = _0334_ & _0332_[7];
  assign _0343_ = _0335_ & _0332_[7];
  assign _0344_ = _0336_ & _0332_[7];
  assign _0345_ = _0337_ & _0332_[7];
  assign _0346_ = _0342_ ? _0331_ : \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0347_ = _0343_ ? _0331_ : \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  assign _0348_ = _0344_ ? _0331_ : \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0349_ = _0345_ ? _0331_ : \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0346_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0347_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0348_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0349_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.data_out  <= _0333_;
  assign _0351_[7] = \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0332_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0351_[7] : 1'h0;
  assign _0352_ = \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in  : 8'hxx;
  assign _0331_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0352_ : 8'hxx;
  assign _0353_ = \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.addr  : 2'hx;
  assign _0330_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0353_ : 2'hx;
  assign _0354_ = \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.data_out  : _0350_;
  assign _0333_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0354_ : \cache_memory.n_ways_block[1].line2mem_block[2].BE_FE_block[0].cache_memory.data_out ;
  assign _0363_ = ~ _0355_[0];
  assign _0364_ = ~ _0355_[1];
  assign _0359_ = _0363_ & _0364_;
  assign _0360_ = _0355_[0] & _0364_;
  assign _0361_ = _0363_ & _0355_[1];
  assign _0362_ = _0355_[0] & _0355_[1];
  assign _0375_ = \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.addr [1] ? _0366_ : _0365_;
  assign _0365_ = \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0366_ = \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0367_ = _0359_ & _0357_[7];
  assign _0368_ = _0360_ & _0357_[7];
  assign _0369_ = _0361_ & _0357_[7];
  assign _0370_ = _0362_ & _0357_[7];
  assign _0371_ = _0367_ ? _0356_ : \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0372_ = _0368_ ? _0356_ : \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  assign _0373_ = _0369_ ? _0356_ : \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0374_ = _0370_ ? _0356_ : \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0371_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0372_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0373_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0374_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.data_out  <= _0358_;
  assign _0376_[7] = \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0357_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0376_[7] : 1'h0;
  assign _0377_ = \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in  : 8'hxx;
  assign _0356_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0377_ : 8'hxx;
  assign _0378_ = \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.addr  : 2'hx;
  assign _0355_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0378_ : 2'hx;
  assign _0379_ = \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.data_out  : _0375_;
  assign _0358_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0379_ : \cache_memory.n_ways_block[1].line2mem_block[3].BE_FE_block[0].cache_memory.data_out ;
  assign _0388_ = ~ _0380_[0];
  assign _0389_ = ~ _0380_[1];
  assign _0384_ = _0388_ & _0389_;
  assign _0385_ = _0380_[0] & _0389_;
  assign _0386_ = _0388_ & _0380_[1];
  assign _0387_ = _0380_[0] & _0380_[1];
  assign _0400_ = \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.addr [1] ? _0391_ : _0390_;
  assign _0390_ = \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0391_ = \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0392_ = _0384_ & _0382_[7];
  assign _0393_ = _0385_ & _0382_[7];
  assign _0394_ = _0386_ & _0382_[7];
  assign _0395_ = _0387_ & _0382_[7];
  assign _0396_ = _0392_ ? _0381_ : \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0397_ = _0393_ ? _0381_ : \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  assign _0398_ = _0394_ ? _0381_ : \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0399_ = _0395_ ? _0381_ : \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0396_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0397_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0398_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0399_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.data_out  <= _0383_;
  assign _0401_[7] = \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0382_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0401_[7] : 1'h0;
  assign _0402_ = \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in  : 8'hxx;
  assign _0381_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0402_ : 8'hxx;
  assign _0403_ = \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.addr  : 2'hx;
  assign _0380_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0403_ : 2'hx;
  assign _0404_ = \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.data_out  : _0400_;
  assign _0383_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0404_ : \cache_memory.n_ways_block[1].line2mem_block[4].BE_FE_block[0].cache_memory.data_out ;
  assign _0413_ = ~ _0405_[0];
  assign _0414_ = ~ _0405_[1];
  assign _0409_ = _0413_ & _0414_;
  assign _0410_ = _0405_[0] & _0414_;
  assign _0411_ = _0413_ & _0405_[1];
  assign _0412_ = _0405_[0] & _0405_[1];
  assign _0425_ = \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.addr [1] ? _0416_ : _0415_;
  assign _0415_ = \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0416_ = \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0417_ = _0409_ & _0407_[7];
  assign _0418_ = _0410_ & _0407_[7];
  assign _0419_ = _0411_ & _0407_[7];
  assign _0420_ = _0412_ & _0407_[7];
  assign _0421_ = _0417_ ? _0406_ : \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0422_ = _0418_ ? _0406_ : \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  assign _0423_ = _0419_ ? _0406_ : \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0424_ = _0420_ ? _0406_ : \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0421_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0422_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0423_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0424_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.data_out  <= _0408_;
  assign _0426_[7] = \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0407_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0426_[7] : 1'h0;
  assign _0427_ = \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in  : 8'hxx;
  assign _0406_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0427_ : 8'hxx;
  assign _0428_ = \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.addr  : 2'hx;
  assign _0405_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0428_ : 2'hx;
  assign _0429_ = \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.data_out  : _0425_;
  assign _0408_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0429_ : \cache_memory.n_ways_block[1].line2mem_block[5].BE_FE_block[0].cache_memory.data_out ;
  assign _0438_ = ~ _0430_[0];
  assign _0439_ = ~ _0430_[1];
  assign _0434_ = _0438_ & _0439_;
  assign _0435_ = _0430_[0] & _0439_;
  assign _0436_ = _0438_ & _0430_[1];
  assign _0437_ = _0430_[0] & _0430_[1];
  assign _0450_ = \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.addr [1] ? _0441_ : _0440_;
  assign _0440_ = \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0441_ = \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0442_ = _0434_ & _0432_[7];
  assign _0443_ = _0435_ & _0432_[7];
  assign _0444_ = _0436_ & _0432_[7];
  assign _0445_ = _0437_ & _0432_[7];
  assign _0446_ = _0442_ ? _0431_ : \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0447_ = _0443_ ? _0431_ : \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  assign _0448_ = _0444_ ? _0431_ : \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0449_ = _0445_ ? _0431_ : \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0446_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0447_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0448_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0449_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.data_out  <= _0433_;
  assign _0451_[7] = \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0432_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0451_[7] : 1'h0;
  assign _0452_ = \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in  : 8'hxx;
  assign _0431_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0452_ : 8'hxx;
  assign _0453_ = \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.addr  : 2'hx;
  assign _0430_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0453_ : 2'hx;
  assign _0454_ = \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.data_out  : _0450_;
  assign _0433_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0454_ : \cache_memory.n_ways_block[1].line2mem_block[6].BE_FE_block[0].cache_memory.data_out ;
  assign _0463_ = ~ _0455_[0];
  assign _0464_ = ~ _0455_[1];
  assign _0459_ = _0463_ & _0464_;
  assign _0460_ = _0455_[0] & _0464_;
  assign _0461_ = _0463_ & _0455_[1];
  assign _0462_ = _0455_[0] & _0455_[1];
  assign _0475_ = \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.addr [1] ? _0466_ : _0465_;
  assign _0465_ = \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0466_ = \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0467_ = _0459_ & _0457_[7];
  assign _0468_ = _0460_ & _0457_[7];
  assign _0469_ = _0461_ & _0457_[7];
  assign _0470_ = _0462_ & _0457_[7];
  assign _0471_ = _0467_ ? _0456_ : \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0472_ = _0468_ ? _0456_ : \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  assign _0473_ = _0469_ ? _0456_ : \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0474_ = _0470_ ? _0456_ : \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0471_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0472_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0473_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0474_;
  always @(posedge clk)
      \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.data_out  <= _0458_;
  assign _0476_[7] = \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0457_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0476_[7] : 1'h0;
  assign _0477_ = \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in  : 8'hxx;
  assign _0456_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0477_ : 8'hxx;
  assign _0478_ = \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.addr  : 2'hx;
  assign _0455_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0478_ : 2'hx;
  assign _0479_ = \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.we  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.data_out  : _0475_;
  assign _0458_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0479_ : \cache_memory.n_ways_block[1].line2mem_block[7].BE_FE_block[0].cache_memory.data_out ;
  assign \cache_memory.replacement_policy_algorithm.onehot_bin.onehot  = _0480_ & (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:108" *) \cache_memory.replacement_policy_algorithm.mru_memory.r_data [0];
  assign _0480_ = ~ (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:108" *) \cache_memory.replacement_policy_algorithm.mru_memory.r_data [1];
  assign \cache_memory.replacement_policy_algorithm.way_select [0] = ~ (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:110" *) \cache_memory.replacement_policy_algorithm.mru_memory.r_data [0];
  assign _0481_ = \cache_memory.replacement_policy_algorithm.mru_memory.r_data  | (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:104" *) { \cache_memory.way_hit_encoder.onehot , \cache_memory.replacement_policy_algorithm.way_hit [0] };
  assign _0482_ = & (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:104" *) { _0481_[0], _0481_[1] };
  assign \cache_memory.replacement_policy_algorithm.mru_in  = _0482_ ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:104" *) { \cache_memory.way_hit_encoder.onehot , \cache_memory.replacement_policy_algorithm.way_hit [0] } : _0481_;
  assign _0518_ = _0484_[1] | _0486_[1];
  assign _0520_ = _0484_[1] | _0488_[1];
  assign _0522_ = _0484_[1] | _0490_[1];
  assign _0524_ = _0484_[1] | _0492_[1];
  assign _0503_ = { _0484_[1], _0484_[1] } & { _0483_[1], _0483_[1] };
  assign _0504_ = { _0484_[1], _0484_[1] } & _0493_;
  assign _0493_ = ~ { _0483_[1], _0483_[1] };
  assign _0505_ = { _0486_[1], _0486_[1] } & _0485_;
  assign _0509_ = { _0488_[1], _0488_[1] } & _0487_;
  assign _0512_ = { _0490_[1], _0490_[1] } & _0489_;
  assign _0515_ = { _0492_[1], _0492_[1] } & _0491_;
  assign _0506_ = { _0486_[1], _0486_[1] } & _0494_;
  assign _0494_ = ~ _0485_;
  assign _0510_ = { _0488_[1], _0488_[1] } & _0497_;
  assign _0497_ = ~ _0487_;
  assign _0513_ = { _0490_[1], _0490_[1] } & _0499_;
  assign _0499_ = ~ _0489_;
  assign _0516_ = { _0492_[1], _0492_[1] } & _0501_;
  assign _0501_ = ~ _0491_;
  assign _0507_ = _0503_ & _0495_;
  assign _0495_ = ~ _0504_;
  assign _0519_ = _0507_ | _0505_;
  assign _0521_ = _0507_ | _0509_;
  assign _0523_ = _0507_ | _0512_;
  assign _0525_ = _0507_ | _0515_;
  assign _0508_ = _0519_ & _0496_;
  assign _0496_ = ~ _0506_;
  assign _0511_ = _0521_ & _0498_;
  assign _0498_ = ~ _0510_;
  assign _0514_ = _0523_ & _0500_;
  assign _0500_ = ~ _0513_;
  assign _0517_ = _0525_ & _0502_;
  assign _0502_ = ~ _0516_;
  assign _0526_ = ! (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:31" *) \cache_memory.addr_reg [4:3];
  assign _0527_ = \cache_memory.addr_reg [4:3] == (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:31" *) 2'h1;
  assign _0528_ = \cache_memory.addr_reg [4:3] == (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:31" *) 2'h2;
  assign _0529_ = \cache_memory.addr_reg [4:3] == (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:31" *) 2'h3;
  assign \cache_memory.replacement_policy_algorithm.mru_memory.r_data  = \cache_memory.addr_reg [4] ? _0531_ : _0530_;
  assign _0530_ = \cache_memory.addr_reg [3] ? \cache_memory.replacement_policy_algorithm.mru_memory.reg_file[1]  : \cache_memory.replacement_policy_algorithm.mru_memory.reg_file[0] ;
  assign _0531_ = \cache_memory.addr_reg [3] ? \cache_memory.replacement_policy_algorithm.mru_memory.reg_file[3]  : \cache_memory.replacement_policy_algorithm.mru_memory.reg_file[2] ;
  assign _0532_ = _0518_ ? _0508_ : \cache_memory.replacement_policy_algorithm.mru_memory.reg_file[0] ;
  assign _0533_ = _0520_ ? _0511_ : \cache_memory.replacement_policy_algorithm.mru_memory.reg_file[1] ;
  assign _0534_ = _0522_ ? _0514_ : \cache_memory.replacement_policy_algorithm.mru_memory.reg_file[2] ;
  assign _0535_ = _0524_ ? _0517_ : \cache_memory.replacement_policy_algorithm.mru_memory.reg_file[3] ;
  always @(posedge clk)
      \cache_memory.replacement_policy_algorithm.mru_memory.reg_file[0]  <= _0532_;
  always @(posedge clk)
      \cache_memory.replacement_policy_algorithm.mru_memory.reg_file[1]  <= _0533_;
  always @(posedge clk)
      \cache_memory.replacement_policy_algorithm.mru_memory.reg_file[2]  <= _0534_;
  always @(posedge clk)
      \cache_memory.replacement_policy_algorithm.mru_memory.reg_file[3]  <= _0535_;
  assign _0536_[1] = _0529_ ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:31" *) 1'h1 : 1'h0;
  assign _0537_[1] = ready ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:30" *) _0536_[1] : 1'h0;
  assign _0492_[1] = \cache_memory.replacement_policy_algorithm.mru_memory.rst  ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:28" *) 1'h0 : _0537_[1];
  assign _0538_ = _0529_ ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:31" *) \cache_memory.replacement_policy_algorithm.mru_in  : 2'hx;
  assign _0539_ = ready ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:30" *) _0538_ : 2'hx;
  assign _0491_ = \cache_memory.replacement_policy_algorithm.mru_memory.rst  ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:28" *) 2'hx : _0539_;
  assign _0540_[1] = _0528_ ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:31" *) 1'h1 : 1'h0;
  assign _0541_[1] = ready ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:30" *) _0540_[1] : 1'h0;
  assign _0490_[1] = \cache_memory.replacement_policy_algorithm.mru_memory.rst  ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:28" *) 1'h0 : _0541_[1];
  assign _0542_ = _0528_ ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:31" *) \cache_memory.replacement_policy_algorithm.mru_in  : 2'hx;
  assign _0543_ = ready ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:30" *) _0542_ : 2'hx;
  assign _0489_ = \cache_memory.replacement_policy_algorithm.mru_memory.rst  ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:28" *) 2'hx : _0543_;
  assign _0544_[1] = _0527_ ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:31" *) 1'h1 : 1'h0;
  assign _0545_[1] = ready ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:30" *) _0544_[1] : 1'h0;
  assign _0488_[1] = \cache_memory.replacement_policy_algorithm.mru_memory.rst  ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:28" *) 1'h0 : _0545_[1];
  assign _0546_ = _0527_ ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:31" *) \cache_memory.replacement_policy_algorithm.mru_in  : 2'hx;
  assign _0547_ = ready ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:30" *) _0546_ : 2'hx;
  assign _0487_ = \cache_memory.replacement_policy_algorithm.mru_memory.rst  ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:28" *) 2'hx : _0547_;
  assign _0484_[1] = \cache_memory.replacement_policy_algorithm.mru_memory.rst  ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:28" *) 1'h1 : 1'h0;
  assign _0483_[1] = \cache_memory.replacement_policy_algorithm.mru_memory.rst  ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:28" *) 1'h0 : 1'hx;
  assign _0548_[1] = _0526_ ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:31" *) 1'h1 : 1'h0;
  assign _0549_[1] = ready ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:30" *) _0548_[1] : 1'h0;
  assign _0486_[1] = \cache_memory.replacement_policy_algorithm.mru_memory.rst  ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:28" *) 1'h0 : _0549_[1];
  assign _0550_ = _0526_ ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:31" *) \cache_memory.replacement_policy_algorithm.mru_in  : 2'hx;
  assign _0551_ = ready ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:30" *) _0550_ : 2'hx;
  assign _0485_ = \cache_memory.replacement_policy_algorithm.mru_memory.rst  ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:113|iob_sp_reg_file.v:28" *) 2'hx : _0551_;
  assign \cache_memory.replacement_policy_algorithm.onehot_bin.bin  = \cache_memory.replacement_policy_algorithm.onehot_bin.onehot  ? (* src = "iob-cache.v:153|cache-memory.v:324|replacement-policy.v:130|onehot-to-bin-encoder.v:21" *) 1'h1 : 1'h0;
  assign _0560_ = ~ _0552_[0];
  assign _0561_ = ~ _0552_[1];
  assign _0556_ = _0560_ & _0561_;
  assign _0557_ = _0552_[0] & _0561_;
  assign _0558_ = _0560_ & _0552_[1];
  assign _0559_ = _0552_[0] & _0552_[1];
  assign _0572_ = addr[4] ? _0563_ : _0562_;
  assign _0562_ = addr[3] ? \cache_memory.tag_mem_block[0].tag_memory.ram[1]  : \cache_memory.tag_mem_block[0].tag_memory.ram[0] ;
  assign _0563_ = addr[3] ? \cache_memory.tag_mem_block[0].tag_memory.ram[3]  : \cache_memory.tag_mem_block[0].tag_memory.ram[2] ;
  assign _0564_ = _0556_ & _0554_[2];
  assign _0565_ = _0557_ & _0554_[2];
  assign _0566_ = _0558_ & _0554_[2];
  assign _0567_ = _0559_ & _0554_[2];
  assign _0568_ = _0564_ ? _0553_ : \cache_memory.tag_mem_block[0].tag_memory.ram[0] ;
  assign _0569_ = _0565_ ? _0553_ : \cache_memory.tag_mem_block[0].tag_memory.ram[1] ;
  assign _0570_ = _0566_ ? _0553_ : \cache_memory.tag_mem_block[0].tag_memory.ram[2] ;
  assign _0571_ = _0567_ ? _0553_ : \cache_memory.tag_mem_block[0].tag_memory.ram[3] ;
  always @(posedge clk)
      \cache_memory.tag_mem_block[0].tag_memory.ram[0]  <= _0568_;
  always @(posedge clk)
      \cache_memory.tag_mem_block[0].tag_memory.ram[1]  <= _0569_;
  always @(posedge clk)
      \cache_memory.tag_mem_block[0].tag_memory.ram[2]  <= _0570_;
  always @(posedge clk)
      \cache_memory.tag_mem_block[0].tag_memory.ram[3]  <= _0571_;
  always @(posedge clk)
      \cache_memory.tag_mem_block[0].tag_memory.dout  <= _0555_;
  assign _0573_[2] = \cache_memory.tag_mem_block[0].tag_memory.we  ? (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0554_[2] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:31" *) _0573_[2] : 1'h0;
  assign _0574_ = \cache_memory.tag_mem_block[0].tag_memory.we  ? (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:32" *) \cache_memory.addr_reg [7:5] : 3'hx;
  assign _0553_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:31" *) _0574_ : 3'hx;
  assign _0575_ = \cache_memory.tag_mem_block[0].tag_memory.we  ? (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:32" *) addr[4:3] : 2'hx;
  assign _0552_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:31" *) _0575_ : 2'hx;
  assign _0576_ = \cache_memory.tag_mem_block[0].tag_memory.we  ? (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:32" *) \cache_memory.tag_mem_block[0].tag_memory.dout  : _0572_;
  assign _0555_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:31" *) _0576_ : \cache_memory.tag_mem_block[0].tag_memory.dout ;
  assign _0585_ = ~ _0577_[0];
  assign _0586_ = ~ _0577_[1];
  assign _0581_ = _0585_ & _0586_;
  assign _0582_ = _0577_[0] & _0586_;
  assign _0583_ = _0585_ & _0577_[1];
  assign _0584_ = _0577_[0] & _0577_[1];
  assign _0597_ = addr[4] ? _0588_ : _0587_;
  assign _0587_ = addr[3] ? \cache_memory.tag_mem_block[1].tag_memory.ram[1]  : \cache_memory.tag_mem_block[1].tag_memory.ram[0] ;
  assign _0588_ = addr[3] ? \cache_memory.tag_mem_block[1].tag_memory.ram[3]  : \cache_memory.tag_mem_block[1].tag_memory.ram[2] ;
  assign _0589_ = _0581_ & _0579_[2];
  assign _0590_ = _0582_ & _0579_[2];
  assign _0591_ = _0583_ & _0579_[2];
  assign _0592_ = _0584_ & _0579_[2];
  assign _0593_ = _0589_ ? _0578_ : \cache_memory.tag_mem_block[1].tag_memory.ram[0] ;
  assign _0594_ = _0590_ ? _0578_ : \cache_memory.tag_mem_block[1].tag_memory.ram[1] ;
  assign _0595_ = _0591_ ? _0578_ : \cache_memory.tag_mem_block[1].tag_memory.ram[2] ;
  assign _0596_ = _0592_ ? _0578_ : \cache_memory.tag_mem_block[1].tag_memory.ram[3] ;
  always @(posedge clk)
      \cache_memory.tag_mem_block[1].tag_memory.ram[0]  <= _0593_;
  always @(posedge clk)
      \cache_memory.tag_mem_block[1].tag_memory.ram[1]  <= _0594_;
  always @(posedge clk)
      \cache_memory.tag_mem_block[1].tag_memory.ram[2]  <= _0595_;
  always @(posedge clk)
      \cache_memory.tag_mem_block[1].tag_memory.ram[3]  <= _0596_;
  always @(posedge clk)
      \cache_memory.tag_mem_block[1].tag_memory.dout  <= _0580_;
  assign _0598_[2] = \cache_memory.tag_mem_block[1].tag_memory.we  ? (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0579_[2] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:31" *) _0598_[2] : 1'h0;
  assign _0599_ = \cache_memory.tag_mem_block[1].tag_memory.we  ? (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:32" *) \cache_memory.addr_reg [7:5] : 3'hx;
  assign _0578_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:31" *) _0599_ : 3'hx;
  assign _0600_ = \cache_memory.tag_mem_block[1].tag_memory.we  ? (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:32" *) addr[4:3] : 2'hx;
  assign _0577_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:31" *) _0600_ : 2'hx;
  assign _0601_ = \cache_memory.tag_mem_block[1].tag_memory.we  ? (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:32" *) \cache_memory.tag_mem_block[1].tag_memory.dout  : _0597_;
  assign _0580_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:153|cache-memory.v:300|iob_sp_ram.v:31" *) _0601_ : \cache_memory.tag_mem_block[1].tag_memory.dout ;
  assign \cache_memory.way_hit_bin  = \cache_memory.way_hit_encoder.onehot  ? (* src = "iob-cache.v:153|cache-memory.v:341|onehot-to-bin-encoder.v:21" *) 1'h1 : 1'h0;
  assign _0605_ = \cache_memory.write_throught_buffer.fifo_ocupancy  + (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:43" *) 32'd1;
  assign _0606_ = \cache_memory.write_throught_buffer.fifo_ram.w_en  & (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:42" *) _0610_;
  assign _0607_ = \cache_memory.write_throught_buffer.fifo_ram.r_en  & (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:48" *) _0611_;
  assign \cache_memory.write_throught_buffer.fifo_ram.w_en  = \cache_memory.write_throught_buffer.write_en  & (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:58" *) _0612_;
  assign \cache_memory.write_throught_buffer.fifo_ram.r_en  = \back_end.write_fsm.ready  & (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:70" *) _0613_;
  assign _0608_ = \cache_memory.write_throught_buffer.fifo_ocupancy  == (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:44" *) 32'd31;
  assign _0609_ = \cache_memory.write_throught_buffer.fifo_ocupancy  == (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:50" *) 32'd1;
  assign _0610_ = ! (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:42" *) \cache_memory.write_throught_buffer.fifo_ram.r_en ;
  assign _0611_ = ! (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:48" *) \cache_memory.write_throught_buffer.fifo_ram.w_en ;
  assign _0612_ = ~ (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:58" *) \cache_memory.buffer_full ;
  assign _0613_ = ~ (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:70" *) \cache_memory.buffer_empty ;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.write_throught_buffer.fifo_ocupancy  <= 32'd0;
    else
      \cache_memory.write_throught_buffer.fifo_ocupancy  <= _0603_;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.buffer_empty  <= 1'h1;
    else
      \cache_memory.buffer_empty  <= _0602_;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.buffer_full  <= 1'h0;
    else
      \cache_memory.buffer_full  <= _0604_;
  assign _0614_ = _0607_ ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:48" *) 1'h0 : \cache_memory.buffer_full ;
  assign _0615_ = _0608_ ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:44" *) 1'h1 : \cache_memory.buffer_full ;
  assign _0604_ = _0606_ ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:42" *) _0615_ : _0614_;
  assign _0616_ = _0609_ ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:50" *) 1'h1 : \cache_memory.buffer_empty ;
  assign _0617_ = _0607_ ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:48" *) _0616_ : \cache_memory.buffer_empty ;
  assign _0602_ = _0606_ ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:42" *) 1'h0 : _0617_;
  assign _0618_ = _0607_ ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:48" *) _0619_ : \cache_memory.write_throught_buffer.fifo_ocupancy ;
  assign _0603_ = _0606_ ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:42" *) _0605_ : _0618_;
  assign _0619_ = \cache_memory.write_throught_buffer.fifo_ocupancy  - (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:49" *) 32'd1;
  assign _0671_ = ~ _0620_[0];
  assign _0672_ = ~ _0620_[1];
  assign _0673_ = ~ _0620_[2];
  assign _0674_ = ~ _0620_[3];
  assign _0675_ = ~ _0620_[4];
  assign _0623_ = _0671_ & _0672_;
  assign _0624_ = _0674_ & _0675_;
  assign _0625_ = _0673_ & _0624_;
  assign _0626_ = _0623_ & _0625_;
  assign _0627_ = _0620_[0] & _0672_;
  assign _0628_ = _0627_ & _0625_;
  assign _0629_ = _0671_ & _0620_[1];
  assign _0630_ = _0629_ & _0625_;
  assign _0631_ = _0620_[0] & _0620_[1];
  assign _0632_ = _0631_ & _0625_;
  assign _0633_ = _0620_[2] & _0624_;
  assign _0634_ = _0623_ & _0633_;
  assign _0635_ = _0627_ & _0633_;
  assign _0636_ = _0629_ & _0633_;
  assign _0637_ = _0631_ & _0633_;
  assign _0638_ = _0620_[3] & _0675_;
  assign _0639_ = _0673_ & _0638_;
  assign _0640_ = _0623_ & _0639_;
  assign _0641_ = _0627_ & _0639_;
  assign _0642_ = _0629_ & _0639_;
  assign _0643_ = _0631_ & _0639_;
  assign _0644_ = _0620_[2] & _0638_;
  assign _0645_ = _0623_ & _0644_;
  assign _0646_ = _0627_ & _0644_;
  assign _0647_ = _0629_ & _0644_;
  assign _0648_ = _0631_ & _0644_;
  assign _0649_ = _0674_ & _0620_[4];
  assign _0650_ = _0673_ & _0649_;
  assign _0651_ = _0623_ & _0650_;
  assign _0652_ = _0627_ & _0650_;
  assign _0653_ = _0629_ & _0650_;
  assign _0654_ = _0631_ & _0650_;
  assign _0655_ = _0620_[2] & _0649_;
  assign _0656_ = _0623_ & _0655_;
  assign _0657_ = _0627_ & _0655_;
  assign _0658_ = _0629_ & _0655_;
  assign _0659_ = _0631_ & _0655_;
  assign _0660_ = _0620_[3] & _0620_[4];
  assign _0661_ = _0673_ & _0660_;
  assign _0662_ = _0623_ & _0661_;
  assign _0663_ = _0627_ & _0661_;
  assign _0664_ = _0629_ & _0661_;
  assign _0665_ = _0631_ & _0661_;
  assign _0666_ = _0620_[2] & _0660_;
  assign _0667_ = _0623_ & _0666_;
  assign _0668_ = _0627_ & _0666_;
  assign _0669_ = _0629_ & _0666_;
  assign _0670_ = _0631_ & _0666_;
  assign _0676_ = \cache_memory.write_throught_buffer.fifo_ram.r_en  ? _0707_ : \cache_memory.buffer_dout ;
  assign _0707_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [4] ? _0678_ : _0677_;
  assign _0677_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [3] ? _0680_ : _0679_;
  assign _0678_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [3] ? _0682_ : _0681_;
  assign _0679_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [2] ? _0684_ : _0683_;
  assign _0680_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [2] ? _0686_ : _0685_;
  assign _0681_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [2] ? _0688_ : _0687_;
  assign _0682_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [2] ? _0690_ : _0689_;
  assign _0683_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [1] ? _0692_ : _0691_;
  assign _0684_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [1] ? _0694_ : _0693_;
  assign _0685_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [1] ? _0696_ : _0695_;
  assign _0686_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [1] ? _0698_ : _0697_;
  assign _0687_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [1] ? _0700_ : _0699_;
  assign _0688_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [1] ? _0702_ : _0701_;
  assign _0689_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [1] ? _0704_ : _0703_;
  assign _0690_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [1] ? _0706_ : _0705_;
  assign _0691_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.write_throught_buffer.fifo_ram.mem[1]  : \cache_memory.write_throught_buffer.fifo_ram.mem[0] ;
  assign _0701_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.write_throught_buffer.fifo_ram.mem[21]  : \cache_memory.write_throught_buffer.fifo_ram.mem[20] ;
  assign _0702_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.write_throught_buffer.fifo_ram.mem[23]  : \cache_memory.write_throught_buffer.fifo_ram.mem[22] ;
  assign _0703_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.write_throught_buffer.fifo_ram.mem[25]  : \cache_memory.write_throught_buffer.fifo_ram.mem[24] ;
  assign _0704_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.write_throught_buffer.fifo_ram.mem[27]  : \cache_memory.write_throught_buffer.fifo_ram.mem[26] ;
  assign _0705_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.write_throught_buffer.fifo_ram.mem[29]  : \cache_memory.write_throught_buffer.fifo_ram.mem[28] ;
  assign _0706_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.write_throught_buffer.fifo_ram.mem[31]  : \cache_memory.write_throught_buffer.fifo_ram.mem[30] ;
  assign _0692_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.write_throught_buffer.fifo_ram.mem[3]  : \cache_memory.write_throught_buffer.fifo_ram.mem[2] ;
  assign _0693_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.write_throught_buffer.fifo_ram.mem[5]  : \cache_memory.write_throught_buffer.fifo_ram.mem[4] ;
  assign _0694_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.write_throught_buffer.fifo_ram.mem[7]  : \cache_memory.write_throught_buffer.fifo_ram.mem[6] ;
  assign _0695_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.write_throught_buffer.fifo_ram.mem[9]  : \cache_memory.write_throught_buffer.fifo_ram.mem[8] ;
  assign _0696_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.write_throught_buffer.fifo_ram.mem[11]  : \cache_memory.write_throught_buffer.fifo_ram.mem[10] ;
  assign _0697_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.write_throught_buffer.fifo_ram.mem[13]  : \cache_memory.write_throught_buffer.fifo_ram.mem[12] ;
  assign _0698_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.write_throught_buffer.fifo_ram.mem[15]  : \cache_memory.write_throught_buffer.fifo_ram.mem[14] ;
  assign _0699_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.write_throught_buffer.fifo_ram.mem[17]  : \cache_memory.write_throught_buffer.fifo_ram.mem[16] ;
  assign _0700_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr [0] ? \cache_memory.write_throught_buffer.fifo_ram.mem[19]  : \cache_memory.write_throught_buffer.fifo_ram.mem[18] ;
  always @(posedge clk)
      \cache_memory.buffer_dout  <= _0676_;
  assign _0708_ = _0626_ & _0622_[16];
  assign _0709_ = _0642_ & _0622_[16];
  assign _0710_ = _0643_ & _0622_[16];
  assign _0711_ = _0645_ & _0622_[16];
  assign _0712_ = _0646_ & _0622_[16];
  assign _0713_ = _0647_ & _0622_[16];
  assign _0714_ = _0648_ & _0622_[16];
  assign _0715_ = _0651_ & _0622_[16];
  assign _0716_ = _0652_ & _0622_[16];
  assign _0717_ = _0653_ & _0622_[16];
  assign _0718_ = _0654_ & _0622_[16];
  assign _0719_ = _0628_ & _0622_[16];
  assign _0720_ = _0656_ & _0622_[16];
  assign _0721_ = _0657_ & _0622_[16];
  assign _0722_ = _0658_ & _0622_[16];
  assign _0723_ = _0659_ & _0622_[16];
  assign _0724_ = _0662_ & _0622_[16];
  assign _0725_ = _0663_ & _0622_[16];
  assign _0726_ = _0664_ & _0622_[16];
  assign _0727_ = _0665_ & _0622_[16];
  assign _0728_ = _0667_ & _0622_[16];
  assign _0729_ = _0668_ & _0622_[16];
  assign _0730_ = _0630_ & _0622_[16];
  assign _0731_ = _0669_ & _0622_[16];
  assign _0732_ = _0670_ & _0622_[16];
  assign _0733_ = _0632_ & _0622_[16];
  assign _0734_ = _0634_ & _0622_[16];
  assign _0735_ = _0635_ & _0622_[16];
  assign _0736_ = _0636_ & _0622_[16];
  assign _0737_ = _0637_ & _0622_[16];
  assign _0738_ = _0640_ & _0622_[16];
  assign _0739_ = _0641_ & _0622_[16];
  assign _0740_ = _0708_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[0] ;
  assign _0741_ = _0709_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[10] ;
  assign _0742_ = _0710_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[11] ;
  assign _0743_ = _0711_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[12] ;
  assign _0744_ = _0712_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[13] ;
  assign _0745_ = _0713_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[14] ;
  assign _0746_ = _0714_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[15] ;
  assign _0747_ = _0715_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[16] ;
  assign _0748_ = _0716_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[17] ;
  assign _0749_ = _0717_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[18] ;
  assign _0750_ = _0718_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[19] ;
  assign _0751_ = _0719_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[1] ;
  assign _0752_ = _0720_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[20] ;
  assign _0753_ = _0721_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[21] ;
  assign _0754_ = _0722_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[22] ;
  assign _0755_ = _0723_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[23] ;
  assign _0756_ = _0724_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[24] ;
  assign _0757_ = _0725_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[25] ;
  assign _0758_ = _0726_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[26] ;
  assign _0759_ = _0727_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[27] ;
  assign _0760_ = _0728_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[28] ;
  assign _0761_ = _0729_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[29] ;
  assign _0762_ = _0730_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[2] ;
  assign _0763_ = _0731_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[30] ;
  assign _0764_ = _0732_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[31] ;
  assign _0765_ = _0733_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[3] ;
  assign _0766_ = _0734_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[4] ;
  assign _0767_ = _0735_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[5] ;
  assign _0768_ = _0736_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[6] ;
  assign _0769_ = _0737_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[7] ;
  assign _0770_ = _0738_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[8] ;
  assign _0771_ = _0739_ ? _0621_ : \cache_memory.write_throught_buffer.fifo_ram.mem[9] ;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[0]  <= _0740_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[10]  <= _0741_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[11]  <= _0742_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[12]  <= _0743_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[13]  <= _0744_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[14]  <= _0745_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[15]  <= _0746_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[16]  <= _0747_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[17]  <= _0748_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[18]  <= _0749_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[19]  <= _0750_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[1]  <= _0751_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[20]  <= _0752_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[21]  <= _0753_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[22]  <= _0754_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[23]  <= _0755_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[24]  <= _0756_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[25]  <= _0757_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[26]  <= _0758_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[27]  <= _0759_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[28]  <= _0760_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[29]  <= _0761_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[2]  <= _0762_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[30]  <= _0763_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[31]  <= _0764_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[3]  <= _0765_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[4]  <= _0766_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[5]  <= _0767_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[6]  <= _0768_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[7]  <= _0769_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[8]  <= _0770_;
  always @(posedge clk)
      \cache_memory.write_throught_buffer.fifo_ram.mem[9]  <= _0771_;
  assign _0622_[16] = \cache_memory.write_throught_buffer.fifo_ram.w_en  ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:82|iob_2p_ram.v:28" *) 1'h1 : 1'h0;
  assign _0621_ = \cache_memory.write_throught_buffer.fifo_ram.w_en  ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:82|iob_2p_ram.v:28" *) { \cache_memory.addr_reg , \cache_memory.wdata_reg , \cache_memory.wstrb_reg  } : 17'hxxxxx;
  assign _0620_ = \cache_memory.write_throught_buffer.fifo_ram.w_en  ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:82|iob_2p_ram.v:28" *) \cache_memory.write_throught_buffer.fifo_ram.w_addr  : 5'hxx;
  assign _0773_ = \cache_memory.write_throught_buffer.fifo_ram.r_addr  + (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:73|bin_counter.v:15" *) 1'h1;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.write_throught_buffer.fifo_ram.r_addr  <= 5'h00;
    else
      \cache_memory.write_throught_buffer.fifo_ram.r_addr  <= _0772_;
  assign _0772_ = \cache_memory.write_throught_buffer.fifo_ram.r_en  ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:73|bin_counter.v:14" *) _0773_ : \cache_memory.write_throught_buffer.fifo_ram.r_addr ;
  assign _0775_ = \cache_memory.write_throught_buffer.fifo_ram.w_addr  + (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:61|bin_counter.v:15" *) 1'h1;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.write_throught_buffer.fifo_ram.w_addr  <= 5'h00;
    else
      \cache_memory.write_throught_buffer.fifo_ram.w_addr  <= _0774_;
  assign _0774_ = \cache_memory.write_throught_buffer.fifo_ram.w_en  ? (* src = "iob-cache.v:153|cache-memory.v:107|iob_sync_fifo.v:61|bin_counter.v:14" *) _0775_ : \cache_memory.write_throught_buffer.fifo_ram.w_addr ;
  assign \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  = valid | (* src = "iob-cache.v:115|front-end.v:125" *) \cache_memory.valid_reg ;
  always @(posedge clk)
      debug <= _0776_;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.valid_reg  <= 1'h0;
    else
      \cache_memory.valid_reg  <= valid;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.addr_reg  <= 8'h00;
    else
      \cache_memory.addr_reg  <= addr;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.wdata_reg  <= 8'h00;
    else
      \cache_memory.wdata_reg  <= wdata;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.wstrb_reg  <= 1'h0;
    else
      \cache_memory.wstrb_reg  <= wstrb;
  assign _0777_[1] = wstrb ? (* src = "iob-cache.v:115|front-end.v:137" *) 1'hx : 1'h0;
  assign _0776_ = ready ? (* src = "iob-cache.v:115|front-end.v:136" *) { _0777_[1], _0777_[1] } : debug;
  assign force_inv_out = 1'h0;
  assign mem_wdata = \cache_memory.buffer_dout [8:1];

//   always @(*) begin
//     if (front_end_data_ready) begin
//        $display("%b", front_end_addr);
//         $display("%b", front_end_data_rdata);
//         $display("%b", front_end_wstrb);
//       if (!front_end_wstrb) begin
//        $display("kkkk");
//         if (front_end_addr  == 14'h1234 && front_end_data_rdata  ==  32'hDEADBEEF ) begin
//           // front_end_debug <= 2'b11;
//           $display("FOUND");
//         end
        
//       end
//     end
//   end

endmodule
