--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml stopwatch.twx stopwatch.ncd -o stopwatch.twr stopwatch.pcf
-ucf nexys3.ucf

Design file:              stopwatch.ncd
Physical constraint file: stopwatch.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2002 paths analyzed, 339 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.049ns.
--------------------------------------------------------------------------------

Paths for end point seconds/val_2 (SLICE_X20Y17.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ck/twohz (FF)
  Destination:          seconds/val_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.998ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.339 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ck/twohz to seconds/val_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.CQ      Tcko                  0.391   ck/twohz
                                                       ck/twohz
    SLICE_X16Y30.C1      net (fanout=3)        0.617   ck/twohz
    SLICE_X16Y30.C       Tilo                  0.205   ck/onehz
                                                       Mmux_clockSec11
    SLICE_X21Y17.B3      net (fanout=4)        1.769   clockSec
    SLICE_X21Y17.B       Tilo                  0.259   seconds/val<5>
                                                       seconds/Reset_OR_DriverANDClockEnable1
    SLICE_X20Y17.SR      net (fanout=2)        0.302   seconds/Reset_OR_DriverANDClockEnable
    SLICE_X20Y17.CLK     Tsrck                 0.455   seconds/val<4>
                                                       seconds/val_2
    -------------------------------------------------  ---------------------------
    Total                                      3.998ns (1.310ns logic, 2.688ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ck/onehz (FF)
  Destination:          seconds/val_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.734ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.339 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ck/onehz to seconds/val_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.AQ      Tcko                  0.408   ck/onehz
                                                       ck/onehz
    SLICE_X16Y30.C3      net (fanout=4)        0.336   ck/onehz
    SLICE_X16Y30.C       Tilo                  0.205   ck/onehz
                                                       Mmux_clockSec11
    SLICE_X21Y17.B3      net (fanout=4)        1.769   clockSec
    SLICE_X21Y17.B       Tilo                  0.259   seconds/val<5>
                                                       seconds/Reset_OR_DriverANDClockEnable1
    SLICE_X20Y17.SR      net (fanout=2)        0.302   seconds/Reset_OR_DriverANDClockEnable
    SLICE_X20Y17.CLK     Tsrck                 0.455   seconds/val<4>
                                                       seconds/val_2
    -------------------------------------------------  ---------------------------
    Total                                      3.734ns (1.327ns logic, 2.407ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seconds/val_1 (FF)
  Destination:          seconds/val_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.193ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seconds/val_1 to seconds/val_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.BMUX    Tshcko                0.455   seconds/val<4>
                                                       seconds/val_1
    SLICE_X21Y17.A1      net (fanout=8)        1.339   seconds/val<1>
    SLICE_X21Y17.A       Tilo                  0.259   seconds/val<5>
                                                       seconds/GND_3_o_GND_3_o_equal_8_o<5>1
    SLICE_X21Y17.B6      net (fanout=2)        0.124   seconds/GND_3_o_GND_3_o_equal_8_o
    SLICE_X21Y17.B       Tilo                  0.259   seconds/val<5>
                                                       seconds/Reset_OR_DriverANDClockEnable1
    SLICE_X20Y17.SR      net (fanout=2)        0.302   seconds/Reset_OR_DriverANDClockEnable
    SLICE_X20Y17.CLK     Tsrck                 0.455   seconds/val<4>
                                                       seconds/val_2
    -------------------------------------------------  ---------------------------
    Total                                      3.193ns (1.428ns logic, 1.765ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point seconds/val_5 (SLICE_X21Y17.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ck/twohz (FF)
  Destination:          seconds/val_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.989ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.339 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ck/twohz to seconds/val_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.CQ      Tcko                  0.391   ck/twohz
                                                       ck/twohz
    SLICE_X16Y30.C1      net (fanout=3)        0.617   ck/twohz
    SLICE_X16Y30.C       Tilo                  0.205   ck/onehz
                                                       Mmux_clockSec11
    SLICE_X21Y17.B3      net (fanout=4)        1.769   clockSec
    SLICE_X21Y17.B       Tilo                  0.259   seconds/val<5>
                                                       seconds/Reset_OR_DriverANDClockEnable1
    SLICE_X21Y17.SR      net (fanout=2)        0.302   seconds/Reset_OR_DriverANDClockEnable
    SLICE_X21Y17.CLK     Tsrck                 0.446   seconds/val<5>
                                                       seconds/val_5
    -------------------------------------------------  ---------------------------
    Total                                      3.989ns (1.301ns logic, 2.688ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ck/onehz (FF)
  Destination:          seconds/val_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.725ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.339 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ck/onehz to seconds/val_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.AQ      Tcko                  0.408   ck/onehz
                                                       ck/onehz
    SLICE_X16Y30.C3      net (fanout=4)        0.336   ck/onehz
    SLICE_X16Y30.C       Tilo                  0.205   ck/onehz
                                                       Mmux_clockSec11
    SLICE_X21Y17.B3      net (fanout=4)        1.769   clockSec
    SLICE_X21Y17.B       Tilo                  0.259   seconds/val<5>
                                                       seconds/Reset_OR_DriverANDClockEnable1
    SLICE_X21Y17.SR      net (fanout=2)        0.302   seconds/Reset_OR_DriverANDClockEnable
    SLICE_X21Y17.CLK     Tsrck                 0.446   seconds/val<5>
                                                       seconds/val_5
    -------------------------------------------------  ---------------------------
    Total                                      3.725ns (1.318ns logic, 2.407ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seconds/val_1 (FF)
  Destination:          seconds/val_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.184ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seconds/val_1 to seconds/val_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.BMUX    Tshcko                0.455   seconds/val<4>
                                                       seconds/val_1
    SLICE_X21Y17.A1      net (fanout=8)        1.339   seconds/val<1>
    SLICE_X21Y17.A       Tilo                  0.259   seconds/val<5>
                                                       seconds/GND_3_o_GND_3_o_equal_8_o<5>1
    SLICE_X21Y17.B6      net (fanout=2)        0.124   seconds/GND_3_o_GND_3_o_equal_8_o
    SLICE_X21Y17.B       Tilo                  0.259   seconds/val<5>
                                                       seconds/Reset_OR_DriverANDClockEnable1
    SLICE_X21Y17.SR      net (fanout=2)        0.302   seconds/Reset_OR_DriverANDClockEnable
    SLICE_X21Y17.CLK     Tsrck                 0.446   seconds/val<5>
                                                       seconds/val_5
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (1.419ns logic, 1.765ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point seconds/val_0 (SLICE_X20Y17.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ck/twohz (FF)
  Destination:          seconds/val_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.987ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.339 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ck/twohz to seconds/val_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.CQ      Tcko                  0.391   ck/twohz
                                                       ck/twohz
    SLICE_X16Y30.C1      net (fanout=3)        0.617   ck/twohz
    SLICE_X16Y30.C       Tilo                  0.205   ck/onehz
                                                       Mmux_clockSec11
    SLICE_X21Y17.B3      net (fanout=4)        1.769   clockSec
    SLICE_X21Y17.B       Tilo                  0.259   seconds/val<5>
                                                       seconds/Reset_OR_DriverANDClockEnable1
    SLICE_X20Y17.SR      net (fanout=2)        0.302   seconds/Reset_OR_DriverANDClockEnable
    SLICE_X20Y17.CLK     Tsrck                 0.444   seconds/val<4>
                                                       seconds/val_0
    -------------------------------------------------  ---------------------------
    Total                                      3.987ns (1.299ns logic, 2.688ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ck/onehz (FF)
  Destination:          seconds/val_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.723ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.339 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ck/onehz to seconds/val_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.AQ      Tcko                  0.408   ck/onehz
                                                       ck/onehz
    SLICE_X16Y30.C3      net (fanout=4)        0.336   ck/onehz
    SLICE_X16Y30.C       Tilo                  0.205   ck/onehz
                                                       Mmux_clockSec11
    SLICE_X21Y17.B3      net (fanout=4)        1.769   clockSec
    SLICE_X21Y17.B       Tilo                  0.259   seconds/val<5>
                                                       seconds/Reset_OR_DriverANDClockEnable1
    SLICE_X20Y17.SR      net (fanout=2)        0.302   seconds/Reset_OR_DriverANDClockEnable
    SLICE_X20Y17.CLK     Tsrck                 0.444   seconds/val<4>
                                                       seconds/val_0
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (1.316ns logic, 2.407ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seconds/val_1 (FF)
  Destination:          seconds/val_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.182ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seconds/val_1 to seconds/val_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.BMUX    Tshcko                0.455   seconds/val<4>
                                                       seconds/val_1
    SLICE_X21Y17.A1      net (fanout=8)        1.339   seconds/val<1>
    SLICE_X21Y17.A       Tilo                  0.259   seconds/val<5>
                                                       seconds/GND_3_o_GND_3_o_equal_8_o<5>1
    SLICE_X21Y17.B6      net (fanout=2)        0.124   seconds/GND_3_o_GND_3_o_equal_8_o
    SLICE_X21Y17.B       Tilo                  0.259   seconds/val<5>
                                                       seconds/Reset_OR_DriverANDClockEnable1
    SLICE_X20Y17.SR      net (fanout=2)        0.302   seconds/Reset_OR_DriverANDClockEnable
    SLICE_X20Y17.CLK     Tsrck                 0.444   seconds/val<4>
                                                       seconds/val_0
    -------------------------------------------------  ---------------------------
    Total                                      3.182ns (1.417ns logic, 1.765ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point seconds/val_0 (SLICE_X20Y17.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seconds/val_0 (FF)
  Destination:          seconds/val_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seconds/val_0 to seconds/val_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.AQ      Tcko                  0.200   seconds/val<4>
                                                       seconds/val_0
    SLICE_X20Y17.A6      net (fanout=7)        0.037   seconds/val<0>
    SLICE_X20Y17.CLK     Tah         (-Th)    -0.190   seconds/val<4>
                                                       seconds/Mmux_val[5]_GND_3_o_mux_10_OUT_rs_xor<0>11_INV_0
                                                       seconds/val_0
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.390ns logic, 0.037ns route)
                                                       (91.3% logic, 8.7% route)

--------------------------------------------------------------------------------

Paths for end point ck/twohzcounter_14 (SLICE_X13Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ck/twohzcounter_14 (FF)
  Destination:          ck/twohzcounter_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ck/twohzcounter_14 to ck/twohzcounter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.AQ      Tcko                  0.198   ck/twohzcounter<17>
                                                       ck/twohzcounter_14
    SLICE_X13Y33.A6      net (fanout=3)        0.022   ck/twohzcounter<14>
    SLICE_X13Y33.CLK     Tah         (-Th)    -0.215   ck/twohzcounter<17>
                                                       ck/twohzcounter_14_rstpot
                                                       ck/twohzcounter_14
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point ck/onehzcounter (SLICE_X15Y32.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ck/onehzcounter (FF)
  Destination:          ck/onehzcounter (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ck/onehzcounter to ck/onehzcounter
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.AQ      Tcko                  0.198   ck/onehzcounter
                                                       ck/onehzcounter
    SLICE_X15Y32.A6      net (fanout=2)        0.026   ck/onehzcounter
    SLICE_X15Y32.CLK     Tah         (-Th)    -0.215   ck/onehzcounter
                                                       ck/onehzcounter_rstpot1
                                                       ck/onehzcounter
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: ck/onehz/CLK
  Logical resource: ck/onehz/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: seconds/val<4>/CLK
  Logical resource: seconds/val_0/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.049|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2002 paths, 0 nets, and 473 connections

Design statistics:
   Minimum period:   4.049ns{1}   (Maximum frequency: 246.975MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 13 11:56:04 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 215 MB



