<dec f='llvm/llvm/lib/Target/ARM/Thumb2InstrInfo.h' l='78' type='ARMCC::CondCodes llvm::getITInstrPredicate(const llvm::MachineInstr &amp; MI, llvm::Register &amp; PredReg)'/>
<use f='llvm/llvm/lib/Target/ARM/ARMConstantIslandPass.cpp' l='1412' u='c' c='_ZN12_GLOBAL__N_118ARMConstantIslands14createNewWaterEjjRPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMConstantIslandPass.cpp' l='1456' u='c' c='_ZN12_GLOBAL__N_118ARMConstantIslands14createNewWaterEjjRPN4llvm17MachineBasicBlockE'/>
<doc f='llvm/llvm/lib/Target/ARM/Thumb2InstrInfo.h' l='75'>/// getITInstrPredicate - Valid only in Thumb2 mode. This function is identical
/// to llvm::getInstrPredicate except it returns AL for conditional branch
/// instructions which are &quot;predicated&quot;, but are not in IT blocks.</doc>
<use f='llvm/llvm/lib/Target/ARM/Thumb2ITBlockPass.cpp' l='187' u='c' c='_ZN12_GLOBAL__N_113Thumb2ITBlock20MoveCopyOutOfITBlockEPN4llvm12MachineInstrENS1_5ARMCC9CondCodesES5_RNS1_8SmallSetIjLj4ESt4lessIjEEESA_'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2ITBlockPass.cpp' l='203' u='c' c='_ZN12_GLOBAL__N_113Thumb2ITBlock20InsertITInstructionsERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2ITBlockPass.cpp' l='243' u='c' c='_ZN12_GLOBAL__N_113Thumb2ITBlock20InsertITInstructionsERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp' l='124' u='c' c='_ZNK4llvm15Thumb2InstrInfo19isLegalToSplitMBBAtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<def f='llvm/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp' l='755' ll='761' type='ARMCC::CondCodes llvm::getITInstrPredicate(const llvm::MachineInstr &amp; MI, llvm::Register &amp; PredReg)'/>
