{
 "Device" : "GW5AST-138B",
 "Files" : [
  {
   "Path" : "/n9k/share/gwsw/sw_pub/swfiles/changhui/IntranetPool/SWQA/IDEtest/exampleProject/project/20240925/examplePrj/jesd204b_demo/src/dds/cos_sin_table.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/n9k/share/gwsw/sw_pub/swfiles/changhui/IntranetPool/SWQA/IDEtest/exampleProject/project/20240925/examplePrj/jesd204b_demo/src/gowin_pll/gowin_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/n9k/share/gwsw/sw_pub/swfiles/changhui/IntranetPool/SWQA/IDEtest/exampleProject/project/20240925/examplePrj/jesd204b_demo/src/serdes/jesd204b/jesd204b.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/n9k/share/gwsw/sw_pub/swfiles/changhui/IntranetPool/SWQA/IDEtest/exampleProject/project/20240925/examplePrj/jesd204b_demo/src/serdes/serdes.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/n9k/share/gwsw/sw_pub/swfiles/changhui/IntranetPool/SWQA/IDEtest/exampleProject/project/20240925/examplePrj/jesd204b_demo/src/sysreg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/n9k/share/gwsw/sw_pub/swfiles/changhui/IntranetPool/SWQA/IDEtest/exampleProject/project/20240925/examplePrj/jesd204b_demo/src/top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/n9k/share/gwsw/sw_pub/swfiles/changhui/IntranetPool/SWQA/IDEtest/exampleProject/project/20240925/examplePrj/jesd204b_demo/src/uart_to_bus/uart_to_bus.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "/n9k/share/gwsw/sw_pub/swfiles/changhui/IntranetPool/SWQA/IDEtest/exampleProject/project/20240925/examplePrj/jesd204b_demo/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}