// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition"

// DATE "10/31/2018 10:11:29"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for Active-HDL (Verilog) only
// 

`timescale 1 ps/ 1 ps

module sdr_tx_top (
	clk_50MHZ,
	push_btn1,
	push_btn2,
	push_btn3,
	uart_rx,
	uart_tx,
	FPGA_LED0,
	FPGA_LED1,
	FPGA_LED2,
	FPGA_LED3,
	FPGA_LED4,
	FPGA_LED5,
	FPGA_LED6,
	FPGA_LED7,
	SDR_tx,
	T_TEST1,
	T_TEST2);
input 	clk_50MHZ;
input 	push_btn1;
input 	push_btn2;
input 	push_btn3;
input 	uart_rx;
output 	uart_tx;
output 	FPGA_LED0;
output 	FPGA_LED1;
output 	FPGA_LED2;
output 	FPGA_LED3;
output 	FPGA_LED4;
output 	FPGA_LED5;
output 	FPGA_LED6;
output 	FPGA_LED7;
output 	SDR_tx;
output 	T_TEST1;
output 	T_TEST2;

// Design Ports Information
// uart_tx	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// FPGA_LED0	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// FPGA_LED1	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// FPGA_LED2	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// FPGA_LED3	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// FPGA_LED4	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// FPGA_LED5	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// FPGA_LED6	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// FPGA_LED7	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDR_tx	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// T_TEST1	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// T_TEST2	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// uart_rx	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// push_btn2	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// push_btn1	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// push_btn3	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// clk_50MHZ	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("sdr_tx_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk_50MHZ~input_o ;
wire \pll3_inst1|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \u1|reg_adr_rom[0]~16_combout ;
wire \u1|LessThan0~0_combout ;
wire \u1|LessThan0~1_combout ;
wire \u1|LessThan0~2_combout ;
wire \u1|LessThan0~3_combout ;
wire \u1|reg_adr_rom[13]~43 ;
wire \u1|reg_adr_rom[14]~44_combout ;
wire \db1|PB_cnt[0]~16_combout ;
wire \db1|PB_sync_0~0_combout ;
wire \db1|PB_sync_0~q ;
wire \db1|PB_sync_1~q ;
wire \db1|comb~0_combout ;
wire \db1|PB_cnt[0]~17 ;
wire \db1|PB_cnt[1]~18_combout ;
wire \db1|PB_cnt[1]~19 ;
wire \db1|PB_cnt[2]~20_combout ;
wire \db1|PB_cnt[2]~21 ;
wire \db1|PB_cnt[3]~22_combout ;
wire \db1|PB_cnt[3]~23 ;
wire \db1|PB_cnt[4]~24_combout ;
wire \db1|PB_cnt[4]~25 ;
wire \db1|PB_cnt[5]~26_combout ;
wire \db1|PB_cnt[5]~27 ;
wire \db1|PB_cnt[6]~28_combout ;
wire \db1|PB_cnt[6]~29 ;
wire \db1|PB_cnt[7]~30_combout ;
wire \db1|PB_cnt[7]~31 ;
wire \db1|PB_cnt[8]~32_combout ;
wire \db1|PB_cnt[8]~33 ;
wire \db1|PB_cnt[9]~34_combout ;
wire \db1|PB_state~2_combout ;
wire \db1|PB_state~1_combout ;
wire \db1|PB_cnt[9]~35 ;
wire \db1|PB_cnt[10]~36_combout ;
wire \db1|PB_cnt[10]~37 ;
wire \db1|PB_cnt[11]~38_combout ;
wire \db1|PB_cnt[11]~39 ;
wire \db1|PB_cnt[12]~40_combout ;
wire \db1|PB_cnt[12]~41 ;
wire \db1|PB_cnt[13]~42_combout ;
wire \db1|PB_state~3_combout ;
wire \db1|PB_state~0_combout ;
wire \db1|PB_state~4_combout ;
wire \db1|PB_cnt[13]~43 ;
wire \db1|PB_cnt[14]~44_combout ;
wire \db1|PB_cnt[14]~45 ;
wire \db1|PB_cnt[15]~46_combout ;
wire \db1|PB_state~5_combout ;
wire \db1|PB_state~q ;
wire \u1|front2[0]~feeder_combout ;
wire \u1|front2[1]~feeder_combout ;
wire \u1|front2[2]~feeder_combout ;
wire \u1|front2[3]~feeder_combout ;
wire \u1|speed~0_combout ;
wire \u1|speed~q ;
wire \u1|sampl_speed[0]~0_combout ;
wire \u1|accum[0]~32_combout ;
wire \u1|accum[0]~33 ;
wire \u1|accum[1]~34_combout ;
wire \u1|accum[1]~35 ;
wire \u1|accum[2]~36_combout ;
wire \u1|accum[2]~37 ;
wire \u1|accum[3]~38_combout ;
wire \u1|accum[3]~39 ;
wire \u1|accum[4]~40_combout ;
wire \u1|accum[4]~41 ;
wire \u1|accum[5]~42_combout ;
wire \u1|accum[5]~43 ;
wire \u1|accum[6]~44_combout ;
wire \u1|accum[6]~45 ;
wire \u1|accum[7]~46_combout ;
wire \u1|accum[7]~47 ;
wire \u1|accum[8]~48_combout ;
wire \u1|accum[8]~49 ;
wire \u1|accum[9]~50_combout ;
wire \u1|accum[9]~51 ;
wire \u1|accum[10]~52_combout ;
wire \u1|accum[10]~53 ;
wire \u1|accum[11]~54_combout ;
wire \u1|accum[11]~55 ;
wire \u1|accum[12]~56_combout ;
wire \u1|accum[12]~57 ;
wire \u1|accum[13]~58_combout ;
wire \u1|accum[13]~59 ;
wire \u1|accum[14]~60_combout ;
wire \u1|accum[14]~61 ;
wire \u1|accum[15]~62_combout ;
wire \u1|accum[15]~63 ;
wire \u1|accum[16]~64_combout ;
wire \u1|accum[16]~65 ;
wire \u1|accum[17]~66_combout ;
wire \u1|accum[17]~67 ;
wire \u1|accum[18]~68_combout ;
wire \u1|accum[18]~69 ;
wire \u1|accum[19]~70_combout ;
wire \u1|accum[19]~71 ;
wire \u1|accum[20]~72_combout ;
wire \u1|accum[20]~73 ;
wire \u1|accum[21]~74_combout ;
wire \u1|accum[21]~75 ;
wire \u1|accum[22]~76_combout ;
wire \u1|accum[22]~77 ;
wire \u1|accum[23]~78_combout ;
wire \u1|accum[23]~79 ;
wire \u1|accum[24]~80_combout ;
wire \u1|accum[24]~81 ;
wire \u1|accum[25]~82_combout ;
wire \u1|accum[25]~83 ;
wire \u1|accum[26]~84_combout ;
wire \u1|accum[26]~85 ;
wire \u1|accum[27]~86_combout ;
wire \u1|accum[27]~87 ;
wire \u1|accum[28]~88_combout ;
wire \u1|accum[28]~89 ;
wire \u1|accum[29]~90_combout ;
wire \u1|accum[29]~91 ;
wire \u1|accum[30]~92_combout ;
wire \u1|accum[30]~93 ;
wire \u1|accum[31]~94_combout ;
wire \u1|front1[1]~feeder_combout ;
wire \u1|Equal1~0_combout ;
wire \u1|reg_adr_rom[14]~45 ;
wire \u1|reg_adr_rom[15]~46_combout ;
wire \u1|LessThan0~4_combout ;
wire \u1|reg_adr_rom[0]~17 ;
wire \u1|reg_adr_rom[1]~18_combout ;
wire \u1|reg_adr_rom[1]~19 ;
wire \u1|reg_adr_rom[2]~20_combout ;
wire \u1|reg_adr_rom[2]~21 ;
wire \u1|reg_adr_rom[3]~22_combout ;
wire \u1|reg_adr_rom[3]~23 ;
wire \u1|reg_adr_rom[4]~24_combout ;
wire \u1|reg_adr_rom[4]~25 ;
wire \u1|reg_adr_rom[5]~26_combout ;
wire \u1|reg_adr_rom[5]~27 ;
wire \u1|reg_adr_rom[6]~28_combout ;
wire \u1|reg_adr_rom[6]~29 ;
wire \u1|reg_adr_rom[7]~30_combout ;
wire \u1|reg_adr_rom[7]~31 ;
wire \u1|reg_adr_rom[8]~32_combout ;
wire \u1|reg_adr_rom[8]~33 ;
wire \u1|reg_adr_rom[9]~34_combout ;
wire \u1|reg_adr_rom[9]~35 ;
wire \u1|reg_adr_rom[10]~36_combout ;
wire \u1|reg_adr_rom[10]~37 ;
wire \u1|reg_adr_rom[11]~38_combout ;
wire \u1|reg_adr_rom[11]~39 ;
wire \u1|reg_adr_rom[12]~40_combout ;
wire \u1|reg_adr_rom[12]~41 ;
wire \u1|reg_adr_rom[13]~42_combout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \u1|Mult0|mult_core|romout[3][7]~12_combout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \u1|Mult0|mult_core|romout[3][7]~13_combout ;
wire \rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~2_combout ;
wire \rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~1_combout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ;
wire \u1|Mult0|mult_core|romout[3][6]~14_combout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~3_combout ;
wire \u1|Mult0|mult_core|romout[3][5]~15_combout ;
wire \u1|Mult0|mult_core|romout[3][4]~16_combout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \u1|Mult0|mult_core|romout[2][7]~18_combout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \u1|Mult0|mult_core|romout[2][7]~19_combout ;
wire \u1|Mult0|mult_core|romout[3][3]~17_combout ;
wire \u1|Mult0|mult_core|romout[3][2]~20_combout ;
wire \rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~5_combout ;
wire \rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~6_combout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4_combout ;
wire \u1|Mult0|mult_core|romout[2][6]~21_combout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~7_combout ;
wire \u1|Mult0|mult_core|romout[2][5]~22_combout ;
wire \u1|Mult0|mult_core|romout[3][1]~42_combout ;
wire \u1|Mult0|mult_core|romout[2][4]~23_combout ;
wire \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ;
wire \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ;
wire \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ;
wire \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ;
wire \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ;
wire \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ;
wire \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ;
wire \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout ;
wire \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout ;
wire \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout ;
wire \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout ;
wire \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout ;
wire \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ;
wire \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ;
wire \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \u1|Mult0|mult_core|romout[1][7]~24_combout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \u1|Mult0|mult_core|romout[1][7]~25_combout ;
wire \rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~9_combout ;
wire \rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout ;
wire \u1|Mult0|mult_core|romout[1][6]~26_combout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~11_combout ;
wire \u1|Mult0|mult_core|romout[1][5]~27_combout ;
wire \u1|Mult0|mult_core|romout[1][4]~28_combout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \u1|Mult0|mult_core|romout[0][7]~30_combout ;
wire \u1|Mult0|mult_core|romout[0][7]~31_combout ;
wire \u1|Mult0|mult_core|romout[1][3]~29_combout ;
wire \u1|Mult0|mult_core|romout[1][2]~32_combout ;
wire \rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~13_combout ;
wire \rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~14_combout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~12_combout ;
wire \u1|Mult0|mult_core|romout[0][6]~33_combout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ;
wire \u1|Mult0|mult_core|romout[0][5]~36_combout ;
wire \u1|Mult0|mult_core|romout[1][1]~34_combout ;
wire \u1|Mult0|mult_core|romout[1][1]~35_combout ;
wire \u1|Mult0|mult_core|romout[0][4]~37_combout ;
wire \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \u1|Mult0|mult_core|romout[2][3]~38_combout ;
wire \u1|Mult0|mult_core|romout[2][2]~39_combout ;
wire \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \u1|Mult0|mult_core|romout[2][1]~43_combout ;
wire \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \u1|data_reg[8]~13 ;
wire \u1|data_reg[9]~15 ;
wire \u1|data_reg[10]~17 ;
wire \u1|data_reg[11]~19 ;
wire \u1|data_reg[12]~21 ;
wire \u1|data_reg[13]~23 ;
wire \u1|data_reg[14]~25 ;
wire \u1|data_reg[15]~27 ;
wire \u1|data_reg[16]~29 ;
wire \u1|data_reg[17]~31 ;
wire \u1|data_reg[18]~33 ;
wire \u1|data_reg[19]~34_combout ;
wire \u1|data_reg[18]~32_combout ;
wire \u1|data_reg[17]~30_combout ;
wire \u1|data_reg[16]~28_combout ;
wire \u1|data_reg[15]~26_combout ;
wire \u1|data_reg[14]~24_combout ;
wire \u1|data_reg[13]~22_combout ;
wire \u1|data_reg[12]~20_combout ;
wire \u1|data_reg[11]~18_combout ;
wire \u1|data_reg[10]~16_combout ;
wire \u1|data_reg[9]~14_combout ;
wire \u1|data_reg[8]~12_combout ;
wire \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \u1|Mult0|mult_core|romout[0][3]~40_combout ;
wire \u1|Mult0|mult_core|romout[0][2]~41_combout ;
wire \u1|Mult0|mult_core|romout[0][1]~44_combout ;
wire \dds1|Add0~0_combout ;
wire \dds1|Accum[0]~32_combout ;
wire \rst2|a[31]~feeder_combout ;
wire \rst2|a[30]~feeder_combout ;
wire \rst2|a[29]~feeder_combout ;
wire \rst2|a[28]~feeder_combout ;
wire \rst2|a[27]~0_combout ;
wire \rst2|a[26]~feeder_combout ;
wire \rst2|a[25]~feeder_combout ;
wire \rst2|a[23]~feeder_combout ;
wire \rst2|a[19]~feeder_combout ;
wire \rst2|a[16]~feeder_combout ;
wire \rst2|a[15]~feeder_combout ;
wire \rst2|a[14]~feeder_combout ;
wire \rst2|a[13]~feeder_combout ;
wire \rst2|a[12]~feeder_combout ;
wire \rst2|a[11]~feeder_combout ;
wire \rst2|a[9]~feeder_combout ;
wire \rst2|a[8]~feeder_combout ;
wire \rst2|a[7]~feeder_combout ;
wire \rst2|a[1]~feeder_combout ;
wire \rst2|a[0]~feeder_combout ;
wire \dds1|Add0~1 ;
wire \dds1|Add0~2_combout ;
wire \dds1|Accum[0]~33 ;
wire \dds1|Accum[1]~34_combout ;
wire \dds1|Add0~3 ;
wire \dds1|Add0~4_combout ;
wire \dds1|Accum[1]~35 ;
wire \dds1|Accum[2]~36_combout ;
wire \dds1|Add0~5 ;
wire \dds1|Add0~6_combout ;
wire \dds1|Accum[2]~37 ;
wire \dds1|Accum[3]~38_combout ;
wire \dds1|Add0~7 ;
wire \dds1|Add0~8_combout ;
wire \dds1|Accum[3]~39 ;
wire \dds1|Accum[4]~40_combout ;
wire \dds1|Add0~9 ;
wire \dds1|Add0~10_combout ;
wire \dds1|Accum[4]~41 ;
wire \dds1|Accum[5]~42_combout ;
wire \dds1|Add0~11 ;
wire \dds1|Add0~12_combout ;
wire \dds1|Accum[5]~43 ;
wire \dds1|Accum[6]~44_combout ;
wire \dds1|Add0~13 ;
wire \dds1|Add0~14_combout ;
wire \dds1|Accum[6]~45 ;
wire \dds1|Accum[7]~46_combout ;
wire \dds1|Add0~15 ;
wire \dds1|Add0~16_combout ;
wire \dds1|Accum[7]~47 ;
wire \dds1|Accum[8]~48_combout ;
wire \dds1|Add0~17 ;
wire \dds1|Add0~18_combout ;
wire \dds1|Accum[8]~49 ;
wire \dds1|Accum[9]~50_combout ;
wire \dds1|Add0~19 ;
wire \dds1|Add0~20_combout ;
wire \dds1|Accum[9]~51 ;
wire \dds1|Accum[10]~52_combout ;
wire \dds1|Add0~21 ;
wire \dds1|Add0~22_combout ;
wire \dds1|Accum[10]~53 ;
wire \dds1|Accum[11]~54_combout ;
wire \dds1|Add0~23 ;
wire \dds1|Add0~24_combout ;
wire \dds1|Accum[11]~55 ;
wire \dds1|Accum[12]~56_combout ;
wire \dds1|Add0~25 ;
wire \dds1|Add0~26_combout ;
wire \dds1|Accum[12]~57 ;
wire \dds1|Accum[13]~58_combout ;
wire \dds1|Add0~27 ;
wire \dds1|Add0~28_combout ;
wire \dds1|Accum[13]~59 ;
wire \dds1|Accum[14]~60_combout ;
wire \dds1|Add0~29 ;
wire \dds1|Add0~30_combout ;
wire \dds1|Accum[14]~61 ;
wire \dds1|Accum[15]~62_combout ;
wire \dds1|Add0~31 ;
wire \dds1|Add0~32_combout ;
wire \dds1|Accum[15]~63 ;
wire \dds1|Accum[16]~64_combout ;
wire \dds1|Add0~33 ;
wire \dds1|Add0~34_combout ;
wire \dds1|Accum[16]~65 ;
wire \dds1|Accum[17]~66_combout ;
wire \dds1|Add0~35 ;
wire \dds1|Add0~36_combout ;
wire \dds1|Accum[17]~67 ;
wire \dds1|Accum[18]~68_combout ;
wire \dds1|Add0~37 ;
wire \dds1|Add0~38_combout ;
wire \dds1|Accum[18]~69 ;
wire \dds1|Accum[19]~70_combout ;
wire \dds1|Add0~39 ;
wire \dds1|Add0~40_combout ;
wire \dds1|Accum[19]~71 ;
wire \dds1|Accum[20]~72_combout ;
wire \dds1|Add0~41 ;
wire \dds1|Add0~42_combout ;
wire \dds1|Accum[20]~73 ;
wire \dds1|Accum[21]~74_combout ;
wire \dds1|Add0~43 ;
wire \dds1|Add0~44_combout ;
wire \dds1|Accum[21]~75 ;
wire \dds1|Accum[22]~76_combout ;
wire \dds1|Add0~45 ;
wire \dds1|Add0~46_combout ;
wire \dds1|Accum[22]~77 ;
wire \dds1|Accum[23]~78_combout ;
wire \dds1|Add0~47 ;
wire \dds1|Add0~48_combout ;
wire \dds1|Accum[23]~79 ;
wire \dds1|Accum[24]~80_combout ;
wire \dds1|Add0~49 ;
wire \dds1|Add0~50_combout ;
wire \dds1|Accum[24]~81 ;
wire \dds1|Accum[25]~82_combout ;
wire \dds1|Add0~51 ;
wire \dds1|Add0~52_combout ;
wire \dds1|Accum[25]~83 ;
wire \dds1|Accum[26]~84_combout ;
wire \dds1|Add0~53 ;
wire \dds1|Add0~54_combout ;
wire \dds1|Accum[26]~85 ;
wire \dds1|Accum[27]~86_combout ;
wire \dds1|Add0~55 ;
wire \dds1|Add0~56_combout ;
wire \dds1|Accum[27]~87 ;
wire \dds1|Accum[28]~88_combout ;
wire \dds1|Add0~57 ;
wire \dds1|Add0~58_combout ;
wire \dds1|Accum[28]~89 ;
wire \dds1|Accum[29]~90_combout ;
wire \dds1|Add0~59 ;
wire \dds1|Add0~60_combout ;
wire \dds1|Accum[29]~91 ;
wire \dds1|Accum[30]~92_combout ;
wire \dds1|Add0~61 ;
wire \dds1|Add0~62_combout ;
wire \dds1|Accum[30]~93 ;
wire \dds1|Accum[31]~94_combout ;
wire \rst1|a[31]~feeder_combout ;
wire \rst1|a[30]~feeder_combout ;
wire \rst1|a[29]~feeder_combout ;
wire \rst1|a[27]~0_combout ;
wire \rst1|a[26]~feeder_combout ;
wire \rst1|a[25]~feeder_combout ;
wire \rst1|a[24]~feeder_combout ;
wire \rst1|a[23]~feeder_combout ;
wire \rst1|a[22]~feeder_combout ;
wire \rst1|a[21]~feeder_combout ;
wire \rst1|a[20]~feeder_combout ;
wire \rst1|a[19]~feeder_combout ;
wire \rst1|a[18]~feeder_combout ;
wire \rst1|a[17]~feeder_combout ;
wire \rst1|a[15]~feeder_combout ;
wire \rst1|a[14]~feeder_combout ;
wire \rst1|a[13]~feeder_combout ;
wire \rst1|a[7]~feeder_combout ;
wire \rst1|a[6]~feeder_combout ;
wire \rst1|a[5]~feeder_combout ;
wire \rst1|a[3]~feeder_combout ;
wire \rst1|a[1]~feeder_combout ;
wire \rst1|a[0]~feeder_combout ;
wire \tst1|led_reg~8_combout ;
wire \tst1|led_reg~9_combout ;
wire \tst1|accum[0]~23_combout ;
wire \tst1|accum[0]~24 ;
wire \tst1|accum[1]~25_combout ;
wire \tst1|accum[1]~26 ;
wire \tst1|accum[2]~27_combout ;
wire \tst1|accum[2]~28 ;
wire \tst1|accum[3]~29_combout ;
wire \tst1|accum[3]~30 ;
wire \tst1|accum[4]~31_combout ;
wire \tst1|accum[4]~32 ;
wire \tst1|accum[5]~33_combout ;
wire \tst1|accum[5]~34 ;
wire \tst1|accum[6]~35_combout ;
wire \tst1|accum[6]~36 ;
wire \tst1|accum[7]~37_combout ;
wire \tst1|accum[7]~38 ;
wire \tst1|accum[8]~39_combout ;
wire \tst1|accum[8]~40 ;
wire \tst1|accum[9]~41_combout ;
wire \tst1|accum[9]~42 ;
wire \tst1|accum[10]~43_combout ;
wire \tst1|accum[10]~44 ;
wire \tst1|accum[11]~45_combout ;
wire \tst1|accum[11]~46 ;
wire \tst1|accum[12]~47_combout ;
wire \tst1|accum[12]~48 ;
wire \tst1|accum[13]~49_combout ;
wire \tst1|accum[13]~50 ;
wire \tst1|accum[14]~51_combout ;
wire \tst1|accum[14]~52 ;
wire \tst1|accum[15]~53_combout ;
wire \tst1|accum[15]~54 ;
wire \tst1|accum[16]~55_combout ;
wire \tst1|accum[16]~56 ;
wire \tst1|accum[17]~57_combout ;
wire \tst1|accum[17]~58 ;
wire \tst1|accum[18]~59_combout ;
wire \tst1|accum[18]~60 ;
wire \tst1|accum[19]~61_combout ;
wire \tst1|accum[19]~62 ;
wire \tst1|accum[20]~63_combout ;
wire \tst1|accum[20]~64 ;
wire \tst1|accum[21]~65_combout ;
wire \tst1|accum[21]~66 ;
wire \tst1|accum[22]~67_combout ;
wire \tst1|flag_clk[0]~feeder_combout ;
wire \tst1|flag_clk[1]~feeder_combout ;
wire \tst1|Equal0~0_combout ;
wire \tst1|led_reg~10_combout ;
wire \tst1|led_reg~7_combout ;
wire \tst1|led_reg[6]~1_combout ;
wire \tst1|led_reg~6_combout ;
wire \tst1|led_reg~5_combout ;
wire \tst1|led_reg~4_combout ;
wire \tst1|led_reg~3_combout ;
wire \tst1|led_reg~2_combout ;
wire \tst1|led_reg~0_combout ;
wire [3:0] \buf_in4_1|buf_in4_iobuf_in_g8i_component|wire_ibufa_o ;
wire [31:0] \dds1|Accum ;
wire [31:0] \u1|data_reg ;
wire [7:0] \tst1|led_reg ;
wire [15:0] \db1|PB_cnt ;
wire [4:0] \pll3_inst1|altpll_component|auto_generated|wire_pll1_clk ;
wire [31:0] \tst1|accum ;
wire [15:0] \u1|reg_adr_rom ;
wire [31:0] \u1|accum ;
wire [31:0] \rst2|a ;
wire [31:0] \rst1|a ;
wire [2:0] \tst1|flag_clk ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [2:0] \u1|front1 ;
wire [31:0] \u1|sampl_speed ;
wire [3:0] \u1|front2 ;

wire [4:0] \pll3_inst1|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \pll3_inst1|altpll_component|auto_generated|wire_pll1_clk [0] = \pll3_inst1|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll3_inst1|altpll_component|auto_generated|wire_pll1_clk [1] = \pll3_inst1|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll3_inst1|altpll_component|auto_generated|wire_pll1_clk [2] = \pll3_inst1|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll3_inst1|altpll_component|auto_generated|wire_pll1_clk [3] = \pll3_inst1|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll3_inst1|altpll_component|auto_generated|wire_pll1_clk [4] = \pll3_inst1|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(T_TEST2),
	.obar());
// synopsys translate_off
defparam \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_0 .bus_hold = "false";
defparam \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_1 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(T_TEST1),
	.obar());
// synopsys translate_off
defparam \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_1 .bus_hold = "false";
defparam \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_1 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y16_N9
cycloneive_io_obuf \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_2 (
	.i(\dds1|Accum [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDR_tx),
	.obar());
// synopsys translate_off
defparam \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_2 .bus_hold = "false";
defparam \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_2 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_3 (
	.i(\tst1|led_reg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_LED7),
	.obar());
// synopsys translate_off
defparam \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_3 .bus_hold = "false";
defparam \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_3 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_4 (
	.i(\tst1|led_reg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_LED6),
	.obar());
// synopsys translate_off
defparam \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_4 .bus_hold = "false";
defparam \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_4 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_5 (
	.i(\tst1|led_reg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_LED5),
	.obar());
// synopsys translate_off
defparam \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_5 .bus_hold = "false";
defparam \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_5 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_6 (
	.i(\tst1|led_reg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_LED4),
	.obar());
// synopsys translate_off
defparam \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_6 .bus_hold = "false";
defparam \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_6 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_7 (
	.i(\tst1|led_reg [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_LED3),
	.obar());
// synopsys translate_off
defparam \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_7 .bus_hold = "false";
defparam \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_7 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_8 (
	.i(\tst1|led_reg [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_LED2),
	.obar());
// synopsys translate_off
defparam \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_8 .bus_hold = "false";
defparam \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_8 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_9 (
	.i(\tst1|led_reg [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_LED1),
	.obar());
// synopsys translate_off
defparam \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_9 .bus_hold = "false";
defparam \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_9 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_10 (
	.i(\tst1|led_reg [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_LED0),
	.obar());
// synopsys translate_off
defparam \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_10 .bus_hold = "false";
defparam \buf_out11_1|buf_out11_iobuf_out_l1t_component|obufa_10 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \uart_tx~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uart_tx),
	.obar());
// synopsys translate_off
defparam \uart_tx~output .bus_hold = "false";
defparam \uart_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \clk_50MHZ~input (
	.i(clk_50MHZ),
	.ibar(gnd),
	.o(\clk_50MHZ~input_o ));
// synopsys translate_off
defparam \clk_50MHZ~input .bus_hold = "false";
defparam \clk_50MHZ~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \pll3_inst1|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll3_inst1|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk_50MHZ~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll3_inst1|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll3_inst1|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c0_high = 6;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c0_low = 6;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c1_high = 1;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c1_low = 1;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk1_multiply_by = 6;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .m = 12;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \pll3_inst1|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \u1|reg_adr_rom[0]~16 (
// Equation(s):
// \u1|reg_adr_rom[0]~16_combout  = \u1|reg_adr_rom [0] $ (VCC)
// \u1|reg_adr_rom[0]~17  = CARRY(\u1|reg_adr_rom [0])

	.dataa(gnd),
	.datab(\u1|reg_adr_rom [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|reg_adr_rom[0]~16_combout ),
	.cout(\u1|reg_adr_rom[0]~17 ));
// synopsys translate_off
defparam \u1|reg_adr_rom[0]~16 .lut_mask = 16'h33CC;
defparam \u1|reg_adr_rom[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \u1|LessThan0~0 (
// Equation(s):
// \u1|LessThan0~0_combout  = (!\u1|reg_adr_rom [4] & (((!\u1|reg_adr_rom [2] & !\u1|reg_adr_rom [1])) # (!\u1|reg_adr_rom [3])))

	.dataa(\u1|reg_adr_rom [2]),
	.datab(\u1|reg_adr_rom [3]),
	.datac(\u1|reg_adr_rom [4]),
	.datad(\u1|reg_adr_rom [1]),
	.cin(gnd),
	.combout(\u1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~0 .lut_mask = 16'h0307;
defparam \u1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneive_lcell_comb \u1|LessThan0~1 (
// Equation(s):
// \u1|LessThan0~1_combout  = (!\u1|reg_adr_rom [7] & (!\u1|reg_adr_rom [6] & ((\u1|LessThan0~0_combout ) # (!\u1|reg_adr_rom [5]))))

	.dataa(\u1|reg_adr_rom [5]),
	.datab(\u1|reg_adr_rom [7]),
	.datac(\u1|reg_adr_rom [6]),
	.datad(\u1|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\u1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~1 .lut_mask = 16'h0301;
defparam \u1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneive_lcell_comb \u1|LessThan0~2 (
// Equation(s):
// \u1|LessThan0~2_combout  = (\u1|reg_adr_rom [11]) # ((\u1|reg_adr_rom [10]) # (\u1|reg_adr_rom [9]))

	.dataa(gnd),
	.datab(\u1|reg_adr_rom [11]),
	.datac(\u1|reg_adr_rom [10]),
	.datad(\u1|reg_adr_rom [9]),
	.cin(gnd),
	.combout(\u1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~2 .lut_mask = 16'hFFFC;
defparam \u1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneive_lcell_comb \u1|LessThan0~3 (
// Equation(s):
// \u1|LessThan0~3_combout  = (\u1|reg_adr_rom [12] & ((\u1|LessThan0~2_combout ) # ((!\u1|LessThan0~1_combout  & \u1|reg_adr_rom [8]))))

	.dataa(\u1|LessThan0~1_combout ),
	.datab(\u1|reg_adr_rom [8]),
	.datac(\u1|reg_adr_rom [12]),
	.datad(\u1|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~3 .lut_mask = 16'hF040;
defparam \u1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \u1|reg_adr_rom[13]~42 (
// Equation(s):
// \u1|reg_adr_rom[13]~42_combout  = (\u1|reg_adr_rom [13] & (!\u1|reg_adr_rom[12]~41 )) # (!\u1|reg_adr_rom [13] & ((\u1|reg_adr_rom[12]~41 ) # (GND)))
// \u1|reg_adr_rom[13]~43  = CARRY((!\u1|reg_adr_rom[12]~41 ) # (!\u1|reg_adr_rom [13]))

	.dataa(\u1|reg_adr_rom [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|reg_adr_rom[12]~41 ),
	.combout(\u1|reg_adr_rom[13]~42_combout ),
	.cout(\u1|reg_adr_rom[13]~43 ));
// synopsys translate_off
defparam \u1|reg_adr_rom[13]~42 .lut_mask = 16'h5A5F;
defparam \u1|reg_adr_rom[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \u1|reg_adr_rom[14]~44 (
// Equation(s):
// \u1|reg_adr_rom[14]~44_combout  = (\u1|reg_adr_rom [14] & (\u1|reg_adr_rom[13]~43  $ (GND))) # (!\u1|reg_adr_rom [14] & (!\u1|reg_adr_rom[13]~43  & VCC))
// \u1|reg_adr_rom[14]~45  = CARRY((\u1|reg_adr_rom [14] & !\u1|reg_adr_rom[13]~43 ))

	.dataa(gnd),
	.datab(\u1|reg_adr_rom [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|reg_adr_rom[13]~43 ),
	.combout(\u1|reg_adr_rom[14]~44_combout ),
	.cout(\u1|reg_adr_rom[14]~45 ));
// synopsys translate_off
defparam \u1|reg_adr_rom[14]~44 .lut_mask = 16'hC30C;
defparam \u1|reg_adr_rom[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N0
cycloneive_lcell_comb \db1|PB_cnt[0]~16 (
// Equation(s):
// \db1|PB_cnt[0]~16_combout  = \db1|PB_cnt [0] $ (VCC)
// \db1|PB_cnt[0]~17  = CARRY(\db1|PB_cnt [0])

	.dataa(gnd),
	.datab(\db1|PB_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\db1|PB_cnt[0]~16_combout ),
	.cout(\db1|PB_cnt[0]~17 ));
// synopsys translate_off
defparam \db1|PB_cnt[0]~16 .lut_mask = 16'h33CC;
defparam \db1|PB_cnt[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N8
cycloneive_io_ibuf \buf_in4_1|buf_in4_iobuf_in_g8i_component|ibufa_1 (
	.i(push_btn3),
	.ibar(gnd),
	.o(\buf_in4_1|buf_in4_iobuf_in_g8i_component|wire_ibufa_o [1]));
// synopsys translate_off
defparam \buf_in4_1|buf_in4_iobuf_in_g8i_component|ibufa_1 .bus_hold = "false";
defparam \buf_in4_1|buf_in4_iobuf_in_g8i_component|ibufa_1 .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N22
cycloneive_lcell_comb \db1|PB_sync_0~0 (
// Equation(s):
// \db1|PB_sync_0~0_combout  = !\buf_in4_1|buf_in4_iobuf_in_g8i_component|wire_ibufa_o [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\buf_in4_1|buf_in4_iobuf_in_g8i_component|wire_ibufa_o [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\db1|PB_sync_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \db1|PB_sync_0~0 .lut_mask = 16'h0F0F;
defparam \db1|PB_sync_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y18_N23
dffeas \db1|PB_sync_0 (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\db1|PB_sync_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db1|PB_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db1|PB_sync_0 .is_wysiwyg = "true";
defparam \db1|PB_sync_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y18_N19
dffeas \db1|PB_sync_1 (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\db1|PB_sync_0~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db1|PB_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db1|PB_sync_1 .is_wysiwyg = "true";
defparam \db1|PB_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N28
cycloneive_lcell_comb \db1|comb~0 (
// Equation(s):
// \db1|comb~0_combout  = \db1|PB_sync_1~q  $ (!\db1|PB_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\db1|PB_sync_1~q ),
	.datad(\db1|PB_state~q ),
	.cin(gnd),
	.combout(\db1|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \db1|comb~0 .lut_mask = 16'hF00F;
defparam \db1|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N1
dffeas \db1|PB_cnt[0] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\db1|PB_cnt[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db1|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db1|PB_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db1|PB_cnt[0] .is_wysiwyg = "true";
defparam \db1|PB_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N2
cycloneive_lcell_comb \db1|PB_cnt[1]~18 (
// Equation(s):
// \db1|PB_cnt[1]~18_combout  = (\db1|PB_cnt [1] & (!\db1|PB_cnt[0]~17 )) # (!\db1|PB_cnt [1] & ((\db1|PB_cnt[0]~17 ) # (GND)))
// \db1|PB_cnt[1]~19  = CARRY((!\db1|PB_cnt[0]~17 ) # (!\db1|PB_cnt [1]))

	.dataa(gnd),
	.datab(\db1|PB_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db1|PB_cnt[0]~17 ),
	.combout(\db1|PB_cnt[1]~18_combout ),
	.cout(\db1|PB_cnt[1]~19 ));
// synopsys translate_off
defparam \db1|PB_cnt[1]~18 .lut_mask = 16'h3C3F;
defparam \db1|PB_cnt[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y18_N3
dffeas \db1|PB_cnt[1] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\db1|PB_cnt[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db1|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db1|PB_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \db1|PB_cnt[1] .is_wysiwyg = "true";
defparam \db1|PB_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N4
cycloneive_lcell_comb \db1|PB_cnt[2]~20 (
// Equation(s):
// \db1|PB_cnt[2]~20_combout  = (\db1|PB_cnt [2] & (\db1|PB_cnt[1]~19  $ (GND))) # (!\db1|PB_cnt [2] & (!\db1|PB_cnt[1]~19  & VCC))
// \db1|PB_cnt[2]~21  = CARRY((\db1|PB_cnt [2] & !\db1|PB_cnt[1]~19 ))

	.dataa(gnd),
	.datab(\db1|PB_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db1|PB_cnt[1]~19 ),
	.combout(\db1|PB_cnt[2]~20_combout ),
	.cout(\db1|PB_cnt[2]~21 ));
// synopsys translate_off
defparam \db1|PB_cnt[2]~20 .lut_mask = 16'hC30C;
defparam \db1|PB_cnt[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y18_N5
dffeas \db1|PB_cnt[2] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\db1|PB_cnt[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db1|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db1|PB_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \db1|PB_cnt[2] .is_wysiwyg = "true";
defparam \db1|PB_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N6
cycloneive_lcell_comb \db1|PB_cnt[3]~22 (
// Equation(s):
// \db1|PB_cnt[3]~22_combout  = (\db1|PB_cnt [3] & (!\db1|PB_cnt[2]~21 )) # (!\db1|PB_cnt [3] & ((\db1|PB_cnt[2]~21 ) # (GND)))
// \db1|PB_cnt[3]~23  = CARRY((!\db1|PB_cnt[2]~21 ) # (!\db1|PB_cnt [3]))

	.dataa(\db1|PB_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\db1|PB_cnt[2]~21 ),
	.combout(\db1|PB_cnt[3]~22_combout ),
	.cout(\db1|PB_cnt[3]~23 ));
// synopsys translate_off
defparam \db1|PB_cnt[3]~22 .lut_mask = 16'h5A5F;
defparam \db1|PB_cnt[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y18_N7
dffeas \db1|PB_cnt[3] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\db1|PB_cnt[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db1|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db1|PB_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \db1|PB_cnt[3] .is_wysiwyg = "true";
defparam \db1|PB_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N8
cycloneive_lcell_comb \db1|PB_cnt[4]~24 (
// Equation(s):
// \db1|PB_cnt[4]~24_combout  = (\db1|PB_cnt [4] & (\db1|PB_cnt[3]~23  $ (GND))) # (!\db1|PB_cnt [4] & (!\db1|PB_cnt[3]~23  & VCC))
// \db1|PB_cnt[4]~25  = CARRY((\db1|PB_cnt [4] & !\db1|PB_cnt[3]~23 ))

	.dataa(gnd),
	.datab(\db1|PB_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db1|PB_cnt[3]~23 ),
	.combout(\db1|PB_cnt[4]~24_combout ),
	.cout(\db1|PB_cnt[4]~25 ));
// synopsys translate_off
defparam \db1|PB_cnt[4]~24 .lut_mask = 16'hC30C;
defparam \db1|PB_cnt[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y18_N9
dffeas \db1|PB_cnt[4] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\db1|PB_cnt[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db1|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db1|PB_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \db1|PB_cnt[4] .is_wysiwyg = "true";
defparam \db1|PB_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N10
cycloneive_lcell_comb \db1|PB_cnt[5]~26 (
// Equation(s):
// \db1|PB_cnt[5]~26_combout  = (\db1|PB_cnt [5] & (!\db1|PB_cnt[4]~25 )) # (!\db1|PB_cnt [5] & ((\db1|PB_cnt[4]~25 ) # (GND)))
// \db1|PB_cnt[5]~27  = CARRY((!\db1|PB_cnt[4]~25 ) # (!\db1|PB_cnt [5]))

	.dataa(\db1|PB_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\db1|PB_cnt[4]~25 ),
	.combout(\db1|PB_cnt[5]~26_combout ),
	.cout(\db1|PB_cnt[5]~27 ));
// synopsys translate_off
defparam \db1|PB_cnt[5]~26 .lut_mask = 16'h5A5F;
defparam \db1|PB_cnt[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y18_N11
dffeas \db1|PB_cnt[5] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\db1|PB_cnt[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db1|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db1|PB_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \db1|PB_cnt[5] .is_wysiwyg = "true";
defparam \db1|PB_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N12
cycloneive_lcell_comb \db1|PB_cnt[6]~28 (
// Equation(s):
// \db1|PB_cnt[6]~28_combout  = (\db1|PB_cnt [6] & (\db1|PB_cnt[5]~27  $ (GND))) # (!\db1|PB_cnt [6] & (!\db1|PB_cnt[5]~27  & VCC))
// \db1|PB_cnt[6]~29  = CARRY((\db1|PB_cnt [6] & !\db1|PB_cnt[5]~27 ))

	.dataa(\db1|PB_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\db1|PB_cnt[5]~27 ),
	.combout(\db1|PB_cnt[6]~28_combout ),
	.cout(\db1|PB_cnt[6]~29 ));
// synopsys translate_off
defparam \db1|PB_cnt[6]~28 .lut_mask = 16'hA50A;
defparam \db1|PB_cnt[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y18_N13
dffeas \db1|PB_cnt[6] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\db1|PB_cnt[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db1|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db1|PB_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \db1|PB_cnt[6] .is_wysiwyg = "true";
defparam \db1|PB_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N14
cycloneive_lcell_comb \db1|PB_cnt[7]~30 (
// Equation(s):
// \db1|PB_cnt[7]~30_combout  = (\db1|PB_cnt [7] & (!\db1|PB_cnt[6]~29 )) # (!\db1|PB_cnt [7] & ((\db1|PB_cnt[6]~29 ) # (GND)))
// \db1|PB_cnt[7]~31  = CARRY((!\db1|PB_cnt[6]~29 ) # (!\db1|PB_cnt [7]))

	.dataa(gnd),
	.datab(\db1|PB_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db1|PB_cnt[6]~29 ),
	.combout(\db1|PB_cnt[7]~30_combout ),
	.cout(\db1|PB_cnt[7]~31 ));
// synopsys translate_off
defparam \db1|PB_cnt[7]~30 .lut_mask = 16'h3C3F;
defparam \db1|PB_cnt[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y18_N15
dffeas \db1|PB_cnt[7] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\db1|PB_cnt[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db1|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db1|PB_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \db1|PB_cnt[7] .is_wysiwyg = "true";
defparam \db1|PB_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N16
cycloneive_lcell_comb \db1|PB_cnt[8]~32 (
// Equation(s):
// \db1|PB_cnt[8]~32_combout  = (\db1|PB_cnt [8] & (\db1|PB_cnt[7]~31  $ (GND))) # (!\db1|PB_cnt [8] & (!\db1|PB_cnt[7]~31  & VCC))
// \db1|PB_cnt[8]~33  = CARRY((\db1|PB_cnt [8] & !\db1|PB_cnt[7]~31 ))

	.dataa(gnd),
	.datab(\db1|PB_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db1|PB_cnt[7]~31 ),
	.combout(\db1|PB_cnt[8]~32_combout ),
	.cout(\db1|PB_cnt[8]~33 ));
// synopsys translate_off
defparam \db1|PB_cnt[8]~32 .lut_mask = 16'hC30C;
defparam \db1|PB_cnt[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y18_N17
dffeas \db1|PB_cnt[8] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\db1|PB_cnt[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db1|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db1|PB_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \db1|PB_cnt[8] .is_wysiwyg = "true";
defparam \db1|PB_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N18
cycloneive_lcell_comb \db1|PB_cnt[9]~34 (
// Equation(s):
// \db1|PB_cnt[9]~34_combout  = (\db1|PB_cnt [9] & (!\db1|PB_cnt[8]~33 )) # (!\db1|PB_cnt [9] & ((\db1|PB_cnt[8]~33 ) # (GND)))
// \db1|PB_cnt[9]~35  = CARRY((!\db1|PB_cnt[8]~33 ) # (!\db1|PB_cnt [9]))

	.dataa(gnd),
	.datab(\db1|PB_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db1|PB_cnt[8]~33 ),
	.combout(\db1|PB_cnt[9]~34_combout ),
	.cout(\db1|PB_cnt[9]~35 ));
// synopsys translate_off
defparam \db1|PB_cnt[9]~34 .lut_mask = 16'h3C3F;
defparam \db1|PB_cnt[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y18_N19
dffeas \db1|PB_cnt[9] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\db1|PB_cnt[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db1|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db1|PB_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \db1|PB_cnt[9] .is_wysiwyg = "true";
defparam \db1|PB_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N26
cycloneive_lcell_comb \db1|PB_state~2 (
// Equation(s):
// \db1|PB_state~2_combout  = (\db1|PB_cnt [7] & (\db1|PB_cnt [9] & (\db1|PB_cnt [8] & \db1|PB_cnt [6])))

	.dataa(\db1|PB_cnt [7]),
	.datab(\db1|PB_cnt [9]),
	.datac(\db1|PB_cnt [8]),
	.datad(\db1|PB_cnt [6]),
	.cin(gnd),
	.combout(\db1|PB_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \db1|PB_state~2 .lut_mask = 16'h8000;
defparam \db1|PB_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N20
cycloneive_lcell_comb \db1|PB_state~1 (
// Equation(s):
// \db1|PB_state~1_combout  = (\db1|PB_cnt [5] & (\db1|PB_cnt [3] & (\db1|PB_cnt [2] & \db1|PB_cnt [4])))

	.dataa(\db1|PB_cnt [5]),
	.datab(\db1|PB_cnt [3]),
	.datac(\db1|PB_cnt [2]),
	.datad(\db1|PB_cnt [4]),
	.cin(gnd),
	.combout(\db1|PB_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \db1|PB_state~1 .lut_mask = 16'h8000;
defparam \db1|PB_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N20
cycloneive_lcell_comb \db1|PB_cnt[10]~36 (
// Equation(s):
// \db1|PB_cnt[10]~36_combout  = (\db1|PB_cnt [10] & (\db1|PB_cnt[9]~35  $ (GND))) # (!\db1|PB_cnt [10] & (!\db1|PB_cnt[9]~35  & VCC))
// \db1|PB_cnt[10]~37  = CARRY((\db1|PB_cnt [10] & !\db1|PB_cnt[9]~35 ))

	.dataa(gnd),
	.datab(\db1|PB_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db1|PB_cnt[9]~35 ),
	.combout(\db1|PB_cnt[10]~36_combout ),
	.cout(\db1|PB_cnt[10]~37 ));
// synopsys translate_off
defparam \db1|PB_cnt[10]~36 .lut_mask = 16'hC30C;
defparam \db1|PB_cnt[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y18_N21
dffeas \db1|PB_cnt[10] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\db1|PB_cnt[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db1|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db1|PB_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \db1|PB_cnt[10] .is_wysiwyg = "true";
defparam \db1|PB_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N22
cycloneive_lcell_comb \db1|PB_cnt[11]~38 (
// Equation(s):
// \db1|PB_cnt[11]~38_combout  = (\db1|PB_cnt [11] & (!\db1|PB_cnt[10]~37 )) # (!\db1|PB_cnt [11] & ((\db1|PB_cnt[10]~37 ) # (GND)))
// \db1|PB_cnt[11]~39  = CARRY((!\db1|PB_cnt[10]~37 ) # (!\db1|PB_cnt [11]))

	.dataa(\db1|PB_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\db1|PB_cnt[10]~37 ),
	.combout(\db1|PB_cnt[11]~38_combout ),
	.cout(\db1|PB_cnt[11]~39 ));
// synopsys translate_off
defparam \db1|PB_cnt[11]~38 .lut_mask = 16'h5A5F;
defparam \db1|PB_cnt[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y18_N23
dffeas \db1|PB_cnt[11] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\db1|PB_cnt[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db1|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db1|PB_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \db1|PB_cnt[11] .is_wysiwyg = "true";
defparam \db1|PB_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N24
cycloneive_lcell_comb \db1|PB_cnt[12]~40 (
// Equation(s):
// \db1|PB_cnt[12]~40_combout  = (\db1|PB_cnt [12] & (\db1|PB_cnt[11]~39  $ (GND))) # (!\db1|PB_cnt [12] & (!\db1|PB_cnt[11]~39  & VCC))
// \db1|PB_cnt[12]~41  = CARRY((\db1|PB_cnt [12] & !\db1|PB_cnt[11]~39 ))

	.dataa(gnd),
	.datab(\db1|PB_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db1|PB_cnt[11]~39 ),
	.combout(\db1|PB_cnt[12]~40_combout ),
	.cout(\db1|PB_cnt[12]~41 ));
// synopsys translate_off
defparam \db1|PB_cnt[12]~40 .lut_mask = 16'hC30C;
defparam \db1|PB_cnt[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y18_N25
dffeas \db1|PB_cnt[12] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\db1|PB_cnt[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db1|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db1|PB_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \db1|PB_cnt[12] .is_wysiwyg = "true";
defparam \db1|PB_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N26
cycloneive_lcell_comb \db1|PB_cnt[13]~42 (
// Equation(s):
// \db1|PB_cnt[13]~42_combout  = (\db1|PB_cnt [13] & (!\db1|PB_cnt[12]~41 )) # (!\db1|PB_cnt [13] & ((\db1|PB_cnt[12]~41 ) # (GND)))
// \db1|PB_cnt[13]~43  = CARRY((!\db1|PB_cnt[12]~41 ) # (!\db1|PB_cnt [13]))

	.dataa(\db1|PB_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\db1|PB_cnt[12]~41 ),
	.combout(\db1|PB_cnt[13]~42_combout ),
	.cout(\db1|PB_cnt[13]~43 ));
// synopsys translate_off
defparam \db1|PB_cnt[13]~42 .lut_mask = 16'h5A5F;
defparam \db1|PB_cnt[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y18_N27
dffeas \db1|PB_cnt[13] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\db1|PB_cnt[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db1|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db1|PB_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \db1|PB_cnt[13] .is_wysiwyg = "true";
defparam \db1|PB_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N24
cycloneive_lcell_comb \db1|PB_state~3 (
// Equation(s):
// \db1|PB_state~3_combout  = (\db1|PB_cnt [12] & (\db1|PB_cnt [11] & (\db1|PB_cnt [13] & \db1|PB_cnt [10])))

	.dataa(\db1|PB_cnt [12]),
	.datab(\db1|PB_cnt [11]),
	.datac(\db1|PB_cnt [13]),
	.datad(\db1|PB_cnt [10]),
	.cin(gnd),
	.combout(\db1|PB_state~3_combout ),
	.cout());
// synopsys translate_off
defparam \db1|PB_state~3 .lut_mask = 16'h8000;
defparam \db1|PB_state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N18
cycloneive_lcell_comb \db1|PB_state~0 (
// Equation(s):
// \db1|PB_state~0_combout  = (\db1|PB_cnt [0] & (\db1|PB_cnt [1] & (\db1|PB_sync_1~q  $ (\db1|PB_state~q ))))

	.dataa(\db1|PB_cnt [0]),
	.datab(\db1|PB_cnt [1]),
	.datac(\db1|PB_sync_1~q ),
	.datad(\db1|PB_state~q ),
	.cin(gnd),
	.combout(\db1|PB_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \db1|PB_state~0 .lut_mask = 16'h0880;
defparam \db1|PB_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N30
cycloneive_lcell_comb \db1|PB_state~4 (
// Equation(s):
// \db1|PB_state~4_combout  = (\db1|PB_state~2_combout  & (\db1|PB_state~1_combout  & (\db1|PB_state~3_combout  & \db1|PB_state~0_combout )))

	.dataa(\db1|PB_state~2_combout ),
	.datab(\db1|PB_state~1_combout ),
	.datac(\db1|PB_state~3_combout ),
	.datad(\db1|PB_state~0_combout ),
	.cin(gnd),
	.combout(\db1|PB_state~4_combout ),
	.cout());
// synopsys translate_off
defparam \db1|PB_state~4 .lut_mask = 16'h8000;
defparam \db1|PB_state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N28
cycloneive_lcell_comb \db1|PB_cnt[14]~44 (
// Equation(s):
// \db1|PB_cnt[14]~44_combout  = (\db1|PB_cnt [14] & (\db1|PB_cnt[13]~43  $ (GND))) # (!\db1|PB_cnt [14] & (!\db1|PB_cnt[13]~43  & VCC))
// \db1|PB_cnt[14]~45  = CARRY((\db1|PB_cnt [14] & !\db1|PB_cnt[13]~43 ))

	.dataa(gnd),
	.datab(\db1|PB_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\db1|PB_cnt[13]~43 ),
	.combout(\db1|PB_cnt[14]~44_combout ),
	.cout(\db1|PB_cnt[14]~45 ));
// synopsys translate_off
defparam \db1|PB_cnt[14]~44 .lut_mask = 16'hC30C;
defparam \db1|PB_cnt[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y18_N29
dffeas \db1|PB_cnt[14] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\db1|PB_cnt[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db1|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db1|PB_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \db1|PB_cnt[14] .is_wysiwyg = "true";
defparam \db1|PB_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N30
cycloneive_lcell_comb \db1|PB_cnt[15]~46 (
// Equation(s):
// \db1|PB_cnt[15]~46_combout  = \db1|PB_cnt [15] $ (\db1|PB_cnt[14]~45 )

	.dataa(\db1|PB_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\db1|PB_cnt[14]~45 ),
	.combout(\db1|PB_cnt[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \db1|PB_cnt[15]~46 .lut_mask = 16'h5A5A;
defparam \db1|PB_cnt[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y18_N31
dffeas \db1|PB_cnt[15] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\db1|PB_cnt[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db1|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db1|PB_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \db1|PB_cnt[15] .is_wysiwyg = "true";
defparam \db1|PB_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N12
cycloneive_lcell_comb \db1|PB_state~5 (
// Equation(s):
// \db1|PB_state~5_combout  = \db1|PB_state~q  $ (((\db1|PB_state~4_combout  & (\db1|PB_cnt [15] & \db1|PB_cnt [14]))))

	.dataa(\db1|PB_state~4_combout ),
	.datab(\db1|PB_cnt [15]),
	.datac(\db1|PB_state~q ),
	.datad(\db1|PB_cnt [14]),
	.cin(gnd),
	.combout(\db1|PB_state~5_combout ),
	.cout());
// synopsys translate_off
defparam \db1|PB_state~5 .lut_mask = 16'h78F0;
defparam \db1|PB_state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y18_N13
dffeas \db1|PB_state (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\db1|PB_state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db1|PB_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db1|PB_state .is_wysiwyg = "true";
defparam \db1|PB_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N10
cycloneive_lcell_comb \u1|front2[0]~feeder (
// Equation(s):
// \u1|front2[0]~feeder_combout  = \db1|PB_state~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\db1|PB_state~q ),
	.cin(gnd),
	.combout(\u1|front2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|front2[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|front2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N11
dffeas \u1|front2[0] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|front2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|front2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|front2[0] .is_wysiwyg = "true";
defparam \u1|front2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N28
cycloneive_lcell_comb \u1|front2[1]~feeder (
// Equation(s):
// \u1|front2[1]~feeder_combout  = \u1|front2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|front2 [0]),
	.cin(gnd),
	.combout(\u1|front2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|front2[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|front2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N29
dffeas \u1|front2[1] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|front2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|front2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|front2[1] .is_wysiwyg = "true";
defparam \u1|front2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N2
cycloneive_lcell_comb \u1|front2[2]~feeder (
// Equation(s):
// \u1|front2[2]~feeder_combout  = \u1|front2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|front2 [1]),
	.cin(gnd),
	.combout(\u1|front2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|front2[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|front2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N3
dffeas \u1|front2[2] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|front2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|front2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|front2[2] .is_wysiwyg = "true";
defparam \u1|front2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N12
cycloneive_lcell_comb \u1|front2[3]~feeder (
// Equation(s):
// \u1|front2[3]~feeder_combout  = \u1|front2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|front2 [2]),
	.cin(gnd),
	.combout(\u1|front2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|front2[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|front2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N13
dffeas \u1|front2[3] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|front2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|front2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|front2[3] .is_wysiwyg = "true";
defparam \u1|front2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N18
cycloneive_lcell_comb \u1|speed~0 (
// Equation(s):
// \u1|speed~0_combout  = \u1|speed~q  $ (((\u1|front2 [3] & (\u1|front2 [2] & !\u1|front2 [1]))))

	.dataa(\u1|front2 [3]),
	.datab(\u1|front2 [2]),
	.datac(\u1|speed~q ),
	.datad(\u1|front2 [1]),
	.cin(gnd),
	.combout(\u1|speed~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|speed~0 .lut_mask = 16'hF078;
defparam \u1|speed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N19
dffeas \u1|speed (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|speed~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|speed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|speed .is_wysiwyg = "true";
defparam \u1|speed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N0
cycloneive_lcell_comb \u1|sampl_speed[0]~0 (
// Equation(s):
// \u1|sampl_speed[0]~0_combout  = !\u1|speed~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|speed~q ),
	.cin(gnd),
	.combout(\u1|sampl_speed[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|sampl_speed[0]~0 .lut_mask = 16'h00FF;
defparam \u1|sampl_speed[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N1
dffeas \u1|sampl_speed[0] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|sampl_speed[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|sampl_speed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|sampl_speed[0] .is_wysiwyg = "true";
defparam \u1|sampl_speed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N0
cycloneive_lcell_comb \u1|accum[0]~32 (
// Equation(s):
// \u1|accum[0]~32_combout  = (\u1|sampl_speed [0] & (\u1|accum [0] & VCC)) # (!\u1|sampl_speed [0] & (\u1|accum [0] $ (VCC)))
// \u1|accum[0]~33  = CARRY((!\u1|sampl_speed [0] & \u1|accum [0]))

	.dataa(\u1|sampl_speed [0]),
	.datab(\u1|accum [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|accum[0]~32_combout ),
	.cout(\u1|accum[0]~33 ));
// synopsys translate_off
defparam \u1|accum[0]~32 .lut_mask = 16'h9944;
defparam \u1|accum[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N1
dffeas \u1|accum[0] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[0] .is_wysiwyg = "true";
defparam \u1|accum[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N2
cycloneive_lcell_comb \u1|accum[1]~34 (
// Equation(s):
// \u1|accum[1]~34_combout  = (\u1|accum [1] & (!\u1|accum[0]~33 )) # (!\u1|accum [1] & ((\u1|accum[0]~33 ) # (GND)))
// \u1|accum[1]~35  = CARRY((!\u1|accum[0]~33 ) # (!\u1|accum [1]))

	.dataa(gnd),
	.datab(\u1|accum [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[0]~33 ),
	.combout(\u1|accum[1]~34_combout ),
	.cout(\u1|accum[1]~35 ));
// synopsys translate_off
defparam \u1|accum[1]~34 .lut_mask = 16'h3C3F;
defparam \u1|accum[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N3
dffeas \u1|accum[1] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[1] .is_wysiwyg = "true";
defparam \u1|accum[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N4
cycloneive_lcell_comb \u1|accum[2]~36 (
// Equation(s):
// \u1|accum[2]~36_combout  = ((\u1|sampl_speed [0] $ (\u1|accum [2] $ (\u1|accum[1]~35 )))) # (GND)
// \u1|accum[2]~37  = CARRY((\u1|sampl_speed [0] & (\u1|accum [2] & !\u1|accum[1]~35 )) # (!\u1|sampl_speed [0] & ((\u1|accum [2]) # (!\u1|accum[1]~35 ))))

	.dataa(\u1|sampl_speed [0]),
	.datab(\u1|accum [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[1]~35 ),
	.combout(\u1|accum[2]~36_combout ),
	.cout(\u1|accum[2]~37 ));
// synopsys translate_off
defparam \u1|accum[2]~36 .lut_mask = 16'h964D;
defparam \u1|accum[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N5
dffeas \u1|accum[2] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[2] .is_wysiwyg = "true";
defparam \u1|accum[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N6
cycloneive_lcell_comb \u1|accum[3]~38 (
// Equation(s):
// \u1|accum[3]~38_combout  = (\u1|sampl_speed [0] & ((\u1|accum [3] & (!\u1|accum[2]~37 )) # (!\u1|accum [3] & ((\u1|accum[2]~37 ) # (GND))))) # (!\u1|sampl_speed [0] & ((\u1|accum [3] & (\u1|accum[2]~37  & VCC)) # (!\u1|accum [3] & (!\u1|accum[2]~37 ))))
// \u1|accum[3]~39  = CARRY((\u1|sampl_speed [0] & ((!\u1|accum[2]~37 ) # (!\u1|accum [3]))) # (!\u1|sampl_speed [0] & (!\u1|accum [3] & !\u1|accum[2]~37 )))

	.dataa(\u1|sampl_speed [0]),
	.datab(\u1|accum [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[2]~37 ),
	.combout(\u1|accum[3]~38_combout ),
	.cout(\u1|accum[3]~39 ));
// synopsys translate_off
defparam \u1|accum[3]~38 .lut_mask = 16'h692B;
defparam \u1|accum[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N7
dffeas \u1|accum[3] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[3] .is_wysiwyg = "true";
defparam \u1|accum[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N8
cycloneive_lcell_comb \u1|accum[4]~40 (
// Equation(s):
// \u1|accum[4]~40_combout  = (\u1|accum [4] & (\u1|accum[3]~39  $ (GND))) # (!\u1|accum [4] & (!\u1|accum[3]~39  & VCC))
// \u1|accum[4]~41  = CARRY((\u1|accum [4] & !\u1|accum[3]~39 ))

	.dataa(gnd),
	.datab(\u1|accum [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[3]~39 ),
	.combout(\u1|accum[4]~40_combout ),
	.cout(\u1|accum[4]~41 ));
// synopsys translate_off
defparam \u1|accum[4]~40 .lut_mask = 16'hC30C;
defparam \u1|accum[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N9
dffeas \u1|accum[4] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[4] .is_wysiwyg = "true";
defparam \u1|accum[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N10
cycloneive_lcell_comb \u1|accum[5]~42 (
// Equation(s):
// \u1|accum[5]~42_combout  = (\u1|accum [5] & (!\u1|accum[4]~41 )) # (!\u1|accum [5] & ((\u1|accum[4]~41 ) # (GND)))
// \u1|accum[5]~43  = CARRY((!\u1|accum[4]~41 ) # (!\u1|accum [5]))

	.dataa(\u1|accum [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[4]~41 ),
	.combout(\u1|accum[5]~42_combout ),
	.cout(\u1|accum[5]~43 ));
// synopsys translate_off
defparam \u1|accum[5]~42 .lut_mask = 16'h5A5F;
defparam \u1|accum[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N11
dffeas \u1|accum[5] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[5] .is_wysiwyg = "true";
defparam \u1|accum[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N12
cycloneive_lcell_comb \u1|accum[6]~44 (
// Equation(s):
// \u1|accum[6]~44_combout  = ((\u1|sampl_speed [0] $ (\u1|accum [6] $ (\u1|accum[5]~43 )))) # (GND)
// \u1|accum[6]~45  = CARRY((\u1|sampl_speed [0] & (\u1|accum [6] & !\u1|accum[5]~43 )) # (!\u1|sampl_speed [0] & ((\u1|accum [6]) # (!\u1|accum[5]~43 ))))

	.dataa(\u1|sampl_speed [0]),
	.datab(\u1|accum [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[5]~43 ),
	.combout(\u1|accum[6]~44_combout ),
	.cout(\u1|accum[6]~45 ));
// synopsys translate_off
defparam \u1|accum[6]~44 .lut_mask = 16'h964D;
defparam \u1|accum[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N13
dffeas \u1|accum[6] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[6] .is_wysiwyg = "true";
defparam \u1|accum[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N14
cycloneive_lcell_comb \u1|accum[7]~46 (
// Equation(s):
// \u1|accum[7]~46_combout  = (\u1|sampl_speed [0] & ((\u1|accum [7] & (!\u1|accum[6]~45 )) # (!\u1|accum [7] & ((\u1|accum[6]~45 ) # (GND))))) # (!\u1|sampl_speed [0] & ((\u1|accum [7] & (\u1|accum[6]~45  & VCC)) # (!\u1|accum [7] & (!\u1|accum[6]~45 ))))
// \u1|accum[7]~47  = CARRY((\u1|sampl_speed [0] & ((!\u1|accum[6]~45 ) # (!\u1|accum [7]))) # (!\u1|sampl_speed [0] & (!\u1|accum [7] & !\u1|accum[6]~45 )))

	.dataa(\u1|sampl_speed [0]),
	.datab(\u1|accum [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[6]~45 ),
	.combout(\u1|accum[7]~46_combout ),
	.cout(\u1|accum[7]~47 ));
// synopsys translate_off
defparam \u1|accum[7]~46 .lut_mask = 16'h692B;
defparam \u1|accum[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N15
dffeas \u1|accum[7] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[7] .is_wysiwyg = "true";
defparam \u1|accum[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N16
cycloneive_lcell_comb \u1|accum[8]~48 (
// Equation(s):
// \u1|accum[8]~48_combout  = (\u1|accum [8] & (\u1|accum[7]~47  $ (GND))) # (!\u1|accum [8] & (!\u1|accum[7]~47  & VCC))
// \u1|accum[8]~49  = CARRY((\u1|accum [8] & !\u1|accum[7]~47 ))

	.dataa(gnd),
	.datab(\u1|accum [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[7]~47 ),
	.combout(\u1|accum[8]~48_combout ),
	.cout(\u1|accum[8]~49 ));
// synopsys translate_off
defparam \u1|accum[8]~48 .lut_mask = 16'hC30C;
defparam \u1|accum[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N17
dffeas \u1|accum[8] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[8] .is_wysiwyg = "true";
defparam \u1|accum[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N18
cycloneive_lcell_comb \u1|accum[9]~50 (
// Equation(s):
// \u1|accum[9]~50_combout  = (\u1|sampl_speed [0] & ((\u1|accum [9] & (!\u1|accum[8]~49 )) # (!\u1|accum [9] & ((\u1|accum[8]~49 ) # (GND))))) # (!\u1|sampl_speed [0] & ((\u1|accum [9] & (\u1|accum[8]~49  & VCC)) # (!\u1|accum [9] & (!\u1|accum[8]~49 ))))
// \u1|accum[9]~51  = CARRY((\u1|sampl_speed [0] & ((!\u1|accum[8]~49 ) # (!\u1|accum [9]))) # (!\u1|sampl_speed [0] & (!\u1|accum [9] & !\u1|accum[8]~49 )))

	.dataa(\u1|sampl_speed [0]),
	.datab(\u1|accum [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[8]~49 ),
	.combout(\u1|accum[9]~50_combout ),
	.cout(\u1|accum[9]~51 ));
// synopsys translate_off
defparam \u1|accum[9]~50 .lut_mask = 16'h692B;
defparam \u1|accum[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N19
dffeas \u1|accum[9] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[9] .is_wysiwyg = "true";
defparam \u1|accum[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N20
cycloneive_lcell_comb \u1|accum[10]~52 (
// Equation(s):
// \u1|accum[10]~52_combout  = (\u1|accum [10] & (\u1|accum[9]~51  $ (GND))) # (!\u1|accum [10] & (!\u1|accum[9]~51  & VCC))
// \u1|accum[10]~53  = CARRY((\u1|accum [10] & !\u1|accum[9]~51 ))

	.dataa(gnd),
	.datab(\u1|accum [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[9]~51 ),
	.combout(\u1|accum[10]~52_combout ),
	.cout(\u1|accum[10]~53 ));
// synopsys translate_off
defparam \u1|accum[10]~52 .lut_mask = 16'hC30C;
defparam \u1|accum[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N21
dffeas \u1|accum[10] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[10] .is_wysiwyg = "true";
defparam \u1|accum[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N22
cycloneive_lcell_comb \u1|accum[11]~54 (
// Equation(s):
// \u1|accum[11]~54_combout  = (\u1|sampl_speed [0] & ((\u1|accum [11] & (!\u1|accum[10]~53 )) # (!\u1|accum [11] & ((\u1|accum[10]~53 ) # (GND))))) # (!\u1|sampl_speed [0] & ((\u1|accum [11] & (\u1|accum[10]~53  & VCC)) # (!\u1|accum [11] & 
// (!\u1|accum[10]~53 ))))
// \u1|accum[11]~55  = CARRY((\u1|sampl_speed [0] & ((!\u1|accum[10]~53 ) # (!\u1|accum [11]))) # (!\u1|sampl_speed [0] & (!\u1|accum [11] & !\u1|accum[10]~53 )))

	.dataa(\u1|sampl_speed [0]),
	.datab(\u1|accum [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[10]~53 ),
	.combout(\u1|accum[11]~54_combout ),
	.cout(\u1|accum[11]~55 ));
// synopsys translate_off
defparam \u1|accum[11]~54 .lut_mask = 16'h692B;
defparam \u1|accum[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N23
dffeas \u1|accum[11] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[11] .is_wysiwyg = "true";
defparam \u1|accum[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N24
cycloneive_lcell_comb \u1|accum[12]~56 (
// Equation(s):
// \u1|accum[12]~56_combout  = (\u1|accum [12] & (\u1|accum[11]~55  $ (GND))) # (!\u1|accum [12] & (!\u1|accum[11]~55  & VCC))
// \u1|accum[12]~57  = CARRY((\u1|accum [12] & !\u1|accum[11]~55 ))

	.dataa(gnd),
	.datab(\u1|accum [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[11]~55 ),
	.combout(\u1|accum[12]~56_combout ),
	.cout(\u1|accum[12]~57 ));
// synopsys translate_off
defparam \u1|accum[12]~56 .lut_mask = 16'hC30C;
defparam \u1|accum[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N25
dffeas \u1|accum[12] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[12] .is_wysiwyg = "true";
defparam \u1|accum[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N26
cycloneive_lcell_comb \u1|accum[13]~58 (
// Equation(s):
// \u1|accum[13]~58_combout  = (\u1|accum [13] & (!\u1|accum[12]~57 )) # (!\u1|accum [13] & ((\u1|accum[12]~57 ) # (GND)))
// \u1|accum[13]~59  = CARRY((!\u1|accum[12]~57 ) # (!\u1|accum [13]))

	.dataa(\u1|accum [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[12]~57 ),
	.combout(\u1|accum[13]~58_combout ),
	.cout(\u1|accum[13]~59 ));
// synopsys translate_off
defparam \u1|accum[13]~58 .lut_mask = 16'h5A5F;
defparam \u1|accum[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N27
dffeas \u1|accum[13] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[13] .is_wysiwyg = "true";
defparam \u1|accum[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N28
cycloneive_lcell_comb \u1|accum[14]~60 (
// Equation(s):
// \u1|accum[14]~60_combout  = ((\u1|sampl_speed [0] $ (\u1|accum [14] $ (\u1|accum[13]~59 )))) # (GND)
// \u1|accum[14]~61  = CARRY((\u1|sampl_speed [0] & (\u1|accum [14] & !\u1|accum[13]~59 )) # (!\u1|sampl_speed [0] & ((\u1|accum [14]) # (!\u1|accum[13]~59 ))))

	.dataa(\u1|sampl_speed [0]),
	.datab(\u1|accum [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[13]~59 ),
	.combout(\u1|accum[14]~60_combout ),
	.cout(\u1|accum[14]~61 ));
// synopsys translate_off
defparam \u1|accum[14]~60 .lut_mask = 16'h964D;
defparam \u1|accum[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N29
dffeas \u1|accum[14] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[14] .is_wysiwyg = "true";
defparam \u1|accum[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N30
cycloneive_lcell_comb \u1|accum[15]~62 (
// Equation(s):
// \u1|accum[15]~62_combout  = (\u1|accum [15] & (!\u1|accum[14]~61 )) # (!\u1|accum [15] & ((\u1|accum[14]~61 ) # (GND)))
// \u1|accum[15]~63  = CARRY((!\u1|accum[14]~61 ) # (!\u1|accum [15]))

	.dataa(\u1|accum [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[14]~61 ),
	.combout(\u1|accum[15]~62_combout ),
	.cout(\u1|accum[15]~63 ));
// synopsys translate_off
defparam \u1|accum[15]~62 .lut_mask = 16'h5A5F;
defparam \u1|accum[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y21_N31
dffeas \u1|accum[15] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[15] .is_wysiwyg = "true";
defparam \u1|accum[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N0
cycloneive_lcell_comb \u1|accum[16]~64 (
// Equation(s):
// \u1|accum[16]~64_combout  = ((\u1|accum [16] $ (\u1|sampl_speed [0] $ (\u1|accum[15]~63 )))) # (GND)
// \u1|accum[16]~65  = CARRY((\u1|accum [16] & ((!\u1|accum[15]~63 ) # (!\u1|sampl_speed [0]))) # (!\u1|accum [16] & (!\u1|sampl_speed [0] & !\u1|accum[15]~63 )))

	.dataa(\u1|accum [16]),
	.datab(\u1|sampl_speed [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[15]~63 ),
	.combout(\u1|accum[16]~64_combout ),
	.cout(\u1|accum[16]~65 ));
// synopsys translate_off
defparam \u1|accum[16]~64 .lut_mask = 16'h962B;
defparam \u1|accum[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y20_N1
dffeas \u1|accum[16] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[16] .is_wysiwyg = "true";
defparam \u1|accum[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N2
cycloneive_lcell_comb \u1|accum[17]~66 (
// Equation(s):
// \u1|accum[17]~66_combout  = (\u1|accum [17] & ((\u1|sampl_speed [0] & (!\u1|accum[16]~65 )) # (!\u1|sampl_speed [0] & (\u1|accum[16]~65  & VCC)))) # (!\u1|accum [17] & ((\u1|sampl_speed [0] & ((\u1|accum[16]~65 ) # (GND))) # (!\u1|sampl_speed [0] & 
// (!\u1|accum[16]~65 ))))
// \u1|accum[17]~67  = CARRY((\u1|accum [17] & (\u1|sampl_speed [0] & !\u1|accum[16]~65 )) # (!\u1|accum [17] & ((\u1|sampl_speed [0]) # (!\u1|accum[16]~65 ))))

	.dataa(\u1|accum [17]),
	.datab(\u1|sampl_speed [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[16]~65 ),
	.combout(\u1|accum[17]~66_combout ),
	.cout(\u1|accum[17]~67 ));
// synopsys translate_off
defparam \u1|accum[17]~66 .lut_mask = 16'h694D;
defparam \u1|accum[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y20_N3
dffeas \u1|accum[17] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[17] .is_wysiwyg = "true";
defparam \u1|accum[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N4
cycloneive_lcell_comb \u1|accum[18]~68 (
// Equation(s):
// \u1|accum[18]~68_combout  = ((\u1|accum [18] $ (\u1|sampl_speed [0] $ (\u1|accum[17]~67 )))) # (GND)
// \u1|accum[18]~69  = CARRY((\u1|accum [18] & ((!\u1|accum[17]~67 ) # (!\u1|sampl_speed [0]))) # (!\u1|accum [18] & (!\u1|sampl_speed [0] & !\u1|accum[17]~67 )))

	.dataa(\u1|accum [18]),
	.datab(\u1|sampl_speed [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[17]~67 ),
	.combout(\u1|accum[18]~68_combout ),
	.cout(\u1|accum[18]~69 ));
// synopsys translate_off
defparam \u1|accum[18]~68 .lut_mask = 16'h962B;
defparam \u1|accum[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y20_N5
dffeas \u1|accum[18] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[18] .is_wysiwyg = "true";
defparam \u1|accum[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N6
cycloneive_lcell_comb \u1|accum[19]~70 (
// Equation(s):
// \u1|accum[19]~70_combout  = (\u1|accum [19] & (!\u1|accum[18]~69 )) # (!\u1|accum [19] & ((\u1|accum[18]~69 ) # (GND)))
// \u1|accum[19]~71  = CARRY((!\u1|accum[18]~69 ) # (!\u1|accum [19]))

	.dataa(\u1|accum [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[18]~69 ),
	.combout(\u1|accum[19]~70_combout ),
	.cout(\u1|accum[19]~71 ));
// synopsys translate_off
defparam \u1|accum[19]~70 .lut_mask = 16'h5A5F;
defparam \u1|accum[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y20_N7
dffeas \u1|accum[19] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[19] .is_wysiwyg = "true";
defparam \u1|accum[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N8
cycloneive_lcell_comb \u1|accum[20]~72 (
// Equation(s):
// \u1|accum[20]~72_combout  = (\u1|accum [20] & (\u1|accum[19]~71  $ (GND))) # (!\u1|accum [20] & (!\u1|accum[19]~71  & VCC))
// \u1|accum[20]~73  = CARRY((\u1|accum [20] & !\u1|accum[19]~71 ))

	.dataa(gnd),
	.datab(\u1|accum [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[19]~71 ),
	.combout(\u1|accum[20]~72_combout ),
	.cout(\u1|accum[20]~73 ));
// synopsys translate_off
defparam \u1|accum[20]~72 .lut_mask = 16'hC30C;
defparam \u1|accum[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y20_N9
dffeas \u1|accum[20] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[20] .is_wysiwyg = "true";
defparam \u1|accum[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N10
cycloneive_lcell_comb \u1|accum[21]~74 (
// Equation(s):
// \u1|accum[21]~74_combout  = (\u1|accum [21] & (!\u1|accum[20]~73 )) # (!\u1|accum [21] & ((\u1|accum[20]~73 ) # (GND)))
// \u1|accum[21]~75  = CARRY((!\u1|accum[20]~73 ) # (!\u1|accum [21]))

	.dataa(\u1|accum [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[20]~73 ),
	.combout(\u1|accum[21]~74_combout ),
	.cout(\u1|accum[21]~75 ));
// synopsys translate_off
defparam \u1|accum[21]~74 .lut_mask = 16'h5A5F;
defparam \u1|accum[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y20_N11
dffeas \u1|accum[21] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[21] .is_wysiwyg = "true";
defparam \u1|accum[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N12
cycloneive_lcell_comb \u1|accum[22]~76 (
// Equation(s):
// \u1|accum[22]~76_combout  = (\u1|accum [22] & (\u1|accum[21]~75  $ (GND))) # (!\u1|accum [22] & (!\u1|accum[21]~75  & VCC))
// \u1|accum[22]~77  = CARRY((\u1|accum [22] & !\u1|accum[21]~75 ))

	.dataa(\u1|accum [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[21]~75 ),
	.combout(\u1|accum[22]~76_combout ),
	.cout(\u1|accum[22]~77 ));
// synopsys translate_off
defparam \u1|accum[22]~76 .lut_mask = 16'hA50A;
defparam \u1|accum[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y20_N13
dffeas \u1|accum[22] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[22] .is_wysiwyg = "true";
defparam \u1|accum[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N14
cycloneive_lcell_comb \u1|accum[23]~78 (
// Equation(s):
// \u1|accum[23]~78_combout  = (\u1|accum [23] & (!\u1|accum[22]~77 )) # (!\u1|accum [23] & ((\u1|accum[22]~77 ) # (GND)))
// \u1|accum[23]~79  = CARRY((!\u1|accum[22]~77 ) # (!\u1|accum [23]))

	.dataa(gnd),
	.datab(\u1|accum [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[22]~77 ),
	.combout(\u1|accum[23]~78_combout ),
	.cout(\u1|accum[23]~79 ));
// synopsys translate_off
defparam \u1|accum[23]~78 .lut_mask = 16'h3C3F;
defparam \u1|accum[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y20_N15
dffeas \u1|accum[23] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[23] .is_wysiwyg = "true";
defparam \u1|accum[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N16
cycloneive_lcell_comb \u1|accum[24]~80 (
// Equation(s):
// \u1|accum[24]~80_combout  = (\u1|accum [24] & (\u1|accum[23]~79  $ (GND))) # (!\u1|accum [24] & (!\u1|accum[23]~79  & VCC))
// \u1|accum[24]~81  = CARRY((\u1|accum [24] & !\u1|accum[23]~79 ))

	.dataa(gnd),
	.datab(\u1|accum [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[23]~79 ),
	.combout(\u1|accum[24]~80_combout ),
	.cout(\u1|accum[24]~81 ));
// synopsys translate_off
defparam \u1|accum[24]~80 .lut_mask = 16'hC30C;
defparam \u1|accum[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y20_N17
dffeas \u1|accum[24] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[24] .is_wysiwyg = "true";
defparam \u1|accum[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N18
cycloneive_lcell_comb \u1|accum[25]~82 (
// Equation(s):
// \u1|accum[25]~82_combout  = (\u1|accum [25] & (!\u1|accum[24]~81 )) # (!\u1|accum [25] & ((\u1|accum[24]~81 ) # (GND)))
// \u1|accum[25]~83  = CARRY((!\u1|accum[24]~81 ) # (!\u1|accum [25]))

	.dataa(gnd),
	.datab(\u1|accum [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[24]~81 ),
	.combout(\u1|accum[25]~82_combout ),
	.cout(\u1|accum[25]~83 ));
// synopsys translate_off
defparam \u1|accum[25]~82 .lut_mask = 16'h3C3F;
defparam \u1|accum[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y20_N19
dffeas \u1|accum[25] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[25] .is_wysiwyg = "true";
defparam \u1|accum[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N20
cycloneive_lcell_comb \u1|accum[26]~84 (
// Equation(s):
// \u1|accum[26]~84_combout  = (\u1|accum [26] & (\u1|accum[25]~83  $ (GND))) # (!\u1|accum [26] & (!\u1|accum[25]~83  & VCC))
// \u1|accum[26]~85  = CARRY((\u1|accum [26] & !\u1|accum[25]~83 ))

	.dataa(gnd),
	.datab(\u1|accum [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[25]~83 ),
	.combout(\u1|accum[26]~84_combout ),
	.cout(\u1|accum[26]~85 ));
// synopsys translate_off
defparam \u1|accum[26]~84 .lut_mask = 16'hC30C;
defparam \u1|accum[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y20_N21
dffeas \u1|accum[26] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[26] .is_wysiwyg = "true";
defparam \u1|accum[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N22
cycloneive_lcell_comb \u1|accum[27]~86 (
// Equation(s):
// \u1|accum[27]~86_combout  = (\u1|accum [27] & (!\u1|accum[26]~85 )) # (!\u1|accum [27] & ((\u1|accum[26]~85 ) # (GND)))
// \u1|accum[27]~87  = CARRY((!\u1|accum[26]~85 ) # (!\u1|accum [27]))

	.dataa(\u1|accum [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[26]~85 ),
	.combout(\u1|accum[27]~86_combout ),
	.cout(\u1|accum[27]~87 ));
// synopsys translate_off
defparam \u1|accum[27]~86 .lut_mask = 16'h5A5F;
defparam \u1|accum[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y20_N23
dffeas \u1|accum[27] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[27] .is_wysiwyg = "true";
defparam \u1|accum[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N24
cycloneive_lcell_comb \u1|accum[28]~88 (
// Equation(s):
// \u1|accum[28]~88_combout  = (\u1|accum [28] & (\u1|accum[27]~87  $ (GND))) # (!\u1|accum [28] & (!\u1|accum[27]~87  & VCC))
// \u1|accum[28]~89  = CARRY((\u1|accum [28] & !\u1|accum[27]~87 ))

	.dataa(gnd),
	.datab(\u1|accum [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[27]~87 ),
	.combout(\u1|accum[28]~88_combout ),
	.cout(\u1|accum[28]~89 ));
// synopsys translate_off
defparam \u1|accum[28]~88 .lut_mask = 16'hC30C;
defparam \u1|accum[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y20_N25
dffeas \u1|accum[28] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[28] .is_wysiwyg = "true";
defparam \u1|accum[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N26
cycloneive_lcell_comb \u1|accum[29]~90 (
// Equation(s):
// \u1|accum[29]~90_combout  = (\u1|accum [29] & (!\u1|accum[28]~89 )) # (!\u1|accum [29] & ((\u1|accum[28]~89 ) # (GND)))
// \u1|accum[29]~91  = CARRY((!\u1|accum[28]~89 ) # (!\u1|accum [29]))

	.dataa(\u1|accum [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[28]~89 ),
	.combout(\u1|accum[29]~90_combout ),
	.cout(\u1|accum[29]~91 ));
// synopsys translate_off
defparam \u1|accum[29]~90 .lut_mask = 16'h5A5F;
defparam \u1|accum[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y20_N27
dffeas \u1|accum[29] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[29] .is_wysiwyg = "true";
defparam \u1|accum[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N28
cycloneive_lcell_comb \u1|accum[30]~92 (
// Equation(s):
// \u1|accum[30]~92_combout  = (\u1|accum [30] & (\u1|accum[29]~91  $ (GND))) # (!\u1|accum [30] & (!\u1|accum[29]~91  & VCC))
// \u1|accum[30]~93  = CARRY((\u1|accum [30] & !\u1|accum[29]~91 ))

	.dataa(gnd),
	.datab(\u1|accum [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|accum[29]~91 ),
	.combout(\u1|accum[30]~92_combout ),
	.cout(\u1|accum[30]~93 ));
// synopsys translate_off
defparam \u1|accum[30]~92 .lut_mask = 16'hC30C;
defparam \u1|accum[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y20_N29
dffeas \u1|accum[30] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[30] .is_wysiwyg = "true";
defparam \u1|accum[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N30
cycloneive_lcell_comb \u1|accum[31]~94 (
// Equation(s):
// \u1|accum[31]~94_combout  = \u1|accum [31] $ (\u1|accum[30]~93 )

	.dataa(\u1|accum [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|accum[30]~93 ),
	.combout(\u1|accum[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \u1|accum[31]~94 .lut_mask = 16'h5A5A;
defparam \u1|accum[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y20_N31
dffeas \u1|accum[31] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|accum[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|accum [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|accum[31] .is_wysiwyg = "true";
defparam \u1|accum[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N25
dffeas \u1|front1[0] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|accum [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|front1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|front1[0] .is_wysiwyg = "true";
defparam \u1|front1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N8
cycloneive_lcell_comb \u1|front1[1]~feeder (
// Equation(s):
// \u1|front1[1]~feeder_combout  = \u1|front1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|front1 [0]),
	.cin(gnd),
	.combout(\u1|front1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|front1[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|front1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N9
dffeas \u1|front1[1] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|front1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|front1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|front1[1] .is_wysiwyg = "true";
defparam \u1|front1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y20_N27
dffeas \u1|front1[2] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|front1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|front1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|front1[2] .is_wysiwyg = "true";
defparam \u1|front1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N26
cycloneive_lcell_comb \u1|Equal1~0 (
// Equation(s):
// \u1|Equal1~0_combout  = (!\u1|front1 [1] & (!\u1|front1 [2] & \u1|front1 [0]))

	.dataa(gnd),
	.datab(\u1|front1 [1]),
	.datac(\u1|front1 [2]),
	.datad(\u1|front1 [0]),
	.cin(gnd),
	.combout(\u1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal1~0 .lut_mask = 16'h0300;
defparam \u1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N29
dffeas \u1|reg_adr_rom[14] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|reg_adr_rom[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|reg_adr_rom [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|reg_adr_rom[14] .is_wysiwyg = "true";
defparam \u1|reg_adr_rom[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \u1|reg_adr_rom[15]~46 (
// Equation(s):
// \u1|reg_adr_rom[15]~46_combout  = \u1|reg_adr_rom [15] $ (\u1|reg_adr_rom[14]~45 )

	.dataa(\u1|reg_adr_rom [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|reg_adr_rom[14]~45 ),
	.combout(\u1|reg_adr_rom[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u1|reg_adr_rom[15]~46 .lut_mask = 16'h5A5A;
defparam \u1|reg_adr_rom[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N31
dffeas \u1|reg_adr_rom[15] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|reg_adr_rom[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|reg_adr_rom [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|reg_adr_rom[15] .is_wysiwyg = "true";
defparam \u1|reg_adr_rom[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneive_lcell_comb \u1|LessThan0~4 (
// Equation(s):
// \u1|LessThan0~4_combout  = (\u1|reg_adr_rom [15]) # ((\u1|reg_adr_rom [14]) # ((\u1|LessThan0~3_combout  & \u1|reg_adr_rom [13])))

	.dataa(\u1|LessThan0~3_combout ),
	.datab(\u1|reg_adr_rom [13]),
	.datac(\u1|reg_adr_rom [15]),
	.datad(\u1|reg_adr_rom [14]),
	.cin(gnd),
	.combout(\u1|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|LessThan0~4 .lut_mask = 16'hFFF8;
defparam \u1|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N1
dffeas \u1|reg_adr_rom[0] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|reg_adr_rom[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|reg_adr_rom [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|reg_adr_rom[0] .is_wysiwyg = "true";
defparam \u1|reg_adr_rom[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \u1|reg_adr_rom[1]~18 (
// Equation(s):
// \u1|reg_adr_rom[1]~18_combout  = (\u1|reg_adr_rom [1] & (!\u1|reg_adr_rom[0]~17 )) # (!\u1|reg_adr_rom [1] & ((\u1|reg_adr_rom[0]~17 ) # (GND)))
// \u1|reg_adr_rom[1]~19  = CARRY((!\u1|reg_adr_rom[0]~17 ) # (!\u1|reg_adr_rom [1]))

	.dataa(gnd),
	.datab(\u1|reg_adr_rom [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|reg_adr_rom[0]~17 ),
	.combout(\u1|reg_adr_rom[1]~18_combout ),
	.cout(\u1|reg_adr_rom[1]~19 ));
// synopsys translate_off
defparam \u1|reg_adr_rom[1]~18 .lut_mask = 16'h3C3F;
defparam \u1|reg_adr_rom[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N3
dffeas \u1|reg_adr_rom[1] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|reg_adr_rom[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|reg_adr_rom [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|reg_adr_rom[1] .is_wysiwyg = "true";
defparam \u1|reg_adr_rom[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \u1|reg_adr_rom[2]~20 (
// Equation(s):
// \u1|reg_adr_rom[2]~20_combout  = (\u1|reg_adr_rom [2] & (\u1|reg_adr_rom[1]~19  $ (GND))) # (!\u1|reg_adr_rom [2] & (!\u1|reg_adr_rom[1]~19  & VCC))
// \u1|reg_adr_rom[2]~21  = CARRY((\u1|reg_adr_rom [2] & !\u1|reg_adr_rom[1]~19 ))

	.dataa(gnd),
	.datab(\u1|reg_adr_rom [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|reg_adr_rom[1]~19 ),
	.combout(\u1|reg_adr_rom[2]~20_combout ),
	.cout(\u1|reg_adr_rom[2]~21 ));
// synopsys translate_off
defparam \u1|reg_adr_rom[2]~20 .lut_mask = 16'hC30C;
defparam \u1|reg_adr_rom[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N5
dffeas \u1|reg_adr_rom[2] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|reg_adr_rom[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|reg_adr_rom [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|reg_adr_rom[2] .is_wysiwyg = "true";
defparam \u1|reg_adr_rom[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \u1|reg_adr_rom[3]~22 (
// Equation(s):
// \u1|reg_adr_rom[3]~22_combout  = (\u1|reg_adr_rom [3] & (!\u1|reg_adr_rom[2]~21 )) # (!\u1|reg_adr_rom [3] & ((\u1|reg_adr_rom[2]~21 ) # (GND)))
// \u1|reg_adr_rom[3]~23  = CARRY((!\u1|reg_adr_rom[2]~21 ) # (!\u1|reg_adr_rom [3]))

	.dataa(\u1|reg_adr_rom [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|reg_adr_rom[2]~21 ),
	.combout(\u1|reg_adr_rom[3]~22_combout ),
	.cout(\u1|reg_adr_rom[3]~23 ));
// synopsys translate_off
defparam \u1|reg_adr_rom[3]~22 .lut_mask = 16'h5A5F;
defparam \u1|reg_adr_rom[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N7
dffeas \u1|reg_adr_rom[3] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|reg_adr_rom[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|reg_adr_rom [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|reg_adr_rom[3] .is_wysiwyg = "true";
defparam \u1|reg_adr_rom[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \u1|reg_adr_rom[4]~24 (
// Equation(s):
// \u1|reg_adr_rom[4]~24_combout  = (\u1|reg_adr_rom [4] & (\u1|reg_adr_rom[3]~23  $ (GND))) # (!\u1|reg_adr_rom [4] & (!\u1|reg_adr_rom[3]~23  & VCC))
// \u1|reg_adr_rom[4]~25  = CARRY((\u1|reg_adr_rom [4] & !\u1|reg_adr_rom[3]~23 ))

	.dataa(gnd),
	.datab(\u1|reg_adr_rom [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|reg_adr_rom[3]~23 ),
	.combout(\u1|reg_adr_rom[4]~24_combout ),
	.cout(\u1|reg_adr_rom[4]~25 ));
// synopsys translate_off
defparam \u1|reg_adr_rom[4]~24 .lut_mask = 16'hC30C;
defparam \u1|reg_adr_rom[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N9
dffeas \u1|reg_adr_rom[4] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|reg_adr_rom[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|reg_adr_rom [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|reg_adr_rom[4] .is_wysiwyg = "true";
defparam \u1|reg_adr_rom[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \u1|reg_adr_rom[5]~26 (
// Equation(s):
// \u1|reg_adr_rom[5]~26_combout  = (\u1|reg_adr_rom [5] & (!\u1|reg_adr_rom[4]~25 )) # (!\u1|reg_adr_rom [5] & ((\u1|reg_adr_rom[4]~25 ) # (GND)))
// \u1|reg_adr_rom[5]~27  = CARRY((!\u1|reg_adr_rom[4]~25 ) # (!\u1|reg_adr_rom [5]))

	.dataa(\u1|reg_adr_rom [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|reg_adr_rom[4]~25 ),
	.combout(\u1|reg_adr_rom[5]~26_combout ),
	.cout(\u1|reg_adr_rom[5]~27 ));
// synopsys translate_off
defparam \u1|reg_adr_rom[5]~26 .lut_mask = 16'h5A5F;
defparam \u1|reg_adr_rom[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N11
dffeas \u1|reg_adr_rom[5] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|reg_adr_rom[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|reg_adr_rom [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|reg_adr_rom[5] .is_wysiwyg = "true";
defparam \u1|reg_adr_rom[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \u1|reg_adr_rom[6]~28 (
// Equation(s):
// \u1|reg_adr_rom[6]~28_combout  = (\u1|reg_adr_rom [6] & (\u1|reg_adr_rom[5]~27  $ (GND))) # (!\u1|reg_adr_rom [6] & (!\u1|reg_adr_rom[5]~27  & VCC))
// \u1|reg_adr_rom[6]~29  = CARRY((\u1|reg_adr_rom [6] & !\u1|reg_adr_rom[5]~27 ))

	.dataa(\u1|reg_adr_rom [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|reg_adr_rom[5]~27 ),
	.combout(\u1|reg_adr_rom[6]~28_combout ),
	.cout(\u1|reg_adr_rom[6]~29 ));
// synopsys translate_off
defparam \u1|reg_adr_rom[6]~28 .lut_mask = 16'hA50A;
defparam \u1|reg_adr_rom[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N13
dffeas \u1|reg_adr_rom[6] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|reg_adr_rom[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|reg_adr_rom [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|reg_adr_rom[6] .is_wysiwyg = "true";
defparam \u1|reg_adr_rom[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneive_lcell_comb \u1|reg_adr_rom[7]~30 (
// Equation(s):
// \u1|reg_adr_rom[7]~30_combout  = (\u1|reg_adr_rom [7] & (!\u1|reg_adr_rom[6]~29 )) # (!\u1|reg_adr_rom [7] & ((\u1|reg_adr_rom[6]~29 ) # (GND)))
// \u1|reg_adr_rom[7]~31  = CARRY((!\u1|reg_adr_rom[6]~29 ) # (!\u1|reg_adr_rom [7]))

	.dataa(gnd),
	.datab(\u1|reg_adr_rom [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|reg_adr_rom[6]~29 ),
	.combout(\u1|reg_adr_rom[7]~30_combout ),
	.cout(\u1|reg_adr_rom[7]~31 ));
// synopsys translate_off
defparam \u1|reg_adr_rom[7]~30 .lut_mask = 16'h3C3F;
defparam \u1|reg_adr_rom[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N15
dffeas \u1|reg_adr_rom[7] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|reg_adr_rom[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|reg_adr_rom [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|reg_adr_rom[7] .is_wysiwyg = "true";
defparam \u1|reg_adr_rom[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \u1|reg_adr_rom[8]~32 (
// Equation(s):
// \u1|reg_adr_rom[8]~32_combout  = (\u1|reg_adr_rom [8] & (\u1|reg_adr_rom[7]~31  $ (GND))) # (!\u1|reg_adr_rom [8] & (!\u1|reg_adr_rom[7]~31  & VCC))
// \u1|reg_adr_rom[8]~33  = CARRY((\u1|reg_adr_rom [8] & !\u1|reg_adr_rom[7]~31 ))

	.dataa(gnd),
	.datab(\u1|reg_adr_rom [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|reg_adr_rom[7]~31 ),
	.combout(\u1|reg_adr_rom[8]~32_combout ),
	.cout(\u1|reg_adr_rom[8]~33 ));
// synopsys translate_off
defparam \u1|reg_adr_rom[8]~32 .lut_mask = 16'hC30C;
defparam \u1|reg_adr_rom[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N17
dffeas \u1|reg_adr_rom[8] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|reg_adr_rom[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|reg_adr_rom [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|reg_adr_rom[8] .is_wysiwyg = "true";
defparam \u1|reg_adr_rom[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \u1|reg_adr_rom[9]~34 (
// Equation(s):
// \u1|reg_adr_rom[9]~34_combout  = (\u1|reg_adr_rom [9] & (!\u1|reg_adr_rom[8]~33 )) # (!\u1|reg_adr_rom [9] & ((\u1|reg_adr_rom[8]~33 ) # (GND)))
// \u1|reg_adr_rom[9]~35  = CARRY((!\u1|reg_adr_rom[8]~33 ) # (!\u1|reg_adr_rom [9]))

	.dataa(gnd),
	.datab(\u1|reg_adr_rom [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|reg_adr_rom[8]~33 ),
	.combout(\u1|reg_adr_rom[9]~34_combout ),
	.cout(\u1|reg_adr_rom[9]~35 ));
// synopsys translate_off
defparam \u1|reg_adr_rom[9]~34 .lut_mask = 16'h3C3F;
defparam \u1|reg_adr_rom[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N19
dffeas \u1|reg_adr_rom[9] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|reg_adr_rom[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|reg_adr_rom [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|reg_adr_rom[9] .is_wysiwyg = "true";
defparam \u1|reg_adr_rom[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \u1|reg_adr_rom[10]~36 (
// Equation(s):
// \u1|reg_adr_rom[10]~36_combout  = (\u1|reg_adr_rom [10] & (\u1|reg_adr_rom[9]~35  $ (GND))) # (!\u1|reg_adr_rom [10] & (!\u1|reg_adr_rom[9]~35  & VCC))
// \u1|reg_adr_rom[10]~37  = CARRY((\u1|reg_adr_rom [10] & !\u1|reg_adr_rom[9]~35 ))

	.dataa(gnd),
	.datab(\u1|reg_adr_rom [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|reg_adr_rom[9]~35 ),
	.combout(\u1|reg_adr_rom[10]~36_combout ),
	.cout(\u1|reg_adr_rom[10]~37 ));
// synopsys translate_off
defparam \u1|reg_adr_rom[10]~36 .lut_mask = 16'hC30C;
defparam \u1|reg_adr_rom[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N21
dffeas \u1|reg_adr_rom[10] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|reg_adr_rom[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|reg_adr_rom [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|reg_adr_rom[10] .is_wysiwyg = "true";
defparam \u1|reg_adr_rom[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \u1|reg_adr_rom[11]~38 (
// Equation(s):
// \u1|reg_adr_rom[11]~38_combout  = (\u1|reg_adr_rom [11] & (!\u1|reg_adr_rom[10]~37 )) # (!\u1|reg_adr_rom [11] & ((\u1|reg_adr_rom[10]~37 ) # (GND)))
// \u1|reg_adr_rom[11]~39  = CARRY((!\u1|reg_adr_rom[10]~37 ) # (!\u1|reg_adr_rom [11]))

	.dataa(\u1|reg_adr_rom [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|reg_adr_rom[10]~37 ),
	.combout(\u1|reg_adr_rom[11]~38_combout ),
	.cout(\u1|reg_adr_rom[11]~39 ));
// synopsys translate_off
defparam \u1|reg_adr_rom[11]~38 .lut_mask = 16'h5A5F;
defparam \u1|reg_adr_rom[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N23
dffeas \u1|reg_adr_rom[11] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|reg_adr_rom[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|reg_adr_rom [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|reg_adr_rom[11] .is_wysiwyg = "true";
defparam \u1|reg_adr_rom[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \u1|reg_adr_rom[12]~40 (
// Equation(s):
// \u1|reg_adr_rom[12]~40_combout  = (\u1|reg_adr_rom [12] & (\u1|reg_adr_rom[11]~39  $ (GND))) # (!\u1|reg_adr_rom [12] & (!\u1|reg_adr_rom[11]~39  & VCC))
// \u1|reg_adr_rom[12]~41  = CARRY((\u1|reg_adr_rom [12] & !\u1|reg_adr_rom[11]~39 ))

	.dataa(gnd),
	.datab(\u1|reg_adr_rom [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|reg_adr_rom[11]~39 ),
	.combout(\u1|reg_adr_rom[12]~40_combout ),
	.cout(\u1|reg_adr_rom[12]~41 ));
// synopsys translate_off
defparam \u1|reg_adr_rom[12]~40 .lut_mask = 16'hC30C;
defparam \u1|reg_adr_rom[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N25
dffeas \u1|reg_adr_rom[12] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|reg_adr_rom[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|reg_adr_rom [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|reg_adr_rom[12] .is_wysiwyg = "true";
defparam \u1|reg_adr_rom[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N27
dffeas \u1|reg_adr_rom[13] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|reg_adr_rom[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\u1|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|reg_adr_rom [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|reg_adr_rom[13] .is_wysiwyg = "true";
defparam \u1|reg_adr_rom[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y28_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000008007C01F007E01F807E01F807E00FC03F00FE03F80FE03F80FE03F807F00FC03F80FE03F80FE03F80FE03F80FE03F807E01F807E01F807E01F807E01F807E01F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'hF80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F807E01F807E01F807E01F807F01FC07F01FC07F01FC07F01FC07F01FC03F80FE03F80FE03F80FE03F807000000000000000000000000000000000000000000000000000000000000006000800200080020000000001F007E01F807E01F807E01F807F00FE03F80FE03F80FE03F80FE01FC03F80FE03F80FE03F80FE03F80FE01F807E01F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F807E01F807E01F807E01F80FE01FC07F01FC07F01FC07F01FC07F00FE03F80FE03F80FE03F80FE01F000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y26_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFE7FF07FC1FF03FC0FF03FC0FF03FE07F80FE03F80FE03F80FE03F80FF01FE07F80FE03F80FE03F80FE03F80FE03F80FF03FC0FF03FC0FF03FC0FF03FC0FF03FC0FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h3F80FE03F80FE03F80FE03F80FE03F80FF03FC0FF03FC0FF03FC0FF01FC07F01FC07F01FC07F01FC07F01FC07F80FE03F80FE03F80FE03FC0FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF3FF83FE0FF81FE07F81FE07F81FF03FC07F01FC07F01FC07F01FC07F80FF03FC07F01FC07F01FC07F01FC07F01FC07F81FE07F81FE07F81FE07F81FE07F81FE07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hF01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F81FE07F81FE07F81FE07F80FE03F80FE03F80FE03F80FE03F80FE03FC07F01FC07F01FC07F01FC07F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFE7FF9FFE7FFDFFF7FFFFFE0FF81FE07F81FE07F81FE07F80FF01FC07F01FC07F01FC07F01FE03FC07F01FC07F01FC07F01FC07F01FE07F81FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFC07F81FE07F81FE07F81FE07F01FE03F80FE03F80FE03F80FE03F80FF01FC07F01FC07F01FC07F01FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FF8FFE7FF8FFE7FF9FFF7FF83FE07F81FE07F81FE07F81FE03FC07F01FC07F01FC07F01FC07F80FF01FC07F01FC07F01FC07F01FC07F81FE07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FE07F81FE07F01FC07F01FC07F80FE03F80FE03F80FE03F80FE03FC07F01FC07F01FC07F01FC07F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneive_lcell_comb \rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \u1|reg_adr_rom [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|reg_adr_rom [13]),
	.cin(gnd),
	.combout(\rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N19
dffeas \rom_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rom_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneive_lcell_comb \rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \rom_inst|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N1
dffeas \rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y16_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000004001800F803E00FC03F00FC03F00FC01F807F01FC07F01FC07F01FC07F00FE01F807F01FC07F01FC07F01FC07F01FC07F00FC03F00FC03F00FC03F00FC03F00FC03F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01F;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hC07F01FC07F01FC07F01FC07F01FC07F00FC03F00FC03F00FC03F00FE03F80FE03F80FE03F80FE03F80FE03F807F01FC07F01FC07F01FC03F00F0000000000000000000000000000000000000000000000000000000000000000000000000000008000000C007C01F007E01F807E01F807E00FC03F80FE03F80FE03F80FE03F807F00FC03F80FE03F80FE03F80FE03F80FE03F807E01F807E01F807E01F807E01F807E01F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F8;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h0FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F807E01F807E01F807E01F807F01FC07F01FC07F01FC07F01FC07F01FC03F80FE03F80FE03F80FE03F807000000000000000000000000000000000000000000000000000000000000006001800600180020008000001F007E01F807E01F807E01F807F00FE03F80FE03F80FE03F80FE01FC03F80FE03F80FE03F80FE03F80FE01F807E03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h03F807E01F807E01F807E01F80FE01FC07F01FC07F01FC07F01FC07F00FE03F80FE03F80FE03F80FE01F000000000000000000000000000000000000000000000000000000000000018007001800700180060008007C01F807E01F807E01F807E01FC03F80FE03F80FE03F80FE03F807F00FE03F80FE03F80FE03F80FE03F807E01F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE01F807E01F80FE03F80FE03F807F01FC07F01FC07F01FC07F01FC03F80FE03F80FE03F80FE03F807C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[3][7]~12 (
// Equation(s):
// \u1|Mult0|mult_core|romout[3][7]~12_combout  = (\rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ))

	.dataa(gnd),
	.datab(\rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[3][7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[3][7]~12 .lut_mask = 16'h0C00;
defparam \u1|Mult0|mult_core|romout[3][7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y27_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF83FE0FF81FE07F81FE07F81FF03FC0FF01FC07F01FC07F01FC07F80FF03FC07F01FC07F01FC07F01FC07F01FC07F81FE07F81FE07F81FE07F81FE07F81FE07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F81FE07F81FE07F81FE07F80FE03F80FE03F80FE03F80FE03F80FE03FC07F01FC07F01FC07F01FC07F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF7FFDFFF7FFDFFFFFFFFFE0FF81FE07F81FE07F81FE07F80FF01FC07F01FC07F01FC07F01FE03FC07F01FC07F01FC07F01FC07F01FE07F81FE07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07F81FE07F81FE07F81FE07F01FE03F80FE03F80FE03F80FE03F80FF01FC07F01FC07F01FC07F01FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[3][7]~13 (
// Equation(s):
// \u1|Mult0|mult_core|romout[3][7]~13_combout  = (\u1|Mult0|mult_core|romout[3][7]~12_combout ) # ((\rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & (\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout )))

	.dataa(\rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(\u1|Mult0|mult_core|romout[3][7]~12_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[3][7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[3][7]~13 .lut_mask = 16'hECCC;
defparam \u1|Mult0|mult_core|romout[3][7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneive_lcell_comb \rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~2 (
// Equation(s):
// \rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~2_combout  = (\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout )) # 
// (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout )))

	.dataa(\rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~2 .lut_mask = 16'hB8B8;
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cycloneive_lcell_comb \rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~1 (
// Equation(s):
// \rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~1_combout  = (\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # 
// (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )))

	.dataa(\rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~1 .lut_mask = 16'hB8B8;
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF83FE0FF81FE07F81FE07F81FF03FC0FF01FC07F01FC07F01FC07F80FF03FC07F01FC07F01FC07F01FC67F19FC67F99FE67F99FE67F99FE67F99FE67F99FE67F19FC67F19FC67F19FC67F19FC67F19FC67F19FC67F19FC67F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h67F19FC67F19FC67F19FC67F19FC67F19FC67F19FC67F19FC67F19FC67F19FC67F99FE67F99FE67F99FE67F98FE73F9CFE73F9CFE73F9CFE23F80FE03FC07F01FC07F01FC07F01FC07F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF7FFDFFF7FFDFFFFFFFFFE0FF81FE07F81FE07F81FE07F80FF01FC07F01FC07F01FC07F01FE03FC07F01FC07F01FC07F01FC07F19FE67F99FE67F19FC67F19FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC67F99FE67F99FE67F99FE67F19FE63F88FE23F88FE63F9CFE73F80FF01FC07F01FC07F01FC07F01FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X33_Y28_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFE7FF07FC1FF03FC0FF03FC0FF03FE07F80FE03F80FE03F80FE03F80FF01FE07F80FE03F80FE03F80FE03F8CFE33F8CFF33FCCFF33FCCFF33FCCFF33FCCFF33FCCFE33F8CFE33F8CFE33F8CFE33F8CFE33F8CFE33F8CFE33F8CFE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F88FE23F8CFE33F8CFE33F8CFE33F8CFE33F8CFE3;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h3F8CFE33F8CFE33F8CFE33F8CFE33F8CFF33FCCFF33FCCFF33FCCFF31FCE7F39FCE7F39FCE7F39FC47F01FC07F80FE03F80FE03F80FE03FC0FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF3FF83FE0FF81FE07F81FE07F81FF03FC07F01FC07F01FC07F01FC07F80FF03FC07F01FC07F01FC07F11FC67F19FC67F99FE67F99FE67F99FE67F99FE67F99FE67F19FC67F19FC67F19FC67F19FC67F19FC67F19FC67F19FC67F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hF11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC47F11FC67F19FC67F19FC67F19FC67F19FC67F19FC67F19FC67F19FC67F19FC67F19FC67F99FE67F99FE67F99FE67F98FE73F9CFE73F9CFE73F9CFE23F80FE03FC07F01FC07F01FC07F01FC07F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFE7FF9FFE7FFDFFF7FFFFFE0FF81FE07F81FE07F81FE07F80FF01FC07F01FC07F01FC07F01FE03FC07F01FC07F01FC07F01FC07F19FE67F99FC67F19FC67F19FC67F11FC67F19FC47F11FC47F11FC47F11FC67F19FC67F19FC67F19;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hFC67F99FE67F99FE67F99FE67F19FE63F88FE23F98FE63F9CFE73F80FF01FC07F01FC07F01FC07F01FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FF8FFE7FF8FFE7FF9FFF7FF83FE07F81FE07F81FE07F81FE03FC07F01FC07F01FC07F01FC07F80FF01FC07F01FC07F01FC07F01FC67F99FE67F19FC67F19FC67F19FC67F19FC67F11FC47F11FC47F11FC67F19FC67F19FC67F19FC67F19FE67F99FE67F19FC67F19FC67F98FE23F98FE63F98FE73F9CFE03FC07F01FC07F01FC07F01FC07F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneive_lcell_comb \rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0 (
// Equation(s):
// \rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout  = (\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # 
// (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout )))

	.dataa(\rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(gnd),
	.datac(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0 .lut_mask = 16'hAFA0;
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[3][6]~14 (
// Equation(s):
// \u1|Mult0|mult_core|romout[3][6]~14_combout  = (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~2_combout  & (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~1_combout  & 
// \rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout )) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~2_combout  & (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~1_combout ))

	.dataa(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~2_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~1_combout ),
	.datac(gnd),
	.datad(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[3][6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[3][6]~14 .lut_mask = 16'h6644;
defparam \u1|Mult0|mult_core|romout[3][6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF83FE0FF81FE07F81FE07F81FF03FC0FF01FC07F01FC07F01FC0718CC37B05E417D05F417D05F417D059416501940A502940A502940A502940A502940A50394065019406501940650194065019406505941650594165059412D04B412D04B412D04B412D04B412D04B412D04B412D04B412D04B412D04B412D04B412D04B412D04B412D04B412D04B412D04B412D04B412D04B416D04B412D04B412D04B412D04B412D04B416D04B412D05B416D05B416D04B412D05B416D05B416D05B416D05B416D05B416D05B416D05B416D05B416D05B416D05;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h941650594165059416505941650594165059416501940650194065019406501940A502940A502940A5029C0A6028A0A2828A0A2828A0A282DA0BE82739C07F01FC07F01FC07F01FC07F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF7FFDFFF7FFDFFFFFFFFFE0FF81FE07F81FE07F81FE07F80FF01FC07F01FC07F01FC07F01FE7B05F417D05F417D05F417905E416502940A50394125049412504B412D04B416D05B416D05B416D05B416D05B416D05B416D05B416D04940A502940A502940A50294065029A0B682DA0B6829A0A2828A0BEC701FC07F01FC07F01FC07F01FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X33_Y29_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFE7FF07FC1FF03FC0FF03FC0FF03FE07F80FE03F80FE03F80FE03F80E31986F60BC82FA0BE82FA0BE82FA0B282CA032814A052814A052814A052814A052814A05280CA03280CA03280CA03280CA03280CA0B282CA0B282CA0B2825A096825A096825A096825A096825A096825A096825A096825A096825A096825A096825A096825A096825A096825A096825A096825A096825A096825A096825A096825A096825A096825A096825A096825A096825A096825A096825A096825A09682DA0B682DA0B682DA0B682DA0B682DA0B682DA0B682DA0B682DA0B282CA0B282CA0B282CA0B282CA0B282C;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hA0B280CA03280CA03280CA03280CA032814A052814A052814A053814C05101450514145051414505B417D04E7380FE03F80FE03F80FE03FC0FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF3FF83FE0FF81FE07F81FE07F81FF03FC07F01FC07F01FC07F01FC0718CC37B05E417D05F417D05F416D059416501940A502940A502940A502940A502940A50394065019406501940650194065019406505941650594165059412D04B412D04B412D04B412D04B412D04B412D04B412D04B412D04B412D04B412D04B412D04B412D04B412D04B412D04B412D05B412D05B412D04B412D04B412D04B4;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h16D04B412D04B416D04B416D04B412D05B416D05B416D05B416D05B416D05B416D05B416D05B416D05B416D05B416D05B416D05B416D05B416D05941650594165059416505941650594165059416501940650194065019406501940A502940A502940A5029C0A6028A0A2828A0A2828A0A282DA0BE82739C07F01FC07F01FC07F01FC07F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFE7FF9FFE7FFDFFF7FFFFFE0FF81FE07F81FE07F81FE07F80FF01FC07F01FC07F01FC07F01FE7B05F417D05F417D05F417905E416502940A501941250494125049412D059416505B416D05B416D05B416D059416505941650594165;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h05940A502940A502940E50394065029A0B682DA0A6829A0A2828A0BEC701FC07F01FC07F01FC07F01FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FF8FFE7FF8FFE7FF9FFF7FF83FE07F81FE07F81FE07F81FE03FC07F01FC07F01FC07F01FC07F9EC17D05F417D05F417D05F417905940E50394065049412504941650594165059416D05B416D05B416D059416505941650594165059416506941A50694165019406501940A682DA0A6829A0A6828A0A282FB1C07F01FC07F01FC07F01FC07F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneive_lcell_comb \rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~3 (
// Equation(s):
// \rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~3_combout  = (\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout )) # 
// (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )))

	.dataa(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(\rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~3 .lut_mask = 16'hF5A0;
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[3][5]~15 (
// Equation(s):
// \u1|Mult0|mult_core|romout[3][5]~15_combout  = (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~1_combout  & ((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~3_combout  & 
// ((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~2_combout ))) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~3_combout  & 
// (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~2_combout  & \rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout )))) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~1_combout  & 
// ((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~2_combout  & ((!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ))) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~2_combout  & 
// (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~3_combout  & \rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~3_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~1_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~2_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[3][5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[3][5]~15 .lut_mask = 16'h8E38;
defparam \u1|Mult0|mult_core|romout[3][5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[3][4]~16 (
// Equation(s):
// \u1|Mult0|mult_core|romout[3][4]~16_combout  = (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~3_combout  & ((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~1_combout  & 
// (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~2_combout  & \rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout )) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~1_combout  & 
// (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~2_combout  & !\rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout )))) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~3_combout  & 
// ((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~1_combout  & (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~2_combout  $ (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ))) # 
// (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~1_combout  & (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~2_combout  & \rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~3_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~1_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~2_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[3][4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[3][4]~16 .lut_mask = 16'h4924;
defparam \u1|Mult0|mult_core|romout[3][4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y24_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFE7FF07FC1FF03FC0FF03FC0FF03FE07380C62209C827209C827209CDD654B2D1DE067019C067019C0670011804F093C3CF0F3C3CF0F3C3CF0F3C3CF0F3C3CF0F3C24F093C24F093C24F093C24F093C24F013C04F013C04F013C0D7035C0D7035C0D7035C0D7035C0D7035C0D7035C0D7035C0D7035C0D7035C0D7035C0D7035C0D7035C0D7035C0D7035C0D7035C0D7035C0D7035C0D7035C0D7035C0D7035C0D7035C0D7035C0D7035C0D7035C0D7035C0D7035C0D7035C0D7035C057015C057015C057015C057015C057015C057015C057015C057013C04F013C04F013C04F013C04F013C04;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hF013C24F093C24F093C24F093C24F093C3CF0F3C3CF0F3C3CF0F2C3C90F043C007003C003001C008A2239C916C9C827209C827209C82231C0FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF3FF83FE0FF81FE07F81FE07F81FF039C0633984E413904E413904E6EB2A5968EF03B80EE03380CE0328008C027849E1E7879E1E7879E1E7879E1E7879E1E7869E127849E127849E127849E127849E127809E027809E027809E06B81AE06B81AE06B81AE06B81AE06B81AE06B81AE06B81AE06B81AE06B81AE06B81AE06B81AE06B81AE06B81AE06B81AE06B80AE06B80AE06B81AE06B81AE06B81AE;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h02B81AE06B81AE02B81AE02B81AE06B80AE02B80AE02B80AE02B80AE02B80AE02B80AE02B80AE02B80AE02B80AE02B80AE02B80AE02B80AE02B809E027809E027809E027809E027809E027809E027849E127849E127849E127849E1E7879E1E7879E1E787961E487801E007801E001800E0045111CE48B64E413904E413904E61118C07F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFE7FF9FFE7FFDFFF7FFFFFE0FF81FE07F81FE07F81FE07F80E33904E613904E613984E613982868EE03B80EE03B80EE03BC0CF2027879E1E7849E067819E067819E06F809E02780AE02B80AE02B80AE02F809E027809E027809E027;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h809E1E7879E1E7879E1A7869E12787901D407501C407901E0078019CB93904E413904E413904E41398E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FF8FFE7FF8FFE7FF9FFF7FF83FE07F81FE07F81FE07F81FE038CE413984E613984E613984E60A1A3B80EE03B80EE03B80EE03BC809E1A7869E127819E067819E027809E027809E02B80AE02B80AE02B809E027809E027809E027809E027839E0E7839E027849E127849E1E407501C407101E407801E00672E4E613904E413904E413904E6383FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFE7FF071C1C3030C0C3030C0C3030664CBC3ADBB22E48B922E48B9229C27325430AC1E107841E1078417F112444019383CE0F383CE0F387CE1F107C41F107C41F106441900640190064019006401900640110044010004401100499126449912644991264499126449912644991264499126449912644991264499126449912644991264499126449912644991264499126449912644991264499126449912644991264499126449912644991264499126449912644991264499126441910644191064419106441810604181060418106041810604181100440110044011004401100440110044;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h0110064019006641990664199066E19B87EE1FB87EE17B85EE17A85E91784026881A0068C9862787AC182BC1CD2A44A912AC4A9122ECDAEDC830FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF3FF838E0E18186061818606181833265E5D455917245C917245C91CE13992A185607081C20F083C20AF88922200C9C1E7079C1E7079C1E70F883E20F883E20E883220C803200C803200C803200C8032008802000880220088024C893224C893224C893224C893224C893224C893224C893224C893224C893224C893224C893224C893224C893224C893224C883224C883224C893224C893224C8932;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h20C893224C893220C893220C893224C883220C883220C883220C883220C883220C883220C883220C883220C883020C083020C083020C083020C0880220088022008802200880220088022008802200CC83320CC83320CD83370CDC3F70FDC3F70BDC2F70BD42F48BC0213400D2134E4C313C3D60C15E0E695625589562558915F6D74E438FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFE7FF9FFE7FFDFFF7FFFFFE0E1818606181860618186061809D45C915245C91564559156456E3219C607191C667199C66159A542218F8C3E38C8E241890224189022488802200883220C883220C8832208880220088002000800200;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h080E3C38F0E3C38F8C3A30E8C3378C13034C0D3024401720348410493A45C91624589162458956255760FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FF8FFE7FF8FFE7FF9FFF7FF838606181860618186061818E027517245491564559156455915B8CC67191C667199C6671994661508863B38E8E323890624189062008802200880220C883220C883220C88022008802200080022008002038B0E2C38B0E2238C8C3330CDE384C8D3224C89320FC82F21349A7E915745C91734589162558955D83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[2][7]~18 (
// Equation(s):
// \u1|Mult0|mult_core|romout[2][7]~18_combout  = (\rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  & (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))

	.dataa(\rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[2][7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[2][7]~18 .lut_mask = 16'h2020;
defparam \u1|Mult0|mult_core|romout[2][7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y25_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF838E0E18186061818606181833265E9D6DD9162458916245C91CE13992A185607081C207083C20BF88922200C9C1E7079C1E7079C3E70F883E20F883E20E883220C803200C803200C803200C8032008802200880220088024C893224C893224C893224C893224C893224C893224C893224C893224C893224C893224C893224C893224C893224C893224C893224C893224C893220C893224C893224C893224C893224C893220C893224C883220C883220C893224C883220C883220C883220C883220C883220C883020C083020C083020C083020C08;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h80220088022008802200880220088022008802200CC83320CC83320CD83370CDC3F70FDC3F70BDC2F70BD42F48BC0213400D0134E4C313C3D60C15E0E69562558956254891576D74E438FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF7FFDFFF7FFDFFFFFFFFFE0E1818606181860618186061809D45C917245C915645C9176454E3219C607191C607199466159A542210F8C3E30E8E24189022408922248892220C883220C083220C8830208082020C083020C083020C09063C38F0E3C38F8C3E30F8C3278413034C0D3034401100348000493A45891624589162448912255760FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X33_Y30_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF83FE0FF81FE07F81FE07F81FF039C0E31104E413904E413904E6EB2A5968EF03B80EE03B80CE0338008C027849E1E7879E1E7879E1E7879E1E7879E1E7869E127849E127849E127849E127849E127809E027809E027809E06B81AE06B81AE06B81AE06B81AE06B81AE06B81AE06B81AE06B81AE06B81AE06B81AE06B81AE06B81AE06B81AE06B81AE06B81AE06B81AE06B81AE02B81AE06B81AE06B81AE06B81AE06B81AE02B81AE06B80AE02B80AE02B81AE06B80AE02B80AE02B80AE02B80AE02B80AE02B80AE02B80AE02B80AE02B80AE02B80;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h9E027809E027809E027809E027809E027809E027849E127849E127849E127849E1E7879E1E7879E1E787961E487801E007801E001800E0045111CE48B64E413904E413904E61118C07F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF7FFDFFF7FFDFFFFFFFFFE0FF81FE07F81FE07F81FE07F80E33904E413904E613904E413982868EE03B80EE03B80EE03BC0CF2027879E1E7869E067819E06781BE06F81BE02B80AE02B80AE02B80AE02F80BE02B80AE02B80AE02B819E1E7879E1E7879E1E7879E12787901D407501D407901E0078019CB93904E413904E413904E41398E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[2][7]~19 (
// Equation(s):
// \u1|Mult0|mult_core|romout[2][7]~19_combout  = (\u1|Mult0|mult_core|romout[2][7]~18_combout ) # ((\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & 
// \rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout )))

	.dataa(\u1|Mult0|mult_core|romout[2][7]~18_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[2][7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[2][7]~19 .lut_mask = 16'hEAAA;
defparam \u1|Mult0|mult_core|romout[2][7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[3][3]~17 (
// Equation(s):
// \u1|Mult0|mult_core|romout[3][3]~17_combout  = \rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~1_combout  $ (((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~3_combout  & 
// (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~2_combout  $ (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ))) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~3_combout  & 
// (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~2_combout  & !\rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~3_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[15]~1_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~2_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[3][3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[3][3]~17 .lut_mask = 16'h6C96;
defparam \u1|Mult0|mult_core|romout[3][3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[3][2]~20 (
// Equation(s):
// \u1|Mult0|mult_core|romout[3][2]~20_combout  = \rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~2_combout  $ (((!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~3_combout  & 
// \rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout )))

	.dataa(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~3_combout ),
	.datab(gnd),
	.datac(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[14]~2_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[3][2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[3][2]~20 .lut_mask = 16'hA5F0;
defparam \u1|Mult0|mult_core|romout[3][2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cycloneive_lcell_comb \rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~5 (
// Equation(s):
// \rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~5_combout  = (\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # 
// (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))

	.dataa(gnd),
	.datab(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~5 .lut_mask = 16'hFC30;
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneive_lcell_comb \rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~6 (
// Equation(s):
// \rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~6_combout  = (\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # 
// (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout )))

	.dataa(\rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~6 .lut_mask = 16'hB8B8;
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y17_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFFFFFDFFF7FFCFFF3FFCFFE1FF83FE07F81FE07F81FE07BC1E70304E41BD32F4CBD32F4CBD32FA96D1E80515835E0D7835E0D783BF3EFC4EFB25D3E74D9D3674D9DA13E2482628D0DE03780DE037809E027A89BA2EECBBB2EE8A3B28FCA3F28FCA3F289CA27289CA27209C827219C827209C8DEA37A8DEA37A8DEA37A8DEA36AEDABB6AEDABB6AEDABB6AEDABB6AEDABB6AEDABB6AEDABB6AEDABB6AEDABB6AEDABB6AEDABB6AEDABB68EDABB6AEDABB6AEDABB6AEDABB6AEDABB6AEDABB6AEDABB6AEDABB6AEDABB6AEDABB6AEDABB6AEDABB6AE5AB96AE5AB96AE5A396AE5B396CE5B396CE5B396CE5B396CE59208C823208C82320988262098826209883;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hE20F8A3E28F8A1A2868A1A2968A5021409D4265498C2F30BCC2A2CA88A01EC9138C4C313C46AD7B697F13947DCB6EADBAB66ADF0885650E627D0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFBFFE7FF9FFE7FF9FFC1FF03FE0FF83FE0F783FE0F381827209E997A65E997A65E997D4B68F00002C1AF04BC1AF06BC15F9F7F277D92E1F386CE9B3A6CEC09F5241314686F01BC06F01BC06F013D44DD17765DD967651D947E51F947E51F944E513944E513904E433904E413904E46F51BD46F51BD46F51BD46F51B576D5DB576D5DB576D5DB576D5DB576D5DB576D5DB576D5DB576D5DB576D5DB576D5DB576D5CB576D5CB576D5DB576D5DB576D5DB5;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h72D5DB576D5DB572D5DB572D5DB576D5CB572D5CB572D5CB572D5CB572D5CB572D5CB572D5CB572D5CB572D5CB672D9CB672D9CB672D9CB672C90464119046411904C413104C413106C41F107C41F143450D14B450D14A452810A04EA93AA4CF97985E61716544500D4489962448962356BDB4BF89CA3EE5BB56EDDB376EC4402287113C8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF879E0E7839E0E783DE0F783FE060DEB97AE5EB97A65E997A65E9ED404BC18F04BC10B042C00B00151F646AE1AA86A81AA44A966A79C79217725DC5471462518D462518D46B508DE2378BDF2D7CB5F2D7CBDF2B7C8DF237C8FF23FC8FF23;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hD0815E457915E4577359CD67350B530D7335CED72B9938458912E670EB14BC53F14FDF377CD5B356C13CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1E7838E0E7838E0E7839E0F781837AE5EB97AE5EB97AE5EB9727B5012F063C18B062C10B042C00547991EA86A81AA06A91AE48A9673E4958C567151C51894627189E23788DE237C8DF2F7EBDFAF7EBDFAF7C8DF237C8DF23FC8FF03FC8FE2073D1CF473D1C1C547350CD42F44354CD5AB54AC5541740CE8B544BC50A14BD72E7EFDFB76EDDB04FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X22_Y15_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFC7FFBFFFFFF9FFE1FF83FE0FF03FE0FF03FE0F78182720DE997A65E997A65E997D4B68FC028AC13F04FC13F00BC15F9F7F277D92E1F386CE1B3A6CED09F1241714686F01BC06F01BC04F013D44DD17765DD967651D947E51F947E51F944E513944E513904E413904E413904E46F51BD46F51BD46F51BD46F51B576D5DB576D5DB576D5DB576D5DB576D5DB576D5DB576D5DB576D5DB576D5DB576D5DB576D5DB576D5DB576D5DB572D5DB576D5DB576D5DB576D5DB576D5DB572D5DB576D5CB572D5CB572D5DB576D5CB572D5CB572D5CB572D5CB572D5CB572D5CB672D9CB672D9CB672D9CB672C90;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h464119046411904C413104C413106C41F107C41F143450D14B452D14A452810A04EA93AA4C797985E61716544502D4489962648962356BDB4BF89CA3EE5BB56CDDB376FC440A287113C8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF079E0F783DE0F783DE0FF83FE060DEB97A65E997A65E997A65E9ED400BC1AF04BC10B00BC02B00351F646AE1AA86AE1AA08A966A79C79297725DC9671462518D46351AD46B51AD42F58B5F2DDCB5F2D7CBF62BD0AF62FD0BE72F9CBE72D91895E057815E057725DC977251B5B057115CCD733983E658916D670E114FC53F14FD7375DC5F716C03CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneive_lcell_comb \rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4 (
// Equation(s):
// \rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4_combout  = (\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # 
// (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))

	.dataa(\rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4 .lut_mask = 16'hCACA;
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[2][6]~21 (
// Equation(s):
// \u1|Mult0|mult_core|romout[2][6]~21_combout  = (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~5_combout  & (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~6_combout )) # 
// (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~5_combout  & (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~6_combout  & \rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4_combout ))

	.dataa(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~5_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~6_combout ),
	.datac(gnd),
	.datad(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4_combout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[2][6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[2][6]~21 .lut_mask = 16'h6622;
defparam \u1|Mult0|mult_core|romout[2][6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y23_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000206003830400002060F1E7E7DF9F3EFCF9F3EECF9F37429374E93244891224489122447C9E65D4ECAC4B512D44B5169D73B40E6670D1943BDC3750DD61745B26D38F840C32DACF6B3DACF6B1DAC7771F5E3D50F542D5831644D913644D913647D90FE43F90FE03FE0FF03FE0FF807F4D3D34F4D3D34F4D3D34F4D3D38CC63318CC63318CC63318CC63318CC63318CC63318CC63318CC63318CC63318CC63318CC63318CC63318CC63318C863318CC63318CC63318CC63318CC63318C863318CC63218C863218C863318CC63218C863218C863218C863218C823218C8632BBCAEF2BBCAEF2BBCAEF2BBCAF7E;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h09F827F09FC27F23FC8FF23FFCFADBCF2F3CBCF3F497D25F417D05F407C02F40BDC5611D86A652F94BE5A78AEA5088E2A86AA0BA79D9046FBE2DA44A67E30B8626189FD1D39A2BD84618C000000000000000000000000000000001C007801E0078018007001C007CF999F767CD9F367DD9F7E7DF9DAF9204489122448912244C917204AD695625529548B16BC5AB5674AF09F971E4C11700C4E327CCB1B84EE353CD0F640E7639CCE733DE4F793FE4FAD36B84AEB2B84AE12B2DB9BEE6DBDBEF3CBCF2F3CBEFDD8D9DB6F0DBC3753CD0F351D10AB2CAA32B64ADCED6FBB8A6EFB61CF6AD5AB56AD4C89331C5C7CA52A800000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y27_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h000000020008083000C003001E1C7CF9F9F7E7DD9F767DD9B3E668526E9D2648912244891224488F9BCCAA9DD5AC4AB12AC4AB13AF7681CECE1A32977AC2EB0BA42E8B64DA71F881865B59ED67B59ED63B58EEE3EBC7AB1EA87AF062C89B226C89B226C8FB21FC87F21FC07F01FD17F81FF00FE9A7A69E9A5A69E9A7A69E9A7A7198C663198C663198C663198C663198C661198C663198C663198C663198C661198C663198C663198C663398C663198C663198C663198C663198C663198C663198C663198C66319846611984661198C663198C661190464119046411904E411905E57795DE57795DE57795DE57795EFC13F04FC13F04FE47F91FE47FB9E4F79E;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h5E797BE5E99FA4BE92FA4BE82F805E81738BC32B0D7CA5F297CD4715D4A555455A954A75F1B208DF5C514894CBC3970E5C317DAB275651148C60800000000000000000000000000000000000000010004081800608180061E3E7CFCF9F3E7CF9F367CF9F33429374ED2244891224489122447CDE6514D62D6255A95625589D71B40E6670D1943BD437585D21744B26938FC40C32DACF6B3DACF6B3DAC7771F5C3D50F562D5831644D913644D913647D90FE43F90FE03F82FE03FE0FF807F4D2D34F4D3D34F4D3D34F4D3D38CC63318CC63318CC63318CC63318CC63318CC63318CC63318CC63318CC63318CC63318CC63218CC63218CC63318CC63318CC63318;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hC863318CC63318C863318C863318CC63218C863218C863218C863218C863208C863218C863218C863218CA632BBCAEF2BBCAEF2BBCAEF2BBCAF7E09FC27F09F827F23FC8FF23FFCFADBCF2F3CBCF3F497D25F417D25F407C02F40BDC5631D862652F94BE5A78AEA5288E2A86A80BA79D9046FBE2DA44A67E30B8426189EC1D3962AD84618C000000000000000000000000000000001C007801E007801C007001C007C7999F667D99F667DD9F767DF9DAF920448113044C913244C91F204AD295605529548B522D58B5754AF29F9F1E6C19900C02327CCB1BD4E735BCD03440E7639CCF723FC4FF93EC45B116B04AE12B84AE12B44B912C44B112C24B092C24B0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hBED0FF9BFE6FF9BF52D94B252D08B325BC9EFD4AE5EE799F8A6ACB61D56ABDAB56AD64B9922E18BEA62A800000000000000000000000000000000F003E00F803E00F803E00F801F1E667D89F667D89F667D99F767EBE4C113044C13304CE13704F4B12F4A5591560B582D48B522D5D52B8AFA6CF99066403800A8E3A76D538CA73640D10B9DAE721DC85B316CC5B312C44BD10B443D10B443D12C44B112C44B192C649192C65BC9BAE6E99BA661F3C5AF2EBCA1C49F767D653795C8471C15481378C7A8AEA9ECA694D65098C27E9AB2FFFFFFAFFFFFFFFFEAFFABAFFFF5DFDFFFFFFFB5FFFFFFFFFBFFEFFDFFFFFBFFDFFBFFB7FA4FFFFFFFF77FE7FFFFFFFEF;
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cycloneive_lcell_comb \rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~7 (
// Equation(s):
// \rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~7_combout  = (\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout )) # 
// (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )))

	.dataa(gnd),
	.datab(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~7 .lut_mask = 16'hF3C0;
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[2][5]~22 (
// Equation(s):
// \u1|Mult0|mult_core|romout[2][5]~22_combout  = (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~5_combout  & ((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~7_combout  & 
// ((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4_combout ) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~6_combout ))) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~7_combout  & 
// (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4_combout  & !\rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~6_combout )))) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~5_combout  & 
// ((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4_combout  & (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~7_combout  & !\rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~6_combout )) # 
// (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4_combout  & ((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~6_combout )))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~5_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~7_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~6_combout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[2][5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[2][5]~22 .lut_mask = 16'h85E8;
defparam \u1|Mult0|mult_core|romout[2][5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[3][1]~42 (
// Equation(s):
// \u1|Mult0|mult_core|romout[3][1]~42_combout  = \rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout  $ (((\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout )) # (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[3][1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[3][1]~42 .lut_mask = 16'h396C;
defparam \u1|Mult0|mult_core|romout[3][1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[2][4]~23 (
// Equation(s):
// \u1|Mult0|mult_core|romout[2][4]~23_combout  = (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~6_combout  & ((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~7_combout  & 
// (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~5_combout  & !\rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4_combout )) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~7_combout  & 
// (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~5_combout  & \rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4_combout )))) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~6_combout  & 
// ((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~7_combout  & (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~5_combout  & \rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4_combout )) # 
// (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~7_combout  & (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~5_combout  $ (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4_combout )))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~6_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~7_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~5_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4_combout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[2][4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[2][4]~23 .lut_mask = 16'h6118;
defparam \u1|Mult0|mult_core|romout[2][4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneive_lcell_comb \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 (
// Equation(s):
// \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  = (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~3_combout  & (\u1|Mult0|mult_core|romout[2][4]~23_combout  $ (VCC))) # 
// (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~3_combout  & (\u1|Mult0|mult_core|romout[2][4]~23_combout  & VCC))
// \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1  = CARRY((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~3_combout  & \u1|Mult0|mult_core|romout[2][4]~23_combout ))

	.dataa(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[12]~3_combout ),
	.datab(\u1|Mult0|mult_core|romout[2][4]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.cout(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneive_lcell_comb \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 (
// Equation(s):
// \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  = (\u1|Mult0|mult_core|romout[2][5]~22_combout  & ((\u1|Mult0|mult_core|romout[3][1]~42_combout  & (\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1  & VCC)) # 
// (!\u1|Mult0|mult_core|romout[3][1]~42_combout  & (!\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 )))) # (!\u1|Mult0|mult_core|romout[2][5]~22_combout  & ((\u1|Mult0|mult_core|romout[3][1]~42_combout  & 
// (!\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 )) # (!\u1|Mult0|mult_core|romout[3][1]~42_combout  & ((\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ) # (GND)))))
// \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3  = CARRY((\u1|Mult0|mult_core|romout[2][5]~22_combout  & (!\u1|Mult0|mult_core|romout[3][1]~42_combout  & !\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 )) # 
// (!\u1|Mult0|mult_core|romout[2][5]~22_combout  & ((!\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ) # (!\u1|Mult0|mult_core|romout[3][1]~42_combout ))))

	.dataa(\u1|Mult0|mult_core|romout[2][5]~22_combout ),
	.datab(\u1|Mult0|mult_core|romout[3][1]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ),
	.combout(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ),
	.cout(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneive_lcell_comb \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4 (
// Equation(s):
// \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout  = ((\u1|Mult0|mult_core|romout[3][2]~20_combout  $ (\u1|Mult0|mult_core|romout[2][6]~21_combout  $ (!\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 )))) # (GND)
// \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5  = CARRY((\u1|Mult0|mult_core|romout[3][2]~20_combout  & ((\u1|Mult0|mult_core|romout[2][6]~21_combout ) # (!\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ))) # 
// (!\u1|Mult0|mult_core|romout[3][2]~20_combout  & (\u1|Mult0|mult_core|romout[2][6]~21_combout  & !\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 )))

	.dataa(\u1|Mult0|mult_core|romout[3][2]~20_combout ),
	.datab(\u1|Mult0|mult_core|romout[2][6]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ),
	.combout(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ),
	.cout(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneive_lcell_comb \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 (
// Equation(s):
// \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  = (\u1|Mult0|mult_core|romout[2][7]~19_combout  & ((\u1|Mult0|mult_core|romout[3][3]~17_combout  & (\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5  & VCC)) # 
// (!\u1|Mult0|mult_core|romout[3][3]~17_combout  & (!\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 )))) # (!\u1|Mult0|mult_core|romout[2][7]~19_combout  & ((\u1|Mult0|mult_core|romout[3][3]~17_combout  & 
// (!\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 )) # (!\u1|Mult0|mult_core|romout[3][3]~17_combout  & ((\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ) # (GND)))))
// \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7  = CARRY((\u1|Mult0|mult_core|romout[2][7]~19_combout  & (!\u1|Mult0|mult_core|romout[3][3]~17_combout  & !\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 )) # 
// (!\u1|Mult0|mult_core|romout[2][7]~19_combout  & ((!\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ) # (!\u1|Mult0|mult_core|romout[3][3]~17_combout ))))

	.dataa(\u1|Mult0|mult_core|romout[2][7]~19_combout ),
	.datab(\u1|Mult0|mult_core|romout[3][3]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ),
	.combout(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout ),
	.cout(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneive_lcell_comb \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8 (
// Equation(s):
// \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  = (\u1|Mult0|mult_core|romout[3][4]~16_combout  & (\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7  $ (GND))) # (!\u1|Mult0|mult_core|romout[3][4]~16_combout  & 
// (!\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7  & VCC))
// \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9  = CARRY((\u1|Mult0|mult_core|romout[3][4]~16_combout  & !\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ))

	.dataa(\u1|Mult0|mult_core|romout[3][4]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ),
	.combout(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout ),
	.cout(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8 .lut_mask = 16'hA50A;
defparam \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneive_lcell_comb \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 (
// Equation(s):
// \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  = (\u1|Mult0|mult_core|romout[3][5]~15_combout  & (!\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 )) # (!\u1|Mult0|mult_core|romout[3][5]~15_combout  & 
// ((\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ) # (GND)))
// \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11  = CARRY((!\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ) # (!\u1|Mult0|mult_core|romout[3][5]~15_combout ))

	.dataa(gnd),
	.datab(\u1|Mult0|mult_core|romout[3][5]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ),
	.combout(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout ),
	.cout(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 .lut_mask = 16'h3C3F;
defparam \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneive_lcell_comb \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12 (
// Equation(s):
// \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  = (\u1|Mult0|mult_core|romout[3][6]~14_combout  & (\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11  $ (GND))) # (!\u1|Mult0|mult_core|romout[3][6]~14_combout  & 
// (!\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11  & VCC))
// \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13  = CARRY((\u1|Mult0|mult_core|romout[3][6]~14_combout  & !\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ))

	.dataa(gnd),
	.datab(\u1|Mult0|mult_core|romout[3][6]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ),
	.combout(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout ),
	.cout(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12 .lut_mask = 16'hC30C;
defparam \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneive_lcell_comb \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 (
// Equation(s):
// \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  = \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13  $ (\u1|Mult0|mult_core|romout[3][7]~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|Mult0|mult_core|romout[3][7]~13_combout ),
	.cin(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ),
	.combout(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 .lut_mask = 16'h0FF0;
defparam \u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009001C007001800;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h7800700FE03F807E01F88FE01F807F01C4F20BE82DA6BEBACA4BE82DA65E42242E612DEC3790DED1E9274B02D17F145D319CC612995B7D64674B0E23AA339AC87B65ED530D41235CD544EA54D86CC3173BA6AD1D5547CA2CC1B526825B00EC319046735955D755DD570C16745898626D8984F1302ED35B4D6FCFBC469016C0191147791B786BA1378AA8AE2ABAAAEAABB48F92FEC8FA2FE49FB27EC9FB27ECBF92FECBFA2FECBFB2FEC9FB2BE8BFB2FECBFB2FECBFB2FEC9FB2FECBFB2FECBBB2FECBFB2FECBFB2FECB7B27ECBFB2FEEBBBAFEEBFBACECB3B2CECB3BADECB7BACECB3B2CE0A3828E09382CE083C28E08382307AC1EB0FAC3EB0BAE2EB0BA0B01;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h7A1DE027809E03FE33C8CF331A8154A3F28F4A382B269EF273E9CFA62C8CAADF92595F57E7879CDFBD58B909AA655DBF38C4E2586612BADCC7FAF9AC9C81070E7638DAF2A90E38A120C0E000160E0E3878F1E3C78A3E183861E3E62C58106145850A6828D163468BB01C3970B5C3D70E5C39E4E6FA6E1386CC9B326CF9B5A2B286A3C555406D792AFCA80D4935280FA555A23CD29A98CE40A4F9C4DF3C1DA8F9CF9AAE6DA0F00A64B192F2A9C9A9A6A1DA05C202A80820208269AAACAADAEBEB78DCE173C6E66CF2E4CB1F2C7882997D65078783F19BEAEFB88F9A737FD090CF4251B4B692E13E02F31BDF3EFC349073E00FE01FE07F81FE07B01CE07F01FC03;
// synopsys translate_on

// Location: M9K_X22_Y20_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h0CE417924F497535F4D7D35F5EAAD84F1EC65FDA2F69BDA6B21E1F0522FE68BA63099D263499BAC9C48C0F873F1ACAEB53AF6EBE0982461A0C89D372596655D968041E3AAA8F9C49836A4D05B601DC03208CEEF2AF8EAABAAE386CE8B132C4CB1348E2E15DA61698DA3A7A8DE03690D603C27236F0DBC36F3754545571D5C557711F64FC13F047D11F447C93F447D11F64F613F24FD11F657D11D24FC93B45FE13F45FD11F24FC13F647D33F44FD13F44FD93F447D97F64FC93F647C13F04FC91F647C97F447D17FA5BE97F85FE17F25FC17F45FE165859E167859E1478D1E1679D01F507D01F507D213484DC1361203300BC83F20FC85A66609982675DBE744;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h7D1BF673C5F935BC56D15B4068715192C9012FB885722A8BEC07DA1DA2BCC6C1DBC74FCD0F106500A0CFA359AD07A61E107277EA93E377AC4274C7803F00FE03F807F01F807E03F807E01C4F20BE92FA4B69AFA6B69A7A645E826BF602DE43F90D64B792F0F02D37F755D3184C6131A4C5D64F24E03C015CD6537ACD7E75F04602344464539353C858AECB6A62CDD5047CE2CC1352682DB006C01B0C7775957F755DD554416745898626989A4D1332ED31B4D6DEFBD46F217C0590103391B796DE1B5AB8E2EAAB8EAE2ABBC9F92BE89FB2BEC9FB2FECBFB27EC9FB2FEC9FB2FECBFB2FECBFB2FEC9FA27EEBFB27ECBFB2EECBFA2EECBFB23A48FB2FECBFB2FEC;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hBBB2FECBFBAFEEBBB2FECB3B2DECBFBACEEB3BACEEB3B2CECB3B2CECB3B2CF0B3828E0A3828E0A3828E0A182305AE3EB078C16B0FAF2EB8BA5B01FE19E007805E02FE33C8CF231B8150A3F28FCA182B269EE273C9EFA60C8CAADF82535957EF279CD7BD58B9B3AC671DBF3AD4CA587632BADEC3FAF9AC98810F0CF639C7E2A902392920C0E0001E0A3F08F833E187801E3878C3F3E6347851614585123468D16366BB301C3870E183872E5CB960E6FA6C9196CC5B896D29ACA6B29A23CC168ACD5B2BF8AC02B0050F18C9678A7C7EECE741F0F039C4DF2D888965D79480853EA0FEBD87AF999E6AF8DB5A0D6F44EF53BD4FF53C04691384471534C45315C6751;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hB833D1B3061D38524E68296F87E382A66351A4D60449E043B4B387FBE49C9671FF97D78E5E1C387965EEFFC0FE01FE03F81FE07F00FE03F00FE330DB496D15B496D255497D25F6E92E52C86B25BC84F073C1C917E01BB37209CB274C9E385CA9E428AA3ABE5079540D520ADDABFFE364A8770CB7959CC6DD4C18ACB30D9DDC58C18577EB757DD469F9203180501990B59AE2ECC3B00ECC3B0FED5BA76EC5FBACEEBB88E62B99F78B932C7CA1F20265F5840F270C7FEB2EB7BEB45A0869CD0441D0465ACA6B86DA0A54A87CE1F1AD4E3000000500000000015005450000A20200000004A0000000004001002000004002004004805B0000000088018000000010;
// synopsys translate_on

// Location: M9K_X22_Y21_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h03F80FE23F88F633F8CFE33F9E6365358BEC2BB2BECAFB2BA82A4485384F1D410DE42690DA42411F021B2BE718C8D5237C8DD236CFB6E237F85FF4B9275D8D361CD81E6E494F7C6F89C4877A5DB072C59B16EF9BE327989E6668CA2B219C867219EE453866E3EB8FAE00B402D00A5025008C775F857E15F87FA17F85FE17F85F990D643590D643590D643590D643590D643790D643590D643590D643590D643790D643590D643590D6435B0D643590D643590D643590D643590D643590D643590D643590D643590DE47790DE43790D643590D6437915E457915E457935ECD7915FCC83320CC83320CC83320C483122DE537D45E517945DA516945A515F136842;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h2108862E1EB65C017025C0963E008883288DA53A953AC5EB13A76AA3408C64DA1BE84F91E262A67638EF8B365435C4D7935443A8F27E8EA72CD2787FC0FF01FC07F80FE07F81FC07F81FE03FC07F11FC47719FC67719FC621B69BC5F517D057417505F41522429C27CFA086F21BC86D21A08F810591F006646A93BA46F91B677B711AFC2EEAD4939CE69B0E680E3721A7BE37C4E243BD2ED8BB62ED8B77EDF1B3CCCF312C451590CF433D0CF722DCB371F5C7D7105A016A0DA03080E63BAFC3BF0AFE2FF0BF42FF0BFC2FCC86B21AC86B21AC86B21AC86B21AC86B21AC86B21AC86B21AC86B21AC86B21AC86B21AC86B20AC86B20AC86B21AC86B21AC86B21AC;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h82B21AC86B21AC82B21AC8AB23AC86B22AC8AB22AC8AB22AC8AB22AC8AB22BC8AB26AC9AB26AC9AB26AC98B2E4B9906649B92E64199066419916F29BAA6EA9BEA6ED38B4E2D388FE517211C847236CF832E1CB032E04B2F304441F0C654154A0563F5CBD0F15DF15ED02DC8D7026E70B9533B0C72C59B6C183268C1AB19C139C2C5859753BFFFFFF5FFF7FFCFFE7FFFFFC7FF3FFC1E381860E183860E3818E0E381824A95125449512544D513544F5296AFDDB776EDDBBF7EFDFBF728D3D1BBA44E9BBE6D19B463D186DC9316114654DE3107682787463F1A364FE73F72C8E95AA556AC4AD0EB4B2C0C10304443930E4C3930E7008A000808200860A182840A1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h2CE6992E648992272EABB2EECA20E732E903B42FC0BC69D88F18CF15E1C3970F3DECC18D06C9AB213CA77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF0E0C183060C183060C183060E0DEA7468D1A7468D1A546953B543FAFB7FEDFFB7DEDD7975ADD4245F06EFB43EC51B1466D19B461B735A50B4517179C51F20794E744E4AF8B882AFCB372FE8BFCCB7B505D487525D08E40C1D7076C1D7076C128C4A313884F293C27D09FC253552274AA53A943430E6C05350CB4D2695847E3B98E5E0DC31EC147ED7D05FB49EC580563164C61F185000000500000000015005450000A20200000004A0000000004001002000004002004004805B0000000088018000000010;
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[1][7]~24 (
// Equation(s):
// \u1|Mult0|mult_core|romout[1][7]~24_combout  = (\rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))

	.dataa(gnd),
	.datab(\rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[1][7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[1][7]~24 .lut_mask = 16'h0C00;
defparam \u1|Mult0|mult_core|romout[1][7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y31_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFE3FF8FFE7FF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h87FF8FF01FC07F81FE07F01FE07F80FE03FC07F01DC67F39CC47F01DC6309E9944F417D85F417D95741566429C27AEA086F21BC96F25A08F84049DD3AC56F05BC12B04EB675B711AFE2FFAB5B31DEE738A680F3724A7BA37C4E243BDAED83B62CD8B77EDF393CCCF3324451590CF43390CF722DCB371F5C7D7105A01080CA07080E63BAFC2BD0AFC2FD0BFC2FD0BF42FCC86B21AC86B21AC86B21AC86B21AC86B21AC86B21AC86B21AC86B21AC86B21AC86B21AC86B21AC86B21AC86B21AC82B21AC86B21AC86B21AC8EB21AC86B21AC82B21AC86B22AC8AB22AC8AB23AC8EB22AC8AB22AC9AB26ACAAB22ACBAF26ACBAB2E499926641990664199066419916F;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'hA9BEA6EA9BAA6ED38B4E2D288FE517211C84F216CF832E0CB012C04B0F304441F0C652154AA563F5CBD0F157F15C902DC8D7226E70B9533B0C72C59B6818326AC1AB00D139CEC40D9753BFFFFFF1FFC7FF0FFC3FF5FFE7FF9FFC1E303860E18386067018E0E38182CA9513545D517544D513D04F5296ADDDB7F6DFDB6F6FFDFBF3A8D290FB846E9BBA6D14FD53F181F8833611C646C6BF076CE787462F0F16D7EF355CA0690AA5169C5AB2CACA2D28B1E244C193A64C1930656908AC2290CAC3582D62B588F6B2AB762D56B55AF0F3C64FEB238DA2B77ADCF07391B7E248614BF11FA80FE012D84E9BCA73A6CE337A641FF01FE01F807E01F80FE01F80FE03FC;
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[1][7]~25 (
// Equation(s):
// \u1|Mult0|mult_core|romout[1][7]~25_combout  = (\u1|Mult0|mult_core|romout[1][7]~24_combout ) # ((\rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & (\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout )))

	.dataa(\rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\u1|Mult0|mult_core|romout[1][7]~24_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[1][7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[1][7]~25 .lut_mask = 16'hF8F0;
defparam \u1|Mult0|mult_core|romout[1][7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneive_lcell_comb \rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~9 (
// Equation(s):
// \rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~9_combout  = (\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # 
// (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))

	.dataa(gnd),
	.datab(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~9 .lut_mask = 16'hFC30;
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cycloneive_lcell_comb \rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~10 (
// Equation(s):
// \rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout  = (\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # 
// (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))

	.dataa(gnd),
	.datab(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~10 .lut_mask = 16'hFC30;
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y18_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005CDFFFF73DEB45F257DDD8FFFEAF5247807A014007E0170010004001000609101C4872E1868;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h78A8734FEFBFBF4279A97C67D09C773DBD2B1DCC65361DFD4F5DDC6576F0913C1E0D959CD25349DFB59E61BD87ED8AA4FD67F56E58E895A1D74F4CE235BA04626DCDB5D562449DA60CB77D5E1C0692063F944BF5FFEBDAF0D02770930F7CBCCCD7BF579DA48B95A67EEAD1A54D1634F6D9EC1117146CADB2B42579BF9532D589C708B692228EC8A2A17E095027C1BF02BA38A8302BC9832AAC8AB02AC88B220CAA3228C9A3228C8A322AC8A7260C8A3228C8A3228C883222C0A3228C8A3228B8A3228C8A3228C8A322848BBA2CC8B32088823208C82022908AC2280821A3D4834A3828E40CABB28AC9BB3CECCBF3AACCBB24E7E21F8CBE22F8CCE1B38C4CF5FF;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h0CA53AC0EB17B480FF33A8DBDF8340FE33ED4E3230A562930776D9B8E74B2CA909B7377C5AC87465F4A42BFC84D451002AD0BA61166DFEAF2A6257D534F97AEF95BF5E5BA13E44D08E44BFFFE9CE713986F21BD86A4199C6661B2A3A8A4B3CE8B09C5C7082223B31B1888BA27408D0324AC997210268EF184AE1FB87DC193408DC908FCBEFA0260DEC140FFB3077B76C3228626C767F8DB074D81058599F61DC198E2EE89E50F089762D6B362F507DF3576A86EDBB146C51BC6D03BA0E907AD5BC89703093299540ECC36A4D8C865D0D3378F8BBD1EDE17357EE9CF10F8BD22028AE2D457521C783990E75BD462434DBE00FE0987C67BD86F653DB66413DCC72;
// synopsys translate_on

// Location: M9K_X33_Y22_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hFF12315A9EE830B0EAC39B0E7FF77C0F7E172F3BCCEEB3BA8B6F485F8FDB55C8FABBF1CF87376B62E485C87F96820848A504B79E970129E3A6600D5820EDF1F57F41D3EBEFD79D71A00EE32706F915E8AF76875A0D332248BDF1434E9A2769B9A39122BF28D9AB662DE7700FEA7EB9F7A15CC9044591564D60F93CA05A016E05687815618587184878218545821E0C69016BC50514487910E0C7A516115C206385834648715161C5811E0A592160859316015821E0418016545811E1858716147811C151831E0C18D423518F463C1850E1D18306396285831608593144ED129609D6150C557154C5558C1630B8C3EF4FCC780CF033C6805A01B856E040DB4E03;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h9814624393BC0C58B142C40C31680C2FDDA3E1175F3D93A496F6A80AB03138B20E429A7D433110B96502D000B405A99628529EA743DD0EBB109407803B08FE7B19E477989E067B09E447D38091DCD477515D877614D8F34EB3A2E8B189494DA525145659725AFADC5E9A4FC1FF067C29735B1625EF23C51B3066255B20ACF4B219CBA9321D23080C158FB7D14DA35FAEBCEB0D2856193877C1DFC733A5B8DA6A995A65CA0D1A56D16F752D1CC3114146CC5B2B60578B7F333D5C9D74CF68223898A2082D88BF02D83B706F2AC28726AC827222C8A3020C88B02AC883222C883228C883020C8A302AC9AB200CC8B228C882228C9A2A28D89E4AB48A3220C0A322;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h888A3228C92321C88A323D28E123CE860E19287421C28FCA3938E423908AC9CF3B288CA6BAAECABB3AECA8B34F5E12FCC38307CC8E0B286CEA5AF98E133E8EFD737827F31F9C6CE934CFE33F8CE9A3025E3C7834EBDF8C74BBCA119BC317C5669766FF5A4AB468AD611302CE892792E4DF7AD2E62D7F531F977ED15BE43499922E51CDE54BFFFE1EAC08B2634199870E1B986CC0BAA23AE0A3C38F0A7A3BA8E3E5B8579BAEEEBA9EEA69A4A6913E1626E7D1F7A3D40A60E623B1FE27FE6982559155CF9F88007CFD0EC934D17BF53C880704FA31CD859EE4AFE6B47A0C11363AF0BA6FBC294C85CAE021428577917B45E907A45B33CC2DB6249A067F15B6A4E2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hA05302005C30D0E5B8D083FD8D6FCA5FF85795DF2ADE2899FF628EA9CC785AA24B13A55C9CEE0ABC50D6003F01AE719CE663108EE7390C4C3093169596D063595D657B95C657B37801CDD6575D4D6736ECDBF553F65E0AF6C558B907C775399F735865BF7A9A6A16101DF7E240387FBEC921003389FC16E173610151C46A07B07E288E0DF425F9711B69EA2736950A22D2E5C0C9906E4DF916CBF315CDAE76011FCC4DAB38A21941930C0826A09176A0DFF23BED3E7358DE8375C8FA6F7F502BDB3AFD05F4942C4BB8ED0C1A111FCB7000000500000000015005450000A20200000004A0000000004001002000004002004004805B0000000088018000000010;
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneive_lcell_comb \rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~8 (
// Equation(s):
// \rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout  = (\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # 
// (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout )))

	.dataa(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(\rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~8 .lut_mask = 16'hF5A0;
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[1][6]~26 (
// Equation(s):
// \u1|Mult0|mult_core|romout[1][6]~26_combout  = (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~9_combout  & (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout )) # 
// (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~9_combout  & (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout  & \rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout ))

	.dataa(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~9_combout ),
	.datab(gnd),
	.datac(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[1][6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[1][6]~26 .lut_mask = 16'h5A0A;
defparam \u1|Mult0|mult_core|romout[1][6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y22_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hF5477ACA5E03F71EF463E3C5B2F21C7762EE2D02647C11BE02444E6BEE2A1921117059392CCDDD96B3EEED3F3577FE739168E47351B852EFBCDC5519264F7366DF71F3CB9EA8E9B26E51C0EF1D097E75230B61CDC0BE481DA4ECF071614A864F1E9F218E3072354B5DFFA17EC0BAD2E6A94DB668D023348465494A60810602D8CD6D8125D69E5F2D6135E11453596970951F94D4D22D6CAC9496BCD5544DB437D512122D68C52FB5D0596F503506D44AF1644DBDB4301153354D9585D4D657516985A120D25A0919C1B7218E8779105461A3935F2606E072C24F086810894B027F8F074B096C3AB1C455515DA5560438D1207011E0404B4E7DDBA7471FDFC337;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h9C419663C15449682786930C551A044C25F09E72AA59307086863BFCEE67542D7BEC4FE0EC5D403DAE7C7D0C18A2B622CF2362906F2BCD6689BC47963F36C6A2EA93B2552562C68017ABBBD63B1913384D64F783F70CA52AB4A92056441808E5B02276D129EBD10BD635679F9651C130A2EEFC8E94CCC6509F44EC38D2332B161011C9AF3DE656A6CD9329FDCCF3EC25D75D3BDFB30968AA568B3F706A09E49F3308CD4270C1BD2E820A3CE0B718C0A3BEACC5F09300F7E51E44150446CB66F50F9E5C501B4948010410A3222AE5842048480AF4C1B38E4F9B16202012E2463910E420B3CE441B26310DD9CF369914F4E6DA1F5D6573E46D483A4D2938BC13FB;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h1B493914F653DC3B7CFD2217B592BC53418F1128D43148012604989EE25D073984F37EEB31083F62EF9FF5D63E2F4FAAB7D2D3BB3945F7358ADB6CA92FA67D9EBADD0AAF206C9FACD3451414B984557A43A0037D178974B03456B3BEDB1285364686802B73E42937E090129C007C586053EE1E66E3B5E1B34F2DB0068214F27130579AEC8CF80039A1A485D18B0AB40352AE4C0C66FC02B7429EC81546EB5BB2A9A53738999363259C847D113783798B277E8B76364DE1C9C50E8C10097EF347AC0BE4715602A3CFAB05C84D47B4321DB55476B7FF4AE7C2FC0F0A9D519054059C22F4C6711BE6CBC9E65638976520F487CF9B9DE3B58C1B222ACDA7C2B498D1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h3E274CED6A9CCE67DF18D4D302E6EF463530CBC3C34AB83967509E2322EEC5F1EEA51BDE653BA5375DD48F233D52BC67C18CC91099C4B7AA47094BC475376D47451D1A7669D95A9A56DF82DE442822B33A88ACA7E0B51ED6CADE45187315A99CB1587E88C2AAFA6D8057E88A1160321E15A1DBEF51EF7037BD12B3D57DD18237752FCA086B1BD7BB9D63B907562F0A5531A174D76C31BC12C37FE96DA46FF967ED2B8D6C745593EAECE5A9ED6E002D358516FF01AA71BED67B35613A3D7FB7DE31AC3CE2B27D202D5D9376F039CE04FFDA2287FB97F7F0B950AFE7B3F8A367F5123744ACFC7EA278F051EBF29E8C535F2BC4EFE2DB2D6B63C3C8038FD8BE94BC;
// synopsys translate_on

// Location: M9K_X33_Y18_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000023200008C214BA0CA8222700015088987F8550ACE81988D8EE023C06B839C9079CB65511886;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h7950648CE0308C7CF55A492B1FA249D17859F8905DC7DEE2E043EC55B0F5C0A45A711C8A96015292F019DAABBBC20CD740C5F2F664CA5E50BD053D2DB806F25ADB41E3E8840F5AF978E88D74DE56E2F5F6CD5BFFC51462B33608C5BF13ACC9435393AECE6D40B089D6688C3BF0E8E355C62B428B1A3B80CA5DA913071950EE0B6C402DAE6A565BC663A732328A52496CC8B6233B230521982B459B02E4F9918E65191465479102453C32A4D6958D4D3D046453D21F67391EECF3955F0429A486DB914E447DA4C5D7D3174CF03064E3DD3B65791FF56C93E34F0937345D42A646852B0038C6C23BB4FD43EE1F866EDCE94FB11AB3CADBEB7FACA795D65FE2B826;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h1DC6E54F952B2E5226F156D4CB1D38D3071800EFC66C9BF583EC0CD36A8BD5432946722109D542E023619EB8D9C841780ED8AE5CBE21052A7822A6A68D241F9B952BFC191F0DA4B5720A8700092E3DFAF496C3CA4A975AC56216C7994D452B30C572EC4B9C3E6AB7C832E159D1A246CDF10284F6C884971734FF6B2B92BB2EB7E9E3794BCE694353046CADC9BFA7D6FF6401CD9368CB564547F5F08937D4243FC60707AB4B59FCDF32D2512FF0390679C1433457FBFD65D59676F89E230CCC8A3487DD25A23FF7EE3378163C25221F8C53FB412881F43716F623C6BC05F25B9725D9573CB617E39A89C30B7B3DA3B823222F631FE358C15A056513A93B43A0EF;
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneive_lcell_comb \rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~11 (
// Equation(s):
// \rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~11_combout  = (\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # 
// (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))

	.dataa(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(\rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~11 .lut_mask = 16'hFA50;
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[1][5]~27 (
// Equation(s):
// \u1|Mult0|mult_core|romout[1][5]~27_combout  = (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~9_combout  & ((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~11_combout  & 
// ((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout ) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout ))) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~11_combout  & 
// (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout  & \rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout )))) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~9_combout  & 
// ((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout  & ((!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout ))) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout  & 
// (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~11_combout  & \rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout ))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~9_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~11_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[1][5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[1][5]~27 .lut_mask = 16'h8E58;
defparam \u1|Mult0|mult_core|romout[1][5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[1][4]~28 (
// Equation(s):
// \u1|Mult0|mult_core|romout[1][4]~28_combout  = (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~9_combout  & ((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~11_combout  & 
// (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout  & \rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout )) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~11_combout  & 
// (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout  $ (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout ))))) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~9_combout  & 
// ((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~11_combout  & (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout  & !\rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout )) # 
// (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~11_combout  & (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout  & \rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout ))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~9_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~11_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[1][4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[1][4]~28 .lut_mask = 16'h2942;
defparam \u1|Mult0|mult_core|romout[1][4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021B7787043C40221290020070002A52000008E331006602401C181F865C0188A513121CD811;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'hB24670B303496E837A156E9F004F4A7E180DA10574D18A78C213F68D5030924B3C194158271A8C33D00B32C29A1545FC7C81F8F602AE4C898505E469D1CECF27554643563619B0E63E1AA55A47955BAC6B1E5305F77EBD40EFD0235546131986A2811C81D07946EC5FAF013F7FDA9D47274A158C4D8083A6A529BDC3B4DABF2749BB819FB4E06BAF2F8416554876C18F7DDC6CC61675E7C8660AA63710294EE369BC22B198D6FD1BCD565337C6F23089FEB834C5605B4C6F3F1842E0791D170D14D67399805F7238B5E2F6C15A9D4CA147F58CC52654C462972056205C140314BECF179BA9E4C52DBDE4E78F18401C98A67EB3D9896347B9A4843D78AEDAE58F;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h44F6D3D7EFEB76C34D3C795705FB1BABEA1B5FFCE780CDD6B0FD4DD46927D1B4EEA2A7B85DC1131FB12671480C744F33A76AA8999AB631F0E3DED17C1F4F6582E2481C5DC0892DE4CC305EC069CCF3A0BDE354795A4784F46A6AC22F0E753514F27AF58B0F00E494CB8305625FAC7BA800F9E4E37D249E504A48B014DA780DCA9E4E40159ADB6F37B1259E7934A215645B5E138F41705087D3285E1A14D5A438534C8352F25026E7377600ABB525133C2542D69DE0B50E3522A922F3C28100AB4E0CB8563AB9539E83B112B75D6223EAE89CD5BD9E390F2236E251FA450B916D37EACD07D4AD9037A8CA8305B8A58B08E1D08747841B06CD4473A50CE41821E8;
// synopsys translate_on

// Location: M9K_X33_Y25_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000204700880B0B82C8222070509502D987F85DA9DE81F88DCEE43BD9EDC79D90DDD87741D897;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h6914742C2332C02F8C5F2A801B2D69AB18A70B5B8736FC3E19D0D2BA36154CB82D8032D486135AD3711F7E2C2135D4353D92A41ABA3F7C3359F91BB6BF350D943FCE293013E0E3064326BFC0C48181507DA681EA16036804E881AB587248E8EFCC09C525C89C08F3D2A5440AB934C07047C8B88B593845680B3926FF9E56F4DD003B2C606BEB949E56FBE721FFCDFE54B0E6D974BF13BF62C02514BF3AFBEBC34E369C99527B59B471A63ACE65D1BFBE92304D2B41D6EE9B37C0CB0E6DCE7B8CC4693D2D1C735B498B667D05D7FBD745FAD68ED0FF584B3B2E4EBB3A2BFA77A5C0AEB21DB9B70DF21C41FF67CC5D891DD47BC6EE9BA4AC9AB35069A1EE867215;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h19E09F2CDC8EDD77C8D6F0A5377CE3084C397D891A1F7378B143140FD5CCE1CBDE65B7B8C5AB0E474026A5320EEAE55822B57BF94924F1538F483C6B69F8E1EA29EE2E5A19046111CBC1B88034EE026A099532F59AC85A396967E34E9D2B001CCA919BC71E1D5275FE80C9674D1CE36E40A4880BA172EE9B814C35609E59D9F404AB65D77AB287F03E695FB7385F1C5121C038764C3201EF85CEA5B7042BF8E0387048CB5730C4F0E9EF831B8EAF3C3367AF5315E67432788E905282CB7BEFCF677784FC4ED0F207741D07ECCA68C9146C50DF68C03F31EEE3954E1C678297D916B0D0D1ED95A499D56ED9F7E5D24A13222F2417E37DC16F46E4B925665B3404;
// synopsys translate_on

// Location: M9K_X33_Y21_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h91BBE3E771283581749F29AE186FFA546E32F6D5F3C9AD329BE2BEB5D59CE12BF907663004EC5978AEA2FFEE84D48639F8EF70A623189B820BE875DF8D781C3FF5E3CA014E582685D4E0B939BEFFFFAF8520317844E5AF474E37FA32D4D842EE4E998EC11FA5F8160525DDE5E99C3E3E7B4D01BC1FF383F69D4B0A292821EA1AA7F3855B6D768E886F9CFBADBBF2CBFE1F4A259D378C72122BC76532D4C7374FC4F3018C5A5D17943BBE4ECCAF7CFFA217564137864CD1559BD301EB6D1F9053773BE55632594F25DA120E5F18BFED4F1DC872CD7933269CB176E6DC83AE77AB4C3C5A4EF6E4EFC4A50DD5A7BA176C011D9A5B392C69EB3A95FA26208FFC4F3E;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFFF7164A13AF7BB2AB9DC67D2E781037B2C15536884C67C92BFA5FC4735B519B00DCD57A077A95200AF57EADC7CEC593FD6DB0C96A71B1EE666C449E5D18A7480CE0BA29C48707BC1238F598B88129B096B4705160E8CE657316C72819A25CF1D30116C80478B5086E9977E939E8806B7FBFEB8BF19A2028D137FE44AF5AEF2DADA98745AD8091111E9CED09CE743A801ED5D486D34FFF5E3D75243410D0364AD2A9F0A3BB3F68BA99F13F4E660CDDECC82E62280E59E6C3FAAF29EFC13CF9FAA76C1E0093104120ADDB8D6DE2657EF0DFD3F311AECE317A66FD4FBDDEF3BCE2F11F3E4C319E25AC4DA9CA30BA6EF2F3C8562B18795AE216FC595DC4F4FDC95;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h61B5862A341D28945349E03C19FC05618046860892B9323D4EE538C2E30521C363B8ADD96791C6E1498C6D24E9119C88365D8AEE9B0F7CD50A6DDADA0DDE539E0CDC09C5EFC49C04117A2872D49B6C6E84EA066D4AB034A9E598DBC4553334200B379B665D6064ACA0FEE84A68D604AE419367CFB448EBAC7319C7C4F91EAB5D0CD086DBC9AD061C1BC805EA5DF1FE865D9B504081FAE4D183022E6CEE57A50977C1F38C8FC2548C963C4B17E93699F0ACC40CE0B408481A5B4B784423F08F621CDE7A820DCD2E17A432CA2C3A611C86A1071817B145B04F6D0B5F7D316AF6940694665EE5F7E73FEFBA305C593DE8BD1E825D8EE38BB0646425F09DAA896FB2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h5897250D63B72AFE652B78E62154B7582435C895B61CA21E5848AC4FB72D150BA98C7D5767D93147938050BEBCC20D0F342D82B8C3454DED971605FC5B4106D4FB12EA42A52343E6111BA3C78C4E0FA67FFDB57327D3BE17EED11E1A3789627E7F4AC896655CFCC025CC9F2D2F6F0FEF8B98AEDA1A706DECA8971FBC7FA97929A84C8A4562C1BA9829BB5DECE56372BA7BBCE39F1284C8B5644D37D98EB75B10E2D94578FCE4AA52821D434217F21C7B5C58BDB92FF23F278D9E56747940B69F991D89A6E0AD8882162636D2C491873400C015206804280840074D8C00A6020A0CC01FF301815D874BAB042D1063E0A2D56314DD5F50949C048BA592E5016B53;
// synopsys translate_on

// Location: M9K_X33_Y14_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h94B4AF25E568BBB3D7DC082AC325CEC79B3CF51B7C8D512006B830F878C6C8A2E3BDBF26B0B12CDDBA19BCC575E90905A8B881641A661597B763397173E831C29164AF36B80B9ADA96F3168C4ED0397C441FF61D7DB64624CF3E4216F85BF0BF811094897291DD8070DA00391BBE6CFC3F96BDF02FCB27046F815CC58396208C59F21A0C402236DCB2476E092F6899D347300D81B298A36B8F8A10B1ADC67618CC2A64CCEE070ABCE8210EC0A709DF77A097567FC9280D71C746739C4D42B5214262B62BAF7C69F082043A12B989E1970EACAE647AA05ADE892E27B9F759074B52D1BEF72283A14B29BBE74713BD467798D8EEF1DA6CB2A1A2E08B3BD73A64CB;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hA2B7E90B6BF2B2B3AD29DBB5E7E62255CC375DB48BF9AD526F4A0D680C0392BF69F45BF4556C7C49469FC003D67BE9443E8088A0D180E40FA34407DFA566A2D78A5219413952B76AD3A83849A52547E14E839B06C9525885BEFD4882F45E6F72365E16A5734DE86DB939627349793CD605C3A5588E25E0586D998DB6D4391A7AF22E98DA474D271FEE82281AF4A22D624C5753F3ADA05A32DCC33602C03F5A20E24B2766E14289ED408D213C82B8C1B523E8F08D9EAA7B136BFDF1C7EEC69C4A477BD725DE8FFD9DC877479E90FCFD412B47CFAA504DC12E2CB392724FA9A776D73A384DA1A568D4153075D2970691FFF2E147B4C3F4EE7DF07B3ECE9DB3C4D3;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h42BC9CB4244DEC4BC535EF0D89FA677082421F1E9C62A946A74ECCC6F93F47F4C37645E885D8DDF550A75D2D50EA0FB572D4920A5E8C709343943DDC8EDE6460D5F7757AD46F766B6658B763EF51589DF58CDD4C7C0CEB44C44CACF5CA0F211B2DE890222438F734345EA2042BE09C9D1E9ECD0A5C1C2FED814EC1B8A43E2C61B5375274BF0406C5B25C8A33945A4800AFA18C52753B2B9B32AC3AEA07D7CF4639E81C7D60A0AF9A2EF0B57E7A7BAC145454684DBCE7EA1088EAA8F62DCDD0CE6C61BF26EF0C23A99FEBA758B2E25757742D5823962B96B970C0EE3657A40678C1006FCF25EC9FD20E4BA27A46CB2F4CAC43B067FABFB03975C5E5FB81859111;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hB42AAF0A461078068CD647AA9A7759DAA79BAD2145260F25286E81F3B999556062A9DA43F3A569D46E7FF0DCC2914F6911F78BFF1838B09358C97BAA050EA9316885FF37F1DF4C7E94E80833AF8CAE12016063A1C6B9104BC3AA668AF43FB3AC4E9BD697045E4B3C43B9F57F3B2C1144A0E3C98ED83BD3303789511A556516654E8117F27E45878EFE89513C709314F659B0DCEADDF36C9C8DB3D511E7CD56B9199E1995BCB2AC764AD1D8330D06F87658541C1149F1E405B9DBD77C20BAF7C89453D83D013BF5B5CD81D4D4A1B3AAAFFD9D6F6F90DCA76FFF5016C127FABB08E1A8A4E5E2CDC2784646DAA065106D6A88DFC494F1822B01FBFDDDEBE66392D0;
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[0][7]~30 (
// Equation(s):
// \u1|Mult0|mult_core|romout[0][7]~30_combout  = (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & 
// \rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))

	.dataa(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(\rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[0][7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[0][7]~30 .lut_mask = 16'h5000;
defparam \u1|Mult0|mult_core|romout[0][7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[0][7]~31 (
// Equation(s):
// \u1|Mult0|mult_core|romout[0][7]~31_combout  = (\u1|Mult0|mult_core|romout[0][7]~30_combout ) # ((\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & 
// \rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout )))

	.dataa(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\u1|Mult0|mult_core|romout[0][7]~30_combout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[0][7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[0][7]~31 .lut_mask = 16'hFF80;
defparam \u1|Mult0|mult_core|romout[0][7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[1][3]~29 (
// Equation(s):
// \u1|Mult0|mult_core|romout[1][3]~29_combout  = \rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~9_combout  $ (((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~11_combout  & 
// (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout  $ (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout ))) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~11_combout  & 
// (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout  & !\rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout ))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~9_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~11_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[1][3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[1][3]~29 .lut_mask = 16'h6A96;
defparam \u1|Mult0|mult_core|romout[1][3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[1][2]~32 (
// Equation(s):
// \u1|Mult0|mult_core|romout[1][2]~32_combout  = \rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout  $ (((!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~11_combout  & 
// \rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout )))

	.dataa(gnd),
	.datab(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~11_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~10_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~8_combout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[1][2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[1][2]~32 .lut_mask = 16'hC3F0;
defparam \u1|Mult0|mult_core|romout[1][2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneive_lcell_comb \rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~13 (
// Equation(s):
// \rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~13_combout  = (\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # 
// (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))

	.dataa(\rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~13 .lut_mask = 16'hCACA;
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneive_lcell_comb \rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~14 (
// Equation(s):
// \rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~14_combout  = (\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # 
// (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )))

	.dataa(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(\rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~14 .lut_mask = 16'hF5A0;
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h63B8DBC91177D7CD69374DDEEA92937A145E705AED17144F1D005D4E5D195FBFE2F93BD0292E6D43BF94B13F28B6E347C10BBE3A8019E41CDCE6ADDBBEFA06DA35B56EA6C5EE30ECC59958BB9EE42AF3DE0C673BDDB08C53659F5ED3E8FABADF8F744BD0D71C22AB808887D11317970433A799F5243CC8B335ECECF3CB1E53305C6DFBE999966705F8327A1CC82B12DA33629E767F4CFEF6BBDFC774794C22E31D577F19FDB32B8F1D66D9DBF3588E8367C9DA2BFCD06A3FB2F927C19C35F6A8DD57EEC9793EFCFE703A93FD2E2C2BA8D5ED0AB7D0C54BFCCDF6355D5F86FD47EDE880C86BA750ECBCA6C701AE0D42B097FEA81308F799E99AD41F99F73940CE;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h8330AF81325289E0909EB9CCDEA1FB3124813EF2F1514B2FEF89F59B1A1CF6DABFD790AA91207C5B0C6467BFC55DA14E08FE3767C9FB38AC53EBA3A55EAD6D836A3DB6F583F3B3E19624D0892ECE68D7B17DE4191F2798587270AEBD6E2FAD79A44E6A0A7EE0DE91ABA34D4D61C68835679809EB22AD44941694E4D471EBC380E10657CCBFDA74348DE2C1C43917F331677D0DEFCE23DF5272643258CE852E2956EDBB3964F2ED62152F44F3954D92720697E83438368E1CB0BB80EB5EA69350EB1B20D5675DF2A3CCBF8F9E23DF5768967973A243891F84D60279D5F936692FF5D6CEA92B081416FFFAD1461DBDB1B642C14BB463F7BF45F359266D94D657F1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h406464D4AC865C3951AF8C2D90F80FF105069718F6DE239D8F16B9A463C794BD9893436C17063CAC70C4CAEE130AB7B550F8DA24802E9436BDE59AB64CD15AA4A19A3C5032DFF092B3A9FEB849253AC8E5FC1C1FE668B4EFA21597B1F18682B7645EF7C3719C83AEC1524D729FAC33DAD9C18AD935471AFE698EFDAB246BE82FCEC9BB76F8A5E910AFC417197DA96E94D2137C27D60EB2385465C15FD434B4B8946EEBE34438F6B40A57A86090ECED8C90B28DFA3E2762691CAFEE1796CC4F59A539B4D9A2F44938C80FF5CAED45C0E327C4E112063A055BD68C76FCB789BD6BDD0BE8A57657E95D15FBB4EA170CE13131FD4121A4C68DD815801ECCE9DA8181;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h6E56CA4FA0655EB11C7C558F71131F5946B44DBB9433169295157B91F2ACF2481526825A34803D85077352B08C1248653C05E72FDF53C9E4E33751182D72F706D6185B4B4E041B518BD4BC406543ADED17C00114797C12907F5FD848075D57E463BC7F9975B014343572403A75DF8F51A3DD58AECB4DAF5D15B94A9E551719FF1190EF07B7D1F1FBE650838AE470FB006DD8FD324079C366683486AC8A73C9B068A740647F92E9D93B29A2AB07C5ACDB613E7843104E48E09A2650F86324E1DF15484BC948CCF99E9F76B6984465EB54062AF99427235FDAA5EDE532DA1BDEF5F31FE4A81E322000F4153172EB9C5E1722582FA27BAF406238BC5BA45ADC043C;
// synopsys translate_on

// Location: M9K_X33_Y19_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000056DBAF7DBD5BBDCD85EF570AF17E08FAB3F5458E3BF06BA34D8836679389E185A08640D01CC;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'hCB92035FEEFBBEF4C75AD7B4DCF8A38D6902DD2AA2BE6A98F7F1A9FD69CAFDBBA37B4826CEAA31C50FE3E6702EA5AE56FDA57DD576771E1785219D0656BEC26F265411B148D90CA9C70DC749EF7FF428CFE965A6E0F84F14272CE356C60A9E29031524936681DB0B83039F6E94E1D1325E3A315DBF4B1295886BC1F240B3A63948921BE5D10BEEB1FBF6FFBC8D7E3CD8184C776E7B3F1CDEBFB9EE5F471A481EF25DFD7393D0162C6B17D24CCE5F676D30F74E990F48ED337E472109E5BD799C4DC31B2527117742D94364B79016C6D5DAC63CA6B658A96364A59F373CD86226E9873ABEFB401FB877F95E85CD9F8B76ED735EEE43E7AD870B638E46238B1BD9;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'hD544E79F7E487BE35814ED8D79D9A704CCA70C5D8F46765CB447C0762D03917B2821F223B653B74938726AE937EB1D6CC5920763E4BD76AD73BD44E83F4C352560D7BEAE6EEB32E0971CC6704B20F21B9E7D178940A9DDF604ED38E743417E25313A6B8246488FD935B5CFFD5848E753F6FC9E9538C5134AB60224FFEC7354A7B39008932CC5F9FB51FEC4130F99C224ACAB765D927CB53248ADCCA932CF20711CDEB47FC40D630521C46D83D68BB906622C14ACD8146A49E93C57D9D39576449BFBB4C9FCD77D36F2D6DA3AF6F1BAB28F8F238AB9084ED2D7304AC71BC83B66BFC3E4F639A8DEAD1E7425E07152E99DC1DDE8DDE7BEB7B03B564B93BF679543;
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneive_lcell_comb \rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~12 (
// Equation(s):
// \rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~12_combout  = (\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # 
// (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))

	.dataa(\rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(gnd),
	.datac(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~12 .lut_mask = 16'hFA0A;
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[0][6]~33 (
// Equation(s):
// \u1|Mult0|mult_core|romout[0][6]~33_combout  = (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~13_combout  & (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~14_combout )) # 
// (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~13_combout  & (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~14_combout  & \rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~12_combout ))

	.dataa(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~13_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~14_combout ),
	.datac(gnd),
	.datad(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~12_combout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[0][6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[0][6]~33 .lut_mask = 16'h6622;
defparam \u1|Mult0|mult_core|romout[0][6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002128A200422402002A0020000800A5000000AA3100060007007D83986640396A7131210D911;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h7C4478A8F6225C6741444AA8A89BE94B2846B0CD5E7FA0C410704FA08955FC489FEA170A15332EB083D3E50A0EB1793FCC27132D8FFC4E4B64081A67A871DF6C2E43F1AE545320CAC64444ED535DD01D1A267FF9C81D44831FBEAD0D0F651EDA9CD0E845C349672082A873E01B660DC7282301B13F59CEE254E8DC2B67E3F1F1B0B75A3C0C9E427C6B66A1DCB40C38426DD4AED7A533ECFA7E62C7A5AE2676F829CF933D1CEEF4E7CCC5FD7AF4FAC4524D147FFC78A3C7DD985EDBF61DF7AD2B5EED537DF98DBDF70CDC02E8A9728D9CE583673748169D70714BCE8E3DAD5CF2F557356E1A59724FE14690FE42677DE433A4D781604583271AC9C3E707124AB1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h5CBF425969F44A75837F4713AFCBA96AF14358737BA5BE6F2F2B72CC6154268E46CC5187B107B7D34AD24E6A325888325425046EBC335BC67D88A9A7CEE52E3BD4E97CC1557CA4246CACC700091C30B0858811685A0900C46813F3DF8A7F140CB2F245C292B674704BBA1AF41E29BE9EF897762DB6E0710230899FE7116361390FFF657751D2FC81187F4EB02C467EE1562C0588AE4D50BE85EF1F68B92268A91B679D449EA1D65C630349CDE2F9E84897C7A5AA3E4C5C492237BD70B126162E37B41EE1F1B6481A0F2736E7F4287631DA6757ABC34CF501CB3C1C9A399DC454A956919726E1324B33222AC4B90FB12C2C084F2A20A5814D2EE02F184701A4CA;
// synopsys translate_on

// Location: M9K_X33_Y16_N0
cycloneive_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|reg_adr_rom [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u1|reg_adr_rom [12],\u1|reg_adr_rom [11],\u1|reg_adr_rom [10],\u1|reg_adr_rom [9],\u1|reg_adr_rom [8],\u1|reg_adr_rom [7],\u1|reg_adr_rom [6],\u1|reg_adr_rom [5],\u1|reg_adr_rom [4],\u1|reg_adr_rom [3],\u1|reg_adr_rom [2],\u1|reg_adr_rom [1],\u1|reg_adr_rom [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../../../Work_murmansk/Octave/coeff.mif";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h0153D067FA7C60D016D9ECA05FAACF6D1B441AC4C7797C6192D29C84F6879B63812C3EF9A5EE0FB3DA2CEF71FDCFB73DF461BEC26F02D425B21692ED271C828C4DC1BAE0B48B7E01718DB3B58EA32796B1A3BEE7C086A813F5B1B58F9C89739BCC4BCB80B254A28D61C0D3A3BE9E296709F975F5253E1880B6BFF63A90BF3B25D781158FF21ECA7158FCBDBE85EA33ABDE8FB21D6B3D43E6AC947C6C74A0F78353521D6D2CCC819392EA6FB83E9BFA9F4B64B0FE47160D48F921C417FA3C4833A5CF33153D442B64CADF0F4C0C7BB8CE51AF8FD93503F669F2F3E959BEB902E89A4916618E137D6B2DA3E7A7D094475275CA2F137D49E418A5C6D603E2BFF95C;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hD666B514A6E3A68ECB8AA93987D584032D26D05839D0B9C0D74E60A319E7E91E05270E9BD2C910762B69A883CD77CA7EA24E850D5C39FC34959CA5E9BB50E70580023A130089317A87008BF46A143E41E802C30F886FB6D4C452A0950944A2FA93441BB5491CAEBB7563BCF1ED40EC5721CC359FCBB975B050C685E08FAC9F922C01B4BB3948B84B474073E11D20912A9DF074A245C2955200647B4FC6C956D5EFAF1BD3809A24E2602517525B437F53C9507920161FBBDA258B882E02B8BC68C3B3E89C6AC8E1F5BD432E6506E86CF06D9A9D1FDC93FB73CFEC563DD0D6D39F9DBF7CBBFBF185AB405CA9B9F7C55F40783E7CDD2E674865DDD16367FE489E0C;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h7B417DBB93D69DB6AFD83F9BD6653B156B97A95C0D57D546D30B9F5F33625B9F848F1A03F0613276BFBDA46BBD34829A480CEBE154284E0D8D4F799C12EA1777D7334C40FA54D7A593BE2863544897BC53D15F892465B01DD9B941730EA4DE56ED5970B51DB994551686167C39DAF8524F3A7ED42D9CC7DEF36E5E08EFB7EA22A9F84594B6F40010B40012030150041097804D0617282A99A2A6282C46577140204CD692F29A01A7028112DA1267DC5C4B74C5FB862C8AB1054D076D079125D374D4D554CB00465A587D34BB4D313CFDDDB905CC37E2793FBE1D5879EC7288DB13ECF6B43A7C81DEFFB42D345F3378E5FFE95E8B45CD4B3EFB8F2F50DD7547AB;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hD48FCC8640C21A6E8086F66668D3FC55D1F267D45899092D1A400D99004914858B3CB4006BD5DCE64167823101427404C04246178130000100001FAE08088871C7870F3731FD5144A6704FB7ABCC893D6CAD8437586B2502D7973F14D3D092C8A34A2980645CDA681AADA3E0D66442C2AD5F2FE2D00D6497C7B630BCC2BB7042DB9A2B59B778D4EFBA4EC3AA6C686E18C0C512174A953A63D8FFCEB6D92225DA9552D2DF557A6D0BAA6872BE30218EB41F2FF4AB841B18C46791E7F5BA865F6CCEB75C01D1E2074AE5DBB86D7B1E918FDC486E4FD8D0876AE5454B0D22BCB902ED78BB16E34C9FFF0DEDDE8D65738DD85CBCD009AED2BF9DFF7678395362FD83;
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneive_lcell_comb \rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15 (
// Equation(s):
// \rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout  = (\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # 
// (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )))

	.dataa(gnd),
	.datab(\rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15 .lut_mask = 16'hCFC0;
defparam \rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[0][5]~36 (
// Equation(s):
// \u1|Mult0|mult_core|romout[0][5]~36_combout  = (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~12_combout  & ((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout  & 
// ((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~13_combout ) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~14_combout ))) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout  & 
// (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~13_combout  & !\rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~14_combout )))) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~12_combout  & 
// ((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~13_combout  & (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout  & !\rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~14_combout )) # 
// (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~13_combout  & ((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~14_combout )))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~12_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~13_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~14_combout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[0][5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[0][5]~36 .lut_mask = 16'h85E8;
defparam \u1|Mult0|mult_core|romout[0][5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[1][1]~34 (
// Equation(s):
// \u1|Mult0|mult_core|romout[1][1]~34_combout  = (\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # 
// (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout )))

	.dataa(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(\rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[1][1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[1][1]~34 .lut_mask = 16'h0A5F;
defparam \u1|Mult0|mult_core|romout[1][1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[1][1]~35 (
// Equation(s):
// \u1|Mult0|mult_core|romout[1][1]~35_combout  = \u1|Mult0|mult_core|romout[1][1]~34_combout  $ (((\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # 
// (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\u1|Mult0|mult_core|romout[1][1]~34_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[1][1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[1][1]~35 .lut_mask = 16'hC963;
defparam \u1|Mult0|mult_core|romout[1][1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[0][4]~37 (
// Equation(s):
// \u1|Mult0|mult_core|romout[0][4]~37_combout  = (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~12_combout  & ((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout  & 
// (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~13_combout  & !\rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~14_combout )) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout  & 
// (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~13_combout  $ (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~14_combout ))))) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~12_combout  & 
// ((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout  & (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~13_combout  & \rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~14_combout )) # 
// (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout  & (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~13_combout  & !\rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~14_combout ))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~12_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~13_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~14_combout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[0][4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[0][4]~37 .lut_mask = 16'h2492;
defparam \u1|Mult0|mult_core|romout[0][4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneive_lcell_comb \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\u1|Mult0|mult_core|romout[0][4]~37_combout  & (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~11_combout  $ (VCC))) # (!\u1|Mult0|mult_core|romout[0][4]~37_combout  
// & (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~11_combout  & VCC))
// \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\u1|Mult0|mult_core|romout[0][4]~37_combout  & \rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~11_combout ))

	.dataa(\u1|Mult0|mult_core|romout[0][4]~37_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneive_lcell_comb \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\u1|Mult0|mult_core|romout[0][5]~36_combout  & ((\u1|Mult0|mult_core|romout[1][1]~35_combout  & (\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # 
// (!\u1|Mult0|mult_core|romout[1][1]~35_combout  & (!\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\u1|Mult0|mult_core|romout[0][5]~36_combout  & ((\u1|Mult0|mult_core|romout[1][1]~35_combout  & 
// (!\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\u1|Mult0|mult_core|romout[1][1]~35_combout  & ((\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\u1|Mult0|mult_core|romout[0][5]~36_combout  & (!\u1|Mult0|mult_core|romout[1][1]~35_combout  & !\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\u1|Mult0|mult_core|romout[0][5]~36_combout  & ((!\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\u1|Mult0|mult_core|romout[1][1]~35_combout ))))

	.dataa(\u1|Mult0|mult_core|romout[0][5]~36_combout ),
	.datab(\u1|Mult0|mult_core|romout[1][1]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneive_lcell_comb \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\u1|Mult0|mult_core|romout[1][2]~32_combout  $ (\u1|Mult0|mult_core|romout[0][6]~33_combout  $ (!\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\u1|Mult0|mult_core|romout[1][2]~32_combout  & ((\u1|Mult0|mult_core|romout[0][6]~33_combout ) # (!\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\u1|Mult0|mult_core|romout[1][2]~32_combout  & (\u1|Mult0|mult_core|romout[0][6]~33_combout  & !\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\u1|Mult0|mult_core|romout[1][2]~32_combout ),
	.datab(\u1|Mult0|mult_core|romout[0][6]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneive_lcell_comb \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\u1|Mult0|mult_core|romout[0][7]~31_combout  & ((\u1|Mult0|mult_core|romout[1][3]~29_combout  & (\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # 
// (!\u1|Mult0|mult_core|romout[1][3]~29_combout  & (!\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # (!\u1|Mult0|mult_core|romout[0][7]~31_combout  & ((\u1|Mult0|mult_core|romout[1][3]~29_combout  & 
// (!\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\u1|Mult0|mult_core|romout[1][3]~29_combout  & ((\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\u1|Mult0|mult_core|romout[0][7]~31_combout  & (!\u1|Mult0|mult_core|romout[1][3]~29_combout  & !\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\u1|Mult0|mult_core|romout[0][7]~31_combout  & ((!\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (!\u1|Mult0|mult_core|romout[1][3]~29_combout ))))

	.dataa(\u1|Mult0|mult_core|romout[0][7]~31_combout ),
	.datab(\u1|Mult0|mult_core|romout[1][3]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneive_lcell_comb \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = (\u1|Mult0|mult_core|romout[1][4]~28_combout  & (\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7  $ (GND))) # (!\u1|Mult0|mult_core|romout[1][4]~28_combout  & 
// (!\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7  & VCC))
// \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\u1|Mult0|mult_core|romout[1][4]~28_combout  & !\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ))

	.dataa(\u1|Mult0|mult_core|romout[1][4]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'hA50A;
defparam \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneive_lcell_comb \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\u1|Mult0|mult_core|romout[1][5]~27_combout  & (!\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\u1|Mult0|mult_core|romout[1][5]~27_combout  & 
// ((\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))
// \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((!\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\u1|Mult0|mult_core|romout[1][5]~27_combout ))

	.dataa(gnd),
	.datab(\u1|Mult0|mult_core|romout[1][5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h3C3F;
defparam \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneive_lcell_comb \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = (\u1|Mult0|mult_core|romout[1][6]~26_combout  & (\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  $ (GND))) # (!\u1|Mult0|mult_core|romout[1][6]~26_combout  & 
// (!\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  & VCC))
// \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\u1|Mult0|mult_core|romout[1][6]~26_combout  & !\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ))

	.dataa(gnd),
	.datab(\u1|Mult0|mult_core|romout[1][6]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hC30C;
defparam \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneive_lcell_comb \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  $ (\u1|Mult0|mult_core|romout[1][7]~25_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|Mult0|mult_core|romout[1][7]~25_combout ),
	.cin(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h0FF0;
defparam \u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[2][3]~38 (
// Equation(s):
// \u1|Mult0|mult_core|romout[2][3]~38_combout  = \rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~5_combout  $ (((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~7_combout  & 
// (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4_combout  $ (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~6_combout ))) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~7_combout  & 
// (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4_combout  & \rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~6_combout ))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[11]~5_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~7_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~6_combout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[2][3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[2][3]~38 .lut_mask = 16'h69A6;
defparam \u1|Mult0|mult_core|romout[2][3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[2][2]~39 (
// Equation(s):
// \u1|Mult0|mult_core|romout[2][2]~39_combout  = \rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~6_combout  $ (((!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~7_combout  & 
// \rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4_combout )))

	.dataa(gnd),
	.datab(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~7_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[10]~6_combout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[2][2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[2][2]~39 .lut_mask = 16'hCF30;
defparam \u1|Mult0|mult_core|romout[2][2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[2][1]~43 (
// Equation(s):
// \u1|Mult0|mult_core|romout[2][1]~43_combout  = \rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4_combout  $ (((\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) # (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[9]~4_combout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[2][1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[2][1]~43 .lut_mask = 16'h35CA;
defparam \u1|Mult0|mult_core|romout[2][1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneive_lcell_comb \u1|data_reg[8]~12 (
// Equation(s):
// \u1|data_reg[8]~12_combout  = (\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~7_combout  $ (VCC))) # 
// (!\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~7_combout  & VCC))
// \u1|data_reg[8]~13  = CARRY((\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & \rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~7_combout ))

	.dataa(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[8]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|data_reg[8]~12_combout ),
	.cout(\u1|data_reg[8]~13 ));
// synopsys translate_off
defparam \u1|data_reg[8]~12 .lut_mask = 16'h6688;
defparam \u1|data_reg[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneive_lcell_comb \u1|data_reg[9]~14 (
// Equation(s):
// \u1|data_reg[9]~14_combout  = (\u1|Mult0|mult_core|romout[2][1]~43_combout  & ((\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (\u1|data_reg[8]~13  & VCC)) # (!\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// (!\u1|data_reg[8]~13 )))) # (!\u1|Mult0|mult_core|romout[2][1]~43_combout  & ((\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\u1|data_reg[8]~13 )) # (!\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// ((\u1|data_reg[8]~13 ) # (GND)))))
// \u1|data_reg[9]~15  = CARRY((\u1|Mult0|mult_core|romout[2][1]~43_combout  & (!\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & !\u1|data_reg[8]~13 )) # (!\u1|Mult0|mult_core|romout[2][1]~43_combout  & ((!\u1|data_reg[8]~13 ) # 
// (!\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ))))

	.dataa(\u1|Mult0|mult_core|romout[2][1]~43_combout ),
	.datab(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|data_reg[8]~13 ),
	.combout(\u1|data_reg[9]~14_combout ),
	.cout(\u1|data_reg[9]~15 ));
// synopsys translate_off
defparam \u1|data_reg[9]~14 .lut_mask = 16'h9617;
defparam \u1|data_reg[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneive_lcell_comb \u1|data_reg[10]~16 (
// Equation(s):
// \u1|data_reg[10]~16_combout  = ((\u1|Mult0|mult_core|romout[2][2]~39_combout  $ (\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  $ (!\u1|data_reg[9]~15 )))) # (GND)
// \u1|data_reg[10]~17  = CARRY((\u1|Mult0|mult_core|romout[2][2]~39_combout  & ((\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ) # (!\u1|data_reg[9]~15 ))) # (!\u1|Mult0|mult_core|romout[2][2]~39_combout  & 
// (\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & !\u1|data_reg[9]~15 )))

	.dataa(\u1|Mult0|mult_core|romout[2][2]~39_combout ),
	.datab(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|data_reg[9]~15 ),
	.combout(\u1|data_reg[10]~16_combout ),
	.cout(\u1|data_reg[10]~17 ));
// synopsys translate_off
defparam \u1|data_reg[10]~16 .lut_mask = 16'h698E;
defparam \u1|data_reg[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneive_lcell_comb \u1|data_reg[11]~18 (
// Equation(s):
// \u1|data_reg[11]~18_combout  = (\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\u1|Mult0|mult_core|romout[2][3]~38_combout  & (\u1|data_reg[10]~17  & VCC)) # (!\u1|Mult0|mult_core|romout[2][3]~38_combout  & (!\u1|data_reg[10]~17 
// )))) # (!\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\u1|Mult0|mult_core|romout[2][3]~38_combout  & (!\u1|data_reg[10]~17 )) # (!\u1|Mult0|mult_core|romout[2][3]~38_combout  & ((\u1|data_reg[10]~17 ) # (GND)))))
// \u1|data_reg[11]~19  = CARRY((\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\u1|Mult0|mult_core|romout[2][3]~38_combout  & !\u1|data_reg[10]~17 )) # (!\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// ((!\u1|data_reg[10]~17 ) # (!\u1|Mult0|mult_core|romout[2][3]~38_combout ))))

	.dataa(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datab(\u1|Mult0|mult_core|romout[2][3]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|data_reg[10]~17 ),
	.combout(\u1|data_reg[11]~18_combout ),
	.cout(\u1|data_reg[11]~19 ));
// synopsys translate_off
defparam \u1|data_reg[11]~18 .lut_mask = 16'h9617;
defparam \u1|data_reg[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneive_lcell_comb \u1|data_reg[12]~20 (
// Equation(s):
// \u1|data_reg[12]~20_combout  = (\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  & (\u1|data_reg[11]~19  $ (GND))) # (!\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  & (!\u1|data_reg[11]~19  & VCC))
// \u1|data_reg[12]~21  = CARRY((\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  & !\u1|data_reg[11]~19 ))

	.dataa(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|data_reg[11]~19 ),
	.combout(\u1|data_reg[12]~20_combout ),
	.cout(\u1|data_reg[12]~21 ));
// synopsys translate_off
defparam \u1|data_reg[12]~20 .lut_mask = 16'hA50A;
defparam \u1|data_reg[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneive_lcell_comb \u1|data_reg[13]~22 (
// Equation(s):
// \u1|data_reg[13]~22_combout  = (\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & (!\u1|data_reg[12]~21 )) # (!\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & ((\u1|data_reg[12]~21 ) # (GND)))
// \u1|data_reg[13]~23  = CARRY((!\u1|data_reg[12]~21 ) # (!\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ))

	.dataa(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|data_reg[12]~21 ),
	.combout(\u1|data_reg[13]~22_combout ),
	.cout(\u1|data_reg[13]~23 ));
// synopsys translate_off
defparam \u1|data_reg[13]~22 .lut_mask = 16'h5A5F;
defparam \u1|data_reg[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneive_lcell_comb \u1|data_reg[14]~24 (
// Equation(s):
// \u1|data_reg[14]~24_combout  = (\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout  & (\u1|data_reg[13]~23  $ (GND))) # (!\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout  & (!\u1|data_reg[13]~23  & VCC))
// \u1|data_reg[14]~25  = CARRY((\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout  & !\u1|data_reg[13]~23 ))

	.dataa(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|data_reg[13]~23 ),
	.combout(\u1|data_reg[14]~24_combout ),
	.cout(\u1|data_reg[14]~25 ));
// synopsys translate_off
defparam \u1|data_reg[14]~24 .lut_mask = 16'hA50A;
defparam \u1|data_reg[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneive_lcell_comb \u1|data_reg[15]~26 (
// Equation(s):
// \u1|data_reg[15]~26_combout  = (\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & (!\u1|data_reg[14]~25 )) # (!\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & ((\u1|data_reg[14]~25 ) # (GND)))
// \u1|data_reg[15]~27  = CARRY((!\u1|data_reg[14]~25 ) # (!\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout ))

	.dataa(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|data_reg[14]~25 ),
	.combout(\u1|data_reg[15]~26_combout ),
	.cout(\u1|data_reg[15]~27 ));
// synopsys translate_off
defparam \u1|data_reg[15]~26 .lut_mask = 16'h5A5F;
defparam \u1|data_reg[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneive_lcell_comb \u1|data_reg[16]~28 (
// Equation(s):
// \u1|data_reg[16]~28_combout  = (\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  & (\u1|data_reg[15]~27  $ (GND))) # (!\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  & (!\u1|data_reg[15]~27  & VCC))
// \u1|data_reg[16]~29  = CARRY((\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  & !\u1|data_reg[15]~27 ))

	.dataa(gnd),
	.datab(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|data_reg[15]~27 ),
	.combout(\u1|data_reg[16]~28_combout ),
	.cout(\u1|data_reg[16]~29 ));
// synopsys translate_off
defparam \u1|data_reg[16]~28 .lut_mask = 16'hC30C;
defparam \u1|data_reg[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneive_lcell_comb \u1|data_reg[17]~30 (
// Equation(s):
// \u1|data_reg[17]~30_combout  = (\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & (!\u1|data_reg[16]~29 )) # (!\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & ((\u1|data_reg[16]~29 ) # (GND)))
// \u1|data_reg[17]~31  = CARRY((!\u1|data_reg[16]~29 ) # (!\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout ))

	.dataa(gnd),
	.datab(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|data_reg[16]~29 ),
	.combout(\u1|data_reg[17]~30_combout ),
	.cout(\u1|data_reg[17]~31 ));
// synopsys translate_off
defparam \u1|data_reg[17]~30 .lut_mask = 16'h3C3F;
defparam \u1|data_reg[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneive_lcell_comb \u1|data_reg[18]~32 (
// Equation(s):
// \u1|data_reg[18]~32_combout  = (\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  & (\u1|data_reg[17]~31  $ (GND))) # (!\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  & (!\u1|data_reg[17]~31  & VCC))
// \u1|data_reg[18]~33  = CARRY((\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  & !\u1|data_reg[17]~31 ))

	.dataa(gnd),
	.datab(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|data_reg[17]~31 ),
	.combout(\u1|data_reg[18]~32_combout ),
	.cout(\u1|data_reg[18]~33 ));
// synopsys translate_off
defparam \u1|data_reg[18]~32 .lut_mask = 16'hC30C;
defparam \u1|data_reg[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneive_lcell_comb \u1|data_reg[19]~34 (
// Equation(s):
// \u1|data_reg[19]~34_combout  = \u1|data_reg[18]~33  $ (\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout ),
	.cin(\u1|data_reg[18]~33 ),
	.combout(\u1|data_reg[19]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|data_reg[19]~34 .lut_mask = 16'h0FF0;
defparam \u1|data_reg[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y22_N21
dffeas \u1|data_reg[19] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|data_reg[19]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_reg[19] .is_wysiwyg = "true";
defparam \u1|data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N19
dffeas \u1|data_reg[18] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|data_reg[18]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_reg[18] .is_wysiwyg = "true";
defparam \u1|data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N3
dffeas \u1|data_reg[17] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|data_reg[17]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_reg[17] .is_wysiwyg = "true";
defparam \u1|data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N11
dffeas \u1|data_reg[16] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|data_reg[16]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_reg[16] .is_wysiwyg = "true";
defparam \u1|data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N17
dffeas \u1|data_reg[15] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|data_reg[15]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_reg[15] .is_wysiwyg = "true";
defparam \u1|data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N15
dffeas \u1|data_reg[14] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|data_reg[14]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_reg[14] .is_wysiwyg = "true";
defparam \u1|data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N13
dffeas \u1|data_reg[13] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|data_reg[13]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_reg[13] .is_wysiwyg = "true";
defparam \u1|data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N11
dffeas \u1|data_reg[12] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|data_reg[12]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_reg[12] .is_wysiwyg = "true";
defparam \u1|data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N9
dffeas \u1|data_reg[11] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|data_reg[11]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_reg[11] .is_wysiwyg = "true";
defparam \u1|data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N7
dffeas \u1|data_reg[10] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|data_reg[10]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_reg[10] .is_wysiwyg = "true";
defparam \u1|data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N5
dffeas \u1|data_reg[9] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u1|data_reg[9]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_reg[9] .is_wysiwyg = "true";
defparam \u1|data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N19
dffeas \u1|data_reg[8] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|data_reg[8]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_reg[8] .is_wysiwyg = "true";
defparam \u1|data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N15
dffeas \u1|data_reg[7] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_reg[7] .is_wysiwyg = "true";
defparam \u1|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N13
dffeas \u1|data_reg[6] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_reg[6] .is_wysiwyg = "true";
defparam \u1|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N11
dffeas \u1|data_reg[5] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_reg[5] .is_wysiwyg = "true";
defparam \u1|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N9
dffeas \u1|data_reg[4] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_reg[4] .is_wysiwyg = "true";
defparam \u1|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[0][3]~40 (
// Equation(s):
// \u1|Mult0|mult_core|romout[0][3]~40_combout  = \rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~13_combout  $ (((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~12_combout  & 
// (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout  & \rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~14_combout )) # (!\rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~12_combout  & 
// (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout  $ (\rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~14_combout )))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~12_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~13_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~14_combout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[0][3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[0][3]~40 .lut_mask = 16'h69B4;
defparam \u1|Mult0|mult_core|romout[0][3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N7
dffeas \u1|data_reg[3] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|Mult0|mult_core|romout[0][3]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_reg[3] .is_wysiwyg = "true";
defparam \u1|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[0][2]~41 (
// Equation(s):
// \u1|Mult0|mult_core|romout[0][2]~41_combout  = \rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~14_combout  $ (((\rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~12_combout  & 
// !\rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout )))

	.dataa(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~12_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~14_combout ),
	.datac(gnd),
	.datad(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[0][2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[0][2]~41 .lut_mask = 16'hCC66;
defparam \u1|Mult0|mult_core|romout[0][2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N5
dffeas \u1|data_reg[2] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|Mult0|mult_core|romout[0][2]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_reg[2] .is_wysiwyg = "true";
defparam \u1|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneive_lcell_comb \u1|Mult0|mult_core|romout[0][1]~44 (
// Equation(s):
// \u1|Mult0|mult_core|romout[0][1]~44_combout  = \rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout  $ (((\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (!\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\u1|Mult0|mult_core|romout[0][1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Mult0|mult_core|romout[0][1]~44 .lut_mask = 16'h36C6;
defparam \u1|Mult0|mult_core|romout[0][1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N3
dffeas \u1|data_reg[1] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|Mult0|mult_core|romout[0][1]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_reg[1] .is_wysiwyg = "true";
defparam \u1|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N1
dffeas \u1|data_reg[0] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|data_reg[0] .is_wysiwyg = "true";
defparam \u1|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneive_lcell_comb \dds1|Add0~0 (
// Equation(s):
// \dds1|Add0~0_combout  = (\dds1|Accum [0] & (\u1|data_reg [0] $ (VCC))) # (!\dds1|Accum [0] & (\u1|data_reg [0] & VCC))
// \dds1|Add0~1  = CARRY((\dds1|Accum [0] & \u1|data_reg [0]))

	.dataa(\dds1|Accum [0]),
	.datab(\u1|data_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dds1|Add0~0_combout ),
	.cout(\dds1|Add0~1 ));
// synopsys translate_off
defparam \dds1|Add0~0 .lut_mask = 16'h6688;
defparam \dds1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N0
cycloneive_lcell_comb \dds1|Accum[0]~32 (
// Equation(s):
// \dds1|Accum[0]~32_combout  = \dds1|Add0~0_combout  $ (VCC)
// \dds1|Accum[0]~33  = CARRY(\dds1|Add0~0_combout )

	.dataa(\dds1|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dds1|Accum[0]~32_combout ),
	.cout(\dds1|Accum[0]~33 ));
// synopsys translate_off
defparam \dds1|Accum[0]~32 .lut_mask = 16'h55AA;
defparam \dds1|Accum[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneive_lcell_comb \rst2|a[31]~feeder (
// Equation(s):
// \rst2|a[31]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rst2|a[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst2|a[31]~feeder .lut_mask = 16'hFFFF;
defparam \rst2|a[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N13
dffeas \rst2|a[31] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\rst2|a[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [31]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[31] .is_wysiwyg = "true";
defparam \rst2|a[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
cycloneive_lcell_comb \rst2|a[30]~feeder (
// Equation(s):
// \rst2|a[30]~feeder_combout  = \rst2|a [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst2|a [31]),
	.cin(gnd),
	.combout(\rst2|a[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst2|a[30]~feeder .lut_mask = 16'hFF00;
defparam \rst2|a[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N21
dffeas \rst2|a[30] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\rst2|a[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [30]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[30] .is_wysiwyg = "true";
defparam \rst2|a[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
cycloneive_lcell_comb \rst2|a[29]~feeder (
// Equation(s):
// \rst2|a[29]~feeder_combout  = \rst2|a [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst2|a [30]),
	.cin(gnd),
	.combout(\rst2|a[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst2|a[29]~feeder .lut_mask = 16'hFF00;
defparam \rst2|a[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N11
dffeas \rst2|a[29] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\rst2|a[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [29]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[29] .is_wysiwyg = "true";
defparam \rst2|a[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cycloneive_lcell_comb \rst2|a[28]~feeder (
// Equation(s):
// \rst2|a[28]~feeder_combout  = \rst2|a [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst2|a [29]),
	.cin(gnd),
	.combout(\rst2|a[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst2|a[28]~feeder .lut_mask = 16'hFF00;
defparam \rst2|a[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N17
dffeas \rst2|a[28] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\rst2|a[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [28]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[28] .is_wysiwyg = "true";
defparam \rst2|a[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N6
cycloneive_lcell_comb \rst2|a[27]~0 (
// Equation(s):
// \rst2|a[27]~0_combout  = !\rst2|a [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst2|a [28]),
	.cin(gnd),
	.combout(\rst2|a[27]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst2|a[27]~0 .lut_mask = 16'h00FF;
defparam \rst2|a[27]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N7
dffeas \rst2|a[27] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\rst2|a[27]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [27]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[27] .is_wysiwyg = "true";
defparam \rst2|a[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
cycloneive_lcell_comb \rst2|a[26]~feeder (
// Equation(s):
// \rst2|a[26]~feeder_combout  = \rst2|a [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst2|a [27]),
	.cin(gnd),
	.combout(\rst2|a[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst2|a[26]~feeder .lut_mask = 16'hFF00;
defparam \rst2|a[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N29
dffeas \rst2|a[26] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\rst2|a[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [26]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[26] .is_wysiwyg = "true";
defparam \rst2|a[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
cycloneive_lcell_comb \rst2|a[25]~feeder (
// Equation(s):
// \rst2|a[25]~feeder_combout  = \rst2|a [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst2|a [26]),
	.cin(gnd),
	.combout(\rst2|a[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst2|a[25]~feeder .lut_mask = 16'hFF00;
defparam \rst2|a[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N27
dffeas \rst2|a[25] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\rst2|a[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [25]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[25] .is_wysiwyg = "true";
defparam \rst2|a[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N25
dffeas \rst2|a[24] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rst2|a [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [24]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[24] .is_wysiwyg = "true";
defparam \rst2|a[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
cycloneive_lcell_comb \rst2|a[23]~feeder (
// Equation(s):
// \rst2|a[23]~feeder_combout  = \rst2|a [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst2|a [24]),
	.cin(gnd),
	.combout(\rst2|a[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst2|a[23]~feeder .lut_mask = 16'hFF00;
defparam \rst2|a[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N15
dffeas \rst2|a[23] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\rst2|a[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [23]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[23] .is_wysiwyg = "true";
defparam \rst2|a[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N9
dffeas \rst2|a[22] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rst2|a [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [22]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[22] .is_wysiwyg = "true";
defparam \rst2|a[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N23
dffeas \rst2|a[21] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rst2|a [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [21]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[21] .is_wysiwyg = "true";
defparam \rst2|a[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N13
dffeas \rst2|a[20] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rst2|a [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [20]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[20] .is_wysiwyg = "true";
defparam \rst2|a[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N30
cycloneive_lcell_comb \rst2|a[19]~feeder (
// Equation(s):
// \rst2|a[19]~feeder_combout  = \rst2|a [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst2|a [20]),
	.cin(gnd),
	.combout(\rst2|a[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst2|a[19]~feeder .lut_mask = 16'hFF00;
defparam \rst2|a[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N31
dffeas \rst2|a[19] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\rst2|a[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [19]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[19] .is_wysiwyg = "true";
defparam \rst2|a[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N5
dffeas \rst2|a[18] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rst2|a [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [18]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[18] .is_wysiwyg = "true";
defparam \rst2|a[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N19
dffeas \rst2|a[17] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rst2|a [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [17]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[17] .is_wysiwyg = "true";
defparam \rst2|a[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
cycloneive_lcell_comb \rst2|a[16]~feeder (
// Equation(s):
// \rst2|a[16]~feeder_combout  = \rst2|a [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst2|a [17]),
	.cin(gnd),
	.combout(\rst2|a[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst2|a[16]~feeder .lut_mask = 16'hFF00;
defparam \rst2|a[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N1
dffeas \rst2|a[16] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\rst2|a[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [16]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[16] .is_wysiwyg = "true";
defparam \rst2|a[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N2
cycloneive_lcell_comb \rst2|a[15]~feeder (
// Equation(s):
// \rst2|a[15]~feeder_combout  = \rst2|a [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst2|a [16]),
	.cin(gnd),
	.combout(\rst2|a[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst2|a[15]~feeder .lut_mask = 16'hFF00;
defparam \rst2|a[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N3
dffeas \rst2|a[15] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\rst2|a[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[15] .is_wysiwyg = "true";
defparam \rst2|a[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cycloneive_lcell_comb \rst2|a[14]~feeder (
// Equation(s):
// \rst2|a[14]~feeder_combout  = \rst2|a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst2|a [15]),
	.cin(gnd),
	.combout(\rst2|a[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst2|a[14]~feeder .lut_mask = 16'hFF00;
defparam \rst2|a[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N21
dffeas \rst2|a[14] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\rst2|a[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[14] .is_wysiwyg = "true";
defparam \rst2|a[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cycloneive_lcell_comb \rst2|a[13]~feeder (
// Equation(s):
// \rst2|a[13]~feeder_combout  = \rst2|a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst2|a [14]),
	.cin(gnd),
	.combout(\rst2|a[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst2|a[13]~feeder .lut_mask = 16'hFF00;
defparam \rst2|a[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N7
dffeas \rst2|a[13] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\rst2|a[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[13] .is_wysiwyg = "true";
defparam \rst2|a[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cycloneive_lcell_comb \rst2|a[12]~feeder (
// Equation(s):
// \rst2|a[12]~feeder_combout  = \rst2|a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst2|a [13]),
	.cin(gnd),
	.combout(\rst2|a[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst2|a[12]~feeder .lut_mask = 16'hFF00;
defparam \rst2|a[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N25
dffeas \rst2|a[12] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\rst2|a[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[12] .is_wysiwyg = "true";
defparam \rst2|a[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
cycloneive_lcell_comb \rst2|a[11]~feeder (
// Equation(s):
// \rst2|a[11]~feeder_combout  = \rst2|a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst2|a [12]),
	.cin(gnd),
	.combout(\rst2|a[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst2|a[11]~feeder .lut_mask = 16'hFF00;
defparam \rst2|a[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N27
dffeas \rst2|a[11] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\rst2|a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[11] .is_wysiwyg = "true";
defparam \rst2|a[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N13
dffeas \rst2|a[10] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rst2|a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[10] .is_wysiwyg = "true";
defparam \rst2|a[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
cycloneive_lcell_comb \rst2|a[9]~feeder (
// Equation(s):
// \rst2|a[9]~feeder_combout  = \rst2|a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst2|a [10]),
	.cin(gnd),
	.combout(\rst2|a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst2|a[9]~feeder .lut_mask = 16'hFF00;
defparam \rst2|a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N11
dffeas \rst2|a[9] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\rst2|a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[9] .is_wysiwyg = "true";
defparam \rst2|a[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cycloneive_lcell_comb \rst2|a[8]~feeder (
// Equation(s):
// \rst2|a[8]~feeder_combout  = \rst2|a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst2|a [9]),
	.cin(gnd),
	.combout(\rst2|a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst2|a[8]~feeder .lut_mask = 16'hFF00;
defparam \rst2|a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N17
dffeas \rst2|a[8] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\rst2|a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[8] .is_wysiwyg = "true";
defparam \rst2|a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
cycloneive_lcell_comb \rst2|a[7]~feeder (
// Equation(s):
// \rst2|a[7]~feeder_combout  = \rst2|a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst2|a [8]),
	.cin(gnd),
	.combout(\rst2|a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst2|a[7]~feeder .lut_mask = 16'hFF00;
defparam \rst2|a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N15
dffeas \rst2|a[7] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\rst2|a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[7] .is_wysiwyg = "true";
defparam \rst2|a[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N5
dffeas \rst2|a[6] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rst2|a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[6] .is_wysiwyg = "true";
defparam \rst2|a[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N23
dffeas \rst2|a[5] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rst2|a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[5] .is_wysiwyg = "true";
defparam \rst2|a[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N9
dffeas \rst2|a[4] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rst2|a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[4] .is_wysiwyg = "true";
defparam \rst2|a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N31
dffeas \rst2|a[3] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rst2|a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[3] .is_wysiwyg = "true";
defparam \rst2|a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N29
dffeas \rst2|a[2] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rst2|a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[2] .is_wysiwyg = "true";
defparam \rst2|a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cycloneive_lcell_comb \rst2|a[1]~feeder (
// Equation(s):
// \rst2|a[1]~feeder_combout  = \rst2|a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst2|a [2]),
	.cin(gnd),
	.combout(\rst2|a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst2|a[1]~feeder .lut_mask = 16'hFF00;
defparam \rst2|a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N19
dffeas \rst2|a[1] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\rst2|a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[1] .is_wysiwyg = "true";
defparam \rst2|a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
cycloneive_lcell_comb \rst2|a[0]~feeder (
// Equation(s):
// \rst2|a[0]~feeder_combout  = \rst2|a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst2|a [1]),
	.cin(gnd),
	.combout(\rst2|a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst2|a[0]~feeder .lut_mask = 16'hFF00;
defparam \rst2|a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N1
dffeas \rst2|a[0] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\rst2|a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst2|a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst2|a[0] .is_wysiwyg = "true";
defparam \rst2|a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N1
dffeas \dds1|Accum[0] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[0] .is_wysiwyg = "true";
defparam \dds1|Accum[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cycloneive_lcell_comb \dds1|Add0~2 (
// Equation(s):
// \dds1|Add0~2_combout  = (\dds1|Accum [1] & ((\u1|data_reg [1] & (\dds1|Add0~1  & VCC)) # (!\u1|data_reg [1] & (!\dds1|Add0~1 )))) # (!\dds1|Accum [1] & ((\u1|data_reg [1] & (!\dds1|Add0~1 )) # (!\u1|data_reg [1] & ((\dds1|Add0~1 ) # (GND)))))
// \dds1|Add0~3  = CARRY((\dds1|Accum [1] & (!\u1|data_reg [1] & !\dds1|Add0~1 )) # (!\dds1|Accum [1] & ((!\dds1|Add0~1 ) # (!\u1|data_reg [1]))))

	.dataa(\dds1|Accum [1]),
	.datab(\u1|data_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~1 ),
	.combout(\dds1|Add0~2_combout ),
	.cout(\dds1|Add0~3 ));
// synopsys translate_off
defparam \dds1|Add0~2 .lut_mask = 16'h9617;
defparam \dds1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N2
cycloneive_lcell_comb \dds1|Accum[1]~34 (
// Equation(s):
// \dds1|Accum[1]~34_combout  = (\dds1|Add0~2_combout  & (!\dds1|Accum[0]~33 )) # (!\dds1|Add0~2_combout  & ((\dds1|Accum[0]~33 ) # (GND)))
// \dds1|Accum[1]~35  = CARRY((!\dds1|Accum[0]~33 ) # (!\dds1|Add0~2_combout ))

	.dataa(\dds1|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[0]~33 ),
	.combout(\dds1|Accum[1]~34_combout ),
	.cout(\dds1|Accum[1]~35 ));
// synopsys translate_off
defparam \dds1|Accum[1]~34 .lut_mask = 16'h5A5F;
defparam \dds1|Accum[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N3
dffeas \dds1|Accum[1] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[1] .is_wysiwyg = "true";
defparam \dds1|Accum[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneive_lcell_comb \dds1|Add0~4 (
// Equation(s):
// \dds1|Add0~4_combout  = ((\dds1|Accum [2] $ (\u1|data_reg [2] $ (!\dds1|Add0~3 )))) # (GND)
// \dds1|Add0~5  = CARRY((\dds1|Accum [2] & ((\u1|data_reg [2]) # (!\dds1|Add0~3 ))) # (!\dds1|Accum [2] & (\u1|data_reg [2] & !\dds1|Add0~3 )))

	.dataa(\dds1|Accum [2]),
	.datab(\u1|data_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~3 ),
	.combout(\dds1|Add0~4_combout ),
	.cout(\dds1|Add0~5 ));
// synopsys translate_off
defparam \dds1|Add0~4 .lut_mask = 16'h698E;
defparam \dds1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N4
cycloneive_lcell_comb \dds1|Accum[2]~36 (
// Equation(s):
// \dds1|Accum[2]~36_combout  = (\dds1|Add0~4_combout  & ((GND) # (!\dds1|Accum[1]~35 ))) # (!\dds1|Add0~4_combout  & (\dds1|Accum[1]~35  $ (GND)))
// \dds1|Accum[2]~37  = CARRY((\dds1|Add0~4_combout ) # (!\dds1|Accum[1]~35 ))

	.dataa(gnd),
	.datab(\dds1|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[1]~35 ),
	.combout(\dds1|Accum[2]~36_combout ),
	.cout(\dds1|Accum[2]~37 ));
// synopsys translate_off
defparam \dds1|Accum[2]~36 .lut_mask = 16'h3CCF;
defparam \dds1|Accum[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N5
dffeas \dds1|Accum[2] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[2] .is_wysiwyg = "true";
defparam \dds1|Accum[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneive_lcell_comb \dds1|Add0~6 (
// Equation(s):
// \dds1|Add0~6_combout  = (\u1|data_reg [3] & ((\dds1|Accum [3] & (\dds1|Add0~5  & VCC)) # (!\dds1|Accum [3] & (!\dds1|Add0~5 )))) # (!\u1|data_reg [3] & ((\dds1|Accum [3] & (!\dds1|Add0~5 )) # (!\dds1|Accum [3] & ((\dds1|Add0~5 ) # (GND)))))
// \dds1|Add0~7  = CARRY((\u1|data_reg [3] & (!\dds1|Accum [3] & !\dds1|Add0~5 )) # (!\u1|data_reg [3] & ((!\dds1|Add0~5 ) # (!\dds1|Accum [3]))))

	.dataa(\u1|data_reg [3]),
	.datab(\dds1|Accum [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~5 ),
	.combout(\dds1|Add0~6_combout ),
	.cout(\dds1|Add0~7 ));
// synopsys translate_off
defparam \dds1|Add0~6 .lut_mask = 16'h9617;
defparam \dds1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N6
cycloneive_lcell_comb \dds1|Accum[3]~38 (
// Equation(s):
// \dds1|Accum[3]~38_combout  = (\dds1|Add0~6_combout  & (!\dds1|Accum[2]~37 )) # (!\dds1|Add0~6_combout  & ((\dds1|Accum[2]~37 ) # (GND)))
// \dds1|Accum[3]~39  = CARRY((!\dds1|Accum[2]~37 ) # (!\dds1|Add0~6_combout ))

	.dataa(gnd),
	.datab(\dds1|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[2]~37 ),
	.combout(\dds1|Accum[3]~38_combout ),
	.cout(\dds1|Accum[3]~39 ));
// synopsys translate_off
defparam \dds1|Accum[3]~38 .lut_mask = 16'h3C3F;
defparam \dds1|Accum[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N7
dffeas \dds1|Accum[3] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[3] .is_wysiwyg = "true";
defparam \dds1|Accum[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cycloneive_lcell_comb \dds1|Add0~8 (
// Equation(s):
// \dds1|Add0~8_combout  = ((\dds1|Accum [4] $ (\u1|data_reg [4] $ (!\dds1|Add0~7 )))) # (GND)
// \dds1|Add0~9  = CARRY((\dds1|Accum [4] & ((\u1|data_reg [4]) # (!\dds1|Add0~7 ))) # (!\dds1|Accum [4] & (\u1|data_reg [4] & !\dds1|Add0~7 )))

	.dataa(\dds1|Accum [4]),
	.datab(\u1|data_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~7 ),
	.combout(\dds1|Add0~8_combout ),
	.cout(\dds1|Add0~9 ));
// synopsys translate_off
defparam \dds1|Add0~8 .lut_mask = 16'h698E;
defparam \dds1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N8
cycloneive_lcell_comb \dds1|Accum[4]~40 (
// Equation(s):
// \dds1|Accum[4]~40_combout  = (\dds1|Add0~8_combout  & ((GND) # (!\dds1|Accum[3]~39 ))) # (!\dds1|Add0~8_combout  & (\dds1|Accum[3]~39  $ (GND)))
// \dds1|Accum[4]~41  = CARRY((\dds1|Add0~8_combout ) # (!\dds1|Accum[3]~39 ))

	.dataa(\dds1|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[3]~39 ),
	.combout(\dds1|Accum[4]~40_combout ),
	.cout(\dds1|Accum[4]~41 ));
// synopsys translate_off
defparam \dds1|Accum[4]~40 .lut_mask = 16'h5AAF;
defparam \dds1|Accum[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N9
dffeas \dds1|Accum[4] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[4] .is_wysiwyg = "true";
defparam \dds1|Accum[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneive_lcell_comb \dds1|Add0~10 (
// Equation(s):
// \dds1|Add0~10_combout  = (\u1|data_reg [5] & ((\dds1|Accum [5] & (\dds1|Add0~9  & VCC)) # (!\dds1|Accum [5] & (!\dds1|Add0~9 )))) # (!\u1|data_reg [5] & ((\dds1|Accum [5] & (!\dds1|Add0~9 )) # (!\dds1|Accum [5] & ((\dds1|Add0~9 ) # (GND)))))
// \dds1|Add0~11  = CARRY((\u1|data_reg [5] & (!\dds1|Accum [5] & !\dds1|Add0~9 )) # (!\u1|data_reg [5] & ((!\dds1|Add0~9 ) # (!\dds1|Accum [5]))))

	.dataa(\u1|data_reg [5]),
	.datab(\dds1|Accum [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~9 ),
	.combout(\dds1|Add0~10_combout ),
	.cout(\dds1|Add0~11 ));
// synopsys translate_off
defparam \dds1|Add0~10 .lut_mask = 16'h9617;
defparam \dds1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N10
cycloneive_lcell_comb \dds1|Accum[5]~42 (
// Equation(s):
// \dds1|Accum[5]~42_combout  = (\dds1|Add0~10_combout  & (!\dds1|Accum[4]~41 )) # (!\dds1|Add0~10_combout  & ((\dds1|Accum[4]~41 ) # (GND)))
// \dds1|Accum[5]~43  = CARRY((!\dds1|Accum[4]~41 ) # (!\dds1|Add0~10_combout ))

	.dataa(\dds1|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[4]~41 ),
	.combout(\dds1|Accum[5]~42_combout ),
	.cout(\dds1|Accum[5]~43 ));
// synopsys translate_off
defparam \dds1|Accum[5]~42 .lut_mask = 16'h5A5F;
defparam \dds1|Accum[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N11
dffeas \dds1|Accum[5] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[5] .is_wysiwyg = "true";
defparam \dds1|Accum[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneive_lcell_comb \dds1|Add0~12 (
// Equation(s):
// \dds1|Add0~12_combout  = ((\u1|data_reg [6] $ (\dds1|Accum [6] $ (!\dds1|Add0~11 )))) # (GND)
// \dds1|Add0~13  = CARRY((\u1|data_reg [6] & ((\dds1|Accum [6]) # (!\dds1|Add0~11 ))) # (!\u1|data_reg [6] & (\dds1|Accum [6] & !\dds1|Add0~11 )))

	.dataa(\u1|data_reg [6]),
	.datab(\dds1|Accum [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~11 ),
	.combout(\dds1|Add0~12_combout ),
	.cout(\dds1|Add0~13 ));
// synopsys translate_off
defparam \dds1|Add0~12 .lut_mask = 16'h698E;
defparam \dds1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N12
cycloneive_lcell_comb \dds1|Accum[6]~44 (
// Equation(s):
// \dds1|Accum[6]~44_combout  = (\dds1|Add0~12_combout  & ((GND) # (!\dds1|Accum[5]~43 ))) # (!\dds1|Add0~12_combout  & (\dds1|Accum[5]~43  $ (GND)))
// \dds1|Accum[6]~45  = CARRY((\dds1|Add0~12_combout ) # (!\dds1|Accum[5]~43 ))

	.dataa(\dds1|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[5]~43 ),
	.combout(\dds1|Accum[6]~44_combout ),
	.cout(\dds1|Accum[6]~45 ));
// synopsys translate_off
defparam \dds1|Accum[6]~44 .lut_mask = 16'h5AAF;
defparam \dds1|Accum[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N13
dffeas \dds1|Accum[6] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[6] .is_wysiwyg = "true";
defparam \dds1|Accum[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneive_lcell_comb \dds1|Add0~14 (
// Equation(s):
// \dds1|Add0~14_combout  = (\dds1|Accum [7] & ((\u1|data_reg [7] & (\dds1|Add0~13  & VCC)) # (!\u1|data_reg [7] & (!\dds1|Add0~13 )))) # (!\dds1|Accum [7] & ((\u1|data_reg [7] & (!\dds1|Add0~13 )) # (!\u1|data_reg [7] & ((\dds1|Add0~13 ) # (GND)))))
// \dds1|Add0~15  = CARRY((\dds1|Accum [7] & (!\u1|data_reg [7] & !\dds1|Add0~13 )) # (!\dds1|Accum [7] & ((!\dds1|Add0~13 ) # (!\u1|data_reg [7]))))

	.dataa(\dds1|Accum [7]),
	.datab(\u1|data_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~13 ),
	.combout(\dds1|Add0~14_combout ),
	.cout(\dds1|Add0~15 ));
// synopsys translate_off
defparam \dds1|Add0~14 .lut_mask = 16'h9617;
defparam \dds1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
cycloneive_lcell_comb \dds1|Accum[7]~46 (
// Equation(s):
// \dds1|Accum[7]~46_combout  = (\dds1|Add0~14_combout  & (!\dds1|Accum[6]~45 )) # (!\dds1|Add0~14_combout  & ((\dds1|Accum[6]~45 ) # (GND)))
// \dds1|Accum[7]~47  = CARRY((!\dds1|Accum[6]~45 ) # (!\dds1|Add0~14_combout ))

	.dataa(\dds1|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[6]~45 ),
	.combout(\dds1|Accum[7]~46_combout ),
	.cout(\dds1|Accum[7]~47 ));
// synopsys translate_off
defparam \dds1|Accum[7]~46 .lut_mask = 16'h5A5F;
defparam \dds1|Accum[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N15
dffeas \dds1|Accum[7] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[7] .is_wysiwyg = "true";
defparam \dds1|Accum[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneive_lcell_comb \dds1|Add0~16 (
// Equation(s):
// \dds1|Add0~16_combout  = ((\dds1|Accum [8] $ (\u1|data_reg [8] $ (!\dds1|Add0~15 )))) # (GND)
// \dds1|Add0~17  = CARRY((\dds1|Accum [8] & ((\u1|data_reg [8]) # (!\dds1|Add0~15 ))) # (!\dds1|Accum [8] & (\u1|data_reg [8] & !\dds1|Add0~15 )))

	.dataa(\dds1|Accum [8]),
	.datab(\u1|data_reg [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~15 ),
	.combout(\dds1|Add0~16_combout ),
	.cout(\dds1|Add0~17 ));
// synopsys translate_off
defparam \dds1|Add0~16 .lut_mask = 16'h698E;
defparam \dds1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N16
cycloneive_lcell_comb \dds1|Accum[8]~48 (
// Equation(s):
// \dds1|Accum[8]~48_combout  = (\dds1|Add0~16_combout  & ((GND) # (!\dds1|Accum[7]~47 ))) # (!\dds1|Add0~16_combout  & (\dds1|Accum[7]~47  $ (GND)))
// \dds1|Accum[8]~49  = CARRY((\dds1|Add0~16_combout ) # (!\dds1|Accum[7]~47 ))

	.dataa(\dds1|Add0~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[7]~47 ),
	.combout(\dds1|Accum[8]~48_combout ),
	.cout(\dds1|Accum[8]~49 ));
// synopsys translate_off
defparam \dds1|Accum[8]~48 .lut_mask = 16'h5AAF;
defparam \dds1|Accum[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N17
dffeas \dds1|Accum[8] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[8] .is_wysiwyg = "true";
defparam \dds1|Accum[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneive_lcell_comb \dds1|Add0~18 (
// Equation(s):
// \dds1|Add0~18_combout  = (\dds1|Accum [9] & ((\u1|data_reg [9] & (\dds1|Add0~17  & VCC)) # (!\u1|data_reg [9] & (!\dds1|Add0~17 )))) # (!\dds1|Accum [9] & ((\u1|data_reg [9] & (!\dds1|Add0~17 )) # (!\u1|data_reg [9] & ((\dds1|Add0~17 ) # (GND)))))
// \dds1|Add0~19  = CARRY((\dds1|Accum [9] & (!\u1|data_reg [9] & !\dds1|Add0~17 )) # (!\dds1|Accum [9] & ((!\dds1|Add0~17 ) # (!\u1|data_reg [9]))))

	.dataa(\dds1|Accum [9]),
	.datab(\u1|data_reg [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~17 ),
	.combout(\dds1|Add0~18_combout ),
	.cout(\dds1|Add0~19 ));
// synopsys translate_off
defparam \dds1|Add0~18 .lut_mask = 16'h9617;
defparam \dds1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N18
cycloneive_lcell_comb \dds1|Accum[9]~50 (
// Equation(s):
// \dds1|Accum[9]~50_combout  = (\dds1|Add0~18_combout  & (!\dds1|Accum[8]~49 )) # (!\dds1|Add0~18_combout  & ((\dds1|Accum[8]~49 ) # (GND)))
// \dds1|Accum[9]~51  = CARRY((!\dds1|Accum[8]~49 ) # (!\dds1|Add0~18_combout ))

	.dataa(gnd),
	.datab(\dds1|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[8]~49 ),
	.combout(\dds1|Accum[9]~50_combout ),
	.cout(\dds1|Accum[9]~51 ));
// synopsys translate_off
defparam \dds1|Accum[9]~50 .lut_mask = 16'h3C3F;
defparam \dds1|Accum[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N19
dffeas \dds1|Accum[9] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[9] .is_wysiwyg = "true";
defparam \dds1|Accum[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneive_lcell_comb \dds1|Add0~20 (
// Equation(s):
// \dds1|Add0~20_combout  = ((\dds1|Accum [10] $ (\u1|data_reg [10] $ (!\dds1|Add0~19 )))) # (GND)
// \dds1|Add0~21  = CARRY((\dds1|Accum [10] & ((\u1|data_reg [10]) # (!\dds1|Add0~19 ))) # (!\dds1|Accum [10] & (\u1|data_reg [10] & !\dds1|Add0~19 )))

	.dataa(\dds1|Accum [10]),
	.datab(\u1|data_reg [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~19 ),
	.combout(\dds1|Add0~20_combout ),
	.cout(\dds1|Add0~21 ));
// synopsys translate_off
defparam \dds1|Add0~20 .lut_mask = 16'h698E;
defparam \dds1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N20
cycloneive_lcell_comb \dds1|Accum[10]~52 (
// Equation(s):
// \dds1|Accum[10]~52_combout  = (\dds1|Add0~20_combout  & ((GND) # (!\dds1|Accum[9]~51 ))) # (!\dds1|Add0~20_combout  & (\dds1|Accum[9]~51  $ (GND)))
// \dds1|Accum[10]~53  = CARRY((\dds1|Add0~20_combout ) # (!\dds1|Accum[9]~51 ))

	.dataa(gnd),
	.datab(\dds1|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[9]~51 ),
	.combout(\dds1|Accum[10]~52_combout ),
	.cout(\dds1|Accum[10]~53 ));
// synopsys translate_off
defparam \dds1|Accum[10]~52 .lut_mask = 16'h3CCF;
defparam \dds1|Accum[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N21
dffeas \dds1|Accum[10] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[10] .is_wysiwyg = "true";
defparam \dds1|Accum[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneive_lcell_comb \dds1|Add0~22 (
// Equation(s):
// \dds1|Add0~22_combout  = (\u1|data_reg [11] & ((\dds1|Accum [11] & (\dds1|Add0~21  & VCC)) # (!\dds1|Accum [11] & (!\dds1|Add0~21 )))) # (!\u1|data_reg [11] & ((\dds1|Accum [11] & (!\dds1|Add0~21 )) # (!\dds1|Accum [11] & ((\dds1|Add0~21 ) # (GND)))))
// \dds1|Add0~23  = CARRY((\u1|data_reg [11] & (!\dds1|Accum [11] & !\dds1|Add0~21 )) # (!\u1|data_reg [11] & ((!\dds1|Add0~21 ) # (!\dds1|Accum [11]))))

	.dataa(\u1|data_reg [11]),
	.datab(\dds1|Accum [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~21 ),
	.combout(\dds1|Add0~22_combout ),
	.cout(\dds1|Add0~23 ));
// synopsys translate_off
defparam \dds1|Add0~22 .lut_mask = 16'h9617;
defparam \dds1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N22
cycloneive_lcell_comb \dds1|Accum[11]~54 (
// Equation(s):
// \dds1|Accum[11]~54_combout  = (\dds1|Add0~22_combout  & (!\dds1|Accum[10]~53 )) # (!\dds1|Add0~22_combout  & ((\dds1|Accum[10]~53 ) # (GND)))
// \dds1|Accum[11]~55  = CARRY((!\dds1|Accum[10]~53 ) # (!\dds1|Add0~22_combout ))

	.dataa(gnd),
	.datab(\dds1|Add0~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[10]~53 ),
	.combout(\dds1|Accum[11]~54_combout ),
	.cout(\dds1|Accum[11]~55 ));
// synopsys translate_off
defparam \dds1|Accum[11]~54 .lut_mask = 16'h3C3F;
defparam \dds1|Accum[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N23
dffeas \dds1|Accum[11] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[11] .is_wysiwyg = "true";
defparam \dds1|Accum[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneive_lcell_comb \dds1|Add0~24 (
// Equation(s):
// \dds1|Add0~24_combout  = ((\u1|data_reg [12] $ (\dds1|Accum [12] $ (!\dds1|Add0~23 )))) # (GND)
// \dds1|Add0~25  = CARRY((\u1|data_reg [12] & ((\dds1|Accum [12]) # (!\dds1|Add0~23 ))) # (!\u1|data_reg [12] & (\dds1|Accum [12] & !\dds1|Add0~23 )))

	.dataa(\u1|data_reg [12]),
	.datab(\dds1|Accum [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~23 ),
	.combout(\dds1|Add0~24_combout ),
	.cout(\dds1|Add0~25 ));
// synopsys translate_off
defparam \dds1|Add0~24 .lut_mask = 16'h698E;
defparam \dds1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N24
cycloneive_lcell_comb \dds1|Accum[12]~56 (
// Equation(s):
// \dds1|Accum[12]~56_combout  = (\dds1|Add0~24_combout  & ((GND) # (!\dds1|Accum[11]~55 ))) # (!\dds1|Add0~24_combout  & (\dds1|Accum[11]~55  $ (GND)))
// \dds1|Accum[12]~57  = CARRY((\dds1|Add0~24_combout ) # (!\dds1|Accum[11]~55 ))

	.dataa(gnd),
	.datab(\dds1|Add0~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[11]~55 ),
	.combout(\dds1|Accum[12]~56_combout ),
	.cout(\dds1|Accum[12]~57 ));
// synopsys translate_off
defparam \dds1|Accum[12]~56 .lut_mask = 16'h3CCF;
defparam \dds1|Accum[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N25
dffeas \dds1|Accum[12] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[12] .is_wysiwyg = "true";
defparam \dds1|Accum[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneive_lcell_comb \dds1|Add0~26 (
// Equation(s):
// \dds1|Add0~26_combout  = (\u1|data_reg [13] & ((\dds1|Accum [13] & (\dds1|Add0~25  & VCC)) # (!\dds1|Accum [13] & (!\dds1|Add0~25 )))) # (!\u1|data_reg [13] & ((\dds1|Accum [13] & (!\dds1|Add0~25 )) # (!\dds1|Accum [13] & ((\dds1|Add0~25 ) # (GND)))))
// \dds1|Add0~27  = CARRY((\u1|data_reg [13] & (!\dds1|Accum [13] & !\dds1|Add0~25 )) # (!\u1|data_reg [13] & ((!\dds1|Add0~25 ) # (!\dds1|Accum [13]))))

	.dataa(\u1|data_reg [13]),
	.datab(\dds1|Accum [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~25 ),
	.combout(\dds1|Add0~26_combout ),
	.cout(\dds1|Add0~27 ));
// synopsys translate_off
defparam \dds1|Add0~26 .lut_mask = 16'h9617;
defparam \dds1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N26
cycloneive_lcell_comb \dds1|Accum[13]~58 (
// Equation(s):
// \dds1|Accum[13]~58_combout  = (\dds1|Add0~26_combout  & (!\dds1|Accum[12]~57 )) # (!\dds1|Add0~26_combout  & ((\dds1|Accum[12]~57 ) # (GND)))
// \dds1|Accum[13]~59  = CARRY((!\dds1|Accum[12]~57 ) # (!\dds1|Add0~26_combout ))

	.dataa(\dds1|Add0~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[12]~57 ),
	.combout(\dds1|Accum[13]~58_combout ),
	.cout(\dds1|Accum[13]~59 ));
// synopsys translate_off
defparam \dds1|Accum[13]~58 .lut_mask = 16'h5A5F;
defparam \dds1|Accum[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N27
dffeas \dds1|Accum[13] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[13] .is_wysiwyg = "true";
defparam \dds1|Accum[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneive_lcell_comb \dds1|Add0~28 (
// Equation(s):
// \dds1|Add0~28_combout  = ((\u1|data_reg [14] $ (\dds1|Accum [14] $ (!\dds1|Add0~27 )))) # (GND)
// \dds1|Add0~29  = CARRY((\u1|data_reg [14] & ((\dds1|Accum [14]) # (!\dds1|Add0~27 ))) # (!\u1|data_reg [14] & (\dds1|Accum [14] & !\dds1|Add0~27 )))

	.dataa(\u1|data_reg [14]),
	.datab(\dds1|Accum [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~27 ),
	.combout(\dds1|Add0~28_combout ),
	.cout(\dds1|Add0~29 ));
// synopsys translate_off
defparam \dds1|Add0~28 .lut_mask = 16'h698E;
defparam \dds1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cycloneive_lcell_comb \dds1|Accum[14]~60 (
// Equation(s):
// \dds1|Accum[14]~60_combout  = (\dds1|Add0~28_combout  & ((GND) # (!\dds1|Accum[13]~59 ))) # (!\dds1|Add0~28_combout  & (\dds1|Accum[13]~59  $ (GND)))
// \dds1|Accum[14]~61  = CARRY((\dds1|Add0~28_combout ) # (!\dds1|Accum[13]~59 ))

	.dataa(gnd),
	.datab(\dds1|Add0~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[13]~59 ),
	.combout(\dds1|Accum[14]~60_combout ),
	.cout(\dds1|Accum[14]~61 ));
// synopsys translate_off
defparam \dds1|Accum[14]~60 .lut_mask = 16'h3CCF;
defparam \dds1|Accum[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N29
dffeas \dds1|Accum[14] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[14] .is_wysiwyg = "true";
defparam \dds1|Accum[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneive_lcell_comb \dds1|Add0~30 (
// Equation(s):
// \dds1|Add0~30_combout  = (\u1|data_reg [15] & ((\dds1|Accum [15] & (\dds1|Add0~29  & VCC)) # (!\dds1|Accum [15] & (!\dds1|Add0~29 )))) # (!\u1|data_reg [15] & ((\dds1|Accum [15] & (!\dds1|Add0~29 )) # (!\dds1|Accum [15] & ((\dds1|Add0~29 ) # (GND)))))
// \dds1|Add0~31  = CARRY((\u1|data_reg [15] & (!\dds1|Accum [15] & !\dds1|Add0~29 )) # (!\u1|data_reg [15] & ((!\dds1|Add0~29 ) # (!\dds1|Accum [15]))))

	.dataa(\u1|data_reg [15]),
	.datab(\dds1|Accum [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~29 ),
	.combout(\dds1|Add0~30_combout ),
	.cout(\dds1|Add0~31 ));
// synopsys translate_off
defparam \dds1|Add0~30 .lut_mask = 16'h9617;
defparam \dds1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N30
cycloneive_lcell_comb \dds1|Accum[15]~62 (
// Equation(s):
// \dds1|Accum[15]~62_combout  = (\dds1|Add0~30_combout  & (!\dds1|Accum[14]~61 )) # (!\dds1|Add0~30_combout  & ((\dds1|Accum[14]~61 ) # (GND)))
// \dds1|Accum[15]~63  = CARRY((!\dds1|Accum[14]~61 ) # (!\dds1|Add0~30_combout ))

	.dataa(gnd),
	.datab(\dds1|Add0~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[14]~61 ),
	.combout(\dds1|Accum[15]~62_combout ),
	.cout(\dds1|Accum[15]~63 ));
// synopsys translate_off
defparam \dds1|Accum[15]~62 .lut_mask = 16'h3C3F;
defparam \dds1|Accum[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N31
dffeas \dds1|Accum[15] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[15] .is_wysiwyg = "true";
defparam \dds1|Accum[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneive_lcell_comb \dds1|Add0~32 (
// Equation(s):
// \dds1|Add0~32_combout  = ((\u1|data_reg [16] $ (\dds1|Accum [16] $ (!\dds1|Add0~31 )))) # (GND)
// \dds1|Add0~33  = CARRY((\u1|data_reg [16] & ((\dds1|Accum [16]) # (!\dds1|Add0~31 ))) # (!\u1|data_reg [16] & (\dds1|Accum [16] & !\dds1|Add0~31 )))

	.dataa(\u1|data_reg [16]),
	.datab(\dds1|Accum [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~31 ),
	.combout(\dds1|Add0~32_combout ),
	.cout(\dds1|Add0~33 ));
// synopsys translate_off
defparam \dds1|Add0~32 .lut_mask = 16'h698E;
defparam \dds1|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneive_lcell_comb \dds1|Accum[16]~64 (
// Equation(s):
// \dds1|Accum[16]~64_combout  = (\dds1|Add0~32_combout  & ((GND) # (!\dds1|Accum[15]~63 ))) # (!\dds1|Add0~32_combout  & (\dds1|Accum[15]~63  $ (GND)))
// \dds1|Accum[16]~65  = CARRY((\dds1|Add0~32_combout ) # (!\dds1|Accum[15]~63 ))

	.dataa(\dds1|Add0~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[15]~63 ),
	.combout(\dds1|Accum[16]~64_combout ),
	.cout(\dds1|Accum[16]~65 ));
// synopsys translate_off
defparam \dds1|Accum[16]~64 .lut_mask = 16'h5AAF;
defparam \dds1|Accum[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N1
dffeas \dds1|Accum[16] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[16] .is_wysiwyg = "true";
defparam \dds1|Accum[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneive_lcell_comb \dds1|Add0~34 (
// Equation(s):
// \dds1|Add0~34_combout  = (\dds1|Accum [17] & ((\u1|data_reg [17] & (\dds1|Add0~33  & VCC)) # (!\u1|data_reg [17] & (!\dds1|Add0~33 )))) # (!\dds1|Accum [17] & ((\u1|data_reg [17] & (!\dds1|Add0~33 )) # (!\u1|data_reg [17] & ((\dds1|Add0~33 ) # (GND)))))
// \dds1|Add0~35  = CARRY((\dds1|Accum [17] & (!\u1|data_reg [17] & !\dds1|Add0~33 )) # (!\dds1|Accum [17] & ((!\dds1|Add0~33 ) # (!\u1|data_reg [17]))))

	.dataa(\dds1|Accum [17]),
	.datab(\u1|data_reg [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~33 ),
	.combout(\dds1|Add0~34_combout ),
	.cout(\dds1|Add0~35 ));
// synopsys translate_off
defparam \dds1|Add0~34 .lut_mask = 16'h9617;
defparam \dds1|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneive_lcell_comb \dds1|Accum[17]~66 (
// Equation(s):
// \dds1|Accum[17]~66_combout  = (\dds1|Add0~34_combout  & (!\dds1|Accum[16]~65 )) # (!\dds1|Add0~34_combout  & ((\dds1|Accum[16]~65 ) # (GND)))
// \dds1|Accum[17]~67  = CARRY((!\dds1|Accum[16]~65 ) # (!\dds1|Add0~34_combout ))

	.dataa(\dds1|Add0~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[16]~65 ),
	.combout(\dds1|Accum[17]~66_combout ),
	.cout(\dds1|Accum[17]~67 ));
// synopsys translate_off
defparam \dds1|Accum[17]~66 .lut_mask = 16'h5A5F;
defparam \dds1|Accum[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N3
dffeas \dds1|Accum[17] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[17] .is_wysiwyg = "true";
defparam \dds1|Accum[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneive_lcell_comb \dds1|Add0~36 (
// Equation(s):
// \dds1|Add0~36_combout  = ((\dds1|Accum [18] $ (\u1|data_reg [18] $ (!\dds1|Add0~35 )))) # (GND)
// \dds1|Add0~37  = CARRY((\dds1|Accum [18] & ((\u1|data_reg [18]) # (!\dds1|Add0~35 ))) # (!\dds1|Accum [18] & (\u1|data_reg [18] & !\dds1|Add0~35 )))

	.dataa(\dds1|Accum [18]),
	.datab(\u1|data_reg [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~35 ),
	.combout(\dds1|Add0~36_combout ),
	.cout(\dds1|Add0~37 ));
// synopsys translate_off
defparam \dds1|Add0~36 .lut_mask = 16'h698E;
defparam \dds1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneive_lcell_comb \dds1|Accum[18]~68 (
// Equation(s):
// \dds1|Accum[18]~68_combout  = (\dds1|Add0~36_combout  & ((GND) # (!\dds1|Accum[17]~67 ))) # (!\dds1|Add0~36_combout  & (\dds1|Accum[17]~67  $ (GND)))
// \dds1|Accum[18]~69  = CARRY((\dds1|Add0~36_combout ) # (!\dds1|Accum[17]~67 ))

	.dataa(gnd),
	.datab(\dds1|Add0~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[17]~67 ),
	.combout(\dds1|Accum[18]~68_combout ),
	.cout(\dds1|Accum[18]~69 ));
// synopsys translate_off
defparam \dds1|Accum[18]~68 .lut_mask = 16'h3CCF;
defparam \dds1|Accum[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N5
dffeas \dds1|Accum[18] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[18] .is_wysiwyg = "true";
defparam \dds1|Accum[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneive_lcell_comb \dds1|Add0~38 (
// Equation(s):
// \dds1|Add0~38_combout  = (\dds1|Accum [19] & ((\u1|data_reg [19] & (\dds1|Add0~37  & VCC)) # (!\u1|data_reg [19] & (!\dds1|Add0~37 )))) # (!\dds1|Accum [19] & ((\u1|data_reg [19] & (!\dds1|Add0~37 )) # (!\u1|data_reg [19] & ((\dds1|Add0~37 ) # (GND)))))
// \dds1|Add0~39  = CARRY((\dds1|Accum [19] & (!\u1|data_reg [19] & !\dds1|Add0~37 )) # (!\dds1|Accum [19] & ((!\dds1|Add0~37 ) # (!\u1|data_reg [19]))))

	.dataa(\dds1|Accum [19]),
	.datab(\u1|data_reg [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~37 ),
	.combout(\dds1|Add0~38_combout ),
	.cout(\dds1|Add0~39 ));
// synopsys translate_off
defparam \dds1|Add0~38 .lut_mask = 16'h9617;
defparam \dds1|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneive_lcell_comb \dds1|Accum[19]~70 (
// Equation(s):
// \dds1|Accum[19]~70_combout  = (\dds1|Add0~38_combout  & (!\dds1|Accum[18]~69 )) # (!\dds1|Add0~38_combout  & ((\dds1|Accum[18]~69 ) # (GND)))
// \dds1|Accum[19]~71  = CARRY((!\dds1|Accum[18]~69 ) # (!\dds1|Add0~38_combout ))

	.dataa(gnd),
	.datab(\dds1|Add0~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[18]~69 ),
	.combout(\dds1|Accum[19]~70_combout ),
	.cout(\dds1|Accum[19]~71 ));
// synopsys translate_off
defparam \dds1|Accum[19]~70 .lut_mask = 16'h3C3F;
defparam \dds1|Accum[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N7
dffeas \dds1|Accum[19] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[19] .is_wysiwyg = "true";
defparam \dds1|Accum[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneive_lcell_comb \dds1|Add0~40 (
// Equation(s):
// \dds1|Add0~40_combout  = (\dds1|Accum [20] & (\dds1|Add0~39  $ (GND))) # (!\dds1|Accum [20] & (!\dds1|Add0~39  & VCC))
// \dds1|Add0~41  = CARRY((\dds1|Accum [20] & !\dds1|Add0~39 ))

	.dataa(gnd),
	.datab(\dds1|Accum [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~39 ),
	.combout(\dds1|Add0~40_combout ),
	.cout(\dds1|Add0~41 ));
// synopsys translate_off
defparam \dds1|Add0~40 .lut_mask = 16'hC30C;
defparam \dds1|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneive_lcell_comb \dds1|Accum[20]~72 (
// Equation(s):
// \dds1|Accum[20]~72_combout  = (\dds1|Add0~40_combout  & ((GND) # (!\dds1|Accum[19]~71 ))) # (!\dds1|Add0~40_combout  & (\dds1|Accum[19]~71  $ (GND)))
// \dds1|Accum[20]~73  = CARRY((\dds1|Add0~40_combout ) # (!\dds1|Accum[19]~71 ))

	.dataa(\dds1|Add0~40_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[19]~71 ),
	.combout(\dds1|Accum[20]~72_combout ),
	.cout(\dds1|Accum[20]~73 ));
// synopsys translate_off
defparam \dds1|Accum[20]~72 .lut_mask = 16'h5AAF;
defparam \dds1|Accum[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N9
dffeas \dds1|Accum[20] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[20] .is_wysiwyg = "true";
defparam \dds1|Accum[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneive_lcell_comb \dds1|Add0~42 (
// Equation(s):
// \dds1|Add0~42_combout  = (\dds1|Accum [21] & (!\dds1|Add0~41 )) # (!\dds1|Accum [21] & ((\dds1|Add0~41 ) # (GND)))
// \dds1|Add0~43  = CARRY((!\dds1|Add0~41 ) # (!\dds1|Accum [21]))

	.dataa(gnd),
	.datab(\dds1|Accum [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~41 ),
	.combout(\dds1|Add0~42_combout ),
	.cout(\dds1|Add0~43 ));
// synopsys translate_off
defparam \dds1|Add0~42 .lut_mask = 16'h3C3F;
defparam \dds1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneive_lcell_comb \dds1|Accum[21]~74 (
// Equation(s):
// \dds1|Accum[21]~74_combout  = (\dds1|Add0~42_combout  & (!\dds1|Accum[20]~73 )) # (!\dds1|Add0~42_combout  & ((\dds1|Accum[20]~73 ) # (GND)))
// \dds1|Accum[21]~75  = CARRY((!\dds1|Accum[20]~73 ) # (!\dds1|Add0~42_combout ))

	.dataa(\dds1|Add0~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[20]~73 ),
	.combout(\dds1|Accum[21]~74_combout ),
	.cout(\dds1|Accum[21]~75 ));
// synopsys translate_off
defparam \dds1|Accum[21]~74 .lut_mask = 16'h5A5F;
defparam \dds1|Accum[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N11
dffeas \dds1|Accum[21] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[21] .is_wysiwyg = "true";
defparam \dds1|Accum[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneive_lcell_comb \dds1|Add0~44 (
// Equation(s):
// \dds1|Add0~44_combout  = (\dds1|Accum [22] & (\dds1|Add0~43  $ (GND))) # (!\dds1|Accum [22] & (!\dds1|Add0~43  & VCC))
// \dds1|Add0~45  = CARRY((\dds1|Accum [22] & !\dds1|Add0~43 ))

	.dataa(gnd),
	.datab(\dds1|Accum [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~43 ),
	.combout(\dds1|Add0~44_combout ),
	.cout(\dds1|Add0~45 ));
// synopsys translate_off
defparam \dds1|Add0~44 .lut_mask = 16'hC30C;
defparam \dds1|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneive_lcell_comb \dds1|Accum[22]~76 (
// Equation(s):
// \dds1|Accum[22]~76_combout  = (\dds1|Add0~44_combout  & ((GND) # (!\dds1|Accum[21]~75 ))) # (!\dds1|Add0~44_combout  & (\dds1|Accum[21]~75  $ (GND)))
// \dds1|Accum[22]~77  = CARRY((\dds1|Add0~44_combout ) # (!\dds1|Accum[21]~75 ))

	.dataa(\dds1|Add0~44_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[21]~75 ),
	.combout(\dds1|Accum[22]~76_combout ),
	.cout(\dds1|Accum[22]~77 ));
// synopsys translate_off
defparam \dds1|Accum[22]~76 .lut_mask = 16'h5AAF;
defparam \dds1|Accum[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N13
dffeas \dds1|Accum[22] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[22] .is_wysiwyg = "true";
defparam \dds1|Accum[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneive_lcell_comb \dds1|Add0~46 (
// Equation(s):
// \dds1|Add0~46_combout  = (\dds1|Accum [23] & (!\dds1|Add0~45 )) # (!\dds1|Accum [23] & ((\dds1|Add0~45 ) # (GND)))
// \dds1|Add0~47  = CARRY((!\dds1|Add0~45 ) # (!\dds1|Accum [23]))

	.dataa(gnd),
	.datab(\dds1|Accum [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~45 ),
	.combout(\dds1|Add0~46_combout ),
	.cout(\dds1|Add0~47 ));
// synopsys translate_off
defparam \dds1|Add0~46 .lut_mask = 16'h3C3F;
defparam \dds1|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneive_lcell_comb \dds1|Accum[23]~78 (
// Equation(s):
// \dds1|Accum[23]~78_combout  = (\dds1|Add0~46_combout  & (!\dds1|Accum[22]~77 )) # (!\dds1|Add0~46_combout  & ((\dds1|Accum[22]~77 ) # (GND)))
// \dds1|Accum[23]~79  = CARRY((!\dds1|Accum[22]~77 ) # (!\dds1|Add0~46_combout ))

	.dataa(\dds1|Add0~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[22]~77 ),
	.combout(\dds1|Accum[23]~78_combout ),
	.cout(\dds1|Accum[23]~79 ));
// synopsys translate_off
defparam \dds1|Accum[23]~78 .lut_mask = 16'h5A5F;
defparam \dds1|Accum[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N15
dffeas \dds1|Accum[23] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[23] .is_wysiwyg = "true";
defparam \dds1|Accum[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneive_lcell_comb \dds1|Add0~48 (
// Equation(s):
// \dds1|Add0~48_combout  = (\dds1|Accum [24] & (\dds1|Add0~47  $ (GND))) # (!\dds1|Accum [24] & (!\dds1|Add0~47  & VCC))
// \dds1|Add0~49  = CARRY((\dds1|Accum [24] & !\dds1|Add0~47 ))

	.dataa(gnd),
	.datab(\dds1|Accum [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~47 ),
	.combout(\dds1|Add0~48_combout ),
	.cout(\dds1|Add0~49 ));
// synopsys translate_off
defparam \dds1|Add0~48 .lut_mask = 16'hC30C;
defparam \dds1|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneive_lcell_comb \dds1|Accum[24]~80 (
// Equation(s):
// \dds1|Accum[24]~80_combout  = (\dds1|Add0~48_combout  & ((GND) # (!\dds1|Accum[23]~79 ))) # (!\dds1|Add0~48_combout  & (\dds1|Accum[23]~79  $ (GND)))
// \dds1|Accum[24]~81  = CARRY((\dds1|Add0~48_combout ) # (!\dds1|Accum[23]~79 ))

	.dataa(\dds1|Add0~48_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[23]~79 ),
	.combout(\dds1|Accum[24]~80_combout ),
	.cout(\dds1|Accum[24]~81 ));
// synopsys translate_off
defparam \dds1|Accum[24]~80 .lut_mask = 16'h5AAF;
defparam \dds1|Accum[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N17
dffeas \dds1|Accum[24] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[24] .is_wysiwyg = "true";
defparam \dds1|Accum[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneive_lcell_comb \dds1|Add0~50 (
// Equation(s):
// \dds1|Add0~50_combout  = (\dds1|Accum [25] & (!\dds1|Add0~49 )) # (!\dds1|Accum [25] & ((\dds1|Add0~49 ) # (GND)))
// \dds1|Add0~51  = CARRY((!\dds1|Add0~49 ) # (!\dds1|Accum [25]))

	.dataa(gnd),
	.datab(\dds1|Accum [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~49 ),
	.combout(\dds1|Add0~50_combout ),
	.cout(\dds1|Add0~51 ));
// synopsys translate_off
defparam \dds1|Add0~50 .lut_mask = 16'h3C3F;
defparam \dds1|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneive_lcell_comb \dds1|Accum[25]~82 (
// Equation(s):
// \dds1|Accum[25]~82_combout  = (\dds1|Add0~50_combout  & (!\dds1|Accum[24]~81 )) # (!\dds1|Add0~50_combout  & ((\dds1|Accum[24]~81 ) # (GND)))
// \dds1|Accum[25]~83  = CARRY((!\dds1|Accum[24]~81 ) # (!\dds1|Add0~50_combout ))

	.dataa(gnd),
	.datab(\dds1|Add0~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[24]~81 ),
	.combout(\dds1|Accum[25]~82_combout ),
	.cout(\dds1|Accum[25]~83 ));
// synopsys translate_off
defparam \dds1|Accum[25]~82 .lut_mask = 16'h3C3F;
defparam \dds1|Accum[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N19
dffeas \dds1|Accum[25] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[25] .is_wysiwyg = "true";
defparam \dds1|Accum[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneive_lcell_comb \dds1|Add0~52 (
// Equation(s):
// \dds1|Add0~52_combout  = (\dds1|Accum [26] & (\dds1|Add0~51  $ (GND))) # (!\dds1|Accum [26] & (!\dds1|Add0~51  & VCC))
// \dds1|Add0~53  = CARRY((\dds1|Accum [26] & !\dds1|Add0~51 ))

	.dataa(\dds1|Accum [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~51 ),
	.combout(\dds1|Add0~52_combout ),
	.cout(\dds1|Add0~53 ));
// synopsys translate_off
defparam \dds1|Add0~52 .lut_mask = 16'hA50A;
defparam \dds1|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneive_lcell_comb \dds1|Accum[26]~84 (
// Equation(s):
// \dds1|Accum[26]~84_combout  = (\dds1|Add0~52_combout  & ((GND) # (!\dds1|Accum[25]~83 ))) # (!\dds1|Add0~52_combout  & (\dds1|Accum[25]~83  $ (GND)))
// \dds1|Accum[26]~85  = CARRY((\dds1|Add0~52_combout ) # (!\dds1|Accum[25]~83 ))

	.dataa(gnd),
	.datab(\dds1|Add0~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[25]~83 ),
	.combout(\dds1|Accum[26]~84_combout ),
	.cout(\dds1|Accum[26]~85 ));
// synopsys translate_off
defparam \dds1|Accum[26]~84 .lut_mask = 16'h3CCF;
defparam \dds1|Accum[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N21
dffeas \dds1|Accum[26] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[26] .is_wysiwyg = "true";
defparam \dds1|Accum[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneive_lcell_comb \dds1|Add0~54 (
// Equation(s):
// \dds1|Add0~54_combout  = (\dds1|Accum [27] & (!\dds1|Add0~53 )) # (!\dds1|Accum [27] & ((\dds1|Add0~53 ) # (GND)))
// \dds1|Add0~55  = CARRY((!\dds1|Add0~53 ) # (!\dds1|Accum [27]))

	.dataa(gnd),
	.datab(\dds1|Accum [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~53 ),
	.combout(\dds1|Add0~54_combout ),
	.cout(\dds1|Add0~55 ));
// synopsys translate_off
defparam \dds1|Add0~54 .lut_mask = 16'h3C3F;
defparam \dds1|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneive_lcell_comb \dds1|Accum[27]~86 (
// Equation(s):
// \dds1|Accum[27]~86_combout  = (\dds1|Add0~54_combout  & (!\dds1|Accum[26]~85 )) # (!\dds1|Add0~54_combout  & ((\dds1|Accum[26]~85 ) # (GND)))
// \dds1|Accum[27]~87  = CARRY((!\dds1|Accum[26]~85 ) # (!\dds1|Add0~54_combout ))

	.dataa(gnd),
	.datab(\dds1|Add0~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[26]~85 ),
	.combout(\dds1|Accum[27]~86_combout ),
	.cout(\dds1|Accum[27]~87 ));
// synopsys translate_off
defparam \dds1|Accum[27]~86 .lut_mask = 16'h3C3F;
defparam \dds1|Accum[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N23
dffeas \dds1|Accum[27] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[27] .is_wysiwyg = "true";
defparam \dds1|Accum[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneive_lcell_comb \dds1|Add0~56 (
// Equation(s):
// \dds1|Add0~56_combout  = (\dds1|Accum [28] & (\dds1|Add0~55  $ (GND))) # (!\dds1|Accum [28] & (!\dds1|Add0~55  & VCC))
// \dds1|Add0~57  = CARRY((\dds1|Accum [28] & !\dds1|Add0~55 ))

	.dataa(\dds1|Accum [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~55 ),
	.combout(\dds1|Add0~56_combout ),
	.cout(\dds1|Add0~57 ));
// synopsys translate_off
defparam \dds1|Add0~56 .lut_mask = 16'hA50A;
defparam \dds1|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneive_lcell_comb \dds1|Accum[28]~88 (
// Equation(s):
// \dds1|Accum[28]~88_combout  = (\dds1|Add0~56_combout  & ((GND) # (!\dds1|Accum[27]~87 ))) # (!\dds1|Add0~56_combout  & (\dds1|Accum[27]~87  $ (GND)))
// \dds1|Accum[28]~89  = CARRY((\dds1|Add0~56_combout ) # (!\dds1|Accum[27]~87 ))

	.dataa(gnd),
	.datab(\dds1|Add0~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[27]~87 ),
	.combout(\dds1|Accum[28]~88_combout ),
	.cout(\dds1|Accum[28]~89 ));
// synopsys translate_off
defparam \dds1|Accum[28]~88 .lut_mask = 16'h3CCF;
defparam \dds1|Accum[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N25
dffeas \dds1|Accum[28] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[28] .is_wysiwyg = "true";
defparam \dds1|Accum[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneive_lcell_comb \dds1|Add0~58 (
// Equation(s):
// \dds1|Add0~58_combout  = (\dds1|Accum [29] & (!\dds1|Add0~57 )) # (!\dds1|Accum [29] & ((\dds1|Add0~57 ) # (GND)))
// \dds1|Add0~59  = CARRY((!\dds1|Add0~57 ) # (!\dds1|Accum [29]))

	.dataa(gnd),
	.datab(\dds1|Accum [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~57 ),
	.combout(\dds1|Add0~58_combout ),
	.cout(\dds1|Add0~59 ));
// synopsys translate_off
defparam \dds1|Add0~58 .lut_mask = 16'h3C3F;
defparam \dds1|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneive_lcell_comb \dds1|Accum[29]~90 (
// Equation(s):
// \dds1|Accum[29]~90_combout  = (\dds1|Add0~58_combout  & (!\dds1|Accum[28]~89 )) # (!\dds1|Add0~58_combout  & ((\dds1|Accum[28]~89 ) # (GND)))
// \dds1|Accum[29]~91  = CARRY((!\dds1|Accum[28]~89 ) # (!\dds1|Add0~58_combout ))

	.dataa(\dds1|Add0~58_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[28]~89 ),
	.combout(\dds1|Accum[29]~90_combout ),
	.cout(\dds1|Accum[29]~91 ));
// synopsys translate_off
defparam \dds1|Accum[29]~90 .lut_mask = 16'h5A5F;
defparam \dds1|Accum[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N27
dffeas \dds1|Accum[29] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[29] .is_wysiwyg = "true";
defparam \dds1|Accum[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneive_lcell_comb \dds1|Add0~60 (
// Equation(s):
// \dds1|Add0~60_combout  = (\dds1|Accum [30] & (\dds1|Add0~59  $ (GND))) # (!\dds1|Accum [30] & (!\dds1|Add0~59  & VCC))
// \dds1|Add0~61  = CARRY((\dds1|Accum [30] & !\dds1|Add0~59 ))

	.dataa(gnd),
	.datab(\dds1|Accum [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Add0~59 ),
	.combout(\dds1|Add0~60_combout ),
	.cout(\dds1|Add0~61 ));
// synopsys translate_off
defparam \dds1|Add0~60 .lut_mask = 16'hC30C;
defparam \dds1|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneive_lcell_comb \dds1|Accum[30]~92 (
// Equation(s):
// \dds1|Accum[30]~92_combout  = (\dds1|Add0~60_combout  & ((GND) # (!\dds1|Accum[29]~91 ))) # (!\dds1|Add0~60_combout  & (\dds1|Accum[29]~91  $ (GND)))
// \dds1|Accum[30]~93  = CARRY((\dds1|Add0~60_combout ) # (!\dds1|Accum[29]~91 ))

	.dataa(gnd),
	.datab(\dds1|Add0~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds1|Accum[29]~91 ),
	.combout(\dds1|Accum[30]~92_combout ),
	.cout(\dds1|Accum[30]~93 ));
// synopsys translate_off
defparam \dds1|Accum[30]~92 .lut_mask = 16'h3CCF;
defparam \dds1|Accum[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N29
dffeas \dds1|Accum[30] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[30] .is_wysiwyg = "true";
defparam \dds1|Accum[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneive_lcell_comb \dds1|Add0~62 (
// Equation(s):
// \dds1|Add0~62_combout  = \dds1|Accum [31] $ (\dds1|Add0~61 )

	.dataa(\dds1|Accum [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dds1|Add0~61 ),
	.combout(\dds1|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \dds1|Add0~62 .lut_mask = 16'h5A5A;
defparam \dds1|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneive_lcell_comb \dds1|Accum[31]~94 (
// Equation(s):
// \dds1|Accum[31]~94_combout  = \dds1|Accum[30]~93  $ (\dds1|Add0~62_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds1|Add0~62_combout ),
	.cin(\dds1|Accum[30]~93 ),
	.combout(\dds1|Accum[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \dds1|Accum[31]~94 .lut_mask = 16'h0FF0;
defparam \dds1|Accum[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N31
dffeas \dds1|Accum[31] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dds1|Accum[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst2|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds1|Accum [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dds1|Accum[31] .is_wysiwyg = "true";
defparam \dds1|Accum[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N10
cycloneive_lcell_comb \rst1|a[31]~feeder (
// Equation(s):
// \rst1|a[31]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rst1|a[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst1|a[31]~feeder .lut_mask = 16'hFFFF;
defparam \rst1|a[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N11
dffeas \rst1|a[31] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst1|a[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [31]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[31] .is_wysiwyg = "true";
defparam \rst1|a[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N20
cycloneive_lcell_comb \rst1|a[30]~feeder (
// Equation(s):
// \rst1|a[30]~feeder_combout  = \rst1|a [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst1|a [31]),
	.cin(gnd),
	.combout(\rst1|a[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst1|a[30]~feeder .lut_mask = 16'hFF00;
defparam \rst1|a[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N21
dffeas \rst1|a[30] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst1|a[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [30]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[30] .is_wysiwyg = "true";
defparam \rst1|a[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N22
cycloneive_lcell_comb \rst1|a[29]~feeder (
// Equation(s):
// \rst1|a[29]~feeder_combout  = \rst1|a [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst1|a [30]),
	.cin(gnd),
	.combout(\rst1|a[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst1|a[29]~feeder .lut_mask = 16'hFF00;
defparam \rst1|a[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N23
dffeas \rst1|a[29] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst1|a[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [29]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[29] .is_wysiwyg = "true";
defparam \rst1|a[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N29
dffeas \rst1|a[28] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rst1|a [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [28]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[28] .is_wysiwyg = "true";
defparam \rst1|a[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N2
cycloneive_lcell_comb \rst1|a[27]~0 (
// Equation(s):
// \rst1|a[27]~0_combout  = !\rst1|a [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst1|a [28]),
	.cin(gnd),
	.combout(\rst1|a[27]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst1|a[27]~0 .lut_mask = 16'h00FF;
defparam \rst1|a[27]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N3
dffeas \rst1|a[27] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst1|a[27]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [27]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[27] .is_wysiwyg = "true";
defparam \rst1|a[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N24
cycloneive_lcell_comb \rst1|a[26]~feeder (
// Equation(s):
// \rst1|a[26]~feeder_combout  = \rst1|a [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst1|a [27]),
	.cin(gnd),
	.combout(\rst1|a[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst1|a[26]~feeder .lut_mask = 16'hFF00;
defparam \rst1|a[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N25
dffeas \rst1|a[26] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst1|a[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [26]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[26] .is_wysiwyg = "true";
defparam \rst1|a[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N18
cycloneive_lcell_comb \rst1|a[25]~feeder (
// Equation(s):
// \rst1|a[25]~feeder_combout  = \rst1|a [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst1|a [26]),
	.cin(gnd),
	.combout(\rst1|a[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst1|a[25]~feeder .lut_mask = 16'hFF00;
defparam \rst1|a[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N19
dffeas \rst1|a[25] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst1|a[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [25]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[25] .is_wysiwyg = "true";
defparam \rst1|a[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N12
cycloneive_lcell_comb \rst1|a[24]~feeder (
// Equation(s):
// \rst1|a[24]~feeder_combout  = \rst1|a [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst1|a [25]),
	.cin(gnd),
	.combout(\rst1|a[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst1|a[24]~feeder .lut_mask = 16'hFF00;
defparam \rst1|a[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N13
dffeas \rst1|a[24] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst1|a[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [24]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[24] .is_wysiwyg = "true";
defparam \rst1|a[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N6
cycloneive_lcell_comb \rst1|a[23]~feeder (
// Equation(s):
// \rst1|a[23]~feeder_combout  = \rst1|a [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst1|a [24]),
	.cin(gnd),
	.combout(\rst1|a[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst1|a[23]~feeder .lut_mask = 16'hFF00;
defparam \rst1|a[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N7
dffeas \rst1|a[23] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst1|a[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [23]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[23] .is_wysiwyg = "true";
defparam \rst1|a[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N0
cycloneive_lcell_comb \rst1|a[22]~feeder (
// Equation(s):
// \rst1|a[22]~feeder_combout  = \rst1|a [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst1|a [23]),
	.cin(gnd),
	.combout(\rst1|a[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst1|a[22]~feeder .lut_mask = 16'hFF00;
defparam \rst1|a[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N1
dffeas \rst1|a[22] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst1|a[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [22]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[22] .is_wysiwyg = "true";
defparam \rst1|a[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N2
cycloneive_lcell_comb \rst1|a[21]~feeder (
// Equation(s):
// \rst1|a[21]~feeder_combout  = \rst1|a [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst1|a [22]),
	.cin(gnd),
	.combout(\rst1|a[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst1|a[21]~feeder .lut_mask = 16'hFF00;
defparam \rst1|a[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N3
dffeas \rst1|a[21] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst1|a[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [21]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[21] .is_wysiwyg = "true";
defparam \rst1|a[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N20
cycloneive_lcell_comb \rst1|a[20]~feeder (
// Equation(s):
// \rst1|a[20]~feeder_combout  = \rst1|a [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst1|a [21]),
	.cin(gnd),
	.combout(\rst1|a[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst1|a[20]~feeder .lut_mask = 16'hFF00;
defparam \rst1|a[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N21
dffeas \rst1|a[20] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst1|a[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [20]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[20] .is_wysiwyg = "true";
defparam \rst1|a[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N10
cycloneive_lcell_comb \rst1|a[19]~feeder (
// Equation(s):
// \rst1|a[19]~feeder_combout  = \rst1|a [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst1|a [20]),
	.cin(gnd),
	.combout(\rst1|a[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst1|a[19]~feeder .lut_mask = 16'hFF00;
defparam \rst1|a[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N11
dffeas \rst1|a[19] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst1|a[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [19]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[19] .is_wysiwyg = "true";
defparam \rst1|a[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N24
cycloneive_lcell_comb \rst1|a[18]~feeder (
// Equation(s):
// \rst1|a[18]~feeder_combout  = \rst1|a [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst1|a [19]),
	.cin(gnd),
	.combout(\rst1|a[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst1|a[18]~feeder .lut_mask = 16'hFF00;
defparam \rst1|a[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N25
dffeas \rst1|a[18] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst1|a[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [18]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[18] .is_wysiwyg = "true";
defparam \rst1|a[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N26
cycloneive_lcell_comb \rst1|a[17]~feeder (
// Equation(s):
// \rst1|a[17]~feeder_combout  = \rst1|a [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst1|a [18]),
	.cin(gnd),
	.combout(\rst1|a[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst1|a[17]~feeder .lut_mask = 16'hFF00;
defparam \rst1|a[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N27
dffeas \rst1|a[17] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst1|a[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [17]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[17] .is_wysiwyg = "true";
defparam \rst1|a[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N1
dffeas \rst1|a[16] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rst1|a [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [16]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[16] .is_wysiwyg = "true";
defparam \rst1|a[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N6
cycloneive_lcell_comb \rst1|a[15]~feeder (
// Equation(s):
// \rst1|a[15]~feeder_combout  = \rst1|a [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst1|a [16]),
	.cin(gnd),
	.combout(\rst1|a[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst1|a[15]~feeder .lut_mask = 16'hFF00;
defparam \rst1|a[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N7
dffeas \rst1|a[15] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst1|a[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[15] .is_wysiwyg = "true";
defparam \rst1|a[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N16
cycloneive_lcell_comb \rst1|a[14]~feeder (
// Equation(s):
// \rst1|a[14]~feeder_combout  = \rst1|a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst1|a [15]),
	.cin(gnd),
	.combout(\rst1|a[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst1|a[14]~feeder .lut_mask = 16'hFF00;
defparam \rst1|a[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N17
dffeas \rst1|a[14] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst1|a[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[14] .is_wysiwyg = "true";
defparam \rst1|a[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N14
cycloneive_lcell_comb \rst1|a[13]~feeder (
// Equation(s):
// \rst1|a[13]~feeder_combout  = \rst1|a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst1|a [14]),
	.cin(gnd),
	.combout(\rst1|a[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst1|a[13]~feeder .lut_mask = 16'hFF00;
defparam \rst1|a[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N15
dffeas \rst1|a[13] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst1|a[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[13] .is_wysiwyg = "true";
defparam \rst1|a[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N5
dffeas \rst1|a[12] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rst1|a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[12] .is_wysiwyg = "true";
defparam \rst1|a[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N23
dffeas \rst1|a[11] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rst1|a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[11] .is_wysiwyg = "true";
defparam \rst1|a[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N9
dffeas \rst1|a[10] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rst1|a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[10] .is_wysiwyg = "true";
defparam \rst1|a[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N31
dffeas \rst1|a[9] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rst1|a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[9] .is_wysiwyg = "true";
defparam \rst1|a[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N29
dffeas \rst1|a[8] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rst1|a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[8] .is_wysiwyg = "true";
defparam \rst1|a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N18
cycloneive_lcell_comb \rst1|a[7]~feeder (
// Equation(s):
// \rst1|a[7]~feeder_combout  = \rst1|a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst1|a [8]),
	.cin(gnd),
	.combout(\rst1|a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst1|a[7]~feeder .lut_mask = 16'hFF00;
defparam \rst1|a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N19
dffeas \rst1|a[7] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst1|a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[7] .is_wysiwyg = "true";
defparam \rst1|a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N12
cycloneive_lcell_comb \rst1|a[6]~feeder (
// Equation(s):
// \rst1|a[6]~feeder_combout  = \rst1|a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst1|a [7]),
	.cin(gnd),
	.combout(\rst1|a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst1|a[6]~feeder .lut_mask = 16'hFF00;
defparam \rst1|a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N13
dffeas \rst1|a[6] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst1|a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[6] .is_wysiwyg = "true";
defparam \rst1|a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N26
cycloneive_lcell_comb \rst1|a[5]~feeder (
// Equation(s):
// \rst1|a[5]~feeder_combout  = \rst1|a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst1|a [6]),
	.cin(gnd),
	.combout(\rst1|a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst1|a[5]~feeder .lut_mask = 16'hFF00;
defparam \rst1|a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N27
dffeas \rst1|a[5] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst1|a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[5] .is_wysiwyg = "true";
defparam \rst1|a[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N21
dffeas \rst1|a[4] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rst1|a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[4] .is_wysiwyg = "true";
defparam \rst1|a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N14
cycloneive_lcell_comb \rst1|a[3]~feeder (
// Equation(s):
// \rst1|a[3]~feeder_combout  = \rst1|a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst1|a [4]),
	.cin(gnd),
	.combout(\rst1|a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst1|a[3]~feeder .lut_mask = 16'hFF00;
defparam \rst1|a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N15
dffeas \rst1|a[3] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst1|a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[3] .is_wysiwyg = "true";
defparam \rst1|a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N13
dffeas \rst1|a[2] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rst1|a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[2] .is_wysiwyg = "true";
defparam \rst1|a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N6
cycloneive_lcell_comb \rst1|a[1]~feeder (
// Equation(s):
// \rst1|a[1]~feeder_combout  = \rst1|a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst1|a [2]),
	.cin(gnd),
	.combout(\rst1|a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst1|a[1]~feeder .lut_mask = 16'hFF00;
defparam \rst1|a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N7
dffeas \rst1|a[1] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst1|a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[1] .is_wysiwyg = "true";
defparam \rst1|a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N0
cycloneive_lcell_comb \rst1|a[0]~feeder (
// Equation(s):
// \rst1|a[0]~feeder_combout  = \rst1|a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst1|a [1]),
	.cin(gnd),
	.combout(\rst1|a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst1|a[0]~feeder .lut_mask = 16'hFF00;
defparam \rst1|a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N1
dffeas \rst1|a[0] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rst1|a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[0] .is_wysiwyg = "true";
defparam \rst1|a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N2
cycloneive_lcell_comb \tst1|led_reg~8 (
// Equation(s):
// \tst1|led_reg~8_combout  = (!\tst1|led_reg [2] & (!\tst1|led_reg [3] & (!\tst1|led_reg [1] & !\tst1|led_reg [4])))

	.dataa(\tst1|led_reg [2]),
	.datab(\tst1|led_reg [3]),
	.datac(\tst1|led_reg [1]),
	.datad(\tst1|led_reg [4]),
	.cin(gnd),
	.combout(\tst1|led_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \tst1|led_reg~8 .lut_mask = 16'h0001;
defparam \tst1|led_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N26
cycloneive_lcell_comb \tst1|led_reg~9 (
// Equation(s):
// \tst1|led_reg~9_combout  = (!\tst1|led_reg [7] & (!\tst1|led_reg [6] & (!\tst1|led_reg [5] & \tst1|led_reg~8_combout )))

	.dataa(\tst1|led_reg [7]),
	.datab(\tst1|led_reg [6]),
	.datac(\tst1|led_reg [5]),
	.datad(\tst1|led_reg~8_combout ),
	.cin(gnd),
	.combout(\tst1|led_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \tst1|led_reg~9 .lut_mask = 16'h0100;
defparam \tst1|led_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N10
cycloneive_lcell_comb \tst1|accum[0]~23 (
// Equation(s):
// \tst1|accum[0]~23_combout  = \tst1|accum [0] $ (VCC)
// \tst1|accum[0]~24  = CARRY(\tst1|accum [0])

	.dataa(\tst1|accum [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tst1|accum[0]~23_combout ),
	.cout(\tst1|accum[0]~24 ));
// synopsys translate_off
defparam \tst1|accum[0]~23 .lut_mask = 16'h55AA;
defparam \tst1|accum[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N11
dffeas \tst1|accum[0] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|accum[0]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst1|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|accum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|accum[0] .is_wysiwyg = "true";
defparam \tst1|accum[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N12
cycloneive_lcell_comb \tst1|accum[1]~25 (
// Equation(s):
// \tst1|accum[1]~25_combout  = (\tst1|accum [1] & (!\tst1|accum[0]~24 )) # (!\tst1|accum [1] & ((\tst1|accum[0]~24 ) # (GND)))
// \tst1|accum[1]~26  = CARRY((!\tst1|accum[0]~24 ) # (!\tst1|accum [1]))

	.dataa(\tst1|accum [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tst1|accum[0]~24 ),
	.combout(\tst1|accum[1]~25_combout ),
	.cout(\tst1|accum[1]~26 ));
// synopsys translate_off
defparam \tst1|accum[1]~25 .lut_mask = 16'h5A5F;
defparam \tst1|accum[1]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y32_N13
dffeas \tst1|accum[1] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|accum[1]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst1|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|accum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|accum[1] .is_wysiwyg = "true";
defparam \tst1|accum[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N14
cycloneive_lcell_comb \tst1|accum[2]~27 (
// Equation(s):
// \tst1|accum[2]~27_combout  = (\tst1|accum [2] & (\tst1|accum[1]~26  $ (GND))) # (!\tst1|accum [2] & (!\tst1|accum[1]~26  & VCC))
// \tst1|accum[2]~28  = CARRY((\tst1|accum [2] & !\tst1|accum[1]~26 ))

	.dataa(gnd),
	.datab(\tst1|accum [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tst1|accum[1]~26 ),
	.combout(\tst1|accum[2]~27_combout ),
	.cout(\tst1|accum[2]~28 ));
// synopsys translate_off
defparam \tst1|accum[2]~27 .lut_mask = 16'hC30C;
defparam \tst1|accum[2]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y32_N15
dffeas \tst1|accum[2] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|accum[2]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst1|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|accum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|accum[2] .is_wysiwyg = "true";
defparam \tst1|accum[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N16
cycloneive_lcell_comb \tst1|accum[3]~29 (
// Equation(s):
// \tst1|accum[3]~29_combout  = (\tst1|accum [3] & (!\tst1|accum[2]~28 )) # (!\tst1|accum [3] & ((\tst1|accum[2]~28 ) # (GND)))
// \tst1|accum[3]~30  = CARRY((!\tst1|accum[2]~28 ) # (!\tst1|accum [3]))

	.dataa(gnd),
	.datab(\tst1|accum [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tst1|accum[2]~28 ),
	.combout(\tst1|accum[3]~29_combout ),
	.cout(\tst1|accum[3]~30 ));
// synopsys translate_off
defparam \tst1|accum[3]~29 .lut_mask = 16'h3C3F;
defparam \tst1|accum[3]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y32_N17
dffeas \tst1|accum[3] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|accum[3]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst1|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|accum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|accum[3] .is_wysiwyg = "true";
defparam \tst1|accum[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N18
cycloneive_lcell_comb \tst1|accum[4]~31 (
// Equation(s):
// \tst1|accum[4]~31_combout  = (\tst1|accum [4] & (\tst1|accum[3]~30  $ (GND))) # (!\tst1|accum [4] & (!\tst1|accum[3]~30  & VCC))
// \tst1|accum[4]~32  = CARRY((\tst1|accum [4] & !\tst1|accum[3]~30 ))

	.dataa(gnd),
	.datab(\tst1|accum [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tst1|accum[3]~30 ),
	.combout(\tst1|accum[4]~31_combout ),
	.cout(\tst1|accum[4]~32 ));
// synopsys translate_off
defparam \tst1|accum[4]~31 .lut_mask = 16'hC30C;
defparam \tst1|accum[4]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y32_N19
dffeas \tst1|accum[4] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|accum[4]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst1|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|accum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|accum[4] .is_wysiwyg = "true";
defparam \tst1|accum[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N20
cycloneive_lcell_comb \tst1|accum[5]~33 (
// Equation(s):
// \tst1|accum[5]~33_combout  = (\tst1|accum [5] & (!\tst1|accum[4]~32 )) # (!\tst1|accum [5] & ((\tst1|accum[4]~32 ) # (GND)))
// \tst1|accum[5]~34  = CARRY((!\tst1|accum[4]~32 ) # (!\tst1|accum [5]))

	.dataa(gnd),
	.datab(\tst1|accum [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tst1|accum[4]~32 ),
	.combout(\tst1|accum[5]~33_combout ),
	.cout(\tst1|accum[5]~34 ));
// synopsys translate_off
defparam \tst1|accum[5]~33 .lut_mask = 16'h3C3F;
defparam \tst1|accum[5]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y32_N21
dffeas \tst1|accum[5] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|accum[5]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst1|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|accum [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|accum[5] .is_wysiwyg = "true";
defparam \tst1|accum[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N22
cycloneive_lcell_comb \tst1|accum[6]~35 (
// Equation(s):
// \tst1|accum[6]~35_combout  = (\tst1|accum [6] & (\tst1|accum[5]~34  $ (GND))) # (!\tst1|accum [6] & (!\tst1|accum[5]~34  & VCC))
// \tst1|accum[6]~36  = CARRY((\tst1|accum [6] & !\tst1|accum[5]~34 ))

	.dataa(\tst1|accum [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tst1|accum[5]~34 ),
	.combout(\tst1|accum[6]~35_combout ),
	.cout(\tst1|accum[6]~36 ));
// synopsys translate_off
defparam \tst1|accum[6]~35 .lut_mask = 16'hA50A;
defparam \tst1|accum[6]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y32_N23
dffeas \tst1|accum[6] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|accum[6]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst1|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|accum [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|accum[6] .is_wysiwyg = "true";
defparam \tst1|accum[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N24
cycloneive_lcell_comb \tst1|accum[7]~37 (
// Equation(s):
// \tst1|accum[7]~37_combout  = (\tst1|accum [7] & (!\tst1|accum[6]~36 )) # (!\tst1|accum [7] & ((\tst1|accum[6]~36 ) # (GND)))
// \tst1|accum[7]~38  = CARRY((!\tst1|accum[6]~36 ) # (!\tst1|accum [7]))

	.dataa(gnd),
	.datab(\tst1|accum [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tst1|accum[6]~36 ),
	.combout(\tst1|accum[7]~37_combout ),
	.cout(\tst1|accum[7]~38 ));
// synopsys translate_off
defparam \tst1|accum[7]~37 .lut_mask = 16'h3C3F;
defparam \tst1|accum[7]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y32_N25
dffeas \tst1|accum[7] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|accum[7]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst1|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|accum [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|accum[7] .is_wysiwyg = "true";
defparam \tst1|accum[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N26
cycloneive_lcell_comb \tst1|accum[8]~39 (
// Equation(s):
// \tst1|accum[8]~39_combout  = (\tst1|accum [8] & (\tst1|accum[7]~38  $ (GND))) # (!\tst1|accum [8] & (!\tst1|accum[7]~38  & VCC))
// \tst1|accum[8]~40  = CARRY((\tst1|accum [8] & !\tst1|accum[7]~38 ))

	.dataa(\tst1|accum [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tst1|accum[7]~38 ),
	.combout(\tst1|accum[8]~39_combout ),
	.cout(\tst1|accum[8]~40 ));
// synopsys translate_off
defparam \tst1|accum[8]~39 .lut_mask = 16'hA50A;
defparam \tst1|accum[8]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y32_N27
dffeas \tst1|accum[8] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|accum[8]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst1|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|accum [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|accum[8] .is_wysiwyg = "true";
defparam \tst1|accum[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N28
cycloneive_lcell_comb \tst1|accum[9]~41 (
// Equation(s):
// \tst1|accum[9]~41_combout  = (\tst1|accum [9] & (!\tst1|accum[8]~40 )) # (!\tst1|accum [9] & ((\tst1|accum[8]~40 ) # (GND)))
// \tst1|accum[9]~42  = CARRY((!\tst1|accum[8]~40 ) # (!\tst1|accum [9]))

	.dataa(gnd),
	.datab(\tst1|accum [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tst1|accum[8]~40 ),
	.combout(\tst1|accum[9]~41_combout ),
	.cout(\tst1|accum[9]~42 ));
// synopsys translate_off
defparam \tst1|accum[9]~41 .lut_mask = 16'h3C3F;
defparam \tst1|accum[9]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y32_N29
dffeas \tst1|accum[9] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|accum[9]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst1|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|accum [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|accum[9] .is_wysiwyg = "true";
defparam \tst1|accum[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N30
cycloneive_lcell_comb \tst1|accum[10]~43 (
// Equation(s):
// \tst1|accum[10]~43_combout  = (\tst1|accum [10] & (\tst1|accum[9]~42  $ (GND))) # (!\tst1|accum [10] & (!\tst1|accum[9]~42  & VCC))
// \tst1|accum[10]~44  = CARRY((\tst1|accum [10] & !\tst1|accum[9]~42 ))

	.dataa(\tst1|accum [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tst1|accum[9]~42 ),
	.combout(\tst1|accum[10]~43_combout ),
	.cout(\tst1|accum[10]~44 ));
// synopsys translate_off
defparam \tst1|accum[10]~43 .lut_mask = 16'hA50A;
defparam \tst1|accum[10]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y32_N31
dffeas \tst1|accum[10] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|accum[10]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst1|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|accum [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|accum[10] .is_wysiwyg = "true";
defparam \tst1|accum[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N0
cycloneive_lcell_comb \tst1|accum[11]~45 (
// Equation(s):
// \tst1|accum[11]~45_combout  = (\tst1|accum [11] & (!\tst1|accum[10]~44 )) # (!\tst1|accum [11] & ((\tst1|accum[10]~44 ) # (GND)))
// \tst1|accum[11]~46  = CARRY((!\tst1|accum[10]~44 ) # (!\tst1|accum [11]))

	.dataa(gnd),
	.datab(\tst1|accum [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tst1|accum[10]~44 ),
	.combout(\tst1|accum[11]~45_combout ),
	.cout(\tst1|accum[11]~46 ));
// synopsys translate_off
defparam \tst1|accum[11]~45 .lut_mask = 16'h3C3F;
defparam \tst1|accum[11]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y31_N1
dffeas \tst1|accum[11] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|accum[11]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst1|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|accum [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|accum[11] .is_wysiwyg = "true";
defparam \tst1|accum[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N2
cycloneive_lcell_comb \tst1|accum[12]~47 (
// Equation(s):
// \tst1|accum[12]~47_combout  = (\tst1|accum [12] & (\tst1|accum[11]~46  $ (GND))) # (!\tst1|accum [12] & (!\tst1|accum[11]~46  & VCC))
// \tst1|accum[12]~48  = CARRY((\tst1|accum [12] & !\tst1|accum[11]~46 ))

	.dataa(gnd),
	.datab(\tst1|accum [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tst1|accum[11]~46 ),
	.combout(\tst1|accum[12]~47_combout ),
	.cout(\tst1|accum[12]~48 ));
// synopsys translate_off
defparam \tst1|accum[12]~47 .lut_mask = 16'hC30C;
defparam \tst1|accum[12]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y31_N3
dffeas \tst1|accum[12] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|accum[12]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst1|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|accum [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|accum[12] .is_wysiwyg = "true";
defparam \tst1|accum[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N4
cycloneive_lcell_comb \tst1|accum[13]~49 (
// Equation(s):
// \tst1|accum[13]~49_combout  = (\tst1|accum [13] & (!\tst1|accum[12]~48 )) # (!\tst1|accum [13] & ((\tst1|accum[12]~48 ) # (GND)))
// \tst1|accum[13]~50  = CARRY((!\tst1|accum[12]~48 ) # (!\tst1|accum [13]))

	.dataa(gnd),
	.datab(\tst1|accum [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tst1|accum[12]~48 ),
	.combout(\tst1|accum[13]~49_combout ),
	.cout(\tst1|accum[13]~50 ));
// synopsys translate_off
defparam \tst1|accum[13]~49 .lut_mask = 16'h3C3F;
defparam \tst1|accum[13]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y31_N5
dffeas \tst1|accum[13] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|accum[13]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst1|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|accum [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|accum[13] .is_wysiwyg = "true";
defparam \tst1|accum[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N6
cycloneive_lcell_comb \tst1|accum[14]~51 (
// Equation(s):
// \tst1|accum[14]~51_combout  = (\tst1|accum [14] & (\tst1|accum[13]~50  $ (GND))) # (!\tst1|accum [14] & (!\tst1|accum[13]~50  & VCC))
// \tst1|accum[14]~52  = CARRY((\tst1|accum [14] & !\tst1|accum[13]~50 ))

	.dataa(\tst1|accum [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tst1|accum[13]~50 ),
	.combout(\tst1|accum[14]~51_combout ),
	.cout(\tst1|accum[14]~52 ));
// synopsys translate_off
defparam \tst1|accum[14]~51 .lut_mask = 16'hA50A;
defparam \tst1|accum[14]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y31_N7
dffeas \tst1|accum[14] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|accum[14]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst1|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|accum [14]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|accum[14] .is_wysiwyg = "true";
defparam \tst1|accum[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N8
cycloneive_lcell_comb \tst1|accum[15]~53 (
// Equation(s):
// \tst1|accum[15]~53_combout  = (\tst1|accum [15] & (!\tst1|accum[14]~52 )) # (!\tst1|accum [15] & ((\tst1|accum[14]~52 ) # (GND)))
// \tst1|accum[15]~54  = CARRY((!\tst1|accum[14]~52 ) # (!\tst1|accum [15]))

	.dataa(gnd),
	.datab(\tst1|accum [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tst1|accum[14]~52 ),
	.combout(\tst1|accum[15]~53_combout ),
	.cout(\tst1|accum[15]~54 ));
// synopsys translate_off
defparam \tst1|accum[15]~53 .lut_mask = 16'h3C3F;
defparam \tst1|accum[15]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y31_N9
dffeas \tst1|accum[15] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|accum[15]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst1|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|accum [15]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|accum[15] .is_wysiwyg = "true";
defparam \tst1|accum[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N10
cycloneive_lcell_comb \tst1|accum[16]~55 (
// Equation(s):
// \tst1|accum[16]~55_combout  = (\tst1|accum [16] & (\tst1|accum[15]~54  $ (GND))) # (!\tst1|accum [16] & (!\tst1|accum[15]~54  & VCC))
// \tst1|accum[16]~56  = CARRY((\tst1|accum [16] & !\tst1|accum[15]~54 ))

	.dataa(\tst1|accum [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tst1|accum[15]~54 ),
	.combout(\tst1|accum[16]~55_combout ),
	.cout(\tst1|accum[16]~56 ));
// synopsys translate_off
defparam \tst1|accum[16]~55 .lut_mask = 16'hA50A;
defparam \tst1|accum[16]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y31_N11
dffeas \tst1|accum[16] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|accum[16]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst1|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|accum [16]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|accum[16] .is_wysiwyg = "true";
defparam \tst1|accum[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N12
cycloneive_lcell_comb \tst1|accum[17]~57 (
// Equation(s):
// \tst1|accum[17]~57_combout  = (\tst1|accum [17] & (!\tst1|accum[16]~56 )) # (!\tst1|accum [17] & ((\tst1|accum[16]~56 ) # (GND)))
// \tst1|accum[17]~58  = CARRY((!\tst1|accum[16]~56 ) # (!\tst1|accum [17]))

	.dataa(\tst1|accum [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tst1|accum[16]~56 ),
	.combout(\tst1|accum[17]~57_combout ),
	.cout(\tst1|accum[17]~58 ));
// synopsys translate_off
defparam \tst1|accum[17]~57 .lut_mask = 16'h5A5F;
defparam \tst1|accum[17]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y31_N13
dffeas \tst1|accum[17] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|accum[17]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst1|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|accum [17]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|accum[17] .is_wysiwyg = "true";
defparam \tst1|accum[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N14
cycloneive_lcell_comb \tst1|accum[18]~59 (
// Equation(s):
// \tst1|accum[18]~59_combout  = (\tst1|accum [18] & (\tst1|accum[17]~58  $ (GND))) # (!\tst1|accum [18] & (!\tst1|accum[17]~58  & VCC))
// \tst1|accum[18]~60  = CARRY((\tst1|accum [18] & !\tst1|accum[17]~58 ))

	.dataa(gnd),
	.datab(\tst1|accum [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tst1|accum[17]~58 ),
	.combout(\tst1|accum[18]~59_combout ),
	.cout(\tst1|accum[18]~60 ));
// synopsys translate_off
defparam \tst1|accum[18]~59 .lut_mask = 16'hC30C;
defparam \tst1|accum[18]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y31_N15
dffeas \tst1|accum[18] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|accum[18]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst1|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|accum [18]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|accum[18] .is_wysiwyg = "true";
defparam \tst1|accum[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N16
cycloneive_lcell_comb \tst1|accum[19]~61 (
// Equation(s):
// \tst1|accum[19]~61_combout  = (\tst1|accum [19] & (!\tst1|accum[18]~60 )) # (!\tst1|accum [19] & ((\tst1|accum[18]~60 ) # (GND)))
// \tst1|accum[19]~62  = CARRY((!\tst1|accum[18]~60 ) # (!\tst1|accum [19]))

	.dataa(gnd),
	.datab(\tst1|accum [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tst1|accum[18]~60 ),
	.combout(\tst1|accum[19]~61_combout ),
	.cout(\tst1|accum[19]~62 ));
// synopsys translate_off
defparam \tst1|accum[19]~61 .lut_mask = 16'h3C3F;
defparam \tst1|accum[19]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y31_N17
dffeas \tst1|accum[19] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|accum[19]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst1|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|accum [19]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|accum[19] .is_wysiwyg = "true";
defparam \tst1|accum[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N18
cycloneive_lcell_comb \tst1|accum[20]~63 (
// Equation(s):
// \tst1|accum[20]~63_combout  = (\tst1|accum [20] & (\tst1|accum[19]~62  $ (GND))) # (!\tst1|accum [20] & (!\tst1|accum[19]~62  & VCC))
// \tst1|accum[20]~64  = CARRY((\tst1|accum [20] & !\tst1|accum[19]~62 ))

	.dataa(gnd),
	.datab(\tst1|accum [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tst1|accum[19]~62 ),
	.combout(\tst1|accum[20]~63_combout ),
	.cout(\tst1|accum[20]~64 ));
// synopsys translate_off
defparam \tst1|accum[20]~63 .lut_mask = 16'hC30C;
defparam \tst1|accum[20]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y31_N19
dffeas \tst1|accum[20] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|accum[20]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst1|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|accum [20]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|accum[20] .is_wysiwyg = "true";
defparam \tst1|accum[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N20
cycloneive_lcell_comb \tst1|accum[21]~65 (
// Equation(s):
// \tst1|accum[21]~65_combout  = (\tst1|accum [21] & (!\tst1|accum[20]~64 )) # (!\tst1|accum [21] & ((\tst1|accum[20]~64 ) # (GND)))
// \tst1|accum[21]~66  = CARRY((!\tst1|accum[20]~64 ) # (!\tst1|accum [21]))

	.dataa(gnd),
	.datab(\tst1|accum [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tst1|accum[20]~64 ),
	.combout(\tst1|accum[21]~65_combout ),
	.cout(\tst1|accum[21]~66 ));
// synopsys translate_off
defparam \tst1|accum[21]~65 .lut_mask = 16'h3C3F;
defparam \tst1|accum[21]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y31_N21
dffeas \tst1|accum[21] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|accum[21]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst1|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|accum [21]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|accum[21] .is_wysiwyg = "true";
defparam \tst1|accum[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N22
cycloneive_lcell_comb \tst1|accum[22]~67 (
// Equation(s):
// \tst1|accum[22]~67_combout  = \tst1|accum [22] $ (!\tst1|accum[21]~66 )

	.dataa(\tst1|accum [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\tst1|accum[21]~66 ),
	.combout(\tst1|accum[22]~67_combout ),
	.cout());
// synopsys translate_off
defparam \tst1|accum[22]~67 .lut_mask = 16'hA5A5;
defparam \tst1|accum[22]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y31_N23
dffeas \tst1|accum[22] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|accum[22]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst1|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|accum [22]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|accum[22] .is_wysiwyg = "true";
defparam \tst1|accum[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N18
cycloneive_lcell_comb \tst1|flag_clk[0]~feeder (
// Equation(s):
// \tst1|flag_clk[0]~feeder_combout  = \tst1|accum [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tst1|accum [22]),
	.cin(gnd),
	.combout(\tst1|flag_clk[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tst1|flag_clk[0]~feeder .lut_mask = 16'hFF00;
defparam \tst1|flag_clk[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N19
dffeas \tst1|flag_clk[0] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|flag_clk[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|flag_clk [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|flag_clk[0] .is_wysiwyg = "true";
defparam \tst1|flag_clk[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N30
cycloneive_lcell_comb \tst1|flag_clk[1]~feeder (
// Equation(s):
// \tst1|flag_clk[1]~feeder_combout  = \tst1|flag_clk [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tst1|flag_clk [0]),
	.cin(gnd),
	.combout(\tst1|flag_clk[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tst1|flag_clk[1]~feeder .lut_mask = 16'hFF00;
defparam \tst1|flag_clk[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N31
dffeas \tst1|flag_clk[1] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|flag_clk[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|flag_clk [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|flag_clk[1] .is_wysiwyg = "true";
defparam \tst1|flag_clk[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N9
dffeas \tst1|flag_clk[2] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tst1|flag_clk [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|flag_clk [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|flag_clk[2] .is_wysiwyg = "true";
defparam \tst1|flag_clk[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N24
cycloneive_lcell_comb \tst1|Equal0~0 (
// Equation(s):
// \tst1|Equal0~0_combout  = (\tst1|flag_clk [1]) # ((\tst1|flag_clk [2]) # (!\tst1|flag_clk [0]))

	.dataa(\tst1|flag_clk [1]),
	.datab(\tst1|flag_clk [0]),
	.datac(\tst1|flag_clk [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tst1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tst1|Equal0~0 .lut_mask = 16'hFBFB;
defparam \tst1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N24
cycloneive_lcell_comb \tst1|led_reg~10 (
// Equation(s):
// \tst1|led_reg~10_combout  = (\tst1|Equal0~0_combout  & (((\tst1|led_reg [7])))) # (!\tst1|Equal0~0_combout  & (!\tst1|led_reg [0] & (\tst1|led_reg~9_combout )))

	.dataa(\tst1|led_reg [0]),
	.datab(\tst1|led_reg~9_combout ),
	.datac(\tst1|led_reg [7]),
	.datad(\tst1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\tst1|led_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \tst1|led_reg~10 .lut_mask = 16'hF044;
defparam \tst1|led_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N25
dffeas \tst1|led_reg[7] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|led_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst1|a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|led_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|led_reg[7] .is_wysiwyg = "true";
defparam \tst1|led_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N28
cycloneive_lcell_comb \tst1|led_reg~7 (
// Equation(s):
// \tst1|led_reg~7_combout  = (!\rst1|a [0] & \tst1|led_reg [7])

	.dataa(gnd),
	.datab(\rst1|a [0]),
	.datac(\tst1|led_reg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tst1|led_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \tst1|led_reg~7 .lut_mask = 16'h3030;
defparam \tst1|led_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N8
cycloneive_lcell_comb \tst1|led_reg[6]~1 (
// Equation(s):
// \tst1|led_reg[6]~1_combout  = (\rst1|a [0]) # ((!\tst1|flag_clk [1] & (\tst1|flag_clk [0] & !\tst1|flag_clk [2])))

	.dataa(\tst1|flag_clk [1]),
	.datab(\tst1|flag_clk [0]),
	.datac(\tst1|flag_clk [2]),
	.datad(\rst1|a [0]),
	.cin(gnd),
	.combout(\tst1|led_reg[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tst1|led_reg[6]~1 .lut_mask = 16'hFF04;
defparam \tst1|led_reg[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N29
dffeas \tst1|led_reg[6] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|led_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tst1|led_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|led_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|led_reg[6] .is_wysiwyg = "true";
defparam \tst1|led_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N10
cycloneive_lcell_comb \tst1|led_reg~6 (
// Equation(s):
// \tst1|led_reg~6_combout  = (\tst1|led_reg [6] & !\rst1|a [0])

	.dataa(gnd),
	.datab(\tst1|led_reg [6]),
	.datac(gnd),
	.datad(\rst1|a [0]),
	.cin(gnd),
	.combout(\tst1|led_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \tst1|led_reg~6 .lut_mask = 16'h00CC;
defparam \tst1|led_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N11
dffeas \tst1|led_reg[5] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|led_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tst1|led_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|led_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|led_reg[5] .is_wysiwyg = "true";
defparam \tst1|led_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N16
cycloneive_lcell_comb \tst1|led_reg~5 (
// Equation(s):
// \tst1|led_reg~5_combout  = (\tst1|led_reg [5] & !\rst1|a [0])

	.dataa(\tst1|led_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst1|a [0]),
	.cin(gnd),
	.combout(\tst1|led_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \tst1|led_reg~5 .lut_mask = 16'h00AA;
defparam \tst1|led_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N17
dffeas \tst1|led_reg[4] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|led_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tst1|led_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|led_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|led_reg[4] .is_wysiwyg = "true";
defparam \tst1|led_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N8
cycloneive_lcell_comb \tst1|led_reg~4 (
// Equation(s):
// \tst1|led_reg~4_combout  = (\tst1|led_reg [4] & !\rst1|a [0])

	.dataa(gnd),
	.datab(\tst1|led_reg [4]),
	.datac(gnd),
	.datad(\rst1|a [0]),
	.cin(gnd),
	.combout(\tst1|led_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \tst1|led_reg~4 .lut_mask = 16'h00CC;
defparam \tst1|led_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N9
dffeas \tst1|led_reg[3] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|led_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tst1|led_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|led_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|led_reg[3] .is_wysiwyg = "true";
defparam \tst1|led_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N6
cycloneive_lcell_comb \tst1|led_reg~3 (
// Equation(s):
// \tst1|led_reg~3_combout  = (\tst1|led_reg [3] & !\rst1|a [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\tst1|led_reg [3]),
	.datad(\rst1|a [0]),
	.cin(gnd),
	.combout(\tst1|led_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \tst1|led_reg~3 .lut_mask = 16'h00F0;
defparam \tst1|led_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N7
dffeas \tst1|led_reg[2] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|led_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tst1|led_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|led_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|led_reg[2] .is_wysiwyg = "true";
defparam \tst1|led_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N4
cycloneive_lcell_comb \tst1|led_reg~2 (
// Equation(s):
// \tst1|led_reg~2_combout  = (\tst1|led_reg [2] & !\rst1|a [0])

	.dataa(\tst1|led_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst1|a [0]),
	.cin(gnd),
	.combout(\tst1|led_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \tst1|led_reg~2 .lut_mask = 16'h00AA;
defparam \tst1|led_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N5
dffeas \tst1|led_reg[1] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|led_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tst1|led_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|led_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|led_reg[1] .is_wysiwyg = "true";
defparam \tst1|led_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N30
cycloneive_lcell_comb \tst1|led_reg~0 (
// Equation(s):
// \tst1|led_reg~0_combout  = (!\rst1|a [0] & \tst1|led_reg [1])

	.dataa(gnd),
	.datab(\rst1|a [0]),
	.datac(\tst1|led_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tst1|led_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \tst1|led_reg~0 .lut_mask = 16'h3030;
defparam \tst1|led_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N31
dffeas \tst1|led_reg[0] (
	.clk(\pll3_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tst1|led_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tst1|led_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst1|led_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tst1|led_reg[0] .is_wysiwyg = "true";
defparam \tst1|led_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N1
cycloneive_io_ibuf \buf_in4_1|buf_in4_iobuf_in_g8i_component|ibufa_0 (
	.i(uart_rx),
	.ibar(gnd),
	.o(\buf_in4_1|buf_in4_iobuf_in_g8i_component|wire_ibufa_o [0]));
// synopsys translate_off
defparam \buf_in4_1|buf_in4_iobuf_in_g8i_component|ibufa_0 .bus_hold = "false";
defparam \buf_in4_1|buf_in4_iobuf_in_g8i_component|ibufa_0 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \buf_in4_1|buf_in4_iobuf_in_g8i_component|ibufa_2 (
	.i(push_btn2),
	.ibar(gnd),
	.o(\buf_in4_1|buf_in4_iobuf_in_g8i_component|wire_ibufa_o [2]));
// synopsys translate_off
defparam \buf_in4_1|buf_in4_iobuf_in_g8i_component|ibufa_2 .bus_hold = "false";
defparam \buf_in4_1|buf_in4_iobuf_in_g8i_component|ibufa_2 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \buf_in4_1|buf_in4_iobuf_in_g8i_component|ibufa_3 (
	.i(push_btn1),
	.ibar(gnd),
	.o(\buf_in4_1|buf_in4_iobuf_in_g8i_component|wire_ibufa_o [3]));
// synopsys translate_off
defparam \buf_in4_1|buf_in4_iobuf_in_g8i_component|ibufa_3 .bus_hold = "false";
defparam \buf_in4_1|buf_in4_iobuf_in_g8i_component|ibufa_3 .simulate_z_as = "z";
// synopsys translate_on

endmodule
