// Seed: 558896502
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  always @(1 - 1 or negedge 1) {id_1 == id_1 * id_1 + 1} -= 1;
  wire id_3;
  id_4(
      .id_0(""), .id_1(id_3), .id_2(id_1), .id_3(1), .id_4(1), .id_5(1 == 1)
  );
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    input supply1 id_2
);
  tri id_4 = 1'b0;
  module_0(
      id_4, id_4
  );
  wire id_5, id_6;
endmodule
