[03.07.2019 17:18:48] [gui] [info] Trying to use gate library 'EXAMPLE_GATE_LIBRARY'...
[03.07.2019 17:18:48] [hdl_parser] [error] [/opt/hal/src/hdl_parser/hdl_parser_verilog.cpp:107] cannot parse token 'IBUF A_IBUF_inst(.I(A),.O(A_IBUF))' (line: 35).
[03.07.2019 17:18:48] [hdl_parser] [error] [/opt/hal/src/hdl_parser/hdl_parser_dispatcher.cpp:127] error while parsing '/opt/hal/tests/plugins/simulator/netlists/half_adder/halfaddernetlist_flattened_by_hal.v'!
[03.07.2019 17:18:48] [gui] [info] Failed
[03.07.2019 17:18:48] [gui] [info] Trying to use gate library 'GSCLIB_3_0'...
[03.07.2019 17:18:48] [hdl_parser] [error] [/opt/hal/src/hdl_parser/hdl_parser_verilog.cpp:107] cannot parse token 'IBUF A_IBUF_inst(.I(A),.O(A_IBUF))' (line: 35).
[03.07.2019 17:18:48] [hdl_parser] [error] [/opt/hal/src/hdl_parser/hdl_parser_dispatcher.cpp:127] error while parsing '/opt/hal/tests/plugins/simulator/netlists/half_adder/halfaddernetlist_flattened_by_hal.v'!
[03.07.2019 17:18:48] [gui] [info] Failed
[03.07.2019 17:18:48] [gui] [info] Trying to use gate library 'SYNOPSYS_90NM'...
[03.07.2019 17:18:48] [hdl_parser] [error] [/opt/hal/src/hdl_parser/hdl_parser_verilog.cpp:107] cannot parse token 'IBUF A_IBUF_inst(.I(A),.O(A_IBUF))' (line: 35).
[03.07.2019 17:18:48] [hdl_parser] [error] [/opt/hal/src/hdl_parser/hdl_parser_dispatcher.cpp:127] error while parsing '/opt/hal/tests/plugins/simulator/netlists/half_adder/halfaddernetlist_flattened_by_hal.v'!
[03.07.2019 17:18:48] [gui] [info] Failed
[03.07.2019 17:18:48] [gui] [info] Trying to use gate library 'UMX_0_18UM'...
[03.07.2019 17:18:48] [hdl_parser] [error] [/opt/hal/src/hdl_parser/hdl_parser_verilog.cpp:107] cannot parse token 'IBUF A_IBUF_inst(.I(A),.O(A_IBUF))' (line: 35).
[03.07.2019 17:18:48] [hdl_parser] [error] [/opt/hal/src/hdl_parser/hdl_parser_dispatcher.cpp:127] error while parsing '/opt/hal/tests/plugins/simulator/netlists/half_adder/halfaddernetlist_flattened_by_hal.v'!
[03.07.2019 17:18:48] [gui] [info] Failed
[03.07.2019 17:18:48] [gui] [info] Trying to use gate library 'XILINX_SIMPRIM'...
[03.07.2019 17:18:48] [hdl_parser] [error] [/opt/hal/src/hdl_parser/hdl_parser_verilog.cpp:107] cannot parse token 'IBUF A_IBUF_inst(.I(A),.O(A_IBUF))' (line: 35).
[03.07.2019 17:18:48] [hdl_parser] [error] [/opt/hal/src/hdl_parser/hdl_parser_dispatcher.cpp:127] error while parsing '/opt/hal/tests/plugins/simulator/netlists/half_adder/halfaddernetlist_flattened_by_hal.v'!
[03.07.2019 17:18:48] [gui] [info] Failed
[03.07.2019 17:18:48] [gui] [info] Trying to use gate library 'XILINX_UNISIM'...
[03.07.2019 17:18:48] [hdl_parser] [info] parsed '/opt/hal/tests/plugins/simulator/netlists/half_adder/halfaddernetlist_flattened_by_hal.v' in 0,00 seconds.
[03.07.2019 17:18:48] [gui] [info] Trying to use gate library 'YOSYS_MYCELL'...
[03.07.2019 17:18:48] [hdl_parser] [error] [/opt/hal/src/hdl_parser/hdl_parser_verilog.cpp:107] cannot parse token 'IBUF A_IBUF_inst(.I(A),.O(A_IBUF))' (line: 35).
[03.07.2019 17:18:48] [hdl_parser] [error] [/opt/hal/src/hdl_parser/hdl_parser_dispatcher.cpp:127] error while parsing '/opt/hal/tests/plugins/simulator/netlists/half_adder/halfaddernetlist_flattened_by_hal.v'!
[03.07.2019 17:18:48] [gui] [info] Failed
[03.07.2019 17:18:48] [gui] [info] One compatible gate library found.
[03.07.2019 17:18:48] [python] [info] Python console execute: "print("Python " + sys.version)".
[03.07.2019 17:18:48] [python] [info] Python 3.6.8 (default, Jan 14 2019, 11:02:34) 
[GCC 8.0.1 20180414 (experimental) [trunk revision 259383]]
[03.07.2019 17:18:48] [python] [info] Python console execute: "print(sys.executable + " on " + sys.platform)".
[03.07.2019 17:18:48] [python] [info] /usr/bin/python3 on linux
[03.07.2019 17:18:48] [user] [info] Starting at zoomlevel: 1
[03.07.2019 17:18:48] [gui] [info] GUI gained focus.
[03.07.2019 17:18:50] [user] [info] graph selection: Override 1 gates (1), 0 nets, 0 modules
[03.07.2019 17:18:51] [user] [info] graph selection: Override 1 gates (6), 0 nets, 0 modules
[03.07.2019 17:18:52] [user] [info] graph selection: Override 1 gates (2), 0 nets, [03.07.2019 17:21:06] [gui] [info] Trying to use gate library 'EXAMPLE_GATE_LIBRARY'...
[03.07.2019 17:21:06] [hdl_parser] [error] [/opt/hal/src/hdl_parser/hdl_parser_verilog.cpp:107] cannot parse token 'IBUF A_IBUF_inst(.I(A),.O(A_IBUF))' (line: 35).
[03.07.2019 17:21:06] [hdl_parser] [error] [/opt/hal/src/hdl_parser/hdl_parser_dispatcher.cpp:127] error while parsing '/opt/hal/tests/plugins/simulator/netlists/half_adder/halfaddernetlist_flattened_by_hal.v'!
[03.07.2019 17:21:06] [gui] [info] Failed
[03.07.2019 17:21:06] [gui] [info] Trying to use gate library 'GSCLIB_3_0'...
[03.07.2019 17:21:06] [hdl_parser] [error] [/opt/hal/src/hdl_parser/hdl_parser_verilog.cpp:107] cannot parse token 'IBUF A_IBUF_inst(.I(A),.O(A_IBUF))' (line: 35).
[03.07.2019 17:21:06] [hdl_parser] [error] [/opt/hal/src/hdl_parser/hdl_parser_dispatcher.cpp:127] error while parsing '/opt/hal/tests/plugins/simulator/netlists/half_adder/halfaddernetlist_flattened_by_hal.v'!
[03.07.2019 17:21:06] [gui] [info] Failed
[03.07.2019 17:21:06] [gui] [info] Trying to use gate library 'SYNOPSYS_90NM'...
[03.07.2019 17:21:06] [hdl_parser] [error] [/opt/hal/src/hdl_parser/hdl_parser_verilog.cpp:107] cannot parse token 'IBUF A_IBUF_inst(.I(A),.O(A_IBUF))' (line: 35).
[03.07.2019 17:21:06] [hdl_parser] [error] [/opt/hal/src/hdl_parser/hdl_parser_dispatcher.cpp:127] error while parsing '/opt/hal/tests/plugins/simulator/netlists/half_adder/halfaddernetlist_flattened_by_hal.v'!
[03.07.2019 17:21:06] [gui] [info] Failed
[03.07.2019 17:21:06] [gui] [info] Trying to use gate library 'UMX_0_18UM'...
[03.07.2019 17:21:06] [hdl_parser] [error] [/opt/hal/src/hdl_parser/hdl_parser_verilog.cpp:107] cannot parse token 'IBUF A_IBUF_inst(.I(A),.O(A_IBUF))' (line: 35).
[03.07.2019 17:21:06] [hdl_parser] [error] [/opt/hal/src/hdl_parser/hdl_parser_dispatcher.cpp:127] error while parsing '/opt/hal/tests/plugins/simulator/netlists/half_adder/halfaddernetlist_flattened_by_hal.v'!
[03.07.2019 17:21:06] [gui] [info] Failed
[03.07.2019 17:21:06] [gui] [info] Trying to use gate library 'XILINX_SIMPRIM'...
[03.07.2019 17:21:06] [hdl_parser] [error] [/opt/hal/src/hdl_parser/hdl_parser_verilog.cpp:107] cannot parse token 'IBUF A_IBUF_inst(.I(A),.O(A_IBUF))' (line: 35).
[03.07.2019 17:21:06] [hdl_parser] [error] [/opt/hal/src/hdl_parser/hdl_parser_dispatcher.cpp:127] error while parsing '/opt/hal/tests/plugins/simulator/netlists/half_adder/halfaddernetlist_flattened_by_hal.v'!
[03.07.2019 17:21:06] [gui] [info] Failed
[03.07.2019 17:21:06] [gui] [info] Trying to use gate library 'XILINX_UNISIM'...
[03.07.2019 17:21:06] [hdl_parser] [info] parsed '/opt/hal/tests/plugins/simulator/netlists/half_adder/halfaddernetlist_flattened_by_hal.v' in 0,00 seconds.
[03.07.2019 17:21:06] [gui] [info] Trying to use gate library 'YOSYS_MYCELL'...
[03.07.2019 17:21:06] [hdl_parser] [error] [/opt/hal/src/hdl_parser/hdl_parser_verilog.cpp:107] cannot parse token 'IBUF A_IBUF_inst(.I(A),.O(A_IBUF))' (line: 35).
[03.07.2019 17:21:06] [hdl_parser] [error] [/opt/hal/src/hdl_parser/hdl_parser_dispatcher.cpp:127] error while parsing '/opt/hal/tests/plugins/simulator/netlists/half_adder/halfaddernetlist_flattened_by_hal.v'!
[03.07.2019 17:21:06] [gui] [info] Failed
[03.07.2019 17:21:06] [gui] [info] One compatible gate library found.
[03.07.2019 17:21:06] [python] [info] Python console execute: "print("Python " + sys.version)".
[03.07.2019 17:21:06] [python] [info] Python 3.6.8 (default, Jan 14 2019, 11:02:34) 
[GCC 8.0.1 20180414 (experimental) [trunk revision 259383]]
[03.07.2019 17:21:06] [python] [info] Python console execute: "print(sys.executable + " on " + sys.platform)".
[03.07.2019 17:21:06] [python] [info] /usr/bin/python3 on linux
[03.07.2019 17:21:06] [user] [info] Starting at zoomlevel: 1
[03.07.2019 17:21:08] [gui] [info] GUI gained focus.
[03.07.2019 17:21:08] [user] [info] graph selection: Override 0 gates, 1 nets (1), 0 modules
[03.07.2019 17:21:12] [user] [info] graph selection: Override 0 gates, 1 nets (2), 0 modules
[03.07.2019 17:21:13] [user] [info] graph selection: Override 0 gates, 1 nets (1), 