--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml php11.twx php11.ncd -o php11.twr php11.pcf -ucf
Nexys3_Master.ucf

Design file:              php11.ncd
Physical constraint file: php11.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 976 paths analyzed, 156 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.051ns.
--------------------------------------------------------------------------------

Paths for end point countB_17 (SLICE_X16Y27.C3), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_1 (FF)
  Destination:          countB_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.000ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.241 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_1 to countB_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.BQ      Tcko                  0.391   countB<3>
                                                       countB_1
    SLICE_X12Y24.B1      net (fanout=3)        0.622   countB<1>
    SLICE_X12Y24.COUT    Topcyb                0.375   Mcount_countB_cy<3>
                                                       countB<1>_rt
                                                       Mcount_countB_cy<3>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_countB_cy<3>
    SLICE_X12Y25.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X12Y26.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X12Y27.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Mcount_countB_cy<15>
    SLICE_X12Y28.BMUX    Tcinb                 0.260   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X16Y27.C3      net (fanout=1)        0.771   Result<17>
    SLICE_X16Y27.CLK     Tas                   0.341   countB<18>
                                                       countB_17_rstpot
                                                       countB_17
    -------------------------------------------------  ---------------------------
    Total                                      3.000ns (1.595ns logic, 1.405ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_0 (FF)
  Destination:          countB_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.975ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.241 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_0 to countB_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.391   countB<3>
                                                       countB_0
    SLICE_X12Y24.A2      net (fanout=3)        0.577   countB<0>
    SLICE_X12Y24.COUT    Topcya                0.395   Mcount_countB_cy<3>
                                                       Mcount_countB_lut<0>_INV_0
                                                       Mcount_countB_cy<3>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_countB_cy<3>
    SLICE_X12Y25.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X12Y26.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X12Y27.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Mcount_countB_cy<15>
    SLICE_X12Y28.BMUX    Tcinb                 0.260   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X16Y27.C3      net (fanout=1)        0.771   Result<17>
    SLICE_X16Y27.CLK     Tas                   0.341   countB<18>
                                                       countB_17_rstpot
                                                       countB_17
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (1.615ns logic, 1.360ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_2 (FF)
  Destination:          countB_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.963ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.241 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_2 to countB_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.CQ      Tcko                  0.391   countB<3>
                                                       countB_2
    SLICE_X12Y24.C1      net (fanout=3)        0.665   countB<2>
    SLICE_X12Y24.COUT    Topcyc                0.295   Mcount_countB_cy<3>
                                                       countB<2>_rt
                                                       Mcount_countB_cy<3>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_countB_cy<3>
    SLICE_X12Y25.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X12Y26.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X12Y27.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Mcount_countB_cy<15>
    SLICE_X12Y28.BMUX    Tcinb                 0.260   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X16Y27.C3      net (fanout=1)        0.771   Result<17>
    SLICE_X16Y27.CLK     Tas                   0.341   countB<18>
                                                       countB_17_rstpot
                                                       countB_17
    -------------------------------------------------  ---------------------------
    Total                                      2.963ns (1.515ns logic, 1.448ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Paths for end point countB_24 (SLICE_X13Y27.B3), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_1 (FF)
  Destination:          countB_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.962ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.150 - 0.151)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_1 to countB_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.BQ      Tcko                  0.391   countB<3>
                                                       countB_1
    SLICE_X12Y24.B1      net (fanout=3)        0.622   countB<1>
    SLICE_X12Y24.COUT    Topcyb                0.375   Mcount_countB_cy<3>
                                                       countB<1>_rt
                                                       Mcount_countB_cy<3>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_countB_cy<3>
    SLICE_X12Y25.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X12Y26.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X12Y27.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Mcount_countB_cy<15>
    SLICE_X12Y28.COUT    Tbyp                  0.076   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Mcount_countB_cy<19>
    SLICE_X12Y29.COUT    Tbyp                  0.076   Mcount_countB_cy<23>
                                                       Mcount_countB_cy<23>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Mcount_countB_cy<23>
    SLICE_X12Y30.AMUX    Tcina                 0.177   Result<24>
                                                       Mcount_countB_xor<24>
    SLICE_X13Y27.B3      net (fanout=1)        0.677   Result<24>
    SLICE_X13Y27.CLK     Tas                   0.322   countB<24>
                                                       countB_24_rstpot
                                                       countB_24
    -------------------------------------------------  ---------------------------
    Total                                      2.962ns (1.645ns logic, 1.317ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_0 (FF)
  Destination:          countB_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.937ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.150 - 0.151)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_0 to countB_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.391   countB<3>
                                                       countB_0
    SLICE_X12Y24.A2      net (fanout=3)        0.577   countB<0>
    SLICE_X12Y24.COUT    Topcya                0.395   Mcount_countB_cy<3>
                                                       Mcount_countB_lut<0>_INV_0
                                                       Mcount_countB_cy<3>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_countB_cy<3>
    SLICE_X12Y25.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X12Y26.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X12Y27.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Mcount_countB_cy<15>
    SLICE_X12Y28.COUT    Tbyp                  0.076   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Mcount_countB_cy<19>
    SLICE_X12Y29.COUT    Tbyp                  0.076   Mcount_countB_cy<23>
                                                       Mcount_countB_cy<23>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Mcount_countB_cy<23>
    SLICE_X12Y30.AMUX    Tcina                 0.177   Result<24>
                                                       Mcount_countB_xor<24>
    SLICE_X13Y27.B3      net (fanout=1)        0.677   Result<24>
    SLICE_X13Y27.CLK     Tas                   0.322   countB<24>
                                                       countB_24_rstpot
                                                       countB_24
    -------------------------------------------------  ---------------------------
    Total                                      2.937ns (1.665ns logic, 1.272ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_2 (FF)
  Destination:          countB_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.925ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.150 - 0.151)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_2 to countB_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.CQ      Tcko                  0.391   countB<3>
                                                       countB_2
    SLICE_X12Y24.C1      net (fanout=3)        0.665   countB<2>
    SLICE_X12Y24.COUT    Topcyc                0.295   Mcount_countB_cy<3>
                                                       countB<2>_rt
                                                       Mcount_countB_cy<3>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_countB_cy<3>
    SLICE_X12Y25.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X12Y26.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X12Y27.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Mcount_countB_cy<15>
    SLICE_X12Y28.COUT    Tbyp                  0.076   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   Mcount_countB_cy<19>
    SLICE_X12Y29.COUT    Tbyp                  0.076   Mcount_countB_cy<23>
                                                       Mcount_countB_cy<23>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   Mcount_countB_cy<23>
    SLICE_X12Y30.AMUX    Tcina                 0.177   Result<24>
                                                       Mcount_countB_xor<24>
    SLICE_X13Y27.B3      net (fanout=1)        0.677   Result<24>
    SLICE_X13Y27.CLK     Tas                   0.322   countB<24>
                                                       countB_24_rstpot
                                                       countB_24
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (1.565ns logic, 1.360ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point countB_16 (SLICE_X16Y27.B3), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_1 (FF)
  Destination:          countB_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.928ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.241 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_1 to countB_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.BQ      Tcko                  0.391   countB<3>
                                                       countB_1
    SLICE_X12Y24.B1      net (fanout=3)        0.622   countB<1>
    SLICE_X12Y24.COUT    Topcyb                0.375   Mcount_countB_cy<3>
                                                       countB<1>_rt
                                                       Mcount_countB_cy<3>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_countB_cy<3>
    SLICE_X12Y25.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X12Y26.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X12Y27.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Mcount_countB_cy<15>
    SLICE_X12Y28.AMUX    Tcina                 0.177   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X16Y27.B3      net (fanout=1)        0.782   Result<16>
    SLICE_X16Y27.CLK     Tas                   0.341   countB<18>
                                                       countB_16_rstpot
                                                       countB_16
    -------------------------------------------------  ---------------------------
    Total                                      2.928ns (1.512ns logic, 1.416ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_0 (FF)
  Destination:          countB_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.903ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.241 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_0 to countB_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.391   countB<3>
                                                       countB_0
    SLICE_X12Y24.A2      net (fanout=3)        0.577   countB<0>
    SLICE_X12Y24.COUT    Topcya                0.395   Mcount_countB_cy<3>
                                                       Mcount_countB_lut<0>_INV_0
                                                       Mcount_countB_cy<3>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_countB_cy<3>
    SLICE_X12Y25.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X12Y26.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X12Y27.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Mcount_countB_cy<15>
    SLICE_X12Y28.AMUX    Tcina                 0.177   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X16Y27.B3      net (fanout=1)        0.782   Result<16>
    SLICE_X16Y27.CLK     Tas                   0.341   countB<18>
                                                       countB_16_rstpot
                                                       countB_16
    -------------------------------------------------  ---------------------------
    Total                                      2.903ns (1.532ns logic, 1.371ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_2 (FF)
  Destination:          countB_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.891ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.241 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_2 to countB_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.CQ      Tcko                  0.391   countB<3>
                                                       countB_2
    SLICE_X12Y24.C1      net (fanout=3)        0.665   countB<2>
    SLICE_X12Y24.COUT    Topcyc                0.295   Mcount_countB_cy<3>
                                                       countB<2>_rt
                                                       Mcount_countB_cy<3>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_countB_cy<3>
    SLICE_X12Y25.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X12Y26.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X12Y27.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   Mcount_countB_cy<15>
    SLICE_X12Y28.AMUX    Tcina                 0.177   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X16Y27.B3      net (fanout=1)        0.782   Result<16>
    SLICE_X16Y27.CLK     Tas                   0.341   countB<18>
                                                       countB_16_rstpot
                                                       countB_16
    -------------------------------------------------  ---------------------------
    Total                                      2.891ns (1.432ns logic, 1.459ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk1kHz (SLICE_X15Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk1kHz (FF)
  Destination:          clk1kHz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk1kHz to clk1kHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.AQ      Tcko                  0.198   clk1kHz
                                                       clk1kHz
    SLICE_X15Y27.A6      net (fanout=7)        0.025   clk1kHz
    SLICE_X15Y27.CLK     Tah         (-Th)    -0.215   clk1kHz
                                                       clk1kHz_dpot
                                                       clk1kHz
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point countB_24 (SLICE_X13Y27.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               countB_24 (FF)
  Destination:          countB_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.528ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: countB_24 to countB_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.BQ      Tcko                  0.198   countB<24>
                                                       countB_24
    SLICE_X13Y27.B5      net (fanout=27)       0.115   countB<24>
    SLICE_X13Y27.CLK     Tah         (-Th)    -0.215   countB<24>
                                                       countB_24_rstpot
                                                       countB_24
    -------------------------------------------------  ---------------------------
    Total                                      0.528ns (0.413ns logic, 0.115ns route)
                                                       (78.2% logic, 21.8% route)

--------------------------------------------------------------------------------

Paths for end point countB_10 (SLICE_X13Y26.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               countB_24 (FF)
  Destination:          countB_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: countB_24 to countB_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.BQ      Tcko                  0.198   countB<24>
                                                       countB_24
    SLICE_X13Y26.C6      net (fanout=27)       0.180   countB<24>
    SLICE_X13Y26.CLK     Tah         (-Th)    -0.215   countB<11>
                                                       countB_10_rstpot
                                                       countB_10
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.413ns logic, 0.180ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: countB<18>/CLK
  Logical resource: countB_15/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: countB<18>/CLK
  Logical resource: countB_16/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.051|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 976 paths, 0 nets, and 244 connections

Design statistics:
   Minimum period:   3.051ns{1}   (Maximum frequency: 327.761MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  5 19:16:38 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 399 MB



