#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Aug 16 18:29:04 2024
# Process ID: 20076
# Current directory: F:/Xilinx/ZynqProjects/SpaceWire_IPs
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8104 F:\Xilinx\ZynqProjects\SpaceWire_IPs\edit_SpaceWire_light_AXI_v0_1.xpr
# Log file: F:/Xilinx/ZynqProjects/SpaceWire_IPs/vivado.log
# Journal file: F:/Xilinx/ZynqProjects/SpaceWire_IPs\vivado.jou
# Running On        :DESKTOP-MEH5DGT
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 5 3600 6-Core Processor              
# CPU Frequency     :3593 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :17100 MB
# Swap memory       :3758 MB
# Total Virtual     :20858 MB
# Available Virtual :8854 MB
#-----------------------------------------------------------
start_gui
open_project F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.xpr
update_compile_order -fileset sources_1
add_files -norecurse {F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwxmit_fast.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/syncdff.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwram.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwstream.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwamba.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwrecv.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwrecvfront_generic.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwxmit.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwrecvfront_fast.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwpkg.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwlink.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwahbmst.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwambapkg.vhd}
update_compile_order -fileset sources_1
open_bd_design {F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/bd/SW_standalone_tb/SW_standalone_tb.bd}
create_bd_cell -type module -reference spwstream spwstream_0
export_ip_user_files -of_objects  [get_files F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwamba.vhd] -no_script -reset -force -quiet
remove_files  F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwamba.vhd
export_ip_user_files -of_objects  [get_files F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwahbmst.vhd] -no_script -reset -force -quiet
remove_files  F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwahbmst.vhd
create_bd_cell -type module -reference spwstream spwstream_0
export_ip_user_files -of_objects  [get_files F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwambapkg.vhd] -no_script -reset -force -quiet
remove_files  F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwambapkg.vhd
create_bd_cell -type module -reference spwlink spwlink_0
set_property library work [get_files  {F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwxmit_fast.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/syncdff.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwram.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwstream.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwrecv.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwrecvfront_generic.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwxmit.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwrecvfront_fast.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwpkg.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwlink.vhd}]
create_bd_cell -type module -reference spwstream spwstream_0
create_bd_cell -type module -reference spwstream spwstream_0
create_bd_cell -type module -reference spwlink spwlink_0
create_bd_cell -type module -reference spwrecv spwrecv_0
create_bd_cell -type module -reference spwstream spwstream_0
create_bd_cell -type module -reference spwram spwram_0
create_bd_cell -type module -reference spwram spwram_0
create_bd_cell -type module -reference spwrecvfront_generic spwrecvfront_generic_0
delete_bd_objs [get_bd_cells spwrecvfront_generic_0]
create_bd_cell -type module -reference spwrecv spwrecv_0
create_bd_cell -type module -reference spwstream spwstream_0
set_property source_mgmt_mode DisplayOnly [current_project]
reorder_files -after F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwxmit_fast.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwpkg.vhd
reorder_files -before F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwxmit_fast.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwpkg.vhd
save_bd_design
reset_run synth_1
update_module_reference SW_standalone_tb_spwrecvfront_generic_0_0
reorder_files -before F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwxmit_fast.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwrecvfront_generic.vhd
launch_runs synth_1 -jobs 12
open_bd_design {F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/bd/SW_pkg_tb/SW_pkg_tb.bd}
delete_bd_objs [get_bd_cells SpaceWire_light_AXI_0]
save_bd_design
launch_runs synth_1 -jobs 12
wait_on_run synth_1
set_property source_mgmt_mode All [current_project]
create_bd_cell -type module -reference spwstream spwstream_0
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reorder_files -after F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwrecvfront_generic.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwxmit.vhd
reorder_files -before F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwxmit_fast.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/spacewire_light-original/rtl/vhdl/spwrecvfront_fast.vhd
set_property source_mgmt_mode All [current_project]
create_bd_cell -type module -reference spwstream spwstream_0
update_compile_order -fileset sources_1
