Source Block: hdl/library/axi_adc_decimate/cic_decim.v@80:96@HdlStmProcess
    end else if (clk_enable == 1'b1) begin
      counter <= counter_in - 1'b1;
    end
  end

  always @(posedge clk) begin
    if (reset == 1'b1) begin
      ce_comb <= 1'b0;
    end else begin
      ce_comb <= clk_enable & counter[16];
    end
  end

  always @(posedge clk) begin
    if (clk_enable == 1'b1) begin
      filter_input_stage <= filter_in;
    end

Diff Content:
- 89       ce_comb <= clk_enable & counter[16];
+ 89       ce_comb <= enable[0] & counter[16];

Clone Blocks:
