****************************************
Report : qor
Design : ORCA_TOP
Version: O-2018.06
Date   : Sun May 28 00:44:53 2023
****************************************

  Timing Path Group '**async_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   6.512
  Critical Path Slack:                   24.705
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group '**clock_gating_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   1.738
  Critical Path Slack:                   -0.374
  Total Negative Slack:                  -0.374
  No. of Violating Paths:                     1
  ---------------------------------------------

  Timing Path Group 'PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   4.021
  Critical Path Slack:                    3.728
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SDRAM_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   2.607
  Critical Path Slack:                    1.293
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SD_DDR_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   3.508
  Critical Path Slack:                   -0.708
  Total Negative Slack:                  -6.893
  No. of Violating Paths:                    32
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            5
  Critical Path Length:                   3.036
  Critical Path Slack:                   -0.171
  Total Negative Slack:                  -0.272
  No. of Violating Paths:                     2
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            6
  Critical Path Length:                   3.549
  Critical Path Slack:                    0.007
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'ate_clk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   3.069
  Critical Path Slack:                    7.831
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'v_PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                   3.370
  Critical Path Slack:                    1.530
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   63
  Hierarchical Port Count:                 3308
  Leaf Cell Count:                        46041
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:              67111.375
  Total cell area:                   383668.062
  Design Area:                       450779.438
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           185759
  clock_gating_setup Count:                   1
  sequential_clock_pulse_width Count:         1
  max_capacitance Count:                     58
  min_capacitance Count:                     16
  max_transition Count:                      12
  clock_gating_setup Cost:               -0.374
  sequential_clock_pulse_width Cost:     -0.111
  max_capacitance Cost:                -920.070
  min_capacitance Cost:                  -1.424
  max_transition Cost:                   -0.098
  Total DRC Cost:                      -922.077
  ---------------------------------------------

1
