{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664985516819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664985516819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  5 22:58:36 2022 " "Processing started: Wed Oct  5 22:58:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664985516819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985516819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ecc_core -c ecc_core " "Command: quartus_map --read_settings_files=on --write_settings_files=off ecc_core -c ecc_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985516819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664985517091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664985517092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/rtldbgsipo1.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/rtldbgsipo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtldbgsipo1 " "Found entity 1: rtldbgsipo1" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/rtldbgsipo1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/rtldbgsipo1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/rsinv.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/rsinv.v" { { "Info" "ISGN_ENTITY_NAME" "1 rsinv " "Found entity 1: rsinv" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/rsinv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/rsinv.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/mux_xx1.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/mux_xx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx1 " "Found entity 1: mux_xx1" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mux_xx1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mux_xx1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/montprowrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/montprowrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 montprowrap " "Found entity 1: montprowrap" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montprowrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montprowrap.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/montpro.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/montpro.v" { { "Info" "ISGN_ENTITY_NAME" "1 montpro " "Found entity 1: montpro" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montpro.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montpro.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/montinvp2.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/montinvp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 montinvp2 " "Found entity 1: montinvp2" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/montinvp1.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/montinvp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 montinvp1 " "Found entity 1: montinvp1" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/montinv.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/montinv.v" { { "Info" "ISGN_ENTITY_NAME" "1 montinv " "Found entity 1: montinv" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinv.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/montexp.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/montexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 montexp " "Found entity 1: montexp" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montexp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montexp.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/modfa.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/modfa.v" { { "Info" "ISGN_ENTITY_NAME" "1 modfa " "Found entity 1: modfa" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/modfa.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/modfa.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/mainctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/mainctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainctrl " "Found entity 1: mainctrl" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/lv_rd256wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/lv_rd256wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 lv_rd256wrap " "Found entity 1: lv_rd256wrap" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/lv_rd256wrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/lv_rd256wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/full_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/full_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_sub " "Found entity 1: full_sub" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/full_sub.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/full_sub.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/full_adder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/full_adder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/ffxkclkx.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/ffxkclkx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclkx " "Found entity 1: ffxkclkx" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ffxkclkx.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ffxkclkx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/ffxkclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/ffxkclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclk " "Found entity 1: ffxkclk" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ffxkclk.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ffxkclk.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/fflopx.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/fflopx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopx " "Found entity 1: fflopx" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/fflopx.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/fflopx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/fflopknx.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/fflopknx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopknx " "Found entity 1: fflopknx" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/fflopknx.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/fflopknx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/ecc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/ecc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecc_top " "Found entity 1: ecc_top" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_top.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/ecc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/ecc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecc_core " "Found entity 1: ecc_core" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_core.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_core.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/cswap.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/cswap.v" { { "Info" "ISGN_ENTITY_NAME" "1 cswap " "Found entity 1: cswap" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/cswap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/cswap.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/complement_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/complement_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 complement_2 " "Found entity 1: complement_2" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/complement_2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/complement_2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/cla.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla " "Found entity 1: cla" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/cla.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/cla.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wrap " "Found entity 1: auc_wrap" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wrap.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_wmul_pre.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_wmul_pre.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul_pre " "Found entity 1: auc_wmul_pre" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wmul_pre.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_wmul_main.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_wmul_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul_main " "Found entity 1: auc_wmul_main" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wmul_main.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_wmul_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_wmul_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul_decoder " "Found entity 1: auc_wmul_decoder" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wmul_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wmul_decoder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_wmul_dbl.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_wmul_dbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul_dbl " "Found entity 1: auc_wmul_dbl" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wmul_dbl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_wmul_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_wmul_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul_conv " "Found entity 1: auc_wmul_conv" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wmul_conv.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_wmul_add.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_wmul_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul_add " "Found entity 1: auc_wmul_add" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wmul_add.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_wmul.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_wmul.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul " "Found entity 1: auc_wmul" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wmul.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wmul.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_rand_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_rand_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_rand_wrap " "Found entity 1: auc_rand_wrap" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_rand_wrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_rand_wrap.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_rand.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_rand.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_rand " "Found entity 1: auc_rand" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_rand.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_rand.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_naf.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_naf.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_naf " "Found entity 1: auc_naf" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_naf.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_naf.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_mmulinit.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_mmulinit.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_mmulinit " "Found entity 1: auc_mmulinit" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulinit.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulinit.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_mmulfinal.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_mmulfinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_mmulfinal " "Found entity 1: auc_mmulfinal" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulfinal.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulfinal.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_mmulcomp.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_mmulcomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_mmulcomp " "Found entity 1: auc_mmulcomp" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulcomp.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_mmul.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_mmul.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_mmul " "Found entity 1: auc_mmul" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmul.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmul.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/auc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_decoder " "Found entity 1: auc_decoder" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/aluwrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/aluwrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluwrap " "Found entity 1: aluwrap" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aluwrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/alram113x.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/alram113x.v" { { "Info" "ISGN_ENTITY_NAME" "1 alram113x " "Found entity 1: alram113x" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/alram113x.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/alram113x.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/alram112x.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/alram112x.v" { { "Info" "ISGN_ENTITY_NAME" "1 alram112x " "Found entity 1: alram112x" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/alram112x.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/alram112x.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/aladder_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/rtl/ecc_core_top/aladder_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aladder " "Found entity 1: aladder" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aladder_bb.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aladder_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985523878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985523878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mprs aluwrap.v(236) " "Verilog HDL Implicit Net warning at aluwrap.v(236): created implicit net for \"mprs\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aluwrap.v" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985523878 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mpvld aluwrap.v(237) " "Verilog HDL Implicit Net warning at aluwrap.v(237): created implicit net for \"mpvld\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aluwrap.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985523879 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ecc_top " "Elaborating entity \"ecc_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664985524013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ffxkclkx:iffxkclkx1 " "Elaborating entity \"ffxkclkx\" for hierarchy \"ffxkclkx:iffxkclkx1\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_top.v" "iffxkclkx1" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985524032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985524048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ffxkclkx:iffxkclkx2 " "Elaborating entity \"ffxkclkx\" for hierarchy \"ffxkclkx:iffxkclkx2\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_top.v" "iffxkclkx2" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985524061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ffxkclkx:iffxkclkx5 " "Elaborating entity \"ffxkclkx\" for hierarchy \"ffxkclkx:iffxkclkx5\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_top.v" "iffxkclkx5" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_top.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985524077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtldbgsipo1 rtldbgsipo1:irtldbgsipo1 " "Elaborating entity \"rtldbgsipo1\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_top.v" "irtldbgsipo1" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_top.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985524093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo1\|fflopknx:xflodat " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\|fflopknx:xflodat\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/rtldbgsipo1.v" "xflodat" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/rtldbgsipo1.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985524116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo1\|fflopknx:xflidat_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\|fflopknx:xflidat_l\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/rtldbgsipo1.v" "xflidat_l" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/rtldbgsipo1.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985524144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo1\|fflopknx:xflocnt_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\|fflopknx:xflocnt_l\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/rtldbgsipo1.v" "xflocnt_l" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/rtldbgsipo1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985524159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtldbgsipo1 rtldbgsipo1:irtldbgsipo2 " "Elaborating entity \"rtldbgsipo1\" for hierarchy \"rtldbgsipo1:irtldbgsipo2\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_top.v" "irtldbgsipo2" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_top.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985524178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo2\|fflopknx:xflodat " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo2\|fflopknx:xflodat\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/rtldbgsipo1.v" "xflodat" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/rtldbgsipo1.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985524199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo2\|fflopknx:xflocnt_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo2\|fflopknx:xflocnt_l\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/rtldbgsipo1.v" "xflocnt_l" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/rtldbgsipo1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985524217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtldbgsipo1 rtldbgsipo1:irtldbgsipo3 " "Elaborating entity \"rtldbgsipo1\" for hierarchy \"rtldbgsipo1:irtldbgsipo3\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_top.v" "irtldbgsipo3" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_top.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985524231 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 1 rtldbgsipo1.v(69) " "Verilog HDL assignment warning at rtldbgsipo1.v(69): truncated value with size 256 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/rtldbgsipo1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/rtldbgsipo1.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524250 "|ecc_top|rtldbgsipo1:irtldbgsipo3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo3\|fflopknx:xflocnt_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo3\|fflopknx:xflocnt_l\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/rtldbgsipo1.v" "xflocnt_l" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/rtldbgsipo1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985524253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 fflopknx.v(62) " "Verilog HDL assignment warning at fflopknx.v(62): truncated value with size 4 to match size of target (2)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/fflopknx.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/fflopknx.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524270 "|ecc_top|rtldbgsipo1:irtldbgsipo3|fflopknx:xflocnt_l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ecc_core ecc_core:iecc_core " "Elaborating entity \"ecc_core\" for hierarchy \"ecc_core:iecc_core\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_top.v" "iecc_core" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_top.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985524271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainctrl ecc_core:iecc_core\|mainctrl:imainctrl " "Elaborating entity \"mainctrl\" for hierarchy \"ecc_core:iecc_core\|mainctrl:imainctrl\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_core.v" "imainctrl" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_core.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985524293 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(582) " "Verilog HDL assignment warning at mainctrl.v(582): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524305 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainctrl.v(583) " "Verilog HDL assignment warning at mainctrl.v(583): truncated value with size 32 to match size of target (4)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524305 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(588) " "Verilog HDL assignment warning at mainctrl.v(588): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524305 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainctrl.v(589) " "Verilog HDL assignment warning at mainctrl.v(589): truncated value with size 32 to match size of target (4)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524305 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(776) " "Verilog HDL assignment warning at mainctrl.v(776): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524306 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(817) " "Verilog HDL assignment warning at mainctrl.v(817): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524306 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(850) " "Verilog HDL assignment warning at mainctrl.v(850): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524307 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(859) " "Verilog HDL assignment warning at mainctrl.v(859): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524308 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(871) " "Verilog HDL assignment warning at mainctrl.v(871): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524308 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(890) " "Verilog HDL assignment warning at mainctrl.v(890): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524310 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(962) " "Verilog HDL assignment warning at mainctrl.v(962): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" 962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524313 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(968) " "Verilog HDL assignment warning at mainctrl.v(968): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524313 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(974) " "Verilog HDL assignment warning at mainctrl.v(974): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" 974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524313 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mainctrl.v(1044) " "Verilog HDL assignment warning at mainctrl.v(1044): truncated value with size 32 to match size of target (2)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/mainctrl.v" 1044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524326 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_wrap ecc_core:iecc_core\|auc_wrap:iauc_wrap " "Elaborating entity \"auc_wrap\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_core.v" "iauc_wrap" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_core.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985524721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_decoder ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_decoder:iauc_decoder " "Elaborating entity \"auc_decoder\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_decoder:iauc_decoder\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wrap.v" "iauc_decoder" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wrap.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985524868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(189) " "Verilog HDL assignment warning at auc_decoder.v(189): truncated value with size 32 to match size of target (5)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524873 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(194) " "Verilog HDL assignment warning at auc_decoder.v(194): truncated value with size 32 to match size of target (5)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524873 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(195) " "Verilog HDL assignment warning at auc_decoder.v(195): truncated value with size 32 to match size of target (5)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524873 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(196) " "Verilog HDL assignment warning at auc_decoder.v(196): truncated value with size 32 to match size of target (5)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524873 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(199) " "Verilog HDL assignment warning at auc_decoder.v(199): truncated value with size 32 to match size of target (5)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524873 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(200) " "Verilog HDL assignment warning at auc_decoder.v(200): truncated value with size 32 to match size of target (5)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524873 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(201) " "Verilog HDL assignment warning at auc_decoder.v(201): truncated value with size 32 to match size of target (5)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524873 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(215) " "Verilog HDL assignment warning at auc_decoder.v(215): truncated value with size 32 to match size of target (5)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524874 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(216) " "Verilog HDL assignment warning at auc_decoder.v(216): truncated value with size 32 to match size of target (5)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524874 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(217) " "Verilog HDL assignment warning at auc_decoder.v(217): truncated value with size 32 to match size of target (5)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524874 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(218) " "Verilog HDL assignment warning at auc_decoder.v(218): truncated value with size 32 to match size of target (5)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524874 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(219) " "Verilog HDL assignment warning at auc_decoder.v(219): truncated value with size 32 to match size of target (5)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524874 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(221) " "Verilog HDL assignment warning at auc_decoder.v(221): truncated value with size 32 to match size of target (5)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524874 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(226) " "Verilog HDL assignment warning at auc_decoder.v(226): truncated value with size 32 to match size of target (5)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985524875 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_decoder:iauc_decoder\|fflopx:ifflopx " "Elaborating entity \"fflopx\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_decoder:iauc_decoder\|fflopx:ifflopx\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" "ifflopx" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985524949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_decoder:iauc_decoder\|fflopx:ifflopx1 " "Elaborating entity \"fflopx\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_decoder:iauc_decoder\|fflopx:ifflopx1\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" "ifflopx1" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_decoder.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985524961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_rand_wrap ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_rand_wrap:iauc_rand_wrap " "Elaborating entity \"auc_rand_wrap\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_rand_wrap:iauc_rand_wrap\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wrap.v" "iauc_rand_wrap" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wrap.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985524977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_rand ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_rand_wrap:iauc_rand_wrap\|auc_rand:iauc_rand " "Elaborating entity \"auc_rand\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_rand_wrap:iauc_rand_wrap\|auc_rand:iauc_rand\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_rand_wrap.v" "iauc_rand" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_rand_wrap.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985524991 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_rand.v(173) " "Verilog HDL assignment warning at auc_rand.v(173): truncated value with size 32 to match size of target (5)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_rand.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_rand.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985525006 "|ecc_core|auc_wrap:iauc_wrap|auc_rand_wrap:iauc_rand_wrap|auc_rand:iauc_rand"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_rand_wrap:iauc_rand_wrap\|auc_rand:iauc_rand\|fflopx:ifflopx " "Elaborating entity \"fflopx\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_rand_wrap:iauc_rand_wrap\|auc_rand:iauc_rand\|fflopx:ifflopx\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_rand.v" "ifflopx" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_rand.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985525007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_mmul ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul " "Elaborating entity \"auc_mmul\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wrap.v" "iauc_mmul" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wrap.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985525021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_mmulinit ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\|auc_mmulinit:iauc_mmul_init " "Elaborating entity \"auc_mmulinit\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\|auc_mmulinit:iauc_mmul_init\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmul.v" "iauc_mmul_init" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmul.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985525040 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_mmulinit.v(404) " "Verilog HDL assignment warning at auc_mmulinit.v(404): truncated value with size 32 to match size of target (5)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulinit.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulinit.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985525101 "|ecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulinit:iauc_mmul_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_mmulinit.v(431) " "Verilog HDL assignment warning at auc_mmulinit.v(431): truncated value with size 32 to match size of target (5)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulinit.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulinit.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985525101 "|ecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulinit:iauc_mmul_init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_mmulcomp ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\|auc_mmulcomp:iauc_mmul_comp " "Elaborating entity \"auc_mmulcomp\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\|auc_mmulcomp:iauc_mmul_comp\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmul.v" "iauc_mmul_comp" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmul.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985525103 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 auc_mmulcomp.v(498) " "Verilog HDL assignment warning at auc_mmulcomp.v(498): truncated value with size 32 to match size of target (8)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulcomp.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985525133 "|ecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 auc_mmulcomp.v(504) " "Verilog HDL assignment warning at auc_mmulcomp.v(504): truncated value with size 32 to match size of target (8)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulcomp.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985525133 "|ecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 8 auc_mmulcomp.v(508) " "Verilog HDL assignment warning at auc_mmulcomp.v(508): truncated value with size 256 to match size of target (8)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulcomp.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985525133 "|ecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_mmulcomp.v(799) " "Verilog HDL assignment warning at auc_mmulcomp.v(799): truncated value with size 32 to match size of target (5)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulcomp.v" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985525133 "|ecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_mmulcomp.v(867) " "Verilog HDL assignment warning at auc_mmulcomp.v(867): truncated value with size 32 to match size of target (5)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulcomp.v" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985525133 "|ecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 auc_mmulcomp.v(925) " "Verilog HDL assignment warning at auc_mmulcomp.v(925): truncated value with size 32 to match size of target (2)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulcomp.v" 925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985525133 "|ecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_mmulfinal ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\|auc_mmulfinal:iauc_mmul_final " "Elaborating entity \"auc_mmulfinal\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\|auc_mmulfinal:iauc_mmul_final\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmul.v" "iauc_mmul_final" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmul.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985525136 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_mmulfinal.v(386) " "Verilog HDL assignment warning at auc_mmulfinal.v(386): truncated value with size 32 to match size of target (5)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulfinal.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulfinal.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985525158 "|ecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulfinal:iauc_mmul_final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_mmulfinal.v(407) " "Verilog HDL assignment warning at auc_mmulfinal.v(407): truncated value with size 32 to match size of target (5)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulfinal.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulfinal.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985525158 "|ecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulfinal:iauc_mmul_final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 auc_mmulfinal.v(435) " "Verilog HDL assignment warning at auc_mmulfinal.v(435): truncated value with size 32 to match size of target (2)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulfinal.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_mmulfinal.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985525158 "|ecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulfinal:iauc_mmul_final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rsinv ecc_core:iecc_core\|auc_wrap:iauc_wrap\|rsinv:irsinv " "Elaborating entity \"rsinv\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|rsinv:irsinv\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wrap.v" "irsinv" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wrap.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985525160 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rsinv.v(432) " "Verilog HDL assignment warning at rsinv.v(432): truncated value with size 32 to match size of target (5)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/rsinv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/rsinv.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985525182 "|ecc_core|auc_wrap:iauc_wrap|rsinv:irsinv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rsinv.v(462) " "Verilog HDL assignment warning at rsinv.v(462): truncated value with size 32 to match size of target (5)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/rsinv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/rsinv.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985525182 "|ecc_core|auc_wrap:iauc_wrap|rsinv:irsinv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alram113x ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x " "Elaborating entity \"alram113x\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wrap.v" "ialram113x" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wrap.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985525185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alram112x ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x " "Elaborating entity \"alram112x\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/alram113x.v" "ialram112x" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/alram113x.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985525203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|ffxkclkx:isa " "Elaborating entity \"ffxkclkx\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|ffxkclkx:isa\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/alram112x.v" "isa" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/alram112x.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985525229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|ffxkclkx:isa\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|ffxkclkx:isa\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985525239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ecc_core:iecc_core\|auc_wrap:iauc_wrap\|ffxkclkx:iffxkclkx " "Elaborating entity \"ffxkclkx\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|ffxkclkx:iffxkclkx\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wrap.v" "iffxkclkx" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wrap.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985525262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk ecc_core:iecc_core\|auc_wrap:iauc_wrap\|ffxkclkx:iffxkclkx\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|ffxkclkx:iffxkclkx\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985525272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ecc_core:iecc_core\|auc_wrap:iauc_wrap\|ffxkclkx:iau_dat2 " "Elaborating entity \"ffxkclkx\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|ffxkclkx:iau_dat2\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wrap.v" "iau_dat2" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/auc_wrap.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985525286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluwrap ecc_core:iecc_core\|aluwrap:ialuwrap " "Elaborating entity \"aluwrap\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_core.v" "ialuwrap" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/ecc_core.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985525478 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mprs aluwrap.v(236) " "Verilog HDL or VHDL warning at aluwrap.v(236): object \"mprs\" assigned a value but never read" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aluwrap.v" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1664985525480 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mpvld aluwrap.v(237) " "Verilog HDL or VHDL warning at aluwrap.v(237): object \"mpvld\" assigned a value but never read" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aluwrap.v" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1664985525480 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 1 aluwrap.v(236) " "Verilog HDL assignment warning at aluwrap.v(236): truncated value with size 256 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aluwrap.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985525491 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modfa ecc_core:iecc_core\|aluwrap:ialuwrap\|modfa:imodfa " "Elaborating entity \"modfa\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|modfa:imodfa\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aluwrap.v" "imodfa" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aluwrap.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985525687 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(72) " "Verilog HDL assignment warning at modfa.v(72): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/modfa.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/modfa.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985525712 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(73) " "Verilog HDL assignment warning at modfa.v(73): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/modfa.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/modfa.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985525712 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(81) " "Verilog HDL assignment warning at modfa.v(81): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/modfa.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/modfa.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985525712 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(168) " "Verilog HDL assignment warning at modfa.v(168): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/modfa.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/modfa.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985525749 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(169) " "Verilog HDL assignment warning at modfa.v(169): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/modfa.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/modfa.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985525749 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(173) " "Verilog HDL assignment warning at modfa.v(173): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/modfa.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/modfa.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985525749 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(174) " "Verilog HDL assignment warning at modfa.v(174): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/modfa.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/modfa.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985525750 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(184) " "Verilog HDL assignment warning at modfa.v(184): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/modfa.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/modfa.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985525750 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|modfa:imodfa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ecc_core:iecc_core\|aluwrap:ialuwrap\|modfa:imodfa\|full_adder:FAgen\[0\].fai " "Elaborating entity \"full_adder\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|modfa:imodfa\|full_adder:FAgen\[0\].fai\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/modfa.v" "FAgen\[0\].fai" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/modfa.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985525870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "montprowrap ecc_core:iecc_core\|aluwrap:ialuwrap\|montprowrap:imontprowrap " "Elaborating entity \"montprowrap\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montprowrap:imontprowrap\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aluwrap.v" "imontprowrap" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aluwrap.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985526025 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 8 montprowrap.v(109) " "Verilog HDL assignment warning at montprowrap.v(109): truncated value with size 256 to match size of target (8)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montprowrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montprowrap.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985526026 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montprowrap:imontprowrap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "257 256 montprowrap.v(147) " "Verilog HDL assignment warning at montprowrap.v(147): truncated value with size 257 to match size of target (256)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montprowrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montprowrap.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985526030 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montprowrap:imontprowrap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "montpro ecc_core:iecc_core\|aluwrap:ialuwrap\|montprowrap:imontprowrap\|montpro:imontpro " "Elaborating entity \"montpro\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montprowrap:imontprowrap\|montpro:imontpro\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montprowrap.v" "imontpro" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montprowrap.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985526063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_xx1 ecc_core:iecc_core\|aluwrap:ialuwrap\|montprowrap:imontprowrap\|montpro:imontpro\|mux_xx1:imxa " "Elaborating entity \"mux_xx1\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montprowrap:imontprowrap\|montpro:imontpro\|mux_xx1:imxa\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montpro.v" "imxa" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montpro.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985526151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla ecc_core:iecc_core\|aluwrap:ialuwrap\|montprowrap:imontprowrap\|montpro:imontpro\|cla:iclaa " "Elaborating entity \"cla\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montprowrap:imontprowrap\|montpro:imontpro\|cla:iclaa\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montpro.v" "iclaa" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montpro.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985526163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla ecc_core:iecc_core\|aluwrap:ialuwrap\|montprowrap:imontprowrap\|montpro:imontpro\|cla:iclam " "Elaborating entity \"cla\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montprowrap:imontprowrap\|montpro:imontpro\|cla:iclam\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montpro.v" "iclam" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montpro.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985526475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "montinv ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv " "Elaborating entity \"montinv\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aluwrap.v" "imontinv" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aluwrap.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985526749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "montinvp1 ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv\|montinvp1:phase1 " "Elaborating entity \"montinvp1\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv\|montinvp1:phase1\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinv.v" "phase1" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinv.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985526770 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(188) " "Verilog HDL assignment warning at montinvp1.v(188): truncated value with size 32 to match size of target (10)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985526824 "|ecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp1.v(189) " "Verilog HDL assignment warning at montinvp1.v(189): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985526824 "|ecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(197) " "Verilog HDL assignment warning at montinvp1.v(197): truncated value with size 32 to match size of target (10)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985526825 "|ecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp1.v(198) " "Verilog HDL assignment warning at montinvp1.v(198): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985526825 "|ecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(206) " "Verilog HDL assignment warning at montinvp1.v(206): truncated value with size 32 to match size of target (10)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985526825 "|ecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(212) " "Verilog HDL assignment warning at montinvp1.v(212): truncated value with size 32 to match size of target (10)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985526825 "|ecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(218) " "Verilog HDL assignment warning at montinvp1.v(218): truncated value with size 32 to match size of target (10)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985526825 "|ecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(224) " "Verilog HDL assignment warning at montinvp1.v(224): truncated value with size 32 to match size of target (10)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985526825 "|ecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(230) " "Verilog HDL assignment warning at montinvp1.v(230): truncated value with size 32 to match size of target (10)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985526825 "|ecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(236) " "Verilog HDL assignment warning at montinvp1.v(236): truncated value with size 32 to match size of target (10)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985526825 "|ecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(243) " "Verilog HDL assignment warning at montinvp1.v(243): truncated value with size 32 to match size of target (10)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985526825 "|ecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(251) " "Verilog HDL assignment warning at montinvp1.v(251): truncated value with size 32 to match size of target (10)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985526825 "|ecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aladder ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv\|montinvp1:phase1\|aladder:ifull_sub_uv " "Elaborating entity \"aladder\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv\|montinvp1:phase1\|aladder:ifull_sub_uv\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" "ifull_sub_uv" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp1.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985526827 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "result aladder_bb.v(47) " "Output port \"result\" at aladder_bb.v(47) has no driver" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aladder_bb.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aladder_bb.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1664985526850 "|ecc_core|aluwrap:ialuwrap|modfa:imodfa|aladder:ialadder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cout aladder_bb.v(46) " "Output port \"cout\" at aladder_bb.v(46) has no driver" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aladder_bb.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aladder_bb.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1664985526851 "|ecc_core|aluwrap:ialuwrap|modfa:imodfa|aladder:ialadder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "montinvp2 ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv\|montinvp2:phase2 " "Elaborating entity \"montinvp2\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv\|montinvp2:phase2\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinv.v" "phase2" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinv.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985526854 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp2.v(102) " "Verilog HDL assignment warning at montinvp2.v(102): truncated value with size 32 to match size of target (10)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp2.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985526882 "|ecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp2.v(105) " "Verilog HDL assignment warning at montinvp2.v(105): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp2.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985526882 "|ecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp2.v(110) " "Verilog HDL assignment warning at montinvp2.v(110): truncated value with size 32 to match size of target (10)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp2.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985526882 "|ecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp2.v(113) " "Verilog HDL assignment warning at montinvp2.v(113): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp2.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985526882 "|ecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp2.v(114) " "Verilog HDL assignment warning at montinvp2.v(114): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp2.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985526882 "|ecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp2.v(118) " "Verilog HDL assignment warning at montinvp2.v(118): truncated value with size 32 to match size of target (10)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp2.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985526882 "|ecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp2.v(119) " "Verilog HDL assignment warning at montinvp2.v(119): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp2.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985526882 "|ecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp2.v(136) " "Verilog HDL assignment warning at montinvp2.v(136): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/montinvp2.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985526882 "|ecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp2:phase2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cswap ecc_core:iecc_core\|aluwrap:ialuwrap\|cswap:icswap " "Elaborating entity \"cswap\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|cswap:icswap\"" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aluwrap.v" "icswap" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/aluwrap.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985526886 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cswap.v(63) " "Verilog HDL assignment warning at cswap.v(63): truncated value with size 32 to match size of target (1)" {  } { { "../../eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/cswap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/rtl/ecc_core_top/cswap.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664985526908 "|ecc_core|aluwrap:ialuwrap|cswap:icswap"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664985540655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664985540655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664985540655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664985540655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664985540655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664985540655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664985540655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664985540655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664985540655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664985540655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664985540655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664985540655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664985540655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664985540655 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664985540655 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1664985540655 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1664985540655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985540739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664985540739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664985540739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664985540739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664985540739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664985540739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664985540739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664985540739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664985540739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664985540739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664985540739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664985540739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664985540739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664985540739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664985540739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664985540739 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664985540739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e6n1 " "Found entity 1: altsyncram_e6n1" {  } { { "db/altsyncram_e6n1.tdf" "" { Text "D:/Paper/ECC Revised/QuartusPrj/quartus-test1/db/altsyncram_e6n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664985540852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985540852 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664985548732 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1664985558273 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664985559406 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664985559406 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14974 " "Implemented 14974 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664985560304 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664985560304 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14707 " "Implemented 14707 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664985560304 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1664985560304 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664985560304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5080 " "Peak virtual memory: 5080 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664985560383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct  5 22:59:20 2022 " "Processing ended: Wed Oct  5 22:59:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664985560383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664985560383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:26 " "Total CPU time (on all processors): 00:02:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664985560383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664985560383 ""}
