<stg><name>dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %data_63_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_63_val

]]></Node>
<StgValue><ssdm name="data_63_val_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1 %data_59_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %data_59_val

]]></Node>
<StgValue><ssdm name="data_59_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:2 %data_55_val_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %data_55_val

]]></Node>
<StgValue><ssdm name="data_55_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:3 %data_49_val_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %data_49_val

]]></Node>
<StgValue><ssdm name="data_49_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:4 %data_22_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_22_val

]]></Node>
<StgValue><ssdm name="data_22_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:5 %data_7_val_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %data_7_val

]]></Node>
<StgValue><ssdm name="data_7_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:6 %data_6_val_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %data_6_val

]]></Node>
<StgValue><ssdm name="data_6_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:7 %data_1_val_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %data_1_val

]]></Node>
<StgValue><ssdm name="data_1_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:8 %data_0_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %data_0_val

]]></Node>
<StgValue><ssdm name="data_0_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:9 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:10 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 72, void @empty_1, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
entry:11 %tmp_54 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_0_val_read, i5 0

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="15" op_0_bw="14">
<![CDATA[
entry:12 %zext_ln42 = zext i14 %tmp_54

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
entry:13 %mult = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_0_val_read, i1 0

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="15" op_0_bw="10">
<![CDATA[
entry:14 %zext_ln17 = zext i10 %mult

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
entry:15 %mult_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %data_1_val_read, i4 0

]]></Node>
<StgValue><ssdm name="mult_10"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="11">
<![CDATA[
entry:16 %zext_ln17_5 = zext i11 %mult_10

]]></Node>
<StgValue><ssdm name="zext_ln17_5"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="7">
<![CDATA[
entry:17 %zext_ln42_20 = zext i7 %data_6_val_read

]]></Node>
<StgValue><ssdm name="zext_ln42_20"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
entry:18 %p_shl4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %data_6_val_read, i3 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:19 %tmp_55 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %data_6_val_read, i1 0

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="8">
<![CDATA[
entry:20 %zext_ln42_24 = zext i8 %tmp_55

]]></Node>
<StgValue><ssdm name="zext_ln42_24"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:21 %mult_11 = sub i10 %p_shl4, i10 %zext_ln42_24

]]></Node>
<StgValue><ssdm name="mult_11"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="10">
<![CDATA[
entry:22 %zext_ln17_6 = zext i10 %mult_11

]]></Node>
<StgValue><ssdm name="zext_ln17_6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:23 %mult_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %data_6_val_read, i2 0

]]></Node>
<StgValue><ssdm name="mult_12"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="9">
<![CDATA[
entry:24 %zext_ln17_7 = zext i9 %mult_12

]]></Node>
<StgValue><ssdm name="zext_ln17_7"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="7">
<![CDATA[
entry:25 %zext_ln42_21 = zext i7 %data_7_val_read

]]></Node>
<StgValue><ssdm name="zext_ln42_21"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
entry:26 %mult_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %data_7_val_read, i3 0

]]></Node>
<StgValue><ssdm name="mult_13"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="10">
<![CDATA[
entry:27 %zext_ln17_8 = zext i10 %mult_13

]]></Node>
<StgValue><ssdm name="zext_ln17_8"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:28 %mult_14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %data_7_val_read, i2 0

]]></Node>
<StgValue><ssdm name="mult_14"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="9">
<![CDATA[
entry:29 %zext_ln17_9 = zext i9 %mult_14

]]></Node>
<StgValue><ssdm name="zext_ln17_9"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:30 %tmp_56 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data_22_val_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="10">
<![CDATA[
entry:31 %zext_ln42_25 = zext i10 %tmp_56

]]></Node>
<StgValue><ssdm name="zext_ln42_25"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:32 %mult_15 = sub i11 0, i11 %zext_ln42_25

]]></Node>
<StgValue><ssdm name="mult_15"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="11">
<![CDATA[
entry:33 %sext_ln17 = sext i11 %mult_15

]]></Node>
<StgValue><ssdm name="sext_ln17"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="10">
<![CDATA[
entry:34 %zext_ln42_23 = zext i10 %data_49_val_read

]]></Node>
<StgValue><ssdm name="zext_ln42_23"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
entry:35 %tmp_57 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_49_val_read, i4 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="14">
<![CDATA[
entry:36 %zext_ln42_26 = zext i14 %tmp_57

]]></Node>
<StgValue><ssdm name="zext_ln42_26"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:37 %sub_ln42 = sub i16 0, i16 %zext_ln42_26

]]></Node>
<StgValue><ssdm name="sub_ln42"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
entry:38 %tmp_58 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %data_49_val_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="12">
<![CDATA[
entry:39 %zext_ln42_28 = zext i12 %tmp_58

]]></Node>
<StgValue><ssdm name="zext_ln42_28"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:40 %mult_16 = sub i16 %sub_ln42, i16 %zext_ln42_28

]]></Node>
<StgValue><ssdm name="mult_16"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry:41 %tmp_59 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_49_val_read, i5 0

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="15">
<![CDATA[
entry:42 %zext_ln42_29 = zext i15 %tmp_59

]]></Node>
<StgValue><ssdm name="zext_ln42_29"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:43 %mult_17 = sub i12 %tmp_58, i12 %zext_ln42_23

]]></Node>
<StgValue><ssdm name="mult_17"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="12">
<![CDATA[
entry:44 %zext_ln17_10 = zext i12 %mult_17

]]></Node>
<StgValue><ssdm name="zext_ln17_10"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
entry:45 %tmp_60 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %data_55_val_read, i5 0

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="12">
<![CDATA[
entry:46 %zext_ln42_30 = zext i12 %tmp_60

]]></Node>
<StgValue><ssdm name="zext_ln42_30"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
entry:47 %mult_18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %data_55_val_read, i3 0

]]></Node>
<StgValue><ssdm name="mult_18"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="10">
<![CDATA[
entry:48 %zext_ln17_11 = zext i10 %mult_18

]]></Node>
<StgValue><ssdm name="zext_ln17_11"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:49 %tmp_61 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %data_55_val_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="13">
<![CDATA[
entry:50 %zext_ln42_31 = zext i13 %tmp_61

]]></Node>
<StgValue><ssdm name="zext_ln42_31"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="10">
<![CDATA[
entry:51 %zext_ln42_32 = zext i10 %mult_18

]]></Node>
<StgValue><ssdm name="zext_ln42_32"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:52 %mult_19 = sub i14 %zext_ln42_32, i14 %zext_ln42_31

]]></Node>
<StgValue><ssdm name="mult_19"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="14">
<![CDATA[
entry:53 %sext_ln17_3 = sext i14 %mult_19

]]></Node>
<StgValue><ssdm name="sext_ln17_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:54 %tmp_62 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %data_55_val_read, i1 0

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="8">
<![CDATA[
entry:55 %zext_ln73 = zext i8 %tmp_62

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:56 %mult_20 = sub i10 %mult_18, i10 %zext_ln73

]]></Node>
<StgValue><ssdm name="mult_20"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="15" op_0_bw="10">
<![CDATA[
entry:57 %zext_ln17_12 = zext i10 %mult_20

]]></Node>
<StgValue><ssdm name="zext_ln17_12"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="9">
<![CDATA[
entry:58 %zext_ln42_27 = zext i9 %data_59_val_read

]]></Node>
<StgValue><ssdm name="zext_ln42_27"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
entry:59 %mult_23 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_59_val_read, i5 0

]]></Node>
<StgValue><ssdm name="mult_23"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
entry:60 %tmp_63 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_59_val_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="12">
<![CDATA[
entry:61 %zext_ln42_33 = zext i12 %tmp_63

]]></Node>
<StgValue><ssdm name="zext_ln42_33"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:62 %mult_21 = sub i14 %mult_23, i14 %zext_ln42_33

]]></Node>
<StgValue><ssdm name="mult_21"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="14">
<![CDATA[
entry:63 %zext_ln17_13 = zext i14 %mult_21

]]></Node>
<StgValue><ssdm name="zext_ln17_13"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
entry:64 %tmp_64 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_59_val_read, i4 0

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="13">
<![CDATA[
entry:65 %zext_ln42_34 = zext i13 %tmp_64

]]></Node>
<StgValue><ssdm name="zext_ln42_34"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
entry:66 %tmp_65 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_59_val_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="11">
<![CDATA[
entry:67 %zext_ln42_35 = zext i11 %tmp_65

]]></Node>
<StgValue><ssdm name="zext_ln42_35"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:68 %mult_22 = add i14 %zext_ln42_34, i14 %zext_ln42_35

]]></Node>
<StgValue><ssdm name="mult_22"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="14">
<![CDATA[
entry:69 %zext_ln17_14 = zext i14 %mult_22

]]></Node>
<StgValue><ssdm name="zext_ln17_14"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="15" op_0_bw="14">
<![CDATA[
entry:70 %zext_ln17_15 = zext i14 %mult_23

]]></Node>
<StgValue><ssdm name="zext_ln17_15"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:71 %mult_24 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %data_63_val_read, i1 0

]]></Node>
<StgValue><ssdm name="mult_24"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="9">
<![CDATA[
entry:72 %zext_ln17_16 = zext i9 %mult_24

]]></Node>
<StgValue><ssdm name="zext_ln17_16"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="9">
<![CDATA[
entry:73 %zext_ln17_17 = zext i9 %mult_24

]]></Node>
<StgValue><ssdm name="zext_ln17_17"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:74 %tmp_66 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data_63_val_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="10">
<![CDATA[
entry:75 %zext_ln42_36 = zext i10 %tmp_66

]]></Node>
<StgValue><ssdm name="zext_ln42_36"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:76 %mult_25 = sub i11 0, i11 %zext_ln42_36

]]></Node>
<StgValue><ssdm name="mult_25"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="11">
<![CDATA[
entry:77 %sext_ln17_4 = sext i11 %mult_25

]]></Node>
<StgValue><ssdm name="sext_ln17_4"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:78 %tmp_67 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %data_63_val_read, i4 0

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="12">
<![CDATA[
entry:79 %zext_ln73_18 = zext i12 %tmp_67

]]></Node>
<StgValue><ssdm name="zext_ln73_18"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="10">
<![CDATA[
entry:80 %zext_ln73_19 = zext i10 %tmp_66

]]></Node>
<StgValue><ssdm name="zext_ln73_19"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:81 %mult_26 = add i13 %zext_ln73_18, i13 %zext_ln73_19

]]></Node>
<StgValue><ssdm name="mult_26"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="13">
<![CDATA[
entry:82 %zext_ln17_18 = zext i13 %mult_26

]]></Node>
<StgValue><ssdm name="zext_ln17_18"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:83 %tmp = add i10 %zext_ln42_27, i10 %zext_ln42_20

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="10">
<![CDATA[
entry:84 %trunc_ln58 = trunc i10 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln58"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
entry:85 %p_shl = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %trunc_ln58, i4 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
entry:86 %tmp_68 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %tmp, i2 0

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="12">
<![CDATA[
entry:87 %zext_ln58 = zext i12 %tmp_68

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:88 %sub_ln58 = sub i13 %p_shl, i13 %zext_ln58

]]></Node>
<StgValue><ssdm name="sub_ln58"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:89 %add_ln58 = add i16 %sext_ln17, i16 %mult_16

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:90 %add_ln58_38 = add i16 %add_ln58, i16 %zext_ln17_8

]]></Node>
<StgValue><ssdm name="add_ln58_38"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:91 %sub_ln58_13 = sub i13 %zext_ln17_17, i13 %zext_ln42_30

]]></Node>
<StgValue><ssdm name="sub_ln58_13"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="15" op_0_bw="13">
<![CDATA[
entry:92 %sext_ln58 = sext i13 %sub_ln58_13

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:93 %add_ln58_39 = add i13 %sub_ln58, i13 496

]]></Node>
<StgValue><ssdm name="add_ln58_39"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="15" op_0_bw="13">
<![CDATA[
entry:94 %zext_ln58_5 = zext i13 %add_ln58_39

]]></Node>
<StgValue><ssdm name="zext_ln58_5"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:95 %add_ln58_40 = add i15 %zext_ln58_5, i15 %sext_ln58

]]></Node>
<StgValue><ssdm name="add_ln58_40"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="15">
<![CDATA[
entry:96 %sext_ln58_23 = sext i15 %add_ln58_40

]]></Node>
<StgValue><ssdm name="sext_ln58_23"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:97 %add_ln58_41 = add i16 %sext_ln58_23, i16 %add_ln58_38

]]></Node>
<StgValue><ssdm name="add_ln58_41"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:98 %add_ln58_42 = add i12 %zext_ln17_5, i12 %zext_ln17_6

]]></Node>
<StgValue><ssdm name="add_ln58_42"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="12">
<![CDATA[
entry:99 %zext_ln58_6 = zext i12 %add_ln58_42

]]></Node>
<StgValue><ssdm name="zext_ln58_6"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:100 %sub_ln58_14 = sub i11 %zext_ln17_9, i11 %zext_ln42_25

]]></Node>
<StgValue><ssdm name="sub_ln58_14"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="13" op_0_bw="11">
<![CDATA[
entry:101 %sext_ln58_24 = sext i11 %sub_ln58_14

]]></Node>
<StgValue><ssdm name="sext_ln58_24"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:102 %add_ln58_43 = add i13 %sext_ln58_24, i13 %zext_ln58_6

]]></Node>
<StgValue><ssdm name="add_ln58_43"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="13">
<![CDATA[
entry:103 %sext_ln58_25 = sext i13 %add_ln58_43

]]></Node>
<StgValue><ssdm name="sext_ln58_25"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:104 %sub_ln58_15 = sub i16 %zext_ln17_11, i16 %zext_ln42_29

]]></Node>
<StgValue><ssdm name="sub_ln58_15"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:105 %add_ln58_44 = add i12 %sext_ln17_4, i12 4000

]]></Node>
<StgValue><ssdm name="add_ln58_44"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="15" op_0_bw="12">
<![CDATA[
entry:106 %sext_ln58_26 = sext i12 %add_ln58_44

]]></Node>
<StgValue><ssdm name="sext_ln58_26"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:107 %add_ln58_45 = add i15 %sext_ln58_26, i15 %zext_ln17_13

]]></Node>
<StgValue><ssdm name="add_ln58_45"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="15">
<![CDATA[
entry:108 %sext_ln58_27 = sext i15 %add_ln58_45

]]></Node>
<StgValue><ssdm name="sext_ln58_27"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:109 %add_ln58_46 = add i16 %sext_ln58_27, i16 %sub_ln58_15

]]></Node>
<StgValue><ssdm name="add_ln58_46"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:110 %add_ln58_47 = add i16 %add_ln58_46, i16 %sext_ln58_25

]]></Node>
<StgValue><ssdm name="add_ln58_47"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:111 %sub_ln58_16 = sub i15 %zext_ln17_7, i15 %zext_ln42

]]></Node>
<StgValue><ssdm name="sub_ln58_16"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="15">
<![CDATA[
entry:112 %sext_ln58_28 = sext i15 %sub_ln58_16

]]></Node>
<StgValue><ssdm name="sext_ln58_28"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="11">
<![CDATA[
entry:113 %sext_ln58_29 = sext i11 %sub_ln58_14

]]></Node>
<StgValue><ssdm name="sext_ln58_29"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:114 %add_ln58_48 = add i16 %sext_ln58_29, i16 %sext_ln58_28

]]></Node>
<StgValue><ssdm name="add_ln58_48"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:115 %add_ln58_49 = add i15 %sext_ln17_3, i15 %zext_ln17_14

]]></Node>
<StgValue><ssdm name="add_ln58_49"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:116 %add_ln58_50 = add i10 %zext_ln17_16, i10 160

]]></Node>
<StgValue><ssdm name="add_ln58_50"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="15" op_0_bw="10">
<![CDATA[
entry:117 %zext_ln58_7 = zext i10 %add_ln58_50

]]></Node>
<StgValue><ssdm name="zext_ln58_7"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:118 %add_ln58_51 = add i15 %zext_ln58_7, i15 %add_ln58_49

]]></Node>
<StgValue><ssdm name="add_ln58_51"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="15">
<![CDATA[
entry:119 %sext_ln58_30 = sext i15 %add_ln58_51

]]></Node>
<StgValue><ssdm name="sext_ln58_30"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:120 %add_ln58_52 = add i16 %sext_ln58_30, i16 %add_ln58_48

]]></Node>
<StgValue><ssdm name="add_ln58_52"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="7">
<![CDATA[
entry:121 %data_6_val_cast17 = zext i7 %data_6_val_read

]]></Node>
<StgValue><ssdm name="data_6_val_cast17"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="7">
<![CDATA[
entry:122 %data_1_val_cast18 = zext i7 %data_1_val_read

]]></Node>
<StgValue><ssdm name="data_1_val_cast18"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:123 %empty = add i8 %data_6_val_cast17, i8 %data_1_val_cast18

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="8">
<![CDATA[
entry:124 %p_cast = zext i8 %empty

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:125 %empty_27 = sub i9 %zext_ln42_21, i9 %p_cast

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="9">
<![CDATA[
entry:126 %p_cast20 = sext i9 %empty_27

]]></Node>
<StgValue><ssdm name="p_cast20"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="8">
<![CDATA[
entry:127 %data_22_val_cast21 = zext i8 %data_22_val_read

]]></Node>
<StgValue><ssdm name="data_22_val_cast21"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:128 %tmp632 = sub i10 %p_cast20, i10 %data_22_val_cast21

]]></Node>
<StgValue><ssdm name="tmp632"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
entry:129 %tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp632, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="15" op_0_bw="14">
<![CDATA[
entry:130 %sext_ln58_32 = sext i14 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln58_32"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:131 %add_ln58_53 = add i15 %zext_ln17_10, i15 %sext_ln58_32

]]></Node>
<StgValue><ssdm name="add_ln58_53"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:132 %add_ln58_54 = add i15 %add_ln58_53, i15 %zext_ln17

]]></Node>
<StgValue><ssdm name="add_ln58_54"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="15">
<![CDATA[
entry:133 %sext_ln58_33 = sext i15 %add_ln58_54

]]></Node>
<StgValue><ssdm name="sext_ln58_33"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:134 %add_ln58_55 = add i15 %zext_ln17_12, i15 %zext_ln17_15

]]></Node>
<StgValue><ssdm name="add_ln58_55"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="15">
<![CDATA[
entry:135 %zext_ln58_8 = zext i15 %add_ln58_55

]]></Node>
<StgValue><ssdm name="zext_ln58_8"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:136 %add_ln58_56 = add i14 %zext_ln17_18, i14 16192

]]></Node>
<StgValue><ssdm name="add_ln58_56"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="14">
<![CDATA[
entry:137 %sext_ln58_31 = sext i14 %add_ln58_56

]]></Node>
<StgValue><ssdm name="sext_ln58_31"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:138 %add_ln58_57 = add i16 %sext_ln58_31, i16 %zext_ln58_8

]]></Node>
<StgValue><ssdm name="add_ln58_57"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:139 %add_ln58_58 = add i16 %add_ln58_57, i16 %sext_ln58_33

]]></Node>
<StgValue><ssdm name="add_ln58_58"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:140 %trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %add_ln58_41, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:141 %trunc_ln111_s = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %add_ln58_47, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln111_s"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:142 %trunc_ln111_1 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %add_ln58_52, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln111_1"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:143 %trunc_ln111_2 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %add_ln58_58, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln111_2"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="44" op_0_bw="44" op_1_bw="11">
<![CDATA[
entry:144 %newret = insertvalue i44 <undef>, i11 %trunc_ln

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="44" op_0_bw="44" op_1_bw="11">
<![CDATA[
entry:145 %newret2 = insertvalue i44 %newret, i11 %trunc_ln111_s

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="44" op_0_bw="44" op_1_bw="11">
<![CDATA[
entry:146 %newret4 = insertvalue i44 %newret2, i11 %trunc_ln111_1

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="44" op_0_bw="44" op_1_bw="11">
<![CDATA[
entry:147 %newret6 = insertvalue i44 %newret4, i11 %trunc_ln111_2

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="44">
<![CDATA[
entry:148 %ret_ln111 = ret i44 %newret6

]]></Node>
<StgValue><ssdm name="ret_ln111"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
