To implement a single port synchronous ROM (16x8bit) in Verilog.
The project however doesn't have a correct data read due to invalid .hex file. Please consider the schematic only.
