============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Teriia
   Run Date =   Sun Jul  3 18:23:01 2022

   Run on =     DESKTOP-ND05MAH
============================================================
RUN-1002 : start command "open_project SDRV4_0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/ip/fifo8in.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../../../rtl/PWM.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../../../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(698)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1160)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../../../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../../../rtl/Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../../../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../../../rtl/filter.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../../../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../../../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/Ethernet_TX.v
HDL-5007 WARNING: identifier 'DATA_LEN' is used before its declaration in ../../../rtl/ethernet/Ethernet_TX.v(51)
HDL-5007 WARNING: identifier 'DATA_LEN' is used before its declaration in ../../../rtl/ethernet/Ethernet_TX.v(61)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../../../rtl/ip/oddr.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/counter_test.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/util_gmii_to_rgmii_new.v
RUN-1001 : Project manager successfully analyzed 75 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SDRV4_0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db ../syn_1/SDRV4_0_gate.db" in  1.750181s wall, 1.593750s user + 0.156250s system = 1.750000s CPU (100.0%)

RUN-1004 : used memory is 343 MB, reserved memory is 320 MB, peak memory is 350 MB
RUN-1002 : start command "read_sdc ../../../pin/timing_cons.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "create_clock -name adc_clkl -period 62.5 -waveform 0 31.25 "
RUN-1102 : create_clock: clock name: adc_clkl, type: 0, period: 62500, rise: 0, fall: 31250.
RUN-1002 : start command "get_nets  rgmii_rxc "
RUN-1002 : start command "create_clock -name rgmii_rxcl -period 8 -waveform 0 4 "
RUN-1102 : create_clock: clock name: rgmii_rxcl, type: 0, period: 8000, rise: 0, fall: 4000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "get_nets differentiator/filter/CLK"
RUN-1002 : start command "create_generated_clock -name filter_clkl -source  -master_clock adc_clkl -divide_by 32 -phase 0 "
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "get_clocks rgmii_rxcl"
RUN-1002 : start command "set_false_path -from  -to "
SYN-1001 : 	kept net: differentiator/clk(differentiator/clk_syn_1)
SYN-1001 : 	kept net: differentiator/filter/CLK(differentiator/filter/CLK_syn_5)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../../pin/timing_cons.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SDR_Pad
SYN-5055 WARNING: The kept net PLL/clk0_out will be merged to another kept net CW_clk
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CW_clk driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net differentiator/clk is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net QN8027_clk_dup_1 is clkc2 of pll PLL/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc3 of pll PLL/pll_inst.
SYN-4019 : Net clk_in_dup_1 is refclk of pll PLL/pll_inst.
SYN-4020 : Net clk_in_dup_1 is fbclk of pll PLL/pll_inst.
SYN-4024 : Net "differentiator/filter/CLK" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "rgmii_rxc_dup_1" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/rowcnt[1]" drives clk pins.
SYN-4024 : Net "ethernet/u1/gmii_rx_clk_in" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/sa_clk" drives clk pins.
SYN-4024 : Net "u_spi_master/u_spictrl/u_clkgen/spi_clk" drives clk pins.
SYN-4024 : Net "i2c/DUT_FIFO_TX/w_counter_n" drives clk pins.
SYN-4024 : Net "APBTube/ClkDiv/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net APBTube/ClkDiv/div_clk as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/rowcnt[1] as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/sa_clk as clock net
SYN-4025 : Tag rtl::Net CW_clk as clock net
SYN-4025 : Tag rtl::Net QN8027_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net differentiator/clk as clock net
SYN-4025 : Tag rtl::Net differentiator/filter/CLK as clock net
SYN-4025 : Tag rtl::Net ethernet/u1/gmii_rx_clk_in as clock net
SYN-4025 : Tag rtl::Net i2c/DUT_FIFO_TX/w_counter_n as clock net
SYN-4025 : Tag rtl::Net rgmii_rxc_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net u_spi_master/u_spictrl/u_clkgen/spi_clk as clock net
SYN-4026 : Tagged 14 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net differentiator/filter/CLK to drive 449 clock pins.
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net rgmii_rxc_dup_1 to drive 86 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/rowcnt[1] to drive 26 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/sa_clk to drive 10 clock pins.
SYN-4015 : Create BUFG instance for clk Net ethernet/u1/gmii_rx_clk_in to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_spi_master/u_spictrl/u_clkgen/spi_clk to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net i2c/DUT_FIFO_TX/w_counter_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net APBTube/ClkDiv/div_clk to drive 2 clock pins.
PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 13088 instances
RUN-0007 : 8446 luts, 3424 seqs, 709 mslices, 370 lslices, 81 pads, 14 brams, 29 dsps
RUN-1001 : There are total 15605 nets
RUN-1001 : 9240 nets have 2 pins
RUN-1001 : 4835 nets have [3 - 5] pins
RUN-1001 : 880 nets have [6 - 10] pins
RUN-1001 : 316 nets have [11 - 20] pins
RUN-1001 : 315 nets have [21 - 99] pins
RUN-1001 : 19 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     392     
RUN-1001 :   No   |  No   |  Yes  |     928     
RUN-1001 :   No   |  Yes  |  No   |     100     
RUN-1001 :   Yes  |  No   |  No   |     803     
RUN-1001 :   Yes  |  No   |  Yes  |    1068     
RUN-1001 :   Yes  |  Yes  |  No   |     133     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    11   |  88   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 107
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13086 instances, 8446 luts, 3424 seqs, 1079 slices, 190 macros(1079 instances: 709 mslices 370 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1530 pins
PHY-0007 : Cell area utilization is 54%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 51, tpin num: 64922, tnet num: 15306, tinst num: 13086, tnode num: 76833, tedge num: 107395.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15306 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.404965s wall, 1.265625s user + 0.125000s system = 1.390625s CPU (99.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.55122e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13086.
PHY-3001 : Level 1 #clusters 1897.
PHY-3001 : End clustering;  0.087340s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (89.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 54%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.38244e+06, overlap = 442.812
PHY-3002 : Step(2): len = 1.18689e+06, overlap = 462.719
PHY-3002 : Step(3): len = 906795, overlap = 539.688
PHY-3002 : Step(4): len = 792111, overlap = 623.812
PHY-3002 : Step(5): len = 664260, overlap = 688.844
PHY-3002 : Step(6): len = 548885, overlap = 753.969
PHY-3002 : Step(7): len = 427566, overlap = 853.969
PHY-3002 : Step(8): len = 376719, overlap = 910.875
PHY-3002 : Step(9): len = 314136, overlap = 976.594
PHY-3002 : Step(10): len = 285765, overlap = 1027.69
PHY-3002 : Step(11): len = 243625, overlap = 1076.84
PHY-3002 : Step(12): len = 225693, overlap = 1097.31
PHY-3002 : Step(13): len = 196737, overlap = 1143.34
PHY-3002 : Step(14): len = 187013, overlap = 1175.22
PHY-3002 : Step(15): len = 168079, overlap = 1199.53
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61255e-06
PHY-3002 : Step(16): len = 170722, overlap = 1164.56
PHY-3002 : Step(17): len = 202487, overlap = 1111.06
PHY-3002 : Step(18): len = 210283, overlap = 1110.22
PHY-3002 : Step(19): len = 214450, overlap = 1101.44
PHY-3002 : Step(20): len = 212269, overlap = 1054.44
PHY-3002 : Step(21): len = 213647, overlap = 1049.94
PHY-3002 : Step(22): len = 211591, overlap = 1054
PHY-3002 : Step(23): len = 210615, overlap = 1018.34
PHY-3002 : Step(24): len = 209517, overlap = 1039.53
PHY-3002 : Step(25): len = 210138, overlap = 1047.25
PHY-3002 : Step(26): len = 208553, overlap = 1035
PHY-3002 : Step(27): len = 207838, overlap = 1014.94
PHY-3002 : Step(28): len = 207304, overlap = 994.469
PHY-3002 : Step(29): len = 208297, overlap = 962.438
PHY-3002 : Step(30): len = 209680, overlap = 956.344
PHY-3002 : Step(31): len = 210988, overlap = 981.562
PHY-3002 : Step(32): len = 208955, overlap = 989.719
PHY-3002 : Step(33): len = 207902, overlap = 1015.84
PHY-3002 : Step(34): len = 206831, overlap = 1018.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.22509e-06
PHY-3002 : Step(35): len = 223608, overlap = 963.688
PHY-3002 : Step(36): len = 243613, overlap = 908.969
PHY-3002 : Step(37): len = 252495, overlap = 879.562
PHY-3002 : Step(38): len = 256723, overlap = 878.5
PHY-3002 : Step(39): len = 256264, overlap = 866.375
PHY-3002 : Step(40): len = 255148, overlap = 856.625
PHY-3002 : Step(41): len = 253997, overlap = 867.844
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.45019e-06
PHY-3002 : Step(42): len = 275516, overlap = 848.156
PHY-3002 : Step(43): len = 293140, overlap = 829.75
PHY-3002 : Step(44): len = 300224, overlap = 851.75
PHY-3002 : Step(45): len = 303487, overlap = 855.406
PHY-3002 : Step(46): len = 301611, overlap = 836.656
PHY-3002 : Step(47): len = 300408, overlap = 829.156
PHY-3002 : Step(48): len = 299320, overlap = 837.312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.29004e-05
PHY-3002 : Step(49): len = 324535, overlap = 777.594
PHY-3002 : Step(50): len = 345209, overlap = 703.375
PHY-3002 : Step(51): len = 357726, overlap = 673.656
PHY-3002 : Step(52): len = 362523, overlap = 636.906
PHY-3002 : Step(53): len = 361773, overlap = 637.719
PHY-3002 : Step(54): len = 362149, overlap = 619.031
PHY-3002 : Step(55): len = 361806, overlap = 631.906
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.58008e-05
PHY-3002 : Step(56): len = 388699, overlap = 576.344
PHY-3002 : Step(57): len = 413660, overlap = 527.25
PHY-3002 : Step(58): len = 423488, overlap = 497.094
PHY-3002 : Step(59): len = 425524, overlap = 507.656
PHY-3002 : Step(60): len = 423107, overlap = 495.906
PHY-3002 : Step(61): len = 422305, overlap = 478.562
PHY-3002 : Step(62): len = 419291, overlap = 477.562
PHY-3002 : Step(63): len = 418171, overlap = 474.5
PHY-3002 : Step(64): len = 417628, overlap = 474.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.16015e-05
PHY-3002 : Step(65): len = 444080, overlap = 435.312
PHY-3002 : Step(66): len = 465604, overlap = 417.438
PHY-3002 : Step(67): len = 476435, overlap = 394
PHY-3002 : Step(68): len = 481668, overlap = 384.594
PHY-3002 : Step(69): len = 484387, overlap = 398.906
PHY-3002 : Step(70): len = 486134, overlap = 382.875
PHY-3002 : Step(71): len = 482263, overlap = 404.406
PHY-3002 : Step(72): len = 480399, overlap = 389.75
PHY-3002 : Step(73): len = 479557, overlap = 398.438
PHY-3002 : Step(74): len = 478359, overlap = 401.906
PHY-3002 : Step(75): len = 476000, overlap = 413.406
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000103203
PHY-3002 : Step(76): len = 495777, overlap = 391.812
PHY-3002 : Step(77): len = 510019, overlap = 344.156
PHY-3002 : Step(78): len = 518985, overlap = 333.938
PHY-3002 : Step(79): len = 522955, overlap = 323.688
PHY-3002 : Step(80): len = 527069, overlap = 308.938
PHY-3002 : Step(81): len = 529336, overlap = 309.094
PHY-3002 : Step(82): len = 526919, overlap = 291.781
PHY-3002 : Step(83): len = 526721, overlap = 291
PHY-3002 : Step(84): len = 527631, overlap = 284.375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000206406
PHY-3002 : Step(85): len = 543424, overlap = 276.031
PHY-3002 : Step(86): len = 558997, overlap = 251.844
PHY-3002 : Step(87): len = 564045, overlap = 235.906
PHY-3002 : Step(88): len = 567807, overlap = 233.938
PHY-3002 : Step(89): len = 571879, overlap = 232.25
PHY-3002 : Step(90): len = 574000, overlap = 234.125
PHY-3002 : Step(91): len = 572102, overlap = 221
PHY-3002 : Step(92): len = 571290, overlap = 213.219
PHY-3002 : Step(93): len = 572034, overlap = 224.938
PHY-3002 : Step(94): len = 572483, overlap = 222.938
PHY-3002 : Step(95): len = 571886, overlap = 220.031
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000391058
PHY-3002 : Step(96): len = 581209, overlap = 206
PHY-3002 : Step(97): len = 589992, overlap = 200.75
PHY-3002 : Step(98): len = 594058, overlap = 188.312
PHY-3002 : Step(99): len = 597431, overlap = 183.875
PHY-3002 : Step(100): len = 600993, overlap = 182.906
PHY-3002 : Step(101): len = 603336, overlap = 176.281
PHY-3002 : Step(102): len = 602913, overlap = 171.406
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000703736
PHY-3002 : Step(103): len = 608605, overlap = 177.531
PHY-3002 : Step(104): len = 615328, overlap = 180.75
PHY-3002 : Step(105): len = 619717, overlap = 171.094
PHY-3002 : Step(106): len = 622581, overlap = 179.625
PHY-3002 : Step(107): len = 625468, overlap = 172.688
PHY-3002 : Step(108): len = 627545, overlap = 168.438
PHY-3002 : Step(109): len = 627409, overlap = 177.469
PHY-3002 : Step(110): len = 627523, overlap = 172.438
PHY-3002 : Step(111): len = 628407, overlap = 163.969
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00131849
PHY-3002 : Step(112): len = 632145, overlap = 163.25
PHY-3002 : Step(113): len = 636699, overlap = 157.656
PHY-3002 : Step(114): len = 639721, overlap = 151.75
PHY-3002 : Step(115): len = 641463, overlap = 149.625
PHY-3002 : Step(116): len = 642300, overlap = 150.906
PHY-3002 : Step(117): len = 642603, overlap = 161.031
PHY-3002 : Step(118): len = 642623, overlap = 164.375
PHY-3002 : Step(119): len = 643766, overlap = 164.875
PHY-3002 : Step(120): len = 645173, overlap = 162.25
PHY-3002 : Step(121): len = 646225, overlap = 162.094
PHY-3002 : Step(122): len = 646474, overlap = 163.438
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00221375
PHY-3002 : Step(123): len = 648183, overlap = 161.969
PHY-3002 : Step(124): len = 649366, overlap = 158.406
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021718s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15605.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 904024, over cnt = 2037(5%), over = 11017, worst = 80
PHY-1001 : End global iterations;  0.621972s wall, 0.875000s user + 0.078125s system = 0.953125s CPU (153.2%)

PHY-1001 : Congestion index: top1 = 109.48, top5 = 80.00, top10 = 67.76, top15 = 60.14.
PHY-3001 : End congestion estimation;  0.806890s wall, 1.062500s user + 0.078125s system = 1.140625s CPU (141.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15306 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.681417s wall, 0.656250s user + 0.031250s system = 0.687500s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000230104
PHY-3002 : Step(125): len = 798591, overlap = 97.6875
PHY-3002 : Step(126): len = 796602, overlap = 77.6875
PHY-3002 : Step(127): len = 787324, overlap = 69.3438
PHY-3002 : Step(128): len = 782224, overlap = 63.875
PHY-3002 : Step(129): len = 779724, overlap = 59.9688
PHY-3002 : Step(130): len = 778782, overlap = 49.8125
PHY-3002 : Step(131): len = 779550, overlap = 42.5312
PHY-3002 : Step(132): len = 776860, overlap = 41.9688
PHY-3002 : Step(133): len = 773581, overlap = 40.875
PHY-3002 : Step(134): len = 771064, overlap = 40.5
PHY-3002 : Step(135): len = 766994, overlap = 36.9688
PHY-3002 : Step(136): len = 763574, overlap = 37.2188
PHY-3002 : Step(137): len = 760132, overlap = 40.75
PHY-3002 : Step(138): len = 757193, overlap = 43.8438
PHY-3002 : Step(139): len = 754355, overlap = 46.9375
PHY-3002 : Step(140): len = 749110, overlap = 56.375
PHY-3002 : Step(141): len = 745384, overlap = 60.9375
PHY-3002 : Step(142): len = 742849, overlap = 63.625
PHY-3002 : Step(143): len = 739775, overlap = 74.2188
PHY-3002 : Step(144): len = 737843, overlap = 72.0312
PHY-3002 : Step(145): len = 735217, overlap = 75.9062
PHY-3002 : Step(146): len = 732814, overlap = 71.2188
PHY-3002 : Step(147): len = 730689, overlap = 69.7812
PHY-3002 : Step(148): len = 727896, overlap = 69.8125
PHY-3002 : Step(149): len = 725501, overlap = 62.2812
PHY-3002 : Step(150): len = 725216, overlap = 56.625
PHY-3002 : Step(151): len = 723098, overlap = 57.3125
PHY-3002 : Step(152): len = 721850, overlap = 62.2812
PHY-3002 : Step(153): len = 720784, overlap = 64
PHY-3002 : Step(154): len = 719424, overlap = 65.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000460207
PHY-3002 : Step(155): len = 723361, overlap = 62.0625
PHY-3002 : Step(156): len = 726155, overlap = 61.7812
PHY-3002 : Step(157): len = 730532, overlap = 58.1562
PHY-3002 : Step(158): len = 732042, overlap = 58
PHY-3002 : Step(159): len = 733895, overlap = 57.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000866656
PHY-3002 : Step(160): len = 740032, overlap = 54.0625
PHY-3002 : Step(161): len = 743682, overlap = 51.5938
PHY-3002 : Step(162): len = 746298, overlap = 54.0625
PHY-3002 : Step(163): len = 750409, overlap = 53.6875
PHY-3002 : Step(164): len = 754489, overlap = 52.625
PHY-3002 : Step(165): len = 759327, overlap = 49.9062
PHY-3002 : Step(166): len = 760145, overlap = 51.5625
PHY-3002 : Step(167): len = 761464, overlap = 54.5938
PHY-3002 : Step(168): len = 761582, overlap = 55.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00160178
PHY-3002 : Step(169): len = 763169, overlap = 56.375
PHY-3002 : Step(170): len = 764937, overlap = 55.7812
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 45/15605.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 868264, over cnt = 2906(8%), over = 13029, worst = 58
PHY-1001 : End global iterations;  0.979030s wall, 1.640625s user + 0.062500s system = 1.703125s CPU (174.0%)

PHY-1001 : Congestion index: top1 = 94.22, top5 = 75.12, top10 = 65.50, top15 = 59.57.
PHY-3001 : End congestion estimation;  1.220047s wall, 1.875000s user + 0.062500s system = 1.937500s CPU (158.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15306 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.665444s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (98.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000220014
PHY-3002 : Step(171): len = 766283, overlap = 142.906
PHY-3002 : Step(172): len = 758599, overlap = 108.875
PHY-3002 : Step(173): len = 748101, overlap = 105.156
PHY-3002 : Step(174): len = 736755, overlap = 97.8438
PHY-3002 : Step(175): len = 722793, overlap = 99.6562
PHY-3002 : Step(176): len = 709322, overlap = 102
PHY-3002 : Step(177): len = 700168, overlap = 100.312
PHY-3002 : Step(178): len = 693407, overlap = 100.969
PHY-3002 : Step(179): len = 686445, overlap = 109.531
PHY-3002 : Step(180): len = 680069, overlap = 112.656
PHY-3002 : Step(181): len = 674874, overlap = 114.875
PHY-3002 : Step(182): len = 669945, overlap = 120.906
PHY-3002 : Step(183): len = 665308, overlap = 125.781
PHY-3002 : Step(184): len = 661547, overlap = 129.719
PHY-3002 : Step(185): len = 658929, overlap = 136.094
PHY-3002 : Step(186): len = 659475, overlap = 132.531
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000440029
PHY-3002 : Step(187): len = 670168, overlap = 113.875
PHY-3002 : Step(188): len = 677533, overlap = 108.062
PHY-3002 : Step(189): len = 683303, overlap = 96.4688
PHY-3002 : Step(190): len = 687423, overlap = 93.4062
PHY-3002 : Step(191): len = 691892, overlap = 88.0938
PHY-3002 : Step(192): len = 695057, overlap = 89.7812
PHY-3002 : Step(193): len = 695797, overlap = 90.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000880057
PHY-3002 : Step(194): len = 702463, overlap = 81.6875
PHY-3002 : Step(195): len = 706100, overlap = 78.9375
PHY-3002 : Step(196): len = 710882, overlap = 79.875
PHY-3002 : Step(197): len = 715725, overlap = 80.9688
PHY-3002 : Step(198): len = 721844, overlap = 78.25
PHY-3002 : Step(199): len = 725768, overlap = 73.125
PHY-3002 : Step(200): len = 727830, overlap = 74.2812
PHY-3002 : Step(201): len = 729434, overlap = 69
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00176011
PHY-3002 : Step(202): len = 732406, overlap = 70.6875
PHY-3002 : Step(203): len = 734016, overlap = 69.6562
PHY-3002 : Step(204): len = 737814, overlap = 67.5
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 51, tpin num: 64922, tnet num: 15306, tinst num: 13086, tnode num: 76833, tedge num: 107395.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.200584s wall, 1.125000s user + 0.078125s system = 1.203125s CPU (100.2%)

RUN-1004 : used memory is 543 MB, reserved memory is 530 MB, peak memory is 640 MB
OPT-1001 : Total overflow 360.91 peak overflow 3.62
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 336/15605.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 856296, over cnt = 3160(8%), over = 11619, worst = 39
PHY-1001 : End global iterations;  1.018720s wall, 1.562500s user + 0.062500s system = 1.625000s CPU (159.5%)

PHY-1001 : Congestion index: top1 = 82.39, top5 = 68.01, top10 = 61.04, top15 = 56.37.
PHY-1001 : End incremental global routing;  1.236267s wall, 1.781250s user + 0.062500s system = 1.843750s CPU (149.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15306 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.699811s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (100.5%)

OPT-1001 : 24 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 81 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 12968 has valid locations, 175 needs to be replaced
PHY-3001 : design contains 13237 instances, 8456 luts, 3565 seqs, 1079 slices, 190 macros(1079 instances: 709 mslices 370 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 752743
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13408/15756.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 865336, over cnt = 3167(8%), over = 11615, worst = 39
PHY-1001 : End global iterations;  0.208608s wall, 0.281250s user + 0.046875s system = 0.328125s CPU (157.3%)

PHY-1001 : Congestion index: top1 = 82.89, top5 = 68.51, top10 = 61.47, top15 = 56.78.
PHY-3001 : End congestion estimation;  0.468626s wall, 0.531250s user + 0.062500s system = 0.593750s CPU (126.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 51, tpin num: 65483, tnet num: 15457, tinst num: 13237, tnode num: 77759, tedge num: 108215.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.289737s wall, 1.234375s user + 0.062500s system = 1.296875s CPU (100.6%)

RUN-1004 : used memory is 589 MB, reserved memory is 589 MB, peak memory is 649 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15457 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.010586s wall, 1.906250s user + 0.109375s system = 2.015625s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(205): len = 752028, overlap = 0.125
PHY-3002 : Step(206): len = 751673, overlap = 0.125
PHY-3002 : Step(207): len = 751422, overlap = 0.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13510/15756.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 864352, over cnt = 3175(9%), over = 11640, worst = 39
PHY-1001 : End global iterations;  0.163878s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.9%)

PHY-1001 : Congestion index: top1 = 82.65, top5 = 68.42, top10 = 61.40, top15 = 56.77.
PHY-3001 : End congestion estimation;  0.437452s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (103.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15457 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.771265s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000737291
PHY-3002 : Step(208): len = 751252, overlap = 68.125
PHY-3002 : Step(209): len = 751390, overlap = 68.1875
PHY-3001 : Final: Len = 751390, Over = 68.1875
PHY-3001 : End incremental placement;  4.127212s wall, 4.156250s user + 0.406250s system = 4.562500s CPU (110.5%)

OPT-1001 : Total overflow 362.59 peak overflow 3.62
OPT-1001 : End high-fanout net optimization;  6.441882s wall, 7.000000s user + 0.484375s system = 7.484375s CPU (116.2%)

OPT-1001 : Current memory(MB): used = 648, reserve = 638, peak = 662.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13495/15756.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 865848, over cnt = 3134(8%), over = 11151, worst = 39
PHY-1002 : len = 921656, over cnt = 2167(6%), over = 5640, worst = 30
PHY-1002 : len = 965600, over cnt = 778(2%), over = 1607, worst = 19
PHY-1002 : len = 987320, over cnt = 139(0%), over = 311, worst = 13
PHY-1002 : len = 990928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.993091s wall, 2.546875s user + 0.093750s system = 2.640625s CPU (132.5%)

PHY-1001 : Congestion index: top1 = 69.03, top5 = 60.05, top10 = 55.33, top15 = 52.42.
OPT-1001 : End congestion update;  2.261485s wall, 2.812500s user + 0.093750s system = 2.906250s CPU (128.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15457 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.635159s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (100.9%)

OPT-0007 : Start: WNS -28827 TNS -331213 NUM_FEPS 19
OPT-6001 CRITICAL-WARNING: Abort timing optimization due to too bad WNS.
OPT-1001 : Current memory(MB): used = 647, reserve = 637, peak = 662.
OPT-1001 : End physical optimization;  10.808985s wall, 11.781250s user + 0.718750s system = 12.500000s CPU (115.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8456 LUT to BLE ...
SYN-4008 : Packed 8456 LUT and 1415 SEQ to BLE.
SYN-4003 : Packing 2150 remaining SEQ's ...
SYN-4005 : Packed 1865 SEQ with LUT/SLICE
SYN-4006 : 5225 single LUT's are left
SYN-4006 : 285 single SEQ's are left
SYN-4011 : Packing model "SDR_Pad" (AL_USER_NORMAL) with 8741/9967 primitive instances ...
PHY-3001 : End packing;  0.948671s wall, 0.875000s user + 0.062500s system = 0.937500s CPU (98.8%)

PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 6157 instances
RUN-1001 : 3009 mslices, 3009 lslices, 81 pads, 14 brams, 29 dsps
RUN-1001 : There are total 14603 nets
RUN-1001 : 7484 nets have 2 pins
RUN-1001 : 5213 nets have [3 - 5] pins
RUN-1001 : 1084 nets have [6 - 10] pins
RUN-1001 : 371 nets have [11 - 20] pins
RUN-1001 : 445 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 6155 instances, 6018 slices, 190 macros(1079 instances: 709 mslices 370 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : After packing: Len = 771172, Over = 203.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8518/14603.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 969288, over cnt = 2039(5%), over = 3159, worst = 8
PHY-1002 : len = 975304, over cnt = 1346(3%), over = 1841, worst = 7
PHY-1002 : len = 989680, over cnt = 458(1%), over = 599, worst = 4
PHY-1002 : len = 997880, over cnt = 171(0%), over = 204, worst = 4
PHY-1002 : len = 1.00218e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End global iterations;  1.617388s wall, 2.015625s user + 0.156250s system = 2.171875s CPU (134.3%)

PHY-1001 : Congestion index: top1 = 68.84, top5 = 60.45, top10 = 56.30, top15 = 53.37.
PHY-3001 : End congestion estimation;  1.966805s wall, 2.375000s user + 0.156250s system = 2.531250s CPU (128.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 51, tpin num: 63814, tnet num: 14304, tinst num: 6155, tnode num: 73715, tedge num: 109444.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.366706s wall, 1.312500s user + 0.046875s system = 1.359375s CPU (99.5%)

RUN-1004 : used memory is 599 MB, reserved memory is 593 MB, peak memory is 662 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14304 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.085739s wall, 2.000000s user + 0.078125s system = 2.078125s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.92726e-05
PHY-3002 : Step(210): len = 751714, overlap = 211.25
PHY-3002 : Step(211): len = 739478, overlap = 228
PHY-3002 : Step(212): len = 731538, overlap = 237
PHY-3002 : Step(213): len = 723819, overlap = 240
PHY-3002 : Step(214): len = 719476, overlap = 245.75
PHY-3002 : Step(215): len = 715584, overlap = 245
PHY-3002 : Step(216): len = 711846, overlap = 253.25
PHY-3002 : Step(217): len = 708310, overlap = 253.25
PHY-3002 : Step(218): len = 705329, overlap = 257.5
PHY-3002 : Step(219): len = 702206, overlap = 248.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000138545
PHY-3002 : Step(220): len = 715324, overlap = 230.25
PHY-3002 : Step(221): len = 726884, overlap = 216.25
PHY-3002 : Step(222): len = 739074, overlap = 206
PHY-3002 : Step(223): len = 740797, overlap = 196.75
PHY-3002 : Step(224): len = 741224, overlap = 190.75
PHY-3002 : Step(225): len = 740990, overlap = 192.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000267386
PHY-3002 : Step(226): len = 752642, overlap = 170.25
PHY-3002 : Step(227): len = 761857, overlap = 161.75
PHY-3002 : Step(228): len = 773005, overlap = 142.5
PHY-3002 : Step(229): len = 774353, overlap = 145.75
PHY-3002 : Step(230): len = 774246, overlap = 151.75
PHY-3002 : Step(231): len = 775157, overlap = 149
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000500673
PHY-3002 : Step(232): len = 784465, overlap = 140
PHY-3002 : Step(233): len = 792315, overlap = 132.75
PHY-3002 : Step(234): len = 800157, overlap = 126.75
PHY-3002 : Step(235): len = 805272, overlap = 119.25
PHY-3002 : Step(236): len = 807344, overlap = 120.75
PHY-3002 : Step(237): len = 809213, overlap = 122.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.258745s wall, 0.953125s user + 2.484375s system = 3.437500s CPU (273.1%)

PHY-3001 : Trial Legalized: Len = 855486
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 303/14603.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.00772e+06, over cnt = 2962(8%), over = 5228, worst = 8
PHY-1002 : len = 1.03031e+06, over cnt = 1836(5%), over = 2711, worst = 8
PHY-1002 : len = 1.04673e+06, over cnt = 1086(3%), over = 1525, worst = 7
PHY-1002 : len = 1.05527e+06, over cnt = 696(1%), over = 974, worst = 6
PHY-1002 : len = 1.07535e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.320448s wall, 3.562500s user + 0.156250s system = 3.718750s CPU (160.3%)

PHY-1001 : Congestion index: top1 = 66.57, top5 = 59.09, top10 = 55.54, top15 = 52.99.
PHY-3001 : End congestion estimation;  2.699841s wall, 3.953125s user + 0.156250s system = 4.109375s CPU (152.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14304 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.746341s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (98.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000213941
PHY-3002 : Step(238): len = 825368, overlap = 41.75
PHY-3002 : Step(239): len = 813595, overlap = 60.25
PHY-3002 : Step(240): len = 800920, overlap = 80.5
PHY-3002 : Step(241): len = 792240, overlap = 102.25
PHY-3002 : Step(242): len = 788704, overlap = 109.5
PHY-3002 : Step(243): len = 785920, overlap = 117.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000427881
PHY-3002 : Step(244): len = 795432, overlap = 110.25
PHY-3002 : Step(245): len = 801283, overlap = 104.5
PHY-3002 : Step(246): len = 807812, overlap = 100.5
PHY-3002 : Step(247): len = 809410, overlap = 101.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000855762
PHY-3002 : Step(248): len = 816780, overlap = 97.75
PHY-3002 : Step(249): len = 822084, overlap = 92.25
PHY-3002 : Step(250): len = 829314, overlap = 86.5
PHY-3002 : Step(251): len = 832892, overlap = 86
PHY-3002 : Step(252): len = 834604, overlap = 81.5
PHY-3002 : Step(253): len = 837307, overlap = 78.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021739s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.9%)

PHY-3001 : Legalized: Len = 850511, Over = 0
PHY-3001 : Spreading special nets. 35 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.053496s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (87.6%)

PHY-3001 : 50 instances has been re-located, deltaX = 4, deltaY = 34, maxDist = 1.
PHY-3001 : Final: Len = 851269, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 51, tpin num: 63814, tnet num: 14304, tinst num: 6155, tnode num: 73715, tedge num: 109444.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.793122s wall, 1.656250s user + 0.125000s system = 1.781250s CPU (99.3%)

RUN-1004 : used memory is 601 MB, reserved memory is 593 MB, peak memory is 687 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3396/14603.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.01831e+06, over cnt = 2694(7%), over = 4489, worst = 7
PHY-1002 : len = 1.03566e+06, over cnt = 1555(4%), over = 2222, worst = 6
PHY-1002 : len = 1.05267e+06, over cnt = 646(1%), over = 860, worst = 5
PHY-1002 : len = 1.06375e+06, over cnt = 139(0%), over = 202, worst = 5
PHY-1002 : len = 1.06594e+06, over cnt = 9(0%), over = 15, worst = 4
PHY-1001 : End global iterations;  2.138988s wall, 3.109375s user + 0.125000s system = 3.234375s CPU (151.2%)

PHY-1001 : Congestion index: top1 = 64.50, top5 = 57.70, top10 = 54.11, top15 = 51.70.
PHY-1001 : End incremental global routing;  2.468129s wall, 3.437500s user + 0.125000s system = 3.562500s CPU (144.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14304 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.709311s wall, 0.656250s user + 0.046875s system = 0.703125s CPU (99.1%)

OPT-1001 : 4 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 81 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6057 has valid locations, 21 needs to be replaced
PHY-3001 : design contains 6172 instances, 6035 slices, 190 macros(1079 instances: 709 mslices 370 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 854088
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13334/14624.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.06922e+06, over cnt = 116(0%), over = 132, worst = 4
PHY-1002 : len = 1.0691e+06, over cnt = 77(0%), over = 79, worst = 2
PHY-1002 : len = 1.0695e+06, over cnt = 26(0%), over = 27, worst = 2
PHY-1002 : len = 1.06988e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 1.06993e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.820060s wall, 0.828125s user + 0.062500s system = 0.890625s CPU (108.6%)

PHY-1001 : Congestion index: top1 = 64.85, top5 = 57.91, top10 = 54.26, top15 = 51.84.
PHY-3001 : End congestion estimation;  1.172497s wall, 1.171875s user + 0.062500s system = 1.234375s CPU (105.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 51, tpin num: 63992, tnet num: 14325, tinst num: 6172, tnode num: 73938, tedge num: 109712.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.579907s wall, 1.484375s user + 0.093750s system = 1.578125s CPU (99.9%)

RUN-1004 : used memory is 634 MB, reserved memory is 631 MB, peak memory is 696 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14325 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.295765s wall, 2.171875s user + 0.109375s system = 2.281250s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(254): len = 853341, overlap = 1
PHY-3002 : Step(255): len = 853217, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13333/14624.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.0683e+06, over cnt = 69(0%), over = 90, worst = 6
PHY-1002 : len = 1.06834e+06, over cnt = 46(0%), over = 49, worst = 2
PHY-1002 : len = 1.06878e+06, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 1.06881e+06, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 1.06917e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.790291s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (106.8%)

PHY-1001 : Congestion index: top1 = 64.14, top5 = 57.67, top10 = 54.12, top15 = 51.76.
PHY-3001 : End congestion estimation;  1.123730s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (104.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14325 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.901912s wall, 0.859375s user + 0.046875s system = 0.906250s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000208209
PHY-3002 : Step(256): len = 853164, overlap = 1.75
PHY-3002 : Step(257): len = 853062, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005363s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 853214, Over = 0
PHY-3001 : End spreading;  0.048217s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.2%)

PHY-3001 : Final: Len = 853214, Over = 0
PHY-3001 : End incremental placement;  5.919791s wall, 6.015625s user + 0.375000s system = 6.390625s CPU (108.0%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  9.500509s wall, 10.515625s user + 0.546875s system = 11.062500s CPU (116.4%)

OPT-1001 : Current memory(MB): used = 702, reserve = 701, peak = 705.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13330/14624.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.06834e+06, over cnt = 62(0%), over = 77, worst = 4
PHY-1002 : len = 1.0683e+06, over cnt = 33(0%), over = 34, worst = 2
PHY-1002 : len = 1.06854e+06, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 1.0686e+06, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 1.06894e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.766815s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (99.8%)

PHY-1001 : Congestion index: top1 = 64.03, top5 = 57.58, top10 = 54.08, top15 = 51.71.
OPT-1001 : End congestion update;  1.117118s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (99.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14325 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.609590s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (100.0%)

OPT-0007 : Start: WNS -26893 TNS -309489 NUM_FEPS 19
OPT-1001 : End path based optimization;  1.728650s wall, 1.718750s user + 0.015625s system = 1.734375s CPU (100.3%)

OPT-1001 : Current memory(MB): used = 702, reserve = 701, peak = 705.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14325 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.646031s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (99.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13351/14624.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.06894e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.126886s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (98.5%)

PHY-1001 : Congestion index: top1 = 64.03, top5 = 57.58, top10 = 54.08, top15 = 51.71.
PHY-1001 : End incremental global routing;  0.426307s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (99.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14325 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.725266s wall, 0.687500s user + 0.046875s system = 0.734375s CPU (101.3%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13351/14624.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.06894e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.128236s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.5%)

PHY-1001 : Congestion index: top1 = 64.03, top5 = 57.58, top10 = 54.08, top15 = 51.71.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14325 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.583921s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (99.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -26893 TNS -309489 NUM_FEPS 19
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 63.620690
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -26893ps with too many logic level 62 
RUN-1001 :       #2 path slack -26893ps with too many logic level 62 
RUN-1001 :       #3 path slack -26878ps with too many logic level 62 
RUN-1001 :       #4 path slack -26878ps with too many logic level 62 
RUN-1001 :       #5 path slack -26843ps with too many logic level 62 
RUN-1001 :       #6 path slack -26828ps with too many logic level 62 
RUN-1001 :       #7 path slack -26793ps with too many logic level 62 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   0 HFN exist on timing critical paths out of 14624 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 14624 nets
OPT-1001 : End physical optimization;  16.203088s wall, 16.937500s user + 0.812500s system = 17.750000s CPU (109.5%)

RUN-1003 : finish command "place" in  50.386729s wall, 76.203125s user + 14.375000s system = 90.578125s CPU (179.8%)

RUN-1004 : used memory is 609 MB, reserved memory is 607 MB, peak memory is 705 MB
RUN-1002 : start command "export_db SDRV4_0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_place.db" in  2.254547s wall, 3.843750s user + 0.093750s system = 3.937500s CPU (174.6%)

RUN-1004 : used memory is 619 MB, reserved memory is 617 MB, peak memory is 705 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route effort high"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |    high    |      medium      |   *    
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 6174 instances
RUN-1001 : 3015 mslices, 3020 lslices, 81 pads, 14 brams, 29 dsps
RUN-1001 : There are total 14624 nets
RUN-1001 : 7486 nets have 2 pins
RUN-1001 : 5214 nets have [3 - 5] pins
RUN-1001 : 1091 nets have [6 - 10] pins
RUN-1001 : 377 nets have [11 - 20] pins
RUN-1001 : 451 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 51, tpin num: 63992, tnet num: 14325, tinst num: 6172, tnode num: 73938, tedge num: 109712.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.342275s wall, 1.296875s user + 0.046875s system = 1.343750s CPU (100.1%)

RUN-1004 : used memory is 633 MB, reserved memory is 640 MB, peak memory is 705 MB
PHY-1001 : 3015 mslices, 3020 lslices, 81 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14325 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 998584, over cnt = 2883(8%), over = 5101, worst = 8
PHY-1002 : len = 1.01846e+06, over cnt = 1877(5%), over = 2879, worst = 8
PHY-1002 : len = 1.04162e+06, over cnt = 696(1%), over = 997, worst = 5
PHY-1002 : len = 1.05658e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1.0566e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.245203s wall, 3.203125s user + 0.218750s system = 3.421875s CPU (152.4%)

PHY-1001 : Congestion index: top1 = 63.62, top5 = 57.39, top10 = 53.75, top15 = 51.32.
PHY-1001 : End global routing;  2.554697s wall, 3.515625s user + 0.234375s system = 3.750000s CPU (146.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 701, reserve = 701, peak = 705.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_10 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net ethernet/u1/gmii_rx_clk_in_syn_3 will be merged with clock ethernet/u1/gmii_rx_clk_in
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : Current memory(MB): used = 962, reserve = 962, peak = 962.
PHY-1001 : End build detailed router design. 3.873328s wall, 3.671875s user + 0.187500s system = 3.859375s CPU (99.6%)

PHY-1001 : Detail Route in high effort ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 139400, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.700792s wall, 4.515625s user + 0.109375s system = 4.625000s CPU (98.4%)

PHY-1001 : Current memory(MB): used = 997, reserve = 998, peak = 997.
PHY-1001 : End phase 1; 4.707822s wall, 4.531250s user + 0.109375s system = 4.640625s CPU (98.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 7645 net; 15.199103s wall, 14.921875s user + 0.234375s system = 15.156250s CPU (99.7%)

PHY-1022 : len = 2.07487e+06, over cnt = 524(0%), over = 525, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 1009, reserve = 1007, peak = 1009.
PHY-1001 : End initial routed; 41.726047s wall, 62.421875s user + 1.343750s system = 63.765625s CPU (152.8%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 3839/13415(28%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -44.534  |  -1915.077  |  730  
RUN-1001 :   Hold   |   0.129   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 2.596363s wall, 2.484375s user + 0.109375s system = 2.593750s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 1017, reserve = 1016, peak = 1017.
PHY-1001 : End phase 2; 44.322465s wall, 64.906250s user + 1.453125s system = 66.359375s CPU (149.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
TMR-6004 CRITICAL-WARNING: Update detail net delay: Net u_logic/Uybpw6 (13301) is not fully routed (2), use basic model instead.
PHY-1001 : Processed 1393 nets with SWNS -43.286ns STNS -1827.782ns FEP 701.
PHY-1001 : End OPT Iter 1; 0.852406s wall, 4.078125s user + 0.125000s system = 4.203125s CPU (493.1%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 1313 nets with SWNS -41.998ns STNS -1058.182ns FEP 505.
PHY-1001 : End OPT Iter 2; 3.555548s wall, 7.187500s user + 0.125000s system = 7.312500s CPU (205.7%)

PHY-1001 : ===== OPT Iter 3 =====
PHY-1001 : Processed 603 nets with SWNS -38.324ns STNS -562.914ns FEP 125.
PHY-1001 : End OPT Iter 3; 2.349616s wall, 4.671875s user + 0.140625s system = 4.812500s CPU (204.8%)

PHY-1001 : ===== OPT Iter 4 =====
PHY-1001 : Processed 50 pins with SWNS -38.098ns STNS -560.428ns FEP 125.
PHY-1001 : End OPT Iter 4; 0.308748s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (101.2%)

PHY-1022 : len = 2.13051e+06, over cnt = 4424(0%), over = 4457, worst = 2, crit = 1
PHY-1001 : End optimize timing; 7.286703s wall, 16.468750s user + 0.390625s system = 16.859375s CPU (231.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.06607e+06, over cnt = 291(0%), over = 291, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 9.794533s wall, 9.937500s user + 0.187500s system = 10.125000s CPU (103.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.06382e+06, over cnt = 28(0%), over = 28, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 2.895560s wall, 2.890625s user + 0.046875s system = 2.937500s CPU (101.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.06428e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 2.503937s wall, 2.453125s user + 0.046875s system = 2.500000s CPU (99.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.06419e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 5.026091s wall, 4.890625s user + 0.109375s system = 5.000000s CPU (99.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.06428e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 3.530998s wall, 3.453125s user + 0.062500s system = 3.515625s CPU (99.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.06426e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 3.199158s wall, 3.109375s user + 0.046875s system = 3.156250s CPU (98.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.06432e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 3.765138s wall, 3.625000s user + 0.062500s system = 3.687500s CPU (97.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.0643e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 4.441066s wall, 4.296875s user + 0.125000s system = 4.421875s CPU (99.6%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1022 : len = 2.0643e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.177695s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (96.7%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.06425e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.206130s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.5%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.06424e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.236467s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (112.3%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.06425e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.266235s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (99.8%)

PHY-1001 : ==== DR Iter 13 ====
PHY-1022 : len = 2.06427e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.435541s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (96.9%)

PHY-1001 : ===== DR Iter 14 =====
PHY-1022 : len = 2.06429e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 0.195441s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (72.0%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 2.06427e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.213795s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (109.6%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 2.06429e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.181743s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.2%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 2.06434e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 0.212313s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (95.7%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 2.06429e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 0.307123s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (111.9%)

PHY-1001 : ==== DR Iter 19 ====
PHY-1022 : len = 2.06432e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.452239s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (100.2%)

PHY-1001 : ===== DR Iter 20 =====
PHY-1022 : len = 2.06432e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 20; 0.148146s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.9%)

PHY-1001 : ==== DR Iter 21 ====
PHY-1022 : len = 2.06435e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 21; 0.196823s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (95.3%)

PHY-1001 : ==== DR Iter 22 ====
PHY-1022 : len = 2.06433e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 22; 0.169800s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (119.6%)

PHY-1001 : ==== DR Iter 23 ====
PHY-1022 : len = 2.06434e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 23; 0.194693s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (104.3%)

PHY-1001 : ==== DR Iter 24 ====
PHY-1022 : len = 2.06435e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 24; 0.304335s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (97.5%)

PHY-1001 : ==== DR Iter 25 ====
PHY-1022 : len = 2.06437e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 25; 0.343578s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (100.1%)

PHY-1001 : ==== DR Iter 26 ====
PHY-1022 : len = 2.06442e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 26; 0.144509s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (97.3%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 1688/13415(12%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -39.172  |  -612.879  |  168  
RUN-1001 :   Hold   |   0.129   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.621441s wall, 2.578125s user + 0.046875s system = 2.625000s CPU (100.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 1131 feed throughs used by 760 nets
PHY-1001 : End commit to database; 2.079255s wall, 1.984375s user + 0.078125s system = 2.062500s CPU (99.2%)

PHY-1001 : Current memory(MB): used = 1113, reserve = 1115, peak = 1113.
PHY-1001 : End phase 3; 51.801036s wall, 60.156250s user + 1.421875s system = 61.578125s CPU (118.9%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 53 pins with SWNS -38.091ns STNS -600.988ns FEP 168.
PHY-1001 : End OPT Iter 1; 0.350948s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (102.4%)

PHY-1022 : len = 2.06441e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.555302s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (101.3%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-38.091ns, -600.988ns, 168}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.06424e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.167398s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (93.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.06416e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.152991s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (91.9%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 1688/13415(12%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -38.280  |  -603.067  |  168  
RUN-1001 :   Hold   |   0.129   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.586040s wall, 2.515625s user + 0.078125s system = 2.593750s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 1131 feed throughs used by 760 nets
PHY-1001 : End commit to database; 2.049510s wall, 1.984375s user + 0.062500s system = 2.046875s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 1121, reserve = 1124, peak = 1121.
PHY-1001 : End phase 4; 5.559237s wall, 5.406250s user + 0.156250s system = 5.562500s CPU (100.1%)

PHY-1003 : Routed, final wirelength = 2.06416e+06
PHY-1001 : Current memory(MB): used = 1125, reserve = 1128, peak = 1125.
PHY-1001 : End export database. 0.060318s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (103.6%)

PHY-1001 : End detail routing;  110.707203s wall, 139.078125s user + 3.359375s system = 142.437500s CPU (128.7%)

RUN-1003 : finish command "route" in  115.485917s wall, 144.734375s user + 3.687500s system = 148.421875s CPU (128.5%)

RUN-1004 : used memory is 995 MB, reserved memory is 994 MB, peak memory is 1125 MB
RUN-1002 : start command "report_area -io_info -file SDRV4_0_phy.area"
RUN-1001 : standard
***Report Model: SDR_Pad Device: EG4S20BG256***

IO Statistics
#IO                        81
  #input                   19
  #output                  59
  #inout                    3

Utilization Statistics
#lut                    11462   out of  19600   58.48%
#reg                     3776   out of  19600   19.27%
#le                     11747
  #lut only              7971   out of  11747   67.86%
  #reg only               285   out of  11747    2.43%
  #lut&reg               3491   out of  11747   29.72%
#dsp                       29   out of     29  100.00%
#bram                       6   out of     64    9.38%
  #bram9k                   4
  #fifo9k                   2
#bram32k                    8   out of     16   50.00%
#adc                        1   out of      1  100.00%
#pad                       81   out of    186   43.55%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      13   out of     16   81.25%

Clock Resource Statistics
Index     ClockNet                                   Type               DriverType         Driver                                                    Fanout
#1        u_logic/SCLK                               GCLK               pll                PLL/pll_inst.clkc3                                        2254
#2        differentiator/filter/CLK                  GCLK               lslice             differentiator/filter_clk_r_reg_syn_10.q0                 289
#3        SWCLK_dup_1                                GCLK               io                 SWCLK_syn_2.di                                            77
#4        rgmii_rxc_dup_1                            GCLK               io                 rgmii_rxc_syn_2.di                                        64
#5        differentiator/clk                         GCLK               pll                PLL/pll_inst.clkc1                                        16
#6        APB_Keyboard/KeyToCol/rowcnt[1]            GCLK               lslice             APB_Keyboard/KeyToCol/reg7_syn_14.q0                      15
#7        ethernet/u1/gmii_rx_clk_in                 GCLK               mslice             ethernet/u1/gmii_rx_clk_in_syn_7.f0                       8
#8        APB_Keyboard/KeyToCol/sa_clk               GCLK               lslice             APBTube/ClkDiv/reg0_syn_67.q0                             6
#9        u_spi_master/u_spictrl/u_clkgen/spi_clk    GCLK               mslice             u_spi_master/u_spictrl/u_clkgen/spi_clk_reg_syn_358.q1    4
#10       i2c/DUT_FIFO_TX/w_counter_n                GCLK               mslice             i2c/DUT_FIFO_TX/reg0_syn_61.f1                            3
#11       APBTube/ClkDiv/div_clk                     GCLK               lslice             APBTube/ClkDiv/div_clk_reg_syn_9.q1                       1
#12       clk_in_dup_1                               GeneralRouting     io                 clk_in_syn_2.di                                           1
#13       PLL/clk0_buf                               GCLK               pll                PLL/pll_inst.clkc0                                        0
#14       QN8027_clk_dup_1                           GCLK               pll                PLL/pll_inst.clkc2                                        0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     BGM_sw         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD           INPUT        F13        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
     clk_in         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     mic_in         INPUT        P11        LVCMOS33          N/A          PULLUP      NONE    
   out_switch       INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
   pwm_start        INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   rgmii_rxc        INPUT         K6        LVCMOS33          N/A          PULLUP      NONE    
       A           OUTPUT         A4        LVCMOS33           8            NONE       NONE    
    Audio_Lo       OUTPUT         P8        LVCMOS33           8            NONE       NONE    
       B           OUTPUT         A6        LVCMOS33           8            NONE       NONE    
       C           OUTPUT         B8        LVCMOS33           8            NONE       NONE    
       D           OUTPUT         E8        LVCMOS33           8            NONE       NONE    
     DIG[3]        OUTPUT         A3        LVCMOS33           8            NONE       NONE    
     DIG[2]        OUTPUT         A5        LVCMOS33           8            NONE       NONE    
     DIG[1]        OUTPUT         B6        LVCMOS33           8            NONE       NONE    
     DIG[0]        OUTPUT         C9        LVCMOS33           8            NONE       NONE    
       DP          OUTPUT         C8        LVCMOS33           8            NONE       NONE    
       E           OUTPUT         A7        LVCMOS33           8            NONE       NONE    
       F           OUTPUT         B5        LVCMOS33           8            NONE       NONE    
       G           OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   LCD_BL_CTR      OUTPUT         F5        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT         C7        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT         E3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT         C3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT         B1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT         A2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT         B2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT         F6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT         B3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT         D5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT         C4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT         E6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT         C5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT         C6        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT         E7        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT         D8        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT         D6        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT         F7        LVCMOS33           8            NONE       NONE    
   MSI001_clk      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
    PWM_out        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
   QN8027_clk      OUTPUT        T15        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT         M9        LVCMOS33           8            NONE       NONE    
    SPI_CS_0       OUTPUT         P9        LVCMOS33           8            NONE       NONE    
   SPI_SDO_0       OUTPUT         N9        LVCMOS33           8            NONE       NONE    
      TXD          OUTPUT        F15        LVCMOS33           8            NONE       NONE    
  afull_flag1      OUTPUT        E13        LVCMOS33           8            NONE       NONE    
  afull_flag2      OUTPUT        C16        LVCMOS33           8            NONE       NONE    
  empty_flag1      OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  empty_flag2      OUTPUT        B16        LVCMOS33           8            NONE       NONE    
   full_flag1      OUTPUT        B15        LVCMOS33           8            NONE       NONE    
   full_flag2      OUTPUT        C15        LVCMOS33           8            NONE       NONE    
  rgmii_td[3]      OUTPUT         G5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[2]      OUTPUT         H4        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[1]      OUTPUT         G6        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[0]      OUTPUT         H5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_tx_ctl     OUTPUT         G3        LVCMOS33           8            NONE      ODDRX1   
   rgmii_txc       OUTPUT         H3        LVCMOS33           8            NONE      ODDRX1   
     row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
  speaker_out      OUTPUT         N8        LVCMOS33           8            NONE       NONE    
      SCL           INOUT         P7        LVCMOS33           8           PULLUP      NONE    
      SDA           INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                                |Module                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                                     |SDR_Pad                         |11747  |10464   |998     |3782    |14      |29      |
|  ADC                                   |ADC                             |0      |0       |0       |0       |0       |0       |
|  AHB_FIFO_Interface                    |AHB_FIFO_Interface              |4      |4       |0       |1       |0       |0       |
|  APBTube                               |APBTube                         |92     |79      |10      |63      |0       |0       |
|    ClkDiv                              |ClkDiv                          |30     |20      |10      |10      |0       |0       |
|    DigSel                              |DigSel                          |2      |2       |0       |2       |0       |0       |
|    SSeg                                |SSeg                            |10     |10      |0       |1       |0       |0       |
|  APB_Keyboard                          |APB_Keyboard                    |119    |101     |15      |68      |0       |0       |
|    KeyToCol                            |KeyToCol                        |99     |81      |15      |53      |0       |0       |
|  Buzzer                                |Buzzer                          |620    |554     |44      |304     |0       |0       |
|    APB_BDMAC                           |APB_BDMAC                       |63     |62      |0       |52      |0       |0       |
|    AddrCnt_BGM                         |AddrCnt                         |64     |56      |8       |32      |0       |0       |
|    AddrCnt_Sound                       |AddrCnt                         |62     |54      |8       |30      |0       |0       |
|    BDMA_BGM                            |BDMA                            |40     |40      |0       |34      |0       |0       |
|    BDMA_Sound                          |BDMA                            |31     |31      |0       |29      |0       |0       |
|    BeatCnt_BGM                         |BeatCnt                         |45     |36      |8       |28      |0       |0       |
|    BeatCnt_Sound                       |BeatCnt                         |60     |47      |8       |29      |0       |0       |
|    BuzzerCtr_BGM                       |BuzzerCtr                       |11     |11      |0       |4       |0       |0       |
|    BuzzerCtr_Sound                     |BuzzerCtr                       |3      |3       |0       |3       |0       |0       |
|    TunePWM_BGM                         |TunePWM                         |108    |102     |6       |20      |0       |0       |
|    TunePWM_Sound                       |TunePWM                         |109    |103     |6       |20      |0       |0       |
|  Interface_9341                        |Interface_9341                  |9      |9       |0       |3       |0       |0       |
|  Interface_9341_FIFO                   |FIFO_synq                       |142    |136     |6       |35      |0       |0       |
|  PLL                                   |PLL                             |0      |0       |0       |0       |0       |0       |
|  PTFIFO                                |FIFO_synq                       |116    |108     |8       |12      |0       |0       |
|  Printer                               |Printer                         |317    |285     |26      |138     |0       |0       |
|    LCD_ini                             |LCD_ini                         |74     |59      |9       |23      |0       |0       |
|      Block_ROM_init_data               |Block_ROM_init_data             |32     |32      |0       |0       |0       |0       |
|      Block_ROM_init_sign               |Block_ROM_init_sign             |4      |4       |0       |0       |0       |0       |
|    Printer_ctr                         |Printer_ctr                     |64     |64      |0       |31      |0       |0       |
|  RAMCODE_Interface                     |AHBlite_Block_RAM               |86     |86      |0       |33      |0       |0       |
|  RAMDATA_Interface                     |AHBlite_Block_RAM               |51     |51      |0       |16      |0       |0       |
|  RAM_CODE                              |Block_RAM                       |5      |5       |0       |1       |8       |0       |
|  RAM_DATA                              |Block_RAM                       |3      |3       |0       |0       |4       |0       |
|  RSSI_reader                           |RSSI_reader                     |21     |17      |4       |9       |0       |0       |
|  RealTankSoCBusMtx                     |RealTankSoCBusMtx               |156    |156     |0       |91      |0       |0       |
|    u_RealTankSoCBusIn_0                |RealTankSoCBusIn                |18     |18      |0       |8       |0       |0       |
|    u_RealTankSoCBusIn_1                |RealTankSoCBusIn                |18     |18      |0       |17      |0       |0       |
|    u_RealTankSoCBusIn_2                |RealTankSoCBusIn                |19     |19      |0       |18      |0       |0       |
|    u_RealTankSoCBusIn_3                |RealTankSoCBusIn                |14     |14      |0       |14      |0       |0       |
|    u_realtanksocbusdecs0               |RealTankSoCBusDecS0             |10     |10      |0       |5       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |6      |6       |0       |2       |0       |0       |
|    u_realtanksocbusdecs1               |RealTankSoCBusDecS1             |2      |2       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |2      |2       |0       |2       |0       |0       |
|    u_realtanksocbusdecs3               |RealTankSoCBusDecS3             |2      |2       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |2      |2       |0       |2       |0       |0       |
|    u_realtanksocbusoutm0_0             |RealTankSoCBusOutM0             |42     |42      |0       |19      |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM0             |42     |42      |0       |19      |0       |0       |
|    u_realtanksocbusoutm1_1             |RealTankSoCBusOutM1             |4      |4       |0       |1       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM1             |4      |4       |0       |1       |0       |0       |
|    u_realtanksocbusoutm2_2             |RealTankSoCBusOutM2             |8      |8       |0       |3       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM2             |8      |8       |0       |3       |0       |0       |
|    u_realtanksocbusoutm3_3             |RealTankSoCBusOutM3             |19     |19      |0       |2       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM3             |17     |17      |0       |1       |0       |0       |
|  SNR_reader                            |SNR_reader                      |95     |73      |22      |10      |0       |0       |
|  Timer                                 |Timer                           |46     |25      |10      |25      |0       |0       |
|  UART                                  |cmsdk_apb_uart                  |191    |179     |12      |106     |0       |0       |
|  ahb_to_apb                            |cmsdk_ahb_to_apb                |81     |81      |0       |21      |0       |0       |
|  apb_ethernet                          |apb_ethernet                    |15     |15      |0       |4       |0       |0       |
|  differentiator                        |differentiator                  |1281   |576     |487     |473     |0       |26      |
|    filter                              |filter                          |1115   |491     |415     |450     |0       |24      |
|  ethernet                              |ethernet                        |306    |272     |34      |88      |2       |0       |
|    Ethernet_TX_Inst                    |Ethernet_TX                     |285    |251     |34      |69      |0       |0       |
|    counter_fifo                        |counter_fifo                    |2      |2       |0       |2       |0       |0       |
|    fifo1                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|    fifo2                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|    u1                                  |util_gmii_to_rgmii              |19     |19      |0       |17      |0       |0       |
|  i2c                                   |i2c                             |432    |338     |92      |92      |0       |0       |
|    DUT_APB                             |apb                             |19     |17      |0       |17      |0       |0       |
|    DUT_FIFO_TX                         |i2c_fifo                        |62     |62      |0       |17      |0       |0       |
|    DUT_I2C_INTERNAL_RX_TX              |module_i2c                      |351    |259     |92      |58      |0       |0       |
|  pwm_dac                               |pwm                             |487    |355     |132     |46      |0       |0       |
|  u_RSSI_APB                            |RSSI_APB_interface              |2      |2       |0       |2       |0       |0       |
|  u_SNR_APB                             |SNR_APB_interface               |2      |2       |0       |1       |0       |0       |
|  u_logic                               |cortexm0ds_logic                |5973   |5909    |59      |1584    |0       |3       |
|  u_spi_master                          |apb_spi_master                  |1065   |1017    |37      |536     |0       |0       |
|    u_axiregs                           |spi_master_apb_if               |106    |106     |0       |105     |0       |0       |
|    u_rxfifo                            |spi_master_fifo                 |17     |17      |0       |6       |0       |0       |
|    u_spictrl                           |spi_master_controller           |671    |634     |37      |182     |0       |0       |
|      u_clkgen                          |spi_master_clkgen               |151    |146     |5       |38      |0       |0       |
|      u_rxreg                           |spi_master_rx                   |73     |59      |14      |30      |0       |0       |
|      u_txreg                           |spi_master_tx                   |431    |413     |18      |113     |0       |0       |
|    u_txfifo                            |spi_master_fifo                 |271    |260     |0       |243     |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7408  
    #2          2       3129  
    #3          3       1349  
    #4          4       733   
    #5        5-10      1153  
    #6        11-50     733   
    #7       51-100      27   
    #8       101-500     1    
  Average     3.26            

RUN-1002 : start command "export_db SDRV4_0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_pr.db" in  2.474678s wall, 4.406250s user + 0.046875s system = 4.453125s CPU (179.9%)

RUN-1004 : used memory is 996 MB, reserved memory is 996 MB, peak memory is 1125 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 51, tpin num: 63992, tnet num: 14325, tinst num: 6172, tnode num: 73938, tedge num: 109712.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.362475s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (99.8%)

RUN-1004 : used memory is 1000 MB, reserved memory is 1000 MB, peak memory is 1125 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14325 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 Similar messages will be suppressed.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 14 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
	APBTube/ClkDiv/div_clk_syn_6
	APB_Keyboard/KeyToCol/rowcnt[1]_syn_10
	APB_Keyboard/KeyToCol/sa_clk_syn_6
	CW_clk
	QN8027_clk_dup_1
	SWCLK_syn_4
	clk_in_dup_1
	i2c/DUT_FIFO_TX/w_counter_n_syn_2
	u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SDRV4_0_phy.timing, timing summary in SDRV4_0_phy.tsm.
RUN-1002 : start command "export_bid SDRV4_0_inst.bid"
RUN-1002 : start command "bitgen -bit SDRV4_0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 6172
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 14624, pip num: 162718
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 1131
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3215 valid insts, and 442817 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100011010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file SDRV4_0.bit.
RUN-1003 : finish command "bitgen -bit SDRV4_0.bit" in  11.946487s wall, 155.781250s user + 3.265625s system = 159.046875s CPU (1331.3%)

RUN-1004 : used memory is 1201 MB, reserved memory is 1201 MB, peak memory is 1317 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220703_182301.log"
