//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21112126
// Cuda compilation tools, release 8.0, V8.0.43
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_30
.address_size 64

	// .globl	ShaderKernel_PrColorBasicCorrection3
.global .texref texture0_RECT;
.global .texref texture2_2D;
// _Z45ShaderKernel_PrColorBasicCorrection3_DelegatePvPiP6float4S2_S_i17DevicePixelFormatii5uint2$__cuda_local_var_185432_32_non_const_p_local has been demoted

.visible .entry ShaderKernel_PrColorBasicCorrection3(
	.param .u64 ShaderKernel_PrColorBasicCorrection3_param_0,
	.param .u64 ShaderKernel_PrColorBasicCorrection3_param_1,
	.param .u64 ShaderKernel_PrColorBasicCorrection3_param_2,
	.param .u64 ShaderKernel_PrColorBasicCorrection3_param_3,
	.param .u64 ShaderKernel_PrColorBasicCorrection3_param_4,
	.param .u32 ShaderKernel_PrColorBasicCorrection3_param_5,
	.param .u32 ShaderKernel_PrColorBasicCorrection3_param_6,
	.param .u32 ShaderKernel_PrColorBasicCorrection3_param_7,
	.param .u32 ShaderKernel_PrColorBasicCorrection3_param_8
)
{
	.reg .pred 	%p<50>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<313>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<29>;
	// demoted variable
	.shared .align 16 .b8 _Z45ShaderKernel_PrColorBasicCorrection3_DelegatePvPiP6float4S2_S_i17DevicePixelFormatii5uint2$__cuda_local_var_185432_32_non_const_p_local[160];

	ld.param.u64 	%rd4, [ShaderKernel_PrColorBasicCorrection3_param_1];
	ld.param.u64 	%rd5, [ShaderKernel_PrColorBasicCorrection3_param_2];
	ld.param.u64 	%rd6, [ShaderKernel_PrColorBasicCorrection3_param_3];
	ld.param.u32 	%r8, [ShaderKernel_PrColorBasicCorrection3_param_5];
	ld.param.u32 	%r9, [ShaderKernel_PrColorBasicCorrection3_param_6];
	ld.param.u32 	%r10, [ShaderKernel_PrColorBasicCorrection3_param_7];
	ld.param.u32 	%r11, [ShaderKernel_PrColorBasicCorrection3_param_8];
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %ctaid.x;
	mov.u32 	%r1, %tid.x;
	mad.lo.s32 	%r2, %r12, %r13, %r1;
	mov.u32 	%r14, %ntid.y;
	mov.u32 	%r15, %ctaid.y;
	mov.u32 	%r16, %tid.y;
	mad.lo.s32 	%r3, %r14, %r15, %r16;
	setp.lt.s32	%p1, %r2, %r10;
	setp.lt.s32	%p2, %r3, %r11;
	and.pred  	%p3, %p1, %p2;
	@!%p3 bra 	BB0_41;
	bra.uni 	BB0_1;

BB0_1:
	setp.gt.u32	%p4, %r1, 9;
	@%p4 bra 	BB0_3;

	cvta.to.global.u64 	%rd7, %rd6;
	mul.wide.u32 	%rd8, %r1, 16;
	mov.u64 	%rd9, _Z45ShaderKernel_PrColorBasicCorrection3_DelegatePvPiP6float4S2_S_i17DevicePixelFormatii5uint2$__cuda_local_var_185432_32_non_const_p_local;
	add.s64 	%rd10, %rd9, %rd8;
	add.s64 	%rd11, %rd7, %rd8;
	ld.global.v4.f32 	{%f90, %f91, %f92, %f93}, [%rd11];
	st.shared.v4.f32 	[%rd10], {%f90, %f91, %f92, %f93};

BB0_3:
	cvta.to.global.u64 	%rd1, %rd4;
	cvt.rn.f32.u32	%f98, %r2;
	add.ftz.f32 	%f1, %f98, 0f3F000000;
	cvt.rn.f32.u32	%f99, %r3;
	add.ftz.f32 	%f2, %f99, 0f3F000000;
	bar.sync 	0;
	tex.2d.v4.f32.f32	{%f3, %f4, %f5, %f6}, [texture0_RECT, {%f1, %f2}];
	mov.f32 	%f312, %f3;
	mov.f32 	%f311, %f4;
	mov.f32 	%f310, %f5;
	ld.global.u32 	%r17, [%rd1+28];
	setp.eq.s32	%p5, %r17, 0;
	@%p5 bra 	BB0_5;

	ld.shared.f32 	%f100, [_Z45ShaderKernel_PrColorBasicCorrection3_DelegatePvPiP6float4S2_S_i17DevicePixelFormatii5uint2$__cuda_local_var_185432_32_non_const_p_local+144];
	fma.rn.ftz.f32 	%f101, %f5, %f100, 0fBF800000;
	fma.rn.ftz.f32 	%f102, %f4, %f100, 0fBF800000;
	fma.rn.ftz.f32 	%f103, %f3, %f100, 0fBF800000;
	ld.shared.f32 	%f104, [_Z45ShaderKernel_PrColorBasicCorrection3_DelegatePvPiP6float4S2_S_i17DevicePixelFormatii5uint2$__cuda_local_var_185432_32_non_const_p_local+128];
	fma.rn.ftz.f32 	%f310, %f104, %f101, 0f3F800000;
	fma.rn.ftz.f32 	%f311, %f104, %f102, 0f3F800000;
	fma.rn.ftz.f32 	%f312, %f104, %f103, 0f3F800000;

BB0_5:
	ld.global.u32 	%r18, [%rd1+8];
	setp.eq.s32	%p6, %r18, 0;
	@%p6 bra 	BB0_17;

	ld.global.u32 	%r19, [%rd1];
	setp.eq.s32	%p7, %r19, 0;
	@%p7 bra 	BB0_8;

	ld.shared.f32 	%f105, [_Z45ShaderKernel_PrColorBasicCorrection3_DelegatePvPiP6float4S2_S_i17DevicePixelFormatii5uint2$__cuda_local_var_185432_32_non_const_p_local+80];
	mul.ftz.f32 	%f310, %f310, %f105;
	mul.ftz.f32 	%f311, %f311, %f105;
	mul.ftz.f32 	%f312, %f312, %f105;
	bra.uni 	BB0_17;

BB0_8:
	ld.shared.f32 	%f19, [_Z45ShaderKernel_PrColorBasicCorrection3_DelegatePvPiP6float4S2_S_i17DevicePixelFormatii5uint2$__cuda_local_var_185432_32_non_const_p_local+112];
	setp.lt.ftz.f32	%p8, %f19, 0f3F800000;
	@%p8 bra 	BB0_16;
	bra.uni 	BB0_9;

BB0_16:
	mul.ftz.f32 	%f310, %f310, %f19;
	mul.ftz.f32 	%f311, %f311, %f19;
	mul.ftz.f32 	%f312, %f312, %f19;
	bra.uni 	BB0_17;

BB0_9:
	setp.lt.ftz.f32	%p9, %f310, 0f00000000;
	cvt.ftz.sat.f32.f32	%f107, %f310;
	sub.ftz.f32 	%f108, %f310, %f107;
	cvt.ftz.sat.f32.f32	%f109, %f311;
	sub.ftz.f32 	%f110, %f311, %f109;
	cvt.ftz.sat.f32.f32	%f111, %f312;
	sub.ftz.f32 	%f112, %f312, %f111;
	ld.shared.f32 	%f113, [_Z45ShaderKernel_PrColorBasicCorrection3_DelegatePvPiP6float4S2_S_i17DevicePixelFormatii5uint2$__cuda_local_var_185432_32_non_const_p_local+48];
	mul.ftz.f32 	%f114, %f108, %f113;
	mul.ftz.f32 	%f115, %f110, %f113;
	mul.ftz.f32 	%f116, %f113, %f112;
	selp.f32	%f20, %f108, %f114, %p9;
	setp.lt.ftz.f32	%p10, %f311, 0f00000000;
	selp.f32	%f21, %f110, %f115, %p10;
	setp.lt.ftz.f32	%p11, %f312, 0f00000000;
	selp.f32	%f22, %f112, %f116, %p11;
	mov.f32 	%f106, 0f3A000000;
	setp.le.ftz.f32	%p12, %f310, 0f00000000;
	mov.f32 	%f301, %f106;
	@%p12 bra 	BB0_11;

	lg2.approx.ftz.f32 	%f117, %f310;
	mul.ftz.f32 	%f118, %f117, 0f3ED55555;
	ex2.approx.ftz.f32 	%f119, %f118;
	fma.rn.ftz.f32 	%f23, %f119, 0f3F7FF000, 0f3A000000;
	mov.f32 	%f301, %f23;

BB0_11:
	mov.f32 	%f24, %f301;
	setp.le.ftz.f32	%p13, %f311, 0f00000000;
	mov.f32 	%f300, %f106;
	@%p13 bra 	BB0_13;

	lg2.approx.ftz.f32 	%f121, %f311;
	mul.ftz.f32 	%f122, %f121, 0f3ED55555;
	ex2.approx.ftz.f32 	%f123, %f122;
	fma.rn.ftz.f32 	%f300, %f123, 0f3F7FF000, 0f3A000000;

BB0_13:
	setp.le.ftz.f32	%p14, %f312, 0f00000000;
	mov.f32 	%f299, %f106;
	@%p14 bra 	BB0_15;

	lg2.approx.ftz.f32 	%f125, %f312;
	mul.ftz.f32 	%f126, %f125, 0f3ED55555;
	ex2.approx.ftz.f32 	%f127, %f126;
	fma.rn.ftz.f32 	%f299, %f127, 0f3F7FF000, 0f3A000000;

BB0_15:
	mov.f32 	%f128, 0f3F000000;
	tex.2d.v4.f32.f32	{%f129, %f130, %f131, %f132}, [texture2_2D, {%f24, %f128}];
	tex.2d.v4.f32.f32	{%f133, %f134, %f135, %f136}, [texture2_2D, {%f300, %f128}];
	tex.2d.v4.f32.f32	{%f137, %f138, %f139, %f140}, [texture2_2D, {%f299, %f128}];
	add.ftz.f32 	%f141, %f20, %f129;
	add.ftz.f32 	%f142, %f21, %f133;
	add.ftz.f32 	%f143, %f22, %f137;
	setp.gt.ftz.f32	%p15, %f141, %f142;
	selp.f32	%f144, %f142, %f141, %p15;
	setp.gt.ftz.f32	%p16, %f144, %f143;
	selp.f32	%f145, %f143, %f144, %p16;
	selp.f32	%f146, %f141, %f142, %p15;
	setp.gt.ftz.f32	%p17, %f146, %f143;
	selp.f32	%f147, %f146, %f143, %p17;
	setp.gt.ftz.f32	%p18, %f310, %f311;
	selp.f32	%f148, %f310, %f311, %p18;
	setp.gt.ftz.f32	%p19, %f148, %f312;
	selp.f32	%f149, %f148, %f312, %p19;
	selp.f32	%f150, %f311, %f310, %p18;
	setp.gt.ftz.f32	%p20, %f150, %f312;
	selp.f32	%f151, %f312, %f150, %p20;
	sub.ftz.f32 	%f152, %f149, %f151;
	sub.ftz.f32 	%f153, %f147, %f145;
	setp.gt.ftz.f32	%p21, %f152, 0f2EDBE6FF;
	selp.f32	%f154, %f152, 0f2EDBE6FF, %p21;
	mov.f32 	%f155, 0f3F800000;
	div.rn.ftz.f32 	%f156, %f155, %f154;
	mul.ftz.f32 	%f157, %f156, %f153;
	sub.ftz.f32 	%f158, %f310, %f151;
	sub.ftz.f32 	%f159, %f311, %f151;
	sub.ftz.f32 	%f160, %f312, %f151;
	fma.rn.ftz.f32 	%f310, %f158, %f157, %f145;
	fma.rn.ftz.f32 	%f311, %f159, %f157, %f145;
	fma.rn.ftz.f32 	%f312, %f160, %f157, %f145;

BB0_17:
	ld.global.u32 	%r35, [%rd1+24];
	ld.global.u32 	%r5, [%rd1+12];
	or.b32  	%r20, %r35, %r5;
	setp.eq.s32	%p22, %r20, 0;
	@%p22 bra 	BB0_32;

	ld.global.u32 	%r21, [%rd1];
	setp.eq.s32	%p23, %r21, 0;
	ld.shared.f32 	%f162, [_Z45ShaderKernel_PrColorBasicCorrection3_DelegatePvPiP6float4S2_S_i17DevicePixelFormatii5uint2$__cuda_local_var_185432_32_non_const_p_local+64];
	mul.ftz.f32 	%f163, %f310, %f162;
	mul.ftz.f32 	%f164, %f311, %f162;
	mul.ftz.f32 	%f165, %f312, %f162;
	selp.f32	%f310, %f310, %f163, %p23;
	selp.f32	%f311, %f311, %f164, %p23;
	selp.f32	%f312, %f312, %f165, %p23;
	setp.eq.s32	%p24, %r35, 0;
	@%p24 bra 	BB0_20;

	add.ftz.f32 	%f166, %f310, 0fBF4CCCCD;
	mul.ftz.f32 	%f167, %f166, 0f40A00000;
	cvt.ftz.sat.f32.f32	%f304, %f167;
	add.ftz.f32 	%f168, %f311, 0fBF4CCCCD;
	mul.ftz.f32 	%f169, %f168, 0f40A00000;
	cvt.ftz.sat.f32.f32	%f303, %f169;
	add.ftz.f32 	%f170, %f312, 0fBF4CCCCD;
	mul.ftz.f32 	%f171, %f170, 0f40A00000;
	cvt.ftz.sat.f32.f32	%f302, %f171;

BB0_20:
	setp.eq.s32	%p25, %r5, 0;
	@%p25 bra 	BB0_28;

	cvt.ftz.sat.f32.f32	%f47, %f310;
	cvt.ftz.sat.f32.f32	%f48, %f311;
	cvt.ftz.sat.f32.f32	%f49, %f312;
	mov.f32 	%f172, 0f3A000000;
	setp.le.ftz.f32	%p26, %f310, 0f00000000;
	mov.f32 	%f309, %f172;
	@%p26 bra 	BB0_23;

	lg2.approx.ftz.f32 	%f173, %f310;
	mul.ftz.f32 	%f174, %f173, 0f3ED55555;
	ex2.approx.ftz.f32 	%f175, %f174;
	fma.rn.ftz.f32 	%f50, %f175, 0f3F7FF000, 0f3A000000;
	mov.f32 	%f309, %f50;

BB0_23:
	mov.f32 	%f51, %f309;
	setp.le.ftz.f32	%p27, %f311, 0f00000000;
	mov.f32 	%f308, %f172;
	@%p27 bra 	BB0_25;

	lg2.approx.ftz.f32 	%f177, %f311;
	mul.ftz.f32 	%f178, %f177, 0f3ED55555;
	ex2.approx.ftz.f32 	%f179, %f178;
	fma.rn.ftz.f32 	%f308, %f179, 0f3F7FF000, 0f3A000000;

BB0_25:
	setp.le.ftz.f32	%p28, %f312, 0f00000000;
	mov.f32 	%f307, %f172;
	@%p28 bra 	BB0_27;

	lg2.approx.ftz.f32 	%f181, %f312;
	mul.ftz.f32 	%f182, %f181, 0f3ED55555;
	ex2.approx.ftz.f32 	%f183, %f182;
	fma.rn.ftz.f32 	%f307, %f183, 0f3F7FF000, 0f3A000000;

BB0_27:
	sub.ftz.f32 	%f184, %f310, %f47;
	sub.ftz.f32 	%f185, %f311, %f48;
	sub.ftz.f32 	%f186, %f312, %f49;
	setp.gt.ftz.f32	%p29, %f310, %f311;
	selp.f32	%f187, %f311, %f310, %p29;
	setp.gt.ftz.f32	%p30, %f187, %f312;
	selp.f32	%f188, %f312, %f187, %p30;
	selp.f32	%f189, %f310, %f311, %p29;
	setp.gt.ftz.f32	%p31, %f189, %f312;
	selp.f32	%f190, %f189, %f312, %p31;
	mov.f32 	%f191, 0f3F000000;
	tex.2d.v4.f32.f32	{%f192, %f193, %f194, %f195}, [texture2_2D, {%f51, %f191}];
	tex.2d.v4.f32.f32	{%f196, %f197, %f198, %f199}, [texture2_2D, {%f308, %f191}];
	tex.2d.v4.f32.f32	{%f200, %f201, %f202, %f203}, [texture2_2D, {%f307, %f191}];
	add.ftz.f32 	%f204, %f184, %f193;
	add.ftz.f32 	%f205, %f185, %f197;
	add.ftz.f32 	%f206, %f186, %f201;
	setp.gt.ftz.f32	%p32, %f204, %f205;
	selp.f32	%f207, %f205, %f204, %p32;
	setp.gt.ftz.f32	%p33, %f207, %f206;
	selp.f32	%f208, %f206, %f207, %p33;
	selp.f32	%f209, %f204, %f205, %p32;
	setp.gt.ftz.f32	%p34, %f209, %f206;
	selp.f32	%f210, %f209, %f206, %p34;
	sub.ftz.f32 	%f211, %f210, %f208;
	sub.ftz.f32 	%f212, %f190, %f188;
	setp.gt.ftz.f32	%p35, %f212, 0f2EDBE6FF;
	selp.f32	%f213, %f212, 0f2EDBE6FF, %p35;
	mov.f32 	%f214, 0f3F800000;
	div.rn.ftz.f32 	%f215, %f214, %f213;
	mul.ftz.f32 	%f216, %f215, %f211;
	sub.ftz.f32 	%f217, %f310, %f188;
	fma.rn.ftz.f32 	%f310, %f217, %f216, %f208;
	sub.ftz.f32 	%f218, %f311, %f188;
	fma.rn.ftz.f32 	%f311, %f218, %f216, %f208;
	sub.ftz.f32 	%f219, %f312, %f188;
	fma.rn.ftz.f32 	%f312, %f219, %f216, %f208;
	ld.global.u32 	%r35, [%rd1+24];

BB0_28:
	setp.eq.s32	%p36, %r35, 0;
	@%p36 bra 	BB0_30;

	fma.rn.ftz.f32 	%f220, %f304, 0f3DCCCCCD, 0f3F4CCCCD;
	fma.rn.ftz.f32 	%f221, %f303, 0f3DCCCCCD, 0f3F4CCCCD;
	fma.rn.ftz.f32 	%f222, %f302, 0f3DCCCCCD, 0f3F4CCCCD;
	sub.ftz.f32 	%f223, %f310, %f220;
	sub.ftz.f32 	%f224, %f311, %f221;
	sub.ftz.f32 	%f225, %f312, %f222;
	ld.shared.f32 	%f226, [_Z45ShaderKernel_PrColorBasicCorrection3_DelegatePvPiP6float4S2_S_i17DevicePixelFormatii5uint2$__cuda_local_var_185432_32_non_const_p_local+96];
	fma.rn.ftz.f32 	%f227, %f223, %f226, %f220;
	fma.rn.ftz.f32 	%f228, %f224, %f226, %f221;
	fma.rn.ftz.f32 	%f229, %f225, %f226, %f222;
	mul.ftz.f32 	%f230, %f304, %f227;
	mov.f32 	%f231, 0f3F800000;
	sub.ftz.f32 	%f232, %f231, %f304;
	fma.rn.ftz.f32 	%f310, %f232, %f310, %f230;
	mul.ftz.f32 	%f233, %f303, %f228;
	sub.ftz.f32 	%f234, %f231, %f303;
	fma.rn.ftz.f32 	%f311, %f234, %f311, %f233;
	mul.ftz.f32 	%f235, %f302, %f229;
	sub.ftz.f32 	%f236, %f231, %f302;
	fma.rn.ftz.f32 	%f312, %f236, %f312, %f235;

BB0_30:
	ld.global.u32 	%r22, [%rd1];
	setp.eq.s32	%p37, %r22, 0;
	@%p37 bra 	BB0_32;

	ld.shared.f32 	%f237, [_Z45ShaderKernel_PrColorBasicCorrection3_DelegatePvPiP6float4S2_S_i17DevicePixelFormatii5uint2$__cuda_local_var_185432_32_non_const_p_local+68];
	mul.ftz.f32 	%f310, %f310, %f237;
	mul.ftz.f32 	%f311, %f311, %f237;
	mul.ftz.f32 	%f312, %f312, %f237;

BB0_32:
	ld.global.u32 	%r23, [%rd1+4];
	setp.eq.s32	%p38, %r23, 0;
	@%p38 bra 	BB0_34;

	ld.shared.v4.f32 	{%f238, %f239, %f240, %f241}, [_Z45ShaderKernel_PrColorBasicCorrection3_DelegatePvPiP6float4S2_S_i17DevicePixelFormatii5uint2$__cuda_local_var_185432_32_non_const_p_local];
	mul.ftz.f32 	%f310, %f310, %f238;
	mul.ftz.f32 	%f311, %f311, %f239;
	mul.ftz.f32 	%f312, %f312, %f240;

BB0_34:
	ld.global.u32 	%r24, [%rd1+16];
	setp.eq.s32	%p39, %r24, 0;
	@%p39 bra 	BB0_36;

	ld.shared.v4.f32 	{%f245, %f246, %f247, %f248}, [_Z45ShaderKernel_PrColorBasicCorrection3_DelegatePvPiP6float4S2_S_i17DevicePixelFormatii5uint2$__cuda_local_var_185432_32_non_const_p_local+32];
	mul.ftz.f32 	%f252, %f311, %f246;
	fma.rn.ftz.f32 	%f253, %f310, %f245, %f252;
	fma.rn.ftz.f32 	%f254, %f312, %f247, %f253;
	sub.ftz.f32 	%f255, %f310, %f254;
	sub.ftz.f32 	%f256, %f311, %f254;
	sub.ftz.f32 	%f257, %f312, %f254;
	mov.f32 	%f258, 0f3F800000;
	sub.ftz.f32 	%f259, %f258, %f254;
	setp.lt.ftz.f32	%p40, %f255, 0f00000000;
	selp.f32	%f260, %f254, %f259, %p40;
	setp.lt.ftz.f32	%p41, %f256, 0f00000000;
	selp.f32	%f261, %f254, %f259, %p41;
	setp.lt.ftz.f32	%p42, %f257, 0f00000000;
	selp.f32	%f262, %f254, %f259, %p42;
	abs.ftz.f32 	%f263, %f255;
	abs.ftz.f32 	%f264, %f256;
	abs.ftz.f32 	%f265, %f257;
	setp.gt.ftz.f32	%p43, %f260, 0f2EDBE6FF;
	selp.f32	%f266, %f260, 0f2EDBE6FF, %p43;
	setp.gt.ftz.f32	%p44, %f261, 0f2EDBE6FF;
	selp.f32	%f267, %f261, 0f2EDBE6FF, %p44;
	setp.gt.ftz.f32	%p45, %f262, 0f2EDBE6FF;
	selp.f32	%f268, %f262, 0f2EDBE6FF, %p45;
	div.rn.ftz.f32 	%f269, %f258, %f266;
	div.rn.ftz.f32 	%f270, %f258, %f267;
	div.rn.ftz.f32 	%f271, %f258, %f268;
	mul.ftz.f32 	%f272, %f263, %f269;
	mul.ftz.f32 	%f273, %f264, %f270;
	mul.ftz.f32 	%f274, %f265, %f271;
	setp.gt.ftz.f32	%p46, %f272, %f273;
	selp.f32	%f275, %f272, %f273, %p46;
	setp.gt.ftz.f32	%p47, %f275, %f274;
	selp.f32	%f276, %f275, %f274, %p47;
	fma.rn.ftz.f32 	%f277, %f276, 0f3F7FF000, 0f3A000000;
	fma.rn.ftz.f32 	%f278, %f273, 0f00000000, 0f3F000000;
	tex.2d.v4.f32.f32	{%f279, %f280, %f281, %f282}, [texture2_2D, {%f277, %f278}];
	fma.rn.ftz.f32 	%f310, %f255, %f281, %f254;
	fma.rn.ftz.f32 	%f311, %f256, %f281, %f254;
	fma.rn.ftz.f32 	%f312, %f257, %f281, %f254;
	bra.uni 	BB0_38;

BB0_36:
	ld.global.u32 	%r25, [%rd1+20];
	setp.eq.s32	%p48, %r25, 0;
	@%p48 bra 	BB0_38;

	ld.shared.v4.f32 	{%f283, %f284, %f285, %f286}, [_Z45ShaderKernel_PrColorBasicCorrection3_DelegatePvPiP6float4S2_S_i17DevicePixelFormatii5uint2$__cuda_local_var_185432_32_non_const_p_local+32];
	mul.ftz.f32 	%f290, %f311, %f284;
	fma.rn.ftz.f32 	%f291, %f310, %f283, %f290;
	fma.rn.ftz.f32 	%f292, %f312, %f285, %f291;
	sub.ftz.f32 	%f293, %f310, %f292;
	sub.ftz.f32 	%f294, %f311, %f292;
	sub.ftz.f32 	%f295, %f312, %f292;
	ld.shared.f32 	%f296, [_Z45ShaderKernel_PrColorBasicCorrection3_DelegatePvPiP6float4S2_S_i17DevicePixelFormatii5uint2$__cuda_local_var_185432_32_non_const_p_local+16];
	fma.rn.ftz.f32 	%f310, %f296, %f293, %f292;
	fma.rn.ftz.f32 	%f311, %f296, %f294, %f292;
	fma.rn.ftz.f32 	%f312, %f296, %f295, %f292;

BB0_38:
	mad.lo.s32 	%r34, %r3, %r8, %r2;
	cvt.s64.s32	%rd3, %r34;
	setp.eq.s32	%p49, %r9, 0;
	@%p49 bra 	BB0_40;

	cvta.to.global.u64 	%rd23, %rd5;
	shl.b64 	%rd24, %rd3, 4;
	add.s64 	%rd25, %rd23, %rd24;
	st.global.v4.f32 	[%rd25], {%f312, %f311, %f310, %f6};
	bra.uni 	BB0_41;

BB0_40:
	cvta.to.global.u64 	%rd26, %rd5;
	shl.b64 	%rd27, %rd3, 3;
	add.s64 	%rd28, %rd26, %rd27;
	{
	.reg .b16 %temp;
	cvt.rn.ftz.f16.f32 	%temp, %f6;
	mov.b16 	%rs1, %temp;
}
	{
	.reg .b16 %temp;
	cvt.rn.ftz.f16.f32 	%temp, %f310;
	mov.b16 	%rs2, %temp;
}
	{
	.reg .b16 %temp;
	cvt.rn.ftz.f16.f32 	%temp, %f311;
	mov.b16 	%rs3, %temp;
}
	{
	.reg .b16 %temp;
	cvt.rn.ftz.f16.f32 	%temp, %f312;
	mov.b16 	%rs4, %temp;
}
	st.global.v4.u16 	[%rd28], {%rs4, %rs3, %rs2, %rs1};

BB0_41:
	ret;
}


