<H1 align=center> RISC-V Design </H1>

<p align=center> 
  Project as part of the class HW-1, 7th semester, in ECE Aristotle University of Thessaloniki.<br>
  Design and verification of a simple RISC-V processor.<br>
  Made in <b>Verilog</b>.<br>
  Included are the .v files, project description and final report.<br>
  <br>
  <br>
  <img src="https://github.com/tsarnadelis/RISC-V/assets/81568914/de644610-e96f-4d4e-8b0a-459f051bf2e5" width=40% height=40% alt="OpAmp">
</p>
