<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: arch/arm/insts/macromem.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<h1>arch/arm/insts/macromem.cc</h1><a href="macromem_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2010-2014 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00006"></a>00006 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00007"></a>00007 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00008"></a>00008 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00009"></a>00009 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00010"></a>00010 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00011"></a>00011 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00012"></a>00012 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Copyright (c) 2007-2008 The Florida State University</span>
<a name="l00015"></a>00015 <span class="comment"> * All rights reserved.</span>
<a name="l00016"></a>00016 <span class="comment"> *</span>
<a name="l00017"></a>00017 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00018"></a>00018 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00019"></a>00019 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00020"></a>00020 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00021"></a>00021 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00022"></a>00022 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00023"></a>00023 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00024"></a>00024 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00025"></a>00025 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00026"></a>00026 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00029"></a>00029 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00030"></a>00030 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00031"></a>00031 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00032"></a>00032 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00034"></a>00034 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00035"></a>00035 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00036"></a>00036 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00037"></a>00037 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00038"></a>00038 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00039"></a>00039 <span class="comment"> *</span>
<a name="l00040"></a>00040 <span class="comment"> * Authors: Stephen Hines</span>
<a name="l00041"></a>00041 <span class="comment"> */</span>
<a name="l00042"></a>00042 
<a name="l00043"></a>00043 <span class="preprocessor">#include &lt;sstream&gt;</span>
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 <span class="preprocessor">#include &quot;<a class="code" href="macromem_8hh.html">arch/arm/insts/macromem.hh</a>&quot;</span>
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 <span class="preprocessor">#include &quot;arch/arm/generated/decoder.hh&quot;</span>
<a name="l00048"></a>00048 <span class="preprocessor">#include &quot;<a class="code" href="neon64__mem_8hh.html" title="Utility functions and datatypes used by AArch64 NEON memory instructions.">arch/arm/insts/neon64_mem.hh</a>&quot;</span>
<a name="l00049"></a>00049 
<a name="l00050"></a>00050 <span class="keyword">using namespace </span>std;
<a name="l00051"></a>00051 <span class="keyword">using namespace </span>ArmISAInst;
<a name="l00052"></a>00052 
<a name="l00053"></a>00053 <span class="keyword">namespace </span>ArmISA
<a name="l00054"></a>00054 {
<a name="l00055"></a>00055 
<a name="l00056"></a><a class="code" href="classArmISA_1_1MacroMemOp.html#a48a3f0fac15a7ec8ffb02ece3ef9a064">00056</a> <a class="code" href="classArmISA_1_1MacroMemOp.html#a48a3f0fac15a7ec8ffb02ece3ef9a064">MacroMemOp::MacroMemOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a> machInst,
<a name="l00057"></a>00057                        OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>,
<a name="l00058"></a>00058                        <span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#ada1c544cde4504a8678c1ef37e06e4c3">up</a>, <span class="keywordtype">bool</span> <a class="code" href="namespaceAlphaISA_1_1Kernel.html#ad92145ff216b9d1b0991bbe5c2fd7f6ca007c47a1791eee7f1ff088b3b95cbf4d">user</a>, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a31a577e5d458b463ab6c796507845dc0">writeback</a>,
<a name="l00059"></a>00059                        <span class="keywordtype">bool</span> load, uint32_t reglist) :
<a name="l00060"></a>00060     <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>(mnem, machInst, __opClass)
<a name="l00061"></a>00061 {
<a name="l00062"></a>00062     uint32_t regs = reglist;
<a name="l00063"></a>00063     uint32_t ones = <a class="code" href="namespaceArmISA.html#a294787b82a4a15394e65702f8e8cde80">number_of_ones</a>(reglist);
<a name="l00064"></a>00064     uint32_t mem_ops = ones;
<a name="l00065"></a>00065 
<a name="l00066"></a>00066     <span class="comment">// Copy the base address register if we overwrite it, or if this instruction</span>
<a name="l00067"></a>00067     <span class="comment">// is basically a no-op (we have to do something)</span>
<a name="l00068"></a>00068     <span class="keywordtype">bool</span> copy_base =  (<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive)...">bits</a>(reglist, rn) &amp;&amp; load) || !ones;
<a name="l00069"></a>00069     <span class="keywordtype">bool</span> force_user = user &amp; !<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive)...">bits</a>(reglist, 15);
<a name="l00070"></a>00070     <span class="keywordtype">bool</span> exception_ret = user &amp; <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive)...">bits</a>(reglist, 15);
<a name="l00071"></a>00071     <span class="keywordtype">bool</span> pc_temp = load &amp;&amp; writeback &amp;&amp; <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive)...">bits</a>(reglist, 15);
<a name="l00072"></a>00072 
<a name="l00073"></a>00073     <span class="keywordflow">if</span> (!ones) {
<a name="l00074"></a>00074         <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = 1;
<a name="l00075"></a>00075     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (load) {
<a name="l00076"></a>00076         <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = ((ones + 1) / 2)
<a name="l00077"></a>00077                     + ((ones % 2 == 0 &amp;&amp; exception_ret) ? 1 : 0)
<a name="l00078"></a>00078                     + (copy_base ? 1 : 0)
<a name="l00079"></a>00079                     + (writeback? 1 : 0)
<a name="l00080"></a>00080                     + (pc_temp ? 1 : 0);
<a name="l00081"></a>00081     } <span class="keywordflow">else</span> {
<a name="l00082"></a>00082         <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = ones + (writeback ? 1 : 0);
<a name="l00083"></a>00083     }
<a name="l00084"></a>00084 
<a name="l00085"></a>00085     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];
<a name="l00086"></a>00086 
<a name="l00087"></a>00087     uint32_t <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a> = 0;
<a name="l00088"></a>00088 
<a name="l00089"></a>00089     <span class="keywordflow">if</span> (!up)
<a name="l00090"></a>00090         addr = (ones &lt;&lt; 2) - 4;
<a name="l00091"></a>00091 
<a name="l00092"></a>00092     <span class="keywordflow">if</span> (!index)
<a name="l00093"></a>00093         addr += 4;
<a name="l00094"></a>00094 
<a name="l00095"></a>00095     <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *uop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;
<a name="l00096"></a>00096 
<a name="l00097"></a>00097     <span class="comment">// Add 0 to Rn and stick it in ureg0.</span>
<a name="l00098"></a>00098     <span class="comment">// This is equivalent to a move.</span>
<a name="l00099"></a>00099     <span class="keywordflow">if</span> (copy_base)
<a name="l00100"></a>00100         *uop++ = <span class="keyword">new</span> MicroAddiUop(machInst, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, rn, 0);
<a name="l00101"></a>00101 
<a name="l00102"></a>00102     <span class="keywordtype">unsigned</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = 0;
<a name="l00103"></a>00103     <span class="keywordflow">while</span> (mem_ops != 0) {
<a name="l00104"></a>00104         <span class="comment">// Do load operations in pairs if possible</span>
<a name="l00105"></a>00105         <span class="keywordflow">if</span> (load &amp;&amp; mem_ops &gt;= 2 &amp;&amp;
<a name="l00106"></a>00106             !(mem_ops == 2 &amp;&amp; <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive)...">bits</a>(regs,<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">INTREG_PC</a>) &amp;&amp; exception_ret)) {
<a name="l00107"></a>00107             <span class="comment">// 64-bit memory operation</span>
<a name="l00108"></a>00108             <span class="comment">// Find 2 set register bits (clear them after finding)</span>
<a name="l00109"></a>00109             <span class="keywordtype">unsigned</span> reg_idx1;
<a name="l00110"></a>00110             <span class="keywordtype">unsigned</span> reg_idx2;
<a name="l00111"></a>00111 
<a name="l00112"></a>00112             <span class="comment">// Find the first register</span>
<a name="l00113"></a>00113             <span class="keywordflow">while</span> (!<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive)...">bits</a>(regs, reg)) reg++;
<a name="l00114"></a>00114             <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place...">replaceBits</a>(regs, reg, 0);
<a name="l00115"></a>00115             reg_idx1 = force_user ? <a class="code" href="namespaceArmISA.html#ae0b6544f6aae9f75f1a985b3c947100a">intRegInMode</a>(<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">MODE_USER</a>, reg) : reg;
<a name="l00116"></a>00116 
<a name="l00117"></a>00117             <span class="comment">// Find the second register</span>
<a name="l00118"></a>00118             <span class="keywordflow">while</span> (!<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive)...">bits</a>(regs, reg)) reg++;
<a name="l00119"></a>00119             <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place...">replaceBits</a>(regs, reg, 0);
<a name="l00120"></a>00120             reg_idx2 = force_user ? <a class="code" href="namespaceArmISA.html#ae0b6544f6aae9f75f1a985b3c947100a">intRegInMode</a>(<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">MODE_USER</a>, reg) : reg;
<a name="l00121"></a>00121 
<a name="l00122"></a>00122             <span class="comment">// Load into temp reg if necessary</span>
<a name="l00123"></a>00123             <span class="keywordflow">if</span> (reg_idx2 == <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">INTREG_PC</a> &amp;&amp; pc_temp)
<a name="l00124"></a>00124                 reg_idx2 = <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8b7115a944f599ee5b73cc532c9e8be8">INTREG_UREG1</a>;
<a name="l00125"></a>00125 
<a name="l00126"></a>00126             <span class="comment">// Actually load both registers from memory</span>
<a name="l00127"></a>00127             *uop = <span class="keyword">new</span> MicroLdr2Uop(machInst, reg_idx1, reg_idx2,
<a name="l00128"></a>00128                     copy_base ? <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a> : rn, up, addr);
<a name="l00129"></a>00129 
<a name="l00130"></a>00130             <span class="keywordflow">if</span> (!writeback &amp;&amp; reg_idx2 == <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">INTREG_PC</a>) {
<a name="l00131"></a>00131                 <span class="comment">// No writeback if idx==pc, set appropriate flags</span>
<a name="l00132"></a>00132                 (*uop)-&gt;setFlag(StaticInst::IsControl);
<a name="l00133"></a>00133                 (*uop)-&gt;setFlag(StaticInst::IsIndirectControl);
<a name="l00134"></a>00134 
<a name="l00135"></a>00135                 <span class="keywordflow">if</span> (!(<a class="code" href="classArmISA_1_1PredOp.html#a778983f9b03ee29ef358303a41530fb6">condCode</a> == <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a8c3cd729ab103fd9af09c79c1cd3df7d">COND_AL</a> || <a class="code" href="classArmISA_1_1PredOp.html#a778983f9b03ee29ef358303a41530fb6">condCode</a> == <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e">COND_UC</a>))
<a name="l00136"></a>00136                     (*uop)-&gt;setFlag(StaticInst::IsCondControl);
<a name="l00137"></a>00137                 <span class="keywordflow">else</span>
<a name="l00138"></a>00138                     (*uop)-&gt;setFlag(StaticInst::IsUncondControl);
<a name="l00139"></a>00139             }
<a name="l00140"></a>00140 
<a name="l00141"></a>00141             <span class="keywordflow">if</span> (up) addr += 8;
<a name="l00142"></a>00142             <span class="keywordflow">else</span> addr -= 8;
<a name="l00143"></a>00143             mem_ops -= 2;
<a name="l00144"></a>00144         } <span class="keywordflow">else</span> {
<a name="l00145"></a>00145             <span class="comment">// 32-bit memory operation</span>
<a name="l00146"></a>00146             <span class="comment">// Find register for operation</span>
<a name="l00147"></a>00147             <span class="keywordtype">unsigned</span> reg_idx;
<a name="l00148"></a>00148             <span class="keywordflow">while</span>(!<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive)...">bits</a>(regs, reg)) reg++;
<a name="l00149"></a>00149             <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc" title="A convenience function to replace bits first to last of val with bit_val in place...">replaceBits</a>(regs, reg, 0);
<a name="l00150"></a>00150             reg_idx = force_user ? <a class="code" href="namespaceArmISA.html#ae0b6544f6aae9f75f1a985b3c947100a">intRegInMode</a>(<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">MODE_USER</a>, reg) : reg;
<a name="l00151"></a>00151 
<a name="l00152"></a>00152             <span class="keywordflow">if</span> (load) {
<a name="l00153"></a>00153                 <span class="keywordflow">if</span> (writeback &amp;&amp; reg_idx == <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">INTREG_PC</a>) {
<a name="l00154"></a>00154                     <span class="comment">// If this instruction changes the PC and performs a</span>
<a name="l00155"></a>00155                     <span class="comment">// writeback, ensure the pc load/branch is the last uop.</span>
<a name="l00156"></a>00156                     <span class="comment">// Load into a temp reg here.</span>
<a name="l00157"></a>00157                     *uop = <span class="keyword">new</span> MicroLdrUop(machInst, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8b7115a944f599ee5b73cc532c9e8be8">INTREG_UREG1</a>,
<a name="l00158"></a>00158                             copy_base ? <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a> : rn, up, addr);
<a name="l00159"></a>00159                 } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (reg_idx == <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">INTREG_PC</a> &amp;&amp; exception_ret) {
<a name="l00160"></a>00160                     <span class="comment">// Special handling for exception return</span>
<a name="l00161"></a>00161                     *uop = <span class="keyword">new</span> MicroLdrRetUop(machInst, reg_idx,
<a name="l00162"></a>00162                             copy_base ? <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a> : rn, up, addr);
<a name="l00163"></a>00163                 } <span class="keywordflow">else</span> {
<a name="l00164"></a>00164                     <span class="comment">// standard single load uop</span>
<a name="l00165"></a>00165                     *uop = <span class="keyword">new</span> MicroLdrUop(machInst, reg_idx,
<a name="l00166"></a>00166                             copy_base ? <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a> : rn, up, addr);
<a name="l00167"></a>00167                 }
<a name="l00168"></a>00168 
<a name="l00169"></a>00169                 <span class="comment">// Loading pc as last operation?  Set appropriate flags.</span>
<a name="l00170"></a>00170                 <span class="keywordflow">if</span> (!writeback &amp;&amp; reg_idx == <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">INTREG_PC</a>) {
<a name="l00171"></a>00171                     (*uop)-&gt;setFlag(StaticInst::IsControl);
<a name="l00172"></a>00172                     (*uop)-&gt;setFlag(StaticInst::IsIndirectControl);
<a name="l00173"></a>00173 
<a name="l00174"></a>00174                     <span class="keywordflow">if</span> (!(<a class="code" href="classArmISA_1_1PredOp.html#a778983f9b03ee29ef358303a41530fb6">condCode</a> == <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a8c3cd729ab103fd9af09c79c1cd3df7d">COND_AL</a> || <a class="code" href="classArmISA_1_1PredOp.html#a778983f9b03ee29ef358303a41530fb6">condCode</a> == <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e">COND_UC</a>))
<a name="l00175"></a>00175                         (*uop)-&gt;setFlag(StaticInst::IsCondControl);
<a name="l00176"></a>00176                     <span class="keywordflow">else</span>
<a name="l00177"></a>00177                         (*uop)-&gt;setFlag(StaticInst::IsUncondControl);
<a name="l00178"></a>00178                 }
<a name="l00179"></a>00179             } <span class="keywordflow">else</span> {
<a name="l00180"></a>00180                 *uop = <span class="keyword">new</span> MicroStrUop(machInst, reg_idx, rn, up, addr);
<a name="l00181"></a>00181             }
<a name="l00182"></a>00182 
<a name="l00183"></a>00183             <span class="keywordflow">if</span> (up) addr += 4;
<a name="l00184"></a>00184             <span class="keywordflow">else</span> addr -= 4;
<a name="l00185"></a>00185             --mem_ops;
<a name="l00186"></a>00186         }
<a name="l00187"></a>00187 
<a name="l00188"></a>00188         <span class="comment">// Load/store micro-op generated, go to next uop</span>
<a name="l00189"></a>00189         ++uop;
<a name="l00190"></a>00190     }
<a name="l00191"></a>00191 
<a name="l00192"></a>00192     <span class="keywordflow">if</span> (writeback &amp;&amp; ones) {
<a name="l00193"></a>00193         <span class="comment">// Perform writeback uop operation</span>
<a name="l00194"></a>00194         <span class="keywordflow">if</span> (up)
<a name="l00195"></a>00195             *uop++ = <span class="keyword">new</span> MicroAddiUop(machInst, rn, rn, ones * 4);
<a name="l00196"></a>00196         <span class="keywordflow">else</span>
<a name="l00197"></a>00197             *uop++ = <span class="keyword">new</span> MicroSubiUop(machInst, rn, rn, ones * 4);
<a name="l00198"></a>00198 
<a name="l00199"></a>00199         <span class="comment">// Write PC after address writeback?</span>
<a name="l00200"></a>00200         <span class="keywordflow">if</span> (pc_temp) {
<a name="l00201"></a>00201             <span class="keywordflow">if</span> (exception_ret) {
<a name="l00202"></a>00202                 *uop = <span class="keyword">new</span> MicroUopRegMovRet(machInst, 0, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8b7115a944f599ee5b73cc532c9e8be8">INTREG_UREG1</a>);
<a name="l00203"></a>00203             } <span class="keywordflow">else</span> {
<a name="l00204"></a>00204                 *uop = <span class="keyword">new</span> MicroUopRegMov(machInst, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">INTREG_PC</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8b7115a944f599ee5b73cc532c9e8be8">INTREG_UREG1</a>);
<a name="l00205"></a>00205             }
<a name="l00206"></a>00206             (*uop)-&gt;setFlag(StaticInst::IsControl);
<a name="l00207"></a>00207             (*uop)-&gt;setFlag(StaticInst::IsIndirectControl);
<a name="l00208"></a>00208 
<a name="l00209"></a>00209             <span class="keywordflow">if</span> (!(<a class="code" href="classArmISA_1_1PredOp.html#a778983f9b03ee29ef358303a41530fb6">condCode</a> == <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a8c3cd729ab103fd9af09c79c1cd3df7d">COND_AL</a> || <a class="code" href="classArmISA_1_1PredOp.html#a778983f9b03ee29ef358303a41530fb6">condCode</a> == <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e">COND_UC</a>))
<a name="l00210"></a>00210                 (*uop)-&gt;setFlag(StaticInst::IsCondControl);
<a name="l00211"></a>00211             <span class="keywordflow">else</span>
<a name="l00212"></a>00212                 (*uop)-&gt;setFlag(StaticInst::IsUncondControl);
<a name="l00213"></a>00213 
<a name="l00214"></a>00214             <span class="keywordflow">if</span> (rn == <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4aef21dcf232a31bb9308dbe24350188">INTREG_SP</a>)
<a name="l00215"></a>00215                 (*uop)-&gt;setFlag(StaticInst::IsReturn);
<a name="l00216"></a>00216 
<a name="l00217"></a>00217             ++uop;
<a name="l00218"></a>00218         }
<a name="l00219"></a>00219     }
<a name="l00220"></a>00220 
<a name="l00221"></a>00221     --uop;
<a name="l00222"></a>00222     (*uop)-&gt;setLastMicroop();
<a name="l00223"></a>00223     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;setFirstMicroop();
<a name="l00224"></a>00224 
<a name="l00225"></a>00225     <span class="comment">/* Take the control flags from the last microop for the macroop */</span>
<a name="l00226"></a>00226     <span class="keywordflow">if</span> ((*uop)-&gt;isControl())
<a name="l00227"></a>00227         <a class="code" href="classStaticInst.html#a205d6010bb036595158670f63ccfd4a6">setFlag</a>(StaticInst::IsControl);
<a name="l00228"></a>00228     <span class="keywordflow">if</span> ((*uop)-&gt;isCondCtrl())
<a name="l00229"></a>00229         <a class="code" href="classStaticInst.html#a205d6010bb036595158670f63ccfd4a6">setFlag</a>(StaticInst::IsCondControl);
<a name="l00230"></a>00230     <span class="keywordflow">if</span> ((*uop)-&gt;isUncondCtrl())
<a name="l00231"></a>00231         <a class="code" href="classStaticInst.html#a205d6010bb036595158670f63ccfd4a6">setFlag</a>(StaticInst::IsUncondControl);
<a name="l00232"></a>00232     <span class="keywordflow">if</span> ((*uop)-&gt;isIndirectCtrl())
<a name="l00233"></a>00233         <a class="code" href="classStaticInst.html#a205d6010bb036595158670f63ccfd4a6">setFlag</a>(StaticInst::IsIndirectControl);
<a name="l00234"></a>00234     <span class="keywordflow">if</span> ((*uop)-&gt;isReturn())
<a name="l00235"></a>00235         <a class="code" href="classStaticInst.html#a205d6010bb036595158670f63ccfd4a6">setFlag</a>(StaticInst::IsReturn);
<a name="l00236"></a>00236 
<a name="l00237"></a>00237     <span class="keywordflow">for</span> (<a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *uop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>; !(*uop)-&gt;isLastMicroop(); uop++) {
<a name="l00238"></a>00238         (*uop)-&gt;setDelayedCommit();
<a name="l00239"></a>00239     }
<a name="l00240"></a>00240 }
<a name="l00241"></a>00241 
<a name="l00242"></a><a class="code" href="classArmISA_1_1PairMemOp.html#a75f3b2ae98c8b66693f22a405d06cb59">00242</a> <a class="code" href="classArmISA_1_1PairMemOp.html#a75f3b2ae98c8b66693f22a405d06cb59">PairMemOp::PairMemOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a> machInst, OpClass __opClass,
<a name="l00243"></a>00243                      uint32_t size, <span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#a56d5e501a666b1f5a3c76d7a7eb9ede3">fp</a>, <span class="keywordtype">bool</span> load, <span class="keywordtype">bool</span> noAlloc,
<a name="l00244"></a>00244                      <span class="keywordtype">bool</span> signExt, <span class="keywordtype">bool</span> exclusive, <span class="keywordtype">bool</span> acrel,
<a name="l00245"></a>00245                      int64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>, <a class="code" href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53">AddrMode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>,
<a name="l00246"></a>00246                      <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#a31087ac9a3b292028c4ad67325c10f42">rt</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> rt2) :
<a name="l00247"></a>00247     <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>(mnem, machInst, __opClass)
<a name="l00248"></a>00248 {
<a name="l00249"></a>00249     <span class="keywordtype">bool</span> post = (mode == <a class="code" href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53ae7e5781fde45dbab8d4f96a482a8fd18">AddrMd_PostIndex</a>);
<a name="l00250"></a>00250     <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a31a577e5d458b463ab6c796507845dc0">writeback</a> = (mode != <a class="code" href="classArmISA_1_1PairMemOp.html#ae79c96d751bb87470c088b0e372a7a53a48a8293aa4478e696386755f25a7652a">AddrMd_Offset</a>);
<a name="l00251"></a>00251 
<a name="l00252"></a>00252     <span class="keywordflow">if</span> (load) {
<a name="l00253"></a>00253         <span class="comment">// Use integer rounding to round up loads of size 4</span>
<a name="l00254"></a>00254         <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = (post ? 0 : 1) + ((size + 4) / 8) + (writeback ? 1 : 0);
<a name="l00255"></a>00255     } <span class="keywordflow">else</span> {
<a name="l00256"></a>00256         <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = (post ? 0 : 1) + (size / 4) + (writeback ? 1 : 0);
<a name="l00257"></a>00257     }
<a name="l00258"></a>00258     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];
<a name="l00259"></a>00259 
<a name="l00260"></a>00260     <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *uop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;
<a name="l00261"></a>00261 
<a name="l00262"></a>00262     rn = <a class="code" href="namespaceArmISA.html#af91dabb3b6fd9b8ed4e27d5bccaeb563">makeSP</a>(rn);
<a name="l00263"></a>00263 
<a name="l00264"></a>00264     <span class="keywordflow">if</span> (!post) {
<a name="l00265"></a>00265         *uop++ = <span class="keyword">new</span> MicroAddXiSpAlignUop(machInst, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, rn,
<a name="l00266"></a>00266                 post ? 0 : imm);
<a name="l00267"></a>00267     }
<a name="l00268"></a>00268 
<a name="l00269"></a>00269     <span class="keywordflow">if</span> (fp) {
<a name="l00270"></a>00270         <span class="keywordflow">if</span> (size == 16) {
<a name="l00271"></a>00271             <span class="keywordflow">if</span> (load) {
<a name="l00272"></a>00272                 *uop++ = <span class="keyword">new</span> MicroLdFp16Uop(machInst, rt,
<a name="l00273"></a>00273                         post ? rn : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, 0, noAlloc, exclusive, acrel);
<a name="l00274"></a>00274                 *uop++ = <span class="keyword">new</span> MicroLdFp16Uop(machInst, rt2,
<a name="l00275"></a>00275                         post ? rn : INTREG_UREG0, 16, noAlloc, exclusive, acrel);
<a name="l00276"></a>00276             } <span class="keywordflow">else</span> {
<a name="l00277"></a>00277                 *uop++ = <span class="keyword">new</span> MicroStrQBFpXImmUop(machInst, rt,
<a name="l00278"></a>00278                         post ? rn : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, 0, noAlloc, exclusive, acrel);
<a name="l00279"></a>00279                 *uop++ = <span class="keyword">new</span> MicroStrQTFpXImmUop(machInst, rt,
<a name="l00280"></a>00280                         post ? rn : INTREG_UREG0, 0, noAlloc, exclusive, acrel);
<a name="l00281"></a>00281                 *uop++ = <span class="keyword">new</span> MicroStrQBFpXImmUop(machInst, rt2,
<a name="l00282"></a>00282                         post ? rn : INTREG_UREG0, 16, noAlloc, exclusive, acrel);
<a name="l00283"></a>00283                 *uop++ = <span class="keyword">new</span> MicroStrQTFpXImmUop(machInst, rt2,
<a name="l00284"></a>00284                         post ? rn : INTREG_UREG0, 16, noAlloc, exclusive, acrel);
<a name="l00285"></a>00285             }
<a name="l00286"></a>00286         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (size == 8) {
<a name="l00287"></a>00287             <span class="keywordflow">if</span> (load) {
<a name="l00288"></a>00288                 *uop++ = <span class="keyword">new</span> MicroLdPairFp8Uop(machInst, rt, rt2,
<a name="l00289"></a>00289                         post ? rn : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, 0, noAlloc, exclusive, acrel);
<a name="l00290"></a>00290             } <span class="keywordflow">else</span> {
<a name="l00291"></a>00291                 *uop++ = <span class="keyword">new</span> MicroStrFpXImmUop(machInst, rt,
<a name="l00292"></a>00292                         post ? rn : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, 0, noAlloc, exclusive, acrel);
<a name="l00293"></a>00293                 *uop++ = <span class="keyword">new</span> MicroStrFpXImmUop(machInst, rt2,
<a name="l00294"></a>00294                         post ? rn : INTREG_UREG0, 8, noAlloc, exclusive, acrel);
<a name="l00295"></a>00295             }
<a name="l00296"></a>00296         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (size == 4) {
<a name="l00297"></a>00297             <span class="keywordflow">if</span> (load) {
<a name="l00298"></a>00298                 *uop++ = <span class="keyword">new</span> MicroLdrDFpXImmUop(machInst, rt, rt2,
<a name="l00299"></a>00299                         post ? rn : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, 0, noAlloc, exclusive, acrel);
<a name="l00300"></a>00300             } <span class="keywordflow">else</span> {
<a name="l00301"></a>00301                 *uop++ = <span class="keyword">new</span> MicroStrDFpXImmUop(machInst, rt, rt2,
<a name="l00302"></a>00302                         post ? rn : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, 0, noAlloc, exclusive, acrel);
<a name="l00303"></a>00303             }
<a name="l00304"></a>00304         }
<a name="l00305"></a>00305     } <span class="keywordflow">else</span> {
<a name="l00306"></a>00306         <span class="keywordflow">if</span> (size == 8) {
<a name="l00307"></a>00307             <span class="keywordflow">if</span> (load) {
<a name="l00308"></a>00308                 *uop++ = <span class="keyword">new</span> MicroLdPairUop(machInst, rt, rt2,
<a name="l00309"></a>00309                         post ? rn : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, 0, noAlloc, exclusive, acrel);
<a name="l00310"></a>00310             } <span class="keywordflow">else</span> {
<a name="l00311"></a>00311                 *uop++ = <span class="keyword">new</span> MicroStrXImmUop(machInst, rt, post ? rn : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>,
<a name="l00312"></a>00312                         0, noAlloc, exclusive, acrel);
<a name="l00313"></a>00313                 *uop++ = <span class="keyword">new</span> MicroStrXImmUop(machInst, rt2, post ? rn : INTREG_UREG0,
<a name="l00314"></a>00314                         size, noAlloc, exclusive, acrel);
<a name="l00315"></a>00315             }
<a name="l00316"></a>00316         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (size == 4) {
<a name="l00317"></a>00317             <span class="keywordflow">if</span> (load) {
<a name="l00318"></a>00318                 <span class="keywordflow">if</span> (signExt) {
<a name="l00319"></a>00319                     *uop++ = <span class="keyword">new</span> MicroLdrDSXImmUop(machInst, rt, rt2,
<a name="l00320"></a>00320                             post ? rn : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, 0, noAlloc, exclusive, acrel);
<a name="l00321"></a>00321                 } <span class="keywordflow">else</span> {
<a name="l00322"></a>00322                     *uop++ = <span class="keyword">new</span> MicroLdrDUXImmUop(machInst, rt, rt2,
<a name="l00323"></a>00323                             post ? rn : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, 0, noAlloc, exclusive, acrel);
<a name="l00324"></a>00324                 }
<a name="l00325"></a>00325             } <span class="keywordflow">else</span> {
<a name="l00326"></a>00326                 *uop++ = <span class="keyword">new</span> MicroStrDXImmUop(machInst, rt, rt2,
<a name="l00327"></a>00327                         post ? rn : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>, 0, noAlloc, exclusive, acrel);
<a name="l00328"></a>00328             }
<a name="l00329"></a>00329         }
<a name="l00330"></a>00330     }
<a name="l00331"></a>00331 
<a name="l00332"></a>00332     <span class="keywordflow">if</span> (writeback) {
<a name="l00333"></a>00333         *uop++ = <span class="keyword">new</span> MicroAddXiUop(machInst, rn, post ? rn : <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faca0182ed59d485cb2be3ed1cf2adbc5e">INTREG_UREG0</a>,
<a name="l00334"></a>00334                                    post ? imm : 0);
<a name="l00335"></a>00335     }
<a name="l00336"></a>00336 
<a name="l00337"></a>00337     assert(uop == &amp;<a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>]);
<a name="l00338"></a>00338     (*--uop)-&gt;<a class="code" href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">setLastMicroop</a>();
<a name="l00339"></a>00339     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;setFirstMicroop();
<a name="l00340"></a>00340 
<a name="l00341"></a>00341     <span class="keywordflow">for</span> (<a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *curUop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;
<a name="l00342"></a>00342             !(*curUop)-&gt;isLastMicroop(); curUop++) {
<a name="l00343"></a>00343         (*curUop)-&gt;setDelayedCommit();
<a name="l00344"></a>00344     }
<a name="l00345"></a>00345 }
<a name="l00346"></a>00346 
<a name="l00347"></a><a class="code" href="classArmISA_1_1BigFpMemImmOp.html#ac4cf3230e151eb2ecc438c6c05ceb5e5">00347</a> <a class="code" href="classArmISA_1_1BigFpMemImmOp.html#ac4cf3230e151eb2ecc438c6c05ceb5e5">BigFpMemImmOp::BigFpMemImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a> machInst,
<a name="l00348"></a>00348                              OpClass __opClass, <span class="keywordtype">bool</span> load, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> dest,
<a name="l00349"></a>00349                              <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>, int64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>) :
<a name="l00350"></a>00350     <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>(mnem, machInst, __opClass)
<a name="l00351"></a>00351 {
<a name="l00352"></a>00352     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = load ? 1 : 2;
<a name="l00353"></a>00353     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];
<a name="l00354"></a>00354 
<a name="l00355"></a>00355     <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *uop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;
<a name="l00356"></a>00356 
<a name="l00357"></a>00357     <span class="keywordflow">if</span> (load) {
<a name="l00358"></a>00358         *uop = <span class="keyword">new</span> MicroLdFp16Uop(machInst, dest, base, imm);
<a name="l00359"></a>00359     } <span class="keywordflow">else</span> {
<a name="l00360"></a>00360         *uop = <span class="keyword">new</span> MicroStrQBFpXImmUop(machInst, dest, base, imm);
<a name="l00361"></a>00361         (*uop)-&gt;setDelayedCommit();
<a name="l00362"></a>00362         *++uop = <span class="keyword">new</span> MicroStrQTFpXImmUop(machInst, dest, base, imm);
<a name="l00363"></a>00363     }
<a name="l00364"></a>00364     (*uop)-&gt;setLastMicroop();
<a name="l00365"></a>00365     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;setFirstMicroop();
<a name="l00366"></a>00366 }
<a name="l00367"></a>00367 
<a name="l00368"></a><a class="code" href="classArmISA_1_1BigFpMemPostOp.html#a2ef40c5f2f6d09f255c84d32aa5d82ea">00368</a> <a class="code" href="classArmISA_1_1BigFpMemPostOp.html#a2ef40c5f2f6d09f255c84d32aa5d82ea">BigFpMemPostOp::BigFpMemPostOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a> machInst,
<a name="l00369"></a>00369                                OpClass __opClass, <span class="keywordtype">bool</span> load, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> dest,
<a name="l00370"></a>00370                                <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>, int64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>) :
<a name="l00371"></a>00371     <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>(mnem, machInst, __opClass)
<a name="l00372"></a>00372 {
<a name="l00373"></a>00373     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = load ? 2 : 3;
<a name="l00374"></a>00374     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];
<a name="l00375"></a>00375 
<a name="l00376"></a>00376     <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *uop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;
<a name="l00377"></a>00377 
<a name="l00378"></a>00378     <span class="keywordflow">if</span> (load) {
<a name="l00379"></a>00379         *uop++ = <span class="keyword">new</span> MicroLdFp16Uop(machInst, dest, base, 0);
<a name="l00380"></a>00380     } <span class="keywordflow">else</span> {
<a name="l00381"></a>00381         *uop++= <span class="keyword">new</span> MicroStrQBFpXImmUop(machInst, dest, base, 0);
<a name="l00382"></a>00382         *uop++ = <span class="keyword">new</span> MicroStrQTFpXImmUop(machInst, dest, base, 0);
<a name="l00383"></a>00383     }
<a name="l00384"></a>00384     *uop = <span class="keyword">new</span> MicroAddXiUop(machInst, base, base, imm);
<a name="l00385"></a>00385     (*uop)-&gt;setLastMicroop();
<a name="l00386"></a>00386     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;setFirstMicroop();
<a name="l00387"></a>00387 
<a name="l00388"></a>00388     <span class="keywordflow">for</span> (<a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *curUop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;
<a name="l00389"></a>00389             !(*curUop)-&gt;isLastMicroop(); curUop++) {
<a name="l00390"></a>00390         (*curUop)-&gt;setDelayedCommit();
<a name="l00391"></a>00391     }
<a name="l00392"></a>00392 }
<a name="l00393"></a>00393 
<a name="l00394"></a><a class="code" href="classArmISA_1_1BigFpMemPreOp.html#a005fd71c38baa24f7ccc300ee8377920">00394</a> <a class="code" href="classArmISA_1_1BigFpMemPreOp.html#a005fd71c38baa24f7ccc300ee8377920">BigFpMemPreOp::BigFpMemPreOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a> machInst,
<a name="l00395"></a>00395                              OpClass __opClass, <span class="keywordtype">bool</span> load, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> dest,
<a name="l00396"></a>00396                              <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>, int64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>) :
<a name="l00397"></a>00397     <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>(mnem, machInst, __opClass)
<a name="l00398"></a>00398 {
<a name="l00399"></a>00399     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = load ? 2 : 3;
<a name="l00400"></a>00400     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];
<a name="l00401"></a>00401 
<a name="l00402"></a>00402     <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *uop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;
<a name="l00403"></a>00403 
<a name="l00404"></a>00404     <span class="keywordflow">if</span> (load) {
<a name="l00405"></a>00405         *uop++ = <span class="keyword">new</span> MicroLdFp16Uop(machInst, dest, base, imm);
<a name="l00406"></a>00406     } <span class="keywordflow">else</span> {
<a name="l00407"></a>00407         *uop++ = <span class="keyword">new</span> MicroStrQBFpXImmUop(machInst, dest, base, imm);
<a name="l00408"></a>00408         *uop++ = <span class="keyword">new</span> MicroStrQTFpXImmUop(machInst, dest, base, imm);
<a name="l00409"></a>00409     }
<a name="l00410"></a>00410     *uop = <span class="keyword">new</span> MicroAddXiUop(machInst, base, base, imm);
<a name="l00411"></a>00411     (*uop)-&gt;setLastMicroop();
<a name="l00412"></a>00412     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;setFirstMicroop();
<a name="l00413"></a>00413 
<a name="l00414"></a>00414     <span class="keywordflow">for</span> (<a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *curUop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;
<a name="l00415"></a>00415             !(*curUop)-&gt;isLastMicroop(); curUop++) {
<a name="l00416"></a>00416         (*curUop)-&gt;setDelayedCommit();
<a name="l00417"></a>00417     }
<a name="l00418"></a>00418 }
<a name="l00419"></a>00419 
<a name="l00420"></a><a class="code" href="classArmISA_1_1BigFpMemRegOp.html#a8b86239d34663fbed0aa78fe412e25d4">00420</a> <a class="code" href="classArmISA_1_1BigFpMemRegOp.html#a8b86239d34663fbed0aa78fe412e25d4">BigFpMemRegOp::BigFpMemRegOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a> machInst,
<a name="l00421"></a>00421                              OpClass __opClass, <span class="keywordtype">bool</span> load, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> dest,
<a name="l00422"></a>00422                              <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>,
<a name="l00423"></a>00423                              <a class="code" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmExtendType</a> <a class="code" href="namespaceX86ISA.html#abd6d20afe8f06aa5708282b98f926658">type</a>, int64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>) :
<a name="l00424"></a>00424     <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>(mnem, machInst, __opClass)
<a name="l00425"></a>00425 {
<a name="l00426"></a>00426     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = load ? 1 : 2;
<a name="l00427"></a>00427     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];
<a name="l00428"></a>00428 
<a name="l00429"></a>00429     <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *uop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;
<a name="l00430"></a>00430 
<a name="l00431"></a>00431     <span class="keywordflow">if</span> (load) {
<a name="l00432"></a>00432         *uop = <span class="keyword">new</span> MicroLdFp16RegUop(machInst, dest, base,
<a name="l00433"></a>00433                                   offset, type, imm);
<a name="l00434"></a>00434     } <span class="keywordflow">else</span> {
<a name="l00435"></a>00435         *uop = <span class="keyword">new</span> MicroStrQBFpXRegUop(machInst, dest, base,
<a name="l00436"></a>00436                                        offset, type, imm);
<a name="l00437"></a>00437         (*uop)-&gt;setDelayedCommit();
<a name="l00438"></a>00438         *++uop = <span class="keyword">new</span> MicroStrQTFpXRegUop(machInst, dest, base,
<a name="l00439"></a>00439                                          offset, type, imm);
<a name="l00440"></a>00440     }
<a name="l00441"></a>00441 
<a name="l00442"></a>00442     (*uop)-&gt;setLastMicroop();
<a name="l00443"></a>00443     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;setFirstMicroop();
<a name="l00444"></a>00444 }
<a name="l00445"></a>00445 
<a name="l00446"></a><a class="code" href="classArmISA_1_1BigFpMemLitOp.html#a0a288e94025e6272d6f55d3edaad53e3">00446</a> <a class="code" href="classArmISA_1_1BigFpMemLitOp.html#a0a288e94025e6272d6f55d3edaad53e3">BigFpMemLitOp::BigFpMemLitOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a> machInst,
<a name="l00447"></a>00447                              OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> dest,
<a name="l00448"></a>00448                              int64_t <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>) :
<a name="l00449"></a>00449     <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>(mnem, machInst, __opClass)
<a name="l00450"></a>00450 {
<a name="l00451"></a>00451     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = 1;
<a name="l00452"></a>00452     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];
<a name="l00453"></a>00453 
<a name="l00454"></a>00454     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0] = <span class="keyword">new</span> MicroLdFp16LitUop(machInst, dest, imm);
<a name="l00455"></a>00455     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;setLastMicroop();
<a name="l00456"></a>00456     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;setFirstMicroop();
<a name="l00457"></a>00457 }
<a name="l00458"></a>00458 
<a name="l00459"></a><a class="code" href="classArmISA_1_1VldMultOp.html#aa48994069208f66ecd72e3922c598c9d">00459</a> <a class="code" href="classArmISA_1_1VldMultOp.html#aa48994069208f66ecd72e3922c598c9d">VldMultOp::VldMultOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a> machInst, OpClass __opClass,
<a name="l00460"></a>00460                      <span class="keywordtype">unsigned</span> elems, <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> vd, <span class="keywordtype">unsigned</span> regs,
<a name="l00461"></a>00461                      <span class="keywordtype">unsigned</span> inc, uint32_t size, uint32_t align, <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>) :
<a name="l00462"></a>00462     <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>(mnem, machInst, __opClass)
<a name="l00463"></a>00463 {
<a name="l00464"></a>00464     assert(regs &gt; 0 &amp;&amp; regs &lt;= 4);
<a name="l00465"></a>00465     assert(regs % elems == 0);
<a name="l00466"></a>00466 
<a name="l00467"></a>00467     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = (regs &gt; 2) ? 2 : 1;
<a name="l00468"></a>00468     <span class="keywordtype">bool</span> wb = (rm != 15);
<a name="l00469"></a>00469     <span class="keywordtype">bool</span> deinterleave = (elems &gt; 1);
<a name="l00470"></a>00470 
<a name="l00471"></a>00471     <span class="keywordflow">if</span> (wb) <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>++;
<a name="l00472"></a>00472     <span class="keywordflow">if</span> (deinterleave) <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += (regs / elems);
<a name="l00473"></a>00473     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];
<a name="l00474"></a>00474 
<a name="l00475"></a>00475     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> rMid = deinterleave ? <a class="code" href="namespaceArmISA.html#a89b232bddc21cd1c382ba6987b0875b8">NumFloatV7ArchRegs</a> : vd * 2;
<a name="l00476"></a>00476 
<a name="l00477"></a>00477     uint32_t noAlign = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a>;
<a name="l00478"></a>00478 
<a name="l00479"></a>00479     <span class="keywordtype">unsigned</span> uopIdx = 0;
<a name="l00480"></a>00480     <span class="keywordflow">switch</span> (regs) {
<a name="l00481"></a>00481       <span class="keywordflow">case</span> 4:
<a name="l00482"></a>00482         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMemInst&lt;MicroLdrNeon16Uop&gt;(
<a name="l00483"></a>00483                 size, machInst, rMid, rn, 0, align);
<a name="l00484"></a>00484         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMemInst&lt;MicroLdrNeon16Uop&gt;(
<a name="l00485"></a>00485                 size, machInst, rMid + 4, rn, 16, noAlign);
<a name="l00486"></a>00486         <span class="keywordflow">break</span>;
<a name="l00487"></a>00487       <span class="keywordflow">case</span> 3:
<a name="l00488"></a>00488         microOps[uopIdx++] = newNeonMemInst&lt;MicroLdrNeon16Uop&gt;(
<a name="l00489"></a>00489                 size, machInst, rMid, rn, 0, align);
<a name="l00490"></a>00490         microOps[uopIdx++] = newNeonMemInst&lt;MicroLdrNeon8Uop&gt;(
<a name="l00491"></a>00491                 size, machInst, rMid + 4, rn, 16, noAlign);
<a name="l00492"></a>00492         <span class="keywordflow">break</span>;
<a name="l00493"></a>00493       <span class="keywordflow">case</span> 2:
<a name="l00494"></a>00494         microOps[uopIdx++] = newNeonMemInst&lt;MicroLdrNeon16Uop&gt;(
<a name="l00495"></a>00495                 size, machInst, rMid, rn, 0, align);
<a name="l00496"></a>00496         <span class="keywordflow">break</span>;
<a name="l00497"></a>00497       <span class="keywordflow">case</span> 1:
<a name="l00498"></a>00498         microOps[uopIdx++] = newNeonMemInst&lt;MicroLdrNeon8Uop&gt;(
<a name="l00499"></a>00499                 size, machInst, rMid, rn, 0, align);
<a name="l00500"></a>00500         <span class="keywordflow">break</span>;
<a name="l00501"></a>00501       <span class="keywordflow">default</span>:
<a name="l00502"></a>00502         <span class="comment">// Unknown number of registers</span>
<a name="l00503"></a>00503         microOps[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00504"></a>00504     }
<a name="l00505"></a>00505     <span class="keywordflow">if</span> (wb) {
<a name="l00506"></a>00506         <span class="keywordflow">if</span> (rm != 15 &amp;&amp; rm != 13) {
<a name="l00507"></a>00507             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00508"></a>00508                 <span class="keyword">new</span> MicroAddUop(machInst, rn, rn, rm, 0, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329ad07fe055d93ce6992688447592639277">ArmISA::LSL</a>);
<a name="l00509"></a>00509         } <span class="keywordflow">else</span> {
<a name="l00510"></a>00510             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00511"></a>00511                 <span class="keyword">new</span> MicroAddiUop(machInst, rn, rn, regs * 8);
<a name="l00512"></a>00512         }
<a name="l00513"></a>00513     }
<a name="l00514"></a>00514     <span class="keywordflow">if</span> (deinterleave) {
<a name="l00515"></a>00515         <span class="keywordflow">switch</span> (elems) {
<a name="l00516"></a>00516           <span class="keywordflow">case</span> 4:
<a name="l00517"></a>00517             assert(regs == 4);
<a name="l00518"></a>00518             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroDeintNeon8Uop&gt;(
<a name="l00519"></a>00519                     size, machInst, vd * 2, rMid, inc * 2);
<a name="l00520"></a>00520             <span class="keywordflow">break</span>;
<a name="l00521"></a>00521           <span class="keywordflow">case</span> 3:
<a name="l00522"></a>00522             assert(regs == 3);
<a name="l00523"></a>00523             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroDeintNeon6Uop&gt;(
<a name="l00524"></a>00524                     size, machInst, vd * 2, rMid, inc * 2);
<a name="l00525"></a>00525             <span class="keywordflow">break</span>;
<a name="l00526"></a>00526           <span class="keywordflow">case</span> 2:
<a name="l00527"></a>00527             assert(regs == 4 || regs == 2);
<a name="l00528"></a>00528             <span class="keywordflow">if</span> (regs == 4) {
<a name="l00529"></a>00529                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroDeintNeon4Uop&gt;(
<a name="l00530"></a>00530                         size, machInst, vd * 2, rMid, inc * 2);
<a name="l00531"></a>00531                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroDeintNeon4Uop&gt;(
<a name="l00532"></a>00532                         size, machInst, vd * 2 + 2, rMid + 4, inc * 2);
<a name="l00533"></a>00533             } <span class="keywordflow">else</span> {
<a name="l00534"></a>00534                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroDeintNeon4Uop&gt;(
<a name="l00535"></a>00535                         size, machInst, vd * 2, rMid, inc * 2);
<a name="l00536"></a>00536             }
<a name="l00537"></a>00537             <span class="keywordflow">break</span>;
<a name="l00538"></a>00538           <span class="keywordflow">default</span>:
<a name="l00539"></a>00539             <span class="comment">// Bad number of elements to deinterleave</span>
<a name="l00540"></a>00540             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00541"></a>00541         }
<a name="l00542"></a>00542     }
<a name="l00543"></a>00543     assert(uopIdx == <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>);
<a name="l00544"></a>00544 
<a name="l00545"></a>00545     <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00546"></a>00546         <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a> * uopPtr = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a> *<span class="keyword">&gt;</span>(<a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].<a class="code" href="classRefCountingPtr.html#aa785d647c815cf333fa80d79a5a558c9" title="Directly access the pointer itself without taking a reference.">get</a>());
<a name="l00547"></a>00547         assert(uopPtr);
<a name="l00548"></a>00548         uopPtr-&gt;<a class="code" href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">setDelayedCommit</a>();
<a name="l00549"></a>00549     }
<a name="l00550"></a>00550     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;setFirstMicroop();
<a name="l00551"></a>00551     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[numMicroops - 1]-&gt;setLastMicroop();
<a name="l00552"></a>00552 }
<a name="l00553"></a>00553 
<a name="l00554"></a><a class="code" href="classArmISA_1_1VldSingleOp.html#a7c49692320e4e23c0efc7c4ca5141888">00554</a> <a class="code" href="classArmISA_1_1VldSingleOp.html#a7c49692320e4e23c0efc7c4ca5141888">VldSingleOp::VldSingleOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a> machInst,
<a name="l00555"></a>00555                          OpClass __opClass, <span class="keywordtype">bool</span> all, <span class="keywordtype">unsigned</span> elems,
<a name="l00556"></a>00556                          <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> vd, <span class="keywordtype">unsigned</span> regs,
<a name="l00557"></a>00557                          <span class="keywordtype">unsigned</span> inc, uint32_t size, uint32_t align,
<a name="l00558"></a>00558                          <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, <span class="keywordtype">unsigned</span> lane) :
<a name="l00559"></a>00559     <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>(mnem, machInst, __opClass)
<a name="l00560"></a>00560 {
<a name="l00561"></a>00561     assert(regs &gt; 0 &amp;&amp; regs &lt;= 4);
<a name="l00562"></a>00562     assert(regs % elems == 0);
<a name="l00563"></a>00563 
<a name="l00564"></a>00564     <span class="keywordtype">unsigned</span> eBytes = (1 &lt;&lt; size);
<a name="l00565"></a>00565     <span class="keywordtype">unsigned</span> loadSize = eBytes * elems;
<a name="l00566"></a>00566     <span class="keywordtype">unsigned</span> loadRegs <a class="code" href="namespaceArmISA.html#a7bca404a37e7db0156c4b14dad12c18f">M5_VAR_USED</a> = (loadSize + <span class="keyword">sizeof</span>(<a class="code" href="namespaceArmISA.html#a09d847770eae29d6fb61e67d42445cd6">FloatRegBits</a>) - 1) /
<a name="l00567"></a>00567                         <span class="keyword">sizeof</span>(<a class="code" href="namespaceArmISA.html#a09d847770eae29d6fb61e67d42445cd6">FloatRegBits</a>);
<a name="l00568"></a>00568 
<a name="l00569"></a>00569     assert(loadRegs &gt; 0 &amp;&amp; loadRegs &lt;= 4);
<a name="l00570"></a>00570 
<a name="l00571"></a>00571     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = 1;
<a name="l00572"></a>00572     <span class="keywordtype">bool</span> wb = (rm != 15);
<a name="l00573"></a>00573 
<a name="l00574"></a>00574     <span class="keywordflow">if</span> (wb) <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>++;
<a name="l00575"></a>00575     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += (regs / elems);
<a name="l00576"></a>00576     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];
<a name="l00577"></a>00577 
<a name="l00578"></a>00578     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> ufp0 = <a class="code" href="namespaceArmISA.html#a89b232bddc21cd1c382ba6987b0875b8">NumFloatV7ArchRegs</a>;
<a name="l00579"></a>00579 
<a name="l00580"></a>00580     <span class="keywordtype">unsigned</span> uopIdx = 0;
<a name="l00581"></a>00581     <span class="keywordflow">switch</span> (loadSize) {
<a name="l00582"></a>00582       <span class="keywordflow">case</span> 1:
<a name="l00583"></a>00583         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon1Uop&lt;uint8_t&gt;(
<a name="l00584"></a>00584                 machInst, ufp0, rn, 0, align);
<a name="l00585"></a>00585         <span class="keywordflow">break</span>;
<a name="l00586"></a>00586       <span class="keywordflow">case</span> 2:
<a name="l00587"></a>00587         <span class="keywordflow">if</span> (eBytes == 2) {
<a name="l00588"></a>00588             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon2Uop&lt;uint16_t&gt;(
<a name="l00589"></a>00589                     machInst, ufp0, rn, 0, align);
<a name="l00590"></a>00590         } <span class="keywordflow">else</span> {
<a name="l00591"></a>00591             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon2Uop&lt;uint8_t&gt;(
<a name="l00592"></a>00592                     machInst, ufp0, rn, 0, align);
<a name="l00593"></a>00593         }
<a name="l00594"></a>00594         <span class="keywordflow">break</span>;
<a name="l00595"></a>00595       <span class="keywordflow">case</span> 3:
<a name="l00596"></a>00596         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon3Uop&lt;uint8_t&gt;(
<a name="l00597"></a>00597                 machInst, ufp0, rn, 0, align);
<a name="l00598"></a>00598         <span class="keywordflow">break</span>;
<a name="l00599"></a>00599       <span class="keywordflow">case</span> 4:
<a name="l00600"></a>00600         <span class="keywordflow">switch</span> (eBytes) {
<a name="l00601"></a>00601           <span class="keywordflow">case</span> 1:
<a name="l00602"></a>00602             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon4Uop&lt;uint8_t&gt;(
<a name="l00603"></a>00603                     machInst, ufp0, rn, 0, align);
<a name="l00604"></a>00604             <span class="keywordflow">break</span>;
<a name="l00605"></a>00605           <span class="keywordflow">case</span> 2:
<a name="l00606"></a>00606             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon4Uop&lt;uint16_t&gt;(
<a name="l00607"></a>00607                     machInst, ufp0, rn, 0, align);
<a name="l00608"></a>00608             <span class="keywordflow">break</span>;
<a name="l00609"></a>00609           <span class="keywordflow">case</span> 4:
<a name="l00610"></a>00610             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon4Uop&lt;uint32_t&gt;(
<a name="l00611"></a>00611                     machInst, ufp0, rn, 0, align);
<a name="l00612"></a>00612             <span class="keywordflow">break</span>;
<a name="l00613"></a>00613         }
<a name="l00614"></a>00614         <span class="keywordflow">break</span>;
<a name="l00615"></a>00615       <span class="keywordflow">case</span> 6:
<a name="l00616"></a>00616         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon6Uop&lt;uint16_t&gt;(
<a name="l00617"></a>00617                 machInst, ufp0, rn, 0, align);
<a name="l00618"></a>00618         <span class="keywordflow">break</span>;
<a name="l00619"></a>00619       <span class="keywordflow">case</span> 8:
<a name="l00620"></a>00620         <span class="keywordflow">switch</span> (eBytes) {
<a name="l00621"></a>00621           <span class="keywordflow">case</span> 2:
<a name="l00622"></a>00622             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon8Uop&lt;uint16_t&gt;(
<a name="l00623"></a>00623                     machInst, ufp0, rn, 0, align);
<a name="l00624"></a>00624             <span class="keywordflow">break</span>;
<a name="l00625"></a>00625           <span class="keywordflow">case</span> 4:
<a name="l00626"></a>00626             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon8Uop&lt;uint32_t&gt;(
<a name="l00627"></a>00627                     machInst, ufp0, rn, 0, align);
<a name="l00628"></a>00628             <span class="keywordflow">break</span>;
<a name="l00629"></a>00629         }
<a name="l00630"></a>00630         <span class="keywordflow">break</span>;
<a name="l00631"></a>00631       <span class="keywordflow">case</span> 12:
<a name="l00632"></a>00632         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon12Uop&lt;uint32_t&gt;(
<a name="l00633"></a>00633                 machInst, ufp0, rn, 0, align);
<a name="l00634"></a>00634         <span class="keywordflow">break</span>;
<a name="l00635"></a>00635       <span class="keywordflow">case</span> 16:
<a name="l00636"></a>00636         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroLdrNeon16Uop&lt;uint32_t&gt;(
<a name="l00637"></a>00637                 machInst, ufp0, rn, 0, align);
<a name="l00638"></a>00638         <span class="keywordflow">break</span>;
<a name="l00639"></a>00639       <span class="keywordflow">default</span>:
<a name="l00640"></a>00640         <span class="comment">// Unrecognized load size</span>
<a name="l00641"></a>00641         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00642"></a>00642     }
<a name="l00643"></a>00643     <span class="keywordflow">if</span> (wb) {
<a name="l00644"></a>00644         <span class="keywordflow">if</span> (rm != 15 &amp;&amp; rm != 13) {
<a name="l00645"></a>00645             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00646"></a>00646                 <span class="keyword">new</span> MicroAddUop(machInst, rn, rn, rm, 0, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329ad07fe055d93ce6992688447592639277">ArmISA::LSL</a>);
<a name="l00647"></a>00647         } <span class="keywordflow">else</span> {
<a name="l00648"></a>00648             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00649"></a>00649                 <span class="keyword">new</span> MicroAddiUop(machInst, rn, rn, loadSize);
<a name="l00650"></a>00650         }
<a name="l00651"></a>00651     }
<a name="l00652"></a>00652     <span class="keywordflow">switch</span> (elems) {
<a name="l00653"></a>00653       <span class="keywordflow">case</span> 4:
<a name="l00654"></a>00654         assert(regs == 4);
<a name="l00655"></a>00655         <span class="keywordflow">switch</span> (size) {
<a name="l00656"></a>00656           <span class="keywordflow">case</span> 0:
<a name="l00657"></a>00657             <span class="keywordflow">if</span> (all) {
<a name="l00658"></a>00658                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon2to8Uop&lt;uint8_t&gt;(
<a name="l00659"></a>00659                         machInst, vd * 2, ufp0, inc * 2);
<a name="l00660"></a>00660             } <span class="keywordflow">else</span> {
<a name="l00661"></a>00661                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon2to8Uop&lt;uint8_t&gt;(
<a name="l00662"></a>00662                         machInst, vd * 2, ufp0, inc * 2, lane);
<a name="l00663"></a>00663             }
<a name="l00664"></a>00664             <span class="keywordflow">break</span>;
<a name="l00665"></a>00665           <span class="keywordflow">case</span> 1:
<a name="l00666"></a>00666             <span class="keywordflow">if</span> (all) {
<a name="l00667"></a>00667                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon2to8Uop&lt;uint16_t&gt;(
<a name="l00668"></a>00668                         machInst, vd * 2, ufp0, inc * 2);
<a name="l00669"></a>00669             } <span class="keywordflow">else</span> {
<a name="l00670"></a>00670                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon2to8Uop&lt;uint16_t&gt;(
<a name="l00671"></a>00671                         machInst, vd * 2, ufp0, inc * 2, lane);
<a name="l00672"></a>00672             }
<a name="l00673"></a>00673             <span class="keywordflow">break</span>;
<a name="l00674"></a>00674           <span class="keywordflow">case</span> 2:
<a name="l00675"></a>00675             <span class="keywordflow">if</span> (all) {
<a name="l00676"></a>00676                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon4to8Uop&lt;uint32_t&gt;(
<a name="l00677"></a>00677                         machInst, vd * 2, ufp0, inc * 2);
<a name="l00678"></a>00678             } <span class="keywordflow">else</span> {
<a name="l00679"></a>00679                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon4to8Uop&lt;uint32_t&gt;(
<a name="l00680"></a>00680                         machInst, vd * 2, ufp0, inc * 2, lane);
<a name="l00681"></a>00681             }
<a name="l00682"></a>00682             <span class="keywordflow">break</span>;
<a name="l00683"></a>00683           <span class="keywordflow">default</span>:
<a name="l00684"></a>00684             <span class="comment">// Bad size</span>
<a name="l00685"></a>00685             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00686"></a>00686             <span class="keywordflow">break</span>;
<a name="l00687"></a>00687         }
<a name="l00688"></a>00688         <span class="keywordflow">break</span>;
<a name="l00689"></a>00689       <span class="keywordflow">case</span> 3:
<a name="l00690"></a>00690         assert(regs == 3);
<a name="l00691"></a>00691         <span class="keywordflow">switch</span> (size) {
<a name="l00692"></a>00692           <span class="keywordflow">case</span> 0:
<a name="l00693"></a>00693             <span class="keywordflow">if</span> (all) {
<a name="l00694"></a>00694                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon2to6Uop&lt;uint8_t&gt;(
<a name="l00695"></a>00695                         machInst, vd * 2, ufp0, inc * 2);
<a name="l00696"></a>00696             } <span class="keywordflow">else</span> {
<a name="l00697"></a>00697                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon2to6Uop&lt;uint8_t&gt;(
<a name="l00698"></a>00698                         machInst, vd * 2, ufp0, inc * 2, lane);
<a name="l00699"></a>00699             }
<a name="l00700"></a>00700             <span class="keywordflow">break</span>;
<a name="l00701"></a>00701           <span class="keywordflow">case</span> 1:
<a name="l00702"></a>00702             <span class="keywordflow">if</span> (all) {
<a name="l00703"></a>00703                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon2to6Uop&lt;uint16_t&gt;(
<a name="l00704"></a>00704                         machInst, vd * 2, ufp0, inc * 2);
<a name="l00705"></a>00705             } <span class="keywordflow">else</span> {
<a name="l00706"></a>00706                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon2to6Uop&lt;uint16_t&gt;(
<a name="l00707"></a>00707                         machInst, vd * 2, ufp0, inc * 2, lane);
<a name="l00708"></a>00708             }
<a name="l00709"></a>00709             <span class="keywordflow">break</span>;
<a name="l00710"></a>00710           <span class="keywordflow">case</span> 2:
<a name="l00711"></a>00711             <span class="keywordflow">if</span> (all) {
<a name="l00712"></a>00712                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon4to6Uop&lt;uint32_t&gt;(
<a name="l00713"></a>00713                         machInst, vd * 2, ufp0, inc * 2);
<a name="l00714"></a>00714             } <span class="keywordflow">else</span> {
<a name="l00715"></a>00715                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon4to6Uop&lt;uint32_t&gt;(
<a name="l00716"></a>00716                         machInst, vd * 2, ufp0, inc * 2, lane);
<a name="l00717"></a>00717             }
<a name="l00718"></a>00718             <span class="keywordflow">break</span>;
<a name="l00719"></a>00719           <span class="keywordflow">default</span>:
<a name="l00720"></a>00720             <span class="comment">// Bad size</span>
<a name="l00721"></a>00721             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00722"></a>00722             <span class="keywordflow">break</span>;
<a name="l00723"></a>00723         }
<a name="l00724"></a>00724         <span class="keywordflow">break</span>;
<a name="l00725"></a>00725       <span class="keywordflow">case</span> 2:
<a name="l00726"></a>00726         assert(regs == 2);
<a name="l00727"></a>00727         assert(loadRegs &lt;= 2);
<a name="l00728"></a>00728         <span class="keywordflow">switch</span> (size) {
<a name="l00729"></a>00729           <span class="keywordflow">case</span> 0:
<a name="l00730"></a>00730             <span class="keywordflow">if</span> (all) {
<a name="l00731"></a>00731                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon2to4Uop&lt;uint8_t&gt;(
<a name="l00732"></a>00732                         machInst, vd * 2, ufp0, inc * 2);
<a name="l00733"></a>00733             } <span class="keywordflow">else</span> {
<a name="l00734"></a>00734                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon2to4Uop&lt;uint8_t&gt;(
<a name="l00735"></a>00735                         machInst, vd * 2, ufp0, inc * 2, lane);
<a name="l00736"></a>00736             }
<a name="l00737"></a>00737             <span class="keywordflow">break</span>;
<a name="l00738"></a>00738           <span class="keywordflow">case</span> 1:
<a name="l00739"></a>00739             <span class="keywordflow">if</span> (all) {
<a name="l00740"></a>00740                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon2to4Uop&lt;uint16_t&gt;(
<a name="l00741"></a>00741                         machInst, vd * 2, ufp0, inc * 2);
<a name="l00742"></a>00742             } <span class="keywordflow">else</span> {
<a name="l00743"></a>00743                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon2to4Uop&lt;uint16_t&gt;(
<a name="l00744"></a>00744                         machInst, vd * 2, ufp0, inc * 2, lane);
<a name="l00745"></a>00745             }
<a name="l00746"></a>00746             <span class="keywordflow">break</span>;
<a name="l00747"></a>00747           <span class="keywordflow">case</span> 2:
<a name="l00748"></a>00748             <span class="keywordflow">if</span> (all) {
<a name="l00749"></a>00749                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackAllNeon2to4Uop&lt;uint32_t&gt;(
<a name="l00750"></a>00750                         machInst, vd * 2, ufp0, inc * 2);
<a name="l00751"></a>00751             } <span class="keywordflow">else</span> {
<a name="l00752"></a>00752                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon2to4Uop&lt;uint32_t&gt;(
<a name="l00753"></a>00753                         machInst, vd * 2, ufp0, inc * 2, lane);
<a name="l00754"></a>00754             }
<a name="l00755"></a>00755             <span class="keywordflow">break</span>;
<a name="l00756"></a>00756           <span class="keywordflow">default</span>:
<a name="l00757"></a>00757             <span class="comment">// Bad size</span>
<a name="l00758"></a>00758             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00759"></a>00759             <span class="keywordflow">break</span>;
<a name="l00760"></a>00760         }
<a name="l00761"></a>00761         <span class="keywordflow">break</span>;
<a name="l00762"></a>00762       <span class="keywordflow">case</span> 1:
<a name="l00763"></a>00763         assert(regs == 1 || (all &amp;&amp; regs == 2));
<a name="l00764"></a>00764         assert(loadRegs &lt;= 2);
<a name="l00765"></a>00765         <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a> = 0; <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a> &lt; regs; <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>++) {
<a name="l00766"></a>00766             <span class="keywordflow">switch</span> (size) {
<a name="l00767"></a>00767               <span class="keywordflow">case</span> 0:
<a name="l00768"></a>00768                 <span class="keywordflow">if</span> (all) {
<a name="l00769"></a>00769                     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00770"></a>00770                         <span class="keyword">new</span> MicroUnpackAllNeon2to2Uop&lt;uint8_t&gt;(
<a name="l00771"></a>00771                             machInst, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, ufp0, inc * 2);
<a name="l00772"></a>00772                 } <span class="keywordflow">else</span> {
<a name="l00773"></a>00773                     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00774"></a>00774                         <span class="keyword">new</span> MicroUnpackNeon2to2Uop&lt;uint8_t&gt;(
<a name="l00775"></a>00775                             machInst, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, ufp0, inc * 2, lane);
<a name="l00776"></a>00776                 }
<a name="l00777"></a>00777                 <span class="keywordflow">break</span>;
<a name="l00778"></a>00778               <span class="keywordflow">case</span> 1:
<a name="l00779"></a>00779                 <span class="keywordflow">if</span> (all) {
<a name="l00780"></a>00780                     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00781"></a>00781                         <span class="keyword">new</span> MicroUnpackAllNeon2to2Uop&lt;uint16_t&gt;(
<a name="l00782"></a>00782                             machInst, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, ufp0, inc * 2);
<a name="l00783"></a>00783                 } <span class="keywordflow">else</span> {
<a name="l00784"></a>00784                     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00785"></a>00785                         <span class="keyword">new</span> MicroUnpackNeon2to2Uop&lt;uint16_t&gt;(
<a name="l00786"></a>00786                             machInst, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, ufp0, inc * 2, lane);
<a name="l00787"></a>00787                 }
<a name="l00788"></a>00788                 <span class="keywordflow">break</span>;
<a name="l00789"></a>00789               <span class="keywordflow">case</span> 2:
<a name="l00790"></a>00790                 <span class="keywordflow">if</span> (all) {
<a name="l00791"></a>00791                     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00792"></a>00792                         <span class="keyword">new</span> MicroUnpackAllNeon2to2Uop&lt;uint32_t&gt;(
<a name="l00793"></a>00793                             machInst, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, ufp0, inc * 2);
<a name="l00794"></a>00794                 } <span class="keywordflow">else</span> {
<a name="l00795"></a>00795                     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00796"></a>00796                         <span class="keyword">new</span> MicroUnpackNeon2to2Uop&lt;uint32_t&gt;(
<a name="l00797"></a>00797                             machInst, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, ufp0, inc * 2, lane);
<a name="l00798"></a>00798                 }
<a name="l00799"></a>00799                 <span class="keywordflow">break</span>;
<a name="l00800"></a>00800               <span class="keywordflow">default</span>:
<a name="l00801"></a>00801                 <span class="comment">// Bad size</span>
<a name="l00802"></a>00802                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00803"></a>00803                 <span class="keywordflow">break</span>;
<a name="l00804"></a>00804             }
<a name="l00805"></a>00805         }
<a name="l00806"></a>00806         <span class="keywordflow">break</span>;
<a name="l00807"></a>00807       <span class="keywordflow">default</span>:
<a name="l00808"></a>00808         <span class="comment">// Bad number of elements to unpack</span>
<a name="l00809"></a>00809         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00810"></a>00810     }
<a name="l00811"></a>00811     assert(uopIdx == <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>);
<a name="l00812"></a>00812 
<a name="l00813"></a>00813     <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00814"></a>00814         <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a> * uopPtr = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a> *<span class="keyword">&gt;</span>(<a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].<a class="code" href="classRefCountingPtr.html#aa785d647c815cf333fa80d79a5a558c9" title="Directly access the pointer itself without taking a reference.">get</a>());
<a name="l00815"></a>00815         assert(uopPtr);
<a name="l00816"></a>00816         uopPtr-&gt;<a class="code" href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">setDelayedCommit</a>();
<a name="l00817"></a>00817     }
<a name="l00818"></a>00818     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;setFirstMicroop();
<a name="l00819"></a>00819     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[numMicroops - 1]-&gt;setLastMicroop();
<a name="l00820"></a>00820 }
<a name="l00821"></a>00821 
<a name="l00822"></a><a class="code" href="classArmISA_1_1VstMultOp.html#a58178d5efbb09d68f81914af015e3a8d">00822</a> <a class="code" href="classArmISA_1_1VstMultOp.html#a58178d5efbb09d68f81914af015e3a8d">VstMultOp::VstMultOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a> machInst, OpClass __opClass,
<a name="l00823"></a>00823                      <span class="keywordtype">unsigned</span> elems, <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> vd, <span class="keywordtype">unsigned</span> regs,
<a name="l00824"></a>00824                      <span class="keywordtype">unsigned</span> inc, uint32_t size, uint32_t align, <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>) :
<a name="l00825"></a>00825     <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>(mnem, machInst, __opClass)
<a name="l00826"></a>00826 {
<a name="l00827"></a>00827     assert(regs &gt; 0 &amp;&amp; regs &lt;= 4);
<a name="l00828"></a>00828     assert(regs % elems == 0);
<a name="l00829"></a>00829 
<a name="l00830"></a>00830     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = (regs &gt; 2) ? 2 : 1;
<a name="l00831"></a>00831     <span class="keywordtype">bool</span> wb = (rm != 15);
<a name="l00832"></a>00832     <span class="keywordtype">bool</span> interleave = (elems &gt; 1);
<a name="l00833"></a>00833 
<a name="l00834"></a>00834     <span class="keywordflow">if</span> (wb) <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>++;
<a name="l00835"></a>00835     <span class="keywordflow">if</span> (interleave) <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += (regs / elems);
<a name="l00836"></a>00836     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];
<a name="l00837"></a>00837 
<a name="l00838"></a>00838     uint32_t noAlign = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a>;
<a name="l00839"></a>00839 
<a name="l00840"></a>00840     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> rMid = interleave ? <a class="code" href="namespaceArmISA.html#a89b232bddc21cd1c382ba6987b0875b8">NumFloatV7ArchRegs</a> : vd * 2;
<a name="l00841"></a>00841 
<a name="l00842"></a>00842     <span class="keywordtype">unsigned</span> uopIdx = 0;
<a name="l00843"></a>00843     <span class="keywordflow">if</span> (interleave) {
<a name="l00844"></a>00844         <span class="keywordflow">switch</span> (elems) {
<a name="l00845"></a>00845           <span class="keywordflow">case</span> 4:
<a name="l00846"></a>00846             assert(regs == 4);
<a name="l00847"></a>00847             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroInterNeon8Uop&gt;(
<a name="l00848"></a>00848                     size, machInst, rMid, vd * 2, inc * 2);
<a name="l00849"></a>00849             <span class="keywordflow">break</span>;
<a name="l00850"></a>00850           <span class="keywordflow">case</span> 3:
<a name="l00851"></a>00851             assert(regs == 3);
<a name="l00852"></a>00852             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroInterNeon6Uop&gt;(
<a name="l00853"></a>00853                     size, machInst, rMid, vd * 2, inc * 2);
<a name="l00854"></a>00854             <span class="keywordflow">break</span>;
<a name="l00855"></a>00855           <span class="keywordflow">case</span> 2:
<a name="l00856"></a>00856             assert(regs == 4 || regs == 2);
<a name="l00857"></a>00857             <span class="keywordflow">if</span> (regs == 4) {
<a name="l00858"></a>00858                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroInterNeon4Uop&gt;(
<a name="l00859"></a>00859                         size, machInst, rMid, vd * 2, inc * 2);
<a name="l00860"></a>00860                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroInterNeon4Uop&gt;(
<a name="l00861"></a>00861                         size, machInst, rMid + 4, vd * 2 + 2, inc * 2);
<a name="l00862"></a>00862             } <span class="keywordflow">else</span> {
<a name="l00863"></a>00863                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMixInst&lt;MicroInterNeon4Uop&gt;(
<a name="l00864"></a>00864                         size, machInst, rMid, vd * 2, inc * 2);
<a name="l00865"></a>00865             }
<a name="l00866"></a>00866             <span class="keywordflow">break</span>;
<a name="l00867"></a>00867           <span class="keywordflow">default</span>:
<a name="l00868"></a>00868             <span class="comment">// Bad number of elements to interleave</span>
<a name="l00869"></a>00869             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00870"></a>00870         }
<a name="l00871"></a>00871     }
<a name="l00872"></a>00872     <span class="keywordflow">switch</span> (regs) {
<a name="l00873"></a>00873       <span class="keywordflow">case</span> 4:
<a name="l00874"></a>00874         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMemInst&lt;MicroStrNeon16Uop&gt;(
<a name="l00875"></a>00875                 size, machInst, rMid, rn, 0, align);
<a name="l00876"></a>00876         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = newNeonMemInst&lt;MicroStrNeon16Uop&gt;(
<a name="l00877"></a>00877                 size, machInst, rMid + 4, rn, 16, noAlign);
<a name="l00878"></a>00878         <span class="keywordflow">break</span>;
<a name="l00879"></a>00879       <span class="keywordflow">case</span> 3:
<a name="l00880"></a>00880         microOps[uopIdx++] = newNeonMemInst&lt;MicroStrNeon16Uop&gt;(
<a name="l00881"></a>00881                 size, machInst, rMid, rn, 0, align);
<a name="l00882"></a>00882         microOps[uopIdx++] = newNeonMemInst&lt;MicroStrNeon8Uop&gt;(
<a name="l00883"></a>00883                 size, machInst, rMid + 4, rn, 16, noAlign);
<a name="l00884"></a>00884         <span class="keywordflow">break</span>;
<a name="l00885"></a>00885       <span class="keywordflow">case</span> 2:
<a name="l00886"></a>00886         microOps[uopIdx++] = newNeonMemInst&lt;MicroStrNeon16Uop&gt;(
<a name="l00887"></a>00887                 size, machInst, rMid, rn, 0, align);
<a name="l00888"></a>00888         <span class="keywordflow">break</span>;
<a name="l00889"></a>00889       <span class="keywordflow">case</span> 1:
<a name="l00890"></a>00890         microOps[uopIdx++] = newNeonMemInst&lt;MicroStrNeon8Uop&gt;(
<a name="l00891"></a>00891                 size, machInst, rMid, rn, 0, align);
<a name="l00892"></a>00892         <span class="keywordflow">break</span>;
<a name="l00893"></a>00893       <span class="keywordflow">default</span>:
<a name="l00894"></a>00894         <span class="comment">// Unknown number of registers</span>
<a name="l00895"></a>00895         microOps[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00896"></a>00896     }
<a name="l00897"></a>00897     <span class="keywordflow">if</span> (wb) {
<a name="l00898"></a>00898         <span class="keywordflow">if</span> (rm != 15 &amp;&amp; rm != 13) {
<a name="l00899"></a>00899             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00900"></a>00900                 <span class="keyword">new</span> MicroAddUop(machInst, rn, rn, rm, 0, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329ad07fe055d93ce6992688447592639277">ArmISA::LSL</a>);
<a name="l00901"></a>00901         } <span class="keywordflow">else</span> {
<a name="l00902"></a>00902             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l00903"></a>00903                 <span class="keyword">new</span> MicroAddiUop(machInst, rn, rn, regs * 8);
<a name="l00904"></a>00904         }
<a name="l00905"></a>00905     }
<a name="l00906"></a>00906     assert(uopIdx == <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>);
<a name="l00907"></a>00907 
<a name="l00908"></a>00908     <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00909"></a>00909         <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a> * uopPtr = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a> *<span class="keyword">&gt;</span>(<a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].<a class="code" href="classRefCountingPtr.html#aa785d647c815cf333fa80d79a5a558c9" title="Directly access the pointer itself without taking a reference.">get</a>());
<a name="l00910"></a>00910         assert(uopPtr);
<a name="l00911"></a>00911         uopPtr-&gt;<a class="code" href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">setDelayedCommit</a>();
<a name="l00912"></a>00912     }
<a name="l00913"></a>00913     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;setFirstMicroop();
<a name="l00914"></a>00914     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[numMicroops - 1]-&gt;setLastMicroop();
<a name="l00915"></a>00915 }
<a name="l00916"></a>00916 
<a name="l00917"></a><a class="code" href="classArmISA_1_1VstSingleOp.html#a40b5c06049a0add73c10b8095f85a364">00917</a> <a class="code" href="classArmISA_1_1VstSingleOp.html#a40b5c06049a0add73c10b8095f85a364">VstSingleOp::VstSingleOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a> machInst,
<a name="l00918"></a>00918                          OpClass __opClass, <span class="keywordtype">bool</span> all, <span class="keywordtype">unsigned</span> elems,
<a name="l00919"></a>00919                          <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> vd, <span class="keywordtype">unsigned</span> regs,
<a name="l00920"></a>00920                          <span class="keywordtype">unsigned</span> inc, uint32_t size, uint32_t align,
<a name="l00921"></a>00921                          <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, <span class="keywordtype">unsigned</span> lane) :
<a name="l00922"></a>00922     <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>(mnem, machInst, __opClass)
<a name="l00923"></a>00923 {
<a name="l00924"></a>00924     assert(!all);
<a name="l00925"></a>00925     assert(regs &gt; 0 &amp;&amp; regs &lt;= 4);
<a name="l00926"></a>00926     assert(regs % elems == 0);
<a name="l00927"></a>00927 
<a name="l00928"></a>00928     <span class="keywordtype">unsigned</span> eBytes = (1 &lt;&lt; size);
<a name="l00929"></a>00929     <span class="keywordtype">unsigned</span> storeSize = eBytes * elems;
<a name="l00930"></a>00930     <span class="keywordtype">unsigned</span> storeRegs <a class="code" href="namespaceArmISA.html#a7bca404a37e7db0156c4b14dad12c18f">M5_VAR_USED</a> = (storeSize + <span class="keyword">sizeof</span>(<a class="code" href="namespaceArmISA.html#a09d847770eae29d6fb61e67d42445cd6">FloatRegBits</a>) - 1) /
<a name="l00931"></a>00931                          <span class="keyword">sizeof</span>(<a class="code" href="namespaceArmISA.html#a09d847770eae29d6fb61e67d42445cd6">FloatRegBits</a>);
<a name="l00932"></a>00932 
<a name="l00933"></a>00933     assert(storeRegs &gt; 0 &amp;&amp; storeRegs &lt;= 4);
<a name="l00934"></a>00934 
<a name="l00935"></a>00935     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = 1;
<a name="l00936"></a>00936     <span class="keywordtype">bool</span> wb = (rm != 15);
<a name="l00937"></a>00937 
<a name="l00938"></a>00938     <span class="keywordflow">if</span> (wb) <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>++;
<a name="l00939"></a>00939     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += (regs / elems);
<a name="l00940"></a>00940     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];
<a name="l00941"></a>00941 
<a name="l00942"></a>00942     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> ufp0 = <a class="code" href="namespaceArmISA.html#a89b232bddc21cd1c382ba6987b0875b8">NumFloatV7ArchRegs</a>;
<a name="l00943"></a>00943 
<a name="l00944"></a>00944     <span class="keywordtype">unsigned</span> uopIdx = 0;
<a name="l00945"></a>00945     <span class="keywordflow">switch</span> (elems) {
<a name="l00946"></a>00946       <span class="keywordflow">case</span> 4:
<a name="l00947"></a>00947         assert(regs == 4);
<a name="l00948"></a>00948         <span class="keywordflow">switch</span> (size) {
<a name="l00949"></a>00949           <span class="keywordflow">case</span> 0:
<a name="l00950"></a>00950             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon8to2Uop&lt;uint8_t&gt;(
<a name="l00951"></a>00951                     machInst, ufp0, vd * 2, inc * 2, lane);
<a name="l00952"></a>00952             <span class="keywordflow">break</span>;
<a name="l00953"></a>00953           <span class="keywordflow">case</span> 1:
<a name="l00954"></a>00954             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon8to2Uop&lt;uint16_t&gt;(
<a name="l00955"></a>00955                     machInst, ufp0, vd * 2, inc * 2, lane);
<a name="l00956"></a>00956             <span class="keywordflow">break</span>;
<a name="l00957"></a>00957           <span class="keywordflow">case</span> 2:
<a name="l00958"></a>00958             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon8to4Uop&lt;uint32_t&gt;(
<a name="l00959"></a>00959                     machInst, ufp0, vd * 2, inc * 2, lane);
<a name="l00960"></a>00960             <span class="keywordflow">break</span>;
<a name="l00961"></a>00961           <span class="keywordflow">default</span>:
<a name="l00962"></a>00962             <span class="comment">// Bad size</span>
<a name="l00963"></a>00963             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00964"></a>00964             <span class="keywordflow">break</span>;
<a name="l00965"></a>00965         }
<a name="l00966"></a>00966         <span class="keywordflow">break</span>;
<a name="l00967"></a>00967       <span class="keywordflow">case</span> 3:
<a name="l00968"></a>00968         assert(regs == 3);
<a name="l00969"></a>00969         <span class="keywordflow">switch</span> (size) {
<a name="l00970"></a>00970           <span class="keywordflow">case</span> 0:
<a name="l00971"></a>00971             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon6to2Uop&lt;uint8_t&gt;(
<a name="l00972"></a>00972                     machInst, ufp0, vd * 2, inc * 2, lane);
<a name="l00973"></a>00973             <span class="keywordflow">break</span>;
<a name="l00974"></a>00974           <span class="keywordflow">case</span> 1:
<a name="l00975"></a>00975             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon6to2Uop&lt;uint16_t&gt;(
<a name="l00976"></a>00976                     machInst, ufp0, vd * 2, inc * 2, lane);
<a name="l00977"></a>00977             <span class="keywordflow">break</span>;
<a name="l00978"></a>00978           <span class="keywordflow">case</span> 2:
<a name="l00979"></a>00979             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon6to4Uop&lt;uint32_t&gt;(
<a name="l00980"></a>00980                     machInst, ufp0, vd * 2, inc * 2, lane);
<a name="l00981"></a>00981             <span class="keywordflow">break</span>;
<a name="l00982"></a>00982           <span class="keywordflow">default</span>:
<a name="l00983"></a>00983             <span class="comment">// Bad size</span>
<a name="l00984"></a>00984             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l00985"></a>00985             <span class="keywordflow">break</span>;
<a name="l00986"></a>00986         }
<a name="l00987"></a>00987         <span class="keywordflow">break</span>;
<a name="l00988"></a>00988       <span class="keywordflow">case</span> 2:
<a name="l00989"></a>00989         assert(regs == 2);
<a name="l00990"></a>00990         assert(storeRegs &lt;= 2);
<a name="l00991"></a>00991         <span class="keywordflow">switch</span> (size) {
<a name="l00992"></a>00992           <span class="keywordflow">case</span> 0:
<a name="l00993"></a>00993             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon4to2Uop&lt;uint8_t&gt;(
<a name="l00994"></a>00994                     machInst, ufp0, vd * 2, inc * 2, lane);
<a name="l00995"></a>00995             <span class="keywordflow">break</span>;
<a name="l00996"></a>00996           <span class="keywordflow">case</span> 1:
<a name="l00997"></a>00997             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon4to2Uop&lt;uint16_t&gt;(
<a name="l00998"></a>00998                     machInst, ufp0, vd * 2, inc * 2, lane);
<a name="l00999"></a>00999             <span class="keywordflow">break</span>;
<a name="l01000"></a>01000           <span class="keywordflow">case</span> 2:
<a name="l01001"></a>01001             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon4to2Uop&lt;uint32_t&gt;(
<a name="l01002"></a>01002                     machInst, ufp0, vd * 2, inc * 2, lane);
<a name="l01003"></a>01003             <span class="keywordflow">break</span>;
<a name="l01004"></a>01004           <span class="keywordflow">default</span>:
<a name="l01005"></a>01005             <span class="comment">// Bad size</span>
<a name="l01006"></a>01006             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l01007"></a>01007             <span class="keywordflow">break</span>;
<a name="l01008"></a>01008         }
<a name="l01009"></a>01009         <span class="keywordflow">break</span>;
<a name="l01010"></a>01010       <span class="keywordflow">case</span> 1:
<a name="l01011"></a>01011         assert(regs == 1 || (all &amp;&amp; regs == 2));
<a name="l01012"></a>01012         assert(storeRegs &lt;= 2);
<a name="l01013"></a>01013         <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a> = 0; <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a> &lt; regs; <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>++) {
<a name="l01014"></a>01014             <span class="keywordflow">switch</span> (size) {
<a name="l01015"></a>01015               <span class="keywordflow">case</span> 0:
<a name="l01016"></a>01016                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon2to2Uop&lt;uint8_t&gt;(
<a name="l01017"></a>01017                         machInst, ufp0, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, inc * 2, lane);
<a name="l01018"></a>01018                 <span class="keywordflow">break</span>;
<a name="l01019"></a>01019               <span class="keywordflow">case</span> 1:
<a name="l01020"></a>01020                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon2to2Uop&lt;uint16_t&gt;(
<a name="l01021"></a>01021                         machInst, ufp0, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, inc * 2, lane);
<a name="l01022"></a>01022                 <span class="keywordflow">break</span>;
<a name="l01023"></a>01023               <span class="keywordflow">case</span> 2:
<a name="l01024"></a>01024                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon2to2Uop&lt;uint32_t&gt;(
<a name="l01025"></a>01025                         machInst, ufp0, (vd + <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) * 2, inc * 2, lane);
<a name="l01026"></a>01026                 <span class="keywordflow">break</span>;
<a name="l01027"></a>01027               <span class="keywordflow">default</span>:
<a name="l01028"></a>01028                 <span class="comment">// Bad size</span>
<a name="l01029"></a>01029                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l01030"></a>01030                 <span class="keywordflow">break</span>;
<a name="l01031"></a>01031             }
<a name="l01032"></a>01032         }
<a name="l01033"></a>01033         <span class="keywordflow">break</span>;
<a name="l01034"></a>01034       <span class="keywordflow">default</span>:
<a name="l01035"></a>01035         <span class="comment">// Bad number of elements to unpack</span>
<a name="l01036"></a>01036         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l01037"></a>01037     }
<a name="l01038"></a>01038     <span class="keywordflow">switch</span> (storeSize) {
<a name="l01039"></a>01039       <span class="keywordflow">case</span> 1:
<a name="l01040"></a>01040         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon1Uop&lt;uint8_t&gt;(
<a name="l01041"></a>01041                 machInst, ufp0, rn, 0, align);
<a name="l01042"></a>01042         <span class="keywordflow">break</span>;
<a name="l01043"></a>01043       <span class="keywordflow">case</span> 2:
<a name="l01044"></a>01044         <span class="keywordflow">if</span> (eBytes == 2) {
<a name="l01045"></a>01045             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon2Uop&lt;uint16_t&gt;(
<a name="l01046"></a>01046                     machInst, ufp0, rn, 0, align);
<a name="l01047"></a>01047         } <span class="keywordflow">else</span> {
<a name="l01048"></a>01048             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon2Uop&lt;uint8_t&gt;(
<a name="l01049"></a>01049                     machInst, ufp0, rn, 0, align);
<a name="l01050"></a>01050         }
<a name="l01051"></a>01051         <span class="keywordflow">break</span>;
<a name="l01052"></a>01052       <span class="keywordflow">case</span> 3:
<a name="l01053"></a>01053         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon3Uop&lt;uint8_t&gt;(
<a name="l01054"></a>01054                 machInst, ufp0, rn, 0, align);
<a name="l01055"></a>01055         <span class="keywordflow">break</span>;
<a name="l01056"></a>01056       <span class="keywordflow">case</span> 4:
<a name="l01057"></a>01057         <span class="keywordflow">switch</span> (eBytes) {
<a name="l01058"></a>01058           <span class="keywordflow">case</span> 1:
<a name="l01059"></a>01059             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon4Uop&lt;uint8_t&gt;(
<a name="l01060"></a>01060                     machInst, ufp0, rn, 0, align);
<a name="l01061"></a>01061             <span class="keywordflow">break</span>;
<a name="l01062"></a>01062           <span class="keywordflow">case</span> 2:
<a name="l01063"></a>01063             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon4Uop&lt;uint16_t&gt;(
<a name="l01064"></a>01064                     machInst, ufp0, rn, 0, align);
<a name="l01065"></a>01065             <span class="keywordflow">break</span>;
<a name="l01066"></a>01066           <span class="keywordflow">case</span> 4:
<a name="l01067"></a>01067             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon4Uop&lt;uint32_t&gt;(
<a name="l01068"></a>01068                     machInst, ufp0, rn, 0, align);
<a name="l01069"></a>01069             <span class="keywordflow">break</span>;
<a name="l01070"></a>01070         }
<a name="l01071"></a>01071         <span class="keywordflow">break</span>;
<a name="l01072"></a>01072       <span class="keywordflow">case</span> 6:
<a name="l01073"></a>01073         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon6Uop&lt;uint16_t&gt;(
<a name="l01074"></a>01074                 machInst, ufp0, rn, 0, align);
<a name="l01075"></a>01075         <span class="keywordflow">break</span>;
<a name="l01076"></a>01076       <span class="keywordflow">case</span> 8:
<a name="l01077"></a>01077         <span class="keywordflow">switch</span> (eBytes) {
<a name="l01078"></a>01078           <span class="keywordflow">case</span> 2:
<a name="l01079"></a>01079             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon8Uop&lt;uint16_t&gt;(
<a name="l01080"></a>01080                     machInst, ufp0, rn, 0, align);
<a name="l01081"></a>01081             <span class="keywordflow">break</span>;
<a name="l01082"></a>01082           <span class="keywordflow">case</span> 4:
<a name="l01083"></a>01083             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon8Uop&lt;uint32_t&gt;(
<a name="l01084"></a>01084                     machInst, ufp0, rn, 0, align);
<a name="l01085"></a>01085             <span class="keywordflow">break</span>;
<a name="l01086"></a>01086         }
<a name="l01087"></a>01087         <span class="keywordflow">break</span>;
<a name="l01088"></a>01088       <span class="keywordflow">case</span> 12:
<a name="l01089"></a>01089         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon12Uop&lt;uint32_t&gt;(
<a name="l01090"></a>01090                 machInst, ufp0, rn, 0, align);
<a name="l01091"></a>01091         <span class="keywordflow">break</span>;
<a name="l01092"></a>01092       <span class="keywordflow">case</span> 16:
<a name="l01093"></a>01093         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroStrNeon16Uop&lt;uint32_t&gt;(
<a name="l01094"></a>01094                 machInst, ufp0, rn, 0, align);
<a name="l01095"></a>01095         <span class="keywordflow">break</span>;
<a name="l01096"></a>01096       <span class="keywordflow">default</span>:
<a name="l01097"></a>01097         <span class="comment">// Bad store size</span>
<a name="l01098"></a>01098         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> <a class="code" href="namespaceContextSwitchTaskId.html#ab1e486e9e9c8e1aab245b72ded7821f8a8f0a4515576b21b0117cc6ecae53e6bc">Unknown</a>(machInst);
<a name="l01099"></a>01099     }
<a name="l01100"></a>01100     <span class="keywordflow">if</span> (wb) {
<a name="l01101"></a>01101         <span class="keywordflow">if</span> (rm != 15 &amp;&amp; rm != 13) {
<a name="l01102"></a>01102             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l01103"></a>01103                 <span class="keyword">new</span> MicroAddUop(machInst, rn, rn, rm, 0, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329ad07fe055d93ce6992688447592639277">ArmISA::LSL</a>);
<a name="l01104"></a>01104         } <span class="keywordflow">else</span> {
<a name="l01105"></a>01105             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =
<a name="l01106"></a>01106                 <span class="keyword">new</span> MicroAddiUop(machInst, rn, rn, storeSize);
<a name="l01107"></a>01107         }
<a name="l01108"></a>01108     }
<a name="l01109"></a>01109     assert(uopIdx == <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>);
<a name="l01110"></a>01110 
<a name="l01111"></a>01111     <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l01112"></a>01112         <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a> * uopPtr = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a> *<span class="keyword">&gt;</span>(<a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].<a class="code" href="classRefCountingPtr.html#aa785d647c815cf333fa80d79a5a558c9" title="Directly access the pointer itself without taking a reference.">get</a>());
<a name="l01113"></a>01113         assert(uopPtr);
<a name="l01114"></a>01114         uopPtr-&gt;<a class="code" href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">setDelayedCommit</a>();
<a name="l01115"></a>01115     }
<a name="l01116"></a>01116     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[0]-&gt;setFirstMicroop();
<a name="l01117"></a>01117     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[numMicroops - 1]-&gt;setLastMicroop();
<a name="l01118"></a>01118 }
<a name="l01119"></a>01119 
<a name="l01120"></a><a class="code" href="classArmISA_1_1VldMultOp64.html#adcbd2cf49b7f2aff154a8fc05f2ec82e">01120</a> <a class="code" href="classArmISA_1_1VldMultOp64.html#adcbd2cf49b7f2aff154a8fc05f2ec82e">VldMultOp64::VldMultOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a> machInst,
<a name="l01121"></a>01121                          OpClass __opClass, <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> vd,
<a name="l01122"></a>01122                          <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, uint8_t eSize, uint8_t dataSize,
<a name="l01123"></a>01123                          uint8_t numStructElems, uint8_t numRegs, <span class="keywordtype">bool</span> wb) :
<a name="l01124"></a>01124     <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>(mnem, machInst, __opClass)
<a name="l01125"></a>01125 {
<a name="l01126"></a>01126     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespacePowerISA.html#a6d6382126f5d2dee97f543eb6b9aba64">vx</a> = <a class="code" href="namespaceArmISA.html#aae26e57c88e6b2f9dd23dc9452774feb">NumFloatV8ArchRegs</a> / 4;
<a name="l01127"></a>01127     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> rnsp = (<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) <a class="code" href="namespaceArmISA.html#af91dabb3b6fd9b8ed4e27d5bccaeb563">makeSP</a>((<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>) rn);
<a name="l01128"></a>01128     <span class="keywordtype">bool</span> baseIsSP = <a class="code" href="namespaceArmISA.html#a83caf036b07c97d2eba6a475430ceeb7">isSP</a>((<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>) rnsp);
<a name="l01129"></a>01129 
<a name="l01130"></a>01130     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = wb ? 1 : 0;
<a name="l01131"></a>01131 
<a name="l01132"></a>01132     <span class="keywordtype">int</span> totNumBytes = numRegs * dataSize / 8;
<a name="l01133"></a>01133     assert(totNumBytes &lt;= 64);
<a name="l01134"></a>01134 
<a name="l01135"></a>01135     <span class="comment">// The guiding principle here is that no more than 16 bytes can be</span>
<a name="l01136"></a>01136     <span class="comment">// transferred at a time</span>
<a name="l01137"></a>01137     <span class="keywordtype">int</span> numMemMicroops = totNumBytes / 16;
<a name="l01138"></a>01138     <span class="keywordtype">int</span> residuum = totNumBytes % 16;
<a name="l01139"></a>01139     <span class="keywordflow">if</span> (residuum)
<a name="l01140"></a>01140         ++numMemMicroops;
<a name="l01141"></a>01141     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += numMemMicroops;
<a name="l01142"></a>01142 
<a name="l01143"></a>01143     <span class="keywordtype">int</span> numMarshalMicroops = numRegs / 2 + (numRegs % 2 ? 1 : 0);
<a name="l01144"></a>01144     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += numMarshalMicroops;
<a name="l01145"></a>01145 
<a name="l01146"></a>01146     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];
<a name="l01147"></a>01147     <span class="keywordtype">unsigned</span> uopIdx = 0;
<a name="l01148"></a>01148     uint32_t memaccessFlags = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a> | (<a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbb">TLB::ArmFlags</a>) eSize |
<a name="l01149"></a>01149         <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbad5c5b8facc5c439d3a76a30e9437a063">TLB::AllowUnaligned</a>;
<a name="l01150"></a>01150 
<a name="l01151"></a>01151     <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0;
<a name="l01152"></a>01152     <span class="keywordflow">for</span>(; i &lt; numMemMicroops - 1; ++i) {
<a name="l01153"></a>01153         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroNeonLoad64(
<a name="l01154"></a>01154             machInst, vx + (<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) i, rnsp, 16 * i, memaccessFlags,
<a name="l01155"></a>01155             baseIsSP, 16 <span class="comment">/* accSize */</span>, eSize);
<a name="l01156"></a>01156     }
<a name="l01157"></a>01157     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] =  <span class="keyword">new</span> MicroNeonLoad64(
<a name="l01158"></a>01158         machInst, vx + (<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) i, rnsp, 16 * i, memaccessFlags, baseIsSP,
<a name="l01159"></a>01159         residuum ? residuum : 16 <span class="comment">/* accSize */</span>, eSize);
<a name="l01160"></a>01160 
<a name="l01161"></a>01161     <span class="comment">// Writeback microop: the post-increment amount is encoded in &quot;Rm&quot;: a</span>
<a name="l01162"></a>01162     <span class="comment">// 64-bit general register OR as &apos;11111&apos; for an immediate value equal to</span>
<a name="l01163"></a>01163     <span class="comment">// the total number of bytes transferred (i.e. 8, 16, 24, 32, 48 or 64)</span>
<a name="l01164"></a>01164     <span class="keywordflow">if</span> (wb) {
<a name="l01165"></a>01165         <span class="keywordflow">if</span> (rm != ((<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac6174e1543018b24068f89d05ad6fc18">INTREG_X31</a>)) {
<a name="l01166"></a>01166             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroAddXERegUop(machInst, rnsp, rnsp, rm,
<a name="l01167"></a>01167                                                       <a class="code" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85aa37519fe63dd8a6f1693cf516196865a">UXTX</a>, 0);
<a name="l01168"></a>01168         } <span class="keywordflow">else</span> {
<a name="l01169"></a>01169             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroAddXiUop(machInst, rnsp, rnsp,
<a name="l01170"></a>01170                                                    totNumBytes);
<a name="l01171"></a>01171         }
<a name="l01172"></a>01172     }
<a name="l01173"></a>01173 
<a name="l01174"></a>01174     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; numMarshalMicroops; ++i) {
<a name="l01175"></a>01175         <span class="keywordflow">switch</span>(numRegs) {
<a name="l01176"></a>01176             <span class="keywordflow">case</span> 1: <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroDeintNeon64_1Reg(
<a name="l01177"></a>01177                         machInst, vd + (<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) (2 * i), vx, eSize, dataSize,
<a name="l01178"></a>01178                         numStructElems, 1, i <span class="comment">/* step */</span>);
<a name="l01179"></a>01179                     <span class="keywordflow">break</span>;
<a name="l01180"></a>01180             <span class="keywordflow">case</span> 2: <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroDeintNeon64_2Reg(
<a name="l01181"></a>01181                         machInst, vd + (<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) (2 * i), vx, eSize, dataSize,
<a name="l01182"></a>01182                         numStructElems, 2, i <span class="comment">/* step */</span>);
<a name="l01183"></a>01183                     <span class="keywordflow">break</span>;
<a name="l01184"></a>01184             <span class="keywordflow">case</span> 3: <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroDeintNeon64_3Reg(
<a name="l01185"></a>01185                         machInst, vd + (<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) (2 * i), vx, eSize, dataSize,
<a name="l01186"></a>01186                         numStructElems, 3, i <span class="comment">/* step */</span>);
<a name="l01187"></a>01187                     <span class="keywordflow">break</span>;
<a name="l01188"></a>01188             <span class="keywordflow">case</span> 4: <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroDeintNeon64_4Reg(
<a name="l01189"></a>01189                         machInst, vd + (<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) (2 * i), vx, eSize, dataSize,
<a name="l01190"></a>01190                         numStructElems, 4, i <span class="comment">/* step */</span>);
<a name="l01191"></a>01191                     <span class="keywordflow">break</span>;
<a name="l01192"></a>01192             <span class="keywordflow">default</span>: <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid number of registers&quot;</span>);
<a name="l01193"></a>01193         }
<a name="l01194"></a>01194 
<a name="l01195"></a>01195     }
<a name="l01196"></a>01196 
<a name="l01197"></a>01197     assert(uopIdx == <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>);
<a name="l01198"></a>01198 
<a name="l01199"></a>01199     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1; ++i) {
<a name="l01200"></a>01200         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i]-&gt;setDelayedCommit();
<a name="l01201"></a>01201     }
<a name="l01202"></a>01202     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[numMicroops - 1]-&gt;setLastMicroop();
<a name="l01203"></a>01203 }
<a name="l01204"></a>01204 
<a name="l01205"></a><a class="code" href="classArmISA_1_1VstMultOp64.html#a89e44c0b60f2b0530de4e329df0148cf">01205</a> <a class="code" href="classArmISA_1_1VstMultOp64.html#a89e44c0b60f2b0530de4e329df0148cf">VstMultOp64::VstMultOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a> machInst,
<a name="l01206"></a>01206                          OpClass __opClass, <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> vd,
<a name="l01207"></a>01207                          <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, uint8_t eSize, uint8_t dataSize,
<a name="l01208"></a>01208                          uint8_t numStructElems, uint8_t numRegs, <span class="keywordtype">bool</span> wb) :
<a name="l01209"></a>01209     <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>(mnem, machInst, __opClass)
<a name="l01210"></a>01210 {
<a name="l01211"></a>01211     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespacePowerISA.html#a6d6382126f5d2dee97f543eb6b9aba64">vx</a> = <a class="code" href="namespaceArmISA.html#aae26e57c88e6b2f9dd23dc9452774feb">NumFloatV8ArchRegs</a> / 4;
<a name="l01212"></a>01212     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> rnsp = (<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) <a class="code" href="namespaceArmISA.html#af91dabb3b6fd9b8ed4e27d5bccaeb563">makeSP</a>((<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>) rn);
<a name="l01213"></a>01213     <span class="keywordtype">bool</span> baseIsSP = <a class="code" href="namespaceArmISA.html#a83caf036b07c97d2eba6a475430ceeb7">isSP</a>((<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>) rnsp);
<a name="l01214"></a>01214 
<a name="l01215"></a>01215     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = wb ? 1 : 0;
<a name="l01216"></a>01216 
<a name="l01217"></a>01217     <span class="keywordtype">int</span> totNumBytes = numRegs * dataSize / 8;
<a name="l01218"></a>01218     assert(totNumBytes &lt;= 64);
<a name="l01219"></a>01219 
<a name="l01220"></a>01220     <span class="comment">// The guiding principle here is that no more than 16 bytes can be</span>
<a name="l01221"></a>01221     <span class="comment">// transferred at a time</span>
<a name="l01222"></a>01222     <span class="keywordtype">int</span> numMemMicroops = totNumBytes / 16;
<a name="l01223"></a>01223     <span class="keywordtype">int</span> residuum = totNumBytes % 16;
<a name="l01224"></a>01224     <span class="keywordflow">if</span> (residuum)
<a name="l01225"></a>01225         ++numMemMicroops;
<a name="l01226"></a>01226     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += numMemMicroops;
<a name="l01227"></a>01227 
<a name="l01228"></a>01228     <span class="keywordtype">int</span> numMarshalMicroops = totNumBytes &gt; 32 ? 2 : 1;
<a name="l01229"></a>01229     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += numMarshalMicroops;
<a name="l01230"></a>01230 
<a name="l01231"></a>01231     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];
<a name="l01232"></a>01232     <span class="keywordtype">unsigned</span> uopIdx = 0;
<a name="l01233"></a>01233 
<a name="l01234"></a>01234     <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; numMarshalMicroops; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {
<a name="l01235"></a>01235         <span class="keywordflow">switch</span> (numRegs) {
<a name="l01236"></a>01236             <span class="keywordflow">case</span> 1: <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroIntNeon64_1Reg(
<a name="l01237"></a>01237                         machInst, vx + (<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) (2 * <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), vd, eSize, dataSize,
<a name="l01238"></a>01238                         numStructElems, 1, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> <span class="comment">/* step */</span>);
<a name="l01239"></a>01239                     <span class="keywordflow">break</span>;
<a name="l01240"></a>01240             <span class="keywordflow">case</span> 2: <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroIntNeon64_2Reg(
<a name="l01241"></a>01241                         machInst, vx + (<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) (2 * <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), vd, eSize, dataSize,
<a name="l01242"></a>01242                         numStructElems, 2, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> <span class="comment">/* step */</span>);
<a name="l01243"></a>01243                     <span class="keywordflow">break</span>;
<a name="l01244"></a>01244             <span class="keywordflow">case</span> 3: <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroIntNeon64_3Reg(
<a name="l01245"></a>01245                         machInst, vx + (<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) (2 * <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), vd, eSize, dataSize,
<a name="l01246"></a>01246                         numStructElems, 3, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> <span class="comment">/* step */</span>);
<a name="l01247"></a>01247                     <span class="keywordflow">break</span>;
<a name="l01248"></a>01248             <span class="keywordflow">case</span> 4: <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroIntNeon64_4Reg(
<a name="l01249"></a>01249                         machInst, vx + (<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) (2 * <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), vd, eSize, dataSize,
<a name="l01250"></a>01250                         numStructElems, 4, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> <span class="comment">/* step */</span>);
<a name="l01251"></a>01251                     <span class="keywordflow">break</span>;
<a name="l01252"></a>01252             <span class="keywordflow">default</span>: <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid number of registers&quot;</span>);
<a name="l01253"></a>01253         }
<a name="l01254"></a>01254     }
<a name="l01255"></a>01255 
<a name="l01256"></a>01256     uint32_t memaccessFlags = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a> | (<a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbb">TLB::ArmFlags</a>) eSize |
<a name="l01257"></a>01257         <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbad5c5b8facc5c439d3a76a30e9437a063">TLB::AllowUnaligned</a>;
<a name="l01258"></a>01258 
<a name="l01259"></a>01259     <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0;
<a name="l01260"></a>01260     <span class="keywordflow">for</span>(; i &lt; numMemMicroops - 1; ++i) {
<a name="l01261"></a>01261         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroNeonStore64(
<a name="l01262"></a>01262             machInst, vx + (<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) i, rnsp, 16 * i, memaccessFlags,
<a name="l01263"></a>01263             baseIsSP, 16 <span class="comment">/* accSize */</span>, eSize);
<a name="l01264"></a>01264     }
<a name="l01265"></a>01265     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroNeonStore64(
<a name="l01266"></a>01266         machInst, vx + (<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) i, rnsp, 16 * i, memaccessFlags, baseIsSP,
<a name="l01267"></a>01267         residuum ? residuum : 16 <span class="comment">/* accSize */</span>, eSize);
<a name="l01268"></a>01268 
<a name="l01269"></a>01269     <span class="comment">// Writeback microop: the post-increment amount is encoded in &quot;Rm&quot;: a</span>
<a name="l01270"></a>01270     <span class="comment">// 64-bit general register OR as &apos;11111&apos; for an immediate value equal to</span>
<a name="l01271"></a>01271     <span class="comment">// the total number of bytes transferred (i.e. 8, 16, 24, 32, 48 or 64)</span>
<a name="l01272"></a>01272     <span class="keywordflow">if</span> (wb) {
<a name="l01273"></a>01273         <span class="keywordflow">if</span> (rm != ((<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac6174e1543018b24068f89d05ad6fc18">INTREG_X31</a>)) {
<a name="l01274"></a>01274             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroAddXERegUop(machInst, rnsp, rnsp, rm,
<a name="l01275"></a>01275                                                       <a class="code" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85aa37519fe63dd8a6f1693cf516196865a">UXTX</a>, 0);
<a name="l01276"></a>01276         } <span class="keywordflow">else</span> {
<a name="l01277"></a>01277             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroAddXiUop(machInst, rnsp, rnsp,
<a name="l01278"></a>01278                                                    totNumBytes);
<a name="l01279"></a>01279         }
<a name="l01280"></a>01280     }
<a name="l01281"></a>01281 
<a name="l01282"></a>01282     assert(uopIdx == <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>);
<a name="l01283"></a>01283 
<a name="l01284"></a>01284     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1; i++) {
<a name="l01285"></a>01285         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i]-&gt;setDelayedCommit();
<a name="l01286"></a>01286     }
<a name="l01287"></a>01287     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[numMicroops - 1]-&gt;setLastMicroop();
<a name="l01288"></a>01288 }
<a name="l01289"></a>01289 
<a name="l01290"></a><a class="code" href="classArmISA_1_1VldSingleOp64.html#a9ac5a67153c558161c6a0ab8e0a7b0b5">01290</a> <a class="code" href="classArmISA_1_1VldSingleOp64.html#a9ac5a67153c558161c6a0ab8e0a7b0b5">VldSingleOp64::VldSingleOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a> machInst,
<a name="l01291"></a>01291                              OpClass __opClass, <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> vd,
<a name="l01292"></a>01292                              <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, uint8_t eSize, uint8_t dataSize,
<a name="l01293"></a>01293                              uint8_t numStructElems, uint8_t <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>, <span class="keywordtype">bool</span> wb,
<a name="l01294"></a>01294                              <span class="keywordtype">bool</span> replicate) :
<a name="l01295"></a>01295     <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>(mnem, machInst, __opClass),
<a name="l01296"></a>01296     eSize(0), dataSize(0), numStructElems(0), index(0),
<a name="l01297"></a>01297     wb(false), replicate(false)
<a name="l01298"></a>01298 
<a name="l01299"></a>01299 {
<a name="l01300"></a>01300     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespacePowerISA.html#a6d6382126f5d2dee97f543eb6b9aba64">vx</a> = <a class="code" href="namespaceArmISA.html#aae26e57c88e6b2f9dd23dc9452774feb">NumFloatV8ArchRegs</a> / 4;
<a name="l01301"></a>01301     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> rnsp = (<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) <a class="code" href="namespaceArmISA.html#af91dabb3b6fd9b8ed4e27d5bccaeb563">makeSP</a>((<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>) rn);
<a name="l01302"></a>01302     <span class="keywordtype">bool</span> baseIsSP = <a class="code" href="namespaceArmISA.html#a83caf036b07c97d2eba6a475430ceeb7">isSP</a>((<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>) rnsp);
<a name="l01303"></a>01303 
<a name="l01304"></a>01304     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = wb ? 1 : 0;
<a name="l01305"></a>01305 
<a name="l01306"></a>01306     <span class="keywordtype">int</span> eSizeBytes = 1 &lt;&lt; eSize;
<a name="l01307"></a>01307     <span class="keywordtype">int</span> totNumBytes = numStructElems * eSizeBytes;
<a name="l01308"></a>01308     assert(totNumBytes &lt;= 64);
<a name="l01309"></a>01309 
<a name="l01310"></a>01310     <span class="comment">// The guiding principle here is that no more than 16 bytes can be</span>
<a name="l01311"></a>01311     <span class="comment">// transferred at a time</span>
<a name="l01312"></a>01312     <span class="keywordtype">int</span> numMemMicroops = totNumBytes / 16;
<a name="l01313"></a>01313     <span class="keywordtype">int</span> residuum = totNumBytes % 16;
<a name="l01314"></a>01314     <span class="keywordflow">if</span> (residuum)
<a name="l01315"></a>01315         ++numMemMicroops;
<a name="l01316"></a>01316     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += numMemMicroops;
<a name="l01317"></a>01317 
<a name="l01318"></a>01318     <span class="keywordtype">int</span> numMarshalMicroops = numStructElems / 2 + (numStructElems % 2 ? 1 : 0);
<a name="l01319"></a>01319     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += numMarshalMicroops;
<a name="l01320"></a>01320 
<a name="l01321"></a>01321     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];
<a name="l01322"></a>01322     <span class="keywordtype">unsigned</span> uopIdx = 0;
<a name="l01323"></a>01323 
<a name="l01324"></a>01324     uint32_t memaccessFlags = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a> | (<a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbb">TLB::ArmFlags</a>) eSize |
<a name="l01325"></a>01325         <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbad5c5b8facc5c439d3a76a30e9437a063">TLB::AllowUnaligned</a>;
<a name="l01326"></a>01326 
<a name="l01327"></a>01327     <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0;
<a name="l01328"></a>01328     <span class="keywordflow">for</span> (; i &lt; numMemMicroops - 1; ++i) {
<a name="l01329"></a>01329         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroNeonLoad64(
<a name="l01330"></a>01330             machInst, vx + (<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) i, rnsp, 16 * i, memaccessFlags,
<a name="l01331"></a>01331             baseIsSP, 16 <span class="comment">/* accSize */</span>, eSize);
<a name="l01332"></a>01332     }
<a name="l01333"></a>01333     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroNeonLoad64(
<a name="l01334"></a>01334         machInst, vx + (<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) i, rnsp, 16 * i, memaccessFlags, baseIsSP,
<a name="l01335"></a>01335         residuum ? residuum : 16 <span class="comment">/* accSize */</span>, eSize);
<a name="l01336"></a>01336 
<a name="l01337"></a>01337     <span class="comment">// Writeback microop: the post-increment amount is encoded in &quot;Rm&quot;: a</span>
<a name="l01338"></a>01338     <span class="comment">// 64-bit general register OR as &apos;11111&apos; for an immediate value equal to</span>
<a name="l01339"></a>01339     <span class="comment">// the total number of bytes transferred (i.e. 8, 16, 24, 32, 48 or 64)</span>
<a name="l01340"></a>01340     <span class="keywordflow">if</span> (wb) {
<a name="l01341"></a>01341         <span class="keywordflow">if</span> (rm != ((<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac6174e1543018b24068f89d05ad6fc18">INTREG_X31</a>)) {
<a name="l01342"></a>01342             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroAddXERegUop(machInst, rnsp, rnsp, rm,
<a name="l01343"></a>01343                                                       <a class="code" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85aa37519fe63dd8a6f1693cf516196865a">UXTX</a>, 0);
<a name="l01344"></a>01344         } <span class="keywordflow">else</span> {
<a name="l01345"></a>01345             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroAddXiUop(machInst, rnsp, rnsp,
<a name="l01346"></a>01346                                                    totNumBytes);
<a name="l01347"></a>01347         }
<a name="l01348"></a>01348     }
<a name="l01349"></a>01349 
<a name="l01350"></a>01350     <span class="keywordflow">for</span>(<span class="keywordtype">int</span> i = 0; i &lt; numMarshalMicroops; ++i) {
<a name="l01351"></a>01351         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroUnpackNeon64(
<a name="l01352"></a>01352             machInst, vd + (<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) (2 * i), vx, eSize, dataSize,
<a name="l01353"></a>01353             numStructElems, index, i <span class="comment">/* step */</span>, replicate);
<a name="l01354"></a>01354     }
<a name="l01355"></a>01355 
<a name="l01356"></a>01356     assert(uopIdx == <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>);
<a name="l01357"></a>01357 
<a name="l01358"></a>01358     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1; i++) {
<a name="l01359"></a>01359         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i]-&gt;setDelayedCommit();
<a name="l01360"></a>01360     }
<a name="l01361"></a>01361     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[numMicroops - 1]-&gt;setLastMicroop();
<a name="l01362"></a>01362 }
<a name="l01363"></a>01363 
<a name="l01364"></a><a class="code" href="classArmISA_1_1VstSingleOp64.html#a5d1619691442fe4c4b7706a0904aa09d">01364</a> <a class="code" href="classArmISA_1_1VstSingleOp64.html#a5d1619691442fe4c4b7706a0904aa09d">VstSingleOp64::VstSingleOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a> machInst,
<a name="l01365"></a>01365                              OpClass __opClass, <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> vd,
<a name="l01366"></a>01366                              <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> <a class="code" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, uint8_t eSize, uint8_t dataSize,
<a name="l01367"></a>01367                              uint8_t numStructElems, uint8_t <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>, <span class="keywordtype">bool</span> wb,
<a name="l01368"></a>01368                              <span class="keywordtype">bool</span> replicate) :
<a name="l01369"></a>01369     <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>(mnem, machInst, __opClass),
<a name="l01370"></a>01370     eSize(0), dataSize(0), numStructElems(0), index(0),
<a name="l01371"></a>01371     wb(false), replicate(false)
<a name="l01372"></a>01372 {
<a name="l01373"></a>01373     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> <a class="code" href="namespacePowerISA.html#a6d6382126f5d2dee97f543eb6b9aba64">vx</a> = <a class="code" href="namespaceArmISA.html#aae26e57c88e6b2f9dd23dc9452774feb">NumFloatV8ArchRegs</a> / 4;
<a name="l01374"></a>01374     <a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a> rnsp = (<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) <a class="code" href="namespaceArmISA.html#af91dabb3b6fd9b8ed4e27d5bccaeb563">makeSP</a>((<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>) rn);
<a name="l01375"></a>01375     <span class="keywordtype">bool</span> baseIsSP = <a class="code" href="namespaceArmISA.html#a83caf036b07c97d2eba6a475430ceeb7">isSP</a>((<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>) rnsp);
<a name="l01376"></a>01376 
<a name="l01377"></a>01377     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = wb ? 1 : 0;
<a name="l01378"></a>01378 
<a name="l01379"></a>01379     <span class="keywordtype">int</span> eSizeBytes = 1 &lt;&lt; eSize;
<a name="l01380"></a>01380     <span class="keywordtype">int</span> totNumBytes = numStructElems * eSizeBytes;
<a name="l01381"></a>01381     assert(totNumBytes &lt;= 64);
<a name="l01382"></a>01382 
<a name="l01383"></a>01383     <span class="comment">// The guiding principle here is that no more than 16 bytes can be</span>
<a name="l01384"></a>01384     <span class="comment">// transferred at a time</span>
<a name="l01385"></a>01385     <span class="keywordtype">int</span> numMemMicroops = totNumBytes / 16;
<a name="l01386"></a>01386     <span class="keywordtype">int</span> residuum = totNumBytes % 16;
<a name="l01387"></a>01387     <span class="keywordflow">if</span> (residuum)
<a name="l01388"></a>01388         ++numMemMicroops;
<a name="l01389"></a>01389     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += numMemMicroops;
<a name="l01390"></a>01390 
<a name="l01391"></a>01391     <span class="keywordtype">int</span> numMarshalMicroops = totNumBytes &gt; 32 ? 2 : 1;
<a name="l01392"></a>01392     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> += numMarshalMicroops;
<a name="l01393"></a>01393 
<a name="l01394"></a>01394     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];
<a name="l01395"></a>01395     <span class="keywordtype">unsigned</span> uopIdx = 0;
<a name="l01396"></a>01396 
<a name="l01397"></a>01397     <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; numMarshalMicroops; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {
<a name="l01398"></a>01398         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroPackNeon64(
<a name="l01399"></a>01399             machInst, vx + (<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) (2 * <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), vd, eSize, dataSize,
<a name="l01400"></a>01400             numStructElems, index, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> <span class="comment">/* step */</span>, replicate);
<a name="l01401"></a>01401     }
<a name="l01402"></a>01402 
<a name="l01403"></a>01403     uint32_t memaccessFlags = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a> | (<a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbb">TLB::ArmFlags</a>) eSize |
<a name="l01404"></a>01404         <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbad5c5b8facc5c439d3a76a30e9437a063">TLB::AllowUnaligned</a>;
<a name="l01405"></a>01405 
<a name="l01406"></a>01406     <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0;
<a name="l01407"></a>01407     <span class="keywordflow">for</span>(; i &lt; numMemMicroops - 1; ++i) {
<a name="l01408"></a>01408         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroNeonStore64(
<a name="l01409"></a>01409             machInst, vx + (<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) i, rnsp, 16 * i, memaccessFlags,
<a name="l01410"></a>01410             baseIsSP, 16 <span class="comment">/* accsize */</span>, eSize);
<a name="l01411"></a>01411     }
<a name="l01412"></a>01412     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroNeonStore64(
<a name="l01413"></a>01413         machInst, vx + (<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) i, rnsp, 16 * i, memaccessFlags, baseIsSP,
<a name="l01414"></a>01414         residuum ? residuum : 16 <span class="comment">/* accSize */</span>, eSize);
<a name="l01415"></a>01415 
<a name="l01416"></a>01416     <span class="comment">// Writeback microop: the post-increment amount is encoded in &quot;Rm&quot;: a</span>
<a name="l01417"></a>01417     <span class="comment">// 64-bit general register OR as &apos;11111&apos; for an immediate value equal to</span>
<a name="l01418"></a>01418     <span class="comment">// the total number of bytes transferred (i.e. 8, 16, 24, 32, 48 or 64)</span>
<a name="l01419"></a>01419     <span class="keywordflow">if</span> (wb) {
<a name="l01420"></a>01420         <span class="keywordflow">if</span> (rm != ((<a class="code" href="classStaticInst.html#af7f8d4b3aadeca6c03caeb7537aa68ec" title="Logical register index type.">RegIndex</a>) <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac6174e1543018b24068f89d05ad6fc18">INTREG_X31</a>)) {
<a name="l01421"></a>01421             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroAddXERegUop(machInst, rnsp, rnsp, rm,
<a name="l01422"></a>01422                                                       <a class="code" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85aa37519fe63dd8a6f1693cf516196865a">UXTX</a>, 0);
<a name="l01423"></a>01423         } <span class="keywordflow">else</span> {
<a name="l01424"></a>01424             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[uopIdx++] = <span class="keyword">new</span> MicroAddXiUop(machInst, rnsp, rnsp,
<a name="l01425"></a>01425                                                    totNumBytes);
<a name="l01426"></a>01426         }
<a name="l01427"></a>01427     }
<a name="l01428"></a>01428 
<a name="l01429"></a>01429     assert(uopIdx == <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>);
<a name="l01430"></a>01430 
<a name="l01431"></a>01431     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1; i++) {
<a name="l01432"></a>01432         <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i]-&gt;setDelayedCommit();
<a name="l01433"></a>01433     }
<a name="l01434"></a>01434     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[numMicroops - 1]-&gt;setLastMicroop();
<a name="l01435"></a>01435 }
<a name="l01436"></a>01436 
<a name="l01437"></a><a class="code" href="classArmISA_1_1MacroVFPMemOp.html#a97ca2b86879fff7f30520e597c908911">01437</a> <a class="code" href="classArmISA_1_1MacroVFPMemOp.html#a97ca2b86879fff7f30520e597c908911">MacroVFPMemOp::MacroVFPMemOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a> machInst,
<a name="l01438"></a>01438                              OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>,
<a name="l01439"></a>01439                              <a class="code" href="namespaceArmISA.html#a4b440977e68a34a12ed0a2dd37e63879">RegIndex</a> vd, <span class="keywordtype">bool</span> single, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#ada1c544cde4504a8678c1ef37e06e4c3">up</a>,
<a name="l01440"></a>01440                              <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a31a577e5d458b463ab6c796507845dc0">writeback</a>, <span class="keywordtype">bool</span> load, uint32_t <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>) :
<a name="l01441"></a>01441     <a class="code" href="classArmISA_1_1PredMacroOp.html" title="Base class for predicated macro-operations.">PredMacroOp</a>(mnem, machInst, __opClass)
<a name="l01442"></a>01442 {
<a name="l01443"></a>01443     <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0;
<a name="l01444"></a>01444 
<a name="l01445"></a>01445     <span class="comment">// The lowest order bit selects fldmx (set) or fldmd (clear). These seem</span>
<a name="l01446"></a>01446     <span class="comment">// to be functionally identical except that fldmx is deprecated. For now</span>
<a name="l01447"></a>01447     <span class="comment">// we&apos;ll assume they&apos;re otherwise interchangable.</span>
<a name="l01448"></a>01448     <span class="keywordtype">int</span> <a class="code" href="classRefCounted.html#ae232708cf06eb0428f653f7da4a10278">count</a> = (single ? offset : (offset / 2));
<a name="l01449"></a>01449     <span class="keywordflow">if</span> (count == 0 || count &gt; <a class="code" href="namespaceArmISA.html#a89b232bddc21cd1c382ba6987b0875b8">NumFloatV7ArchRegs</a>)
<a name="l01450"></a>01450         <a class="code" href="base_2misc_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;Bad offset field for VFP load/store multiple.\n&quot;</span>);
<a name="l01451"></a>01451     <span class="keywordflow">if</span> (count == 0) {
<a name="l01452"></a>01452         <span class="comment">// Force there to be at least one microop so the macroop makes sense.</span>
<a name="l01453"></a>01453         writeback = <span class="keyword">true</span>;
<a name="l01454"></a>01454     }
<a name="l01455"></a>01455     <span class="keywordflow">if</span> (count &gt; <a class="code" href="namespaceArmISA.html#a89b232bddc21cd1c382ba6987b0875b8">NumFloatV7ArchRegs</a>)
<a name="l01456"></a>01456         count = <a class="code" href="namespaceArmISA.html#a89b232bddc21cd1c382ba6987b0875b8">NumFloatV7ArchRegs</a>;
<a name="l01457"></a>01457 
<a name="l01458"></a>01458     <a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> = count * (single ? 1 : 2) + (writeback ? 1 : 0);
<a name="l01459"></a>01459     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a> = <span class="keyword">new</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a>];
<a name="l01460"></a>01460 
<a name="l01461"></a>01461     int64_t <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a> = 0;
<a name="l01462"></a>01462 
<a name="l01463"></a>01463     <span class="keywordflow">if</span> (!up)
<a name="l01464"></a>01464         addr = 4 * offset;
<a name="l01465"></a>01465 
<a name="l01466"></a>01466     <span class="keywordtype">bool</span> tempUp = up;
<a name="l01467"></a>01467     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> = 0; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> &lt; count; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>++) {
<a name="l01468"></a>01468         <span class="keywordflow">if</span> (load) {
<a name="l01469"></a>01469             <span class="keywordflow">if</span> (single) {
<a name="l01470"></a>01470                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i++] = <span class="keyword">new</span> MicroLdrFpUop(machInst, vd++, rn,
<a name="l01471"></a>01471                                                   tempUp, addr);
<a name="l01472"></a>01472             } <span class="keywordflow">else</span> {
<a name="l01473"></a>01473                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i++] = <span class="keyword">new</span> MicroLdrDBFpUop(machInst, vd++, rn,
<a name="l01474"></a>01474                                                     tempUp, addr);
<a name="l01475"></a>01475                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i++] = <span class="keyword">new</span> MicroLdrDTFpUop(machInst, vd++, rn, tempUp,
<a name="l01476"></a>01476                                                     addr + (up ? 4 : -4));
<a name="l01477"></a>01477             }
<a name="l01478"></a>01478         } <span class="keywordflow">else</span> {
<a name="l01479"></a>01479             <span class="keywordflow">if</span> (single) {
<a name="l01480"></a>01480                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i++] = <span class="keyword">new</span> MicroStrFpUop(machInst, vd++, rn,
<a name="l01481"></a>01481                                                   tempUp, addr);
<a name="l01482"></a>01482             } <span class="keywordflow">else</span> {
<a name="l01483"></a>01483                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i++] = <span class="keyword">new</span> MicroStrDBFpUop(machInst, vd++, rn,
<a name="l01484"></a>01484                                                     tempUp, addr);
<a name="l01485"></a>01485                 <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i++] = <span class="keyword">new</span> MicroStrDTFpUop(machInst, vd++, rn, tempUp,
<a name="l01486"></a>01486                                                     addr + (up ? 4 : -4));
<a name="l01487"></a>01487             }
<a name="l01488"></a>01488         }
<a name="l01489"></a>01489         <span class="keywordflow">if</span> (!tempUp) {
<a name="l01490"></a>01490             addr -= (single ? 4 : 8);
<a name="l01491"></a>01491             <span class="comment">// The microops don&apos;t handle negative displacement, so turn if we</span>
<a name="l01492"></a>01492             <span class="comment">// hit zero, flip polarity and start adding.</span>
<a name="l01493"></a>01493             <span class="keywordflow">if</span> (addr &lt;= 0) {
<a name="l01494"></a>01494                 tempUp = <span class="keyword">true</span>;
<a name="l01495"></a>01495                 addr = -addr;
<a name="l01496"></a>01496             }
<a name="l01497"></a>01497         } <span class="keywordflow">else</span> {
<a name="l01498"></a>01498             addr += (single ? 4 : 8);
<a name="l01499"></a>01499         }
<a name="l01500"></a>01500     }
<a name="l01501"></a>01501 
<a name="l01502"></a>01502     <span class="keywordflow">if</span> (writeback) {
<a name="l01503"></a>01503         <span class="keywordflow">if</span> (up) {
<a name="l01504"></a>01504             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i++] =
<a name="l01505"></a>01505                 <span class="keyword">new</span> MicroAddiUop(machInst, rn, rn, 4 * offset);
<a name="l01506"></a>01506         } <span class="keywordflow">else</span> {
<a name="l01507"></a>01507             <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[i++] =
<a name="l01508"></a>01508                 <span class="keyword">new</span> MicroSubiUop(machInst, rn, rn, 4 * offset);
<a name="l01509"></a>01509         }
<a name="l01510"></a>01510     }
<a name="l01511"></a>01511 
<a name="l01512"></a>01512     assert(<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> == i);
<a name="l01513"></a>01513     <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>[<a class="code" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">numMicroops</a> - 1]-&gt;setLastMicroop();
<a name="l01514"></a>01514 
<a name="l01515"></a>01515     <span class="keywordflow">for</span> (<a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> *curUop = <a class="code" href="classArmISA_1_1PredMacroOp.html#abe22af43155c76d94242df48ebe5a2ed">microOps</a>;
<a name="l01516"></a>01516             !(*curUop)-&gt;isLastMicroop(); curUop++) {
<a name="l01517"></a>01517         <a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a> * uopPtr = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1MicroOp.html" title="Base class for Memory microops.">MicroOp</a> *<span class="keyword">&gt;</span>(curUop-&gt;get());
<a name="l01518"></a>01518         assert(uopPtr);
<a name="l01519"></a>01519         uopPtr-&gt;<a class="code" href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">setDelayedCommit</a>();
<a name="l01520"></a>01520     }
<a name="l01521"></a>01521 }
<a name="l01522"></a>01522 
<a name="l01523"></a>01523 std::string
<a name="l01524"></a><a class="code" href="classArmISA_1_1MicroIntImmOp.html#ab0a9335263b606db6121f71533d86c86">01524</a> <a class="code" href="classArmISA_1_1MicroIntImmOp.html#ab0a9335263b606db6121f71533d86c86" title="Internal function to generate disassembly string.">MicroIntImmOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span>
<a name="l01525"></a>01525 <span class="keyword"></span>{
<a name="l01526"></a>01526     std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;
<a name="l01527"></a>01527     <a class="code" href="classArmISA_1_1ArmStaticInst.html#aec2f0770593b8b5cf31b5078e82c144a">printMnemonic</a>(ss);
<a name="l01528"></a>01528     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroIntImmOp.html#af2859957e7d24eb303683219349441ce">ura</a>);
<a name="l01529"></a>01529     ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;
<a name="l01530"></a>01530     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroIntImmOp.html#a20193c0a075c9248e90774ddfa2700c9">urb</a>);
<a name="l01531"></a>01531     ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;
<a name="l01532"></a>01532     <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;#%d&quot;</span>, <a class="code" href="classArmISA_1_1MicroIntImmOp.html#af8da0c1e90346858b5bdb6331fa9c440">imm</a>);
<a name="l01533"></a>01533     <span class="keywordflow">return</span> ss.str();
<a name="l01534"></a>01534 }
<a name="l01535"></a>01535 
<a name="l01536"></a>01536 std::string
<a name="l01537"></a><a class="code" href="classArmISA_1_1MicroIntImmXOp.html#aa29ac26eab26a0df694b8c7df4acdfa4">01537</a> <a class="code" href="classArmISA_1_1MicroIntImmXOp.html#aa29ac26eab26a0df694b8c7df4acdfa4" title="Internal function to generate disassembly string.">MicroIntImmXOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span>
<a name="l01538"></a>01538 <span class="keyword"></span>{
<a name="l01539"></a>01539     std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;
<a name="l01540"></a>01540     <a class="code" href="classArmISA_1_1ArmStaticInst.html#aec2f0770593b8b5cf31b5078e82c144a">printMnemonic</a>(ss);
<a name="l01541"></a>01541     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroIntImmXOp.html#a7273f9e6cb4f4ba18b0cdf612bbfc825">ura</a>);
<a name="l01542"></a>01542     ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;
<a name="l01543"></a>01543     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroIntImmXOp.html#ab7b999d2011238b45a0a106c3d5b8857">urb</a>);
<a name="l01544"></a>01544     ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;
<a name="l01545"></a>01545     <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;#%d&quot;</span>, <a class="code" href="classArmISA_1_1MicroIntImmXOp.html#a069acf8d8f90e43d4caf35ef590cf7df">imm</a>);
<a name="l01546"></a>01546     <span class="keywordflow">return</span> ss.str();
<a name="l01547"></a>01547 }
<a name="l01548"></a>01548 
<a name="l01549"></a>01549 std::string
<a name="l01550"></a><a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#a36744cc9f328f492f63ba0fa3f91a7b1">01550</a> <a class="code" href="classArmISA_1_1MicroSetPCCPSR.html#a36744cc9f328f492f63ba0fa3f91a7b1" title="Internal function to generate disassembly string.">MicroSetPCCPSR::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span>
<a name="l01551"></a>01551 <span class="keyword"></span>{
<a name="l01552"></a>01552     std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;
<a name="l01553"></a>01553     <a class="code" href="classArmISA_1_1ArmStaticInst.html#aec2f0770593b8b5cf31b5078e82c144a">printMnemonic</a>(ss);
<a name="l01554"></a>01554     ss &lt;&lt; <span class="stringliteral">&quot;[PC,CPSR]&quot;</span>;
<a name="l01555"></a>01555     <span class="keywordflow">return</span> ss.str();
<a name="l01556"></a>01556 }
<a name="l01557"></a>01557 
<a name="l01558"></a>01558 std::string
<a name="l01559"></a><a class="code" href="classArmISA_1_1MicroIntRegXOp.html#ab578fa9a07434a1ba820dba976571739">01559</a> <a class="code" href="classArmISA_1_1MicroIntRegXOp.html#ab578fa9a07434a1ba820dba976571739" title="Internal function to generate disassembly string.">MicroIntRegXOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span>
<a name="l01560"></a>01560 <span class="keyword"></span>{
<a name="l01561"></a>01561     std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;
<a name="l01562"></a>01562     <a class="code" href="classArmISA_1_1ArmStaticInst.html#aec2f0770593b8b5cf31b5078e82c144a">printMnemonic</a>(ss);
<a name="l01563"></a>01563     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroIntRegXOp.html#a444d5265da3174624d52d65573539682">ura</a>);
<a name="l01564"></a>01564     <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;, &quot;</span>);
<a name="l01565"></a>01565     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroIntRegXOp.html#a038997f990feb841d27409a7f0552c8b">urb</a>);
<a name="l01566"></a>01566     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a04b492b43163e575ebe0500a03e927b5">printExtendOperand</a>(<span class="keyword">false</span>, ss, (<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>)<a class="code" href="classArmISA_1_1MicroIntRegXOp.html#a80c293891488c2e6ba5f66faad85c79e">urc</a>, <a class="code" href="classArmISA_1_1MicroIntRegXOp.html#a3eb80a0100fe2e5b3ebeb6a372abb41d">type</a>, <a class="code" href="classArmISA_1_1MicroIntRegXOp.html#abb2656d05f41dc31409a1014bfe8c3a8">shiftAmt</a>);
<a name="l01567"></a>01567     <span class="keywordflow">return</span> ss.str();
<a name="l01568"></a>01568 }
<a name="l01569"></a>01569 
<a name="l01570"></a>01570 std::string
<a name="l01571"></a><a class="code" href="classArmISA_1_1MicroIntMov.html#a6c465f688728b00d41b9c429369f63db">01571</a> <a class="code" href="classArmISA_1_1MicroIntMov.html#a6c465f688728b00d41b9c429369f63db" title="Internal function to generate disassembly string.">MicroIntMov::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span>
<a name="l01572"></a>01572 <span class="keyword"></span>{
<a name="l01573"></a>01573     std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;
<a name="l01574"></a>01574     <a class="code" href="classArmISA_1_1ArmStaticInst.html#aec2f0770593b8b5cf31b5078e82c144a">printMnemonic</a>(ss);
<a name="l01575"></a>01575     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroIntMov.html#a7ae60d73a53f50d71b50642529029e57">ura</a>);
<a name="l01576"></a>01576     ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;
<a name="l01577"></a>01577     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroIntMov.html#a4c6227192abca3f22e5afc055a3bdcf9">urb</a>);
<a name="l01578"></a>01578     <span class="keywordflow">return</span> ss.str();
<a name="l01579"></a>01579 }
<a name="l01580"></a>01580 
<a name="l01581"></a>01581 std::string
<a name="l01582"></a><a class="code" href="classArmISA_1_1MicroIntOp.html#a8259a2c4593e38e6ebca48869e222d71">01582</a> <a class="code" href="classArmISA_1_1MicroIntOp.html#a8259a2c4593e38e6ebca48869e222d71" title="Internal function to generate disassembly string.">MicroIntOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span>
<a name="l01583"></a>01583 <span class="keyword"></span>{
<a name="l01584"></a>01584     std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;
<a name="l01585"></a>01585     <a class="code" href="classArmISA_1_1ArmStaticInst.html#aec2f0770593b8b5cf31b5078e82c144a">printMnemonic</a>(ss);
<a name="l01586"></a>01586     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroIntOp.html#a7eaed6d4efd433a883df4a62b2c1c07d">ura</a>);
<a name="l01587"></a>01587     ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;
<a name="l01588"></a>01588     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroIntOp.html#a6269b0bf7f92df396e5052078b1f38bc">urb</a>);
<a name="l01589"></a>01589     ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;
<a name="l01590"></a>01590     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroIntOp.html#ae67d33058a17e23a997a8e9ea6641cf0">urc</a>);
<a name="l01591"></a>01591     <span class="keywordflow">return</span> ss.str();
<a name="l01592"></a>01592 }
<a name="l01593"></a>01593 
<a name="l01594"></a>01594 std::string
<a name="l01595"></a><a class="code" href="classArmISA_1_1MicroMemOp.html#ad5d7430700fac0085b0be056da883f18">01595</a> <a class="code" href="classArmISA_1_1MicroMemOp.html#ad5d7430700fac0085b0be056da883f18" title="Internal function to generate disassembly string.">MicroMemOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span>
<a name="l01596"></a>01596 <span class="keyword"></span>{
<a name="l01597"></a>01597     std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;
<a name="l01598"></a>01598     <a class="code" href="classArmISA_1_1ArmStaticInst.html#aec2f0770593b8b5cf31b5078e82c144a">printMnemonic</a>(ss);
<a name="l01599"></a>01599     <span class="keywordflow">if</span> (<a class="code" href="classStaticInst.html#a870475376f5415322a3096cd36b1c5eb">isFloating</a>())
<a name="l01600"></a>01600         <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroIntImmOp.html#af2859957e7d24eb303683219349441ce">ura</a> + <a class="code" href="namespaceArmISA.html#a6f7a0b91774bef93b6244a3f1be5a013">FP_Reg_Base</a>);
<a name="l01601"></a>01601     <span class="keywordflow">else</span>
<a name="l01602"></a>01602         <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroIntImmOp.html#af2859957e7d24eb303683219349441ce">ura</a>);
<a name="l01603"></a>01603     ss &lt;&lt; <span class="stringliteral">&quot;, [&quot;</span>;
<a name="l01604"></a>01604     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroIntImmOp.html#a20193c0a075c9248e90774ddfa2700c9">urb</a>);
<a name="l01605"></a>01605     ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;
<a name="l01606"></a>01606     <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;#%d&quot;</span>, <a class="code" href="classArmISA_1_1MicroIntImmOp.html#af8da0c1e90346858b5bdb6331fa9c440">imm</a>);
<a name="l01607"></a>01607     ss &lt;&lt; <span class="stringliteral">&quot;]&quot;</span>;
<a name="l01608"></a>01608     <span class="keywordflow">return</span> ss.str();
<a name="l01609"></a>01609 }
<a name="l01610"></a>01610 
<a name="l01611"></a>01611 std::string
<a name="l01612"></a><a class="code" href="classArmISA_1_1MicroMemPairOp.html#aae6fd2b4898689980fa5a86ee3842336">01612</a> <a class="code" href="classArmISA_1_1MicroMemPairOp.html#aae6fd2b4898689980fa5a86ee3842336" title="Internal function to generate disassembly string.">MicroMemPairOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span>
<a name="l01613"></a>01613 <span class="keyword"></span>{
<a name="l01614"></a>01614     std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;
<a name="l01615"></a>01615     <a class="code" href="classArmISA_1_1ArmStaticInst.html#aec2f0770593b8b5cf31b5078e82c144a">printMnemonic</a>(ss);
<a name="l01616"></a>01616     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroMemPairOp.html#a128b641682c692c87b534900f4920000">dest</a>);
<a name="l01617"></a>01617     ss &lt;&lt; <span class="stringliteral">&quot;,&quot;</span>;
<a name="l01618"></a>01618     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroMemPairOp.html#a949297ca1a29dfafafab62716bc32432">dest2</a>);
<a name="l01619"></a>01619     ss &lt;&lt; <span class="stringliteral">&quot;, [&quot;</span>;
<a name="l01620"></a>01620     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f" title="Print a register name for disassembly given the unique dependence tag number (FP...">printReg</a>(ss, <a class="code" href="classArmISA_1_1MicroMemPairOp.html#aade7253e66923aa34e2419f8d00324fd">urb</a>);
<a name="l01621"></a>01621     ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;
<a name="l01622"></a>01622     <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;#%d&quot;</span>, <a class="code" href="classArmISA_1_1MicroMemPairOp.html#a5937cb75d03afabb7ef54c9fb8d60b6f">imm</a>);
<a name="l01623"></a>01623     ss &lt;&lt; <span class="stringliteral">&quot;]&quot;</span>;
<a name="l01624"></a>01624     <span class="keywordflow">return</span> ss.str();
<a name="l01625"></a>01625 }
<a name="l01626"></a>01626 
<a name="l01627"></a>01627 }
</pre></div></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:07 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
