

================================================================
== Vivado HLS Report for 'zeropad2d_cl_me_ap_fixed_ap_fixed_config63_s'
================================================================
* Date:           Wed Jun 15 23:30:54 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      579|      579| 2.895 us | 2.895 us |  579|  579|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadTopWidth     |       64|       64|         8|          -|          -|     8|    no    |
        |- PadMain         |      448|      448|        64|          -|          -|     7|    no    |
        | + CopyMain       |       48|       48|         8|          -|          -|     6|    no    |
        |- PadBottomWidth  |       64|       64|         8|          -|          -|     8|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    102|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    268|    -|
|Register         |        -|      -|      70|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      70|    370|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_fu_141_p2           |     +    |      0|  0|  12|           3|           1|
    |j_5_fu_165_p2         |     +    |      0|  0|  13|           4|           1|
    |j_6_fu_153_p2         |     +    |      0|  0|  12|           3|           1|
    |j_fu_129_p2           |     +    |      0|  0|  13|           4|           1|
    |ap_block_state10      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state33      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln112_fu_123_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln117_fu_135_p2  |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln121_fu_147_p2  |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln130_fu_159_p2  |   icmp   |      0|  0|  11|           4|           5|
    |ap_block_state1       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state18      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state19      |    or    |      0|  0|   2|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 102|          34|          25|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm       |  181|         41|    1|         41|
    |ap_done         |    9|          2|    1|          2|
    |data_V_V_blk_n  |    9|          2|    1|          2|
    |i1_0_reg_90     |    9|          2|    3|          6|
    |j3_0_reg_101    |    9|          2|    3|          6|
    |j6_0_reg_112    |    9|          2|    4|          8|
    |j_0_reg_79      |    9|          2|    4|          8|
    |real_start      |    9|          2|    1|          2|
    |res_V_V_blk_n   |    9|          2|    1|          2|
    |res_V_V_din     |   15|          3|   32|         96|
    +----------------+-----+-----------+-----+-----------+
    |Total           |  268|         60|   51|        173|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |  40|   0|   40|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |i1_0_reg_90     |   3|   0|    3|          0|
    |i_reg_182       |   3|   0|    3|          0|
    |j3_0_reg_101    |   3|   0|    3|          0|
    |j6_0_reg_112    |   4|   0|    4|          0|
    |j_0_reg_79      |   4|   0|    4|          0|
    |j_5_reg_198     |   4|   0|    4|          0|
    |j_6_reg_190     |   3|   0|    3|          0|
    |j_reg_174       |   4|   0|    4|          0|
    |start_once_reg  |   1|   0|    1|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  70|   0|   70|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config63> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config63> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config63> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config63> | return value |
|ap_done           | out |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config63> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config63> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config63> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config63> | return value |
|start_out         | out |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config63> | return value |
|start_write       | out |    1| ap_ctrl_hs | zeropad2d_cl_me<ap_fixed,ap_fixed,config63> | return value |
|data_V_V_dout     |  in |   32|   ap_fifo  |                   data_V_V                  |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                   data_V_V                  |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                   data_V_V                  |    pointer   |
|res_V_V_din       | out |   32|   ap_fifo  |                   res_V_V                   |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                   res_V_V                   |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                   res_V_V                   |    pointer   |
+------------------+-----+-----+------------+---------------------------------------------+--------------+

