US  	US  	 PRP	O
20070001758  	20070001758  	 CD	O
A1  	A1  	 CD	O
20070104  	20070104  	 CD	O
US  	US  	 NNP	O
11172186  	11172186  	 CD	O
20050630  	20050630  	 CD	O
11  	11  	 CD	O
20060101  	20060101  	 CD	O
A  	A  	 DT	O
H  	H  	 NNP	O
03  	03  	 CD	O
F  	F  	 NN	O
3  	3  	 CD	O
45  	45  	 CD	O
F  	F  	 NN	O
I  	I  	 PRP	O
20070104  	20070104  	 CD	O
US  	US  	 NNP	O
B  	B  	 NNP	B-NP
H  	H  	 NNP	I-NP
US  	US  	 NNP	O
330069000  	330069000  	 CD	O
Multiple  	Multiple  	 JJ	B-NP
differential  	differential  	 NN	I-NP
amplifier  	amplifier  	 NN	I-NP
system  	system  	 NN	I-NP
and  	and  	 CC	O
method  	method  	 NN	O
for  	for  	 IN	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
compensation  	compensation  	 NN	I-NP
Alexander  	Alexander  	 NNP	I-NP
Alasdair  	Alasdair  	 NNP	I-NP
G 	G 	 NNP	I-NP
.  	.  	 .	I-NP
Andover  	Andover  	 NNP	O
MA  	MA  	 NNP	O
US  	US  	 NNP	O
Malden  	Malden  	 NNP	O
MA  	MA  	 NNP	O
US  	US  	 NNP	O
260  	260  	 CD	O
Bear  	Bear  	 NNP	B-NP
Hill  	Hill  	 NNP	I-NP
Road  	Road  	 NNP	I-NP
Waltham  	Waltham  	 NNP	I-NP
MA  	MA  	 NNP	I-NP
02451-1018  	02451-1018  	 NNP	O
US  	US  	 NNP	O
A  	A  	 DT	O
multiple  	multiple  	 JJ	O
differential  	differential  	 NN	B-NP
amplifier  	amplifier  	 NN	I-NP
system  	system  	 NN	I-NP
and  	and  	 CC	O
method  	method  	 NN	O
for  	for  	 IN	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
compensation  	compensation  	 NN	I-NP
which  	which  	 WDT	O
in  	in  	 IN	O
a  	a  	 DT	O
first  	first  	 JJ	O
phase  	phase  	 NN	O
connects  	connects  	 VBZ	O
to  	to  	 TO	O
a  	a  	 DT	O
differential  	differential  	 NN	B-NP
switched  	switched  	 VBD	I-NP
input  	input  	 NN	I-NP
of  	of  	 IN	O
a  	a  	 DT	O
null  	null  	 JJ	O
amplifier 	amplifier 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
differential  	differential  	 JJ	B-NP
signal  	signal  	 NN	I-NP
input  	input  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier 	amplifier 	 NN	O
,  	,  	 ,	O
inverted 	inverted 	 NN	O
,  	,  	 ,	O
for  	for  	 IN	O
compensating  	compensating  	 NN	O
for  	for  	 IN	O
offset  	offset  	 VBN	O
errors  	errors  	 NNS	O
and  	and  	 CC	O
transconductance  	transconductance  	 JJ	B-NP
mismatches  	mismatches  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier 	amplifier 	 NN	O
;  	;  	 :	O
and  	and  	 CC	O
storing  	storing  	 VBG	O
in  	in  	 IN	O
a  	a  	 DT	O
null  	null  	 JJ	O
storage  	storage  	 NN	B-NP
device  	device  	 NN	I-NP
connected  	connected  	 VBN	O
to  	to  	 TO	O
an  	an  	 DT	O
auxiliary  	auxiliary  	 JJ	O
input  	input  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 NN	O
amplifier  	amplifier  	 VBD	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
representing  	representing  	 VBG	O
the  	the  	 DT	O
compensation  	compensation  	 NN	B-NP
for  	for  	 IN	O
the  	the  	 DT	O
offset  	offset  	 VBN	O
error  	error  	 NN	O
and  	and  	 CC	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier 	amplifier 	 NN	O
;  	;  	 :	O
and  	and  	 CC	O
in  	in  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
phase  	phase  	 NN	O
connecting  	connecting  	 VBG	O
the  	the  	 DT	O
differential  	differential  	 NN	B-NP
switched  	switched  	 VBD	I-NP
input  	input  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
differential  	differential  	 JJ	B-NP
feedback  	feedback  	 JJ	I-NP
input  	input  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier  	amplifier  	 NN	O
and  	and  	 CC	O
storing  	storing  	 VBG	O
in  	in  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
storage  	storage  	 NN	B-NP
device  	device  	 NN	I-NP
connected  	connected  	 VBN	O
to  	to  	 TO	O
an  	an  	 DT	O
auxiliary  	auxiliary  	 JJ	O
input  	input  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier  	amplifier  	 NNS	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
representing  	representing  	 VBG	O
the  	the  	 DT	O
compensation  	compensation  	 NN	B-NP
for  	for  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier  	amplifier  	 NNS	O
offset  	offset  	 VBN	O
error  	error  	 NN	O
and  	and  	 CC	O
transconductance  	transconductance  	 JJ	B-NP
mismatch 	mismatch 	 NN	I-NP
.  	.  	 .	O
This  	This  	 DT	O
invention  	invention  	 NN	O
relates  	relates  	 VBZ	O
to  	to  	 TO	O
a  	a  	 DT	O
method  	method  	 NN	O
and  	and  	 CC	O
apparatus  	apparatus  	 NN	B-NP
for  	for  	 IN	O
compensating  	compensating  	 NN	O
for  	for  	 IN	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
in  	in  	 IN	O
multiple  	multiple  	 JJ	O
differential  	differential  	 NN	B-NP
amplifiers 	amplifiers 	 NNS	I-NP
.  	.  	 .	O
Multiple  	Multiple  	 JJ	B-NP
differential  	differential  	 NN	I-NP
amplifiers 	amplifiers 	 NNS	I-NP
,  	,  	 ,	O
for  	for  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
double  	double  	 RB	O
differential  	differential  	 JJ	B-NP
amplifiers  	amplifiers  	 NNS	I-NP
used  	used  	 VBN	O
as  	as  	 IN	O
instrumentation  	instrumentation  	 NN	B-NP
amplifiers 	amplifiers 	 NNS	I-NP
,  	,  	 ,	O
typically  	typically  	 RB	O
include  	include  	 VB	O
two  	two  	 CD	O
input  	input  	 NN	B-NP
differential  	differential  	 NN	I-NP
transconductance  	transconductance  	 NN	I-NP
stages  	stages  	 NNS	I-NP
connected  	connected  	 VBN	O
in  	in  	 IN	O
shunt  	shunt  	 JJ	O
configuration 	configuration 	 NN	B-NP
.  	.  	 .	O
The  	The  	 DT	O
combination  	combination  	 NN	O
of  	of  	 IN	O
their  	their  	 PRP$	O
current  	current  	 JJ	O
outputs  	outputs  	 NN	B-NP
drives  	drives  	 VBZ	O
a  	a  	 DT	O
main  	main  	 JJ	O
amplifier 	amplifier 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
output  	output  	 NN	B-NP
from  	from  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier  	amplifier  	 NN	O
is  	is  	 VBZ	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
negative  	negative  	 JJ	B-NP
feedback  	feedback  	 JJ	I-NP
resistor  	resistor  	 JJ	I-NP
network 	network 	 NN	I-NP
,  	,  	 ,	O
which  	which  	 WDT	O
sets  	sets  	 VBZ	O
the  	the  	 DT	O
gain  	gain  	 NN	O
for  	for  	 IN	O
the  	the  	 DT	O
combined  	combined  	 JJ	O
signal 	signal 	 NN	O
.  	.  	 .	O
An  	An  	 DT	O
advantage  	advantage  	 NN	O
of  	of  	 IN	O
fully  	fully  	 RB	O
differential  	differential  	 JJ	B-NP
signal  	signal  	 NN	I-NP
paths  	paths  	 NNS	I-NP
is  	is  	 VBZ	O
to  	to  	 TO	O
reject  	reject  	 VB	O
the  	the  	 DT	O
common  	common  	 JJ	O
mode  	mode  	 NN	B-NP
noise  	noise  	 NN	I-NP
or  	or  	 CC	O
interference 	interference 	 NN	B-NP
.  	.  	 .	O
The  	The  	 DT	O
implementation  	implementation  	 NN	B-NP
of  	of  	 IN	O
double  	double  	 JJ	O
differential  	differential  	 NN	B-NP
input  	input  	 NN	I-NP
amplifier  	amplifier  	 NN	I-NP
circuits  	circuits  	 NNS	I-NP
as  	as  	 IN	O
a  	a  	 DT	O
realization  	realization  	 NN	O
of  	of  	 IN	O
this  	this  	 DT	O
practice  	practice  	 NN	O
is  	is  	 VBZ	O
well  	well  	 RB	O
established 	established 	 VBN	O
.  	.  	 .	O
The  	The  	 DT	O
instrumentation  	instrumentation  	 NN	B-NP
amplifier  	amplifier  	 NN	I-NP
operates  	operates  	 VBZ	O
by  	by  	 IN	O
nulling  	nulling  	 VBG	O
the  	the  	 DT	O
difference  	difference  	 NN	O
between  	between  	 IN	O
the  	the  	 DT	O
outputs  	outputs  	 NN	B-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
differential  	differential  	 JJ	I-NP
transconductance  	transconductance  	 JJ	I-NP
stages 	stages 	 NNS	I-NP
.  	.  	 .	O
Their  	Their  	 PRP$	O
outputs  	outputs  	 NN	B-NP
will  	will  	 MD	O
match  	match  	 VB	O
when  	when  	 WRB	O
their  	their  	 PRP$	O
inputs  	inputs  	 NNS	O
match  	match  	 VBP	O
so  	so  	 RB	O
that  	that  	 IN	O
the  	the  	 DT	O
circuit 	circuit 	 NN	O
,  	,  	 ,	O
which  	which  	 WDT	O
nulls  	nulls  	 VBD	O
their  	their  	 PRP$	O
difference 	difference 	 NN	O
,  	,  	 ,	O
must  	must  	 MD	O
drive  	drive  	 VB	O
the  	the  	 DT	O
input  	input  	 NN	O
which  	which  	 WDT	O
it  	it  	 PRP	O
controls  	controls  	 VBZ	O
to  	to  	 TO	O
match  	match  	 VB	O
the  	the  	 DT	O
voltage  	voltage  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
one  	one  	 NN	O
it  	it  	 PRP	O
does  	does  	 VBZ	O
not  	not  	 RB	O
control 	control 	 VB	O
.  	.  	 .	O
In  	In  	 IN	O
such  	such  	 PDT	O
a  	a  	 DT	O
configuration  	configuration  	 NN	B-NP
the  	the  	 DT	O
two  	two  	 CD	O
transconductance  	transconductance  	 CD	B-NP
inputs  	inputs  	 NNS	I-NP
must  	must  	 MD	O
be  	be  	 VB	O
accurately  	accurately  	 RB	O
matched 	matched 	 VBN	O
.  	.  	 .	O
However 	However 	 RB	O
,  	,  	 ,	O
lithographic  	lithographic  	 JJ	B-NP
tolerances  	tolerances  	 NN	I-NP
in  	in  	 IN	O
mask  	mask  	 JJ	O
production  	production  	 NN	O
of  	of  	 IN	O
monolithic  	monolithic  	 JJ	B-NP
semiconductor  	semiconductor  	 NN	I-NP
devices  	devices  	 NNS	I-NP
together  	together  	 RB	O
with  	with  	 IN	O
planar  	planar  	 JJ	B-NP
irregularities  	irregularities  	 NNS	I-NP
inherent  	inherent  	 JJ	O
in  	in  	 IN	O
the  	the  	 DT	O
manufacture  	manufacture  	 NN	O
of  	of  	 IN	O
such  	such  	 JJ	O
devices  	devices  	 NNS	O
limit  	limit  	 VBP	O
the  	the  	 DT	O
matching  	matching  	 NN	O
of  	of  	 IN	O
such  	such  	 JJ	O
structures 	structures 	 NNS	O
.  	.  	 .	O
Furthermore 	Furthermore 	 RB	O
,  	,  	 ,	O
temperature  	temperature  	 JJ	B-NP
gradients  	gradients  	 NN	I-NP
across  	across  	 IN	O
the  	the  	 DT	O
circuit  	circuit  	 NN	O
during  	during  	 IN	O
operation  	operation  	 NN	O
may  	may  	 MD	O
degrade  	degrade  	 VB	O
the  	the  	 DT	O
matching  	matching  	 NN	O
of  	of  	 IN	O
transconductances  	transconductances  	 NN	B-NP
and  	and  	 CC	O
lead  	lead  	 VB	O
to  	to  	 TO	O
distortion 	distortion 	 VB	O
.  	.  	 .	O
As  	As  	 IN	O
a  	a  	 DT	O
result 	result 	 NN	O
,  	,  	 ,	O
presently 	presently 	 RB	O
,  	,  	 ,	O
while  	while  	 IN	O
offset  	offset  	 VBN	O
error  	error  	 NN	O
can  	can  	 MD	O
be  	be  	 VB	O
and  	and  	 CC	O
is  	is  	 VBZ	O
compensated  	compensated  	 VBN	O
for 	for 	 IN	O
,  	,  	 ,	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
is  	is  	 VBZ	O
not 	not 	 RB	O
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
therefore  	therefore  	 RB	O
an  	an  	 DT	O
object  	object  	 NN	B-NP
of  	of  	 IN	O
this  	this  	 DT	O
invention  	invention  	 NN	O
to  	to  	 TO	O
provide  	provide  	 VB	O
an  	an  	 DT	O
improved  	improved  	 JJ	O
method  	method  	 NN	O
and  	and  	 CC	O
apparatus  	apparatus  	 NN	B-NP
for  	for  	 IN	O
compensating  	compensating  	 NN	O
for  	for  	 IN	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
in  	in  	 IN	O
multiple  	multiple  	 JJ	O
differential  	differential  	 NN	B-NP
amplifiers 	amplifiers 	 NNS	I-NP
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
a  	a  	 DT	O
further  	further  	 JJ	O
object  	object  	 NN	B-NP
of  	of  	 IN	O
this  	this  	 DT	O
invention  	invention  	 NN	O
to  	to  	 TO	O
provide  	provide  	 VB	O
an  	an  	 DT	O
improved  	improved  	 JJ	O
apparatus  	apparatus  	 NN	B-NP
for  	for  	 IN	O
compensating  	compensating  	 NN	O
for  	for  	 IN	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
in  	in  	 IN	O
multiple  	multiple  	 JJ	O
differential  	differential  	 NN	B-NP
amplifiers  	amplifiers  	 NNS	I-NP
as  	as  	 IN	O
well  	well  	 RB	O
as  	as  	 RB	O
for  	for  	 IN	O
offset  	offset  	 VBN	O
errors 	errors 	 NNS	O
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
a  	a  	 DT	O
further  	further  	 JJ	O
object  	object  	 NN	B-NP
of  	of  	 IN	O
this  	this  	 DT	O
invention  	invention  	 NN	O
to  	to  	 TO	O
provide  	provide  	 VB	O
an  	an  	 DT	O
improved  	improved  	 JJ	O
method  	method  	 NN	O
and  	and  	 CC	O
apparatus  	apparatus  	 NN	B-NP
for  	for  	 IN	O
compensating  	compensating  	 NN	O
for  	for  	 IN	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
in  	in  	 IN	O
multiple  	multiple  	 JJ	O
differential  	differential  	 NN	B-NP
amplifiers  	amplifiers  	 NNS	I-NP
which  	which  	 WDT	O
compensate  	compensate  	 VBZ	O
for  	for  	 IN	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 JJ	I-NP
due  	due  	 JJ	O
to  	to  	 TO	O
dynamic  	dynamic  	 JJ	O
and  	and  	 CC	O
static  	static  	 JJ	B-NP
effects 	effects 	 NNS	I-NP
,  	,  	 ,	O
e.g.  	e.g.  	 FW	O
thermal  	thermal  	 FW	O
gradients 	gradients 	 FW	O
,  	,  	 ,	O
package  	package  	 NN	B-NP
stress  	stress  	 NN	I-NP
effects  	effects  	 NNS	I-NP
and  	and  	 CC	O
other  	other  	 JJ	O
manufacturing  	manufacturing  	 NN	B-NP
tolerances 	tolerances 	 NN	I-NP
,  	,  	 ,	O
respectively 	respectively 	 RB	O
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
a  	a  	 DT	O
further  	further  	 JJ	O
object  	object  	 NN	B-NP
of  	of  	 IN	O
this  	this  	 DT	O
invention  	invention  	 NN	O
to  	to  	 TO	O
provide  	provide  	 VB	O
an  	an  	 DT	O
improved  	improved  	 JJ	O
method  	method  	 NN	O
an  	an  	 DT	O
apparatus  	apparatus  	 NN	B-NP
for  	for  	 IN	O
compensating  	compensating  	 NN	O
for  	for  	 IN	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
in  	in  	 IN	O
multiple  	multiple  	 JJ	O
differential  	differential  	 NN	B-NP
amplifiers  	amplifiers  	 NNS	I-NP
which  	which  	 WDT	O
enables  	enables  	 VBZ	O
the  	the  	 DT	O
use  	use  	 NN	O
of  	of  	 IN	O
lower  	lower  	 JJR	O
tolerance  	tolerance  	 NN	B-NP
components  	components  	 NNS	I-NP
resulting  	resulting  	 VBG	O
in  	in  	 IN	O
lower  	lower  	 JJR	O
area  	area  	 NN	B-NP
requirements  	requirements  	 NNS	I-NP
and  	and  	 CC	O
greater  	greater  	 JJR	O
yield 	yield 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
invention  	invention  	 NN	O
results  	results  	 NNS	O
from  	from  	 IN	O
the  	the  	 DT	O
realization  	realization  	 NN	O
that  	that  	 IN	O
multiple  	multiple  	 JJ	O
differential  	differential  	 NN	B-NP
amplifiers 	amplifiers 	 NNS	I-NP
,  	,  	 ,	O
e.g.  	e.g.  	 CD	O
double  	double  	 JJ	O
differential  	differential  	 NN	B-NP
amplifiers  	amplifiers  	 NNS	I-NP
and  	and  	 CC	O
greater  	greater  	 JJR	O
can  	can  	 MD	O
be  	be  	 VB	O
compensated  	compensated  	 VBN	O
for  	for  	 IN	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
by  	by  	 IN	O
first  	first  	 JJ	O
connecting  	connecting  	 VBG	O
to  	to  	 TO	O
a  	a  	 DT	O
differential  	differential  	 NN	B-NP
switched  	switched  	 VBD	I-NP
input  	input  	 NN	I-NP
of  	of  	 IN	O
a  	a  	 DT	O
null  	null  	 JJ	O
amplifier 	amplifier 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
differential  	differential  	 JJ	B-NP
signal  	signal  	 NN	I-NP
input  	input  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier 	amplifier 	 NN	O
,  	,  	 ,	O
inverted 	inverted 	 NN	O
,  	,  	 ,	O
for  	for  	 IN	O
compensating  	compensating  	 NN	O
for  	for  	 IN	O
offset  	offset  	 VBN	O
errors  	errors  	 NNS	O
and  	and  	 CC	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier 	amplifier 	 NN	O
;  	;  	 :	O
and  	and  	 CC	O
storing  	storing  	 VBG	O
in  	in  	 IN	O
a  	a  	 DT	O
null  	null  	 JJ	O
storage  	storage  	 NN	B-NP
device  	device  	 NN	I-NP
connected  	connected  	 VBN	O
to  	to  	 TO	O
an  	an  	 DT	O
auxiliary  	auxiliary  	 JJ	O
input  	input  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier 	amplifier 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
representing  	representing  	 VBG	O
the  	the  	 DT	O
compensation  	compensation  	 NN	B-NP
for  	for  	 IN	O
the  	the  	 DT	O
offset  	offset  	 VBN	O
error  	error  	 NN	O
and  	and  	 CC	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier 	amplifier 	 NN	O
;  	;  	 :	O
and  	and  	 CC	O
second 	second 	 JJ	O
,  	,  	 ,	O
connecting  	connecting  	 VBG	O
the  	the  	 DT	O
differential  	differential  	 NN	B-NP
switched  	switched  	 VBD	I-NP
input  	input  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
differential  	differential  	 JJ	B-NP
feedback  	feedback  	 JJ	I-NP
input  	input  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier  	amplifier  	 NN	O
and  	and  	 CC	O
storing  	storing  	 VBG	O
in  	in  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
storage  	storage  	 NN	B-NP
device  	device  	 NN	I-NP
connected  	connected  	 VBN	O
to  	to  	 TO	O
an  	an  	 DT	O
auxiliary  	auxiliary  	 JJ	O
input  	input  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier 	amplifier 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
representing  	representing  	 VBG	O
the  	the  	 DT	O
compensation  	compensation  	 NN	B-NP
for  	for  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier  	amplifier  	 JJ	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
and  	and  	 CC	O
offset  	offset  	 VB	O
error 	error 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
subject  	subject  	 JJ	O
invention 	invention 	 NN	O
,  	,  	 ,	O
however 	however 	 RB	O
,  	,  	 ,	O
in  	in  	 IN	O
other  	other  	 JJ	O
embodiments 	embodiments 	 NN	O
,  	,  	 ,	O
need  	need  	 VBP	O
not  	not  	 RB	O
achieve  	achieve  	 VB	O
all  	all  	 PDT	O
these  	these  	 DT	O
objectives  	objectives  	 NNS	O
and  	and  	 CC	O
the  	the  	 DT	O
claims  	claims  	 NNS	O
hereof  	hereof  	 NN	O
should  	should  	 MD	O
not  	not  	 RB	O
be  	be  	 VB	O
limited  	limited  	 VBN	O
to  	to  	 TO	O
structures  	structures  	 NNS	O
or  	or  	 CC	O
methods  	methods  	 NNS	O
capable  	capable  	 JJ	O
of  	of  	 IN	O
achieving  	achieving  	 VBG	O
these  	these  	 DT	O
objectives 	objectives 	 NNS	O
.  	.  	 .	O
This  	This  	 DT	O
invention  	invention  	 NN	O
features  	features  	 VBZ	O
a  	a  	 DT	O
multiple  	multiple  	 JJ	O
differential  	differential  	 NN	B-NP
amplifier  	amplifier  	 NN	I-NP
system  	system  	 NN	I-NP
with  	with  	 IN	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
compensation  	compensation  	 NN	I-NP
including  	including  	 VBG	O
a  	a  	 DT	O
main  	main  	 JJ	O
amplifier  	amplifier  	 NN	O
having  	having  	 VBG	O
a  	a  	 DT	O
differential  	differential  	 JJ	B-NP
signal  	signal  	 NN	I-NP
input  	input  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
differential  	differential  	 JJ	B-NP
feedback  	feedback  	 JJ	I-NP
input  	input  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
having  	having  	 VBG	O
a  	a  	 DT	O
differential  	differential  	 JJ	B-NP
signal  	signal  	 NN	I-NP
input  	input  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
differential  	differential  	 NN	B-NP
switched  	switched  	 VBD	I-NP
input 	input 	 NN	I-NP
.  	.  	 .	O
There  	There  	 EX	O
is  	is  	 VBZ	O
a  	a  	 DT	O
null  	null  	 JJ	O
storage  	storage  	 NN	B-NP
device  	device  	 NN	I-NP
connected  	connected  	 VBN	O
to  	to  	 TO	O
an  	an  	 DT	O
auxiliary  	auxiliary  	 JJ	O
input  	input  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
and  	and  	 CC	O
a  	a  	 DT	O
main  	main  	 JJ	O
storage  	storage  	 NN	B-NP
device  	device  	 NN	I-NP
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
auxiliary  	auxiliary  	 JJ	O
input  	input  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier 	amplifier 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
switching  	switching  	 JJ	O
system  	system  	 NN	O
connects  	connects  	 VBZ	O
to  	to  	 TO	O
the  	the  	 DT	O
differential  	differential  	 NN	B-NP
switched  	switched  	 VBD	I-NP
input  	input  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 NN	O
amplifier  	amplifier  	 VBD	O
the  	the  	 DT	O
differential  	differential  	 JJ	B-NP
signal  	signal  	 NN	I-NP
input  	input  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier 	amplifier 	 NN	O
,  	,  	 ,	O
inverted 	inverted 	 NN	O
,  	,  	 ,	O
in  	in  	 IN	O
a  	a  	 DT	O
first  	first  	 JJ	O
phase  	phase  	 NN	O
for  	for  	 IN	O
compensating  	compensating  	 NN	O
for  	for  	 IN	O
offset  	offset  	 VBN	O
errors  	errors  	 NNS	O
and  	and  	 CC	O
transconductance  	transconductance  	 JJ	B-NP
mismatches  	mismatches  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
and  	and  	 CC	O
stores  	stores  	 NNS	O
in  	in  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
storage  	storage  	 NN	B-NP
device  	device  	 NN	I-NP
the  	the  	 DT	O
output  	output  	 NN	B-NP
signal  	signal  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
representing  	representing  	 VBG	B-NP
compensation  	compensation  	 NN	I-NP
for  	for  	 IN	O
the  	the  	 DT	O
offset  	offset  	 VBN	O
effort  	effort  	 NN	O
and  	and  	 CC	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
nulling  	nulling  	 JJ	I-NP
amplifier 	amplifier 	 NN	I-NP
.  	.  	 .	O
In  	In  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
phase  	phase  	 NN	O
the  	the  	 DT	O
differential  	differential  	 NN	B-NP
switched  	switched  	 VBD	I-NP
input  	input  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
is  	is  	 VBZ	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
differential  	differential  	 JJ	B-NP
feedback  	feedback  	 JJ	I-NP
input  	input  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier  	amplifier  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
representing  	representing  	 VBG	O
the  	the  	 DT	O
compensation  	compensation  	 NN	B-NP
for  	for  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier  	amplifier  	 NNS	O
offset  	offset  	 VBN	O
error  	error  	 NN	O
and  	and  	 CC	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
error  	error  	 NN	I-NP
is  	is  	 VBZ	O
stored  	stored  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
storage  	storage  	 NN	B-NP
device  	device  	 NN	I-NP
to  	to  	 TO	O
compensate  	compensate  	 VB	O
for  	for  	 IN	O
the  	the  	 DT	O
offset  	offset  	 VBN	O
error  	error  	 NN	O
and  	and  	 CC	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier 	amplifier 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
a  	a  	 DT	O
preferred  	preferred  	 JJ	O
embodiment  	embodiment  	 NNS	O
each  	each  	 DT	O
amplifier  	amplifier  	 NN	O
may  	may  	 MD	O
includes  	includes  	 VB	O
at  	at  	 IN	O
least  	least  	 JJS	O
two  	two  	 CD	O
transconductance  	transconductance  	 CD	B-NP
amplifiers 	amplifiers 	 NNS	I-NP
.  	.  	 .	O
The  	The  	 DT	O
storage  	storage  	 NN	B-NP
devices  	devices  	 NNS	I-NP
may  	may  	 MD	O
include  	include  	 VB	O
hold  	hold  	 VB	O
capacitors  	capacitors  	 VBN	O
each  	each  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
amplifier  	amplifier  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
a  	a  	 DT	O
double  	double  	 JJ	O
differential  	differential  	 NN	B-NP
amplifier 	amplifier 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
invention  	invention  	 NN	O
also  	also  	 RB	O
features  	features  	 VBZ	O
a  	a  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
compensating  	compensating  	 NN	O
for  	for  	 IN	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
multiple  	multiple  	 JJ	O
differential  	differential  	 NN	B-NP
amplifier  	amplifier  	 NN	I-NP
system 	system 	 NN	I-NP
.  	.  	 .	O
In  	In  	 IN	O
a  	a  	 DT	O
first  	first  	 JJ	O
phase  	phase  	 NN	O
the  	the  	 DT	O
differential  	differential  	 JJ	B-NP
signal  	signal  	 NN	I-NP
input  	input  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier 	amplifier 	 NN	O
,  	,  	 ,	O
inverted 	inverted 	 NN	O
,  	,  	 ,	O
is  	is  	 VBZ	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
differential  	differential  	 NN	B-NP
switched  	switched  	 VBD	I-NP
input  	input  	 NN	I-NP
of  	of  	 IN	O
a  	a  	 DT	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
for  	for  	 IN	O
compensating  	compensating  	 NN	O
for  	for  	 IN	O
offset  	offset  	 VBN	O
errors  	errors  	 NNS	O
in  	in  	 IN	O
transconductance  	transconductance  	 JJ	B-NP
mismatches  	mismatches  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier 	amplifier 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
representing  	representing  	 VBG	O
the  	the  	 DT	O
compensation  	compensation  	 NN	B-NP
for  	for  	 IN	O
the  	the  	 DT	O
offset  	offset  	 VBN	O
error  	error  	 NN	O
and  	and  	 CC	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
is  	is  	 VBZ	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
auxiliary  	auxiliary  	 JJ	O
input  	input  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier 	amplifier 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
phase  	phase  	 NN	O
the  	the  	 DT	O
differential  	differential  	 NN	B-NP
switched  	switched  	 VBD	I-NP
input  	input  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
is  	is  	 VBZ	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
differential  	differential  	 JJ	B-NP
feedback  	feedback  	 JJ	I-NP
input  	input  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier  	amplifier  	 NN	O
and  	and  	 CC	O
is  	is  	 VBZ	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
an  	an  	 DT	O
auxiliary  	auxiliary  	 JJ	O
input  	input  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier 	amplifier 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
represents  	represents  	 VBZ	O
the  	the  	 DT	O
compensation  	compensation  	 NN	B-NP
for  	for  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier  	amplifier  	 NNS	O
offset  	offset  	 VBN	O
error  	error  	 NN	O
and  	and  	 CC	O
transconductance  	transconductance  	 JJ	B-NP
mismatch 	mismatch 	 NN	I-NP
.  	.  	 .	O
In  	In  	 IN	O
a  	a  	 DT	O
preferred  	preferred  	 JJ	O
embodiment  	embodiment  	 NNS	O
each  	each  	 DT	O
amplifier  	amplifier  	 NN	O
may  	may  	 MD	O
have  	have  	 VB	O
at  	at  	 IN	O
least  	least  	 JJS	O
two  	two  	 CD	O
transconductance  	transconductance  	 CD	B-NP
amplifiers 	amplifiers 	 NNS	I-NP
.  	.  	 .	O
The  	The  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
in  	in  	 IN	O
each  	each  	 DT	O
phase  	phase  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
stored  	stored  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
storage  	storage  	 NN	B-NP
device 	device 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
storage  	storage  	 NN	B-NP
devices  	devices  	 NNS	I-NP
may  	may  	 MD	O
include  	include  	 VB	O
hold  	hold  	 VB	O
capacitors 	capacitors 	 NNS	B-NP
.  	.  	 .	O
Each  	Each  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
amplifiers  	amplifiers  	 NNS	O
may  	may  	 MD	O
be  	be  	 VB	O
a  	a  	 DT	O
double  	double  	 JJ	O
differential  	differential  	 NN	B-NP
amplifier 	amplifier 	 NN	I-NP
.  	.  	 .	O
Other  	Other  	 JJ	B-NP
objects 	objects 	 NNS	I-NP
,  	,  	 ,	O
features  	features  	 NNS	O
and  	and  	 CC	O
advantages  	advantages  	 NNS	O
will  	will  	 MD	O
occur  	occur  	 VB	O
to  	to  	 TO	O
those  	those  	 DT	O
skilled  	skilled  	 JJ	O
in  	in  	 IN	O
the  	the  	 DT	O
art  	art  	 NN	O
from  	from  	 IN	O
the  	the  	 DT	O
following  	following  	 JJ	O
description  	description  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
preferred  	preferred  	 JJ	O
embodiment  	embodiment  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
accompanying  	accompanying  	 JJ	O
drawings 	drawings 	 NNS	O
,  	,  	 ,	O
in  	in  	 IN	O
which 	which 	 WDT	O
:  	:  	 :	O
FIG.  	FIG.  	 CD	O
1  	1  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
schematic  	schematic  	 JJ	B-NP
diagram  	diagram  	 NN	I-NP
of  	of  	 IN	O
a  	a  	 DT	O
prior  	prior  	 JJ	O
art  	art  	 NN	O
multiple  	multiple  	 JJ	O
differential  	differential  	 NN	B-NP
amplifier 	amplifier 	 NNS	I-NP
;  	;  	 :	O
FIG.  	FIG.  	 CD	O
2  	2  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
schematic  	schematic  	 JJ	B-NP
diagram  	diagram  	 NN	I-NP
of  	of  	 IN	O
a  	a  	 DT	O
prior  	prior  	 JJ	O
art  	art  	 NN	O
multiple  	multiple  	 JJ	O
differential  	differential  	 NN	B-NP
amplifier  	amplifier  	 NN	I-NP
system  	system  	 NN	I-NP
with  	with  	 IN	O
a  	a  	 DT	O
main  	main  	 JJ	O
amplifier  	amplifier  	 NN	O
and  	and  	 CC	O
a  	a  	 DT	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
in  	in  	 IN	O
a  	a  	 DT	O
first  	first  	 JJ	O
phase  	phase  	 NN	O
of  	of  	 IN	O
operation 	operation 	 NN	O
;  	;  	 :	O
FIG.  	FIG.  	 CD	O
3  	3  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
schematic  	schematic  	 JJ	B-NP
diagram  	diagram  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
prior  	prior  	 JJ	O
art  	art  	 NN	O
multiple  	multiple  	 JJ	O
differential  	differential  	 NN	B-NP
amplifier  	amplifier  	 NN	I-NP
system  	system  	 NN	I-NP
of  	of  	 IN	O
FIG.  	FIG.  	 CD	O
2  	2  	 CD	O
in  	in  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
phase  	phase  	 NN	O
of  	of  	 IN	O
operation 	operation 	 NN	O
;  	;  	 :	O
FIG.  	FIG.  	 CD	O
4  	4  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
schematic  	schematic  	 JJ	B-NP
diagram  	diagram  	 NN	I-NP
of  	of  	 IN	O
a  	a  	 DT	O
multiple  	multiple  	 JJ	O
differential  	differential  	 NN	B-NP
amplifier  	amplifier  	 NN	I-NP
system  	system  	 NN	I-NP
with  	with  	 IN	O
a  	a  	 DT	O
main  	main  	 JJ	O
amplifier  	amplifier  	 NN	O
and  	and  	 CC	O
a  	a  	 DT	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
in  	in  	 IN	O
a  	a  	 DT	O
first  	first  	 JJ	O
phase  	phase  	 NN	O
of  	of  	 IN	O
operation  	operation  	 NN	O
according  	according  	 VBG	O
to  	to  	 TO	O
this  	this  	 DT	O
invention 	invention 	 NN	O
;  	;  	 :	O
FIG.  	FIG.  	 CD	O
5  	5  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
schematic  	schematic  	 JJ	B-NP
diagram  	diagram  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
multiple  	multiple  	 JJ	O
differential  	differential  	 NN	B-NP
amplifier  	amplifier  	 NN	I-NP
system  	system  	 NN	I-NP
of  	of  	 IN	O
FIG.  	FIG.  	 CD	O
4  	4  	 CD	O
in  	in  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
phase  	phase  	 NN	O
of  	of  	 IN	O
operation  	operation  	 NN	O
according  	according  	 VBG	O
to  	to  	 TO	O
this  	this  	 DT	O
invention 	invention 	 NN	O
;  	;  	 :	O
FIG.  	FIG.  	 CD	O
6  	6  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
more  	more  	 RBR	O
detailed  	detailed  	 JJ	O
schematic  	schematic  	 NNS	O
view  	view  	 VBP	O
similar  	similar  	 JJ	O
to  	to  	 TO	O
FIG.  	FIG.  	 CD	O
4  	4  	 CD	O
showing  	showing  	 VBG	O
the  	the  	 DT	O
switching  	switching  	 JJ	O
system  	system  	 NN	O
set  	set  	 VBN	O
for  	for  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
phase 	phase 	 NN	O
;  	;  	 :	O
FIG.  	FIG.  	 CD	O
7  	7  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
schematic  	schematic  	 JJ	B-NP
view  	view  	 NN	I-NP
similar  	similar  	 JJ	O
to  	to  	 TO	O
FIG.  	FIG.  	 CD	O
6  	6  	 CD	O
showing  	showing  	 VBG	O
the  	the  	 DT	O
switching  	switching  	 JJ	O
system  	system  	 NN	O
set  	set  	 VBN	O
for  	for  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
phase 	phase 	 NN	O
;  	;  	 :	O
and  	and  	 CC	O
FIG.  	FIG.  	 CD	O
8  	8  	 CD	O
is  	is  	 VBZ	O
an  	an  	 DT	O
illustration  	illustration  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
timing  	timing  	 NN	O
signals  	signals  	 NNS	O
for  	for  	 IN	O
establishing  	establishing  	 VBG	O
the  	the  	 DT	O
phases 	phases 	 NNS	O
.  	.  	 .	O
Aside  	Aside  	 RB	O
from  	from  	 IN	O
the  	the  	 DT	O
preferred  	preferred  	 JJ	O
embodiment  	embodiment  	 NN	O
or  	or  	 CC	O
embodiments  	embodiments  	 NNS	O
disclosed  	disclosed  	 VBD	O
below 	below 	 RB	O
,  	,  	 ,	O
this  	this  	 DT	O
invention  	invention  	 NN	O
is  	is  	 VBZ	O
capable  	capable  	 JJ	O
of  	of  	 IN	O
other  	other  	 JJ	O
embodiments  	embodiments  	 NN	O
and  	and  	 CC	O
of  	of  	 IN	O
being  	being  	 VBG	O
practiced  	practiced  	 VBN	O
or  	or  	 CC	O
being  	being  	 VBG	O
carried  	carried  	 VBN	O
out  	out  	 RP	O
in  	in  	 IN	O
various  	various  	 JJ	O
ways 	ways 	 NNS	O
.  	.  	 .	O
Thus 	Thus 	 RB	O
,  	,  	 ,	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
to  	to  	 TO	O
be  	be  	 VB	O
understood  	understood  	 VBN	O
that  	that  	 IN	O
the  	the  	 DT	O
invention  	invention  	 NN	O
is  	is  	 VBZ	O
not  	not  	 RB	O
limited  	limited  	 VBN	O
in  	in  	 IN	O
its  	its  	 PRP$	O
application  	application  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
details  	details  	 NNS	O
of  	of  	 IN	O
construction  	construction  	 NN	B-NP
and  	and  	 CC	O
the  	the  	 DT	O
arrangements  	arrangements  	 NNS	O
of  	of  	 IN	O
components  	components  	 NNS	O
set  	set  	 VBD	O
forth  	forth  	 RB	O
in  	in  	 IN	O
the  	the  	 DT	O
following  	following  	 JJ	O
description  	description  	 NN	O
or  	or  	 CC	O
illustrated  	illustrated  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
drawings 	drawings 	 NNS	O
.  	.  	 .	O
If  	If  	 IN	O
only  	only  	 RB	O
one  	one  	 CD	O
embodiment  	embodiment  	 NN	O
is  	is  	 VBZ	O
described  	described  	 VBN	O
herein 	herein 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
claims  	claims  	 NNS	O
hereof  	hereof  	 NNS	O
are  	are  	 VBP	O
not  	not  	 RB	O
to  	to  	 TO	O
be  	be  	 VB	O
limited  	limited  	 VBN	O
to  	to  	 TO	O
that  	that  	 DT	O
embodiment 	embodiment 	 NN	O
.  	.  	 .	O
Moreover 	Moreover 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
claims  	claims  	 NNS	O
hereof  	hereof  	 NNS	O
are  	are  	 VBP	O
not  	not  	 RB	O
to  	to  	 TO	O
be  	be  	 VB	O
read  	read  	 VBN	O
restrictively  	restrictively  	 VBN	O
unless  	unless  	 IN	O
there  	there  	 EX	O
is  	is  	 VBZ	O
clear  	clear  	 JJ	O
and  	and  	 CC	O
convincing  	convincing  	 JJ	O
evidence  	evidence  	 NN	O
manifesting  	manifesting  	 VBD	O
a  	a  	 DT	O
certain  	certain  	 JJ	O
exclusion 	exclusion 	 NN	O
,  	,  	 ,	O
restriction 	restriction 	 NN	O
,  	,  	 ,	O
or  	or  	 CC	O
disclaimer 	disclaimer 	 NN	O
.  	.  	 .	O
There  	There  	 EX	O
is  	is  	 VBZ	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
1 	1 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
prior  	prior  	 JJ	O
art 	art 	 NN	O
,  	,  	 ,	O
multiple  	multiple  	 JJ	O
differential  	differential  	 NN	B-NP
amplifier  	amplifier  	 VBD	I-NP
10  	10  	 CD	O
including  	including  	 VBG	B-NP
transconductance  	transconductance  	 CD	I-NP
amplifiers  	amplifiers  	 CD	I-NP
12  	12  	 CD	O
and  	and  	 CC	O
14 	14 	 CD	O
,  	,  	 ,	O
summing  	summing  	 JJ	O
circuit  	circuit  	 NN	O
16 	16 	 CD	O
,  	,  	 ,	O
gain  	gain  	 NN	B-NP
amplifier  	amplifier  	 VBD	I-NP
18 	18 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
feedback  	feedback  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
19  	19  	 CD	O
including  	including  	 VBG	B-NP
feedback  	feedback  	 CD	I-NP
resistor  	resistor  	 CD	I-NP
20 	20 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
gain  	gain  	 NN	B-NP
resistor  	resistor  	 VBD	I-NP
22 	22 	 CD	O
.  	.  	 .	O
Feedback  	Feedback  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
19  	19  	 CD	O
is  	is  	 VBZ	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
reference  	reference  	 NN	O
23  	23  	 CD	O
which  	which  	 WDT	O
may  	may  	 MD	O
be  	be  	 VB	O
ground 	ground 	 NN	O
,  	,  	 ,	O
zero 	zero 	 CD	O
,  	,  	 ,	O
or  	or  	 CC	O
any  	any  	 DT	O
suitable  	suitable  	 JJ	O
reference 	reference 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
operation  	operation  	 NN	O
a  	a  	 DT	O
fully  	fully  	 RB	O
differential  	differential  	 JJ	B-NP
input  	input  	 NN	I-NP
signal  	signal  	 NN	I-NP
is  	is  	 VBZ	O
provided  	provided  	 VBN	O
on  	on  	 IN	O
differential  	differential  	 CD	B-NP
inputs  	inputs  	 CD	I-NP
24  	24  	 CD	O
and  	and  	 CC	O
26  	26  	 CD	O
to  	to  	 TO	O
transconductance  	transconductance  	 CD	B-NP
amplifier  	amplifier  	 CD	I-NP
12 	12 	 CD	O
.  	.  	 .	O
Its  	Its  	 PRP$	O
output  	output  	 NN	B-NP
is  	is  	 VBZ	O
summed  	summed  	 VBN	O
in  	in  	 IN	O
summing  	summing  	 JJ	O
circuit  	circuit  	 NN	O
16  	16  	 CD	O
with  	with  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
from  	from  	 IN	O
transconductance  	transconductance  	 CD	B-NP
amplifier  	amplifier  	 CD	I-NP
14  	14  	 CD	O
whose  	whose  	 WP$	O
differential  	differential  	 JJ	B-NP
input  	input  	 NN	I-NP
signal  	signal  	 NN	I-NP
on  	on  	 IN	O
lines  	lines  	 NNS	O
28  	28  	 CD	O
and  	and  	 CC	O
30  	30  	 CD	O
is  	is  	 VBZ	O
provided  	provided  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
feedback  	feedback  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
19 	19 	 CD	O
,  	,  	 ,	O
including  	including  	 VBG	B-NP
feedback  	feedback  	 CD	I-NP
resistor  	resistor  	 CD	I-NP
20  	20  	 CD	O
and  	and  	 CC	O
gain  	gain  	 NN	B-NP
resistor  	resistor  	 VBD	I-NP
22 	22 	 CD	O
.  	.  	 .	O
Any  	Any  	 DT	O
difference  	difference  	 NN	O
between  	between  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	I-NP
transconductance  	transconductance  	 CD	I-NP
amplifiers  	amplifiers  	 CD	I-NP
12  	12  	 CD	O
and  	and  	 CC	O
14  	14  	 CD	O
will  	will  	 MD	O
be  	be  	 VB	O
reflected  	reflected  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
from  	from  	 IN	O
summing  	summing  	 JJ	O
circuit  	circuit  	 NN	O
16 	16 	 CD	O
.  	.  	 .	O
This  	This  	 DT	O
output  	output  	 NN	B-NP
is  	is  	 VBZ	O
amplified  	amplified  	 VBN	O
by  	by  	 IN	O
gain  	gain  	 NN	B-NP
amplifier  	amplifier  	 VBD	I-NP
18  	18  	 CD	O
and  	and  	 CC	O
provided  	provided  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
32 	32 	 CD	O
.  	.  	 .	O
This  	This  	 DT	O
output  	output  	 NN	B-NP
is  	is  	 VBZ	O
fed  	fed  	 VBN	O
back  	back  	 RP	O
through  	through  	 IN	O
feedback  	feedback  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
19 	19 	 CD	O
.  	.  	 .	O
With  	With  	 IN	O
resistors  	resistors  	 CD	O
20  	20  	 CD	O
and  	and  	 CC	O
22  	22  	 CD	O
acting  	acting  	 VBG	O
as  	as  	 IN	O
a  	a  	 DT	O
voltage  	voltage  	 NN	O
divider  	divider  	 VBD	O
the  	the  	 DT	O
scaled  	scaled  	 VBN	O
down  	down  	 RP	O
feedback  	feedback  	 JJ	B-NP
signal  	signal  	 NN	I-NP
is  	is  	 VBZ	O
provided  	provided  	 VBN	O
at  	at  	 IN	O
inputs  	inputs  	 CD	O
28  	28  	 CD	O
and  	and  	 CC	O
30  	30  	 CD	O
to  	to  	 TO	O
transconductance  	transconductance  	 CD	B-NP
amplifier  	amplifier  	 CD	I-NP
14 	14 	 CD	O
.  	.  	 .	O
When  	When  	 WRB	O
the  	the  	 DT	O
feedback  	feedback  	 JJ	B-NP
signal  	signal  	 NN	I-NP
on  	on  	 IN	O
differential  	differential  	 CD	B-NP
inputs  	inputs  	 CD	I-NP
28  	28  	 CD	O
and  	and  	 CC	O
30  	30  	 CD	O
is  	is  	 VBZ	O
equivalent  	equivalent  	 JJ	O
to  	to  	 TO	O
that  	that  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
input  	input  	 NN	B-NP
signal  	signal  	 NN	I-NP
on  	on  	 IN	O
differential  	differential  	 CD	B-NP
inputs  	inputs  	 CD	I-NP
24  	24  	 CD	O
and  	and  	 CC	O
26  	26  	 CD	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
summing  	summing  	 JJ	O
circuits  	circuits  	 NNS	O
16  	16  	 CD	O
is  	is  	 VBZ	O
zeroed 	zeroed 	 VBN	O
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	I-NP
gain  	gain  	 NN	I-NP
amplifier  	amplifier  	 VBD	I-NP
18  	18  	 CD	O
remains  	remains  	 VBZ	O
unchanged 	unchanged 	 JJ	O
,  	,  	 ,	O
so  	so  	 RB	O
that  	that  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
signal  	signal  	 NN	I-NP
at  	at  	 IN	O
output  	output  	 NN	B-NP
32  	32  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
direct  	direct  	 JJ	O
function  	function  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
input  	input  	 NN	B-NP
signal  	signal  	 NN	I-NP
at  	at  	 IN	O
differential  	differential  	 CD	B-NP
inputs  	inputs  	 CD	I-NP
24  	24  	 CD	O
and  	and  	 CC	O
26 	26 	 CD	O
.  	.  	 .	O
Since  	Since  	 IN	O
this  	this  	 DT	O
double  	double  	 JJ	O
differential  	differential  	 NN	B-NP
amplifier  	amplifier  	 VBD	I-NP
10  	10  	 CD	O
has  	has  	 VBZ	O
a  	a  	 DT	O
fully  	fully  	 RB	O
differential  	differential  	 JJ	B-NP
input  	input  	 NN	I-NP
common  	common  	 JJ	O
mode  	mode  	 NN	B-NP
noise  	noise  	 NN	I-NP
is  	is  	 VBZ	O
eliminated 	eliminated 	 VBN	O
.  	.  	 .	O
FIGS.  	FIGS.  	 CD	O
2  	2  	 CD	O
and  	and  	 CC	O
3  	3  	 CD	O
show  	show  	 NN	O
a  	a  	 DT	O
schematic  	schematic  	 JJ	B-NP
diagram  	diagram  	 NN	I-NP
of  	of  	 IN	O
a  	a  	 DT	O
prior  	prior  	 JJ	O
art  	art  	 NN	B-NP
differential  	differential  	 NN	I-NP
amplifier  	amplifier  	 NN	I-NP
system  	system  	 NN	I-NP
36  	36  	 CD	O
which  	which  	 WDT	O
includes  	includes  	 VBZ	O
two  	two  	 CD	O
such  	such  	 JJ	O
differential  	differential  	 NN	B-NP
amplifiers  	amplifiers  	 VBD	I-NP
10a  	10a  	 CD	O
and  	and  	 CC	O
10aa  	10aa  	 CD	O
configured  	configured  	 NN	O
to  	to  	 TO	O
eliminate  	eliminate  	 VB	O
offset  	offset  	 VBN	O
errors 	errors 	 NNS	O
.  	.  	 .	O
One  	One  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
amplifiers  	amplifiers  	 JJ	O
10a 	10a 	 NN	O
,  	,  	 ,	O
FIG.  	FIG.  	 CD	O
2 	2 	 CD	O
,  	,  	 ,	O
is  	is  	 VBZ	O
a  	a  	 DT	O
null  	null  	 JJ	O
amplifier 	amplifier 	 NN	O
;  	;  	 :	O
the  	the  	 DT	O
other  	other  	 JJ	O
10aa  	10aa  	 NN	O
is  	is  	 VBZ	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier 	amplifier 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
2  	2  	 CD	O
represents  	represents  	 VBZ	O
the  	the  	 DT	O
system  	system  	 NN	O
in  	in  	 IN	O
phase  	phase  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x3c6 	x3c6 	 CD	O
;  	;  	 :	O
1  	1  	 CD	O
operation 	operation 	 NN	O
;  	;  	 :	O
FIG.  	FIG.  	 CD	O
3  	3  	 CD	O
shows  	shows  	 NNS	O
the  	the  	 DT	O
system  	system  	 NN	O
in  	in  	 IN	O
phase  	phase  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x3c6 	x3c6 	 CD	O
;  	;  	 :	O
2  	2  	 CD	O
operation 	operation 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
FIGS.  	FIGS.  	 CD	O
2  	2  	 CD	O
and  	and  	 CC	O
3  	3  	 CD	O
each  	each  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
amplifiers  	amplifiers  	 JJ	O
10a  	10a  	 NN	O
and  	and  	 CC	O
10aa  	10aa  	 NNP	O
are  	are  	 VBP	O
shown  	shown  	 VBN	O
as  	as  	 IN	O
having  	having  	 VBG	O
only  	only  	 RB	O
two  	two  	 CD	O
inputs 	inputs 	 NNS	O
,  	,  	 ,	O
but  	but  	 CC	O
this  	this  	 DT	O
is  	is  	 VBZ	O
for  	for  	 IN	O
simplification  	simplification  	 NN	B-NP
and  	and  	 CC	O
ease  	ease  	 VB	O
of  	of  	 IN	O
understanding  	understanding  	 VBG	O
only 	only 	 RB	O
,  	,  	 ,	O
as  	as  	 IN	O
each  	each  	 DT	O
actually  	actually  	 RB	O
has  	has  	 VBZ	O
four  	four  	 CD	O
inputs  	inputs  	 NNS	O
as  	as  	 RB	O
shown  	shown  	 VBN	O
with  	with  	 IN	O
respect  	respect  	 NN	O
to  	to  	 TO	O
amplifier  	amplifier  	 CD	O
10  	10  	 CD	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
1 	1 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
phase  	phase  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x3c6 	x3c6 	 CD	O
;  	;  	 :	O
1  	1  	 CD	O
operation 	operation 	 NN	O
,  	,  	 ,	O
FIG.  	FIG.  	 CD	O
2 	2 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
differential  	differential  	 JJ	B-NP
signal  	signal  	 NN	I-NP
inputs  	inputs  	 VBD	I-NP
24a 	24a 	 CD	O
,  	,  	 ,	O
26a  	26a  	 CD	O
to  	to  	 TO	O
null  	null  	 VB	O
amplifier  	amplifier  	 JJ	O
10a  	10a  	 NN	O
are  	are  	 VBP	O
shorted  	shorted  	 VBN	O
together  	together  	 RB	O
so  	so  	 RB	O
that  	that  	 IN	O
the  	the  	 DT	O
input  	input  	 NN	B-NP
signal  	signal  	 NN	I-NP
is  	is  	 VBZ	O
zero 	zero 	 CD	O
.  	.  	 .	O
Any  	Any  	 DT	O
signal  	signal  	 NN	O
at  	at  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
40  	40  	 CD	O
represents  	represents  	 VBZ	O
the  	the  	 DT	O
offset  	offset  	 VBN	O
error  	error  	 NN	O
of  	of  	 IN	O
null  	null  	 FW	O
amplifier  	amplifier  	 FW	O
10a 	10a 	 FW	O
.  	.  	 .	O
This  	This  	 DT	O
value  	value  	 NN	O
is  	is  	 VBZ	O
stored  	stored  	 VBN	O
in  	in  	 IN	O
storage  	storage  	 NN	B-NP
device  	device  	 NN	I-NP
42  	42  	 CD	O
which  	which  	 WDT	O
may 	may 	 MD	O
,  	,  	 ,	O
for  	for  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
be  	be  	 VB	O
a  	a  	 DT	O
holding  	holding  	 NN	B-NP
capacitor  	capacitor  	 NNS	I-NP
and  	and  	 CC	O
delivered  	delivered  	 VBN	O
to  	to  	 TO	O
an  	an  	 DT	O
auxiliary  	auxiliary  	 JJ	O
input  	input  	 NN	O
44  	44  	 CD	O
of  	of  	 IN	O
null  	null  	 FW	O
amplifier  	amplifier  	 FW	O
10a 	10a 	 FW	O
.  	.  	 .	O
As  	As  	 IN	O
a  	a  	 DT	O
result  	result  	 NN	O
null  	null  	 NN	O
amplifier  	amplifier  	 NNS	O
10a  	10a  	 VBP	O
now  	now  	 RB	O
provides  	provides  	 VBZ	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
at  	at  	 IN	O
40  	40  	 CD	O
which  	which  	 WDT	O
is  	is  	 VBZ	O
compensated  	compensated  	 VBN	O
for  	for  	 IN	O
offset  	offset  	 VBN	O
error 	error 	 NN	O
.  	.  	 .	O
Main  	Main  	 JJ	O
amplifier  	amplifier  	 NNS	O
10aa  	10aa  	 VBP	O
also  	also  	 RB	O
has  	has  	 VBZ	O
a  	a  	 DT	O
storage  	storage  	 NN	B-NP
device  	device  	 NN	I-NP
such  	such  	 JJ	O
as  	as  	 IN	O
a  	a  	 DT	O
hold  	hold  	 NN	O
capacitor  	capacitor  	 VBD	O
46  	46  	 CD	O
associated  	associated  	 VBN	O
with  	with  	 IN	O
it  	it  	 PRP	O
and  	and  	 CC	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
an  	an  	 DT	O
auxiliary  	auxiliary  	 JJ	O
input  	input  	 NN	O
48  	48  	 CD	O
of  	of  	 IN	O
main  	main  	 JJ	O
amplifier  	amplifier  	 JJ	O
10aa 	10aa 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
phase  	phase  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x3c6 	x3c6 	 CD	O
;  	;  	 :	O
2 	2 	 CD	O
,  	,  	 ,	O
FIG.  	FIG.  	 CD	O
3 	3 	 CD	O
,  	,  	 ,	O
null  	null  	 FW	O
amplifier  	amplifier  	 FW	O
10a  	10a  	 FW	O
is  	is  	 VBZ	O
now  	now  	 RB	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
same  	same  	 JJ	O
signal  	signal  	 NN	B-NP
inputs  	inputs  	 NNS	I-NP
as  	as  	 IN	O
main  	main  	 JJ	O
amplifier  	amplifier  	 JJ	O
10aa  	10aa  	 NN	O
is  	is  	 VBZ	O
at  	at  	 IN	O
differential  	differential  	 JJ	B-NP
signal  	signal  	 NN	I-NP
inputs  	inputs  	 VBD	I-NP
24aa  	24aa  	 CD	O
and  	and  	 CC	O
26aa 	26aa 	 NNP	O
.  	.  	 .	O
Now  	Now  	 RB	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NNS	O
10a  	10a  	 VBP	O
having  	having  	 VBG	O
already  	already  	 RB	O
been  	been  	 VBN	O
compensated  	compensated  	 VBN	O
for  	for  	 IN	O
offset  	offset  	 VBN	O
error  	error  	 NN	O
provides  	provides  	 VBZ	O
its  	its  	 PRP$	O
output  	output  	 NN	B-NP
on  	on  	 IN	O
line  	line  	 NN	O
40  	40  	 CD	O
to  	to  	 TO	O
be  	be  	 VB	O
stored  	stored  	 VBN	O
on  	on  	 IN	O
hold  	hold  	 NN	O
capacitor  	capacitor  	 VBD	O
46  	46  	 CD	O
and  	and  	 CC	O
delivered  	delivered  	 VBN	O
to  	to  	 TO	O
auxiliary  	auxiliary  	 JJ	O
input  	input  	 NN	O
48  	48  	 CD	O
of  	of  	 IN	O
main  	main  	 JJ	O
amplifier  	amplifier  	 JJ	O
10aa  	10aa  	 NN	O
to  	to  	 TO	O
compensate  	compensate  	 VB	O
for  	for  	 IN	O
its  	its  	 PRP$	O
offset  	offset  	 JJ	B-NP
error  	error  	 NN	I-NP
so  	so  	 RB	O
that  	that  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
main  	main  	 JJ	O
amplifier  	amplifier  	 NNS	O
10aa  	10aa  	 VBP	O
appearing  	appearing  	 VBG	O
at  	at  	 IN	O
32a  	32a  	 NNP	O
is  	is  	 VBZ	O
also  	also  	 RB	O
compensated  	compensated  	 VBN	O
for  	for  	 IN	O
offset  	offset  	 VBN	O
error 	error 	 NN	O
.  	.  	 .	O
While  	While  	 IN	O
the  	the  	 DT	O
shorting  	shorting  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
input  	input  	 NN	O
to  	to  	 TO	O
null  	null  	 VB	O
amplifier  	amplifier  	 JJ	O
10a 	10a 	 NN	O
,  	,  	 ,	O
FIG.  	FIG.  	 CD	O
2 	2 	 CD	O
,  	,  	 ,	O
in  	in  	 IN	O
accordance  	accordance  	 NN	O
with  	with  	 IN	O
the  	the  	 DT	O
prior  	prior  	 JJ	O
art  	art  	 NN	O
works  	works  	 VBZ	O
well  	well  	 RB	O
to  	to  	 TO	O
determine  	determine  	 VB	O
and  	and  	 CC	O
compensate  	compensate  	 VB	O
for  	for  	 IN	O
the  	the  	 DT	O
offset  	offset  	 VBN	O
error  	error  	 NN	O
it  	it  	 PRP	O
obscures  	obscures  	 VBZ	O
or  	or  	 CC	O
prevents  	prevents  	 JJ	O
compensation  	compensation  	 NN	B-NP
for  	for  	 IN	I-NP
the  	the  	 DT	I-NP
transconductance  	transconductance  	 JJ	I-NP
mismatch  	mismatch  	 NN	I-NP
because  	because  	 IN	O
with  	with  	 IN	O
a  	a  	 DT	O
shorted  	shorted  	 NN	O
or  	or  	 CC	O
zero  	zero  	 CD	O
input  	input  	 NN	O
the  	the  	 DT	O
mismatch  	mismatch  	 NN	B-NP
between  	between  	 IN	O
the  	the  	 DT	O
transconductance  	transconductance  	 JJ	B-NP
amplifiers  	amplifiers  	 NN	I-NP
does  	does  	 VBZ	O
not  	not  	 RB	O
appear 	appear 	 VB	O
.  	.  	 .	O
However 	However 	 RB	O
,  	,  	 ,	O
in  	in  	 IN	O
accordance  	accordance  	 NN	O
with  	with  	 IN	O
this  	this  	 DT	O
invention  	invention  	 NN	O
that  	that  	 IN	O
problem  	problem  	 NN	O
is  	is  	 VBZ	O
overcome  	overcome  	 VBN	O
as  	as  	 IN	O
both  	both  	 PDT	O
the  	the  	 DT	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
as  	as  	 IN	O
well  	well  	 RB	O
as  	as  	 IN	O
the  	the  	 DT	O
offset  	offset  	 VBN	O
error  	error  	 NN	O
is  	is  	 VBZ	O
compensated  	compensated  	 VBN	O
for 	for 	 IN	O
.  	.  	 .	O
This  	This  	 DT	O
is  	is  	 VBZ	O
done  	done  	 VBN	O
by  	by  	 IN	O
applying  	applying  	 VBG	O
in  	in  	 IN	O
phase  	phase  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x3c6 	x3c6 	 CD	O
;  	;  	 :	O
1  	1  	 CD	O
the  	the  	 DT	O
same  	same  	 JJ	O
input  	input  	 NN	O
( 	( 	 -LRB-	O
for  	for  	 IN	O
example  	example  	 NN	O
the  	the  	 DT	O
input  	input  	 NN	B-NP
signal 	signal 	 NN	I-NP
)  	)  	 -RRB-	O
in  	in  	 IN	O
inverted  	inverted  	 JJ	O
form  	form  	 NN	O
to  	to  	 TO	O
both  	both  	 DT	O
transconductance  	transconductance  	 JJ	B-NP
amplifiers  	amplifiers  	 JJ	I-NP
12b 	12b 	 NN	O
,  	,  	 ,	O
14b 	14b 	 NNP	O
,  	,  	 ,	O
FIG.  	FIG.  	 CD	O
4 	4 	 CD	O
,  	,  	 ,	O
of  	of  	 IN	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NNS	O
10b  	10b  	 VBP	O
instead  	instead  	 RB	O
of  	of  	 IN	O
shorting  	shorting  	 VBG	O
together  	together  	 RP	O
its  	its  	 PRP$	O
inputs 	inputs 	 NNS	O
.  	.  	 .	O
This  	This  	 DT	O
still  	still  	 RB	O
effects  	effects  	 VBZ	O
a  	a  	 DT	O
balanced  	balanced  	 JJ	O
input  	input  	 NN	O
which  	which  	 WDT	O
allows  	allows  	 VBZ	O
the  	the  	 DT	O
offset  	offset  	 VBN	O
error  	error  	 NN	O
to  	to  	 TO	O
be  	be  	 VB	O
determined  	determined  	 VBN	O
and  	and  	 CC	O
compensated  	compensated  	 VBN	O
for  	for  	 IN	O
but  	but  	 CC	O
it  	it  	 PRP	O
also  	also  	 RB	O
provides  	provides  	 VBZ	O
a  	a  	 DT	O
non-zero  	non-zero  	 JJ	B-NP
input  	input  	 NN	I-NP
so  	so  	 RB	O
that  	that  	 IN	O
any  	any  	 DT	O
mismatch  	mismatch  	 NN	B-NP
in  	in  	 IN	O
transconductance  	transconductance  	 NN	B-NP
of  	of  	 IN	O
amplifiers  	amplifiers  	 JJ	O
12b  	12b  	 NN	O
and  	and  	 CC	O
14b  	14b  	 NNP	O
will  	will  	 MD	O
appear 	appear 	 VB	O
.  	.  	 .	O
Thus 	Thus 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
null  	null  	 JJ	O
amplifier  	amplifier  	 JJ	O
10b  	10b  	 NN	O
in  	in  	 IN	O
phase  	phase  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x3c6 	x3c6 	 CD	O
;  	;  	 :	O
1 	1 	 CD	O
,  	,  	 ,	O
FIG.  	FIG.  	 CD	O
4 	4 	 CD	O
,  	,  	 ,	O
which  	which  	 WDT	O
is  	is  	 VBZ	O
stored  	stored  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
null  	null  	 JJ	O
storage  	storage  	 NN	B-NP
device 	device 	 NN	I-NP
,  	,  	 ,	O
hold  	hold  	 VBP	O
capacitor  	capacitor  	 JJ	O
42b 	42b 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
supplied  	supplied  	 VBN	O
to  	to  	 TO	O
auxiliary  	auxiliary  	 JJ	O
input  	input  	 NN	O
44b 	44b 	 NN	O
,  	,  	 ,	O
represents  	represents  	 VBZ	O
compensation  	compensation  	 NN	B-NP
for  	for  	 IN	O
both  	both  	 PDT	O
the  	the  	 DT	O
offset  	offset  	 VBN	O
error  	error  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
of  	of  	 IN	O
null  	null  	 FW	O
amplifier  	amplifier  	 FW	O
10b 	10b 	 FW	O
.  	.  	 .	O
In  	In  	 IN	O
phase  	phase  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x3c6 	x3c6 	 CD	O
;  	;  	 :	O
1  	1  	 CD	O
in  	in  	 IN	O
main  	main  	 JJ	O
amplifier  	amplifier  	 NNS	O
10bb  	10bb  	 VBP	O
the  	the  	 DT	O
differential  	differential  	 FW	B-NP
feedback  	feedback  	 FW	I-NP
inputs  	inputs  	 FW	I-NP
28bb  	28bb  	 FW	O
and  	and  	 CC	O
30bb  	30bb  	 CD	O
of  	of  	 IN	O
transconductance  	transconductance  	 FW	O
amplifier  	amplifier  	 FW	O
12bb  	12bb  	 FW	O
are  	are  	 VBP	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
feedback  	feedback  	 VB	O
circuit  	circuit  	 NN	O
19b  	19b  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
differential  	differential  	 NN	B-NP
switched  	switched  	 VBD	I-NP
inputs  	inputs  	 CD	I-NP
24bb 	24bb 	 CD	O
,  	,  	 ,	O
26bb  	26bb  	 NNP	O
are  	are  	 VBP	O
connected  	connected  	 VBN	O
directly  	directly  	 RB	O
to  	to  	 TO	O
the  	the  	 DT	O
input 	input 	 NN	O
.  	.  	 .	O
Also  	Also  	 RB	O
in  	in  	 IN	O
phase  	phase  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x3c6 	x3c6 	 CD	O
;  	;  	 :	O
1  	1  	 CD	O
the  	the  	 DT	O
differential  	differential  	 JJ	B-NP
signal  	signal  	 NN	I-NP
input  	input  	 NN	I-NP
is  	is  	 VBZ	O
provided  	provided  	 VBN	O
directly  	directly  	 RB	O
to  	to  	 TO	O
differential  	differential  	 VB	B-NP
inputs  	inputs  	 JJ	I-NP
28b  	28b  	 NN	O
and  	and  	 CC	O
30b  	30b  	 CD	O
of  	of  	 IN	O
transconductance  	transconductance  	 CD	O
amplifier  	amplifier  	 CD	O
12b 	12b 	 CD	O
,  	,  	 ,	O
but  	but  	 CC	O
inverted  	inverted  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
other  	other  	 JJ	O
differential  	differential  	 NN	B-NP
signal  	signal  	 NN	I-NP
inputs  	inputs  	 VBD	I-NP
24b 	24b 	 CD	O
,  	,  	 ,	O
26b  	26b  	 NNP	O
of  	of  	 IN	O
transconductance  	transconductance  	 FW	O
amplifier  	amplifier  	 FW	O
14b  	14b  	 FW	O
in  	in  	 FW	O
null  	null  	 FW	O
amplifier  	amplifier  	 FW	O
10b 	10b 	 FW	O
.  	.  	 .	O
In  	In  	 IN	O
phase  	phase  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x3c6 	x3c6 	 CD	O
;  	;  	 :	O
2 	2 	 CD	O
,  	,  	 ,	O
FIG.  	FIG.  	 CD	O
5 	5 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
input  	input  	 NN	B-NP
signal  	signal  	 NN	I-NP
is  	is  	 VBZ	O
delivered  	delivered  	 VBN	O
to  	to  	 TO	O
inputs  	inputs  	 CD	O
24b 	24b 	 CD	O
,  	,  	 ,	O
26b  	26b  	 NNP	O
of  	of  	 IN	O
null  	null  	 JJ	O
amplifier  	amplifier  	 JJ	O
10b  	10b  	 NN	O
and  	and  	 CC	O
inputs  	inputs  	 CD	O
24bb 	24bb 	 CD	O
,  	,  	 ,	O
26bb  	26bb  	 NNP	O
of  	of  	 IN	O
main  	main  	 JJ	O
amplifier  	amplifier  	 JJ	O
10bb 	10bb 	 NN	O
,  	,  	 ,	O
while  	while  	 IN	O
inputs  	inputs  	 CD	O
28b 	28b 	 CD	O
,  	,  	 ,	O
30b  	30b  	 NNP	O
of  	of  	 IN	O
null  	null  	 JJ	O
amplifier  	amplifier  	 JJ	O
10b  	10b  	 NN	O
and  	and  	 CC	O
inputs  	inputs  	 CD	O
28bb 	28bb 	 CD	O
,  	,  	 ,	O
30bb  	30bb  	 NNP	O
of  	of  	 IN	O
main  	main  	 JJ	O
amplifier  	amplifier  	 NN	O
10bb  	10bb  	 RB	O
are  	are  	 VBP	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
feedback  	feedback  	 VB	O
circuit  	circuit  	 NN	O
19b 	19b 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
null  	null  	 FW	O
amplifier  	amplifier  	 FW	O
10b  	10b  	 FW	O
is  	is  	 VBZ	O
now  	now  	 RB	O
stored  	stored  	 VBN	O
in  	in  	 IN	O
main  	main  	 JJ	O
storage  	storage  	 NN	B-NP
device 	device 	 NN	I-NP
,  	,  	 ,	O
hold  	hold  	 VBP	O
capacitor  	capacitor  	 JJ	O
46b 	46b 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
delivered  	delivered  	 VBN	O
to  	to  	 TO	O
auxiliary  	auxiliary  	 JJ	O
input  	input  	 NN	O
48b  	48b  	 NN	O
of  	of  	 IN	O
main  	main  	 JJ	O
amplifier  	amplifier  	 JJ	O
10bb  	10bb  	 NN	O
to  	to  	 TO	O
compensate  	compensate  	 VB	O
for  	for  	 IN	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
as  	as  	 IN	O
well  	well  	 RB	O
as  	as  	 RB	O
offset  	offset  	 VBN	O
error 	error 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
two  	two  	 CD	O
different  	different  	 JJ	O
phase  	phase  	 NN	O
operations 	operations 	 NNS	O
,  	,  	 ,	O
phase  	phase  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x3c6 	x3c6 	 CD	O
;  	;  	 :	O
1 	1 	 CD	O
,  	,  	 ,	O
FIG.  	FIG.  	 CD	O
4  	4  	 CD	O
and  	and  	 CC	O
phase  	phase  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x3c6 	x3c6 	 CD	O
;  	;  	 :	O
2 	2 	 CD	O
,  	,  	 ,	O
FIG.  	FIG.  	 CD	O
5 	5 	 CD	O
,  	,  	 ,	O
demonstrate  	demonstrate  	 VB	O
the  	the  	 DT	O
conditions  	conditions  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
system  	system  	 NN	O
36a  	36a  	 NN	O
in  	in  	 IN	O
each  	each  	 DT	O
of  	of  	 IN	O
those  	those  	 DT	O
phases 	phases 	 NNS	O
.  	.  	 .	O
In  	In  	 IN	O
actuality  	actuality  	 VBG	O
these  	these  	 DT	O
two  	two  	 CD	O
states  	states  	 NNS	O
or  	or  	 CC	O
conditions  	conditions  	 NNS	O
are  	are  	 VBP	O
effected  	effected  	 VBN	O
by  	by  	 IN	O
means  	means  	 NNS	O
of  	of  	 IN	O
switching  	switching  	 VBG	B-NP
system  	system  	 NN	I-NP
50 	50 	 CD	O
,  	,  	 ,	O
FIG.  	FIG.  	 CD	O
6 	6 	 CD	O
,  	,  	 ,	O
which  	which  	 WDT	O
includes  	includes  	 VBZ	O
signal  	signal  	 NN	O
switching  	switching  	 VBG	B-NP
circuits  	circuits  	 NNS	I-NP
52 	52 	 CD	O
,  	,  	 ,	O
54 	54 	 CD	O
,  	,  	 ,	O
feedback  	feedback  	 VBZ	O
switching  	switching  	 VBG	B-NP
circuits  	circuits  	 NNS	I-NP
56 	56 	 CD	O
,  	,  	 ,	O
58  	58  	 CD	O
and  	and  	 CC	O
nulling  	nulling  	 JJ	B-NP
switching  	switching  	 NN	I-NP
circuits  	circuits  	 NNS	I-NP
60 	60 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
62  	62  	 CD	O
which  	which  	 WDT	O
are  	are  	 VBP	O
operated  	operated  	 VBN	O
in  	in  	 IN	O
phase  	phase  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x3c6 	x3c6 	 CD	O
;  	;  	 :	O
1  	1  	 CD	O
and  	and  	 CC	O
phase  	phase  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x3c6 	x3c6 	 CD	O
;  	;  	 :	O
2  	2  	 CD	O
as  	as  	 IN	O
indicated  	indicated  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
drawing 	drawing 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
phase  	phase  	 NN	O
signals 	signals 	 NNS	O
,  	,  	 ,	O
phase  	phase  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x3c6 	x3c6 	 CD	O
;  	;  	 :	O
1  	1  	 CD	O
70 	70 	 CD	O
,  	,  	 ,	O
phase  	phase  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x3c6 	x3c6 	 CD	O
;  	;  	 :	O
2  	2  	 CD	O
72 	72 	 CD	O
,  	,  	 ,	O
FIG.  	FIG.  	 CD	O
6 	6 	 CD	O
,  	,  	 ,	O
are  	are  	 VBP	O
provided  	provided  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
clock  	clock  	 NN	O
circuit  	circuit  	 NN	O
74 	74 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
phase  	phase  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x3c6 	x3c6 	 CD	O
;  	;  	 :	O
1 	1 	 CD	O
,  	,  	 ,	O
FIG.  	FIG.  	 CD	O
6 	6 	 CD	O
,  	,  	 ,	O
switch  	switch  	 VB	O
52  	52  	 CD	O
and  	and  	 CC	O
54  	54  	 CD	O
are  	are  	 VBP	O
in  	in  	 IN	O
the  	the  	 DT	O
position  	position  	 NN	O
shown  	shown  	 VBN	O
so  	so  	 RB	O
that  	that  	 IN	O
null  	null  	 FW	O
amplifier  	amplifier  	 FW	O
10b  	10b  	 FW	O
receives  	receives  	 VBZ	O
the  	the  	 DT	O
input  	input  	 NN	B-NP
signal  	signal  	 NN	I-NP
at  	at  	 IN	O
inputs  	inputs  	 JJ	O
24b  	24b  	 NN	O
and  	and  	 CC	O
26b  	26b  	 NNP	O
and  	and  	 CC	O
the  	the  	 DT	O
inverted  	inverted  	 JJ	O
input  	input  	 NN	B-NP
signal  	signal  	 NN	I-NP
at  	at  	 IN	O
inputs  	inputs  	 JJ	O
28b  	28b  	 NN	O
and  	and  	 CC	O
30b 	30b 	 NNP	O
.  	.  	 .	O
At  	At  	 IN	O
this  	this  	 DT	O
time  	time  	 NN	O
also  	also  	 RB	O
in  	in  	 IN	O
phase  	phase  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x3c6 	x3c6 	 CD	O
;  	;  	 :	O
1  	1  	 CD	O
switch  	switch  	 CD	O
60  	60  	 CD	O
is  	is  	 VBZ	O
in  	in  	 IN	O
the  	the  	 DT	O
position  	position  	 NN	O
as  	as  	 IN	O
shown  	shown  	 VBN	O
so  	so  	 RB	O
that  	that  	 IN	O
the  	the  	 DT	O
compensating  	compensating  	 JJ	O
output  	output  	 NN	B-NP
from  	from  	 IN	O
null  	null  	 FW	O
amplifier  	amplifier  	 FW	O
10b  	10b  	 FW	O
is  	is  	 VBZ	O
stored  	stored  	 VBN	O
on  	on  	 IN	O
hold  	hold  	 NN	O
capacitor  	capacitor  	 VBD	O
42b  	42b  	 CD	O
and  	and  	 CC	O
provided  	provided  	 VBN	O
to  	to  	 TO	O
auxiliary  	auxiliary  	 JJ	O
input  	input  	 NN	O
44b  	44b  	 NN	O
of  	of  	 IN	O
null  	null  	 FW	O
amplifier  	amplifier  	 FW	O
10b  	10b  	 FW	O
thereby  	thereby  	 FW	O
compensating  	compensating  	 FW	O
for  	for  	 IN	O
its  	its  	 PRP$	O
own  	own  	 JJ	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
and  	and  	 CC	O
offset  	offset  	 VB	O
error 	error 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
phase  	phase  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x3c6 	x3c6 	 CD	O
;  	;  	 :	O
1  	1  	 CD	O
switches  	switches  	 CD	O
56 	56 	 CD	O
,  	,  	 ,	O
58  	58  	 CD	O
and  	and  	 CC	O
62  	62  	 CD	O
are  	are  	 VBP	O
open  	open  	 RB	O
as  	as  	 RB	O
shown 	shown 	 VBN	O
.  	.  	 .	O
In  	In  	 IN	O
phase  	phase  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x3c6 	x3c6 	 CD	O
;  	;  	 :	O
2 	2 	 CD	O
,  	,  	 ,	O
FIG.  	FIG.  	 CD	O
7 	7 	 CD	O
,  	,  	 ,	O
switches  	switches  	 VBZ	O
52  	52  	 CD	O
and  	and  	 CC	O
54  	54  	 CD	O
are  	are  	 VBP	O
open  	open  	 JJ	O
and  	and  	 CC	O
switches  	switches  	 VBZ	O
56  	56  	 CD	O
and  	and  	 CC	O
58  	58  	 CD	O
are  	are  	 VBP	O
closed  	closed  	 VBN	O
so  	so  	 RB	O
now  	now  	 RB	O
the  	the  	 DT	O
feedback  	feedback  	 JJ	B-NP
inputs  	inputs  	 NNS	I-NP
of  	of  	 IN	O
main  	main  	 JJ	O
amplifier  	amplifier  	 NN	O
10bb  	10bb  	 RB	O
are  	are  	 VBP	O
provided  	provided  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
feedback  	feedback  	 JJ	B-NP
inputs  	inputs  	 JJ	I-NP
28b  	28b  	 NN	O
and  	and  	 CC	O
30b  	30b  	 CD	O
of  	of  	 IN	O
null  	null  	 FW	O
amplifier  	amplifier  	 FW	O
10b 	10b 	 FW	O
.  	.  	 .	O
Switches  	Switches  	 NNP	O
52  	52  	 CD	O
and  	and  	 CC	O
54  	54  	 CD	O
are  	are  	 VBP	O
open  	open  	 RB	O
as  	as  	 RB	O
is  	is  	 VBZ	O
switch  	switch  	 VB	O
60  	60  	 CD	O
but  	but  	 CC	O
now  	now  	 RB	O
switch  	switch  	 VB	O
62  	62  	 CD	O
is  	is  	 VBZ	O
closed  	closed  	 VBN	O
and  	and  	 CC	O
so  	so  	 RB	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
null  	null  	 FW	O
amplifier  	amplifier  	 FW	O
10b  	10b  	 FW	O
is  	is  	 VBZ	O
stored  	stored  	 VBN	O
on  	on  	 IN	O
hold  	hold  	 NN	O
capacitor  	capacitor  	 VBD	O
46b  	46b  	 CD	O
and  	and  	 CC	O
provided  	provided  	 VBN	O
to  	to  	 TO	O
auxiliary  	auxiliary  	 JJ	O
input  	input  	 NN	O
48b  	48b  	 NN	O
of  	of  	 IN	O
main  	main  	 JJ	O
amplifier  	amplifier  	 JJ	O
10bb 	10bb 	 NN	O
,  	,  	 ,	O
thereby  	thereby  	 RB	O
compensating  	compensating  	 VBN	O
for  	for  	 IN	O
its  	its  	 PRP$	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
as  	as  	 IN	O
well  	well  	 RB	O
as  	as  	 IN	O
its  	its  	 PRP$	O
offset  	offset  	 JJ	B-NP
error 	error 	 NN	I-NP
.  	.  	 .	O
While  	While  	 IN	O
storage  	storage  	 NN	B-NP
devices  	devices  	 NNS	I-NP
42b  	42b  	 NNP	O
and  	and  	 CC	O
46b  	46b  	 NNP	O
are  	are  	 VBP	O
shown  	shown  	 VBN	O
as  	as  	 RB	O
hold  	hold  	 VB	O
capacitors  	capacitors  	 VBN	O
any  	any  	 DT	O
suitable  	suitable  	 JJ	O
storage  	storage  	 NN	B-NP
device  	device  	 NN	I-NP
will  	will  	 MD	O
do 	do 	 VB	O
.  	.  	 .	O
For  	For  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
this  	this  	 DT	O
signal  	signal  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
run  	run  	 VBN	O
through  	through  	 IN	O
an  	an  	 DT	O
analog  	analog  	 NN	O
to  	to  	 TO	O
digital  	digital  	 JJ	B-NP
converter  	converter  	 NN	I-NP
then  	then  	 RB	O
stored  	stored  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
digital  	digital  	 JJ	B-NP
storage  	storage  	 NN	I-NP
where  	where  	 WRB	O
it  	it  	 PRP	O
can  	can  	 MD	O
be  	be  	 VB	O
operated  	operated  	 VBN	O
on  	on  	 IN	O
more  	more  	 RBR	O
easily  	easily  	 RB	O
and  	and  	 CC	O
then  	then  	 RB	O
returned  	returned  	 VBN	O
through  	through  	 IN	O
a  	a  	 DT	O
digital  	digital  	 JJ	O
to  	to  	 TO	O
analog  	analog  	 VB	O
converter  	converter  	 NN	O
for  	for  	 IN	O
input  	input  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
amplifiers  	amplifiers  	 JJ	O
10b  	10b  	 NN	O
and  	and  	 CC	O
10bb 	10bb 	 NNP	O
.  	.  	 .	O
The  	The  	 DT	O
phase  	phase  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x3c6 	x3c6 	 CD	O
;  	;  	 :	O
1  	1  	 CD	O
80  	80  	 CD	O
and  	and  	 CC	O
phase  	phase  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x3c6 	x3c6 	 CD	O
;  	;  	 :	O
2  	2  	 CD	O
82 	82 	 CD	O
,  	,  	 ,	O
FIG.  	FIG.  	 CD	O
8 	8 	 CD	O
,  	,  	 ,	O
signals  	signals  	 NNS	O
are  	are  	 VBP	O
shown  	shown  	 VBN	O
as  	as  	 IN	O
non-overlapping  	non-overlapping  	 JJ	B-NP
timing  	timing  	 NN	I-NP
signals 	signals 	 NNS	I-NP
.  	.  	 .	O
Phase  	Phase  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x3c6 	x3c6 	 CD	O
;  	;  	 :	O
1  	1  	 CD	O
80  	80  	 CD	O
closes  	closes  	 VBZ	O
the  	the  	 DT	O
relevant  	relevant  	 JJ	O
switches  	switches  	 NNS	O
during  	during  	 IN	O
the  	the  	 DT	O
compensation  	compensation  	 NN	B-NP
of  	of  	 IN	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NNS	O
10b  	10b  	 VBP	O
as  	as  	 RB	O
indicated  	indicated  	 VBN	O
at  	at  	 IN	O
positive  	positive  	 JJ	B-NP
pulses  	pulses  	 NN	I-NP
84  	84  	 CD	O
and  	and  	 CC	O
86 	86 	 CD	O
,  	,  	 ,	O
for  	for  	 IN	O
example 	example 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
phase  	phase  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x3c6 	x3c6 	 CD	O
;  	;  	 :	O
2  	2  	 CD	O
the  	the  	 DT	O
compensation  	compensation  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier  	amplifier  	 NN	O
takes  	takes  	 VBZ	O
place  	place  	 NN	O
during  	during  	 IN	O
the  	the  	 DT	O
positive  	positive  	 JJ	B-NP
levels  	levels  	 NNS	I-NP
of  	of  	 IN	O
pulses  	pulses  	 CD	O
88 	88 	 CD	O
,  	,  	 ,	O
90 	90 	 CD	O
,  	,  	 ,	O
92 	92 	 CD	O
,  	,  	 ,	O
for  	for  	 IN	O
example 	example 	 NN	O
.  	.  	 .	O
Although  	Although  	 IN	O
specific  	specific  	 JJ	O
features  	features  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
invention  	invention  	 NNS	O
are  	are  	 VBP	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
some  	some  	 DT	O
drawings  	drawings  	 NNS	O
and  	and  	 CC	O
not  	not  	 RB	O
in  	in  	 IN	O
others 	others 	 NNS	O
,  	,  	 ,	O
this  	this  	 DT	O
is  	is  	 VBZ	O
for  	for  	 IN	O
convenience  	convenience  	 NN	O
only  	only  	 RB	O
as  	as  	 IN	O
each  	each  	 DT	O
feature  	feature  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
combined  	combined  	 VBN	O
with  	with  	 IN	O
any  	any  	 DT	O
or  	or  	 CC	O
all  	all  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
other  	other  	 JJ	O
features  	features  	 NNS	O
in  	in  	 IN	O
accordance  	accordance  	 NN	O
with  	with  	 IN	O
the  	the  	 DT	O
invention 	invention 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
words  	words  	 NNS	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
including 	including 	 VBG	O
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
; 	; 	 :	O
,  	,  	 ,	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
comprising 	comprising 	 VBG	O
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
; 	; 	 :	O
,  	,  	 ,	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
having 	having 	 VBG	O
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
; 	; 	 :	O
,  	,  	 ,	O
and  	and  	 CC	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
with 	with 	 IN	O
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
;  	;  	 :	O
as  	as  	 RB	O
used  	used  	 VBN	O
herein  	herein  	 NNS	O
are  	are  	 VBP	O
to  	to  	 TO	O
be  	be  	 VB	O
interpreted  	interpreted  	 VBN	O
broadly  	broadly  	 RB	O
and  	and  	 CC	O
comprehensively  	comprehensively  	 NNS	O
and  	and  	 CC	O
are  	are  	 VBP	O
not  	not  	 RB	O
limited  	limited  	 VBN	O
to  	to  	 TO	O
any  	any  	 DT	O
physical  	physical  	 JJ	B-NP
interconnection 	interconnection 	 NN	I-NP
.  	.  	 .	O
Moreover 	Moreover 	 RB	O
,  	,  	 ,	O
any  	any  	 DT	O
embodiments  	embodiments  	 NN	O
disclosed  	disclosed  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
subject  	subject  	 JJ	B-NP
application  	application  	 NN	I-NP
are  	are  	 VBP	O
not  	not  	 RB	O
to  	to  	 TO	O
be  	be  	 VB	O
taken  	taken  	 VBN	O
as  	as  	 IN	O
the  	the  	 DT	O
only  	only  	 JJ	O
possible  	possible  	 JJ	O
embodiments 	embodiments 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
addition 	addition 	 NN	B-NP
,  	,  	 ,	O
any  	any  	 DT	O
amendment  	amendment  	 NN	O
presented  	presented  	 VBN	O
during  	during  	 IN	O
the  	the  	 DT	O
prosecution  	prosecution  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
patent  	patent  	 NN	O
application  	application  	 NN	O
for  	for  	 IN	O
this  	this  	 DT	O
patent  	patent  	 NN	O
is  	is  	 VBZ	O
not  	not  	 RB	O
a  	a  	 DT	O
disclaimer  	disclaimer  	 NN	O
of  	of  	 IN	O
any  	any  	 DT	O
claim  	claim  	 NN	O
element  	element  	 NN	O
presented  	presented  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
application  	application  	 NN	O
as  	as  	 IN	O
filed 	filed 	 VBN	O
:  	:  	 :	O
those  	those  	 DT	O
skilled  	skilled  	 JJ	O
in  	in  	 IN	O
the  	the  	 DT	O
art  	art  	 NN	O
cannot  	cannot  	 VBZ	O
reasonably  	reasonably  	 RB	O
be  	be  	 VB	O
expected  	expected  	 VBN	O
to  	to  	 TO	O
draft  	draft  	 VB	O
a  	a  	 DT	O
claim  	claim  	 NN	O
that  	that  	 WDT	O
would  	would  	 MD	O
literally  	literally  	 RB	O
encompass  	encompass  	 VB	O
all  	all  	 DT	O
possible  	possible  	 JJ	O
equivalents 	equivalents 	 NNS	O
,  	,  	 ,	O
many  	many  	 JJ	O
equivalents  	equivalents  	 NNS	O
will  	will  	 MD	O
be  	be  	 VB	O
unforeseeable  	unforeseeable  	 VBN	O
at  	at  	 IN	O
the  	the  	 DT	O
time  	time  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
amendment  	amendment  	 NN	O
and  	and  	 CC	O
are  	are  	 VBP	O
beyond  	beyond  	 IN	O
a  	a  	 DT	O
fair  	fair  	 JJ	O
interpretation  	interpretation  	 NN	B-NP
of  	of  	 IN	O
what  	what  	 WP	O
is  	is  	 VBZ	O
to  	to  	 TO	O
be  	be  	 VB	O
surrendered  	surrendered  	 VBN	O
( 	( 	 -LRB-	O
if  	if  	 IN	O
anything 	anything 	 NN	O
) 	) 	 -RRB-	O
,  	,  	 ,	O
the  	the  	 DT	O
rationale  	rationale  	 NN	O
underlying  	underlying  	 VBG	O
the  	the  	 DT	O
amendment  	amendment  	 NN	O
may  	may  	 MD	O
bear  	bear  	 VB	O
no  	no  	 DT	O
more  	more  	 JJR	O
than  	than  	 IN	O
a  	a  	 DT	O
tangential  	tangential  	 JJ	B-NP
relation  	relation  	 NN	I-NP
to  	to  	 TO	O
many  	many  	 JJ	O
equivalents 	equivalents 	 NNS	O
,  	,  	 ,	O
and 	and 	 CC	O
/ 	/ 	 NNP	O
or  	or  	 CC	O
there  	there  	 EX	O
are  	are  	 VBP	O
many  	many  	 JJ	O
other  	other  	 JJ	O
reasons  	reasons  	 NNS	O
the  	the  	 DT	O
applicant  	applicant  	 NN	O
can  	can  	 MD	O
not  	not  	 RB	O
be  	be  	 VB	O
expected  	expected  	 VBN	O
to  	to  	 TO	O
describe  	describe  	 VB	O
certain  	certain  	 JJ	O
insubstantial  	insubstantial  	 JJ	B-NP
substitutes  	substitutes  	 NNS	I-NP
for  	for  	 IN	O
any  	any  	 DT	O
claim  	claim  	 NN	O
element  	element  	 NN	O
amended 	amended 	 VBD	O
.  	.  	 .	O
Other  	Other  	 JJ	O
embodiments  	embodiments  	 NN	O
will  	will  	 MD	O
occur  	occur  	 VB	O
to  	to  	 TO	O
those  	those  	 DT	O
skilled  	skilled  	 JJ	O
in  	in  	 IN	O
the  	the  	 DT	O
art  	art  	 NN	O
and  	and  	 CC	O
are  	are  	 VBP	O
within  	within  	 IN	O
the  	the  	 DT	O
following  	following  	 JJ	O
claims 	claims 	 NNS	O
.  	.  	 .	O
What  	What  	 WP	O
is  	is  	 VBZ	O
claimed  	claimed  	 VBN	O
is 	is 	 VBZ	O
:  	:  	 :	O
1 	1 	 LS	O
.  	.  	 .	O
A  	A  	 DT	O
multiple  	multiple  	 JJ	O
differential  	differential  	 NN	B-NP
amplifier  	amplifier  	 NN	I-NP
system  	system  	 NN	I-NP
with  	with  	 IN	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
compensation  	compensation  	 NN	I-NP
comprising 	comprising 	 NNS	O
:  	:  	 :	O
a  	a  	 DT	O
main  	main  	 JJ	O
amplifier  	amplifier  	 NN	O
having  	having  	 VBG	O
a  	a  	 DT	O
differential  	differential  	 JJ	B-NP
signal  	signal  	 NN	I-NP
input  	input  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
differential  	differential  	 JJ	B-NP
feedback  	feedback  	 JJ	I-NP
input 	input 	 NN	I-NP
;  	;  	 :	O
a  	a  	 DT	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
having  	having  	 VBG	O
a  	a  	 DT	O
differential  	differential  	 JJ	B-NP
signal  	signal  	 NN	I-NP
input  	input  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
differential  	differential  	 NN	B-NP
switched  	switched  	 VBD	I-NP
input 	input 	 NN	I-NP
;  	;  	 :	O
a  	a  	 DT	O
null  	null  	 JJ	O
storage  	storage  	 NN	B-NP
device  	device  	 NN	I-NP
connected  	connected  	 VBN	O
to  	to  	 TO	O
an  	an  	 DT	O
auxiliary  	auxiliary  	 JJ	O
input  	input  	 NN	O
of  	of  	 IN	O
said  	said  	 VBD	O
null  	null  	 JJ	O
amplifier 	amplifier 	 NN	O
;  	;  	 :	O
a  	a  	 DT	O
main  	main  	 JJ	O
storage  	storage  	 NN	B-NP
device  	device  	 NN	I-NP
connected  	connected  	 VBN	O
to  	to  	 TO	O
an  	an  	 DT	O
auxiliary  	auxiliary  	 JJ	O
input  	input  	 NN	O
of  	of  	 IN	O
said  	said  	 VBD	O
main  	main  	 JJ	O
amplifier 	amplifier 	 NN	O
;  	;  	 :	O
a  	a  	 DT	O
switching  	switching  	 JJ	O
system  	system  	 NN	O
for  	for  	 IN	O
connecting  	connecting  	 VBG	O
to  	to  	 TO	O
said  	said  	 VBD	O
differential  	differential  	 VBN	B-NP
switched  	switched  	 VBN	I-NP
input  	input  	 NN	I-NP
of  	of  	 IN	O
said  	said  	 VBD	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
said  	said  	 VBD	O
differential  	differential  	 JJ	B-NP
signal  	signal  	 NN	I-NP
input  	input  	 NN	I-NP
of  	of  	 IN	O
said  	said  	 VBD	O
main  	main  	 JJ	O
amplifier  	amplifier  	 JJ	B-NP
inverted  	inverted  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
first  	first  	 JJ	O
phase  	phase  	 NN	O
for  	for  	 IN	O
compensating  	compensating  	 NN	O
for  	for  	 IN	O
offset  	offset  	 VBN	O
errors  	errors  	 NNS	O
and  	and  	 CC	O
transconductance  	transconductance  	 JJ	B-NP
mismatches  	mismatches  	 NN	I-NP
in  	in  	 IN	O
said  	said  	 VBD	O
null  	null  	 JJ	O
amplifier 	amplifier 	 NN	O
;  	;  	 :	O
and  	and  	 CC	O
storing  	storing  	 VBG	O
in  	in  	 IN	O
said  	said  	 VBD	O
null  	null  	 JJ	O
storage  	storage  	 NN	B-NP
device  	device  	 NN	I-NP
the  	the  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
said  	said  	 VBD	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
representing  	representing  	 VBG	B-NP
compensation  	compensation  	 NN	I-NP
for  	for  	 IN	O
the  	the  	 DT	O
offset  	offset  	 VBN	O
error  	error  	 NN	O
and  	and  	 CC	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
in  	in  	 IN	O
said  	said  	 VBD	O
null  	null  	 JJ	O
amplifier 	amplifier 	 NN	O
;  	;  	 :	O
and  	and  	 CC	O
in  	in  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
phase  	phase  	 NN	O
connecting  	connecting  	 NNS	O
said  	said  	 VBD	O
differential  	differential  	 VBN	B-NP
switched  	switched  	 VBN	I-NP
input  	input  	 NN	I-NP
of  	of  	 IN	O
said  	said  	 VBD	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
to  	to  	 TO	O
said  	said  	 VBD	O
differential  	differential  	 JJ	B-NP
feedback  	feedback  	 JJ	I-NP
input  	input  	 NN	I-NP
of  	of  	 IN	O
said  	said  	 VBD	O
main  	main  	 JJ	O
amplifier 	amplifier 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
storing  	storing  	 VBG	O
in  	in  	 IN	O
said  	said  	 VBD	O
main  	main  	 JJ	O
storage  	storage  	 NN	B-NP
device  	device  	 NN	I-NP
the  	the  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
said  	said  	 VBD	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
representing  	representing  	 VBG	O
the  	the  	 DT	O
compensation  	compensation  	 NN	B-NP
for  	for  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier  	amplifier  	 NNS	O
offset  	offset  	 VBN	O
error  	error  	 NN	O
and  	and  	 CC	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
error  	error  	 NN	I-NP
for  	for  	 IN	O
compensating  	compensating  	 NN	O
for  	for  	 IN	O
the  	the  	 DT	O
offset  	offset  	 VBN	O
error  	error  	 NN	O
and  	and  	 CC	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
of  	of  	 IN	O
said  	said  	 VBD	O
main  	main  	 JJ	O
amplifier.  	amplifier.  	 CD	O
2 	2 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
multiple  	multiple  	 JJ	O
differential  	differential  	 NN	B-NP
amplifier  	amplifier  	 NN	I-NP
system  	system  	 NN	I-NP
with  	with  	 IN	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
compensation  	compensation  	 NN	I-NP
of  	of  	 IN	O
claim  	claim  	 NN	O
1  	1  	 CD	O
in  	in  	 IN	O
which  	which  	 WDT	O
each  	each  	 DT	O
amplifier  	amplifier  	 NN	O
has  	has  	 VBZ	O
at  	at  	 IN	O
least  	least  	 JJS	O
two  	two  	 CD	O
transconductance  	transconductance  	 CD	B-NP
amplifiers.  	amplifiers.  	 CD	I-NP
3 	3 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
multiple  	multiple  	 JJ	O
differential  	differential  	 NN	B-NP
amplifier  	amplifier  	 NN	I-NP
system  	system  	 NN	I-NP
with  	with  	 IN	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
compensation  	compensation  	 NN	I-NP
of  	of  	 IN	O
claim  	claim  	 NN	O
1  	1  	 CD	O
in  	in  	 IN	O
which  	which  	 WDT	O
said  	said  	 VBD	O
storage  	storage  	 NN	B-NP
devices  	devices  	 NNS	I-NP
include  	include  	 VBP	O
hold  	hold  	 VB	O
capacitors.  	capacitors.  	 CD	B-NP
4 	4 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
multiple  	multiple  	 JJ	O
differential  	differential  	 NN	B-NP
amplifier  	amplifier  	 NN	I-NP
system  	system  	 NN	I-NP
with  	with  	 IN	O
transconductance  	transconductance  	 JJ	B-NP
mismatches  	mismatches  	 JJ	I-NP
compensation  	compensation  	 NN	I-NP
of  	of  	 IN	O
claim  	claim  	 NN	O
1  	1  	 CD	O
in  	in  	 IN	O
which  	which  	 WDT	O
each  	each  	 DT	O
of  	of  	 IN	O
said  	said  	 VBD	O
amplifiers  	amplifiers  	 RB	O
is  	is  	 VBZ	O
a  	a  	 DT	O
double  	double  	 JJ	O
differential  	differential  	 NN	B-NP
amplifier.  	amplifier.  	 CD	I-NP
5 	5 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
compensating  	compensating  	 NN	O
for  	for  	 IN	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
multiple  	multiple  	 JJ	O
differential  	differential  	 NN	B-NP
amplifier  	amplifier  	 NN	I-NP
system  	system  	 NN	I-NP
comprising 	comprising 	 NNS	O
:  	:  	 :	O
in  	in  	 IN	O
a  	a  	 DT	O
first  	first  	 JJ	O
phase  	phase  	 NN	O
connecting  	connecting  	 VBG	O
to  	to  	 TO	O
a  	a  	 DT	O
differential  	differential  	 NN	B-NP
switched  	switched  	 VBD	I-NP
input  	input  	 NN	I-NP
of  	of  	 IN	O
a  	a  	 DT	O
null  	null  	 NN	O
amplifier  	amplifier  	 VBD	O
the  	the  	 DT	O
differential  	differential  	 JJ	B-NP
signal  	signal  	 NN	I-NP
input  	input  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier  	amplifier  	 JJ	B-NP
inverted  	inverted  	 NN	I-NP
for  	for  	 IN	O
compensating  	compensating  	 NN	O
for  	for  	 IN	O
offset  	offset  	 VBN	O
errors  	errors  	 NNS	O
and  	and  	 CC	O
transconductance  	transconductance  	 JJ	B-NP
mismatches  	mismatches  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier 	amplifier 	 NN	O
;  	;  	 :	O
and  	and  	 CC	O
connecting  	connecting  	 VBG	O
to  	to  	 TO	O
an  	an  	 DT	O
auxiliary  	auxiliary  	 JJ	O
input  	input  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 NN	O
amplifier  	amplifier  	 VBD	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
representing  	representing  	 VBG	O
the  	the  	 DT	O
compensation  	compensation  	 NN	B-NP
for  	for  	 IN	O
the  	the  	 DT	O
offset  	offset  	 VBN	O
error  	error  	 NN	O
and  	and  	 CC	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier 	amplifier 	 NN	O
;  	;  	 :	O
and  	and  	 CC	O
in  	in  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
phase  	phase  	 NN	O
connecting  	connecting  	 VBG	O
the  	the  	 DT	O
differential  	differential  	 NN	B-NP
switched  	switched  	 VBD	I-NP
input  	input  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
differential  	differential  	 JJ	B-NP
feedback  	feedback  	 JJ	I-NP
input  	input  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier  	amplifier  	 NN	O
and  	and  	 CC	O
connecting  	connecting  	 VBG	O
to  	to  	 TO	O
an  	an  	 DT	O
auxiliary  	auxiliary  	 JJ	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier 	amplifier 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
representing  	representing  	 VBG	O
the  	the  	 DT	O
compensation  	compensation  	 NN	B-NP
for  	for  	 IN	O
the  	the  	 DT	O
main  	main  	 JJ	O
amplifier  	amplifier  	 NNS	O
offset  	offset  	 VBN	O
error  	error  	 NN	O
and  	and  	 CC	O
transconductance  	transconductance  	 CD	B-NP
mismatch.  	mismatch.  	 CD	I-NP
6 	6 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
compensating  	compensating  	 NN	O
for  	for  	 IN	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
multiple  	multiple  	 JJ	O
differential  	differential  	 NN	B-NP
amplifier  	amplifier  	 NN	I-NP
system  	system  	 NN	I-NP
of  	of  	 IN	O
claim  	claim  	 NN	O
5  	5  	 CD	O
in  	in  	 IN	O
which  	which  	 WDT	O
each  	each  	 DT	O
amplifier  	amplifier  	 NN	O
has  	has  	 VBZ	O
at  	at  	 IN	O
least  	least  	 JJS	O
two  	two  	 CD	O
transconductance  	transconductance  	 CD	B-NP
amplifiers.  	amplifiers.  	 CD	I-NP
7 	7 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
compensating  	compensating  	 NN	O
for  	for  	 IN	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
multiple  	multiple  	 JJ	O
differential  	differential  	 NN	B-NP
amplifier  	amplifier  	 NN	I-NP
system  	system  	 NN	I-NP
of  	of  	 IN	O
claim  	claim  	 NN	O
5  	5  	 CD	O
in  	in  	 IN	O
which  	which  	 WDT	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	O
said  	said  	 VBD	O
null  	null  	 JJ	O
amplifier  	amplifier  	 NN	O
in  	in  	 IN	O
each  	each  	 DT	O
phase  	phase  	 NN	O
is  	is  	 VBZ	O
stored  	stored  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
storage  	storage  	 NN	B-NP
device.  	device.  	 CD	I-NP
8 	8 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
compensating  	compensating  	 NN	O
for  	for  	 IN	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
multiple  	multiple  	 JJ	O
differential  	differential  	 NN	B-NP
amplifier  	amplifier  	 NN	I-NP
system  	system  	 NN	I-NP
of  	of  	 IN	O
claim  	claim  	 NN	O
7  	7  	 CD	O
in  	in  	 IN	O
which  	which  	 WDT	O
said  	said  	 VBD	O
storage  	storage  	 NN	B-NP
devices  	devices  	 NNS	I-NP
include  	include  	 VBP	O
hold  	hold  	 VB	O
capacitors.  	capacitors.  	 CD	B-NP
9 	9 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
compensating  	compensating  	 NN	O
for  	for  	 IN	O
transconductance  	transconductance  	 JJ	B-NP
mismatch  	mismatch  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
multiple  	multiple  	 JJ	O
differential  	differential  	 NN	B-NP
amplifier  	amplifier  	 NN	I-NP
system  	system  	 NN	I-NP
of  	of  	 IN	O
claim  	claim  	 NN	O
5  	5  	 CD	O
in  	in  	 IN	O
which  	which  	 WDT	O
each  	each  	 DT	O
of  	of  	 IN	O
said  	said  	 VBD	O
amplifiers  	amplifiers  	 RB	O
is  	is  	 VBZ	O
a  	a  	 DT	O
double  	double  	 JJ	O
differential  	differential  	 NN	B-NP
amplifier 	amplifier 	 NN	I-NP
.  	.  	 .	O
