<stg><name>client<512></name>


<trans_list>

<trans id="295" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %openTuple_ip_address_V_9 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress9

]]></Node>
<StgValue><ssdm name="openTuple_ip_address_V_9"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %openTuple_ip_address_V_8 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress8

]]></Node>
<StgValue><ssdm name="openTuple_ip_address_V_8"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %openTuple_ip_address_V_7 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress7

]]></Node>
<StgValue><ssdm name="openTuple_ip_address_V_7"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %openTuple_ip_address_V_6 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress6

]]></Node>
<StgValue><ssdm name="openTuple_ip_address_V_6"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %openTuple_ip_address_V_5 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress5

]]></Node>
<StgValue><ssdm name="openTuple_ip_address_V_5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %openTuple_ip_address_V_4 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress4

]]></Node>
<StgValue><ssdm name="openTuple_ip_address_V_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %openTuple_ip_address_V_3 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress3

]]></Node>
<StgValue><ssdm name="openTuple_ip_address_V_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15 %openTuple_ip_address_V_2 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress2

]]></Node>
<StgValue><ssdm name="openTuple_ip_address_V_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %openTuple_ip_address_V_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress1

]]></Node>
<StgValue><ssdm name="openTuple_ip_address_V_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %openTuple_ip_address_V = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress0

]]></Node>
<StgValue><ssdm name="openTuple_ip_address_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:21 %useIpAddr_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %useIpAddr

]]></Node>
<StgValue><ssdm name="useIpAddr_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %seconds_V = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %timeInSeconds

]]></Node>
<StgValue><ssdm name="seconds_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:25 %packetGap_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %packetGap

]]></Node>
<StgValue><ssdm name="packetGap_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:27 %pkgWordCount_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %pkgWordCount

]]></Node>
<StgValue><ssdm name="pkgWordCount_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:29 %useConn_read = read i14 @_ssdm_op_Read.ap_fifo.i14P0A, i14 %useConn

]]></Node>
<StgValue><ssdm name="useConn_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:31 %en = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %dualModeEn

]]></Node>
<StgValue><ssdm name="en"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:33 %runExperiment_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %runExperiment

]]></Node>
<StgValue><ssdm name="runExperiment_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32">
<![CDATA[
._crit_edge8.i:5 %tmp_5_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %stopSignalFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:0 %stopSignalFifo_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %stopSignalFifo

]]></Node>
<StgValue><ssdm name="stopSignalFifo_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln403 = br void %._crit_edge21.i

]]></Node>
<StgValue><ssdm name="br_ln403"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress8, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %useIpAddr, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %timeInSeconds, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %packetGap, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pkgWordCount, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %useConn, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dualModeEn, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %runExperiment, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %openConStatusBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %openConStatusBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %openConStatusBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %startSignalFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %startSignalFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %startSignalFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stopSignalFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stopSignalFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stopSignalFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %txMetaDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %txMetaDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %txMetaDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %txStatusBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %txStatusBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %txStatusBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stopSignalFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %startSignalFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %txMetaDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %openConStatusBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %txStatusBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %m_axis_close_connection, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:59 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %m_axis_open_connection, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:60 %specpipeline_ln127 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln127"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="4">
<![CDATA[
entry:61 %iperfFsmState_load = load i4 %iperfFsmState

]]></Node>
<StgValue><ssdm name="iperfFsmState_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="14">
<![CDATA[
entry:62 %sessionIt_V_load = load i14 %sessionIt_V

]]></Node>
<StgValue><ssdm name="sessionIt_V_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="14">
<![CDATA[
entry:63 %closeIt_V_load = load i14 %closeIt_V

]]></Node>
<StgValue><ssdm name="closeIt_V_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14">
<![CDATA[
entry:64 %numConnections_V_load = load i14 %numConnections_V

]]></Node>
<StgValue><ssdm name="numConnections_V_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1">
<![CDATA[
entry:65 %timeOver_load = load i1 %timeOver

]]></Node>
<StgValue><ssdm name="timeOver_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1">
<![CDATA[
entry:66 %stopSend_load = load i1 %stopSend

]]></Node>
<StgValue><ssdm name="stopSend_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16">
<![CDATA[
entry:67 %currentSessionID_V_load = load i16 %currentSessionID_V

]]></Node>
<StgValue><ssdm name="currentSessionID_V_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8">
<![CDATA[
entry:68 %wordCount_V_load = load i8 %wordCount_V

]]></Node>
<StgValue><ssdm name="wordCount_V_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
entry:69 %switch_ln160 = switch i4 %iperfFsmState_load, void, i4 9, void, i4 1, void, i4 2, void, i4 3, void %_ifconv, i4 4, void, i4 6, void, i4 5, void, i4 7, void, i4 8, void

]]></Node>
<StgValue><ssdm name="switch_ln160"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln371 = br i1 %stopSend_load, void %.critedge.i, void

]]></Node>
<StgValue><ssdm name="br_ln371"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-8"/>
<literal name="stopSend_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0 %icmp_ln1064_2 = icmp_eq  i14 %closeIt_V_load, i14 %numConnections_V_load

]]></Node>
<StgValue><ssdm name="icmp_ln1064_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-8"/>
<literal name="stopSend_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln371 = br i1 %icmp_ln1064_2, void, void

]]></Node>
<StgValue><ssdm name="br_ln371"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-8"/>
<literal name="stopSend_load" val="1"/>
<literal name="icmp_ln1064_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1 %add_ln885_4 = add i14 %closeIt_V_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln885_4"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-8"/>
<literal name="stopSend_load" val="1"/>
<literal name="icmp_ln1064_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
:2 %store_ln885 = store i14 %add_ln885_4, i14 %closeIt_V

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-8"/>
<literal name="stopSend_load" val="1"/>
<literal name="icmp_ln1064_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln381 = br void %.critedge.i

]]></Node>
<StgValue><ssdm name="br_ln381"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-8"/>
<literal name="icmp_ln1064_2" val="0"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-8"/>
<literal name="stopSend_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.critedge.i:0 %closeIt_V_loc_0_i = phi i14 %add_ln885_4, void, i14 %closeIt_V_load, void

]]></Node>
<StgValue><ssdm name="closeIt_V_loc_0_i"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-8"/>
<literal name="icmp_ln1064_2" val="0"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-8"/>
<literal name="stopSend_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.critedge.i:1 %icmp_ln1068_1 = icmp_eq  i14 %closeIt_V_loc_0_i, i14 %numConnections_V_load

]]></Node>
<StgValue><ssdm name="icmp_ln1068_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-8"/>
<literal name="icmp_ln1064_2" val="0"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-8"/>
<literal name="stopSend_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge.i:2 %br_ln383 = br i1 %icmp_ln1068_1, void, void %.critedge._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln383"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-8"/>
<literal name="icmp_ln1064_2" val="0"/>
<literal name="icmp_ln1068_1" val="0"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-8"/>
<literal name="stopSend_load" val="0"/>
<literal name="icmp_ln1068_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
:0 %store_ln385 = store i4 6, i4 %iperfFsmState

]]></Node>
<StgValue><ssdm name="store_ln385"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-8"/>
<literal name="icmp_ln1064_2" val="0"/>
<literal name="icmp_ln1068_1" val="0"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-8"/>
<literal name="stopSend_load" val="0"/>
<literal name="icmp_ln1068_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln386 = br void %.critedge._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln386"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-8"/>
<literal name="icmp_ln1064_2" val="0"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-8"/>
<literal name="stopSend_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
.critedge._crit_edge.i:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-8"/>
<literal name="stopSend_load" val="1"/>
<literal name="icmp_ln1064_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
:0 %store_ln373 = store i4 0, i4 %iperfFsmState

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-8"/>
<literal name="stopSend_load" val="1"/>
<literal name="icmp_ln1064_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln374 = br void

]]></Node>
<StgValue><ssdm name="br_ln374"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln388 = br void %._crit_edge8.i

]]></Node>
<StgValue><ssdm name="br_ln388"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %add_ln885_2 = add i8 %wordCount_V_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln885_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %currWord_last_V = icmp_eq  i8 %add_ln885_2, i8 %pkgWordCount_read

]]></Node>
<StgValue><ssdm name="currWord_last_V"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln362 = br i1 %currWord_last_V, void %._crit_edge8.i, void

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="7"/>
<literal name="currWord_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %icmp_ln1068 = icmp_ne  i8 %packetGap_read, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1068"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="7"/>
<literal name="currWord_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:1 %select_ln365 = select i1 %icmp_ln1068, i4 9, i4 8

]]></Node>
<StgValue><ssdm name="select_ln365"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="7"/>
<literal name="currWord_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
:2 %store_ln365 = store i4 %select_ln365, i4 %iperfFsmState

]]></Node>
<StgValue><ssdm name="store_ln365"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="7"/>
<literal name="currWord_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln367 = br void %._crit_edge8.i

]]></Node>
<StgValue><ssdm name="br_ln367"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln327 = br i1 %timeOver_load, void, void

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="5"/>
<literal name="timeOver_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:0 %store_ln334 = store i1 1, i1 %stopSend

]]></Node>
<StgValue><ssdm name="store_ln334"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="5"/>
<literal name="timeOver_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
:1 %store_ln347 = store i4 7, i4 %iperfFsmState

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln349 = br void %._crit_edge8.i

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0 %tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %txStatusBuffer, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln301 = br i1 %tmp_1_i, void %._crit_edge18.i, void

]]></Node>
<StgValue><ssdm name="br_ln301"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="6"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:0 %txStatusBuffer_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %txStatusBuffer

]]></Node>
<StgValue><ssdm name="txStatusBuffer_read"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="6"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="32">
<![CDATA[
:1 %tmp_sessionID_V_2 = trunc i32 %txStatusBuffer_read

]]></Node>
<StgValue><ssdm name="tmp_sessionID_V_2"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="6"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_error_V_2 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %txStatusBuffer_read, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_error_V_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="6"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:3 %switch_ln304 = switch i2 %tmp_error_V_2, void, i2 0, void, i2 1, void

]]></Node>
<StgValue><ssdm name="switch_ln304"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="6"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_error_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0 %add_ln886 = add i14 %numConnections_V_load, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln886"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="6"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_error_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
:1 %store_ln886 = store i14 %add_ln886, i14 %numConnections_V

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="6"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_error_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln316 = br void

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="6"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_error_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:0 %store_ln306 = store i16 %tmp_sessionID_V_2, i16 %currentSessionID_V

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="6"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_error_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
:1 %store_ln307 = store i4 5, i4 %iperfFsmState

]]></Node>
<StgValue><ssdm name="store_ln307"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="6"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_error_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln308 = br void

]]></Node>
<StgValue><ssdm name="br_ln308"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="6"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_error_V_2" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="6"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln323 = br void %._crit_edge18.i

]]></Node>
<StgValue><ssdm name="br_ln323"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge18.i:0 %br_ln324 = br void %._crit_edge8.i

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3 %add_ln885_1 = add i14 %sessionIt_V_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln885_1"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
:4 %store_ln289 = store i4 3, i4 %iperfFsmState

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln299 = br void %._crit_edge8.i

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="512" op_0_bw="512">
<![CDATA[
_ifconv:0 %p_Val2_s = load i512 %header_header_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:1 %p_cast = select i1 %en, i32 16777344, i32 0

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:2 %p_Result_7 = partset i512 @llvm.part.set.i512.i32, i512 %p_Val2_s, i32 %p_cast, i32 0, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:3 %p_Result_8 = partset i512 @llvm.part.set.i512.i16, i512 %p_Result_7, i16 35091, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:4 %p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %seconds_V, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_i"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:5 %p_Result_9 = partset i32 @llvm.part.set.i32.i8, i32 0, i8 %p_Result_i, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6 %p_Result_4_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %seconds_V, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_4_i"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:7 %p_Result_10 = partset i32 @llvm.part.set.i32.i8, i32 %p_Result_9, i8 %p_Result_4_i, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:8 %p_Result_6_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %seconds_V, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_6_i"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:9 %p_Result_11 = partset i32 @llvm.part.set.i32.i8, i32 %p_Result_10, i8 %p_Result_6_i, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="32">
<![CDATA[
_ifconv:10 %trunc_ln674 = trunc i32 %seconds_V

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:11 %p_Result_12 = partset i32 @llvm.part.set.i32.i8, i32 %p_Result_11, i8 %trunc_ln674, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:12 %p_Result_s = partset i512 @llvm.part.set.i512.i32, i512 %p_Result_8, i32 %p_Result_12, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
_ifconv:13 %store_ln414 = store i512 %p_Result_s, i512 %header_header_V

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:14 %icmp_ln1064_1 = icmp_eq  i14 %sessionIt_V_load, i14 %numConnections_V_load

]]></Node>
<StgValue><ssdm name="icmp_ln1064_1"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:15 %br_ln256 = br i1 %icmp_ln1064_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
<literal name="icmp_ln1064_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0 %tmp_4_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %txStatusBuffer, i32 1

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
<literal name="icmp_ln1064_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln261 = br i1 %tmp_4_i, void %._crit_edge16.i, void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
<literal name="icmp_ln1064_1" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:0 %txStatusBuffer_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %txStatusBuffer

]]></Node>
<StgValue><ssdm name="txStatusBuffer_read_1"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
<literal name="icmp_ln1064_1" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="32">
<![CDATA[
:1 %tmp_sessionID_V_1 = trunc i32 %txStatusBuffer_read_1

]]></Node>
<StgValue><ssdm name="tmp_sessionID_V_1"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
<literal name="icmp_ln1064_1" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_error_V = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %txStatusBuffer_read_1, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_error_V"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
<literal name="icmp_ln1064_1" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:3 %switch_ln264 = switch i2 %tmp_error_V, void %._crit_edge17.i, i2 0, void, i2 1, void

]]></Node>
<StgValue><ssdm name="switch_ln264"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
<literal name="icmp_ln1064_1" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="tmp_error_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0 %add_ln886_1 = add i14 %numConnections_V_load, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln886_1"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
<literal name="icmp_ln1064_1" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="tmp_error_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
:1 %store_ln886 = store i14 %add_ln886_1, i14 %numConnections_V

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
<literal name="icmp_ln1064_1" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="tmp_error_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln276 = br void %._crit_edge17.i

]]></Node>
<StgValue><ssdm name="br_ln276"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
<literal name="icmp_ln1064_1" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="tmp_error_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:0 %store_ln266 = store i16 %tmp_sessionID_V_1, i16 %currentSessionID_V

]]></Node>
<StgValue><ssdm name="store_ln266"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
<literal name="icmp_ln1064_1" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="tmp_error_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
:1 %store_ln267 = store i4 4, i4 %iperfFsmState

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
<literal name="icmp_ln1064_1" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="tmp_error_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln268 = br void

]]></Node>
<StgValue><ssdm name="br_ln268"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
<literal name="icmp_ln1064_1" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="tmp_error_V" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge17.i:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
<literal name="icmp_ln1064_1" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln278 = br void %._crit_edge16.i

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
<literal name="icmp_ln1064_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge16.i:0 %br_ln0 = br void %._crit_edge8.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
<literal name="icmp_ln1064_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
:0 %store_ln259 = store i4 6, i4 %iperfFsmState

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="3"/>
<literal name="icmp_ln1064_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln260 = br void %._crit_edge8.i

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="96" op_2_bw="32">
<![CDATA[
:0 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %openConStatusBuffer, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln228 = br i1 %tmp_i, void %._crit_edge8.i, void

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="2"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="96" op_0_bw="96" op_1_bw="96" op_2_bw="0">
<![CDATA[
:0 %openConStatusBuffer_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %openConStatusBuffer

]]></Node>
<StgValue><ssdm name="openConStatusBuffer_read"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="2"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="96">
<![CDATA[
:1 %tmp_sessionID_V = trunc i96 %openConStatusBuffer_read

]]></Node>
<StgValue><ssdm name="tmp_sessionID_V"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="2"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_success_V = partselect i8 @_ssdm_op_PartSelect.i8.i96.i32.i32, i96 %openConStatusBuffer_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_success_V"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="2"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln231 = icmp_eq  i8 %tmp_success_V, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln231"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="2"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln231 = br i1 %icmp_ln231, void, void %._crit_edge14.i

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="2"/>
<literal name="tmp_i" val="1"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3 %add_ln885_3 = add i14 %numConnections_V_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln885_3"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="2"/>
<literal name="tmp_i" val="1"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
:4 %store_ln885 = store i14 %add_ln885_3, i14 %numConnections_V

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="2"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge14.i:0 %add_ln885_6 = add i14 %sessionIt_V_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln885_6"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="2"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge14.i:1 %icmp_ln1064_5 = icmp_eq  i14 %add_ln885_6, i14 %useConn_read

]]></Node>
<StgValue><ssdm name="icmp_ln1064_5"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="2"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.i:2 %br_ln243 = br i1 %icmp_ln1064_5, void %._crit_edge8.i, void

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="2"/>
<literal name="tmp_i" val="1"/>
<literal name="icmp_ln1064_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
:1 %store_ln247 = store i4 3, i4 %iperfFsmState

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="2"/>
<literal name="tmp_i" val="1"/>
<literal name="icmp_ln1064_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln248 = br void %._crit_edge8.i

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0 %icmp_ln1072 = icmp_ult  i14 %sessionIt_V_load, i14 %useConn_read

]]></Node>
<StgValue><ssdm name="icmp_ln1072"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln176 = br i1 %icmp_ln1072, void %._crit_edge10.i, void

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="4">
<![CDATA[
:0 %ipAddressIdx_V_load = load i4 %ipAddressIdx_V

]]></Node>
<StgValue><ssdm name="ipAddressIdx_V_load"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0">
<![CDATA[
:1 %switch_ln179 = switch i4 %ipAddressIdx_V_load, void %._crit_edge11.i, i4 0, void, i4 1, void, i4 2, void, i4 3, void, i4 4, void, i4 5, void, i4 6, void, i4 7, void, i4 8, void, i4 9, void

]]></Node>
<StgValue><ssdm name="switch_ln179"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="ipAddressIdx_V_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln210 = br void %._crit_edge11.i

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="ipAddressIdx_V_load" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln207 = br void %._crit_edge11.i

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="ipAddressIdx_V_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln204 = br void %._crit_edge11.i

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="ipAddressIdx_V_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln201 = br void %._crit_edge11.i

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="ipAddressIdx_V_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln198 = br void %._crit_edge11.i

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="ipAddressIdx_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln195 = br void %._crit_edge11.i

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="ipAddressIdx_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln192 = br void %._crit_edge11.i

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="ipAddressIdx_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln189 = br void %._crit_edge11.i

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="ipAddressIdx_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln186 = br void %._crit_edge11.i

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1072" val="1"/>
<literal name="ipAddressIdx_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln183 = br void %._crit_edge11.i

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge11.i:4 %add_ln885_5 = add i4 %ipAddressIdx_V_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln885_5"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="4">
<![CDATA[
._crit_edge11.i:5 %zext_ln1064 = zext i4 %add_ln885_5

]]></Node>
<StgValue><ssdm name="zext_ln1064"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge11.i:6 %icmp_ln1064_4 = icmp_eq  i16 %zext_ln1064, i16 %useIpAddr_read

]]></Node>
<StgValue><ssdm name="icmp_ln1064_4"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge11.i:7 %select_ln215 = select i1 %icmp_ln1064_4, i4 0, i4 %add_ln885_5

]]></Node>
<StgValue><ssdm name="select_ln215"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
._crit_edge11.i:8 %store_ln215 = store i4 %select_ln215, i4 %ipAddressIdx_V

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge10.i:0 %add_ln885_7 = add i14 %sessionIt_V_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln885_7"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge10.i:1 %icmp_ln1064_6 = icmp_eq  i14 %add_ln885_7, i14 %useConn_read

]]></Node>
<StgValue><ssdm name="icmp_ln1064_6"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10.i:2 %br_ln221 = br i1 %icmp_ln1064_6, void %._crit_edge8.i, void

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1064_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
:0 %store_ln224 = store i4 2, i4 %iperfFsmState

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1064_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln225 = br void %._crit_edge8.i

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8">
<![CDATA[
:0 %packetGapCounter_V_load = load i8 %packetGapCounter_V

]]></Node>
<StgValue><ssdm name="packetGapCounter_V_load"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %add_ln885 = add i8 %packetGapCounter_V_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln885"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln1064 = icmp_eq  i8 %add_ln885, i8 %packetGap_read

]]></Node>
<StgValue><ssdm name="icmp_ln1064"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln391 = br i1 %icmp_ln1064, void %mergeST4.i, void

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-7"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
:0 %store_ln394 = store i4 8, i4 %iperfFsmState

]]></Node>
<StgValue><ssdm name="store_ln394"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-7"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln395 = br void %mergeST4.i

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
mergeST4.i:0 %packetGapCounter_V_new_0_i = phi i8 0, void, i8 %add_ln885, void

]]></Node>
<StgValue><ssdm name="packetGapCounter_V_new_0_i"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
mergeST4.i:1 %store_ln885 = store i8 %packetGapCounter_V_new_0_i, i8 %packetGapCounter_V

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
mergeST4.i:2 %br_ln396 = br void %._crit_edge8.i

]]></Node>
<StgValue><ssdm name="br_ln396"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-1"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-2"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-3"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-4"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-5"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-6"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
:0 %store_ln165 = store i14 0, i14 %closeIt_V

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-1"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-2"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-3"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-4"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-5"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-6"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
:1 %store_ln166 = store i14 0, i14 %numConnections_V

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-1"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-2"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-3"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-4"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-5"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-6"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %store_ln168 = store i4 0, i4 %ipAddressIdx_V

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-1"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-2"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-3"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-4"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-5"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-6"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:3 %store_ln169 = store i1 0, i1 %stopSend

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-1"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-2"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-3"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-4"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-5"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-6"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln170 = br i1 %runExperiment_read, void %._crit_edge9.i, void

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="!9"/>
<literal name="iperfFsmState_load" val="!1"/>
<literal name="iperfFsmState_load" val="!2"/>
<literal name="iperfFsmState_load" val="!3"/>
<literal name="iperfFsmState_load" val="!4"/>
<literal name="iperfFsmState_load" val="!6"/>
<literal name="iperfFsmState_load" val="!5"/>
<literal name="iperfFsmState_load" val="!7"/>
<literal name="iperfFsmState_load" val="!8"/>
<literal name="runExperiment_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
:0 %store_ln172 = store i4 1, i4 %iperfFsmState

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="!9"/>
<literal name="iperfFsmState_load" val="!1"/>
<literal name="iperfFsmState_load" val="!2"/>
<literal name="iperfFsmState_load" val="!3"/>
<literal name="iperfFsmState_load" val="!4"/>
<literal name="iperfFsmState_load" val="!6"/>
<literal name="iperfFsmState_load" val="!5"/>
<literal name="iperfFsmState_load" val="!7"/>
<literal name="iperfFsmState_load" val="!8"/>
<literal name="runExperiment_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln173 = br void %._crit_edge9.i

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-1"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-2"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-3"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-4"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-5"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="-6"/>
</and_exp><and_exp><literal name="iperfFsmState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge9.i:0 %br_ln174 = br void %._crit_edge8.i

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0">
<![CDATA[
._crit_edge8.i:0 %sessionIt_V_flag_4_i = phi i1 1, void %._crit_edge9.i, i1 0, void, i1 0, void, i1 0, void %._crit_edge18.i, i1 1, void, i1 0, void %mergeST4.i, i1 1, void, i1 1, void %._crit_edge10.i, i1 0, void, i1 1, void, i1 1, void %._crit_edge14.i, i1 1, void, i1 0, void %._crit_edge16.i, i1 0, void, i1 0, void

]]></Node>
<StgValue><ssdm name="sessionIt_V_flag_4_i"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0">
<![CDATA[
._crit_edge8.i:1 %sessionIt_V_new_4_i = phi i14 0, void %._crit_edge9.i, i14 0, void, i14 0, void, i14 0, void %._crit_edge18.i, i14 %add_ln885_1, void, i14 0, void %mergeST4.i, i14 0, void, i14 %add_ln885_7, void %._crit_edge10.i, i14 0, void, i14 0, void, i14 %add_ln885_6, void %._crit_edge14.i, i14 0, void, i14 0, void %._crit_edge16.i, i14 0, void, i14 0, void

]]></Node>
<StgValue><ssdm name="sessionIt_V_new_4_i"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0">
<![CDATA[
._crit_edge8.i:2 %timeOver_flag_0_i = phi i1 1, void %._crit_edge9.i, i1 0, void, i1 0, void, i1 0, void %._crit_edge18.i, i1 0, void, i1 0, void %mergeST4.i, i1 0, void, i1 0, void %._crit_edge10.i, i1 0, void, i1 0, void, i1 0, void %._crit_edge14.i, i1 0, void, i1 0, void %._crit_edge16.i, i1 0, void, i1 0, void

]]></Node>
<StgValue><ssdm name="timeOver_flag_0_i"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0">
<![CDATA[
._crit_edge8.i:3 %wordCount_V_flag_1_i = phi i1 0, void %._crit_edge9.i, i1 0, void, i1 1, void, i1 0, void %._crit_edge18.i, i1 0, void, i1 0, void %mergeST4.i, i1 0, void, i1 0, void %._crit_edge10.i, i1 0, void, i1 0, void, i1 0, void %._crit_edge14.i, i1 0, void, i1 0, void %._crit_edge16.i, i1 1, void, i1 1, void

]]></Node>
<StgValue><ssdm name="wordCount_V_flag_1_i"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0" op_14_bw="8" op_15_bw="0" op_16_bw="8" op_17_bw="0" op_18_bw="8" op_19_bw="0" op_20_bw="8" op_21_bw="0" op_22_bw="8" op_23_bw="0" op_24_bw="8" op_25_bw="0" op_26_bw="8" op_27_bw="0" op_28_bw="8" op_29_bw="0">
<![CDATA[
._crit_edge8.i:4 %wordCount_V_new_1_i = phi i8 0, void %._crit_edge9.i, i8 0, void, i8 1, void, i8 0, void %._crit_edge18.i, i8 0, void, i8 0, void %mergeST4.i, i8 0, void, i8 0, void %._crit_edge10.i, i8 0, void, i8 0, void, i8 0, void %._crit_edge14.i, i8 0, void, i8 0, void %._crit_edge16.i, i8 0, void, i8 %add_ln885_2, void

]]></Node>
<StgValue><ssdm name="wordCount_V_new_1_i"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.i:6 %br_ln0 = br i1 %wordCount_V_flag_1_i, void %._crit_edge8.new3.i, void %mergeST2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="wordCount_V_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
mergeST2.i:0 %store_ln346 = store i8 %wordCount_V_new_1_i, i8 %wordCount_V

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="wordCount_V_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
mergeST2.i:1 %br_ln0 = br void %._crit_edge8.new3.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.new3.i:0 %br_ln0 = br i1 %sessionIt_V_flag_4_i, void %._crit_edge8.new.i, void %mergeST.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sessionIt_V_flag_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
mergeST.i:0 %store_ln164 = store i14 %sessionIt_V_new_4_i, i14 %sessionIt_V

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sessionIt_V_flag_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
mergeST.i:1 %br_ln0 = br void %._crit_edge8.new.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.new.i:0 %br_ln400 = br i1 %tmp_5_i, void %._crit_edge21.i, void

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge21.i:0 %timeOver_flag_1_i = phi i1 1, void, i1 %timeOver_flag_0_i, void %._crit_edge8.new.i

]]></Node>
<StgValue><ssdm name="timeOver_flag_1_i"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge21.i:1 %timeOver_new_1_i = phi i1 %stopSignalFifo_read, void, i1 0, void %._crit_edge8.new.i

]]></Node>
<StgValue><ssdm name="timeOver_new_1_i"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge21.i:2 %br_ln0 = br i1 %timeOver_flag_1_i, void %client<512>.exit, void %mergeST1.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="timeOver_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST1.i:0 %store_ln167 = store i1 %timeOver_new_1_i, i1 %timeOver

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="timeOver_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
mergeST1.i:1 %br_ln0 = br void %client<512>.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="228" st_id="3" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-8"/>
<literal name="stopSend_load" val="1"/>
<literal name="icmp_ln1064_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0 %write_ln173 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %m_axis_close_connection, i16 %currentSessionID_V_load

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="577" op_0_bw="577" op_1_bw="1" op_2_bw="576">
<![CDATA[
:2 %shl_ln = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i576, i1 %currWord_last_V, i576 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="577" op_0_bw="577" op_1_bw="577">
<![CDATA[
:3 %or_ln173 = or i577 %shl_ln, i577 247330401473104534049986387036794404265444427179859539717357571501504676384200448144401845323817807855737010027930728666130808966645273754506324562903351815651596089160773936

]]></Node>
<StgValue><ssdm name="or_ln173"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1024" op_0_bw="577">
<![CDATA[
:4 %zext_ln173_1 = zext i577 %or_ln173

]]></Node>
<StgValue><ssdm name="zext_ln173_1"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:5 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txDataBuffer, i1024 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="5"/>
<literal name="timeOver_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="6" op_3_bw="16">
<![CDATA[
:0 %tmp_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i8.i6.i16, i8 %pkgWordCount_read, i6 0, i16 %currentSessionID_V_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="5"/>
<literal name="timeOver_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="30">
<![CDATA[
:1 %zext_ln173_2 = zext i30 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln173_2"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="5"/>
<literal name="timeOver_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %txMetaDataBuffer, i32 %zext_ln173_2

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="5"/>
<literal name="timeOver_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln331 = br void

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:0 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txDataBuffer, i1024 247330401473104534049986387036794404265444427179859539717357571501504676384200448144401845323817807855737010027930728666130808966645273754506324562903351815651596089160773936

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="6"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_error_V_2" val="!0"/>
<literal name="tmp_error_V_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="6" op_3_bw="16">
<![CDATA[
:0 %tmp_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i8.i6.i16, i8 %pkgWordCount_read, i6 0, i16 %tmp_sessionID_V_2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="6"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_error_V_2" val="!0"/>
<literal name="tmp_error_V_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="30">
<![CDATA[
:1 %zext_ln173_4 = zext i30 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln173_4"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="6"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_error_V_2" val="!0"/>
<literal name="tmp_error_V_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %txMetaDataBuffer, i32 %zext_ln173_4

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="6"/>
<literal name="tmp_1_i" val="1"/>
<literal name="tmp_error_V_2" val="!0"/>
<literal name="tmp_error_V_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="6" op_3_bw="16">
<![CDATA[
:0 %tmp = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i8.i6.i16, i8 %pkgWordCount_read, i6 0, i16 %currentSessionID_V_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="30">
<![CDATA[
:1 %zext_ln173 = zext i30 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %txMetaDataBuffer, i32 %zext_ln173

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:5 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txDataBuffer, i1024 494660802946209068107597234109351782970688673204217833700646746365202056835340172896911038092412543002393468553865375251012698210427016369081338427391839765886779895291314176

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="2"/>
<literal name="tmp_i" val="1"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="23" op_0_bw="23" op_1_bw="7" op_2_bw="16">
<![CDATA[
:0 %or_ln173_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i7.i16, i7 64, i16 %tmp_sessionID_V

]]></Node>
<StgValue><ssdm name="or_ln173_1"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="2"/>
<literal name="tmp_i" val="1"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="23">
<![CDATA[
:1 %zext_ln173_3 = zext i23 %or_ln173_1

]]></Node>
<StgValue><ssdm name="zext_ln173_3"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="2"/>
<literal name="tmp_i" val="1"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %txMetaDataBuffer, i32 %zext_ln173_3

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="2"/>
<literal name="tmp_i" val="1"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln237 = br void %._crit_edge14.i

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="2"/>
<literal name="tmp_i" val="1"/>
<literal name="icmp_ln1064_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %startSignalFifo, i1 1

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
._crit_edge11.i:0 %openTuple_ip_address_V_10 = phi i32 %openTuple_ip_address_V_9, void, i32 %openTuple_ip_address_V_8, void, i32 %openTuple_ip_address_V_7, void, i32 %openTuple_ip_address_V_6, void, i32 %openTuple_ip_address_V_5, void, i32 %openTuple_ip_address_V_4, void, i32 %openTuple_ip_address_V_3, void, i32 %openTuple_ip_address_V_2, void, i32 %openTuple_ip_address_V_1, void, i32 %openTuple_ip_address_V, void, i32 0, void

]]></Node>
<StgValue><ssdm name="openTuple_ip_address_V_10"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="45" op_0_bw="45" op_1_bw="13" op_2_bw="32">
<![CDATA[
._crit_edge11.i:1 %or_ln173_2 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i13.i32, i13 5001, i32 %openTuple_ip_address_V_10

]]></Node>
<StgValue><ssdm name="or_ln173_2"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="48" op_0_bw="45">
<![CDATA[
._crit_edge11.i:2 %zext_ln173_5 = zext i45 %or_ln173_2

]]></Node>
<StgValue><ssdm name="zext_ln173_5"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
._crit_edge11.i:3 %write_ln173 = write void @_ssdm_op_Write.axis.volatile.i48P128A, i48 %m_axis_open_connection, i48 %zext_ln173_5

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="255" st_id="4" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="-8"/>
<literal name="stopSend_load" val="1"/>
<literal name="icmp_ln1064_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0 %write_ln173 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %m_axis_close_connection, i16 %currentSessionID_V_load

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
._crit_edge11.i:3 %write_ln173 = write void @_ssdm_op_Write.axis.volatile.i48P128A, i48 %m_axis_open_connection, i48 %zext_ln173_5

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="iperfFsmState_load" val="1"/>
<literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge11.i:9 %br_ln219 = br void %._crit_edge10.i

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0">
<![CDATA[
client<512>.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
