<html>
    <head>

    </head>
<body>
<pre id="ball-map">
A5 VSS B46 GBE_TXN[1] D26 VSS
A6 DDR3_1_MON2N B48 GBE_TXN[0] D28 DDR3_1_DQ[14]
A8 DDR3_1_MON2P B50 GBE_REFCLKP D30 DDR3_1_DQS[1]
A9 VSS B53 SATA_TXN[3] D32 DDR3_1_DQ[13]
A12 VSS B55 VSS D33 VSS
A15 VSS B57 SATA_TXP[0] D35 DDR3_1_DQ[3]
A18 VSS C3 VSS D37 DDR3_1_DQS[0]
A21 DDR3_1_DQS[2] C5 DDR3_1_MON1N D39 DDR3_1_DQ[1]
A24 VSS C6 VSS D41 VSS
A27 DDR3_1_DQ[10] C9 DDR3_1_CK[0] D42 VSS
A30 VSS C13 DDR3_1_DQECC[6] D44 GBE_TXP[2]
A33 VSS C15 DDR3_1_DQECC[1] D46 GBE_TXP[1]
A36 DDR3_1_DQ[6] C18 VSS D48 GBE_TXP[0]
A39 DDR3_1_DQ[4] C22 DDR3_1_DQSB[2] D50 GBE_REFCLKN
A42 GBE_TXN[3] C24 DDR3_1_DQ[20] D51 VSS
A45 VSS C27 DDR3_1_DQ[11] D53 SATA_TXP[3]
A48 VSS C31 DDR3_1_DQ[9] D55 VSS
A51 VSS C33 VSS D57 SATA_TXN[0]
A54 SATA_TXN[2] C36 DDR3_1_DQ[7] D59 VSS
A57 VSS C40 DDR3_1_DQ[5] D60 SATA_RXP[3]
A59 VSS C42 GBE_TXP[3] E1 VSS
A61 VSS C45 VSS E3 VSS
A62 VSS C49 VSS E5 DDR3_1_MON1P
A64 VSS C51 VSS E7 VCCDDR_1_1P5
A66 VSS C54 SATA_TXP[2] E9 VCCDDR_1_1P5
B10 VSS C58 VSS E10 VSS
B12 DDR3_1_DQECC[7] C60 SATA_RXN[3] E12 DDR3_1_DQECC[3]
B14 DDR3_1_DQSECC[0] C62 SATA_RXN[2] E13 VSS
B17 DDR3_1_DQECC[5] C64 VSS E14 VSS
B19 DDR3_1_DQ[19] C66 VSS E16 VSS
B21 DDR3_1_DQ[22] D6 VSS E18 VSS
B23 DDR3_1_DQ[17] D8 DDR3_1_CKB[0] E19 VSS
B26 VSS D10 VSS E21 VSS
B28 DDR3_1_DQ[15] D12 DDR3_1_DQECC[2] E22 VSS
B30 DDR3_1_DQSB[1] D14 DDR3_1_DQSBECC[0] E23 VSS
B32 DDR3_1_DQ[8] D15 DDR3_1_DQECC[0] E25 VSS
B35 DDR3_1_DQ[2] D17 DDR3_1_DQECC[4] E27 VSS
B37 DDR3_1_DQSB[0] D19 DDR3_1_DQ[18] E28 VSS
B39 DDR3_1_DQ[0] D21 DDR3_1_DQ[23] E30 VSS
B41 VSS D23 DDR3_1_DQ[16] E31 VSS
B44 GBE_TXN[2] D24 DDR3_1_DQ[21] E32 DDR3_1_DQ[12]


E34 VSS G50 GBE_OBSP J22 DDR3_1_MA[7]
E36 VSS G56 VSS J29 VSS
E37 VSS G59 VSS J30 DDR3_1_DQ[29]
E39 VSS G62 SATA_RXP[1] J37 HPLL_REFN
E40 VSS G64 SATA_RXN[1] J38 J38_RSVD
E41 VSS H1 VSS J44 GBE_RXP[2]
E43 VSS H4 DDR3_1_CASB J46 GBE_RXP[1]
E45 VSS H9 DDR3_1_CKB[1] J52 SATA_OBSP
E46 VSS H10 DDR3_1_CK[2] J54 SATA_REFCLKP
E48 VSS H13 VCCDDR_1_1P5 J63 VSS
E49 VSS H14 VCCDDR_1_1P5 J64 VSS
E50 VSS H17 DDR3_1_MA[0] J66 VSS
E52 VSS H18 DDR3_1_BS[1] K1 VSS
E54 VSS H21 DDR3_1_MA[8] K3 DDR3_1_CSB[0]
E55 VSS H22 DDR3_1_MA[5] K4 DDR3_1_CSB[3]
E57 SATA_TXN[1] H25 DDR3_1_BS[2] K10 VCCDDR_1_1P5
E58 SATA_TXP[1] H26 DDR3_1_MA[15] K17 VCCDDR_1_1P5
E59 VSS H29 DDR3_1_DQ[25] K18 VCCDDR_1_1P5
E61 VSS H30 DDR3_1_DQ[24] K25 VCCDDR_1_1P5
E62 SATA_RXP[2] H32 DDR3_1_DQ[28] K26 VCCDDR_1_1P5
E64 VSS H34 VSS K32 VSS
E66 VSS H37 VSS K34 VSS
F1 VSS H38 VSS K41 VCCA_SATA_1P0
F4 VSS H41 VSS K42 VSS
F5 VSS H42 GBE_RXN[3] K48 GBE_RXN[0]
F63 VSS H44 VSS K50 VSS
F66 VSS H46 VSS K62 VSS
G3 DDR3_1_MA[13] H48 GBE_RXP[0] L2 DDR3_1_ODT[0]
G5 VCCDDR_1_1P5 H50 GBE_OBSN L4 DDR3_1_ODT[3]
G7 VCCDDR_1_1P5 H52 VSS L5 VCCDDR_1_1P5
G9 DDR3_1_CK[1] H54 VSS L7 DDR3_1_CSB[2]
G10 DDR3_1_CKB[2] H56 VSS L8 DDR3_1_RASB
G17 DDR3_1_MA[1] H58 VSS L13 DDR3_1_CKB[3]
G18 DDR3_1_MA[2] H59 VSS L14 DDR3_1_REFN
G25 DDR3_1_MA[12] H62 SATA_RXP[0] L17 DDR3_1_DRAM_PWROK
G26 DDR3_1_MA[14] H63 SATA_RXN[0] L18 DDR3_1_MA[10]
G32 VSS H66 VSS L21 VCCDDR_1_1P5
G34 VSS J5 VCCDDR_1_1P5 L22 VCCDDR_1_1P5
G41 VSS J13 DDR3_1_CK[3] L25 DDR3_1_CKE[2]
G42 GBE_RXP[3] J14 DDR3_1_REFP L26 DDR3_1_CKE[3]
G48 VSS J21 DDR3_1_MA[6] L29 DDR3_1_DQSB[3]

L30 VSS N7 DDR3_1_WEB R9 DDR3_1_DQ[34]
L32 DDR3_1_DQ[27] N8 DDR3_1_ODT[2] R11 DDR3_1_DQ[35]
L34 VSS N10 VSS R12 VSS
L37 HPLL_REFP N11 DDR3_1_DRAMRSTB R14 DDR3_1_DQ[33]
L38 L38_RSVD N13 VCCDDR_1_1P5 R15 DDR3_1_DQ[32]
L41 VCCA_SATA_1P0 N14 VCCDDR_1_1P5 R21 VCCDDR_1_1P5
L42 VCCA_SATA3_1P0 N17 DDR3_1_VCCA_PWROK R22 VCCDDR_1_1P5
L44 GBE_RXN[2] N18 DDR3_1_BS[0] R29 DDR3_1_VREF
L46 GBE_RXN[1] N25 DDR3_1_CKE[1] R30 VSS
L48 VSS N26 DDR3_1_CKE[0] R37 R37_RSVD
L50 VSS N32 DDR3_1_DQ[26] R38 VSS
L52 SATA_OBSN N34 VSS R44 VCCAPLL_SATA3_1P0
L54 SATA_REFCLKN N41 VCCA_SATA_1P0 R46 VCCAPLL_SATA_1P0
L57 SATA3_REFCLKP N42 VCCA_SATA3_1P0 R52 VSS
L59 SATA3_REFCLKN N48 VSS R53 SATA3_OBSN
L60 VSS N50 VSS R55 SATA3_OBSP
L63 SATA3_RXP[1] N62 VSS R56 VSS
L65 SATA3_RXN[1] N63 VSS R58 GBE_LED3
M3 VCCDDR_1_1P5 N65 VSS R59 GBE_EE_CS_N
M5 VSS P17 VCCDDR_1_1P5 R62 VSS
M21 DDR3_1_MA[4] P18 VCCDDR_1_1P5 R63 SATA3_TXP[1]
M22 DDR3_1_MA[9] P21 DDR3_1_MA[3] R65 SATA3_TXN[1]
M29 DDR3_1_DQS[3] P22 DDR3_1_MA[11] R66 SATA3_TXP[0]
M30 DDR3_1_DQ[30] P25 VCCDDR_1_1P5 T1 DDR3_1_DQ[45]
M37 VSS P26 VCCDDR_1_1P5 T3 DDR3_1_DQ[44]
M38 VSS P29 VSS T5 VSS
M44 VSS P30 DDR3_1_DQ[31] T17 DDR3_1_DQ[36]
M46 VSS P32 VSS T18 VSS
M52 VSS P34 VSS T20 VSS
M54 VSS P37 VSS T21 VSS
M56 VSS P38 P38_RSVD T23 VSS
M57 VSS P41 VCCA_SATA_1P0 T25 DDR3_1_CMDPU
M59 VSS P42 VCCA_SATA3_1P0 T26 DDR3_1_DQPU
M60 VSS P44 VSS T28 VSS
M62 SATA3_RXP[0] P46 GBE_LED0 T29 VSS
M64 SATA3_RXN[0] P48 GBE_LED2 T31 VSS
M66 VSS P50 GBE_SMBCLK T32 DDR3_1_ODTPU
N1 VSS R2 VSS T34 VSS
N2 DDR3_1_ODT[1] R4 VSS T36 VSS
N4 DDR3_1_CSB[1] R5 VSS T37 VCCA_GBE_1P0
N5 VSS R8 DDR3_1_DQ[38] T39 VCCAREF_GBE_HVGEN

T41 VSS V42 VSS W59 GBE_MDIO0_I2C_DATA
T42 VSS V44 VSS W60 GBE_EE_DO
T44 VCCAPLL_SATA3_1P0 V46 VCCAREF_SATA_HVGEN W62 VSS
T45 VCCAPLL_SATA_1P0 V63 NCSI_RXD1 Y2 DDR3_1_DQ[47]
T47 VSS V64 PMU_SLP_S45_B Y4 DDR3_1_DQ[46]
T48 GBE_SDP0_1 V66 GPIO_SUS0 Y5 VSS
T50 GBE_EE_SK W1 DDR3_1_DQS[5] Y7 DDR3_1_DQS[6]
T52 VSS W3 DDR3_1_DQSB[5] Y8 VSS
T53 GPIO_SUS2 W4 VSS Y10 DDR3_1_DQ[55]
T55 GBE_SMBALRT_N W7 DDR3_1_DQSB[6] Y11 DDR3_1_DQ[51]
T56 VSS W8 DDR3_1_DQ[54] Y13 VSS
T58 GBE_SDP0_0 W10 DDR3_1_DQ[50] Y14 DDR3_1_DQ[53]
T59 GBE_SMBD W11 VSS Y16 DDR3_1_DQ[52]
T62 VSS W13 DDR3_1_DQ[49] Y17 VSS
T64 SATA3_TXN[0] W14 DDR3_1_DQ[48] Y19 VSS
U2 DDR3_1_DQ[41] W16 VSS Y48 VSS
U4 DDR3_1_DQ[40] W17 VSS Y50 PMU_SLP_LAN_B
U8 DDR3_1_DQ[39] W19 VSS Y51 VSS
U9 VSS W21 VCCADDR_1_1P0 Y53 GBE_MDIO1_I2C_DATA
U11 DDR3_1_DQS[4] W23 VCCADDR_1_1P0 Y54 GBE_MDIO1_I2C_CLK
U12 DDR3_1_DQSB[4] W25 VCCADDR_1_1P0 Y56 VSS
U14 VSS W26 VCCADDR_1_1P0 Y57 SUSPWRDNACK
U15 DDR3_1_DQ[37] W28 VCCACKDDR_1_1P0 Y59 NCSI_ARB_OUT
U62 VSS W29 VCCCLKDDR_1_1P5 Y60 VSS
U63 VSS W31 VCCPLLDDR_1_1P0 Y63 CPU_RESET_B
U65 VSS W32 VSS Y65 SPI_CS0_B
V5 VSS W34 VCCSFRXXXSI0_1P35 AA3 VSS
V20 VCCADLLDDR_1_1P0 W36 VSS AA5 VSS
V21 VCCADLLDDR_1_1P0 W38 VCCA_GBE_1P0 AA21 VCCADDR_1_1P0
V23 VCCADLLDDR_1_1P0 W39 VSS AA23 VSS
V25 VCCADLLDDR_1_1P0 W41 VCCAPLL_GBE_1P0 AA25 VSS
V26 VCCADLLDDR_1_1P0 W42 VSS AA26 VSS
V28 VCCACKDDR_1_1P0 W44 VCCAREF_SATA_HVGEN AA28 VSS
V29 VCCCLKDDR_1_1P5 W46 VCCAREF_SATA_HVGEN AA29 VSS
V31 VCCSFRPLLDDR_1_1P5 W48 VSS AA31 VSS
V32 VSS W50 GBE_LED1 AA32 VCCSFRXXXSI0_1P35
V34 VCCSFRXXXSI0_1P35 W51 GBE_EE_DI AA34 VCCSFRXXXSI0_1P35
V36 VSS W53 VSS AA36 VSS
V38 VCCA_GBE_1P0 W54 GPIO_SUS1 AA38 VCCDIGXXXSUS_1P03
V39 VCCAREF_GBE_HVGEN W56 GBE_MDIO0_I2C_CLK AA39 VCCDIGXXXSUS_1P03
V41 VCCAPLL_GBE_1P0 W57 VSS AA41 VCCDIGXXXSUS_1P03

AA42 VSS AC49 PMU_PWRBTN_B AD53 AD53_RSVD
AA44 VSS AC50 VSS AD55 BVCCRTC_EXTPAD
AA46 TRST_B AC52 PMU_SLP_DDRVTT_B AD56 VSS
AA47 AA47_RSVD AC53 TMS AD58 PMU_SUSCLK
AA62 VSS AC55 VSS AD59 SPI_MISO
AA64 VSS AC56 TDI AD62 VSS
AA66 VSS AC58 SPI_CS1_B AD63 USB_OC0_B
AB1 VSS AC59 VSS AD65 TCK
AB2 DDR3_1_DQ[42] AD2 VSS AD66 PMU_WAKE_B
AB4 DDR3_1_DQ[43] AD4 VSS AE1 VCCCPUVIDSI0_1P03
AB5 VSS AD5 VSS AE3 VCCCPUVIDSI0_1P03_SENSE
AB20 VSS AD8 DDR3_1_DQ[57] 
AB62 SPI_MOSI AD9 VSS AE5 VCCCPUVIDSI0_1P03
AB63 AB63_RSVD AD11 DDR3_1_DQSB[7] AE47 VSS
AB65 SUS_STAT_B AD12 DDR3_1_DQS[7] AE62 PMU_PLTRST_B
AC8 DDR3_1_DQ[56] AD14 VSS AE64 VSS
AC9 DDR3_1_DQ[61] AD15 DDR3_1_DQ[58] AF2 VSSCPUVIDSI0_1P03_SENSE
AC11 DDR3_1_DQ[60] AD17 VSS AF4 VCCCPUVIDSI0_1P03
AC12 VSS AD18 VSS AF20 VCCCPUVIDSI0_1P03
AC14 DDR3_1_DQ[62] AD20 VSS AF21 VCCCPUVIDSI0_1P03
AC15 DDR3_1_DQ[63] AD21 VCCCPUVIDSI0_1P03 AF23 VCCCPUVIDSI0_1P03
AC17 DDR3_1_DQ[59] AD23 VCCCPUVIDSI0_1P03 AF25 VCCCPUVIDSI0_1P03
AC18 VSS AD25 VCCCPUVIDSI0_1P03 AF26 VCCCPUVIDSI0_1P03
AC20 VSS AD26 VCCCPUVIDSI0_1P03 AF28 VSS
AC21 VSS AD28 VCCFHVCPUSI0_MOD0_1P03
AF29 VCCRAMCPUSI1_1P03
AC23 VSS  
AD29 VCCFHVCPUSI0_MOD2_1P03 
AF31 VCCRAMCPUSI1_1P03
AC25 AC25_RSVD
AC26 AC26_RSVD 
AF32 VCCRAMCPUSI1_1P03_SENSE
AD31 VCCRAMCPUSI1_1P03 
AC28 VSS 
AD32 VCCRAMCPUSI1_1P03 
AF34 VSSRAMCPUSI1_1P03_SENSE
AC29 VSS 
AD34 VSS 
AF36 VNN
AC31 VSS AD36 VNN AF38 VCCDIGXXXSI0_1P03
AC32 VSS AD38 VCCDIGXXXSI0_1P03 AF39 VNN
AC34 VSS AD39 VNN AF41 VCCPADXXXSUS_1P8
AC36 VSS AD41 VSS AF42 VCCPADXXXSUS_1P8
AC38 VCCDIGXXXSUS_1P03 AD42 VCCPADXXXSUS_3P3 AF44 VSS
AC39 VCCDIGXXXSUS_1P03 AD44 VCCPADXXXSUS_3P3 AF46 SPI_CLK
AC41 VCCDIGXXXSUS_1P03 AD46 VSS AF62 VSS
AC42 VCCFHVSOCSI0_1P03 AD47 VSS AF63 TDO
AC44 VCCFHVSOCSI0_1P03 AD49 SRTCRST_B AF65 PMU_SLP_S3_B
AC46 VSS AD50 RTEST_B AG5 VSS
AC47 RSMRST_B AD52 VSS AG7 VCCCPUVIDSI0_1P03

AG8 VCCCPUVIDSI0_1P03 AH10 VCCCPUVIDSI0_1P03 AK5 VSS
AG10 VSS AH11 VSS AK20 VCCCPUVIDSI0_1P03
AG11 VCCCPUVIDSI0_1P03 AH13 VCCCPUVIDSI0_1P03 AK62 VSS
AG13 VCCCPUVIDSI0_1P03 AH14 VCCCPUVIDSI0_1P03 AK64 VSS
AG14 VCCCPUVIDSI0_1P03 AH16 VCCCPUVIDSI0_1P03 AK66 VSS
AG16 VSS AH17 VSS AL1 VSS
AG17 VCCCPUVIDSI0_1P03 AH19 VCCCPUVIDSI0_1P03 AL2 DDR3_0_DQ[28]
AG19 VCCCPUVIDSI0_1P03 AH48 LPC_CLKRUNB AL4 DDR3_0_DQ[29]
AG21 VCCCPUVIDSI0_1P03 AH50 UART1_TXD AL5 VSS
AG23 VSS AH51 SATA3_GP0 AL8 DDR3_0_DQ[2]
AG25 VSS AH53 VSS AL9 VSS
AG26 VSS AH54 SATA3_LEDN AL11 DDR3_0_DQS[0]
AG28 VSS AH56 LPC_FRAMEB AL12 DDR3_0_DQSB[0]
AG29 VCCRAMCPUSI1_1P03 AH57 VSS AL14 VSS
AG31 VCCRAMCPUSI1_1P03 AH59 FLEX_CLK_SE0 AL15 DDR3_0_DQ[5]
AG32 VCCRAMCPUSI1_1P03 AH60 COREPWROK AL17 VSS
AG34 VSS AH62 VSS AL18 VSS
AG36 VNN AJ2 VCCCPUVIDSI0_1P03 AL20 VSS
AG38 VCCDIGXXXSI0_1P03 AJ4 VCCCPUVIDSI0_1P03 AL21 VCCCPUVIDSI0_1P03
AG39 VNN AJ5 VCCCPUVIDSI0_1P03 AL23 VCCCPUVIDSI0_1P03
AG41 VSS AJ21 VCCCPUVIDSI0_1P03 AL25 VCCCPUVIDSI0_1P03
AG42 VCCRTC_3P3 AJ23 VCCCPUVIDSI0_1P03 AL26 VCCCPUVIDSI0_1P03
AG44 VSS AJ25 VCCCPUVIDSI0_1P03 AL28 VCCFHVCPUSI0_MOD1_1P03
AG46 RCOMP_CORE_LVT AJ26 VCCCPUVIDSI0_1P03 
AG48 VSS AJ28 VSS AL29 VSS
AG50 UART1_RXD AJ29 VCCCORE7VIDSI0GT_1P03
AL31 VCCFHVCPUSI0_MOD3_1P03
AG51 LPC_CLKOUT0
AG53 VSS AJ31 VCCRAMCPUSI0GT_MOD3_1P03 AL32 VCCCORE6VIDSI0GT_1P03
AG54 LPC_AD0 AJ32 VSS 
AL34 AL34_RSVD
AL36 VNN
AL38 VSS
AL39 VNN
AL41 VCCPADXXXSI0_1P8
AL42 VSS
AL44 VSS
AL46 MEMHOT_B
AL47 CTBTRIGOUT
AL49 SATA_LEDN
AL50 VSS
AL52 MCERR_B
AL53 LPC_AD2
AL55 VSS
AG56 FLEX_CLK_SE1 AJ34 AJ34_RSVD
AG57 VSS AJ36 VNN
AG59 LPC_AD3 AJ38 VCCDIGXXXSI0_1P03
AG60 AG60_RSVD AJ39 VNN
AG63 VSS AJ41 VCCPADXXXSI0_1P8
AG64 VSS AJ42 VCCPADXXXSI0_3P3
AG66 VSS AJ44 VSS
AH1 VCCCPUVIDSI0_1P03 AJ46 VSS
AH3 VCCCPUVIDSI0_1P03 AJ47 VSS
AH4 VCCCPUVIDSI0_1P03 AJ63 BRTCX2_PAD
AH7 VCCCPUVIDSI0_1P03 AJ65 BRTCX1_PAD
AH8 VCCCPUVIDSI0_1P03 AK3 VSS

AL56 NMI AN4 DDR3_0_DQ[24] AR50 VSS
AL58 SMBALRT_N0 AN5 VSS AR51 AR51_RSVD
AL59 VSS AN47 VSS AR53 AR53_RSVD
AL62 ERROR1_B AN62 SMB_CLK0 AR54 AR54_RSVD
AL63 ERROR2_B AN63 SMB_DATA1 AR56 VSS
AL65 ERROR0_B AN65 SMB_DATA2 AR57 DFX_PORT[3]
AM8 DDR3_0_DQ[3] AN66 VSS AR59 DFX_PORT[15]
AM9 DDR3_0_DQ[7] AP1 DDR3_0_DQSB[3] AR60 VSS
AM11 DDR3_0_DQ[6] AP3 DDR3_0_DQS[3] AR62 VSS
AM12 VSS AP5 VSS AR63 SMB_CLK1
AM14 DDR3_0_DQ[1] AP20 AP20_RSVD AR65 SMB_CLK2
AM15 DDR3_0_DQ[0] AP21 AP21_RSVD AT5 VSS
AM17 DDR3_0_DQ[4] AP23 VSS AT7 DDR3_0_DQS[1]
AM18 VSS AP25 VSS AT8 DDR3_0_DQ[14]
AM20 VSS AP26 VSS AT10 DDR3_0_DQ[10]
AM21 VSS AP28 VSS AT11 VSS
AM23 VSS AP29 VSS AT13 DDR3_0_DQ[9]
AM25 VNN AP31 VSS AT14 DDR3_0_DQ[13]
AM26 VNN AP32 VSS AT16 VSS
AM28 VNN AP34 VSS AT17 VSS
AM29 VNN AP36 VSS AT19 VSS
AM31 VNN AP38 VSS AT21 VCCADDR_0_1P0
AM32 VNN AP39 VSS AT23 VCCADDR_0_1P0
AM34 VNN AP41 VSS AT25 VCCADDR_0_1P0
AM36 VNN AP42 VSS AT26 VCCADDR_0_1P0
AM38 VNN AP44 VSS AT28 VCCADDR_0_1P0
AM39 VNN AP46 VSS AT29 VCCCLKDDR_0_1P5
AM41 VNN AP62 SMB_DATA0 AT31 VCCSFRPLLDDR_0_1P5
AM42 VNN AP64 VSS AT32 VCCACKDDR_0_1P0
AM44 VSS AR2 DDR3_0_DQ[30] AT34 AT34_RSVD
AM46 VSS AR4 DDR3_0_DQ[31] AT36 VCCA_PCIE_1P0
AM47 CTBTRIGINOUT AR7 DDR3_0_DQSB[1] AT38 VCCA_PCIE_1P0
AM49 LPC_CLKOUT1 AR8 VSS AT39 VCCAREF_PCIE_HVGEN
AM50 VSS AR10 DDR3_0_DQ[15] AT41 VCCDUSBSUS_1P0
AM52 IERR_B AR11 DDR3_0_DQ[11] AT42 VCCAUSB_1P0
AM53 LPC_AD1 AR13 VSS AT44 VSS
AM55 VSS AR14 DDR3_0_DQ[8] AT46 USB_RCOMPI
AM56 CLK14_IN AR16 DDR3_0_DQ[12] AT48 USB_RCOMPO
AM58 PMU_RESETBUTTON_B AR17 VSS AT50 ILB_SERIRQ
AM59 VSS AR19 VSS AT51 AT51_RSVD
AN2 DDR3_0_DQ[25] AR48 USB_OBSP AT53 VSS


AT54 DFX_PORT[4] AW15 DDR3_0_DQ[23] AY15 DDR3_0_DQ[18]
AT56 THERMTRIP_N AW17 DDR3_0_DQ[19] AY19 VCCDDR_0_1P5
AT57 VSS AW19 VSS AY21 VCCDDR_0_1P5
AT59 DFX_PORT[11] AW20 DDR3_0_ODTPU AY23 VCCDDR_0_1P5
AT60 DFX_PORT[9] AW21 DDR3_0_DQPU AY29 DDR3_0_VREF
AT63 SATA_GP0 AW23 VSS AY30 DDR3_0_DQ[37]
AT64 VSS AW25 VSS AY37 VCCAPLL_PCIE_1P0
AT66 VSS AW26 VSS AY38 VSS
AU1 DDR3_0_DQ[26] AW28 VSS AY45 VSS
AU3 DDR3_0_DQ[27] AW30 VSS AY46 USB_DP[0]
AU4 VSS AW31 VSS AY52 VSS
AU21 VCCADLLDDR_0_1P0 AW32 VSS AY53 CX_PREQ_B
AU23 VCCADLLDDR_0_1P0 AW34 VSS AY55 VSS
AU25 VCCADLLDDR_0_1P0 AW36 VCCA_PCIE_1P0 AY56 DFX_PORT[5]
AU26 VCCADLLDDR_0_1P0 AW38 VCCA_PCIE_1P0 AY58 DFX_PORT[1]
AU28 VCCADLLDDR_0_1P0 AW39 VCCA_PCIE_1P0 AY59 DFX_PORT[8]
AU29 VCCCLKDDR_0_1P5 AW41 VCCDUSB_1P0 AY62 VSS
AU31 VCCPLLDDR_0_1P0 AW42 VCCUSBSUS_3P3 AY63 DFX_PORT[6]
AU32 VCCACKDDR_0_1P0 AW44 VSSA_USB[0] AY65 DFX_PORT[14]
AU34 AU34_RSVD AW46 VSS BA17 VSS
AU36 VCCA_PCIE_1P0 AW47 VSS BA21 DDR3_0_CK[0]
AU38 VCCA_PCIE_1P0 AW49 VSS BA23 DDR3_0_MA[13]
AU39 VCCA_PCIE_1P0 AW50 VSS BA25 DDR3_0_DRAMRSTB
AU41 VCCDUSB_1P0 AW52 VSS BA26 DDR3_0_CMDPU
AU42 VCCUSBSUS_3P3 AW53 SVID_DATA BA29 VSS
AU44 VSSA_USB[1] AW55 VSS BA30 DDR3_0_DQ[33]
AU46 VCCUSBSUS_1P8 AW56 CX_PRDY_B BA32 DDR3_0_DQ[32]
AU47 VCCUSBSUS_1P8 AW58 DFX_PORT[2] BA34 VSS
AU62 VSS AW59 VSS BA37 VCCAPLL_PCIE_1P0
AV2 VSS AW62 DFX_PORT[7] BA38 PCIE_OBSN
AV4 VSS AW64 DFX_PORT[12] BA41 USB_DN[3]
AV5 VSS AW66 DFX_PORT[13] BA42 VSS
AV63 DFX_PORT_CLK0 AY1 DDR3_0_DQECC[5] BA45 USB_DP[1]
AV65 DFX_PORT_CLK1 AY2 DDR3_0_DQECC[1] BA46 USB_DN[0]
AW3 DDR3_0_DQECC[4] AY4 DDR3_0_DQECC[0] BA49 VSS
AW5 VSS AY5 VSS BA50 USB_REFCLKN
AW8 DDR3_0_DQ[20] AY8 DDR3_0_DQ[21] BB2 DDR3_0_DQSECC[0]
AW9 VSS AY9 DDR3_0_DQ[16] BB4 DDR3_0_DQSBECC[0]
AW11 DDR3_0_DQSB[2] AY11 DDR3_0_DQ[17] BB5 VSS
AW12 DDR3_0_DQS[2] AY12 VSS BB17 VSS
AW14 VSS AY14 DDR3_0_DQ[22] BB19 DDR3_0_CK[3]


BB25 DDR3_0_CSB[1] BD10 DDR3_0_MA[6] BE64 PCIE_RXN[0]
BB26 DDR3_0_ODT[1] BD13 DDR3_0_MA[4] BE66 VSS
BB32 DDR3_0_DQ[36] BD15 DDR3_0_MA[9] BF1 VSS
BB34 VSS BD17 VCCDDR_0_1P5 BF3 VSS
BB41 USB_DP[3] BD19 DDR3_0_CKB[3] BF4 VSS
BB42 USB_DN[2] BD21 VCCDDR_0_1P5 BF13 VCCDDR_0_1P5
BB49 PCIE_REFCLKP BD23 DDR3_0_CSB[2] BF15 DDR3_0_MA[15]
BB50 USB_REFCLKP BD25 VCCDDR_0_1P5 BF21 DDR3_0_CK[1]
BB53 VSS BD26 DDR3_0_ODT[0] BF23 VCCDDR_0_1P5
BB54 VSS BD29 DDR3_0_DQS[4] BF29 VSS
BB56 VSS BD30 DDR3_0_DQ[35] BF30 DDR3_0_DQ[34]
BB57 VSS BD32 VSS BF37 PCIE_RXN[14]
BB59 PROCHOT_B BD34 VSS BF38 PCIE_RXP[13]
BB60 SVID_CLK BD37 PCIE_RXP[14] BF45 PCIE_RXP[10]
BB62 VSS BD38 VSS BF46 PCIE_RXN[9]
BB63 DFX_PORT[10] BD41 VSS BF53 PCIE_RXP[6]
BB65 VSS BD42 USB_DP[2] BF54 PCIE_RXN[5]
BB66 VSS BD45 VSS BF62 VSS
BC1 DDR3_0_DQECC[6] BD46 PCIE_RXP[9] BG1 VSS
BC3 DDR3_0_DQECC[7] BD49 PCIE_REFCLKN BG4 DDR3_0_CKE[0]
BC5 VSS BD50 VSS BG5 DDR3_0_CKE[2]
BC7 VCCDDR_0_1P5 BD53 VSS BG8 DDR3_0_MA[11]
BC8 DDR3_0_BS[2] BD54 PCIE_RXP[5] BG9 VCCDDR_0_1P5
BC10 VCCDDR_0_1P5 BD59 VSS BG11 DDR3_0_MA[3]
BC11 DDR3_0_MA[14] BD60 VSS BG13 DDR3_0_MA[2]
BC13 VCCDDR_0_1P5 BD62 VSS BG15 VCCDDR_0_1P5
BC15 VCCDDR_0_1P5 BD63 VSS BG17 DDR3_0_DRAM_PWROK
BC21 DDR3_0_CKB[0] BD65 VSS BG19 DDR3_0_CK[2]
BC23 DDR3_0_WEB BE5 VSS BG21 DDR3_0_CKB[1]
BC29 DDR3_0_DQSB[4] BE17 DDR3_0_VCCA_PWROK BG23 DDR3_0_RASB
BC30 VSS BE19 VCCDDR_0_1P5 BG25 DDR3_0_ODT[3]
BC37 VSS BE25 DDR3_0_CSB[0] BG26 DDR3_0_CSB[3]
BC38 PCIE_OBSP BE26 VCCDDR_0_1P5 BG29 DDR3_0_DQ[38]
BC45 USB_DN[1] BE32 VSS BG30 DDR3_0_DQ[39]
BC46 VSS BE34 PCIE_RXP[15] BG32 VSS
BC62 SVID_ALERT_B BE41 PCIE_RXP[12] BG34 PCIE_RXN[15]
BC64 DFX_PORT[0] BE42 VSS BG37 VSS
BD2 DDR3_0_DQECC[2] BE49 VSS BG38 PCIE_RXN[13]
BD4 DDR3_0_DQECC[3] BE50 PCIE_RXP[7] BG41 PCIE_RXN[12]
BD7 DDR3_0_MA[12] BE57 VSS BG42 PCIE_RXP[11]
BD8 DDR3_0_MA[8] BE63 PCIE_RXP[0] BG45 PCIE_RXN[10]

BG46 VSS BK13 VCCDDR_0_1P5 BL17 DDR3_0_DQ[41]
BG49 PCIE_RXP[8] BK15 VSS BL19 VSS
BG50 PCIE_RXN[7] BK17 VSS BL21 DDR3_0_DQ[42]
BG53 PCIE_RXN[6] BK18 VSS BL23 DDR3_0_DQ[52]
BG54 VSS BK19 VSS BL25 VSS
BG57 PCIE_RXP[4] BK21 VSS BL26 DDR3_0_DQSB[6]
BG58 PCIE_RXP[3] BK22 VSS BL28 DDR3_0_DQ[50]
BG63 VSS BK24 VSS BL30 VSS
BG66 VSS BK26 VSS BL32 DDR3_0_DQ[61]
BH3 DDR3_0_CKE[3] BK27 VSS BL34 VSS
BH5 DDR3_0_CKE[1] BK28 VSS BL35 DDR3_0_DQ[63]
BH8 DDR3_0_MA[7] BK30 VSS BL37 VSS
BH11 DDR3_0_MA[0] BK31 VSS BL39 PCIE_TXN[15]
BH17 VCCDDR_0_1P5 BK32 DDR3_0_DQ[57] BL41 PCIE_TXP[13]
BH19 DDR3_0_CKB[2] BK35 DDR3_0_DQ[62] BL43 VSS
BH25 DDR3_0_ODT[2] BK36 VSS BL44 PCIE_TXN[11]
BH26 DDR3_0_CASB BK37 VSS BL46 PCIE_TXN[10]
BH32 VSS BK39 VSS BL48 PCIE_TXN[9]
BH34 VSS BK40 PCIE_TXN[14] BL50 PCIE_TXN[7]
BH41 VSS BK42 VSS BL52 PCIE_TXP[6]
BH42 PCIE_RXN[11] BK44 VSS BL53 PCIE_TXN[5]
BH49 PCIE_RXN[8] BK45 VSS BL55 PCIE_TXP[3]
BH50 VSS BK46 VSS BL57 PCIE_TXP[2]
BH57 PCIE_RXN[4] BK48 VSS BL59 PCIE_TXP[1]
BH58 PCIE_RXN[3] BK49 VSS BL61 PCIE_TXN[0]
BH60 VSS BK51 VSS BM1 VSS
BH62 VSS BK53 VSS BM3 VSS
BH64 PCIE_RXN[1] BK54 PCIE_TXN[4] BM5 VSS
BJ1 VSS BK56 VSS BM7 DDR3_0_MA[5]
BJ4 VCCDDR_0_1P5 BK57 VSS BM9 VCCDDR_0_1P5
BJ62 PCIE_RXP[2] BK58 VSS BM13 DDR3_0_REFN
BJ63 PCIE_RXP[1] BK60 PCIE_TXP[0] BM16 DDR3_0_DQ[44]
BJ66 VSS BK62 PCIE_RXN[2] BM18 DDR3_0_DQS[5]
BK1 VSS BK64 VSS BM22 VSS
BK3 DDR3_0_MON2N BK66 VSS BM25 DDR3_0_DQ[48]
BK5 DDR3_0_MON2P BL7 VCCDDR_0_1P5 BM27 DDR3_0_DQ[54]
BK6 VCCDDR_0_1P5 BL8 DDR3_0_MA[1] BM31 DDR3_0_DQ[60]
BK8 VSS BL10 DDR3_0_BS[1] BM34 DDR3_0_DQSB[7]
BK9 VCCDDR_0_1P5 BL12 DDR3_0_BS[0] BM36 DDR3_0_DQ[59]
BK10 VSS BL14 VSS BM40 PCIE_TXP[14]
BK12 VCCDDR_0_1P5 BL16 DDR3_0_DQ[40] BM43 PCIE_TXN[12]


BM45 VSS BP25 DDR3_0_DQ[49]
BM49 PCIE_TXN[8] BP28 DDR3_0_DQ[55]
BM52 PCIE_TXN[6] BP31 VSS
BM54 PCIE_TXP[4] BP34 DDR3_0_DQS[7]
BM58 PCIE_TXN[1] BP37 VSS
BM61 VSS BP40 VSS
BM62 VSS BP43 PCIE_TXP[12]
BM64 VSS BP46 VSS
BM66 VSS BP49 PCIE_TXP[8]
BN10 DDR3_0_MA[10] BP52 VSS
BN12 DDR3_0_REFP BP55 VSS
BN14 VSS BP58 VSS
BN17 DDR3_0_DQSB[5] BP59 VSS
BN19 DDR3_0_DQ[47] BP61 VSS
BN21 DDR3_0_DQ[43] BP62 VSS
BN23 DDR3_0_DQ[53] BP64 VSS
BN26 DDR3_0_DQS[6] BP66 VSS


BN28 DDR3_0_DQ[51] 
BN30 VSS 
BN32 DDR3_0_DQ[56] 
BN35 DDR3_0_DQ[58] 
BN37 VSS 
BN39 PCIE_TXP[15] 
BN41 PCIE_TXN[13] 
BN44 PCIE_TXP[11] 
BN46 PCIE_TXP[10] 
BN48 PCIE_TXP[9] 
BN50 PCIE_TXP[7] 
BN53 PCIE_TXP[5] 
BN55 PCIE_TXN[3] 
BN57 PCIE_TXN[2] 
BP1 VSS 
BP3 VSS 
BP5 VSS 
BP6 DDR3_0_MON1N 
BP8 DDR3_0_MON1P 
BP10 VSS 
BP13 VSS 
BP16 DDR3_0_DQ[45] 
BP19 DDR3_0_DQ[46] 
BP22 VSS
</pre>

<h1>DDR Memory 0</h1>
<pre id="DDR Memory 0">
DDR3_0_DQ[63:0], I/O, DDR, 64, null, null, VDDQ, DDR3 Data Bus: Memory read and write data. Data signal interface to the SDRAM data bus. These 64-bit signals have 8-byte lanes, and each byte lane has a corresponding strobe pair.
DDR3_0_MA[15:0], O, DDR, 16, null, null, VDDQ, DDR3 Memory Address: Provides multiplexed row and column address to memory. Provides the row address for active commands and the column address and Auto-Pre-charge bit for read/write commands to select one location out of the memory array in the respective bank. A10 is sampled during a Pre-charge command to determine whether the Pre-charge applies to one banK Ω (A10 LOW) or all banks (A10 HIGH). If only one banK Ω is to be pre-charged, the banK Ω is selected by BA0 - BA2. The address inputs also provide the op-code during MRS or EMRS commands.
DDR3_0_DQS[7:0], I/O, DDR, 8, null, null, VDDQ, DDR3 Data Strobes: During writes, driven by the CDV offset so as to be centered in the data phase. During reads, driven by memory devices edge-aligned with data. The following list matches the data strobe with the data bytes: (DQS_7: DQ[63:56] ....DQS_0: DQ[7:0]). The data strobes may be used in single-ended mode or paired with optional complementary signals DQS_B to provide differential-pair signaling to the system during both reads and writes. A control bit at EMR(1)[A10] enables or disables all complementary data strobe signals.
DDR3_0_DQSECC[0], I/O, DDR, 1, null, null, VDDQ, DDR3 ECC Strobe: Differential-pair output with read-data ECC, differential-pair input with write-data ECC. Edge-aligned with read-data ECC, centered in write-data ECC.
DDR3_0_DQSB[7:0], I/O, DDR, 8, null, null, VDDQ, DDR3 Data Strobes: During writes, driven by CDV offset so as to be centered in the data phase. During reads, driven by memory devices edge-aligned with data. The following list matches the data strobe with the data bytes: (DQS_7: DQ[63:56] ....DQS_0: DQ[7:0]). The data strobes may be used in single-ended mode or paired with optional complementary signals DQS_B to provide differential-pair signaling to the system during both reads and writes. A control bit at EMR(1)[A10] enables or disables all complementary data strobe signals.
DDR3_0_DQSBECC[0], I/O, DDR, 1, null, null, VDDQ, DDR3 ECC Strobe: Differential-pair output with read-data ECC, differential-pair input with write-data ECC. Edge-aligned with read-data ECC, centered in write-data ECC.
DDR3_0_CK[3:0], O, DDR, 4, null, null, VDDQ, DDR3 Differential Clock: All address and control input signals are sampled on the crossing of the positive edge of CK Ω and negative edge of CKB. Output (read) data is referenced to the crossings of CK Ω and CKB (both directions of crossing).
DDR3_0_CKB[3:0], O, DDR, 4, null, null, VDDQ, DDR3 Differential Clock: All address and control input signals are sampled on the crossing of the positive edge of CK Ω and negative edge of CKB. Output (read) data is referenced to the crossings of CK Ω and CKB (both directions of crossing).
DDR3_0_CKE[3:0], O, DDR, 4, null, null, VDDQ, DDR3 ClocK Ω Enable: (active high). CKE is used for power control of the DRAM devices. For the DRAM Devices: CKE HIGH activates, and CKE LOW deactivates, internal clocK Ω signals and device input buffers and output drivers. Taking CKE LOW provides Pre-charge Power Down and Self-Refresh operation (all banks idle) or Active Power Down (row Active in any bank). CKE is synchronous for a power down entry and exit, and for self-refresh entry. CKE is asynchronous for self-refresh exit. After VREF has become stable during the power-on and initialization sequence, it must be maintained for proper operation of the CKE receiver. For proper self-refresh entry and exit, VREF must be maintained to this input. CKE must be maintained HIGH throughout read and write accesses. Input buffers, excluding CK, CKB, ODT, and CKE are disabled during power down. Input buffers, excluding CKE, are disabled during self-refresh.
DDR3_0_CSB[3:0], O, DDR, 4, null, null, VDDQ, DDR3 Chip Select: (active low). These signals determine whether a command is valid in a given cycle for the devices connected to it. All commands are masked when CSB is registered HIGH. CSB provides for external RanK Ω selection on systems with multiple Ranks. CSB is considered part of the command code.
DDR3_0_ODT[3:0], O, DDR, 4, null, null, VDDQ, DDR3 On-Die Termination Enable: (active high). ODT (registered HIGH) enables termination resistance internal to the DDR device SDRAM. When the ODT feature is enabled, it is dynamically enabled for the receiver of the data. The SoC does this internally for read data returning from the DRAM devices. For write data to the DRAM devices, the M_ODT[] pins are asserted to enable ODT within the DRAM devices themselves. Because ODT consumes power, when the feature is enabled, it is control dynamically by the SoC. ODT impacts the DQ, DQS, and DM signals. The ODT pin is ignored by the DDR devices if the EMR(1) is programmed to disable ODT. One pin per rank.
DDR3_0_RASB, O, DDR, 1, null, null, VDDQ, DDR3 Row Address Strobe: (active low). Used with CASB and RASB (along with CSB) to define commands. RAS, CAS, and WE (along with CS) define the command being entered.
DDR3_0_CASB, O, DDR, 1, null, null, VDDQ, DDR3 Column Address Strobe: (active low). Used with CAS#, RAS#, and CS# to define commands. RAS, CAS, and WE (along with CS) define the command being entered.
DDR3_0_WEB, O, DDR, 1, null, null, VDDQ, DDR3 Write Enable: (active low). Used with CAS#, RAS#, and CS# to define commands. RAS, CAS, and WE (along with CS) define the command being entered.
DDR3_0_DRAM_PWROK, I, DDR, 1, null, null, VDDQ, DDR3 DRAM POWER OK. Active high signal indicates that the DDR PHY voltage (VDDR) is good.
DDR3_0_DRAMRSTB, O, DDR, 1, null, null, VDDQ, DDR3 DRAM Reset: (active low). Asynchronous output reset signal to DIMM and SDRAM devices. It is common to all ranks.
DDR3_0_VCCA_PWROK, I, DDR, 1, null, null, VDDQ, DDR3 Indication to the DDRIO that core well voltage is valid. This is connected to the SoC input COREPWROK Ω (except they are different voltages).
DDR3_0_VREF, I, DDR, 1, null, 100 1% PD, VDDQ, External resistor for internal voltage divider.
DDR3_0_ODTPU, I/O, DDR, 1, null, null, VDDQ, DDR3 Compensation Pad. Board trace + External Precision resistor. The resistor is pulled-down to VSS.
DDR3_0_BS[2:0], O, DDR, 3, null, null, VDDQ, DDR3 BanK Ω Select: Defines which banks are being addressed within each rank. BA0 - BA2 define to which banK Ω an Active, Read, Write or Pre-charge command is being applied (for 256 MB and 512 MB, BA2 is not applied). BanK Ω address also determines if the mode register or one of the extended mode registers is to be accessed during a MRS or EMRS command cycle.
DDR3_0_DQPU, I/O, DDR, 1, null, null, VDDQ, DDR3 Compensation Pad. Board trace + External Precision resistor. The resistor is pulled-down to VSS.
DDR3_0_CMDPU, I/O, DDR, 1, null, null, VDDQ, DDR3 Compensation Pad. Board trace + External Precision resistor. The resistor is pulled-down to VSS.
DDR3_0_MON1P, I/O, DDR, 1, null, null, VDDQ, DDR3 PLL Monitor Port1.
DDR3_0_MON1N, I/O, DDR, 1, null, null, VDDQ, DDR3 PLL Monitor Port1.
DDR3_0_MON2P, I/O, DDR, 1, null, null, VDDQ, DDR3 PLL Monitor Port2.
DDR3_0_MON2N, I/O, DDR, 1, null, null, VDDQ, DDR3 PLL Monitor Port2.
DDR3_0_REFP, I, DDR, 1, null, null, VDDQ, DDR3 ClocK Ω Reference: Differential-pair input. Used to provide clocking to the DDR PLL and PHY portion of the integrated memory controller. 100 MHz.
DDR3_0_REFN, I, DDR, 1, null, null, VDDQ, DDR3 ClocK Ω Reference: Differential-pair input. Used to provide clocking to the DDR PLL and PHY portion of the integrated memory controller. 100 MHz.
DDR3_0_DQECC[7:0], I/O, DDR, 8, null, null, VDDQ, DDR3 ECC Bus: Memory Error Correction Code driven along with read and write data.
</pre>
<h1>DDR Memory 1</h1>
<pre id="DDR Memory 1">
DDR3_1_DQ[63:0], I/O, DDR, 64, null, null, VDDQ, DDR3 Data Bus: Memory read and write data. Data signal interface to the SDRAM data bus. These 64-bit signals have 8-byte lanes, and each byte lane has a corresponding strobe pair.
DDR3_1_MA[15:0], O, DDR, 16, null, null, VDDQ, DDR3 Memory Address: Provides multiplexed row and column address to memory. Provides the row address for active commands and the column address and Auto-Pre-charge bit for read/write commands to select one location out of the memory array in the respective bank. A10 is sampled during a Pre-charge command to determine whether the Pre-charge applies to one banK Ω (A10 LOW) or all banks (A10 HIGH). If only one banK Ω is to be pre-charged, the banK Ω is selected by BA0 - BA2. The address inputs also provide the op-code during MRS or EMRS commands.
DDR3_1_DQS[7:0], I/O, DDR, 8, null, null, VDDQ, DDR3 Data Strobes: During writes, driven by the CDV offset so as to be centered in the data phase. During reads, driven by memory devices edge-aligned with data. The following list matches the data strobe with the data bytes: (DQS_7: DQ[63:56] ....DQS_0: DQ[7:0]). The data strobes may be used in single-ended mode or paired with optional complementary signals DQS_B to provide differential-pair signaling to the system during both reads and writes. A control bit at EMR(1)[A10] enables or disables all complementary data strobe signals.
DDR3_1_DQSECC[0], I/O, DDR, 1, null, null, VDDQ, DDR3 ECC Strobe: Differential-pair output with read-data ECC, differential-pair input with write-data ECC. Edge-aligned with read-data ECC, centered in write-data ECC.
DDR3_1_DQSB[7:0], I/O, DDR, 8, null, null, VDDQ, DDR3 Data Strobes: During writes, driven by CDV offset so as to be centered in the data phase. During reads, driven by memory devices edge-aligned with data. The following list matches the data strobe with the data bytes: (DQS_7: DQ[63:56] ....DQS_0: DQ[7:0]). The data strobes may be used in single-ended mode or paired with optional complementary signals DQS_B to provide differential-pair signaling to the system during both reads and writes. A control bit at EMR(1)[A10] enables or disables all complementary data strobe signals.
DDR3_1_DQSBECC[0], I/O, DDR, 1, null, null, VDDQ, DDR3 ECC Strobe: Differential-pair output with read-data ECC, differential-pair input with write-data ECC. Edge-aligned with read-data ECC, centered in write-data ECC.
DDR3_1_CK[3:0], O, DDR, 4, null, null, VDDQ, DDR3 Differential Clock: All address and control input signals are sampled on the crossing of the positive edge of CK Ω and negative edge of CKB. Output (read) data is referenced to the crossings of CK Ω and CKB (both directions of crossing).
DDR3_1_CKB[3:0], O, DDR, 4, null, null, VDDQ, DDR3 Differential Clock: All address and control input signals are sampled on the crossing of the positive edge of CK Ω and negative edge of CKB. Output (read) data is referenced to the crossings of CK Ω and CKB (both directions of crossing).
DDR3_1_CKE[3:0], O, DDR, 4, null, null, VDDQ, DDR3 ClocK Ω Enable: (active high). CKE is used for power control of the DRAM devices. For the DRAM Devices: CKE HIGH activates, and CKE LOW deactivates, internal clocK Ω signals and device input buffers and output drivers. Taking CKE LOW provides Pre-charge Power Down and Self-Refresh operation (all banks idle) or Active Power Down (row Active in any bank). CKE is synchronous for a power down entry and exit, and for self-refresh entry. CKE is asynchronous for self-refresh exit. After VREF has become stable during the power-on and initialization sequence, it must be maintained for proper operation of the CKE receiver. For proper self-refresh entry and exit, VREF must be maintained to this input. CKE must be maintained HIGH throughout read and write accesses. Input buffers, excluding CK, CKB, ODT, and CKE are disabled during power down. Input buffers, excluding CKE, are disabled during self-refresh.
DDR3_1_CSB[3:0], O, DDR, 4, null, null, VDDQ, DDR3 Chip Select: (active low). These signals determine whether a command is valid in a given cycle for the devices connected to it. All commands are masked when CSB is registered HIGH. CSB provides for external RanK Ω selection on systems with multiple Ranks. CSB is considered part of the command code.
DDR3_1_ODT[3:0], O, DDR, 4, null, null, VDDQ, DDR3 On-Die Termination Enable: (active high). ODT (registered HIGH) enables termination resistance internal to the DDR device SDRAM. When the ODT feature is enabled, it is dynamically enabled for the receiver of the data. The SoC does this internally for read data returning from the DRAM devices. For write data to the DRAM devices, the M_ODT[] pins are asserted to enable ODT within the DRAM devices themselves. Because ODT consumes power, when the feature is enabled, it is control dynamically by the SoC. ODT impacts the DQ, DQS, and DM signals. The ODT pin is ignored by the DDR devices if the EMR(1) is programmed to disable ODT. One pin per rank.
DDR3_1_RASB, O, DDR, 1, null, null, VDDQ, DDR3 Row Address Strobe: (active low). Used with CASB and RASB (along with CSB) to define commands. RAS, CAS, and WE (along with CS) define the command being entered.
DDR3_1_CASB, O, DDR, 1, null, null, VDDQ, DDR3 Column Address Strobe: (active low). Used with CAS#, RAS#, and CS# to define commands. RAS, CAS, and WE (along with CS) define the command being entered.
DDR3_1_WEB, O, DDR, 1, null, null, VDDQ, DDR3 Write Enable: (active low). Used with CAS#, RAS#, and CS# to define commands. RAS, CAS, and WE (along with CS) define the command being entered.
DDR3_1_DRAM_PWROK, I, DDR, 1, null, null, VDDQ, DDR3 DRAM POWER OK. Active high signal indicates that the DDR PHY voltage (VDDR) is good.
DDR3_1_DRAMRSTB, O, DDR, 1, null, null, VDDQ, DDR3 DRAM Reset: (active low). Asynchronous output reset signal to DIMM and SDRAM devices. It is common to all ranks.
DDR3_1_VCCA_PWROK, I, DDR, 1, null, null, VDDQ, DDR3 Indication to the DDRIO that core well voltage is valid. This is connected to the SoC input COREPWROK Ω (except they are different voltages).
DDR3_1_VREF, I, DDR, 1, null, 100 1% PD, VDDQ, External resistor for internal voltage divider.
DDR3_1_ODTPU, I/O, DDR, 1, null, null, VDDQ, DDR3 Compensation Pad. Board trace + External Precision resistor. The resistor is pulled-down to VSS.
DDR3_1_BS[2:0], O, DDR, 3, null, null, VDDQ, DDR3 BanK Ω Select: Defines which banks are being addressed within each rank. BA0 - BA2 define to which banK Ω an Active, Read, Write or Pre-charge command is being applied (for 256 MB and 512 MB, BA2 is not applied). BanK Ω address also determines if the mode register or one of the extended mode registers is to be accessed during a MRS or EMRS command cycle.
DDR3_1_DQPU, I/O, DDR, 1, null, null, VDDQ, DDR3 Compensation Pad. Board trace + External Precision resistor. The resistor is pulled-down to VSS.
DDR3_1_CMDPU, I/O, DDR, 1, null, null, VDDQ, DDR3 Compensation Pad. Board trace + External Precision resistor. The resistor is pulled-down to VSS.
DDR3_1_MON1P, I/O, DDR, 1, null, null, VDDQ, DDR3 PLL Monitor Port1.
DDR3_1_MON1N, I/O, DDR, 1, null, null, VDDQ, DDR3 PLL Monitor Port1.
DDR3_1_MON2P, I/O, DDR, 1, null, null, VDDQ, DDR3 PLL Monitor Port2.
DDR3_1_MON2N, I/O, DDR, 1, null, null, VDDQ, DDR3 PLL Monitor Port2.
DDR3_1_REFP, I, DDR, 1, null, null, VDDQ, DDR3 ClocK Ω Reference: Differential-pair input. Used to provide clocking to the DDR PLL and PHY portion of the integrated memory controller. 100 MHz.
DDR3_1_REFN, I, DDR, 1, null, null, VDDQ, DDR3 ClocK Ω Reference: Differential-pair input. Used to provide clocking to the DDR PLL and PHY portion of the integrated memory controller. 100 MHz.
DDR3_1_DQECC[7:0], I/O, DDR, 8, null, null, VDDQ, DDR3 ECC Bus: Memory Error Correction Code driven along with read and write data.
</pre>
<h1>Thermal Signals</h1>
<pre id="Thermal Signals">
THERMTRIP_N, O OD, CMOS_V1P0_OD, 1, null, EXT PU, V1P0S, Catastrophic Thermal Trip: When low, this signal indicates that a thermal trip from the processor occurred and has reached an operating temperature that may damage the part.
PROCHOT_B, I/O OD, CMOS_V1P0_OD, 1, 2K Ω PU, EXT PU, V1P0S, Processor Hot: PROCHOT_B goes active when the SoC temperature monitoring sensor(s) detects that the SoC has reached its maximum safe operating temperature. This indicates that the SoC Thermal Control Circuit (TCC) has been activated, if enabled. This signal can also be driven to the processor to activate the TCC. The platform board must ignore this SoC output signal while PMU_PLTRST_B (active-low SoC output) is asserted.
MEMHOT_B, I, CMOS_V1P0, 1, 2K Ω PU, null, V1P0S, Memory Hot: Input from the platform to indicate a memory overheating scenario. The active low signal causes the SoC to perform memory throttling in an attempt to cool the memory. The platform board must ignore this SoC output signal while PMU_PLTRST_B (active-low SoC output) is asserted.
</pre>
<h1>SVID Signals</h1>
<pre id="SVID Signals">
SVID_ALERT_B, I, CMOS_V1P0, 1, 2K Ω PU, null, V1P0S, SVID Alert (Serial Voltage Identification Alert): (active low). Used by VR to signal that the prior request has not reached the requested operating point.
SVID_DATA, I/O OD, CMOS_V1P0_OD, 1, 2K Ω PU, null, V1P0S, SVID Data (Serial Voltage Identification Data): Bi-Directional signal. Used as data communication interface between the SoC and VR.
SVID_CLK, O OD, CMOS_V1P0_OD, 1, 2K Ω PU, null, V1P0S, SVID ClocK Ω (Serial Voltage Identification Clock): The SoC and VR use this clocK Ω for communication on the SVID Data bus. SoC SVID requests are driven out on SVID Data with this clocK Ω and are registered in the VR using this for the clock. When the VR responds, it also uses this clocK Ω to drive the data.
</pre>
<h1>Misc Signals</h1>
<pre id="Misc Signals">
NMI/GPIOS_0, I, CMOS_V3P3, 1, 20K Ω PD, null, V3P3S, NMI: This is an NMI event indication to iLB. When operating as NMI event indication pin function (selected via the NMI SMI Event Native GPIO Enable soft strap), the pin is a push-pull. If the NMI interface is not used, the signals can be used as GPIO Port 0.
ERROR2_B/GPIOS_1, O, CMOS_V3P3, 1, null, null, V3P3S, Root port error collector output. The platform board must ignore this SoC output signal while PMU_PLTRST_B (active-low SoC output) is asserted.If the ERROR2_B interface is not used, the signals can be used as GPIO Port 1.
ERROR1_B/GPIOS_2, O, CMOS_V3P3, 1, null, null, V3P3S, Root port error collector output. The platform board must ignore this SoC output signal while PMU_PLTRST_B (active-low SoC output) is asserted. If the ERROR1_B interface is not used, the signals can be used as GPIO Port 2.
ERROR0_B/GPIOS_3, O, CMOS_V3P3, 1, null, null, V3P3S, Root port error collector output. The platform board must ignore this SoC output signal while PMU_PLTRST_B (active-low SoC output) is asserted. If the ERROR0_B interface is not used, the signals can be used as GPIO Port 3.
IERR_B/GPIOS_4, O, CMOS_V3P3, 1, null, null, V3P3S, Internal Error. Catastrophic error. Requires immediate system shut down. During power-up, IERR_B is valid after the PMU_PLTRST_B (Platform Reset) signal is deasserted by the SoC. Before the Platform Reset is deasserted, the signal may be unstable and falsely signal an internal error. If the IERR_B interface is not used, the signals can be used as GPIO Port 4.
MCERR_B/GPIOS_5, O, CMOS_V3P3, 1, null, null, V3P3S, Machine ChecK Ω Error. Fatal uncorrectable error. During power-up, MCERR_B is valid after the PMU_PLTRST_B (Platform Reset) signal is deasserted by the SoC. Before the Platform Reset is deasserted, the signal may be unstable and falsely signal a machine checK Ω error. If the MCERR_B interface is not used, the signals can be used as GPIO Port 5.
UART1_RXD/GPIOS_6, I, CMOS_V3P3, 1, 20K Ω PD, null, V3P3S, UART Port 1 Serial Data Input: Serial data input from the device pin to the receive port for UART port 1. If the UART1_RXD interface is not used, the signals can be used as GPIO Port 6.
UART1_TXD/GPIOS_7, O, CMOS_V3P3, 1, null, null, V3P3S, UART Port 1 Serial Data Output: Serial data output to the communication peripheral/modem or data set for UART port 1. If the UART1_TXD interface is not used, the signals can be used as GPIO Port 7.
SMB_CLK0/GPIOS_8, I/O OD, CMOS_V3P3_OD, 1, 20K Ω PU, EXT PU, V3P3S, Legacy SMBus ClocK Ω - Port 0. External pull-up required. If the SMB_CLK0 interface is not used, the signal can be used as GPIO Port 8.
SMB_DATA0/GPIOS_9, I/O OD, CMOS_V3P3_OD, 1, 20K Ω PU, EXT PU, V3P3S, Legacy SMBus Data - Port 0. External pull-up required. If the SMB_DATA0 interface is not used, the signal can be used as GPIO Port 9.
SMBALRT_N0/GPIOS_10, I/O OD, CMOS_V3P3_OD, 1, 20K Ω PU, EXT PU, V3P3S, Legacy SMBus Alert - Port 0. External pull-up required. If the SMBALRT_N0 interface is not used, the signal can be used as GPIO Port 10.
SMB_DATA1/GPIOS_11, I/O OD, CMOS_V3P3_OD, 1, 20K Ω PU, EXT PU, V3P3S, IOSF SMBus Data - Port 1. External pull-up required. If the SMB_DATA1 interface is not used, the signal can be used as GPIO Port 11.
SMB_CLK1/GPIOS_12/SPKR, I/O OD, CMOS_V3P3_OD, 1, 20K Ω PU, EXT PU, V3P3S, IOSF SMBus ClocK Ω - Port 1. External pull-up required. If the SMB_CLK1 interface is not used, the signal can be used SPKR or can be used as GPIO Port 12.
SMB_DATA2/GPIOS_13/UART0_RXD, I/O OD, CMOS_V3P3_OD, 1, 20K Ω PU, EXT PU, V3P3S, PECI SMBus ClocK Ω - Port 2. External pull-up required. If the SMB_CLK2 interface is not used, the signal can also be used as UART0_TXD or can be used as GPIO Port 14
SMB_CLK2/GPIOS_14/UART0_TXD, I/O OD, CMOS_V3P3_OD, 1, 20K Ω PU, EXT PU, V3P3S, PECI SMBus ClocK Ω - Port 2. External pull-up required. If the SMB_CLK2 interface is not used, the signal can also be used as UART0_TXD or can be used as GPIO Port 14
</pre>
<h1>SATA2 Signals</h1>
<pre id="SATA2 Signals">
SATA_GP0/GPIOS_15, I, CMOS_V3P3, 1, 20K Ω PU, null, V3P3S, Serial ATA 0 General Purpose: This is an input pin which can be configured as an interlocK Ω switch or as a general purpose I/O depending on the platform. When used as an interlocK Ω switch status indication, this signal is driven to 0 to indicate that the switch is closed and to 1 to indicate that the switch is open. If the SATA_GP0 interface is not used, the signals can be used as GPIO Port 15.
SATA_LEDN/GPIOS_16, O OD, CMOS_V3P3_OD, 1, null, EXT PU, V3P3S, Serial ATA LED: This is an open-collector output pin driven during SATA command activity. It is to be connected to external circuitry that can provide the current to drive a platform LED. When active, the LED is on. When tri- stated, the LED is off. An external pull-up resistor is required. If the SATA_LEDN interface is not used, the signals can be used as GPIO Port 16.
SATA_TXP[3:0], O, LV DIFF, 4, null, null, V1P0S, Serial ATA Ports 3:0 Differential Transmit Pairs: Ports 3:0 3 Gb/s and 1.5 Gb/s.
SATA_TXN[3:0], O, LV DIFF, 4, null, null, V1P0S, Serial ATA Ports 3:0 Differential Transmit Pairs: Ports 3:0 3 Gb/s and 1.5 Gb/s.
SATA_RXP[3:0], I, LV DIFF, 4, null, null, V1P0S, Serial ATA Ports 3:0 Differential Transmit Pairs: Ports 3:0 3 Gb/s and 1.5 Gb/s.
SATA_RXN[3:0], I, LV DIFF, 4, null, null, V1P0S, Serial ATA Ports 3:0 Differential Transmit Pairs: Ports 3:0 3 Gb/s and 1.5 Gb/s.
SATA_REFCLKP, I, LV DIFF, 1, null, null, V1P0S, Serial ATA 100 MHz Differential Clock: Reference clocK Ω 100 MHz differential signal from a clocK Ω chip. If unused, tie to ground through a 10 kΩ resistor.
SATA_REFCLKN, I, LV DIFF, 1, null, null, V1P0S, Serial ATA 100 MHz Differential Clock: Reference clocK Ω 100 MHz differential signal from a clocK Ω chip. If unused, tie to ground through a 10 kΩ resistor.
SATA_OBSP, O, Analog, 1, null, null, V1P0S, SATA RCOMP: Connect the SATA_OBSP pin to the SATA_OBSN pin using a 402-Ω ±1% resistor. 
SATA_OBSN, O, Analog, 1, null, null, V1P0S, SATA RCOMP: Connect the SATA_OBSP pin to the SATA_OBSN pin using a 402-Ω ±1% resistor.
</pre>
<h1>SATA3 Signals</h1>
<pre id="SATA3 Signals">
SATA3_GP0/GPIOS_17, I, CMOS_V3P3, 1, 20K Ω PU, null, V3P3S, Serial ATA 0 General Purpose: This is an input pin which can be configured as an interlocK Ω switch or as a general purpose I/O depending on the platform. When used as an interlocK Ω switch status indication, this signal is driven to 0 to indicate that the switch is closed and to 1 to indicate that the switch is open. If the SATA3_GP0 interface is not used, the signals can be used as GPIO Port 17.
SATA3_LEDN/GPIOS_18, O OD, CMOS_V3P3_OD, 1, null, EXT PU, V3P3S, Serial ATA LED: This is an open-collector output pin driven during SATA command activity. It is to be connected to external circuitry that can provide the current to drive a platform LED. When active, the LED is on. When tri- stated, the LED is off. An external pull-up resistor is required. If SATA3_LEDN interface is not used, the signals can be used as GPIO Port 18.
SATA3_TXP[1:0], O, LV DIFF, 2, null, null, V1P0S, Serial ATA Ports 1:0 Differential Transmit Pairs: Ports 1:0 support up to 6 Gb/s.
SATA3_TXN[1:0], O, LV DIFF, 2, null, null, V1P0S, Serial ATA Ports 1:0 Differential Transmit Pairs: Ports 1:0 support up to 6 Gb/s.
SATA3_RXP[1:0], I, LV DIFF, 2, null, null, V1P0S, Serial ATA Ports 1:0 Differential Transmit Pairs: Ports 1:0 support up to 6 Gb/s.
SATA3_RXN[1:0], I, LV DIFF, 2, null, null, V1P0S, Serial ATA Ports 1:0 Differential Transmit Pairs: Ports 1:0 support up to 6 Gb/s.
SATA3_REFCLKP, I, LV DIFF, 1, null, null, V1P0S, Serial ATA 100 MHz Differential Clock: Reference clocK Ω 100 MHz differential signal from a clocK Ω chip. If unused, tie to ground through a 10 kΩ resistor.
SATA3_REFCLKN, I, LV DIFF, 1, null, null, V1P0S, Serial ATA 100 MHz Differential Clock: Reference clocK Ω 100 MHz differential signal from a clocK Ω chip. If unused, tie to ground through a 10 kΩ resistor.
SATA3_OBSP, O, Analog, 1, null, null, V1P0S, SATA3 RCOMP: Connect the SATA3_OBSP pin to the SATA3_OBSN pin using a 402-Ω ±1% resistor. 
SATA3_OBSN, O, Analog, 1, null, null, V1P0S, SATA3 RCOMP: Connect the SATA3_OBSP pin to the SATA3_OBSN pin using a 402-Ω ±1% resistor.
</pre>
<h1>PCIe Signals</h1>
<pre id="PCIe Signals">
FLEX_CLK_SE0/GPIOS_19, O, CMOS_V3P3, 1, null, null, V3P3S, Single-ended, flexible, general-purpose, 25-MHz clocK Ω output. Can be programmed to be 33 MHz or disabled using the CCU Dividers Control Register (DIV_CTRL) located at sideband register Port 40h, offset 0Ch. If the FLEX_CLK_SE0 interface is not used, the signals can be used as GPIO Port 19.
FLEX_CLK_SE1/GPIOS_20, O, CMOS_V3P3, 1, null, null, V3P3S, Single-ended, flexible, general-purpose, 25-MHz clocK Ω output. Can be programmed to be 33 MHz or disabled using the CCU Dividers Control Register (DIV_CTRL) located at sideband register Port 40h, offset 0Ch. If the FLEX_CLK_SE1 interface is not used, the signals can be used as GPIO Port 20.
PCIE_TXP[15:0], O, LV DIFF, 16, null, null, V1P0S, PCI Express* Transmit: Differential-pair output. 2.5GT/s and 5.0GT/s data rates supported.
PCIE_TXN[15:0], O, LV DIFF, 16, null, null, V1P0S, PCI Express* Transmit: Differential-pair output. 2.5GT/s and 5.0GT/s data rates supported.
PCIE_RXP[15:0], I, LV DIFF, 16, null, null, V1P0S, PCI Express Receive: Differential-pair input. 2.5GT/s and 5.0GT/s data rates supported.
PCIE_RXN[15:0], I, LV DIFF, 16, null, null, V1P0S, PCI Express Receive: Differential-pair input. 2.5GT/s and 5.0GT/s data rates supported.
PCIE_REFCLKN, I, LV DIFF, 1, null, null, V1P0S, PCI Express Reference Clock: Differential-pair input 100 MHz. PCIe* PLL Differential reference clocK Ω for PCIe PLL.
PCIE_REFCLKP, I, LV DIFF, 1, null, null, V1P0S, PCI Express Reference Clock: Differential-pair input 100 MHz. PCIe* PLL Differential reference clocK Ω for PCIe PLL.
PCIE_OBSP, O, Analog, 1, null, null, V1P0S, PCIE RCOMP: Connect the PCIE_OBSP pin to the PCIE_OBSN pin using a 402-Ω ±1% resistor. 
PCIE_OBSN, O, Analog, 1, null, null, V1P0S, PCIE RCOMP: Connect the PCIE_OBSP pin to the PCIE_OBSN pin using a 402-Ω ±1% resistor.
</pre>
<h1>GbE, SMBus, and NC-SI Signals</h1>
<pre id="GbE SMBus NC-SI Signals">
GBE_TXP[3:0], O, LV DIFF, 4, null, null, V1P0A, SerDes/SGMII Serial Data output Port: Differential SGMII/SerDes Transmit interface.
GBE_TXN[3:0], O, LV DIFF, 4, null, null, V1P0A, SerDes/SGMII Serial Data output Port: Differential SGMII/SerDes Transmit interface.
GBE_RXP[3:0], I, LV DIFF, 4, null, null, V1P0A, SerDes/SGMII Serial Data input Port: Differential SGMII/ SerDes Receive interface.
GBE_RXN[3:0], I, LV DIFF, 4, null, null, V1P0A, SerDes/SGMII Serial Data input Port: Differential SGMII/ SerDes Receive interface.
GBE_REFCLKP, I, LV DIFF, 1, null, null, V1P0A, GbE 100 MHz differential clocK Ω with 100 ppm maximum jitter. External SerDes/SGMII differential 100 MHz reference clocK Ω from an external generator. This clocK Ω must be powered from the Suspend (SUS) power well. When the device is enabled for 2.5-GbE operation, the standard 100- MHz reference clocK Ω must be replaced with a 125-MHz reference clock.
GBE_REFCLKN, I, LV DIFF, 1, null, null, V1P0A, GbE 100 MHz differential clocK Ω with 100 ppm maximum jitter. External SerDes/SGMII differential 100 MHz reference clocK Ω from an external generator. This clocK Ω must be powered from the Suspend (SUS) power well. When the device is enabled for 2.5-GbE operation, the standard 100- MHz reference clocK Ω must be replaced with a 125-MHz reference clock.
GBE_OBSP, O, Analog, 1, null, null, V1P0A, GBE RCOMP: Connect the GBE_OBSP pin to the GBE_OBSN pin using a 402-Ω ±1% resistor.
GBE_OBSN, O, Analog, 1, null, null, V1P0A, GBE RCOMP: Connect the GBE_OBSP pin to the GBE_OBSN pin using a 402-Ω ±1% resistor.
GBE_SMBD/NCSI_TX_EN, I/O OD,CMOS_V3P3_OD, 1, 20K Ω PU, EXT PU, V3P3A, GbE SMBus Clock. One clocK Ω pulse is generated for each data bit transferred. An external pull-up resistor required. Resistor value is calculated based on the bus load. (Refer to the Platform Design Guide). If the GBE_SMBD interface is not used, the signals can be used as NCSI_TX_EN Transmit Enable (input). Note: If not used, have an external pull-down resistor.
GBE_SMBCLK/NCSI_CLK_IN, I/O OD,CMOS_V3P3_OD, 1, 20K Ω PU, EXT PU, V3P3A, GbE SMBus Clock. One clocK Ω pulse is generated for each data bit transferred. An external pull-up resistor required. If the GBE_SMBCLK Ω interface is not used, the signals can be used as the NCSI_CLK_IN signal. As an input signal, the NCSI_CLK_IN must be connected to the 50-MHz NC-SI REF_CLK Ω generator on the platform board. This same signal pin can be programmed to provide the 50-MHz NC-SI REF_CLK Ω for the NC-SI devices on the platform board including the SoC. If so programmed, the NCSI_CLK_IN pin also functions as the “NCSI_CLK_OUT” of the SoC. Note: If not used, have an external pull-down resistor. Also, this clocK Ω is in addition to and separate from the XTAL clock.
GBE_SMBALRT_N/NCSI_CRS_DV, I/O OD,CMOS_V3P3_OD, 1, 20K Ω PU, EXT PU, V3P3A, GbE SMBus Alert. Acts as an interrupt of a slave device on SMBus. External pull-up resistor required. If the GBE_SMBALRT_N interface is not used, the signals can be used as NCSI_CRS_DV Carrier Sense/Receive Data Valid (CRS/DV).
GBE_SDP0_0/GPIO_SUS17, I/O,CMOS_V3P3, 1, 20K Ω PU, null, V3P3A, GbE Port 0 SW Defined Pin 0: The SDP pins are reserved pins that are software programmable write/read input/output capability. These default to inputs upon power- up, but may have their direction and output values defined in the EEPROM. The SDP bits may be mapped to the General Purpose Interrupt bits when configured as inputs. The SDP0_0 pin can be used as a watchdog output indication. If the GBE_SDP0_0 interface is not used, the signal can be used as GPIO SUS Port 17.
GBE_SDP0_1/GPIO_SUS18/NCSI_ARB_IN, I/O,CMOS_V3P3, 1, 20K Ω PU, null, V3P3A, GbE Port 0 SW Defined Pin1: The SDP pins are reserved pins that are software programmable write/read input/output capability. These default to inputs upon power- up, but may have their direction and output values defined in the EEPROM. The SDP bits may be mapped to the General Purpose Interrupt bits when configured as inputs. The SDP0_1 pin can be used as a watchdog output indication. The SDP0_1 pin can be used as a strapping option to disable PCIe* Function 0. In this case it is latched at the rising edge of PE_RST# or In-Band PCIe Reset. If GBE_SDP0_1 the interface is not used, the signal can be used as GPIO SUS Port 18. If none of the above functions are used, the signal can be used as NCSI_ARB_IN Arbitration Input.
GBE_LED0/GPIO_SUS19, O, CMOS_V3P3, 1, null, null, V3P3A, GBE_LED[3:0] Programming: 0000: Port 0 linK Ω up 0001: Port 1 linK Ω up 0010: Port 2 linK Ω up 0011: Port 3 linK Ω up 0100: Port 0 activity 0101: Port 1 activity 0110: Port 2 activity 0111: Port 3 activity 1000: Ports 0-3 “linK Ω up” 1001: Ports 0-1 “linK Ω up” 1010: Ports 0-3 activity 1011: Ports 0-1 activity If the GBE_LED[3:0] interface is not used, the signals can be used as GPIO SUS Port [22:19].
GBE_LED1/GPIO_SUS20, O, CMOS_V3P3, 1, null, null, V3P3A, GBE_LED[3:0] Programming: 0000: Port 0 linK Ω up 0001: Port 1 linK Ω up 0010: Port 2 linK Ω up 0011: Port 3 linK Ω up 0100: Port 0 activity 0101: Port 1 activity 0110: Port 2 activity 0111: Port 3 activity 1000: Ports 0-3 “linK Ω up” 1001: Ports 0-1 “linK Ω up” 1010: Ports 0-3 activity 1011: Ports 0-1 activity If the GBE_LED[3:0] interface is not used, the signals can be used as GPIO SUS Port [22:19].
GBE_LED2/GPIO_SUS21, O, CMOS_V3P3, 1, null, null, V3P3A, GBE_LED[3:0] Programming: 0000: Port 0 linK Ω up 0001: Port 1 linK Ω up 0010: Port 2 linK Ω up 0011: Port 3 linK Ω up 0100: Port 0 activity 0101: Port 1 activity 0110: Port 2 activity 0111: Port 3 activity 1000: Ports 0-3 “linK Ω up” 1001: Ports 0-1 “linK Ω up” 1010: Ports 0-3 activity 1011: Ports 0-1 activity If the GBE_LED[3:0] interface is not used, the signals can be used as GPIO SUS Port [22:19].
GBE_LED3/GPIO_SUS22, O, CMOS_V3P3, 1, null, null, V3P3A, GBE_LED[3:0] Programming: 0000: Port 0 linK Ω up 0001: Port 1 linK Ω up 0010: Port 2 linK Ω up 0011: Port 3 linK Ω up 0100: Port 0 activity 0101: Port 1 activity 0110: Port 2 activity 0111: Port 3 activity 1000: Ports 0-3 “linK Ω up” 1001: Ports 0-1 “linK Ω up” 1010: Ports 0-3 activity 1011: Ports 0-1 activity If the GBE_LED[3:0] interface is not used, the signals can be used as GPIO SUS Port [22:19].
NCSI_RXD1/GPIO_SUS23, O, CMOS_V3P3, 1, null, null, V3P3A, NC-SI Receive Data 1. Data signal to the Manageability Controller (MC). Note: NCSI_RXD1 is also a sampled pin strap that defines whether or not the GBE needs power when the system is in S5 state. Settings in the EEPROM will either enable or disable the WOL feature. Different than previous generations of WOL implementations, the driver has no control of this behavior. Refer to Section 16.2, “Pin- Based (Hard) Straps” on page 357.
GBE_MDIO0_I2C_CLK/GPIO_SUS24, I/O OD, CMOS_V3P3_OD, 1, 20K Ω PU, EXT PU, V3P3A, Gigabit Ethernet Controller Management Channel 0 ClocK Ω (out): Serial clocK Ω for the management channel. Can also be configured to SFP/I2C (OD) Clock. If the GBE_MDIO0_I2C_CLK Ω interface is not used, the signal can be used as GPIO SUS Port 24.
GBE_MDIO0_I2C_DATA/GPIO_SUS25, I/O OD, CMOS_V3P3_OD, 1, 20K Ω PU, EXT PU, V3P3A, Gigabit Ethernet Controller Management Channel 0 Data (T/S): Serial data for the management channel. Can also be configure to SFP/I2C (OD) data. If the GBE_MDIO1_I2C_DATA interface is not used, the signal can be used as GPIO SUS Port 25.
GBE_MDIO1_I2C_CLK/GPIO_SUS26/NCSI_TXD1, I/O OD, CMOS_V3P3_OD, 1, 20K Ω PU, EXT PU, V3P3A, Gigabit Ethernet Controller Management Channel 1 ClocK Ω (out): Serial clocK Ω for the management channel. Can also be configure to SFP/I2C (OD) Clock. If the GBE_MDIO1_I2C_CLK Ω interface is not used, the signal can be used as GPIO SUS Port 26. If none of the above functions are used, the signal can be used as NCSI_TXD1 Transmit Data 1. Data signals from the MC. Note: If not used, have an external pull-up resistor.
GBE_MDIO1_I2C_DATA/GPIO_SUS27/NCSI_TXD0, I/O OD, CMOS_V3P3_OD, 1, 20K Ω PU, EXT PU, V3P3A, Gigabit Ethernet Controller Management Channel 1 Data (T/S): Serial data for the management channel. Can also be configured to SFP/I2C (OD) data. If the GBE_MDIO1_I2C_DATA interface is not used, the signal can be used as GPIO SUS Port 27. If none of the above functions are used, the signal can be used as NCSI_TXD0 Transmit Data 0. Data signals from the MC. Note: If not used, have an external pull-up resistor.
GPIO_SUS1/NCSI_RXD0, I/O, CMOS_V3P3, 1, 20K Ω PU, null, V3P3A, SUS Well GPIO_1: General purpose Customer I/O. If GPIO_SUS1 is not used, the signal can be used as NCSI_RXD0 Receive Data 0 signal to the Manageability Controller (MC). This pin is also a pin-strap input. If sensed low, the 2.5-GbE capability, if available, is disabled. This pin must be sampled high for the 2.5-GbE capability to function. This pin is temporarily pulled- down internally during the sample period. An external pull-up resistor is needed during the sample period to enable 2.5 GbE. Refer to Section 16.2, “Pin-Based (Hard) Straps” on page 357.
NCSI_ARB_OUT/STRAP_NCSI_EN/Y59_RSVD, O, CMOS_V3P3, 1, null, null, V3P3A, NC-SI hardware arbitration token output pin. Note: This pin is also a hard pin strap. When it is a logic high at power- up, it indicates the NC-SI interface is to be used rather than the GBE_SMBus. Refer to Section 16.2, “Pin-Based (Hard) Straps” on page 357.
</pre>
<h1>GbE EEPROM Signals</h1>
<pre id="GbE EEPROM Signals">
GBE_EE_DI/GPIO_SUS13, O, CMOS_V3P3, 1, null, null, V3P3A, GbE EEPROM Data Input: Data is output to EEPROM. If the GBE_EE_DI interface is not used, the signal can be used as GPIO SUS Port 13.
GBE_EE_DO/GPIO_SUS14, I, CMOS_V3P3, 1, 20K Ω PU, null, V3P3A, GbE EEPROM Data Output: Data is input from EEPROM. If the GBE_EE_DO interface is not used, the signal can be used as GPIO SUS Port 14.
GBE_EE_SK/GPIO_SUS15, O, CMOS_V3P3, 1, null, null, V3P3A, GbE EEPROM Serial Clock: Serial clocK Ω output to EEPROM Operates at ~2 MHz. If the GBE_EE_SK Ω interface is not used, the signal can be used as GPIO SUS Port 15.
GBE_EE_CS_N/GPIO_SUS16, O, CMOS_V3P3, 1, null, null, V3P3A, GbE EEPROM Chip Select: Chip select Output to EEPROM. If the GBE_EE_CS_N interface is not used, the signal can be used as GPIO SUS Port 16.
</pre>
<h1>LPC Interface Signals</h1>
<pre id="LPC Interface Signals">
LPC_AD0, I/O, CMOS_V3P3, 1, 20K Ω PU, null, V3P3S, LPC Address/Data: Multiplexed Command, Address, Data.
LPC_AD1, I/O, CMOS_V3P3, 1, 20K Ω PU, null, V3P3S, LPC Address/Data: Multiplexed Command, Address, Data.
LPC_AD2, I/O, CMOS_V3P3, 1, 20K Ω PU, null, V3P3S, LPC Address/Data: Multiplexed Command, Address, Data.
LPC_AD3, I/O, CMOS_V3P3, 1, 20K Ω PU, null, V3P3S, LPC Address/Data: Multiplexed Command, Address, Data.
LPC_FRAMEB, O, CMOS_V3P3, 1, null, null, V3P3S, LPC Frame: (active low). Output signal that indicates the start of an LPC cycle or an abort. Note: The LPC controller does not implement DMA or bus mastering cycles.
LPC_CLKOUT0, O, CMOS_V3P3, 1, null, null, V3P3S, LPC Clock: These signals are the clocks driven by the processor to the LPC devices. Each clocK Ω can support up to two loads. Note: If the primary boot device is connected via the LPC interface, it should use LPC_CLKOUT[0]. Using the LPC interface for the boot device is not supported at this time and may not ever be supported by this Intel product. Only use the SPI interface for boot device connection.
LPC_CLKOUT1, O, CMOS_V3P3, 1, null, null, V3P3S, LPC Clock: These signals are the clocks driven by the processor to the LPC devices. Each clocK Ω can support up to two loads. Note: If the primary boot device is connected via the LPC interface, it uses LPC_CLKOUT[0]. Using the LPC interface for the boot device is not supported at this time and may not ever be supported by this Intel product. Only use the SPI interface for boot device connection.
LPC_CLKRUNB, I/O OD, CMOS_V3P3_OD, 1, null, EXT PU, V3P3S, ClocK Ω Run: (active low). Bi- directional signal that gates the operation of the LPC_CLKOUTx. Once an interrupt sequence has started, LPC_CLKRUN_B remains asserted to allow the LPC_CLKOUTx to run.
ILB_SERIRQ/GPIOS_29, I/O, CMOS_V3P3, 1, 20K Ω PU, null, V3P3S, Serial Interrupt Request: This pin conveys the serial interrupt protocol. If the ILB_SERIRQ interface is not used, the signals can be used as GPIO Port 29.
</pre>
<h1>RTC Well Signals</h1>
<pre id="RTC Well Signals">
RTEST_B, I, CMOS_V3P3, 1, null, EXT RC Circuit, VRTC3P0, RTC Battery Test: Active-low signal. An external RC circuit creates a time delay for the signal such that it goes high sometime after the battery voltage is valid. The RC time delay must be in the 10-20 ms range. This allows the SoC to detect when a new battery has been installed. This signal is internally asserted after the suspend power is up if the coin cell battery is weak. When active, this signal also resets some bits in the RTC well that are otherwise not reset by PLTRST_B, or SRTCRST_B. Note: This signal may also be used for debug purposes, as part of an XDP port. Unless entering a test mode, the RTEST_B input must always be high when all other non-RTC power planes are on. This signal is in the RTC power well. The time delay parameters are provided in Chapter 7, “SoC Reset and Power Supply Sequences.”
RSMRST_B, I, CMOS_V3P3, 1, null, EXT PU, VRTC3P0, Resume Well Reset: (active low). Input asserted by the External Circuitry (EC) to reset the registers and components in the SUS power well. An external RC circuit is required to ensure that the SUS power well voltage is valid before the deassertion of the RSMRST_B signal.
COREPWROK, I, CMOS_V3P3, 1, null, null, VRTC3P0, Core Power OK. Input asserted by the External Circuitry (EC) to indicate on that the power supplied to the core is stable. PWROK Ω can be driven asynchronously. The EC typically uses PWROK Ω to produce the PERST_B signal on the PCI Express* interfaces. The power associated with the PCI Express circuitry needs to be valid for at least 99 ms before COREPWROK Ω assertion to comply with the PCI Express 100-ms requirement for system reset deassertion.
SRTCRST_B, I, CMOS_V3P3, 1, null, EXT RC Circuit, VRTC3P0, RTC Well Secondary Reset: (active low). Normally held high. Can be driven low with external circuitry to test the RTC power well and reset certain register bits in the RTC power well registers that are not reset by the Resume Well Reset signal RSMRST_B. 
BRTCX1_PAD, I/O, Analog, 1, null, null, VRTC3P0, RTC Crystal Input Pad 1: Pad 1 connection for the RTC external 32.768 kHz crystal and associated circuitry.
BRTCX2_PAD, I/O, Analog, 1, null, null, VRTC3P0, RTC Crystal Input Pad 2. Pad 2 connection for the RTC external 32.768 kHz crystal and associated circuitry.
BVCCRTC_EXTPAD, I/O, Analog, 1, null, EXT 0.1 uF Capacitor to VSS, VRTC3P0, RTC Internal Voltage Regulator External Pad: Requires 0.1 μF capacitor connected to VSS on the platform board to de-couple the RTC internal voltage regulator.
</pre>
<h1>GPIO SUS Signals</h1>
<pre id="GPIO SUS Signals">
GPIO_SUS0, I/O, CMOS_V3P3, 1, 20K Ω PU, null, V3P3A, SUS Well GPIO_0: General purpose legacy I/O.
GPIO_SUS2, I/O, CMOS_V3P3, 1, 20K Ω PU, null, V3P3A, SUS Well GPIO_2: General purpose legacy I/O.
</pre>
<h1>PMU Signals</h1>
<pre id="PMU Signals">
CPU_RESET_B/GPIO_SUS3, O, CMOS_V3P3, 1, null, null, V3P3A, CPU Reset: Combined CPU reset for ITP debugger. This is the logical AND of all core reset signals. If the CPU_RESET_B interface is not used, the signal can be used as GPIO SUS Port 3.
SUSPWRDNACK/GPIO_SUS4, O, CMOS_V3P3, 1, null, null, V3P3A, Active high. Asserted by the SoC on behalf of the PMC when it does not require the SoC suspend well to be powered. This pin requires a pull-up to VccSUS. If the SUSPWRDNACK Ω interface is not used, the signal can be used as GPIO SUS Port 4.
PMU_SUSCLK/GPIO_SUS5, O, CMOS_V3P3, 1, null, null, V3P3A, Output of the RTC generator circuit (32.768 kHz). SUSCLK Ω has a duty cycle that can be as low as 30% or as high as 70%. If the PMU_SUSCLK Ω interface is not used, the signal can be used as GPIO SUS Port 5.
PMU_SLP_DDRVTT_B/GPIO_SUS6, O, CMOS_V3P3, 1, null, null, V3P3A, Controls the power of DRAM. If the PMU_SLP_DDRVTT_B interface is not used, the signal can be used as GPIO SUS Port 6.
PMU_SLP_S45_B, O, CMOS_V3P3, 1, null, null, V3P3A, Power plane control. Shuts power to non-critical systems when in the S5 (Soft-Off) state.
PMU_SLP_S3_B, O, CMOS_V3P3, 1, null, null, V3P3A, Power plane control. Shuts power to non-critical systems when in the S3
PMU_SLP_LAN_B/GPIO_SUS7, O, CMOS_V3P3, 1, null, null, V3P3A, LAN Subsystem Sleep Control: This active-low output signal is non- functional. It is always high indicating that the PHY device must be powered. If this signal is not needed for the platform board design, it can be re-configured to function as GPIO_SUS7.
PMU_WAKE_B/GPIO_SUS8, I, CMOS_V3P3, 1, 20K Ω PU, null, V3P3A, PCI Express* Wake-up Event: (active low). Open-Drain input signal that is asserted by a PCI Express port indicating it wants to wake-up the system. This is a single signal, named WAKE# by the PCI Express specification that can be driven by any of the PCI Express devices implemented on the platform board. The device indicating the wake-up drives this signal low. If the PMU_WAKE_B interface is not used, the signal can be used as GPIO SUS Port 8.
PMU_PWRBTN_B/GPIO_SUS9, I, CMOS_V3P3, 1, 20K Ω PU, null, V3P3A, Causes SMI# or SCI to indicate to the system request to go to a sleep state. If the system is in the S5 (Soft-Off) state, it causes a wake event. If PWRBTNB is pressed for more than 4 seconds, it causes an unconditional transition (power button override) to the S5 state. If the PMU_PWRBTN_B interface is not used, the signal can be used as GPIO SUS Port 9.
PMU_RESETBUTTON_B/GPIOS_30, I, CMOS_V3P3, 1, 20K Ω PU, null, V3P3A, By default • PMU_RESETBUTTON_B is a debounced edged signal to the power managment controller. • This signal tells the power management controller to perform a reset. Once microcode patch 11F (or later) is applied • PMU_RESETBUTTON_B becomes a debounced level signal to the power managment controller. • This signal tells the power management controller to perform (just like in the default mode) but hold the IA cores in reset until PMU_RESETBUTTON_B is deasserted.
PMU_PLTRST_B, O, CMOS_V3P3, 1, null, null, V3P3A, Platform Reset; The SoC asserts PLTRST_B as the main SoC platform reset.
SUS_STAT_B/GPIO_SUS10, O, CMOS_V3P3, 1, null, null, V3P3A, This signal is asserted by the SoC to indicate that the system is entering a low- power state soon. This can be monitored by devices with memory that need to switch from normal refresh to suspend refresh mode. It can also be used by other peripherals as an indication that the devices should isolate the outputs that may be going to powered-off planes. If the SUS_STAT_B interface is not used, the signal can be used as GPIO SUS Port 10.
</pre>
<h1>USB2 Signals</h1>
<pre id="USB2 Signals">
USB_DP[3:0], I/O, LV DIFF, 4, null, null, V1P0A, Universal Serial Bus Port [3:0] Differential: These differential pairs are used to transmit Data/Address/Command signals for ports 0, 1, 2, and 3.
USB_DN[3:0], I/O, LV DIFF, 4, null, null, V1P0A, Universal Serial Bus Port [3:0] Differential: These differential pairs are used to transmit Data/Address/Command signals for ports 0, 1, 2, and 3.
USB_REFCLKN, I, LV DIFF, 1, null, null, V1P0A, USB ClocK Ω 96 MHz. Differential reference input clocK Ω from an external clocK Ω chip.
USB_REFCLKP, I, LV DIFF, 1, null, null, V1P0A, USB ClocK Ω 96 MHz. Differential reference input clocK Ω from an external clocK Ω chip.
USB_OC0_B/GPIO_SUS11, I, CMOS_V3P3, 1, 20K Ω PU, null, V3P3A, Over Current Indicator: This signal sets the corresponding bit in the USB controller to indicate that an over-current condition has occurred. OC0 covers ports 0-3. These signals are NOT 5V tolerant. If the USB_OC0_B interface is not used, the signal can be used as GPIO SUS Port 11.
USB_RCOMPO, O, Analog, 1, null, EXT PD, V1P0A, USB Resistor Bias. Analog connection point for an external resistor. Short the USB_RCOMPO and the USB_RCOMPI pins together and connect to a 44.745-Ω ±1% resistor to ground.
USB_RCOMPI, I, Analog, 1, null, EXT PD, V1P0A, USB Resistor Bias Complement. Analog connection point for an external resistor. See the description for USB_RCOMPO.
USB_OBSP, O, Analog, 1, null, null, V1P0A, Reserved for Intel. Make no board connection to this pin.
VSSA_USB[1:0], NA, NA, 2, null, null, NA, The platform board must connect to VSS.
</pre>

<h1>SPI Signals</h1>
<pre id="SPI Signals">
SPI_CS0_B, O, CMOS_V3P3, 1, null, null, V3P3A, This signal is the SPI Chip Select 0 output.
SPI_CS1_B/GPIO_SUS12, O, CMOS_V3P3, 1, null, null, V3P3A, This signal is the SPI Chip Select 1 output. If the SPI_CS1_B interface is not used, the signal can be used as GPIO SUS Port 15.
SPI_MISO, I, CMOS_V3P3, 1, 20K Ω PU, null, V3P3A, Data input from the SPI to the SoC. This signal has a weaK Ω internal pull-up that is always ON except during leakage test mode.
SPI_MOSI, I/O, CMOS_V3P3, 1, 20K Ω PD, null, V3P3A, Data output from the SoC to the SPI.
SPI_CLK, O, CMOS_V3P3, 1, null, null, V3P3A, SPI clocK Ω signal. The default is 20 MHz, but can be set to 33 MHz. During bus idle, the SoC drives the clocK Ω signal low.
</pre>

<h1>GPIO DFX Signals</h1>
<pre id="GPIO DFX Signals">
DFX_PORT_CLK0, I/O, CMOS_V1P0, 1, null, null, V1P0S, DFx Interface ClocK Ω 0: Design-for-debug (also test, manufacture, and validation) clock.
DFX_PORT_CLK1, I/O, CMOS_V1P0, 1, null, null, V1P0S, DFx Interface ClocK Ω 1: Design-for-debug (also test, manufacture, and validation) clock
DFX_PORT[15:0], I/O, CMOS_V1P0, 16, null, null, V1P0S, DFx Interface I/O Data.
CTBTRIGINOUT, I/O, CMOS_V1P0, 1, 20K Ω PU, null, V1P0S, I/O pin trigger for the logic analyzer. If unused, leave as NC.
CTBTRIGOUT, O, CMOS_V1P0, 1, null, null, V1P0S, Output pin trigger for the logic analyzer. If unused, leave as NC.
RCOMP_CORE_LVT, N/A, Analog, 1, null, null, V1P0S, Resistor Bias Complement. Analog connection point for an external resistor. Used to set transmit currents and internal load resistors.
</pre>

<h1>Clock Receiver Signals</h1>
<pre id="Clock Receiver Signals">
HPLL_REFP, I, LV DIFF, 1, null, null, V1P0S, Host ClocK Ω Reference: Differential-pair input. Used to provide clocking to the processor core, integrated memory controller, and most of the integrated legacy devices. 100 MHz.
HPLL_REFN, I, LV DIFF, 1, null, null, V1P0S, Host ClocK Ω Reference: Differential-pair input. Used to provide clocking to the processor core, integrated memory controller, and most of the integrated legacy devices. 100 MHz.
CLK14_IN, I, CMOS_V3P3, 1, 20K Ω PU, null, V3P3S, 14.31838 MHz input clock.
</pre>

<h1>Tap Port/ITP Signals</h1>
<pre id="Tap Port ITP Signals">
TCK, I, CMOS_V1P0, 1, 2K Ω PD, 51 EXT PD, V1P0A, JTAG Test ClocK Ω for the JTAG controller.
TRST_B, I, CMOS_V1P0, 1, 2K Ω PU, null, V1P0A, JTAG Reset. Resets the JTAG controller when asserted. The signal has an internal pull-up resistor to comply with 1149.1. An external 51-Ω 1% pull-down resistor is required to disable JTAG and keep TAP in safe mode.
TMS, I, CMOS_V1P0, 1, 2K Ω PU, 51 EXT PD, V1P0A, JTAG Test Mode Select. Selects the state of the JTAG controller. Sampled with the rising edge of JTCK.
TDI, I, CMOS_V1P0, 1, 2K Ω PU, null, V1P0A, JTAG Test Data In. Sampled with the rising edge of JTCK.
TDO, O, CMOS_V1P0, 1, 2K Ω PU, null, V1P0S, JTAG Test Data Out.
CX_PRDY_B, O OD, CMOS_V1P0, 1, 2K Ω PU, null, V1P0S, Probe Mode Ready: CPU response to XXPREQ_B assertion. Indicates CPU is in probe mode. Input unused.
CX_PREQ_B, I, CMOS_V1P0, 1, 2K Ω PU, null, V1P0S, Probe Mode Request: Assertion is a request for the CPU to enter probe mode. The CPU responds with XXPRDY_B assertion once it has entered. The XXPREQ_B can be enabled to cause the CPU to breaK Ω from C6. External 56 Ω resistor to Vccp.
</pre>
<h1>Reserved Signals</h1>
<pre id="Reserved Signals">
AA47_RSVD, null, null, 1, null, NC, null, Reserved Signal
AB63_RSVD, null, null, 1, null, NC, null, Reserved Signal
AC26_RSVD, null, null, 1, null, NC, null, Reserved Signal
AC25_RSVD, null, null, 1, null, NC, null, Reserved Signal
AD53_RSVD, null, null, 1, null, 10K Ω PU, VRTC3P0, Reserved Signal
AP21_RSVD, null, null, 1, null, NC, null, Reserved Signal
AP20_RSVD, null, null, 1, null, NC, null, Reserved Signal
AL34_RSVD, null, null, 1, null, NC, null, Reserved Signal
AJ34_RSVD, null, null, 1, null, NC, null, Reserved Signal
AG60_RSVD, null, null, 1, null, 0 Ω PD, null, Reserved Signal
AR51_RSVD, null, null, 1, null, NC, null, Reserved Signal
AR53_RSVD, null, null, 1, null, NC, null, Reserved Signal
AR54_RSVD, null, null, 1, null, NC, null, Reserved Signal
L38_RSVD, null, null, 1, null, NC, null, Reserved Signal
J38_RSVD, null, null, 1, null, NC, null, Reserved Signal
AU34_RSVD, null, null, 1, null, NC, null, Reserved Signal
AT34_RSVD, null, null, 1, null, NC, null, Reserved Signal
R37_RSVD, null, null, 1, null, NC, null, Reserved Signal
P38_RSVD, null, null, 1, null, NC, null, Reserved Signal
AT51_RSVD, null, null, 1, null, NC, null, Reserved Signal
</pre>
<h1>VCC GbE Signals</h1>
<pre id="VCC GbE Signals">
VCCA_GBE_1P0_T37, Voltage, null, 1, null, null, null, null
VCCA_GBE_1P0_W38, Voltage, null, 1, null, null, null, null
VCCA_GBE_1P0_V38, Voltage, null, 1, null, null, null, null
VCCAPLL_GBE_1P0_W41, Voltage, null, 1, null, null, null, null
VCCAPLL_GBE_1P0_V41, Voltage, null, 1, null, null, null, null
VCCAREF_GBE_HVGEN_T39, Voltage, null, 1, null, null, null, null
VCCAREF_GBE_HVGEN_V39, Voltage, null, 1, null, null, null, null
</pre>
<h1>VCC PCIE Signals</h1>
<pre id="VCC PCIE Signals">
VCCA_PCIE_1P0_AT36, Voltage, null, 1, null, null, null, null
VCCA_PCIE_1P0_AT38, Voltage, null, 1, null, null, null, null
VCCA_PCIE_1P0_AW36, Voltage, null, 1, null, null, null, null
VCCA_PCIE_1P0_AW38, Voltage, null, 1, null, null, null, null
VCCA_PCIE_1P0_AW39, Voltage, null, 1, null, null, null, null
VCCA_PCIE_1P0_AU36, Voltage, null, 1, null, null, null, null
VCCA_PCIE_1P0_AU38, Voltage, null, 1, null, null, null, null
VCCA_PCIE_1P0_AU39, Voltage, null, 1, null, null, null, null
VCCAPLL_PCIE_1P0_AY37, Voltage, null, 1, null, null, null, null
VCCAPLL_PCIE_1P0_BA37, Voltage, null, 1, null, null, null, null
VCCAREF_PCIE_HVGEN_AT39, Voltage, null, 1, null, null, null, null
</pre>
<h1>VCC SATA Signals</h1>
<pre id="VCC SATA Signals">
VCCA_SATA_1P0_K41, Voltage, null, 1, null, null, null, null
VCCA_SATA_1P0_L41, Voltage, null, 1, null, null, null, null
VCCA_SATA_1P0_N41, Voltage, null, 1, null, null, null, null
VCCA_SATA_1P0_P41, Voltage, null, 1, null, null, null, null
VCCAPLL_SATA_1P0_R46, Voltage, null, 1, null, null, null, null
VCCAPLL_SATA_1P0_T45, Voltage, null, 1, null, null, null, null
VCCAREF_SATA_HVGEN_V46, Voltage, null, 1, null, null, null, null
VCCAREF_SATA_HVGEN_W44, Voltage, null, 1, null, null, null, null
VCCAREF_SATA_HVGEN_W46, Voltage, null, 1, null, null, null, null
</pre>
<h1>VCC SATA3 Signals</h1>
<pre id="VCC SATA3 Signals">
VCCA_SATA3_1P0_L42, Voltage, null, 1, null, null, null, null
VCCA_SATA3_1P0_N42, Voltage, null, 1, null, null, null, null
VCCA_SATA3_1P0_P42, Voltage, null, 1, null, null, null, null
VCCAPLL_SATA3_1P0_R44, Voltage, null, 1, null, null, null, null
VCCAPLL_SATA3_1P0_T44, Voltage, null, 1, null, null, null, null
</pre>
<h1>VCC DDR-0 Signals</h1>
<pre id="VCC DDR-0 Signals">
VCCACKDDR_0_1P0_AT32, Voltage, null, 1, null, null, null, null
VCCACKDDR_0_1P0_AU32, Voltage, null, 1, null, null, null, null
VCCADDR_0_1P0_AT21, Voltage, null, 1, null, null, null, null
VCCADDR_0_1P0_AT23, Voltage, null, 1, null, null, null, null
VCCADDR_0_1P0_AT25, Voltage, null, 1, null, null, null, null
VCCADDR_0_1P0_AT26, Voltage, null, 1, null, null, null, null
VCCADDR_0_1P0_AT28, Voltage, null, 1, null, null, null, null
VCCADLLDDR_0_1P0_AU21, Voltage, null, 1, null, null, null, null
VCCADLLDDR_0_1P0_AU23, Voltage, null, 1, null, null, null, null
VCCADLLDDR_0_1P0_AU25, Voltage, null, 1, null, null, null, null
VCCADLLDDR_0_1P0_AU26, Voltage, null, 1, null, null, null, null
VCCADLLDDR_0_1P0_AU28, Voltage, null, 1, null, null, null, null
VCCCLKDDR_0_1P5_AT29, Voltage, null, 1, null, null, null, null
VCCCLKDDR_0_1P5_AU29, Voltage, null, 1, null, null, null, null
VCCDDR_0_1P5_AY19, Voltage, null, 1, null, null, null, null
VCCDDR_0_1P5_AY21, Voltage, null, 1, null, null, null, null
VCCDDR_0_1P5_AY23, Voltage, null, 1, null, null, null, null
VCCDDR_0_1P5_BD17, Voltage, null, 1, null, null, null, null
VCCDDR_0_1P5_BD21, Voltage, null, 1, null, null, null, null
VCCDDR_0_1P5_BF13, Voltage, null, 1, null, null, null, null
VCCDDR_0_1P5_BD25, Voltage, null, 1, null, null, null, null
VCCDDR_0_1P5_BF23, Voltage, null, 1, null, null, null, null
VCCDDR_0_1P5_BC07, Voltage, null, 1, null, null, null, null
VCCDDR_0_1P5_BG09, Voltage, null, 1, null, null, null, null
VCCDDR_0_1P5_BC10, Voltage, null, 1, null, null, null, null
VCCDDR_0_1P5_BC13, Voltage, null, 1, null, null, null, null
VCCDDR_0_1P5_BG15, Voltage, null, 1, null, null, null, null
VCCDDR_0_1P5_BC15, Voltage, null, 1, null, null, null, null
VCCDDR_0_1P5_BE19, Voltage, null, 1, null, null, null, null
VCCDDR_0_1P5_BE26, Voltage, null, 1, null, null, null, null
VCCDDR_0_1P5_BK13, Voltage, null, 1, null, null, null, null
VCCDDR_0_1P5_BH17, Voltage, null, 1, null, null, null, null
VCCDDR_0_1P5_BJ04, Voltage, null, 1, null, null, null, null
VCCDDR_0_1P5_BM09, Voltage, null, 1, null, null, null, null
VCCDDR_0_1P5_BL07, Voltage, null, 1, null, null, null, null
VCCDDR_0_1P5_BK06, Voltage, null, 1, null, null, null, null
VCCDDR_0_1P5_BK09, Voltage, null, 1, null, null, null, null
VCCDDR_0_1P5_BK12, Voltage, null, 1, null, null, null, null
VCCSFRPLLDDR_0_1P5_AT31, Voltage, null, 1, null, null, null, null
VCCPLLDDR_0_1P0_AU31, Voltage, null, 1, null, null, null, null
</pre>
<h1>VCC DDR-1 Signals</h1>
<pre id="VCC DDR-1 Signals">
VCCACKDDR_1_1P0_W28, Voltage, null, 1, null, null, null, null
VCCACKDDR_1_1P0_V28, Voltage, null, 1, null, null, null, null
VCCADDR_1_1P0_W21, Voltage, null, 1, null, null, null, null
VCCADDR_1_1P0_W23, Voltage, null, 1, null, null, null, null
VCCADDR_1_1P0_W25, Voltage, null, 1, null, null, null, null
VCCADDR_1_1P0_W26, Voltage, null, 1, null, null, null, null
VCCADDR_1_1P0_AA21, Voltage, null, 1, null, null, null, null
VCCADLLDDR_1_1P0_V20, Voltage, null, 1, null, null, null, null
VCCADLLDDR_1_1P0_V21, Voltage, null, 1, null, null, null, null
VCCADLLDDR_1_1P0_V23, Voltage, null, 1, null, null, null, null
VCCADLLDDR_1_1P0_V25, Voltage, null, 1, null, null, null, null
VCCADLLDDR_1_1P0_V26, Voltage, null, 1, null, null, null, null
VCCCLKDDR_1_1P5_W29, Voltage, null, 1, null, null, null, null
VCCCLKDDR_1_1P5_V29, Voltage, null, 1, null, null, null, null
VCCDDR_1_1P5_E07, Voltage, null, 1, null, null, null, null
VCCDDR_1_1P5_E09, Voltage, null, 1, null, null, null, null
VCCDDR_1_1P5_H13, Voltage, null, 1, null, null, null, null
VCCDDR_1_1P5_H14, Voltage, null, 1, null, null, null, null
VCCDDR_1_1P5_K10, Voltage, null, 1, null, null, null, null
VCCDDR_1_1P5_K17, Voltage, null, 1, null, null, null, null
VCCDDR_1_1P5_K18, Voltage, null, 1, null, null, null, null
VCCDDR_1_1P5_K25, Voltage, null, 1, null, null, null, null
VCCDDR_1_1P5_K26, Voltage, null, 1, null, null, null, null
VCCDDR_1_1P5_G05, Voltage, null, 1, null, null, null, null
VCCDDR_1_1P5_G07, Voltage, null, 1, null, null, null, null
VCCDDR_1_1P5_L05, Voltage, null, 1, null, null, null, null
VCCDDR_1_1P5_L21, Voltage, null, 1, null, null, null, null
VCCDDR_1_1P5_J05, Voltage, null, 1, null, null, null, null
VCCDDR_1_1P5_L22, Voltage, null, 1, null, null, null, null
VCCDDR_1_1P5_N13, Voltage, null, 1, null, null, null, null
VCCDDR_1_1P5_N14, Voltage, null, 1, null, null, null, null
VCCDDR_1_1P5_R21, Voltage, null, 1, null, null, null, null
VCCDDR_1_1P5_R22, Voltage, null, 1, null, null, null, null
VCCDDR_1_1P5_M03, Voltage, null, 1, null, null, null, null
VCCDDR_1_1P5_P17, Voltage, null, 1, null, null, null, null
VCCDDR_1_1P5_P18, Voltage, null, 1, null, null, null, null
VCCDDR_1_1P5_P25, Voltage, null, 1, null, null, null, null
VCCDDR_1_1P5_P26, Voltage, null, 1, null, null, null, null
VCCPLLDDR_1_1P0_W31, Voltage, null, 1, null, null, null, null
VCCSFRPLLDDR_1_1P5_V31, Voltage, null, 1, null, null, null, null
</pre>
<h1>VCC CORE Signals</h1>
<pre id="VCC CORE Signals">
VCCCORE6VIDSI0GT_1P03_AL32, Voltage, null, 1, null, null, null, null
VCCCORE7VIDSI0GT_1P03_AJ29, Voltage, null, 1, null, null, null, null
</pre>
<h1>VCC CPU VID Signals</h1>
<pre id="VCC CPU VID Signals">
VCCCPUVIDSI0_1P03_AE01, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AE05, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AF04, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AF20, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AF21, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AD21, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AF23, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AD23, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AF25, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AD25, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AF26, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AD26, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AG07, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AG08, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AH10, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AK20, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AG11, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AH13, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AG13, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AH14, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AG14, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AH16, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AG17, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AH19, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AG19, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AG21, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AJ02, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AJ04, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AL21, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AJ05, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AL23, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AJ21, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AL25, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AJ23, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AL26, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AJ25, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AJ26, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AH01, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AH03, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AH04, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AH07, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_AH08, Voltage, null, 1, null, null, null, null
VCCCPUVIDSI0_1P03_SENSE_AE03, Voltage, null, 1, null, null, null, null
</pre>
<h1>VCC DIGXXX Signals</h1>
<pre id="VCC DIGXXX Signals">
VCCDIGXXXSI0_1P03_AF38, Voltage, null, 1, null, null, null, null
VCCDIGXXXSI0_1P03_AD38, Voltage, null, 1, null, null, null, null
VCCDIGXXXSI0_1P03_AG38, Voltage, null, 1, null, null, null, null
VCCDIGXXXSI0_1P03_AJ38, Voltage, null, 1, null, null, null, null
VCCDIGXXXSUS_1P03_AA38, Voltage, null, 1, null, null, null, null
VCCDIGXXXSUS_1P03_AA39, Voltage, null, 1, null, null, null, null
VCCDIGXXXSUS_1P03_AA41, Voltage, null, 1, null, null, null, null
VCCDIGXXXSUS_1P03_AC38, Voltage, null, 1, null, null, null, null
VCCDIGXXXSUS_1P03_AC39, Voltage, null, 1, null, null, null, null
VCCDIGXXXSUS_1P03_AC41, Voltage, null, 1, null, null, null, null
</pre>
<h1>VCC FHV CPU Signals</h1>
<pre id="VCC FHV CPU Signals">
VCCFHVCPUSI0_MOD0_1P03_AD28, Voltage, null, 1, null, null, null, null
VCCFHVCPUSI0_MOD1_1P03_AL28, Voltage, null, 1, null, null, null, null
VCCFHVCPUSI0_MOD2_1P03_AD29, Voltage, null, 1, null, null, null, null
VCCFHVCPUSI0_MOD3_1P03_AL31, Voltage, null, 1, null, null, null, null
VCCFHVSOCSI0_1P03_AC42, Voltage, null, 1, null, null, null, null
VCCFHVSOCSI0_1P03_AC44, Voltage, null, 1, null, null, null, null
</pre>
<h1>VCC PADXXX Signals</h1>
<pre id="VCC PADXXX Signals">
VCCPADXXXSI0_1P8_AL41, Voltage, null, 1, null, null, null, null
VCCPADXXXSI0_1P8_AJ41, Voltage, null, 1, null, null, null, null
VCCPADXXXSI0_3P3_AJ42, Voltage, null, 1, null, null, null, null
VCCPADXXXSUS_1P8_AF41, Voltage, null, 1, null, null, null, null
VCCPADXXXSUS_1P8_AF42, Voltage, null, 1, null, null, null, null
VCCPADXXXSUS_3P3_AD42, Voltage, null, 1, null, null, null, null
VCCPADXXXSUS_3P3_AD44, Voltage, null, 1, null, null, null, null
</pre>
<h1>VCC RAM CPU Signals</h1>
<pre id="VCC RAM CPU Signals">
VCCRAMCPUSI0GT_MOD3_1P03_AJ31, Voltage, null, 1, null, null, null, null
VCCRAMCPUSI1_1P03_AF29, Voltage, null, 1, null, null, null, null
VCCRAMCPUSI1_1P03_AF31, Voltage, null, 1, null, null, null, null
VCCRAMCPUSI1_1P03_AD31, Voltage, null, 1, null, null, null, null
VCCRAMCPUSI1_1P03_AD32, Voltage, null, 1, null, null, null, null
VCCRAMCPUSI1_1P03_AG29, Voltage, null, 1, null, null, null, null
VCCRAMCPUSI1_1P03_AG31, Voltage, null, 1, null, null, null, null
VCCRAMCPUSI1_1P03_AG32, Voltage, null, 1, null, null, null, null
VCCRAMCPUSI1_1P03_SENSE_AF32, Voltage, null, 1, null, null, null, null
</pre>
<h1>VCC RTC Signals</h1>
<pre id="VCC RTC Signals">
VCCRTC_3P3_AG42, Voltage, null, 1, null, null, null, null
</pre>
<h1>VCC SFRXXX Signals</h1>
<pre id="VCC SFRXXX Signals">
VCCSFRXXXSI0_1P35_W34, Voltage, null, 1, null, null, null, null
VCCSFRXXXSI0_1P35_AA32, Voltage, null, 1, null, null, null, null
VCCSFRXXXSI0_1P35_V34, Voltage, null, 1, null, null, null, null
VCCSFRXXXSI0_1P35_AA34, Voltage, null, 1, null, null, null, null
</pre>
<h1>VCC USB Signals</h1>
<pre id="VCC USB Signals">
VCCAUSB_1P0_AT42, Voltage, null, 1, null, null, null, null
VCCDUSB_1P0_AW41, Voltage, null, 1, null, null, null, null
VCCDUSB_1P0_AU41, Voltage, null, 1, null, null, null, null
VCCDUSBSUS_1P0_AT41, Voltage, null, 1, null, null, null, null
VCCUSBSUS_1P8_AU46, Voltage, null, 1, null, null, null, null
VCCUSBSUS_1P8_AU47, Voltage, null, 1, null, null, null, null
VCCUSBSUS_3P3_AW42, Voltage, null, 1, null, null, null, null
VCCUSBSUS_3P3_AU42, Voltage, null, 1, null, null, null, null
</pre>
<h1>VNN Signals</h1>
<pre id="VNN Signals">
VNN_AF36, Voltage, null, 1, null, null, null, null
VNN_AD36, Voltage, null, 1, null, null, null, null
VNN_AF39, Voltage, null, 1, null, null, null, null
VNN_AD39, Voltage, null, 1, null, null, null, null
VNN_AG36, Voltage, null, 1, null, null, null, null
VNN_AG39, Voltage, null, 1, null, null, null, null
VNN_AL36, Voltage, null, 1, null, null, null, null
VNN_AL39, Voltage, null, 1, null, null, null, null
VNN_AJ36, Voltage, null, 1, null, null, null, null
VNN_AJ39, Voltage, null, 1, null, null, null, null
VNN_AM25, Voltage, null, 1, null, null, null, null
VNN_AM26, Voltage, null, 1, null, null, null, null
VNN_AM28, Voltage, null, 1, null, null, null, null
VNN_AM29, Voltage, null, 1, null, null, null, null
VNN_AM31, Voltage, null, 1, null, null, null, null
VNN_AM32, Voltage, null, 1, null, null, null, null
VNN_AM34, Voltage, null, 1, null, null, null, null
VNN_AM36, Voltage, null, 1, null, null, null, null
VNN_AM38, Voltage, null, 1, null, null, null, null
VNN_AM39, Voltage, null, 1, null, null, null, null
VNN_AM41, Voltage, null, 1, null, null, null, null
VNN_AM42, Voltage, null, 1, null, null, null, null
</pre>
<h1>VSS Signals 1 of 4</h1>
<pre id="VSS Signals 1 of 4">
VSS_A05, Voltage, null, 1, null, null, null, null
VSS_D26, Voltage, null, 1, null, null, null, null
VSS_A09, Voltage, null, 1, null, null, null, null
VSS_A12, Voltage, null, 1, null, null, null, null
VSS_B55, Voltage, null, 1, null, null, null, null
VSS_D33, Voltage, null, 1, null, null, null, null
VSS_A15, Voltage, null, 1, null, null, null, null
VSS_A18, Voltage, null, 1, null, null, null, null
VSS_C03, Voltage, null, 1, null, null, null, null
VSS_A24, Voltage, null, 1, null, null, null, null
VSS_C06, Voltage, null, 1, null, null, null, null
VSS_D41, Voltage, null, 1, null, null, null, null
VSS_D42, Voltage, null, 1, null, null, null, null
VSS_A30, Voltage, null, 1, null, null, null, null
VSS_A33, Voltage, null, 1, null, null, null, null
VSS_C18, Voltage, null, 1, null, null, null, null
VSS_D51, Voltage, null, 1, null, null, null, null
VSS_A45, Voltage, null, 1, null, null, null, null
VSS_A48, Voltage, null, 1, null, null, null, null
VSS_D55, Voltage, null, 1, null, null, null, null
VSS_A51, Voltage, null, 1, null, null, null, null
VSS_C33, Voltage, null, 1, null, null, null, null
VSS_D59, Voltage, null, 1, null, null, null, null
VSS_A57, Voltage, null, 1, null, null, null, null
VSS_A59, Voltage, null, 1, null, null, null, null
VSS_E01, Voltage, null, 1, null, null, null, null
VSS_A61, Voltage, null, 1, null, null, null, null
VSS_C45, Voltage, null, 1, null, null, null, null
VSS_E03, Voltage, null, 1, null, null, null, null
VSS_A62, Voltage, null, 1, null, null, null, null
VSS_C49, Voltage, null, 1, null, null, null, null
VSS_A64, Voltage, null, 1, null, null, null, null
VSS_C51, Voltage, null, 1, null, null, null, null
VSS_A66, Voltage, null, 1, null, null, null, null
VSS_B10, Voltage, null, 1, null, null, null, null
VSS_C58, Voltage, null, 1, null, null, null, null
VSS_E10, Voltage, null, 1, null, null, null, null
VSS_E13, Voltage, null, 1, null, null, null, null
VSS_C64, Voltage, null, 1, null, null, null, null
VSS_E14, Voltage, null, 1, null, null, null, null
VSS_C66, Voltage, null, 1, null, null, null, null
VSS_E16, Voltage, null, 1, null, null, null, null
VSS_D06, Voltage, null, 1, null, null, null, null
VSS_E18, Voltage, null, 1, null, null, null, null
VSS_E19, Voltage, null, 1, null, null, null, null
VSS_B26, Voltage, null, 1, null, null, null, null
VSS_D10, Voltage, null, 1, null, null, null, null
VSS_E21, Voltage, null, 1, null, null, null, null
VSS_E22, Voltage, null, 1, null, null, null, null
VSS_E23, Voltage, null, 1, null, null, null, null
VSS_E25, Voltage, null, 1, null, null, null, null
VSS_E27, Voltage, null, 1, null, null, null, null
VSS_E28, Voltage, null, 1, null, null, null, null
VSS_E30, Voltage, null, 1, null, null, null, null
VSS_B41, Voltage, null, 1, null, null, null, null
VSS_E31, Voltage, null, 1, null, null, null, null
VSS_E34, Voltage, null, 1, null, null, null, null
VSS_E36, Voltage, null, 1, null, null, null, null
VSS_G56, Voltage, null, 1, null, null, null, null
VSS_J29, Voltage, null, 1, null, null, null, null
VSS_E37, Voltage, null, 1, null, null, null, null
VSS_G59, Voltage, null, 1, null, null, null, null
VSS_E39, Voltage, null, 1, null, null, null, null
VSS_E40, Voltage, null, 1, null, null, null, null
VSS_E41, Voltage, null, 1, null, null, null, null
VSS_H01, Voltage, null, 1, null, null, null, null
VSS_E43, Voltage, null, 1, null, null, null, null
VSS_E45, Voltage, null, 1, null, null, null, null
VSS_E46, Voltage, null, 1, null, null, null, null
VSS_E48, Voltage, null, 1, null, null, null, null
VSS_J63, Voltage, null, 1, null, null, null, null
VSS_E49, Voltage, null, 1, null, null, null, null
VSS_J64, Voltage, null, 1, null, null, null, null
VSS_E50, Voltage, null, 1, null, null, null, null
VSS_J66, Voltage, null, 1, null, null, null, null
VSS_E52, Voltage, null, 1, null, null, null, null
VSS_K01, Voltage, null, 1, null, null, null, null
VSS_E54, Voltage, null, 1, null, null, null, null
VSS_E55, Voltage, null, 1, null, null, null, null
VSS_E59, Voltage, null, 1, null, null, null, null
VSS_E61, Voltage, null, 1, null, null, null, null
VSS_E64, Voltage, null, 1, null, null, null, null
VSS_H34, Voltage, null, 1, null, null, null, null
</pre>
<h1>VSS Signals 2 of 4</h1>
<pre id="VSS Signals 2 of 4">
VSS_K32, Voltage, null, 1, null, null, null, null
VSS_E66, Voltage, null, 1, null, null, null, null
VSS_H37, Voltage, null, 1, null, null, null, null
VSS_K34, Voltage, null, 1, null, null, null, null
VSS_F01, Voltage, null, 1, null, null, null, null
VSS_H38, Voltage, null, 1, null, null, null, null
VSS_F04, Voltage, null, 1, null, null, null, null
VSS_H41, Voltage, null, 1, null, null, null, null
VSS_K42, Voltage, null, 1, null, null, null, null
VSS_F05, Voltage, null, 1, null, null, null, null
VSS_F63, Voltage, null, 1, null, null, null, null
VSS_H44, Voltage, null, 1, null, null, null, null
VSS_K50, Voltage, null, 1, null, null, null, null
VSS_F66, Voltage, null, 1, null, null, null, null
VSS_H46, Voltage, null, 1, null, null, null, null
VSS_K62, Voltage, null, 1, null, null, null, null
VSS_H52, Voltage, null, 1, null, null, null, null
VSS_H54, Voltage, null, 1, null, null, null, null
VSS_H56, Voltage, null, 1, null, null, null, null
VSS_H58, Voltage, null, 1, null, null, null, null
VSS_H59, Voltage, null, 1, null, null, null, null
VSS_G32, Voltage, null, 1, null, null, null, null
VSS_H66, Voltage, null, 1, null, null, null, null
VSS_G34, Voltage, null, 1, null, null, null, null
VSS_G41, Voltage, null, 1, null, null, null, null
VSS_G48, Voltage, null, 1, null, null, null, null
VSS_L30, Voltage, null, 1, null, null, null, null
VSS_L34, Voltage, null, 1, null, null, null, null
VSS_N10, Voltage, null, 1, null, null, null, null
VSS_R12, Voltage, null, 1, null, null, null, null
VSS_R30, Voltage, null, 1, null, null, null, null
VSS_L48, Voltage, null, 1, null, null, null, null
VSS_L50, Voltage, null, 1, null, null, null, null
VSS_R38, Voltage, null, 1, null, null, null, null
VSS_N34, Voltage, null, 1, null, null, null, null
VSS_R52, Voltage, null, 1, null, null, null, null
VSS_N48, Voltage, null, 1, null, null, null, null
VSS_L60, Voltage, null, 1, null, null, null, null
VSS_N50, Voltage, null, 1, null, null, null, null
VSS_N62, Voltage, null, 1, null, null, null, null
VSS_R56, Voltage, null, 1, null, null, null, null
VSS_N63, Voltage, null, 1, null, null, null, null
VSS_N65, Voltage, null, 1, null, null, null, null
VSS_M05, Voltage, null, 1, null, null, null, null
VSS_R62, Voltage, null, 1, null, null, null, null
VSS_M37, Voltage, null, 1, null, null, null, null
VSS_M38, Voltage, null, 1, null, null, null, null
VSS_P29, Voltage, null, 1, null, null, null, null
VSS_T05, Voltage, null, 1, null, null, null, null
VSS_M44, Voltage, null, 1, null, null, null, null
VSS_M46, Voltage, null, 1, null, null, null, null
VSS_P32, Voltage, null, 1, null, null, null, null
VSS_T18, Voltage, null, 1, null, null, null, null
VSS_M52, Voltage, null, 1, null, null, null, null
VSS_P34, Voltage, null, 1, null, null, null, null
VSS_T20, Voltage, null, 1, null, null, null, null
VSS_M54, Voltage, null, 1, null, null, null, null
VSS_P37, Voltage, null, 1, null, null, null, null
VSS_T21, Voltage, null, 1, null, null, null, null
VSS_M56, Voltage, null, 1, null, null, null, null
VSS_T23, Voltage, null, 1, null, null, null, null
VSS_M57, Voltage, null, 1, null, null, null, null
VSS_M59, Voltage, null, 1, null, null, null, null
VSS_M60, Voltage, null, 1, null, null, null, null
VSS_P44, Voltage, null, 1, null, null, null, null
VSS_T28, Voltage, null, 1, null, null, null, null
VSS_T29, Voltage, null, 1, null, null, null, null
VSS_T31, Voltage, null, 1, null, null, null, null
VSS_M66, Voltage, null, 1, null, null, null, null
VSS_N01, Voltage, null, 1, null, null, null, null
VSS_R02, Voltage, null, 1, null, null, null, null
VSS_T34, Voltage, null, 1, null, null, null, null
VSS_R04, Voltage, null, 1, null, null, null, null
VSS_T36, Voltage, null, 1, null, null, null, null
VSS_R05, Voltage, null, 1, null, null, null, null
VSS_N05, Voltage, null, 1, null, null, null, null
VSS_T41, Voltage, null, 1, null, null, null, null
VSS_V42, Voltage, null, 1, null, null, null, null
VSS_T42, Voltage, null, 1, null, null, null, null
VSS_V44, Voltage, null, 1, null, null, null, null
VSS_W62, Voltage, null, 1, null, null, null, null
VSS_T47, Voltage, null, 1, null, null, null, null
VSS_Y05, Voltage, null, 1, null, null, null, null
VSS_T52, Voltage, null, 1, null, null, null, null
VSS_Y08, Voltage, null, 1, null, null, null, null
VSS_W04, Voltage, null, 1, null, null, null, null
VSS_T56, Voltage, null, 1, null, null, null, null
VSS_Y13, Voltage, null, 1, null, null, null, null
VSS_W11, Voltage, null, 1, null, null, null, null
VSS_T62, Voltage, null, 1, null, null, null, null
VSS_Y17, Voltage, null, 1, null, null, null, null
VSS_Y19, Voltage, null, 1, null, null, null, null
VSS_W16, Voltage, null, 1, null, null, null, null
VSS_Y48, Voltage, null, 1, null, null, null, null
VSS_W17, Voltage, null, 1, null, null, null, null
VSS_W19, Voltage, null, 1, null, null, null, null
VSS_Y51, Voltage, null, 1, null, null, null, null
VSS_U09, Voltage, null, 1, null, null, null, null
VSS_Y56, Voltage, null, 1, null, null, null, null
VSS_U14, Voltage, null, 1, null, null, null, null
VSS_U62, Voltage, null, 1, null, null, null, null
VSS_Y60, Voltage, null, 1, null, null, null, null
VSS_U63, Voltage, null, 1, null, null, null, null
VSS_U65, Voltage, null, 1, null, null, null, null
VSS_W32, Voltage, null, 1, null, null, null, null
VSS_V05, Voltage, null, 1, null, null, null, null
VSS_AA03, Voltage, null, 1, null, null, null, null
VSS_W36, Voltage, null, 1, null, null, null, null
VSS_AA05, Voltage, null, 1, null, null, null, null
VSS_W39, Voltage, null, 1, null, null, null, null
VSS_AA23, Voltage, null, 1, null, null, null, null
VSS_AA25, Voltage, null, 1, null, null, null, null
VSS_W42, Voltage, null, 1, null, null, null, null
VSS_AA26, Voltage, null, 1, null, null, null, null
VSS_AA28, Voltage, null, 1, null, null, null, null
</pre>
<h1>VSS Signals 3 of 4</h1>
<pre id="VSS Signals 3 of 4">
VSS_AA29, Voltage, null, 1, null, null, null, null
VSS_W48, Voltage, null, 1, null, null, null, null
VSS_AA31, Voltage, null, 1, null, null, null, null
VSS_V32, Voltage, null, 1, null, null, null, null
VSS_V36, Voltage, null, 1, null, null, null, null
VSS_W53, Voltage, null, 1, null, null, null, null
VSS_AA36, Voltage, null, 1, null, null, null, null
VSS_W57, Voltage, null, 1, null, null, null, null
VSS_AA42, Voltage, null, 1, null, null, null, null
VSS_AA44, Voltage, null, 1, null, null, null, null
VSS_AC50, Voltage, null, 1, null, null, null, null
VSS_AD56, Voltage, null, 1, null, null, null, null
VSS_AA62, Voltage, null, 1, null, null, null, null
VSS_AC55, Voltage, null, 1, null, null, null, null
VSS_AA64, Voltage, null, 1, null, null, null, null
VSS_AD62, Voltage, null, 1, null, null, null, null
VSS_AA66, Voltage, null, 1, null, null, null, null
VSS_AB01, Voltage, null, 1, null, null, null, null
VSS_AC59, Voltage, null, 1, null, null, null, null
VSS_AD02, Voltage, null, 1, null, null, null, null
VSS_AD04, Voltage, null, 1, null, null, null, null
VSS_AB05, Voltage, null, 1, null, null, null, null
VSS_AD05, Voltage, null, 1, null, null, null, null
VSS_AB20, Voltage, null, 1, null, null, null, null
VSS_AD09, Voltage, null, 1, null, null, null, null
VSS_AE47, Voltage, null, 1, null, null, null, null
VSS_AD14, Voltage, null, 1, null, null, null, null
VSS_AE64, Voltage, null, 1, null, null, null, null
VSS_AD17, Voltage, null, 1, null, null, null, null
VSS_AC12, Voltage, null, 1, null, null, null, null
VSS_AD18, Voltage, null, 1, null, null, null, null
VSS_AD20, Voltage, null, 1, null, null, null, null
VSS_AC18, Voltage, null, 1, null, null, null, null
VSS_AC20, Voltage, null, 1, null, null, null, null
VSS_AF28, Voltage, null, 1, null, null, null, null
VSS_AC21, Voltage, null, 1, null, null, null, null
VSS_AC23, Voltage, null, 1, null, null, null, null
VSS_AC28, Voltage, null, 1, null, null, null, null
VSS_AC29, Voltage, null, 1, null, null, null, null
VSS_AD34, Voltage, null, 1, null, null, null, null
VSS_AC31, Voltage, null, 1, null, null, null, null
VSS_AC32, Voltage, null, 1, null, null, null, null
VSS_AC34, Voltage, null, 1, null, null, null, null
VSS_AC36, Voltage, null, 1, null, null, null, null
VSS_AD41, Voltage, null, 1, null, null, null, null
VSS_AF44, Voltage, null, 1, null, null, null, null
VSS_AD46, Voltage, null, 1, null, null, null, null
VSS_AF62, Voltage, null, 1, null, null, null, null
VSS_AD47, Voltage, null, 1, null, null, null, null
VSS_AC46, Voltage, null, 1, null, null, null, null
VSS_AG05, Voltage, null, 1, null, null, null, null
VSS_AD52, Voltage, null, 1, null, null, null, null
VSS_AK05, Voltage, null, 1, null, null, null, null
VSS_AG10, Voltage, null, 1, null, null, null, null
VSS_AH11, Voltage, null, 1, null, null, null, null
VSS_AK62, Voltage, null, 1, null, null, null, null
VSS_AK64, Voltage, null, 1, null, null, null, null
VSS_AK66, Voltage, null, 1, null, null, null, null
VSS_AG16, Voltage, null, 1, null, null, null, null
VSS_AH17, Voltage, null, 1, null, null, null, null
VSS_AL01, Voltage, null, 1, null, null, null, null
VSS_AL05, Voltage, null, 1, null, null, null, null
VSS_AG23, Voltage, null, 1, null, null, null, null
VSS_AG25, Voltage, null, 1, null, null, null, null
VSS_AH53, Voltage, null, 1, null, null, null, null
VSS_AL09, Voltage, null, 1, null, null, null, null
VSS_AG26, Voltage, null, 1, null, null, null, null
VSS_AG28, Voltage, null, 1, null, null, null, null
VSS_AH57, Voltage, null, 1, null, null, null, null
VSS_AL14, Voltage, null, 1, null, null, null, null
VSS_AL17, Voltage, null, 1, null, null, null, null
VSS_AG34, Voltage, null, 1, null, null, null, null
VSS_AH62, Voltage, null, 1, null, null, null, null
VSS_AL18, Voltage, null, 1, null, null, null, null
VSS_AL20, Voltage, null, 1, null, null, null, null
VSS_AG41, Voltage, null, 1, null, null, null, null
VSS_AG44, Voltage, null, 1, null, null, null, null
VSS_AG48, Voltage, null, 1, null, null, null, null
VSS_AJ28, Voltage, null, 1, null, null, null, null
VSS_AL29, Voltage, null, 1, null, null, null, null
VSS_AG53, Voltage, null, 1, null, null, null, null
VSS_AJ32, Voltage, null, 1, null, null, null, null
VSS_AL38, Voltage, null, 1, null, null, null, null
VSS_AL42, Voltage, null, 1, null, null, null, null
VSS_AL44, Voltage, null, 1, null, null, null, null
VSS_AL50, Voltage, null, 1, null, null, null, null
VSS_AL55, Voltage, null, 1, null, null, null, null
VSS_AG57, Voltage, null, 1, null, null, null, null
VSS_AG63, Voltage, null, 1, null, null, null, null
VSS_AG64, Voltage, null, 1, null, null, null, null
VSS_AG66, Voltage, null, 1, null, null, null, null
VSS_AJ44, Voltage, null, 1, null, null, null, null
VSS_AJ46, Voltage, null, 1, null, null, null, null
VSS_AJ47, Voltage, null, 1, null, null, null, null
VSS_AK03, Voltage, null, 1, null, null, null, null
VSS_AR50, Voltage, null, 1, null, null, null, null
VSS_AN05, Voltage, null, 1, null, null, null, null
VSS_AL59, Voltage, null, 1, null, null, null, null
VSS_AN47, Voltage, null, 1, null, null, null, null
VSS_AR56, Voltage, null, 1, null, null, null, null
VSS_AN66, Voltage, null, 1, null, null, null, null
VSS_AR60, Voltage, null, 1, null, null, null, null
VSS_AR62, Voltage, null, 1, null, null, null, null
VSS_AM12, Voltage, null, 1, null, null, null, null
VSS_AP05, Voltage, null, 1, null, null, null, null
VSS_AT05, Voltage, null, 1, null, null, null, null
VSS_AP23, Voltage, null, 1, null, null, null, null
VSS_AM18, Voltage, null, 1, null, null, null, null
VSS_AP25, Voltage, null, 1, null, null, null, null
VSS_AM20, Voltage, null, 1, null, null, null, null
VSS_AP26, Voltage, null, 1, null, null, null, null
VSS_AM21, Voltage, null, 1, null, null, null, null
VSS_AP28, Voltage, null, 1, null, null, null, null
VSS_AT11, Voltage, null, 1, null, null, null, null
VSS_AM23, Voltage, null, 1, null, null, null, null
VSS_AP29, Voltage, null, 1, null, null, null, null
VSS_AP31, Voltage, null, 1, null, null, null, null
VSS_AP32, Voltage, null, 1, null, null, null, null
VSS_AT16, Voltage, null, 1, null, null, null, null
VSS_AP34, Voltage, null, 1, null, null, null, null
VSS_AT17, Voltage, null, 1, null, null, null, null
VSS_AP36, Voltage, null, 1, null, null, null, null
VSS_AT19, Voltage, null, 1, null, null, null, null
VSS_AP38, Voltage, null, 1, null, null, null, null
VSS_AP39, Voltage, null, 1, null, null, null, null
VSS_AP41, Voltage, null, 1, null, null, null, null
VSS_AP42, Voltage, null, 1, null, null, null, null
VSS_AP44, Voltage, null, 1, null, null, null, null
VSS_AP46, Voltage, null, 1, null, null, null, null
VSS_AP64, Voltage, null, 1, null, null, null, null
VSS_AM44, Voltage, null, 1, null, null, null, null
VSS_AM46, Voltage, null, 1, null, null, null, null
VSS_AR08, Voltage, null, 1, null, null, null, null
VSS_AM50, Voltage, null, 1, null, null, null, null
VSS_AR13, Voltage, null, 1, null, null, null, null
VSS_AT44, Voltage, null, 1, null, null, null, null
VSS_AM55, Voltage, null, 1, null, null, null, null
VSS_AR17, Voltage, null, 1, null, null, null, null
VSS_AM59, Voltage, null, 1, null, null, null, null
VSS_AR19, Voltage, null, 1, null, null, null, null
VSS_AT53, Voltage, null, 1, null, null, null, null
</pre>
<h1>VSS Signals 4 of 4</h1>
<pre id="VSS Signals 4 of 4">
VSS_AT57, Voltage, null, 1, null, null, null, null
VSS_AW19, Voltage, null, 1, null, null, null, null
VSS_AW23, Voltage, null, 1, null, null, null, null
VSS_AT64, Voltage, null, 1, null, null, null, null
VSS_AW25, Voltage, null, 1, null, null, null, null
VSS_AT66, Voltage, null, 1, null, null, null, null
VSS_AW26, Voltage, null, 1, null, null, null, null
VSS_AY38, Voltage, null, 1, null, null, null, null
VSS_AW28, Voltage, null, 1, null, null, null, null
VSS_AY45, Voltage, null, 1, null, null, null, null
VSS_AW30, Voltage, null, 1, null, null, null, null
VSS_AU04, Voltage, null, 1, null, null, null, null
VSS_AW31, Voltage, null, 1, null, null, null, null
VSS_AY52, Voltage, null, 1, null, null, null, null
VSS_AW32, Voltage, null, 1, null, null, null, null
VSS_AW34, Voltage, null, 1, null, null, null, null
VSS_AY55, Voltage, null, 1, null, null, null, null
VSS_AY62, Voltage, null, 1, null, null, null, null
VSS_AW46, Voltage, null, 1, null, null, null, null
VSS_BA17, Voltage, null, 1, null, null, null, null
VSS_AW47, Voltage, null, 1, null, null, null, null
VSS_AW49, Voltage, null, 1, null, null, null, null
VSS_AW50, Voltage, null, 1, null, null, null, null
VSS_AW52, Voltage, null, 1, null, null, null, null
VSS_BA29, Voltage, null, 1, null, null, null, null
VSS_AW55, Voltage, null, 1, null, null, null, null
VSS_BA34, Voltage, null, 1, null, null, null, null
VSS_AU62, Voltage, null, 1, null, null, null, null
VSS_AW59, Voltage, null, 1, null, null, null, null
VSS_AV02, Voltage, null, 1, null, null, null, null
VSS_AV04, Voltage, null, 1, null, null, null, null
VSS_AV05, Voltage, null, 1, null, null, null, null
VSS_BA42, Voltage, null, 1, null, null, null, null
VSS_BA49, Voltage, null, 1, null, null, null, null
VSS_AW05, Voltage, null, 1, null, null, null, null
VSS_AY05, Voltage, null, 1, null, null, null, null
VSS_AW09, Voltage, null, 1, null, null, null, null
VSS_BB05, Voltage, null, 1, null, null, null, null
VSS_AY12, Voltage, null, 1, null, null, null, null
VSS_BB17, Voltage, null, 1, null, null, null, null
VSS_AW14, Voltage, null, 1, null, null, null, null
VSS_BE66, Voltage, null, 1, null, null, null, null
VSS_BF01, Voltage, null, 1, null, null, null, null
VSS_BB34, Voltage, null, 1, null, null, null, null
VSS_BF03, Voltage, null, 1, null, null, null, null
VSS_BF04, Voltage, null, 1, null, null, null, null
VSS_BB53, Voltage, null, 1, null, null, null, null
VSS_BB54, Voltage, null, 1, null, null, null, null
VSS_BF29, Voltage, null, 1, null, null, null, null
VSS_BB56, Voltage, null, 1, null, null, null, null
VSS_BB57, Voltage, null, 1, null, null, null, null
VSS_BD32, Voltage, null, 1, null, null, null, null
VSS_BD34, Voltage, null, 1, null, null, null, null
VSS_BB62, Voltage, null, 1, null, null, null, null
VSS_BD38, Voltage, null, 1, null, null, null, null
VSS_BD41, Voltage, null, 1, null, null, null, null
VSS_BB65, Voltage, null, 1, null, null, null, null
VSS_BB66, Voltage, null, 1, null, null, null, null
VSS_BD45, Voltage, null, 1, null, null, null, null
VSS_BF62, Voltage, null, 1, null, null, null, null
VSS_BG01, Voltage, null, 1, null, null, null, null
VSS_BC05, Voltage, null, 1, null, null, null, null
VSS_BD50, Voltage, null, 1, null, null, null, null
VSS_BD53, Voltage, null, 1, null, null, null, null
VSS_BD59, Voltage, null, 1, null, null, null, null
VSS_BD60, Voltage, null, 1, null, null, null, null
VSS_BD62, Voltage, null, 1, null, null, null, null
VSS_BD63, Voltage, null, 1, null, null, null, null
VSS_BD65, Voltage, null, 1, null, null, null, null
VSS_BE05, Voltage, null, 1, null, null, null, null
VSS_BC30, Voltage, null, 1, null, null, null, null
VSS_BC37, Voltage, null, 1, null, null, null, null
VSS_BE32, Voltage, null, 1, null, null, null, null
VSS_BC46, Voltage, null, 1, null, null, null, null
VSS_BG32, Voltage, null, 1, null, null, null, null
VSS_BE42, Voltage, null, 1, null, null, null, null
VSS_BG37, Voltage, null, 1, null, null, null, null
VSS_BE49, Voltage, null, 1, null, null, null, null
VSS_BE57, Voltage, null, 1, null, null, null, null
VSS_BG46, Voltage, null, 1, null, null, null, null
VSS_BK15, Voltage, null, 1, null, null, null, null
VSS_BL19, Voltage, null, 1, null, null, null, null
VSS_BK17, Voltage, null, 1, null, null, null, null
VSS_BK18, Voltage, null, 1, null, null, null, null
VSS_BG54, Voltage, null, 1, null, null, null, null
VSS_BK19, Voltage, null, 1, null, null, null, null
VSS_BL25, Voltage, null, 1, null, null, null, null
VSS_BK21, Voltage, null, 1, null, null, null, null
VSS_BK22, Voltage, null, 1, null, null, null, null
VSS_BG63, Voltage, null, 1, null, null, null, null
VSS_BK24, Voltage, null, 1, null, null, null, null
VSS_BL30, Voltage, null, 1, null, null, null, null
VSS_BG66, Voltage, null, 1, null, null, null, null
VSS_BK26, Voltage, null, 1, null, null, null, null
VSS_BK27, Voltage, null, 1, null, null, null, null
VSS_BL34, Voltage, null, 1, null, null, null, null
VSS_BK28, Voltage, null, 1, null, null, null, null
VSS_BK30, Voltage, null, 1, null, null, null, null
VSS_BL37, Voltage, null, 1, null, null, null, null
VSS_BK31, Voltage, null, 1, null, null, null, null
VSS_BL43, Voltage, null, 1, null, null, null, null
VSS_BK36, Voltage, null, 1, null, null, null, null
VSS_BK37, Voltage, null, 1, null, null, null, null
VSS_BH32, Voltage, null, 1, null, null, null, null
VSS_BK39, Voltage, null, 1, null, null, null, null
VSS_BH34, Voltage, null, 1, null, null, null, null
VSS_BH41, Voltage, null, 1, null, null, null, null
VSS_BK42, Voltage, null, 1, null, null, null, null
VSS_BK44, Voltage, null, 1, null, null, null, null
VSS_BK45, Voltage, null, 1, null, null, null, null
VSS_BH50, Voltage, null, 1, null, null, null, null
VSS_BK46, Voltage, null, 1, null, null, null, null
VSS_BK48, Voltage, null, 1, null, null, null, null
VSS_BK49, Voltage, null, 1, null, null, null, null
VSS_BH60, Voltage, null, 1, null, null, null, null
VSS_BK51, Voltage, null, 1, null, null, null, null
VSS_BM01, Voltage, null, 1, null, null, null, null
VSS_BH62, Voltage, null, 1, null, null, null, null
VSS_BK53, Voltage, null, 1, null, null, null, null
VSS_BM03, Voltage, null, 1, null, null, null, null
VSS_BM05, Voltage, null, 1, null, null, null, null
VSS_BJ01, Voltage, null, 1, null, null, null, null
VSS_BK56, Voltage, null, 1, null, null, null, null
VSS_BK57, Voltage, null, 1, null, null, null, null
VSS_BK58, Voltage, null, 1, null, null, null, null
VSS_BJ66, Voltage, null, 1, null, null, null, null
VSS_BK01, Voltage, null, 1, null, null, null, null
VSS_BK64, Voltage, null, 1, null, null, null, null
VSS_BM22, Voltage, null, 1, null, null, null, null
VSS_BK66, Voltage, null, 1, null, null, null, null
VSS_BK08, Voltage, null, 1, null, null, null, null
VSS_BK10, Voltage, null, 1, null, null, null, null
VSS_BL14, Voltage, null, 1, null, null, null, null
VSS_BM45, Voltage, null, 1, null, null, null, null
VSS_BP31, Voltage, null, 1, null, null, null, null
VSS_BP37, Voltage, null, 1, null, null, null, null
VSS_BM61, Voltage, null, 1, null, null, null, null
VSS_BP40, Voltage, null, 1, null, null, null, null
VSS_BM62, Voltage, null, 1, null, null, null, null
VSS_BM64, Voltage, null, 1, null, null, null, null
VSS_BP46, Voltage, null, 1, null, null, null, null
VSS_BM66, Voltage, null, 1, null, null, null, null
VSS_BP52, Voltage, null, 1, null, null, null, null
VSS_BP55, Voltage, null, 1, null, null, null, null
VSS_BN14, Voltage, null, 1, null, null, null, null
VSS_BP58, Voltage, null, 1, null, null, null, null
VSS_BP59, Voltage, null, 1, null, null, null, null
VSS_BP61, Voltage, null, 1, null, null, null, null
VSS_BP62, Voltage, null, 1, null, null, null, null
VSS_BP64, Voltage, null, 1, null, null, null, null
VSS_BP66, Voltage, null, 1, null, null, null, null
VSS_BN30, Voltage, null, 1, null, null, null, null
VSS_BN37, Voltage, null, 1, null, null, null, null
VSS_BP01, Voltage, null, 1, null, null, null, null
VSS_BP03, Voltage, null, 1, null, null, null, null
VSS_BP05, Voltage, null, 1, null, null, null, null
VSS_BP10, Voltage, null, 1, null, null, null, null
VSS_BP13, Voltage, null, 1, null, null, null, null
VSS_BP22, Voltage, null, 1, null, null, null, null
VSSCPUVIDSI0_1P03_SENSE_AF02, Voltage, null, 1, null, null, null, null
VSSRAMCPUSI1_1P03_SENSE_AF34, Voltage, null, 1, null, null, null, null
</pre>

    <script>


var intel_atom_processor_c2000_series = {
    "ball_map":[],
    "interface_signals":[]
};

function countSignals(){
    var total = 0;
    intel_atom_processor_c2000_series.interface_signals.forEach(interface => { 
    for(i in interface.Signals) 
        total += interface.Signals[i]['Ball Count']; 
    })
    return total;
}

function pad(str){
  if(isNaN(str) && str.length == 1 || str < 10){
    str = "0" + str;
  }
  return str;
}

var text = document.querySelector('#ball-map').innerText;
var lines = text.split('\n'),list = [], ball_signal_map = [];
for(var i in lines){
  var line = lines[i].trim();
    if(line.length > 0) 
      list.push(line);
}
for(var i in list){
  var items = list[i].split(' ');
  for(var j = 0;j<items.length;j+=2){
    //console.log(items[j]+"="+items[j+1]);
    var ball = items[j], sig = items[j+1];
    var digits = ball.match(/\d+/)[0];
    //add leading zero
    if(digits.length == 1) {
      ball = ball.replace(digits, "0" + digits); 
    }
    ball_signal_map.push({
    ball: ball, 
    signal: sig 
  });
  }
}
//sort by ball
//ball_signal_map.sort(function(a,b){
//  return a.ball.localeCompare(b.ball);
//});

//sort by signal
ball_signal_map.sort(function(a,b){
  return a.signal.localeCompare(b.signal);
});

intel_atom_processor_c2000_series.ball_map = ball_signal_map;

var jsonFormat = JSON.stringify(ball_signal_map, null, 2);

var str = "", ballMapList = [];
var x=-16, y = 13;
for(var i in ball_signal_map){
  str += pad(Number(i) + 1) + " " + ball_signal_map[i].ball + " " + ball_signal_map[i].signal + "\n"
}
document.querySelector('pre').innerText = str;



var preList = [].slice.call(document.querySelectorAll('pre')).filter(item=>{ return item.id!="ball-map"; }),
    interfaces = [], ballCount = 0;

for(var i=0;i<preList.length;i++) {

    var interface = { 
        Interface: preList[i].id,
        Signals: []
    };

	if(interface.name == "Reserved Signals") {
		var signals = preList[i].innerText.split('\n');
        var columnNames = [
                "Signal Name", 
                "I/O Type", 
                "I/O Buffer Type", 
                "Ball Count", 
                "Internal Resistor PU/PD", 
                "External Resistor PU/PD", 
                "Power Rail", 
                "Description"
            ];
        
        processSignals(signals, columnNames, interface);

    }
    else {
        
        var signals = preList[i].innerText.split('\n');
        var columnNames = [	
                "Signal Name", 
                "I/O Type", 
                "I/O Buffer Type", 
                "Ball Count", 
                "Internal Resistor PU/PD", 
                "External Resistor PU/PD", 
                "Power Rail", 
                "Description"
            ];

        processSignals(signals, columnNames, interface);

    }

	interfaces.push(interface);
}

function processSignals(signals, columnNames, interface){
    for(var k=0;k<signals.length;k++){
        var signal = signals[k],
            columns = signal.split(',');
        var signal = {};
        for(var j=0;j<columnNames.length -1;j++){
            if(!columns[j]) continue;
            var val = columns[j].trim();
            if(columnNames[j] == "Ball Count"){
                signal['Net List'] = [];
                var sigBallCount = signal[columnNames[j]] = Number(val);
                for(var x=0;x<sigBallCount;x++){
                    var sigName = signal['Signal Name'];
                    if(sigBallCount > 1){
                        signal['Net List'].push(sigName.substr(0, sigName.indexOf('[')) + '[' + x + ']');
                    }
                    else signal['Net List'].push(sigName);
                }

                ballCount += Number(val);
            } else {
                signal[columnNames[j]] = val;
            }
        }
        if(Object.keys(signal).length > 0){
            signal.Description = columns.slice(columnNames.length -1, columns.length).join(',').trim();
            interface.Signals.push(signal);
        }
    }
}

function getSignalsFromRange(signalName){
 return signalName.match(/\[(\d:\d)\]/);
}



intel_atom_processor_c2000_series.interface_signals = interfaces;



console.log(intel_atom_processor_c2000_series);




var ball_map = intel_atom_processor_c2000_series.ball_map;
var rows = 26, cols = 32, smds="";
var x=-16, y = 13;
for(var i =0;i<ball_map.length;i++){
    var padName = '';
    if(ball_map[i].signal.indexOf(ball_map[i].ball) == -1) {
        padName = ball_map[i].signal+'_'+ball_map[i].ball;
    }
    else {
        padName = ball_map[i].signal;
    }
    
    smds += '<smd name="'+padName+'" x="'+x+'" y="'+y+'" dx="0.45" dy="0.45" layer="1" roundness="100"/>\n';
    y -=  0.7;
    x  = -0.7;
}

var interfaces = intel_atom_processor_c2000_series.interface_signals;
var connects="", gates="", gatePrefix="";
var symbolXML = '', x = 0, y = 0, stepSize = 5.08;
for(var i=0;i<interfaces.length;i++){
    //if(interfaces[i].Interface == "Reserved Signals") continue;
    var interface_name = interfaces[i].Interface.split(' ').join('-');
    symbolXML += '<symbol name="' + interface_name + '">\n';

    gates += '<gate name="'+gatePrefix+interface_name+'" symbol="'+interface_name+'" x="0" y="0"/>\n';

    //var startY = 1 * (interfaces[i].Signals.length * stepSize/*mm*/) / 2;

    y = 0;

    for(var p=0;p<interfaces[i].Signals.length;p++){
        var signal = interfaces[i].Signals[p];
        for(var n=0;n<signal['Net List'].length;n++){
            if(y >= 2000){
                y = 0;
                x += stepSize * 2;
            }
            var pinName = signal['Net List'][n].split('/')[0];
            symbolXML += '    <pin name="'+pinName+'"  x="'+x+'" y="'+y+'" length="middle" />\n';

            

            var ballName = lookupBallName(pinName);
            if(ballName == null){
                var errMsg = 'Interface: '+interface_name+' Ball: '+pinName + " " + ballName;
                console.error(errMsg);
                //alert(errMsg);
            }
            if(pinName.indexOf(ballName) == -1){
                connects += '<connect gate="'+gatePrefix+interface_name+'" pin="'+pinName+'" pad="'+pinName+'_'+ballName+'" />\n';
            }
            else {
                connects += '<connect gate="'+gatePrefix+interface_name+'" pin="'+pinName+'" pad="'+pinName+'" />\n';
            }

            y += stepSize;
        }
    }

    var boxWidth = stepSize * 8;
    var wires = [
        { x1: x + stepSize, y1: stepSize * -2, x2: x + stepSize, y2: y + stepSize },
        { x1: x + boxWidth, y1: stepSize * -2, x2: x + boxWidth, y2: y + stepSize },

        { x1: x + stepSize, y1: stepSize * -2, x2: x + boxWidth, y2: stepSize*-2 },
        { x1: x + stepSize, y1: y + stepSize , x2: x + boxWidth, y2: y + stepSize },
        
        //{ x1: ,y1: ,x2: ,y1: },
        //{ x1: ,y1: ,x2: ,y1: },
        //{ x1: ,y1: ,x2: ,y1: }  
    ], 
    textX = x + stepSize, 
    textY = stepSize*-3;

    for(var w in wires){
        symbolXML += '<wire x1="'+wires[w].x1+'" y1="'+wires[w].y1+'" x2="'+wires[w].x2+'" y2="'+wires[w].y2+'" width="0.254" layer="94"/>\n';
    }
    

    symbolXML += '<text x="'+textX+'" y="'+textY+'" size="1.778" layer="94">'+interfaces[i].Interface+'</text>\n';
    
    symbolXML += '</symbol>\n';
}

function lookupBallName(signal){
    var ball_map = intel_atom_processor_c2000_series.ball_map;
    for(var i = 0;i<ball_map.length;i++){
        var item = ball_map[i];	
        if(item.signal == signal || item.signal + "_" + item.ball == signal) 
            return item.ball;
    }
    return null;
}

      function getInterfaceNames(){
        var list = [];
        var interfaces = intel_atom_processor_c2000_series.interface_signals;
        for(var i in interfaces){
          list.push(interfaces[i].Interface);
        }
        return list;
      }
      function getInterface(name){
        var interfaces = intel_atom_processor_c2000_series.interface_signals;
        for(var i in interfaces){
          if(interfaces[i].Interface == name) return interfaces[i];
        }
        return null;
      }

function dumpSQL(){

    
var names = getInterfaceNames();
var signal_sql = "",interface_sql = "", interface_map_sql = "", 
    interface_id = 92, signal_id = 2217, device_id = 28;
for(var n in names){
	var interface_name = names[n];
    var signals = getInterface(interface_name).Signals;
    for(var i in signals){
        var netList = signals[i]["Net List"],
            desc = (signals[i]["Description"]),
            signal = (signals[i]["Signal Name"]),
            ioBufferType = (signals[i]["I/O Buffer Type"]),
            ioType = (signals[i]["I/O Type"]),
            intResPuPd = (signals[i]["Internal Resistor PU/PD"]),
            extResPuPd = (signals[i]["External Resistor PU/PD"]),
            powerRail = (signals[i]["Power Rail"]),
            ballCount = (signals[i]["Ball Count"]);
        //for(var j in netList){
        /*
            console.log({ 
                signal: signal,
                ballCount: ballCount, 
                ioType: ioType, 
                ioBufferType: ioBufferType, 
                intResPuPd : intResPuPd, 
                extResPuPd: extResPuPd, 
                powerRail:powerRail, 
                desc: desc
            });*/
            signal_sql += "INSERT INTO signals (`signal_id`, `name`, `io_type`, `io_buffer_type`, `ball_count`, `int_res_pu_pd`, `ext_res_pu_pd`, `power_rail`, `description`) VALUES (NULL, '"+signal+"', '"+ioType+"', '"+ioBufferType+"', '"+ballCount+"', '"+intResPuPd+"', '"+extResPuPd+"', '"+powerRail+"', '"+desc+"');\n";
            interface_map_sql += "INSERT INTO signal_interface_map (`signal_map_id`,`interface_id`,`signal_id`) values (NULL, "+interface_id+" , "+signal_id+");\n"
            signal_id++;
			
        //}
    }
	interface_sql += "INSERT INTO interfaces (`interface_id`, `device_id`, `interface_name`) values (NULL, " +device_id+", '"+interface_name+"');\n";
    interface_id++;
}
return [signal_sql,interface_sql, interface_map_sql]
}

//console.log(symbolXML)
//console.log(smds);

//console.log(connects);
//console.log(gates)

var PACKAGE_NAME = 'INTEL-ATOM-FCBGA-1283', DEVICE_SERIES_NAME = 'INTEL-ATOM-PROC-C2000-SERIES';
var eagle_template = '<?xml version="1.0" encoding="utf-8"?>\
<!DOCTYPE eagle SYSTEM "eagle.dtd">\
<eagle version="9.4.2">\
    <drawing>\
        <settings>\
            <setting alwaysvectorfont="no"/>\
            <setting verticaltext="up"/>\
        </settings>\
        <grid distance="0.7" unitdist="mm" unit="mm" style="lines" multiple="1" display="no" altdistance="0.0875" altunitdist="mm" altunit="mm"/>\
        <layers>\
            <layer number="1" name="Top" color="4" fill="1" visible="yes" active="yes"/>\
            <layer number="16" name="Bottom" color="1" fill="1" visible="yes" active="yes"/>\
            <layer number="17" name="Pads" color="2" fill="1" visible="yes" active="yes"/>\
            <layer number="18" name="Vias" color="2" fill="1" visible="yes" active="yes"/>\
            <layer number="19" name="Unrouted" color="6" fill="1" visible="yes" active="yes"/>\
            <layer number="20" name="Dimension" color="24" fill="1" visible="yes" active="yes"/>\
            <layer number="21" name="tPlace" color="7" fill="1" visible="yes" active="yes"/>\
            <layer number="22" name="bPlace" color="7" fill="1" visible="yes" active="yes"/>\
            <layer number="23" name="tOrigins" color="15" fill="1" visible="yes" active="yes"/>\
            <layer number="24" name="bOrigins" color="15" fill="1" visible="yes" active="yes"/>\
            <layer number="25" name="tNames" color="7" fill="1" visible="yes" active="yes"/>\
            <layer number="26" name="bNames" color="7" fill="1" visible="yes" active="yes"/>\
            <layer number="27" name="tValues" color="7" fill="1" visible="yes" active="yes"/>\
            <layer number="28" name="bValues" color="7" fill="1" visible="yes" active="yes"/>\
            <layer number="29" name="tStop" color="7" fill="3" visible="no" active="yes"/>\
            <layer number="30" name="bStop" color="7" fill="6" visible="no" active="yes"/>\
            <layer number="31" name="tCream" color="7" fill="4" visible="no" active="yes"/>\
            <layer number="32" name="bCream" color="7" fill="5" visible="no" active="yes"/>\
            <layer number="33" name="tFinish" color="6" fill="3" visible="no" active="yes"/>\
            <layer number="34" name="bFinish" color="6" fill="6" visible="no" active="yes"/>\
            <layer number="35" name="tGlue" color="7" fill="4" visible="no" active="yes"/>\
            <layer number="36" name="bGlue" color="7" fill="5" visible="no" active="yes"/>\
            <layer number="37" name="tTest" color="7" fill="1" visible="no" active="yes"/>\
            <layer number="38" name="bTest" color="7" fill="1" visible="no" active="yes"/>\
            <layer number="39" name="tKeepout" color="4" fill="11" visible="yes" active="yes"/>\
            <layer number="40" name="bKeepout" color="1" fill="11" visible="yes" active="yes"/>\
            <layer number="41" name="tRestrict" color="4" fill="10" visible="yes" active="yes"/>\
            <layer number="42" name="bRestrict" color="1" fill="10" visible="yes" active="yes"/>\
            <layer number="43" name="vRestrict" color="2" fill="10" visible="yes" active="yes"/>\
            <layer number="44" name="Drills" color="7" fill="1" visible="no" active="yes"/>\
            <layer number="45" name="Holes" color="7" fill="1" visible="no" active="yes"/>\
            <layer number="46" name="Milling" color="3" fill="1" visible="no" active="yes"/>\
            <layer number="47" name="Measures" color="7" fill="1" visible="no" active="yes"/>\
            <layer number="48" name="Document" color="7" fill="1" visible="yes" active="yes"/>\
            <layer number="49" name="Reference" color="7" fill="1" visible="yes" active="yes"/>\
            <layer number="51" name="tDocu" color="7" fill="1" visible="yes" active="yes"/>\
            <layer number="52" name="bDocu" color="7" fill="1" visible="yes" active="yes"/>\
            <layer number="88" name="SimResults" color="9" fill="1" visible="yes" active="yes"/>\
            <layer number="89" name="SimProbes" color="9" fill="1" visible="yes" active="yes"/>\
            <layer number="90" name="Modules" color="5" fill="1" visible="yes" active="yes"/>\
            <layer number="91" name="Nets" color="2" fill="1" visible="yes" active="yes"/>\
            <layer number="92" name="Busses" color="1" fill="1" visible="yes" active="yes"/>\
            <layer number="93" name="Pins" color="2" fill="1" visible="yes" active="yes"/>\
            <layer number="94" name="Symbols" color="4" fill="1" visible="yes" active="yes"/>\
            <layer number="95" name="Names" color="7" fill="1" visible="yes" active="yes"/>\
            <layer number="96" name="Values" color="7" fill="1" visible="yes" active="yes"/>\
            <layer number="97" name="Info" color="7" fill="1" visible="yes" active="yes"/>\
            <layer number="98" name="Guide" color="6" fill="1" visible="yes" active="yes"/>\
        </layers>\
        <library>\
            <packages>\
            <package name="'+PACKAGE_NAME+'">'+smds+'</package>\
            </packages>\
            <symbols>'+symbolXML+'</symbols>\
            <devicesets>\
                <deviceset name="'+DEVICE_SERIES_NAME+'">\
                    <gates>'+gates+'</gates>\
                    <devices>\
                        <device name="" package="'+PACKAGE_NAME+'">\
                            <connects>'+connects+'</connects>\
                            <technologies>\
                                <technology name=""/>\
                            </technologies>\
                        </device>\
                    </devices>\
                </deviceset>\
            </devicesets>\
        </library>\
    </drawing>\
</eagle>';


console.log(eagle_template);

    </script>
</body>
</html>