#! /classes/c2s2/easybuild-rhel/software/iverilog/12.0-GCCcore-13.2.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/classes/c2s2/easybuild-rhel/software/iverilog/12.0-GCCcore-13.2.0/lib/ivl/system.vpi";
:vpi_module "/classes/c2s2/easybuild-rhel/software/iverilog/12.0-GCCcore-13.2.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/c2s2/easybuild-rhel/software/iverilog/12.0-GCCcore-13.2.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/c2s2/easybuild-rhel/software/iverilog/12.0-GCCcore-13.2.0/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/c2s2/easybuild-rhel/software/iverilog/12.0-GCCcore-13.2.0/lib/ivl/va_math.vpi";
:vpi_module "/classes/c2s2/easybuild-rhel/software/iverilog/12.0-GCCcore-13.2.0/lib/ivl/v2009.vpi";
S_0x1b8de50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b8e920 .scope module, "vpu" "vpu" 3 19;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "vpu_data_pathway";
    .port_info 3 /INPUT 16 "vpu_data_in_1";
    .port_info 4 /INPUT 16 "vpu_data_in_2";
    .port_info 5 /INPUT 1 "vpu_valid_in_1";
    .port_info 6 /INPUT 1 "vpu_valid_in_2";
    .port_info 7 /INPUT 16 "bias_scalar_in_1";
    .port_info 8 /INPUT 16 "bias_scalar_in_2";
    .port_info 9 /INPUT 16 "lr_leak_factor_in";
    .port_info 10 /INPUT 16 "Y_in_1";
    .port_info 11 /INPUT 16 "Y_in_2";
    .port_info 12 /INPUT 16 "inv_batch_size_times_two_in";
    .port_info 13 /INPUT 16 "H_in_1";
    .port_info 14 /INPUT 16 "H_in_2";
    .port_info 15 /OUTPUT 16 "vpu_data_out_1";
    .port_info 16 /OUTPUT 16 "vpu_data_out_2";
    .port_info 17 /OUTPUT 1 "vpu_valid_out_1";
    .port_info 18 /OUTPUT 1 "vpu_valid_out_2";
o0x7f9aedc9ad88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1bf3410_0 .net/s "H_in_1", 15 0, o0x7f9aedc9ad88;  0 drivers
o0x7f9aedc9adb8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1bf3510_0 .net/s "H_in_2", 15 0, o0x7f9aedc9adb8;  0 drivers
o0x7f9aedc992e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1bf35f0_0 .net/s "Y_in_1", 15 0, o0x7f9aedc992e8;  0 drivers
o0x7f9aedc9a188 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1bf3750_0 .net/s "Y_in_2", 15 0, o0x7f9aedc9a188;  0 drivers
v0x1bf38a0_0 .var "b_to_lr_data_in_1", 15 0;
v0x1bf3980_0 .var "b_to_lr_data_in_2", 15 0;
v0x1bf3a60_0 .var "b_to_lr_valid_in_1", 0 0;
v0x1bf3b20_0 .var "b_to_lr_valid_in_2", 0 0;
v0x1bf3be0_0 .var "bias_data_1_in", 15 0;
v0x1bf3dc0_0 .var "bias_data_2_in", 15 0;
o0x7f9aedc961f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1bf3f10_0 .net/s "bias_scalar_in_1", 15 0, o0x7f9aedc961f8;  0 drivers
o0x7f9aedc96af8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1bf4060_0 .net/s "bias_scalar_in_2", 15 0, o0x7f9aedc96af8;  0 drivers
v0x1bf41b0_0 .var "bias_valid_1_in", 0 0;
v0x1bf4250_0 .net "bias_valid_1_out", 0 0, v0x1bcc990_0;  1 drivers
v0x1bf42f0_0 .var "bias_valid_2_in", 0 0;
v0x1bf4390_0 .net "bias_valid_2_out", 0 0, v0x1bd1b80_0;  1 drivers
v0x1bf4430_0 .net "bias_z_data_out_1", 15 0, v0x1bccce0_0;  1 drivers
v0x1bf4600_0 .net "bias_z_data_out_2", 15 0, v0x1bd1ed0_0;  1 drivers
o0x7f9aedc96768 .functor BUFZ 1, C4<z>; HiZ drive
v0x1bf46c0_0 .net "clk", 0 0, o0x7f9aedc96768;  0 drivers
o0x7f9aedc99018 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1bf4760_0 .net/s "inv_batch_size_times_two_in", 15 0, o0x7f9aedc99018;  0 drivers
v0x1bf4820_0 .var "last_H_data_1_in", 15 0;
v0x1bf4900_0 .var "last_H_data_1_out", 15 0;
v0x1bf49e0_0 .var "last_H_data_2_in", 15 0;
v0x1bf4ac0_0 .var "last_H_data_2_out", 15 0;
v0x1bf4ba0_0 .var "loss_data_1_in", 15 0;
v0x1bf4c60_0 .net "loss_data_1_out", 15 0, v0x1be9310_0;  1 drivers
v0x1bf4d20_0 .var "loss_data_2_in", 15 0;
v0x1bf4e70_0 .net "loss_data_2_out", 15 0, v0x1bf22f0_0;  1 drivers
v0x1bf4f30_0 .var "loss_to_lrd_data_in_1", 15 0;
v0x1bf5010_0 .var "loss_to_lrd_data_in_2", 15 0;
v0x1bf50f0_0 .var "loss_to_lrd_valid_in_1", 0 0;
v0x1bf51b0_0 .var "loss_to_lrd_valid_in_2", 0 0;
v0x1bf5270_0 .var "loss_valid_1_in", 0 0;
v0x1bf5310_0 .net "loss_valid_1_out", 0 0, v0x1be95f0_0;  1 drivers
v0x1bf53b0_0 .var "loss_valid_2_in", 0 0;
v0x1bf54a0_0 .net "loss_valid_2_out", 0 0, v0x1bf2680_0;  1 drivers
v0x1bf5590_0 .var "lr_d_H_in_1", 15 0;
v0x1bf56a0_0 .var "lr_d_H_in_2", 15 0;
v0x1bf57b0_0 .var "lr_d_data_1_in", 15 0;
v0x1bf5870_0 .net "lr_d_data_1_out", 15 0, v0x1bd5920_0;  1 drivers
v0x1bf5980_0 .var "lr_d_data_2_in", 15 0;
v0x1bf5a40_0 .net "lr_d_data_2_out", 15 0, v0x1bd8820_0;  1 drivers
v0x1bf5b50_0 .var "lr_d_valid_1_in", 0 0;
v0x1bf5c40_0 .net "lr_d_valid_1_out", 0 0, v0x1bd5af0_0;  1 drivers
v0x1bf5d30_0 .var "lr_d_valid_2_in", 0 0;
v0x1bf5e20_0 .net "lr_d_valid_2_out", 0 0, v0x1bd89a0_0;  1 drivers
v0x1bf5f10_0 .var "lr_data_1_in", 15 0;
v0x1bf5fd0_0 .net "lr_data_1_out", 15 0, v0x1bdc3e0_0;  1 drivers
v0x1bf60e0_0 .var "lr_data_2_in", 15 0;
v0x1bf61a0_0 .net "lr_data_2_out", 15 0, v0x1bdf100_0;  1 drivers
o0x7f9aedc97668 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1bf62b0_0 .net/s "lr_leak_factor_in", 15 0, o0x7f9aedc97668;  0 drivers
v0x1bf6370_0 .var "lr_to_loss_data_in_1", 15 0;
v0x1bf6450_0 .var "lr_to_loss_data_in_2", 15 0;
v0x1bf6530_0 .var "lr_to_loss_valid_in_1", 0 0;
v0x1bf65f0_0 .var "lr_to_loss_valid_in_2", 0 0;
v0x1bf66b0_0 .var "lr_valid_1_in", 0 0;
v0x1bf67a0_0 .net "lr_valid_1_out", 0 0, v0x1bdc680_0;  1 drivers
v0x1bf6890_0 .var "lr_valid_2_in", 0 0;
v0x1bf6980_0 .net "lr_valid_2_out", 0 0, v0x1bdf4b0_0;  1 drivers
o0x7f9aedc96798 .functor BUFZ 1, C4<z>; HiZ drive
v0x1bf6a70_0 .net "rst", 0 0, o0x7f9aedc96798;  0 drivers
o0x7f9aedc9b0e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1bf6b10_0 .net/s "vpu_data_in_1", 15 0, o0x7f9aedc9b0e8;  0 drivers
o0x7f9aedc9b118 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1bf6bf0_0 .net/s "vpu_data_in_2", 15 0, o0x7f9aedc9b118;  0 drivers
v0x1bf6cd0_0 .var/s "vpu_data_out_1", 15 0;
v0x1bf6db0_0 .var/s "vpu_data_out_2", 15 0;
o0x7f9aedc9b1a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x1bf6e90_0 .net "vpu_data_pathway", 3 0, o0x7f9aedc9b1a8;  0 drivers
o0x7f9aedc9b1d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1bf7340_0 .net "vpu_valid_in_1", 0 0, o0x7f9aedc9b1d8;  0 drivers
o0x7f9aedc9b208 .functor BUFZ 1, C4<z>; HiZ drive
v0x1bf73e0_0 .net "vpu_valid_in_2", 0 0, o0x7f9aedc9b208;  0 drivers
v0x1bf7480_0 .var "vpu_valid_out_1", 0 0;
v0x1bf7520_0 .var "vpu_valid_out_2", 0 0;
E_0x1af90f0/0 .event anyedge, v0x1bcced0_0, v0x1bf6e90_0, v0x1bf6b10_0, v0x1bf6bf0_0;
E_0x1af90f0/1 .event anyedge, v0x1bf7340_0, v0x1bf73e0_0, v0x1bccce0_0, v0x1bd1ed0_0;
E_0x1af90f0/2 .event anyedge, v0x1bcc990_0, v0x1bd1b80_0, v0x1bf38a0_0, v0x1bf3980_0;
E_0x1af90f0/3 .event anyedge, v0x1bf3a60_0, v0x1bf3b20_0, v0x1bdc3e0_0, v0x1bdf100_0;
E_0x1af90f0/4 .event anyedge, v0x1bdc680_0, v0x1bdf4b0_0, v0x1bf6370_0, v0x1bf6450_0;
E_0x1af90f0/5 .event anyedge, v0x1bf6530_0, v0x1bf65f0_0, v0x1be9310_0, v0x1bf22f0_0;
E_0x1af90f0/6 .event anyedge, v0x1be95f0_0, v0x1bf2680_0, v0x1bf4900_0, v0x1bf4ac0_0;
E_0x1af90f0/7 .event anyedge, v0x1bf3410_0, v0x1bf3510_0, v0x1bf4f30_0, v0x1bf5010_0;
E_0x1af90f0/8 .event anyedge, v0x1bf50f0_0, v0x1bf51b0_0, v0x1bd5920_0, v0x1bd8820_0;
E_0x1af90f0/9 .event anyedge, v0x1bd5af0_0, v0x1bd89a0_0;
E_0x1af90f0 .event/or E_0x1af90f0/0, E_0x1af90f0/1, E_0x1af90f0/2, E_0x1af90f0/3, E_0x1af90f0/4, E_0x1af90f0/5, E_0x1af90f0/6, E_0x1af90f0/7, E_0x1af90f0/8, E_0x1af90f0/9;
S_0x1bbdba0 .scope module, "bias_parent_inst" "bias_parent" 3 115, 4 4 0, S_0x1b8e920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "bias_scalar_in_1";
    .port_info 3 /INPUT 16 "bias_scalar_in_2";
    .port_info 4 /OUTPUT 1 "bias_Z_valid_out_1";
    .port_info 5 /OUTPUT 1 "bias_Z_valid_out_2";
    .port_info 6 /INPUT 16 "bias_sys_data_in_1";
    .port_info 7 /INPUT 16 "bias_sys_data_in_2";
    .port_info 8 /INPUT 1 "bias_sys_valid_in_1";
    .port_info 9 /INPUT 1 "bias_sys_valid_in_2";
    .port_info 10 /OUTPUT 16 "bias_z_data_out_1";
    .port_info 11 /OUTPUT 16 "bias_z_data_out_2";
v0x1bd2330_0 .net "bias_Z_valid_out_1", 0 0, v0x1bcc990_0;  alias, 1 drivers
v0x1bd23f0_0 .net "bias_Z_valid_out_2", 0 0, v0x1bd1b80_0;  alias, 1 drivers
v0x1bd2490_0 .net/s "bias_scalar_in_1", 15 0, o0x7f9aedc961f8;  alias, 0 drivers
v0x1bd2560_0 .net/s "bias_scalar_in_2", 15 0, o0x7f9aedc96af8;  alias, 0 drivers
v0x1bd2600_0 .net/s "bias_sys_data_in_1", 15 0, v0x1bf3be0_0;  1 drivers
v0x1bd26f0_0 .net/s "bias_sys_data_in_2", 15 0, v0x1bf3dc0_0;  1 drivers
v0x1bd27b0_0 .net "bias_sys_valid_in_1", 0 0, v0x1bf41b0_0;  1 drivers
v0x1bd2850_0 .net "bias_sys_valid_in_2", 0 0, v0x1bf42f0_0;  1 drivers
v0x1bd2920_0 .net/s "bias_z_data_out_1", 15 0, v0x1bccce0_0;  alias, 1 drivers
v0x1bd2a80_0 .net/s "bias_z_data_out_2", 15 0, v0x1bd1ed0_0;  alias, 1 drivers
v0x1bd2b50_0 .net "clk", 0 0, o0x7f9aedc96768;  alias, 0 drivers
v0x1bd2bf0_0 .net "rst", 0 0, o0x7f9aedc96798;  alias, 0 drivers
S_0x1afca60 .scope module, "column_1" "bias_child" 4 26, 5 4 0, S_0x1bbdba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "bias_scalar_in";
    .port_info 3 /OUTPUT 1 "bias_Z_valid_out";
    .port_info 4 /INPUT 16 "bias_sys_data_in";
    .port_info 5 /INPUT 1 "bias_sys_valid_in";
    .port_info 6 /OUTPUT 16 "bias_z_data_out";
v0x1bcc990_0 .var "bias_Z_valid_out", 0 0;
v0x1bcca70_0 .net/s "bias_scalar_in", 15 0, o0x7f9aedc961f8;  alias, 0 drivers
v0x1bccb30_0 .net/s "bias_sys_data_in", 15 0, v0x1bf3be0_0;  alias, 1 drivers
v0x1bccc20_0 .net "bias_sys_valid_in", 0 0, v0x1bf41b0_0;  alias, 1 drivers
v0x1bccce0_0 .var/s "bias_z_data_out", 15 0;
v0x1bcce10_0 .net "clk", 0 0, o0x7f9aedc96768;  alias, 0 drivers
v0x1bcced0_0 .net "rst", 0 0, o0x7f9aedc96798;  alias, 0 drivers
v0x1bccf90_0 .net/s "z_pre_activation", 15 0, L_0x1bf7b10;  1 drivers
E_0x1afa3c0 .event posedge, v0x1bcced0_0, v0x1bcce10_0;
S_0x1afcbf0 .scope module, "add_inst" "fxp_add" 5 18, 6 110 0, S_0x1afca60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x1b291a0 .param/l "ROUND" 0 6 117, +C4<00000000000000000000000000000001>;
P_0x1b291e0 .param/l "WIF" 1 6 126, +C4<00000000000000000000000000001000>;
P_0x1b29220 .param/l "WIFA" 0 6 112, +C4<00000000000000000000000000001000>;
P_0x1b29260 .param/l "WIFB" 0 6 114, +C4<00000000000000000000000000001000>;
P_0x1b292a0 .param/l "WII" 1 6 125, +C4<00000000000000000000000000001000>;
P_0x1b292e0 .param/l "WIIA" 0 6 111, +C4<00000000000000000000000000001000>;
P_0x1b29320 .param/l "WIIB" 0 6 113, +C4<00000000000000000000000000001000>;
P_0x1b29360 .param/l "WOF" 0 6 116, +C4<00000000000000000000000000001000>;
P_0x1b293a0 .param/l "WOI" 0 6 115, +C4<00000000000000000000000000001000>;
P_0x1b293e0 .param/l "WRF" 1 6 128, +C4<00000000000000000000000000001000>;
P_0x1b29420 .param/l "WRI" 1 6 127, +C4<000000000000000000000000000001001>;
v0x1bcc190_0 .net/s *"_ivl_0", 16 0, L_0x1bb0530;  1 drivers
v0x1bcc270_0 .net/s *"_ivl_2", 16 0, L_0x1bf7750;  1 drivers
v0x1bcc350_0 .net "ina", 15 0, v0x1bf3be0_0;  alias, 1 drivers
v0x1bcc420_0 .net "inaz", 15 0, L_0x1bf79d0;  1 drivers
v0x1bcc4f0_0 .net "inb", 15 0, o0x7f9aedc961f8;  alias, 0 drivers
v0x1bcc5e0_0 .net "inbz", 15 0, L_0x1bf7a70;  1 drivers
v0x1bcc6b0_0 .net "out", 15 0, L_0x1bf7b10;  alias, 1 drivers
v0x1bcc780_0 .net "overflow", 0 0, v0x1bcc050_0;  1 drivers
v0x1bcc850_0 .net/s "res", 16 0, L_0x1bf7840;  1 drivers
L_0x1bb0530 .extend/s 17, L_0x1bf79d0;
L_0x1bf7750 .extend/s 17, L_0x1bf7a70;
L_0x1bf7840 .arith/sum 17, L_0x1bb0530, L_0x1bf7750;
S_0x1ad6ed0 .scope module, "ina_zoom" "fxp_zoom" 6 140, 6 22 0, S_0x1afcbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1ad70b0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x1ad70f0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1ad7130 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x1ad7170 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1ad71b0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1bb0600_0 .net "in", 15 0, v0x1bf3be0_0;  alias, 1 drivers
v0x1b81c00_0 .var "ini", 7 0;
v0x1b81cd0_0 .var "inr", 15 0;
v0x1b9d070_0 .net "out", 15 0, L_0x1bf79d0;  alias, 1 drivers
v0x1b8dff0_0 .var "outf", 7 0;
v0x1a1b230_0 .var "outi", 7 0;
v0x1bc9e10_0 .var "overflow", 0 0;
L_0x1bf79d0 .concat [ 8 8 0 0], v0x1b8dff0_0, v0x1a1b230_0;
S_0x1ae0200 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1ad6ed0;
 .timescale -9 -12;
E_0x1a2bd40 .event anyedge, v0x1bb0600_0;
S_0x1ae03e0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1ad6ed0;
 .timescale -9 -12;
E_0x1bbf8e0 .event anyedge, v0x1b81cd0_0, v0x1b81c00_0;
S_0x1bc9f50 .scope module, "inb_zoom" "fxp_zoom" 6 152, 6 22 0, S_0x1afcbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1bca130 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x1bca170 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1bca1b0 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x1bca1f0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1bca230 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1bca900_0 .net "in", 15 0, o0x7f9aedc961f8;  alias, 0 drivers
v0x1bcaa00_0 .var "ini", 7 0;
v0x1bcaae0_0 .var "inr", 15 0;
v0x1bcaba0_0 .net "out", 15 0, L_0x1bf7a70;  alias, 1 drivers
v0x1bcac80_0 .var "outf", 7 0;
v0x1bcadb0_0 .var "outi", 7 0;
v0x1bcae90_0 .var "overflow", 0 0;
L_0x1bf7a70 .concat [ 8 8 0 0], v0x1bcac80_0, v0x1bcadb0_0;
S_0x1bca460 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1bc9f50;
 .timescale -9 -12;
E_0x1bbf920 .event anyedge, v0x1bca900_0;
S_0x1bca6a0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1bc9f50;
 .timescale -9 -12;
E_0x1bca8a0 .event anyedge, v0x1bcaae0_0, v0x1bcaa00_0;
S_0x1bcafd0 .scope module, "res_zoom" "fxp_zoom" 6 164, 6 22 0, S_0x1afcbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1bcb1b0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x1bcb1f0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1bcb230 .param/l "WII" 0 6 23, +C4<000000000000000000000000000001001>;
P_0x1bcb270 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1bcb2b0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1bcba90_0 .net "in", 16 0, L_0x1bf7840;  alias, 1 drivers
v0x1bcbb90_0 .var "ini", 8 0;
v0x1bcbc70_0 .var "inr", 16 0;
v0x1bcbd60_0 .net "out", 15 0, L_0x1bf7b10;  alias, 1 drivers
v0x1bcbe40_0 .var "outf", 7 0;
v0x1bcbf70_0 .var "outi", 7 0;
v0x1bcc050_0 .var "overflow", 0 0;
L_0x1bf7b10 .concat [ 8 8 0 0], v0x1bcbe40_0, v0x1bcbf70_0;
S_0x1bcb5d0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1bcafd0;
 .timescale -9 -12;
E_0x1bcb7b0 .event anyedge, v0x1bcba90_0;
S_0x1bcb830 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1bcafd0;
 .timescale -9 -12;
E_0x1bcba30 .event anyedge, v0x1bcbc70_0, v0x1bcbb90_0;
S_0x1bcd1c0 .scope module, "column_2" "bias_child" 4 36, 5 4 0, S_0x1bbdba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "bias_scalar_in";
    .port_info 3 /OUTPUT 1 "bias_Z_valid_out";
    .port_info 4 /INPUT 16 "bias_sys_data_in";
    .port_info 5 /INPUT 1 "bias_sys_valid_in";
    .port_info 6 /OUTPUT 16 "bias_z_data_out";
v0x1bd1b80_0 .var "bias_Z_valid_out", 0 0;
v0x1bd1c60_0 .net/s "bias_scalar_in", 15 0, o0x7f9aedc96af8;  alias, 0 drivers
v0x1bd1d20_0 .net/s "bias_sys_data_in", 15 0, v0x1bf3dc0_0;  alias, 1 drivers
v0x1bd1e10_0 .net "bias_sys_valid_in", 0 0, v0x1bf42f0_0;  alias, 1 drivers
v0x1bd1ed0_0 .var/s "bias_z_data_out", 15 0;
v0x1bd2000_0 .net "clk", 0 0, o0x7f9aedc96768;  alias, 0 drivers
v0x1bd20a0_0 .net "rst", 0 0, o0x7f9aedc96798;  alias, 0 drivers
v0x1bd2140_0 .net/s "z_pre_activation", 15 0, L_0x1bf8060;  1 drivers
S_0x1bcd3c0 .scope module, "add_inst" "fxp_add" 5 18, 6 110 0, S_0x1bcd1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x1bcd5a0 .param/l "ROUND" 0 6 117, +C4<00000000000000000000000000000001>;
P_0x1bcd5e0 .param/l "WIF" 1 6 126, +C4<00000000000000000000000000001000>;
P_0x1bcd620 .param/l "WIFA" 0 6 112, +C4<00000000000000000000000000001000>;
P_0x1bcd660 .param/l "WIFB" 0 6 114, +C4<00000000000000000000000000001000>;
P_0x1bcd6a0 .param/l "WII" 1 6 125, +C4<00000000000000000000000000001000>;
P_0x1bcd6e0 .param/l "WIIA" 0 6 111, +C4<00000000000000000000000000001000>;
P_0x1bcd720 .param/l "WIIB" 0 6 113, +C4<00000000000000000000000000001000>;
P_0x1bcd760 .param/l "WOF" 0 6 116, +C4<00000000000000000000000000001000>;
P_0x1bcd7a0 .param/l "WOI" 0 6 115, +C4<00000000000000000000000000001000>;
P_0x1bcd7e0 .param/l "WRF" 1 6 128, +C4<00000000000000000000000000001000>;
P_0x1bcd820 .param/l "WRI" 1 6 127, +C4<000000000000000000000000000001001>;
v0x1bd1380_0 .net/s *"_ivl_0", 16 0, L_0x1bf7bb0;  1 drivers
v0x1bd1460_0 .net/s *"_ivl_2", 16 0, L_0x1bf7ca0;  1 drivers
v0x1bd1540_0 .net "ina", 15 0, v0x1bf3dc0_0;  alias, 1 drivers
v0x1bd1610_0 .net "inaz", 15 0, L_0x1bf7f20;  1 drivers
v0x1bd16e0_0 .net "inb", 15 0, o0x7f9aedc96af8;  alias, 0 drivers
v0x1bd17d0_0 .net "inbz", 15 0, L_0x1bf7fc0;  1 drivers
v0x1bd18a0_0 .net "out", 15 0, L_0x1bf8060;  alias, 1 drivers
v0x1bd1970_0 .net "overflow", 0 0, v0x1bd1240_0;  1 drivers
v0x1bd1a40_0 .net/s "res", 16 0, L_0x1bf7d90;  1 drivers
L_0x1bf7bb0 .extend/s 17, L_0x1bf7f20;
L_0x1bf7ca0 .extend/s 17, L_0x1bf7fc0;
L_0x1bf7d90 .arith/sum 17, L_0x1bf7bb0, L_0x1bf7ca0;
S_0x1bcddf0 .scope module, "ina_zoom" "fxp_zoom" 6 140, 6 22 0, S_0x1bcd3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1bcdff0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x1bce030 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1bce070 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x1bce0b0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1bce0f0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1bce910_0 .net "in", 15 0, v0x1bf3dc0_0;  alias, 1 drivers
v0x1bcea10_0 .var "ini", 7 0;
v0x1bceaf0_0 .var "inr", 15 0;
v0x1bcebe0_0 .net "out", 15 0, L_0x1bf7f20;  alias, 1 drivers
v0x1bcecc0_0 .var "outf", 7 0;
v0x1bcedf0_0 .var "outi", 7 0;
v0x1bceed0_0 .var "overflow", 0 0;
L_0x1bf7f20 .concat [ 8 8 0 0], v0x1bcecc0_0, v0x1bcedf0_0;
S_0x1bce430 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1bcddf0;
 .timescale -9 -12;
E_0x1bce630 .event anyedge, v0x1bce910_0;
S_0x1bce6b0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1bcddf0;
 .timescale -9 -12;
E_0x1bce8b0 .event anyedge, v0x1bceaf0_0, v0x1bcea10_0;
S_0x1bcf010 .scope module, "inb_zoom" "fxp_zoom" 6 152, 6 22 0, S_0x1bcd3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1bcf1f0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x1bcf230 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1bcf270 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x1bcf2b0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1bcf2f0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1bcfac0_0 .net "in", 15 0, o0x7f9aedc96af8;  alias, 0 drivers
v0x1bcfbc0_0 .var "ini", 7 0;
v0x1bcfca0_0 .var "inr", 15 0;
v0x1bcfd90_0 .net "out", 15 0, L_0x1bf7fc0;  alias, 1 drivers
v0x1bcfe70_0 .var "outf", 7 0;
v0x1bcffa0_0 .var "outi", 7 0;
v0x1bd0080_0 .var "overflow", 0 0;
L_0x1bf7fc0 .concat [ 8 8 0 0], v0x1bcfe70_0, v0x1bcffa0_0;
S_0x1bcf5e0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1bcf010;
 .timescale -9 -12;
E_0x1bcf7e0 .event anyedge, v0x1bcfac0_0;
S_0x1bcf860 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1bcf010;
 .timescale -9 -12;
E_0x1bcfa60 .event anyedge, v0x1bcfca0_0, v0x1bcfbc0_0;
S_0x1bd01c0 .scope module, "res_zoom" "fxp_zoom" 6 164, 6 22 0, S_0x1bcd3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1bd03a0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x1bd03e0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1bd0420 .param/l "WII" 0 6 23, +C4<000000000000000000000000000001001>;
P_0x1bd0460 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1bd04a0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1bd0c80_0 .net "in", 16 0, L_0x1bf7d90;  alias, 1 drivers
v0x1bd0d80_0 .var "ini", 8 0;
v0x1bd0e60_0 .var "inr", 16 0;
v0x1bd0f50_0 .net "out", 15 0, L_0x1bf8060;  alias, 1 drivers
v0x1bd1030_0 .var "outf", 7 0;
v0x1bd1160_0 .var "outi", 7 0;
v0x1bd1240_0 .var "overflow", 0 0;
L_0x1bf8060 .concat [ 8 8 0 0], v0x1bd1030_0, v0x1bd1160_0;
S_0x1bd07c0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1bd01c0;
 .timescale -9 -12;
E_0x1bd09a0 .event anyedge, v0x1bd0c80_0;
S_0x1bd0a20 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1bd01c0;
 .timescale -9 -12;
E_0x1bd0c20 .event anyedge, v0x1bd0e60_0, v0x1bd0d80_0;
S_0x1bd2e20 .scope module, "leaky_relu_derivative_parent_inst" "leaky_relu_derivative_parent" 3 168, 7 4 0, S_0x1b8e920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "lr_leak_factor_in";
    .port_info 3 /INPUT 1 "lr_d_valid_1_in";
    .port_info 4 /INPUT 1 "lr_d_valid_2_in";
    .port_info 5 /INPUT 16 "lr_d_data_1_in";
    .port_info 6 /INPUT 16 "lr_d_data_2_in";
    .port_info 7 /INPUT 16 "lr_d_H_1_in";
    .port_info 8 /INPUT 16 "lr_d_H_2_in";
    .port_info 9 /OUTPUT 16 "lr_d_data_1_out";
    .port_info 10 /OUTPUT 16 "lr_d_data_2_out";
    .port_info 11 /OUTPUT 1 "lr_d_valid_1_out";
    .port_info 12 /OUTPUT 1 "lr_d_valid_2_out";
v0x1bd8ef0_0 .net "clk", 0 0, o0x7f9aedc96768;  alias, 0 drivers
v0x1bd8fb0_0 .net/s "lr_d_H_1_in", 15 0, v0x1bf5590_0;  1 drivers
v0x1bd9070_0 .net/s "lr_d_H_2_in", 15 0, v0x1bf56a0_0;  1 drivers
v0x1bd9140_0 .net/s "lr_d_data_1_in", 15 0, v0x1bf57b0_0;  1 drivers
v0x1bd91e0_0 .net/s "lr_d_data_1_out", 15 0, v0x1bd5920_0;  alias, 1 drivers
v0x1bd9280_0 .net/s "lr_d_data_2_in", 15 0, v0x1bf5980_0;  1 drivers
v0x1bd9370_0 .net/s "lr_d_data_2_out", 15 0, v0x1bd8820_0;  alias, 1 drivers
v0x1bd9430_0 .net "lr_d_valid_1_in", 0 0, v0x1bf5b50_0;  1 drivers
v0x1bd94d0_0 .net "lr_d_valid_1_out", 0 0, v0x1bd5af0_0;  alias, 1 drivers
v0x1bd9630_0 .net "lr_d_valid_2_in", 0 0, v0x1bf5d30_0;  1 drivers
v0x1bd9700_0 .net "lr_d_valid_2_out", 0 0, v0x1bd89a0_0;  alias, 1 drivers
v0x1bd97d0_0 .net/s "lr_leak_factor_in", 15 0, o0x7f9aedc97668;  alias, 0 drivers
v0x1bd9900_0 .net "rst", 0 0, o0x7f9aedc96798;  alias, 0 drivers
S_0x1bd3020 .scope module, "lr_d_col_1" "leaky_relu_derivative_child" 7 25, 8 4 0, S_0x1bd2e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_d_valid_in";
    .port_info 3 /INPUT 16 "lr_d_data_in";
    .port_info 4 /INPUT 16 "lr_leak_factor_in";
    .port_info 5 /INPUT 16 "lr_d_H_data_in";
    .port_info 6 /OUTPUT 1 "lr_d_valid_out";
    .port_info 7 /OUTPUT 16 "lr_d_data_out";
v0x1bd56b0_0 .net "clk", 0 0, o0x7f9aedc96768;  alias, 0 drivers
v0x1bd5770_0 .net/s "lr_d_H_data_in", 15 0, v0x1bf5590_0;  alias, 1 drivers
v0x1bd5850_0 .net/s "lr_d_data_in", 15 0, v0x1bf57b0_0;  alias, 1 drivers
v0x1bd5920_0 .var/s "lr_d_data_out", 15 0;
v0x1bd59e0_0 .net "lr_d_valid_in", 0 0, v0x1bf5b50_0;  alias, 1 drivers
v0x1bd5af0_0 .var "lr_d_valid_out", 0 0;
v0x1bd5bb0_0 .net/s "lr_leak_factor_in", 15 0, o0x7f9aedc97668;  alias, 0 drivers
v0x1bd5c70_0 .net/s "mul_out", 15 0, L_0x1c0a680;  1 drivers
v0x1bd5d60_0 .net "rst", 0 0, o0x7f9aedc96798;  alias, 0 drivers
S_0x1bd3320 .scope module, "mul_inst" "fxp_mul" 8 18, 6 278 0, S_0x1bd3020;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x1bd3520 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x1bd3560 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x1bd35a0 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x1bd35e0 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x1bd3620 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x1bd3660 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x1bd36a0 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x1bd36e0 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x1bd3720 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x1bd5030_0 .net/s *"_ivl_0", 31 0, L_0x1c0a340;  1 drivers
v0x1bd5110_0 .net/s *"_ivl_2", 31 0, L_0x1c0a470;  1 drivers
v0x1bd51f0_0 .net "ina", 15 0, v0x1bf57b0_0;  alias, 1 drivers
v0x1bd52b0_0 .net "inb", 15 0, o0x7f9aedc97668;  alias, 0 drivers
v0x1bd5390_0 .net "out", 15 0, L_0x1c0a680;  alias, 1 drivers
v0x1bd54a0_0 .net "overflow", 0 0, v0x1bd4ef0_0;  1 drivers
v0x1bd5570_0 .net/s "res", 31 0, L_0x1c0a540;  1 drivers
L_0x1c0a340 .extend/s 32, v0x1bf57b0_0;
L_0x1c0a470 .extend/s 32, o0x7f9aedc97668;
L_0x1c0a540 .arith/mult 32, L_0x1c0a340, L_0x1c0a470;
S_0x1bd3c50 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x1bd3320;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1bd3e50 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x1bd3e90 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x1bd3ed0 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x1bd3f10 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1bd3f50 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1bd4930_0 .net "in", 31 0, L_0x1c0a540;  alias, 1 drivers
v0x1bd4a30_0 .var "ini", 15 0;
v0x1bd4b10_0 .var "inr", 23 0;
v0x1bd4c00_0 .net "out", 15 0, L_0x1c0a680;  alias, 1 drivers
v0x1bd4ce0_0 .var "outf", 7 0;
v0x1bd4e10_0 .var "outi", 7 0;
v0x1bd4ef0_0 .var "overflow", 0 0;
L_0x1c0a680 .concat [ 8 8 0 0], v0x1bd4ce0_0, v0x1bd4e10_0;
S_0x1bd4290 .scope generate, "genblk1" "genblk1" 6 41, 6 41 0, S_0x1bd3c50;
 .timescale -9 -12;
S_0x1bd4490 .scope generate, "genblk1" "genblk1" 6 44, 6 44 0, S_0x1bd4290;
 .timescale -9 -12;
E_0x1afa730 .event anyedge, v0x1bd4930_0, v0x1bd4b10_0;
S_0x1bd46d0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1bd3c50;
 .timescale -9 -12;
E_0x1bd48d0 .event anyedge, v0x1bd4b10_0, v0x1bd4a30_0;
S_0x1bd5f00 .scope module, "lr_d_col_2" "leaky_relu_derivative_child" 7 36, 8 4 0, S_0x1bd2e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_d_valid_in";
    .port_info 3 /INPUT 16 "lr_d_data_in";
    .port_info 4 /INPUT 16 "lr_leak_factor_in";
    .port_info 5 /INPUT 16 "lr_d_H_data_in";
    .port_info 6 /OUTPUT 1 "lr_d_valid_out";
    .port_info 7 /OUTPUT 16 "lr_d_data_out";
v0x1bd85b0_0 .net "clk", 0 0, o0x7f9aedc96768;  alias, 0 drivers
v0x1bd8670_0 .net/s "lr_d_H_data_in", 15 0, v0x1bf56a0_0;  alias, 1 drivers
v0x1bd8750_0 .net/s "lr_d_data_in", 15 0, v0x1bf5980_0;  alias, 1 drivers
v0x1bd8820_0 .var/s "lr_d_data_out", 15 0;
v0x1bd88e0_0 .net "lr_d_valid_in", 0 0, v0x1bf5d30_0;  alias, 1 drivers
v0x1bd89a0_0 .var "lr_d_valid_out", 0 0;
v0x1bd8a60_0 .net/s "lr_leak_factor_in", 15 0, o0x7f9aedc97668;  alias, 0 drivers
v0x1bd8b20_0 .net/s "mul_out", 15 0, L_0x1c0aa60;  1 drivers
v0x1bd8c30_0 .net "rst", 0 0, o0x7f9aedc96798;  alias, 0 drivers
S_0x1bd61d0 .scope module, "mul_inst" "fxp_mul" 8 18, 6 278 0, S_0x1bd5f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x1bd63b0 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x1bd63f0 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x1bd6430 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x1bd6470 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x1bd64b0 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x1bd64f0 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x1bd6530 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x1bd6570 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x1bd65b0 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x1bd7f30_0 .net/s *"_ivl_0", 31 0, L_0x1c0a720;  1 drivers
v0x1bd8010_0 .net/s *"_ivl_2", 31 0, L_0x1c0a850;  1 drivers
v0x1bd80f0_0 .net "ina", 15 0, v0x1bf5980_0;  alias, 1 drivers
v0x1bd81b0_0 .net "inb", 15 0, o0x7f9aedc97668;  alias, 0 drivers
v0x1bd82c0_0 .net "out", 15 0, L_0x1c0aa60;  alias, 1 drivers
v0x1bd83d0_0 .net "overflow", 0 0, v0x1bd7df0_0;  1 drivers
v0x1bd8470_0 .net/s "res", 31 0, L_0x1c0a920;  1 drivers
L_0x1c0a720 .extend/s 32, v0x1bf5980_0;
L_0x1c0a850 .extend/s 32, o0x7f9aedc97668;
L_0x1c0a920 .arith/mult 32, L_0x1c0a720, L_0x1c0a850;
S_0x1bd6b10 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x1bd61d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1bd6d10 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x1bd6d50 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x1bd6d90 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x1bd6dd0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1bd6e10 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1bd7830_0 .net "in", 31 0, L_0x1c0a920;  alias, 1 drivers
v0x1bd7930_0 .var "ini", 15 0;
v0x1bd7a10_0 .var "inr", 23 0;
v0x1bd7b00_0 .net "out", 15 0, L_0x1c0aa60;  alias, 1 drivers
v0x1bd7be0_0 .var "outf", 7 0;
v0x1bd7d10_0 .var "outi", 7 0;
v0x1bd7df0_0 .var "overflow", 0 0;
L_0x1c0aa60 .concat [ 8 8 0 0], v0x1bd7be0_0, v0x1bd7d10_0;
S_0x1bd7150 .scope generate, "genblk1" "genblk1" 6 41, 6 41 0, S_0x1bd6b10;
 .timescale -9 -12;
S_0x1bd7350 .scope generate, "genblk1" "genblk1" 6 44, 6 44 0, S_0x1bd7150;
 .timescale -9 -12;
E_0x1bd7550 .event anyedge, v0x1bd7830_0, v0x1bd7a10_0;
S_0x1bd75d0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1bd6b10;
 .timescale -9 -12;
E_0x1bd77d0 .event anyedge, v0x1bd7a10_0, v0x1bd7930_0;
S_0x1bd9ac0 .scope module, "leaky_relu_parent_inst" "leaky_relu_parent" 3 133, 9 4 0, S_0x1b8e920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "lr_leak_factor_in";
    .port_info 3 /INPUT 1 "lr_valid_1_in";
    .port_info 4 /INPUT 1 "lr_valid_2_in";
    .port_info 5 /INPUT 16 "lr_data_1_in";
    .port_info 6 /INPUT 16 "lr_data_2_in";
    .port_info 7 /OUTPUT 16 "lr_data_1_out";
    .port_info 8 /OUTPUT 16 "lr_data_2_out";
    .port_info 9 /OUTPUT 1 "lr_valid_1_out";
    .port_info 10 /OUTPUT 1 "lr_valid_2_out";
v0x1bdf840_0 .net "clk", 0 0, o0x7f9aedc96768;  alias, 0 drivers
v0x1bdfa10_0 .net/s "lr_data_1_in", 15 0, v0x1bf5f10_0;  1 drivers
v0x1bdfb20_0 .net/s "lr_data_1_out", 15 0, v0x1bdc3e0_0;  alias, 1 drivers
v0x1bdfbc0_0 .net/s "lr_data_2_in", 15 0, v0x1bf60e0_0;  1 drivers
v0x1bdfcb0_0 .net/s "lr_data_2_out", 15 0, v0x1bdf100_0;  alias, 1 drivers
v0x1bdfdc0_0 .net/s "lr_leak_factor_in", 15 0, o0x7f9aedc97668;  alias, 0 drivers
v0x1bdfe60_0 .net "lr_valid_1_in", 0 0, v0x1bf66b0_0;  1 drivers
v0x1bdff00_0 .net "lr_valid_1_out", 0 0, v0x1bdc680_0;  alias, 1 drivers
v0x1bdffa0_0 .net "lr_valid_2_in", 0 0, v0x1bf6890_0;  1 drivers
v0x1be0070_0 .net "lr_valid_2_out", 0 0, v0x1bdf4b0_0;  alias, 1 drivers
v0x1be0140_0 .net "rst", 0 0, o0x7f9aedc96798;  alias, 0 drivers
S_0x1bd9c80 .scope module, "leaky_relu_col_1" "leaky_relu_child" 9 22, 10 4 0, S_0x1bd9ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_valid_in";
    .port_info 3 /INPUT 16 "lr_data_in";
    .port_info 4 /INPUT 16 "lr_leak_factor_in";
    .port_info 5 /OUTPUT 16 "lr_data_out";
    .port_info 6 /OUTPUT 1 "lr_valid_out";
v0x1bdc260_0 .net "clk", 0 0, o0x7f9aedc96768;  alias, 0 drivers
v0x1bdc320_0 .net/s "lr_data_in", 15 0, v0x1bf5f10_0;  alias, 1 drivers
v0x1bdc3e0_0 .var/s "lr_data_out", 15 0;
v0x1bdc4b0_0 .net/s "lr_leak_factor_in", 15 0, o0x7f9aedc97668;  alias, 0 drivers
v0x1bdc570_0 .net "lr_valid_in", 0 0, v0x1bf66b0_0;  alias, 1 drivers
v0x1bdc680_0 .var "lr_valid_out", 0 0;
v0x1bdc740_0 .net/s "mul_out", 15 0, L_0x1bf8440;  1 drivers
v0x1bdc850_0 .net "rst", 0 0, o0x7f9aedc96798;  alias, 0 drivers
S_0x1bd9e50 .scope module, "mul_inst" "fxp_mul" 10 16, 6 278 0, S_0x1bd9c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x1bda050 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x1bda090 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x1bda0d0 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x1bda110 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x1bda150 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x1bda190 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x1bda1d0 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x1bda210 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x1bda250 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x1bdbc00_0 .net/s *"_ivl_0", 31 0, L_0x1bf8100;  1 drivers
v0x1bdbce0_0 .net/s *"_ivl_2", 31 0, L_0x1bf8230;  1 drivers
v0x1bdbdc0_0 .net "ina", 15 0, v0x1bf5f10_0;  alias, 1 drivers
v0x1bdbe80_0 .net "inb", 15 0, o0x7f9aedc97668;  alias, 0 drivers
v0x1bdbf40_0 .net "out", 15 0, L_0x1bf8440;  alias, 1 drivers
v0x1bdc050_0 .net "overflow", 0 0, v0x1bdbac0_0;  1 drivers
v0x1bdc120_0 .net/s "res", 31 0, L_0x1bf8300;  1 drivers
L_0x1bf8100 .extend/s 32, v0x1bf5f10_0;
L_0x1bf8230 .extend/s 32, o0x7f9aedc97668;
L_0x1bf8300 .arith/mult 32, L_0x1bf8100, L_0x1bf8230;
S_0x1bda7e0 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x1bd9e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1bda9e0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x1bdaa20 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x1bdaa60 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x1bdaaa0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1bdaae0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1bdb500_0 .net "in", 31 0, L_0x1bf8300;  alias, 1 drivers
v0x1bdb600_0 .var "ini", 15 0;
v0x1bdb6e0_0 .var "inr", 23 0;
v0x1bdb7d0_0 .net "out", 15 0, L_0x1bf8440;  alias, 1 drivers
v0x1bdb8b0_0 .var "outf", 7 0;
v0x1bdb9e0_0 .var "outi", 7 0;
v0x1bdbac0_0 .var "overflow", 0 0;
L_0x1bf8440 .concat [ 8 8 0 0], v0x1bdb8b0_0, v0x1bdb9e0_0;
S_0x1bdae20 .scope generate, "genblk1" "genblk1" 6 41, 6 41 0, S_0x1bda7e0;
 .timescale -9 -12;
S_0x1bdb020 .scope generate, "genblk1" "genblk1" 6 44, 6 44 0, S_0x1bdae20;
 .timescale -9 -12;
E_0x1bdb220 .event anyedge, v0x1bdb500_0, v0x1bdb6e0_0;
S_0x1bdb2a0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1bda7e0;
 .timescale -9 -12;
E_0x1bdb4a0 .event anyedge, v0x1bdb6e0_0, v0x1bdb600_0;
S_0x1bdca10 .scope module, "leaky_relu_col_2" "leaky_relu_child" 9 32, 10 4 0, S_0x1bd9ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_valid_in";
    .port_info 3 /INPUT 16 "lr_data_in";
    .port_info 4 /INPUT 16 "lr_leak_factor_in";
    .port_info 5 /OUTPUT 16 "lr_data_out";
    .port_info 6 /OUTPUT 1 "lr_valid_out";
v0x1bdef80_0 .net "clk", 0 0, o0x7f9aedc96768;  alias, 0 drivers
v0x1bdf040_0 .net/s "lr_data_in", 15 0, v0x1bf60e0_0;  alias, 1 drivers
v0x1bdf100_0 .var/s "lr_data_out", 15 0;
v0x1bdf1d0_0 .net/s "lr_leak_factor_in", 15 0, o0x7f9aedc97668;  alias, 0 drivers
v0x1bdf3a0_0 .net "lr_valid_in", 0 0, v0x1bf6890_0;  alias, 1 drivers
v0x1bdf4b0_0 .var "lr_valid_out", 0 0;
v0x1bdf570_0 .net/s "mul_out", 15 0, L_0x1bf8820;  1 drivers
v0x1bdf680_0 .net "rst", 0 0, o0x7f9aedc96798;  alias, 0 drivers
S_0x1bdcc10 .scope module, "mul_inst" "fxp_mul" 10 16, 6 278 0, S_0x1bdca10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x1bdcdf0 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x1bdce30 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x1bdce70 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x1bdceb0 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x1bdcef0 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x1bdcf30 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x1bdcf70 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x1bdcfb0 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x1bdcff0 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x1bde920_0 .net/s *"_ivl_0", 31 0, L_0x1bf84e0;  1 drivers
v0x1bdea00_0 .net/s *"_ivl_2", 31 0, L_0x1bf8610;  1 drivers
v0x1bdeae0_0 .net "ina", 15 0, v0x1bf60e0_0;  alias, 1 drivers
v0x1bdeba0_0 .net "inb", 15 0, o0x7f9aedc97668;  alias, 0 drivers
v0x1bdec60_0 .net "out", 15 0, L_0x1bf8820;  alias, 1 drivers
v0x1bded70_0 .net "overflow", 0 0, v0x1bde7e0_0;  1 drivers
v0x1bdee40_0 .net/s "res", 31 0, L_0x1bf86e0;  1 drivers
L_0x1bf84e0 .extend/s 32, v0x1bf60e0_0;
L_0x1bf8610 .extend/s 32, o0x7f9aedc97668;
L_0x1bf86e0 .arith/mult 32, L_0x1bf84e0, L_0x1bf8610;
S_0x1bdd500 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x1bdcc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1bdd700 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x1bdd740 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x1bdd780 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x1bdd7c0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1bdd800 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1bde220_0 .net "in", 31 0, L_0x1bf86e0;  alias, 1 drivers
v0x1bde320_0 .var "ini", 15 0;
v0x1bde400_0 .var "inr", 23 0;
v0x1bde4f0_0 .net "out", 15 0, L_0x1bf8820;  alias, 1 drivers
v0x1bde5d0_0 .var "outf", 7 0;
v0x1bde700_0 .var "outi", 7 0;
v0x1bde7e0_0 .var "overflow", 0 0;
L_0x1bf8820 .concat [ 8 8 0 0], v0x1bde5d0_0, v0x1bde700_0;
S_0x1bddb40 .scope generate, "genblk1" "genblk1" 6 41, 6 41 0, S_0x1bdd500;
 .timescale -9 -12;
S_0x1bddd40 .scope generate, "genblk1" "genblk1" 6 44, 6 44 0, S_0x1bddb40;
 .timescale -9 -12;
E_0x1bddf40 .event anyedge, v0x1bde220_0, v0x1bde400_0;
S_0x1bddfc0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1bdd500;
 .timescale -9 -12;
E_0x1bde1c0 .event anyedge, v0x1bde400_0, v0x1bde320_0;
S_0x1be03d0 .scope module, "loss_parent_inst" "loss_parent" 3 150, 11 4 0, S_0x1b8e920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "H_1_in";
    .port_info 3 /INPUT 16 "Y_1_in";
    .port_info 4 /INPUT 16 "H_2_in";
    .port_info 5 /INPUT 16 "Y_2_in";
    .port_info 6 /INPUT 1 "valid_1_in";
    .port_info 7 /INPUT 1 "valid_2_in";
    .port_info 8 /INPUT 16 "inv_batch_size_times_two_in";
    .port_info 9 /OUTPUT 16 "gradient_1_out";
    .port_info 10 /OUTPUT 16 "gradient_2_out";
    .port_info 11 /OUTPUT 1 "valid_1_out";
    .port_info 12 /OUTPUT 1 "valid_2_out";
v0x1bf2840_0 .net/s "H_1_in", 15 0, v0x1bf4ba0_0;  1 drivers
v0x1bf2920_0 .net/s "H_2_in", 15 0, v0x1bf4d20_0;  1 drivers
v0x1bf29e0_0 .net/s "Y_1_in", 15 0, o0x7f9aedc992e8;  alias, 0 drivers
v0x1bf2a80_0 .net/s "Y_2_in", 15 0, o0x7f9aedc9a188;  alias, 0 drivers
v0x1bf2b40_0 .net "clk", 0 0, o0x7f9aedc96768;  alias, 0 drivers
v0x1bf2be0_0 .net/s "gradient_1_out", 15 0, v0x1be9310_0;  alias, 1 drivers
v0x1bf2ca0_0 .net/s "gradient_2_out", 15 0, v0x1bf22f0_0;  alias, 1 drivers
v0x1bf2d40_0 .net/s "inv_batch_size_times_two_in", 15 0, o0x7f9aedc99018;  alias, 0 drivers
v0x1bf2e70_0 .net "rst", 0 0, o0x7f9aedc96798;  alias, 0 drivers
v0x1bf2fa0_0 .net "valid_1_in", 0 0, v0x1bf5270_0;  1 drivers
v0x1bf3040_0 .net "valid_1_out", 0 0, v0x1be95f0_0;  alias, 1 drivers
v0x1bf30e0_0 .net "valid_2_in", 0 0, v0x1bf53b0_0;  1 drivers
v0x1bf31b0_0 .net "valid_2_out", 0 0, v0x1bf2680_0;  alias, 1 drivers
S_0x1be0710 .scope module, "first_column" "loss_child" 11 24, 12 6 0, S_0x1be03d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "H_in";
    .port_info 3 /INPUT 16 "Y_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 16 "inv_batch_size_times_two_in";
    .port_info 6 /OUTPUT 16 "gradient_out";
    .port_info 7 /OUTPUT 1 "valid_out";
v0x1be8e30_0 .net/s "H_in", 15 0, v0x1bf4ba0_0;  alias, 1 drivers
v0x1be8f60_0 .net/s "Y_in", 15 0, o0x7f9aedc992e8;  alias, 0 drivers
v0x1be9070_0 .net "clk", 0 0, o0x7f9aedc96768;  alias, 0 drivers
v0x1be9110_0 .net/s "diff_stage1", 15 0, L_0x1c090b0;  1 drivers
v0x1be91b0_0 .net/s "final_gradient", 15 0, L_0x1c09550;  1 drivers
v0x1be9310_0 .var/s "gradient_out", 15 0;
v0x1be93f0_0 .net/s "inv_batch_size_times_two_in", 15 0, o0x7f9aedc99018;  alias, 0 drivers
v0x1be94b0_0 .net "rst", 0 0, o0x7f9aedc96798;  alias, 0 drivers
v0x1be9550_0 .net "valid_in", 0 0, v0x1bf5270_0;  alias, 1 drivers
v0x1be95f0_0 .var "valid_out", 0 0;
S_0x1be0a30 .scope module, "multiplier" "fxp_mul" 12 34, 6 278 0, S_0x1be0710;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x1be0c30 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x1be0c70 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x1be0cb0 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x1be0cf0 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x1be0d30 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x1be0d70 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x1be0db0 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x1be0df0 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x1be0e30 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x1be2780_0 .net/s *"_ivl_0", 31 0, L_0x1c09270;  1 drivers
v0x1be2860_0 .net/s *"_ivl_2", 31 0, L_0x1c09340;  1 drivers
v0x1be2940_0 .net "ina", 15 0, L_0x1c090b0;  alias, 1 drivers
v0x1be2a00_0 .net "inb", 15 0, o0x7f9aedc99018;  alias, 0 drivers
v0x1be2ae0_0 .net "out", 15 0, L_0x1c09550;  alias, 1 drivers
v0x1be2bf0_0 .net "overflow", 0 0, v0x1be2640_0;  1 drivers
v0x1be2cc0_0 .net/s "res", 31 0, L_0x1c09410;  1 drivers
L_0x1c09270 .extend/s 32, L_0x1c090b0;
L_0x1c09340 .extend/s 32, o0x7f9aedc99018;
L_0x1c09410 .arith/mult 32, L_0x1c09270, L_0x1c09340;
S_0x1be13a0 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x1be0a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1be15a0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x1be15e0 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x1be1620 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x1be1660 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1be16a0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1be2080_0 .net "in", 31 0, L_0x1c09410;  alias, 1 drivers
v0x1be2180_0 .var "ini", 15 0;
v0x1be2260_0 .var "inr", 23 0;
v0x1be2350_0 .net "out", 15 0, L_0x1c09550;  alias, 1 drivers
v0x1be2430_0 .var "outf", 7 0;
v0x1be2560_0 .var "outi", 7 0;
v0x1be2640_0 .var "overflow", 0 0;
L_0x1c09550 .concat [ 8 8 0 0], v0x1be2430_0, v0x1be2560_0;
S_0x1be19e0 .scope generate, "genblk1" "genblk1" 6 41, 6 41 0, S_0x1be13a0;
 .timescale -9 -12;
S_0x1be1be0 .scope generate, "genblk1" "genblk1" 6 44, 6 44 0, S_0x1be19e0;
 .timescale -9 -12;
E_0x1bd9e10 .event anyedge, v0x1be2080_0, v0x1be2260_0;
S_0x1be1e20 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1be13a0;
 .timescale -9 -12;
E_0x1be2020 .event anyedge, v0x1be2260_0, v0x1be2180_0;
S_0x1be2e00 .scope module, "subtractor" "fxp_addsub" 12 25, 6 186 0, S_0x1be0710;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "overflow";
P_0x1be3000 .param/l "ONE" 1 6 208, C4<00000000000000001>;
P_0x1be3040 .param/l "ROUND" 0 6 193, +C4<00000000000000000000000000000001>;
P_0x1be3080 .param/l "WIF" 1 6 204, +C4<00000000000000000000000000001000>;
P_0x1be30c0 .param/l "WIFA" 0 6 188, +C4<00000000000000000000000000001000>;
P_0x1be3100 .param/l "WIFB" 0 6 190, +C4<00000000000000000000000000001000>;
P_0x1be3140 .param/l "WII" 1 6 203, +C4<000000000000000000000000000001001>;
P_0x1be3180 .param/l "WIIA" 0 6 187, +C4<00000000000000000000000000001000>;
P_0x1be31c0 .param/l "WIIB" 0 6 189, +C4<00000000000000000000000000001000>;
P_0x1be3200 .param/l "WIIBE" 1 6 202, +C4<000000000000000000000000000001001>;
P_0x1be3240 .param/l "WOF" 0 6 192, +C4<00000000000000000000000000001000>;
P_0x1be3280 .param/l "WOI" 0 6 191, +C4<00000000000000000000000000001000>;
P_0x1be32c0 .param/l "WRF" 1 6 206, +C4<00000000000000000000000000001000>;
P_0x1be3300 .param/l "WRI" 1 6 205, +C4<0000000000000000000000000000001010>;
L_0x1be0560 .functor NOT 17, L_0x1c08ea0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
L_0x1c09710 .functor BUFT 17, L_0x1c08920, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v0x1be8150_0 .net *"_ivl_0", 16 0, L_0x1be0560;  1 drivers
v0x1be8230_0 .net/s *"_ivl_10", 17 0, L_0x1c08bf0;  1 drivers
L_0x7f9aedc4d018 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1be8310_0 .net/2u *"_ivl_2", 16 0, L_0x7f9aedc4d018;  1 drivers
v0x1be83d0_0 .net *"_ivl_4", 16 0, L_0x1c08920;  1 drivers
v0x1be84b0_0 .net/s *"_ivl_8", 17 0, L_0x1c08b00;  1 drivers
v0x1be85e0_0 .net "ina", 15 0, v0x1bf4ba0_0;  alias, 1 drivers
v0x1be86a0_0 .net "inaz", 16 0, L_0x1c08f40;  1 drivers
v0x1be8770_0 .net "inb", 15 0, o0x7f9aedc992e8;  alias, 0 drivers
v0x1be8840_0 .net "inbe", 16 0, L_0x1c08ea0;  1 drivers
v0x1be8910_0 .net "inbv", 16 0, L_0x1c09710;  1 drivers
v0x1be89e0_0 .net "inbz", 16 0, L_0x1c08fe0;  1 drivers
v0x1be8ab0_0 .net "out", 15 0, L_0x1c090b0;  alias, 1 drivers
v0x1be8b50_0 .net "overflow", 0 0, v0x1be8010_0;  1 drivers
v0x1be8bf0_0 .net/s "res", 17 0, L_0x1c08ce0;  1 drivers
L_0x7f9aedc4d060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1be8cc0_0 .net "sub", 0 0, L_0x7f9aedc4d060;  1 drivers
L_0x1c08920 .arith/sum 17, L_0x1be0560, L_0x7f9aedc4d018;
L_0x1c08b00 .extend/s 18, L_0x1c08f40;
L_0x1c08bf0 .extend/s 18, L_0x1c08fe0;
L_0x1c08ce0 .arith/sum 18, L_0x1c08b00, L_0x1c08bf0;
S_0x1be3a70 .scope module, "ina_zoom" "fxp_zoom" 6 232, 6 22 0, S_0x1be2e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1be3c20 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x1be3c60 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1be3ca0 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x1be3ce0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1be3d20 .param/l "WOI" 0 6 25, +C4<000000000000000000000000000001001>;
v0x1be4540_0 .net "in", 15 0, v0x1bf4ba0_0;  alias, 1 drivers
v0x1be4640_0 .var "ini", 7 0;
v0x1be4720_0 .var "inr", 15 0;
v0x1be4810_0 .net "out", 16 0, L_0x1c08f40;  alias, 1 drivers
v0x1be48f0_0 .var "outf", 7 0;
v0x1be4a20_0 .var "outi", 8 0;
v0x1be4b00_0 .var "overflow", 0 0;
L_0x1c08f40 .concat [ 8 9 0 0], v0x1be48f0_0, v0x1be4a20_0;
S_0x1be4060 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1be3a70;
 .timescale -9 -12;
E_0x1be4260 .event anyedge, v0x1be4540_0;
S_0x1be42e0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1be3a70;
 .timescale -9 -12;
E_0x1be44e0 .event anyedge, v0x1be4720_0, v0x1be4640_0;
S_0x1be4c40 .scope module, "inb_extend" "fxp_zoom" 6 220, 6 22 0, S_0x1be2e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1be4e20 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x1be4e60 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1be4ea0 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x1be4ee0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1be4f20 .param/l "WOI" 0 6 25, +C4<000000000000000000000000000001001>;
v0x1be56f0_0 .net "in", 15 0, o0x7f9aedc992e8;  alias, 0 drivers
v0x1be57f0_0 .var "ini", 7 0;
v0x1be58d0_0 .var "inr", 15 0;
v0x1be59c0_0 .net "out", 16 0, L_0x1c08ea0;  alias, 1 drivers
v0x1be5aa0_0 .var "outf", 7 0;
v0x1be5bd0_0 .var "outi", 8 0;
v0x1be5cb0_0 .var "overflow", 0 0;
L_0x1c08ea0 .concat [ 8 9 0 0], v0x1be5aa0_0, v0x1be5bd0_0;
S_0x1be5210 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1be4c40;
 .timescale -9 -12;
E_0x1be5410 .event anyedge, v0x1be56f0_0;
S_0x1be5490 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1be4c40;
 .timescale -9 -12;
E_0x1be5690 .event anyedge, v0x1be58d0_0, v0x1be57f0_0;
S_0x1be5df0 .scope module, "inb_zoom" "fxp_zoom" 6 244, 6 22 0, S_0x1be2e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1be5fd0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x1be6010 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1be6050 .param/l "WII" 0 6 23, +C4<000000000000000000000000000001001>;
P_0x1be6090 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1be60d0 .param/l "WOI" 0 6 25, +C4<000000000000000000000000000001001>;
v0x1be68b0_0 .net "in", 16 0, L_0x1c09710;  alias, 1 drivers
v0x1be69b0_0 .var "ini", 8 0;
v0x1be6a90_0 .var "inr", 16 0;
v0x1be6b80_0 .net "out", 16 0, L_0x1c08fe0;  alias, 1 drivers
v0x1be6c60_0 .var "outf", 7 0;
v0x1be6d90_0 .var "outi", 8 0;
v0x1be6e70_0 .var "overflow", 0 0;
L_0x1c08fe0 .concat [ 8 9 0 0], v0x1be6c60_0, v0x1be6d90_0;
S_0x1be63f0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1be5df0;
 .timescale -9 -12;
E_0x1be65d0 .event anyedge, v0x1be68b0_0;
S_0x1be6650 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1be5df0;
 .timescale -9 -12;
E_0x1be6850 .event anyedge, v0x1be6a90_0, v0x1be69b0_0;
S_0x1be6fb0 .scope module, "res_zoom" "fxp_zoom" 6 256, 6 22 0, S_0x1be2e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 18 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1be7190 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x1be71d0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1be7210 .param/l "WII" 0 6 23, +C4<0000000000000000000000000000001010>;
P_0x1be7250 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1be7290 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1be7a60_0 .net "in", 17 0, L_0x1c08ce0;  alias, 1 drivers
v0x1be7b60_0 .var "ini", 9 0;
v0x1be7c40_0 .var "inr", 17 0;
v0x1be7d30_0 .net "out", 15 0, L_0x1c090b0;  alias, 1 drivers
v0x1be7e20_0 .var "outf", 7 0;
v0x1be7f30_0 .var "outi", 7 0;
v0x1be8010_0 .var "overflow", 0 0;
L_0x1c090b0 .concat [ 8 8 0 0], v0x1be7e20_0, v0x1be7f30_0;
S_0x1be7580 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1be6fb0;
 .timescale -9 -12;
E_0x1be7780 .event anyedge, v0x1be7a60_0;
S_0x1be7800 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1be6fb0;
 .timescale -9 -12;
E_0x1be7a00 .event anyedge, v0x1be7c40_0, v0x1be7b60_0;
S_0x1be97b0 .scope module, "second_column" "loss_child" 11 36, 12 6 0, S_0x1be03d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "H_in";
    .port_info 3 /INPUT 16 "Y_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 16 "inv_batch_size_times_two_in";
    .port_info 6 /OUTPUT 16 "gradient_out";
    .port_info 7 /OUTPUT 1 "valid_out";
v0x1bf1e10_0 .net/s "H_in", 15 0, v0x1bf4d20_0;  alias, 1 drivers
v0x1bf1f40_0 .net/s "Y_in", 15 0, o0x7f9aedc9a188;  alias, 0 drivers
v0x1bf2050_0 .net "clk", 0 0, o0x7f9aedc96768;  alias, 0 drivers
v0x1bf20f0_0 .net/s "diff_stage1", 15 0, L_0x1c09e00;  1 drivers
v0x1bf2190_0 .net/s "final_gradient", 15 0, L_0x1c0a2a0;  1 drivers
v0x1bf22f0_0 .var/s "gradient_out", 15 0;
v0x1bf23d0_0 .net/s "inv_batch_size_times_two_in", 15 0, o0x7f9aedc99018;  alias, 0 drivers
v0x1bf2490_0 .net "rst", 0 0, o0x7f9aedc96798;  alias, 0 drivers
v0x1bf2530_0 .net "valid_in", 0 0, v0x1bf53b0_0;  alias, 1 drivers
v0x1bf2680_0 .var "valid_out", 0 0;
S_0x1be9a80 .scope module, "multiplier" "fxp_mul" 12 34, 6 278 0, S_0x1be97b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x1be9c60 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x1be9ca0 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x1be9ce0 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x1be9d20 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x1be9d60 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x1be9da0 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x1be9de0 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x1be9e20 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x1be9e60 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x1beb760_0 .net/s *"_ivl_0", 31 0, L_0x1c09fc0;  1 drivers
v0x1beb840_0 .net/s *"_ivl_2", 31 0, L_0x1c0a090;  1 drivers
v0x1beb920_0 .net "ina", 15 0, L_0x1c09e00;  alias, 1 drivers
v0x1beb9e0_0 .net "inb", 15 0, o0x7f9aedc99018;  alias, 0 drivers
v0x1bebaf0_0 .net "out", 15 0, L_0x1c0a2a0;  alias, 1 drivers
v0x1bebc00_0 .net "overflow", 0 0, v0x1beb620_0;  1 drivers
v0x1bebca0_0 .net/s "res", 31 0, L_0x1c0a160;  1 drivers
L_0x1c09fc0 .extend/s 32, L_0x1c09e00;
L_0x1c0a090 .extend/s 32, o0x7f9aedc99018;
L_0x1c0a160 .arith/mult 32, L_0x1c09fc0, L_0x1c0a090;
S_0x1bea340 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x1be9a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1bea540 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x1bea580 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x1bea5c0 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x1bea600 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1bea640 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1beb060_0 .net "in", 31 0, L_0x1c0a160;  alias, 1 drivers
v0x1beb160_0 .var "ini", 15 0;
v0x1beb240_0 .var "inr", 23 0;
v0x1beb330_0 .net "out", 15 0, L_0x1c0a2a0;  alias, 1 drivers
v0x1beb410_0 .var "outf", 7 0;
v0x1beb540_0 .var "outi", 7 0;
v0x1beb620_0 .var "overflow", 0 0;
L_0x1c0a2a0 .concat [ 8 8 0 0], v0x1beb410_0, v0x1beb540_0;
S_0x1bea980 .scope generate, "genblk1" "genblk1" 6 41, 6 41 0, S_0x1bea340;
 .timescale -9 -12;
S_0x1beab80 .scope generate, "genblk1" "genblk1" 6 44, 6 44 0, S_0x1bea980;
 .timescale -9 -12;
E_0x1bead80 .event anyedge, v0x1beb060_0, v0x1beb240_0;
S_0x1beae00 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1bea340;
 .timescale -9 -12;
E_0x1beb000 .event anyedge, v0x1beb240_0, v0x1beb160_0;
S_0x1bebde0 .scope module, "subtractor" "fxp_addsub" 12 25, 6 186 0, S_0x1be97b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "overflow";
P_0x1bebfe0 .param/l "ONE" 1 6 208, C4<00000000000000001>;
P_0x1bec020 .param/l "ROUND" 0 6 193, +C4<00000000000000000000000000000001>;
P_0x1bec060 .param/l "WIF" 1 6 204, +C4<00000000000000000000000000001000>;
P_0x1bec0a0 .param/l "WIFA" 0 6 188, +C4<00000000000000000000000000001000>;
P_0x1bec0e0 .param/l "WIFB" 0 6 190, +C4<00000000000000000000000000001000>;
P_0x1bec120 .param/l "WII" 1 6 203, +C4<000000000000000000000000000001001>;
P_0x1bec160 .param/l "WIIA" 0 6 187, +C4<00000000000000000000000000001000>;
P_0x1bec1a0 .param/l "WIIB" 0 6 189, +C4<00000000000000000000000000001000>;
P_0x1bec1e0 .param/l "WIIBE" 1 6 202, +C4<000000000000000000000000000001001>;
P_0x1bec220 .param/l "WOF" 0 6 192, +C4<00000000000000000000000000001000>;
P_0x1bec260 .param/l "WOI" 0 6 191, +C4<00000000000000000000000000001000>;
P_0x1bec2a0 .param/l "WRF" 1 6 206, +C4<00000000000000000000000000001000>;
P_0x1bec2e0 .param/l "WRI" 1 6 205, +C4<0000000000000000000000000000001010>;
L_0x1c089c0 .functor NOT 17, L_0x1c09bf0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
L_0x1c0aba0 .functor BUFT 17, L_0x1c09670, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v0x1bf1130_0 .net *"_ivl_0", 16 0, L_0x1c089c0;  1 drivers
v0x1bf1210_0 .net/s *"_ivl_10", 17 0, L_0x1c09940;  1 drivers
L_0x7f9aedc4d0a8 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1bf12f0_0 .net/2u *"_ivl_2", 16 0, L_0x7f9aedc4d0a8;  1 drivers
v0x1bf13b0_0 .net *"_ivl_4", 16 0, L_0x1c09670;  1 drivers
v0x1bf1490_0 .net/s *"_ivl_8", 17 0, L_0x1c09850;  1 drivers
v0x1bf15c0_0 .net "ina", 15 0, v0x1bf4d20_0;  alias, 1 drivers
v0x1bf1680_0 .net "inaz", 16 0, L_0x1c09c90;  1 drivers
v0x1bf1750_0 .net "inb", 15 0, o0x7f9aedc9a188;  alias, 0 drivers
v0x1bf1820_0 .net "inbe", 16 0, L_0x1c09bf0;  1 drivers
v0x1bf18f0_0 .net "inbv", 16 0, L_0x1c0aba0;  1 drivers
v0x1bf19c0_0 .net "inbz", 16 0, L_0x1c09d30;  1 drivers
v0x1bf1a90_0 .net "out", 15 0, L_0x1c09e00;  alias, 1 drivers
v0x1bf1b30_0 .net "overflow", 0 0, v0x1bf0ff0_0;  1 drivers
v0x1bf1bd0_0 .net/s "res", 17 0, L_0x1c09a30;  1 drivers
L_0x7f9aedc4d0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1bf1ca0_0 .net "sub", 0 0, L_0x7f9aedc4d0f0;  1 drivers
L_0x1c09670 .arith/sum 17, L_0x1c089c0, L_0x7f9aedc4d0a8;
L_0x1c09850 .extend/s 18, L_0x1c09c90;
L_0x1c09940 .extend/s 18, L_0x1c09d30;
L_0x1c09a30 .arith/sum 18, L_0x1c09850, L_0x1c09940;
S_0x1beca50 .scope module, "ina_zoom" "fxp_zoom" 6 232, 6 22 0, S_0x1bebde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1becc00 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x1becc40 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1becc80 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x1beccc0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1becd00 .param/l "WOI" 0 6 25, +C4<000000000000000000000000000001001>;
v0x1bed520_0 .net "in", 15 0, v0x1bf4d20_0;  alias, 1 drivers
v0x1bed620_0 .var "ini", 7 0;
v0x1bed700_0 .var "inr", 15 0;
v0x1bed7f0_0 .net "out", 16 0, L_0x1c09c90;  alias, 1 drivers
v0x1bed8d0_0 .var "outf", 7 0;
v0x1beda00_0 .var "outi", 8 0;
v0x1bedae0_0 .var "overflow", 0 0;
L_0x1c09c90 .concat [ 8 9 0 0], v0x1bed8d0_0, v0x1beda00_0;
S_0x1bed040 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1beca50;
 .timescale -9 -12;
E_0x1bed240 .event anyedge, v0x1bed520_0;
S_0x1bed2c0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1beca50;
 .timescale -9 -12;
E_0x1bed4c0 .event anyedge, v0x1bed700_0, v0x1bed620_0;
S_0x1bedc20 .scope module, "inb_extend" "fxp_zoom" 6 220, 6 22 0, S_0x1bebde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1bede00 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x1bede40 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1bede80 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x1bedec0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1bedf00 .param/l "WOI" 0 6 25, +C4<000000000000000000000000000001001>;
v0x1bee6d0_0 .net "in", 15 0, o0x7f9aedc9a188;  alias, 0 drivers
v0x1bee7d0_0 .var "ini", 7 0;
v0x1bee8b0_0 .var "inr", 15 0;
v0x1bee9a0_0 .net "out", 16 0, L_0x1c09bf0;  alias, 1 drivers
v0x1beea80_0 .var "outf", 7 0;
v0x1beebb0_0 .var "outi", 8 0;
v0x1beec90_0 .var "overflow", 0 0;
L_0x1c09bf0 .concat [ 8 9 0 0], v0x1beea80_0, v0x1beebb0_0;
S_0x1bee1f0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1bedc20;
 .timescale -9 -12;
E_0x1bee3f0 .event anyedge, v0x1bee6d0_0;
S_0x1bee470 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1bedc20;
 .timescale -9 -12;
E_0x1bee670 .event anyedge, v0x1bee8b0_0, v0x1bee7d0_0;
S_0x1beedd0 .scope module, "inb_zoom" "fxp_zoom" 6 244, 6 22 0, S_0x1bebde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1beefb0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x1beeff0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1bef030 .param/l "WII" 0 6 23, +C4<000000000000000000000000000001001>;
P_0x1bef070 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1bef0b0 .param/l "WOI" 0 6 25, +C4<000000000000000000000000000001001>;
v0x1bef890_0 .net "in", 16 0, L_0x1c0aba0;  alias, 1 drivers
v0x1bef990_0 .var "ini", 8 0;
v0x1befa70_0 .var "inr", 16 0;
v0x1befb60_0 .net "out", 16 0, L_0x1c09d30;  alias, 1 drivers
v0x1befc40_0 .var "outf", 7 0;
v0x1befd70_0 .var "outi", 8 0;
v0x1befe50_0 .var "overflow", 0 0;
L_0x1c09d30 .concat [ 8 9 0 0], v0x1befc40_0, v0x1befd70_0;
S_0x1bef3d0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1beedd0;
 .timescale -9 -12;
E_0x1bef5b0 .event anyedge, v0x1bef890_0;
S_0x1bef630 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1beedd0;
 .timescale -9 -12;
E_0x1bef830 .event anyedge, v0x1befa70_0, v0x1bef990_0;
S_0x1beff90 .scope module, "res_zoom" "fxp_zoom" 6 256, 6 22 0, S_0x1bebde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 18 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1bf0170 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x1bf01b0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x1bf01f0 .param/l "WII" 0 6 23, +C4<0000000000000000000000000000001010>;
P_0x1bf0230 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x1bf0270 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x1bf0a40_0 .net "in", 17 0, L_0x1c09a30;  alias, 1 drivers
v0x1bf0b40_0 .var "ini", 9 0;
v0x1bf0c20_0 .var "inr", 17 0;
v0x1bf0d10_0 .net "out", 15 0, L_0x1c09e00;  alias, 1 drivers
v0x1bf0e00_0 .var "outf", 7 0;
v0x1bf0f10_0 .var "outi", 7 0;
v0x1bf0ff0_0 .var "overflow", 0 0;
L_0x1c09e00 .concat [ 8 8 0 0], v0x1bf0e00_0, v0x1bf0f10_0;
S_0x1bf0560 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x1beff90;
 .timescale -9 -12;
E_0x1bf0760 .event anyedge, v0x1bf0a40_0;
S_0x1bf07e0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x1beff90;
 .timescale -9 -12;
E_0x1bf09e0 .event anyedge, v0x1bf0c20_0, v0x1bf0b40_0;
S_0x1bbda10 .scope module, "dump" "dump" 13 1;
 .timescale -9 -12;
    .scope S_0x1ae0200;
T_0 ;
    %wait E_0x1a2bd40;
    %load/vec4 v0x1bb0600_0;
    %store/vec4 v0x1b81cd0_0, 0, 16;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1ae03e0;
T_1 ;
    %wait E_0x1bbf8e0;
    %load/vec4 v0x1b81cd0_0;
    %split/vec4 8;
    %store/vec4 v0x1b8dff0_0, 0, 8;
    %store/vec4 v0x1b81c00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bc9e10_0, 0, 1;
    %load/vec4 v0x1b81c00_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x1a1b230_0, 0, 8;
    %load/vec4 v0x1b81c00_0;
    %store/vec4 v0x1a1b230_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1ad6ed0;
T_2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1b81cd0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1b81c00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1a1b230_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1b8dff0_0, 0, 8;
    %end;
    .thread T_2, $init;
    .scope S_0x1ad6ed0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bc9e10_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x1bca460;
T_4 ;
    %wait E_0x1bbf920;
    %load/vec4 v0x1bca900_0;
    %store/vec4 v0x1bcaae0_0, 0, 16;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1bca6a0;
T_5 ;
    %wait E_0x1bca8a0;
    %load/vec4 v0x1bcaae0_0;
    %split/vec4 8;
    %store/vec4 v0x1bcac80_0, 0, 8;
    %store/vec4 v0x1bcaa00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcae90_0, 0, 1;
    %load/vec4 v0x1bcaa00_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x1bcadb0_0, 0, 8;
    %load/vec4 v0x1bcaa00_0;
    %store/vec4 v0x1bcadb0_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1bc9f50;
T_6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bcaae0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bcaa00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bcadb0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bcac80_0, 0, 8;
    %end;
    .thread T_6, $init;
    .scope S_0x1bc9f50;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcae90_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x1bcb5d0;
T_8 ;
    %wait E_0x1bcb7b0;
    %load/vec4 v0x1bcba90_0;
    %store/vec4 v0x1bcbc70_0, 0, 17;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1bcb830;
T_9 ;
    %wait E_0x1bcba30;
    %load/vec4 v0x1bcbc70_0;
    %split/vec4 8;
    %store/vec4 v0x1bcbe40_0, 0, 8;
    %store/vec4 v0x1bcbb90_0, 0, 9;
    %load/vec4 v0x1bcbb90_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x1bcbb90_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bcc050_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1bcbf70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcbf70_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1bcbe40_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1bcbb90_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x1bcbb90_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bcc050_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bcbf70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcbf70_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bcbe40_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcc050_0, 0, 1;
    %load/vec4 v0x1bcbb90_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1bcbf70_0, 0, 8;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1bcafd0;
T_10 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x1bcbc70_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1bcbb90_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bcbf70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bcbe40_0, 0, 8;
    %end;
    .thread T_10, $init;
    .scope S_0x1bcafd0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcc050_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x1afca60;
T_12 ;
    %wait E_0x1afa3c0;
    %load/vec4 v0x1bcced0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bcc990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1bccce0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1bccc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bcc990_0, 0;
    %load/vec4 v0x1bccf90_0;
    %assign/vec4 v0x1bccce0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bcc990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1bccce0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1bce430;
T_13 ;
    %wait E_0x1bce630;
    %load/vec4 v0x1bce910_0;
    %store/vec4 v0x1bceaf0_0, 0, 16;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x1bce6b0;
T_14 ;
    %wait E_0x1bce8b0;
    %load/vec4 v0x1bceaf0_0;
    %split/vec4 8;
    %store/vec4 v0x1bcecc0_0, 0, 8;
    %store/vec4 v0x1bcea10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bceed0_0, 0, 1;
    %load/vec4 v0x1bcea10_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v0x1bcedf0_0, 0, 8;
    %load/vec4 v0x1bcea10_0;
    %store/vec4 v0x1bcedf0_0, 0, 8;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x1bcddf0;
T_15 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bceaf0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bcea10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bcedf0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bcecc0_0, 0, 8;
    %end;
    .thread T_15, $init;
    .scope S_0x1bcddf0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bceed0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x1bcf5e0;
T_17 ;
    %wait E_0x1bcf7e0;
    %load/vec4 v0x1bcfac0_0;
    %store/vec4 v0x1bcfca0_0, 0, 16;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x1bcf860;
T_18 ;
    %wait E_0x1bcfa60;
    %load/vec4 v0x1bcfca0_0;
    %split/vec4 8;
    %store/vec4 v0x1bcfe70_0, 0, 8;
    %store/vec4 v0x1bcfbc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bd0080_0, 0, 1;
    %load/vec4 v0x1bcfbc0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %store/vec4 v0x1bcffa0_0, 0, 8;
    %load/vec4 v0x1bcfbc0_0;
    %store/vec4 v0x1bcffa0_0, 0, 8;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x1bcf010;
T_19 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bcfca0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bcfbc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bcffa0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bcfe70_0, 0, 8;
    %end;
    .thread T_19, $init;
    .scope S_0x1bcf010;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bd0080_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x1bd07c0;
T_21 ;
    %wait E_0x1bd09a0;
    %load/vec4 v0x1bd0c80_0;
    %store/vec4 v0x1bd0e60_0, 0, 17;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x1bd0a20;
T_22 ;
    %wait E_0x1bd0c20;
    %load/vec4 v0x1bd0e60_0;
    %split/vec4 8;
    %store/vec4 v0x1bd1030_0, 0, 8;
    %store/vec4 v0x1bd0d80_0, 0, 9;
    %load/vec4 v0x1bd0d80_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x1bd0d80_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bd1240_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1bd1160_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd1160_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1bd1030_0, 0, 8;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1bd0d80_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x1bd0d80_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bd1240_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bd1160_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd1160_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bd1030_0, 0, 8;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bd1240_0, 0, 1;
    %load/vec4 v0x1bd0d80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1bd1160_0, 0, 8;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x1bd01c0;
T_23 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x1bd0e60_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1bd0d80_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bd1160_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bd1030_0, 0, 8;
    %end;
    .thread T_23, $init;
    .scope S_0x1bd01c0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bd1240_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x1bcd1c0;
T_25 ;
    %wait E_0x1afa3c0;
    %load/vec4 v0x1bd20a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bd1b80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1bd1ed0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x1bd1e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bd1b80_0, 0;
    %load/vec4 v0x1bd2140_0;
    %assign/vec4 v0x1bd1ed0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bd1b80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1bd1ed0_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1bdb020;
T_26 ;
    %wait E_0x1bdb220;
    %load/vec4 v0x1bdb500_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x1bdb6e0_0, 0, 24;
    %load/vec4 v0x1bdb500_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1bdb6e0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x1bdb6e0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x1bdb6e0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x1bdb6e0_0, 0, 24;
T_26.0 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x1bdb2a0;
T_27 ;
    %wait E_0x1bdb4a0;
    %load/vec4 v0x1bdb6e0_0;
    %split/vec4 8;
    %store/vec4 v0x1bdb8b0_0, 0, 8;
    %store/vec4 v0x1bdb600_0, 0, 16;
    %load/vec4 v0x1bdb600_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x1bdb600_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bdbac0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1bdb9e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bdb9e0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1bdb8b0_0, 0, 8;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x1bdb600_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1bdb600_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bdbac0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bdb9e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bdb9e0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bdb8b0_0, 0, 8;
    %jmp T_27.3;
T_27.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bdbac0_0, 0, 1;
    %load/vec4 v0x1bdb600_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1bdb9e0_0, 0, 8;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x1bda7e0;
T_28 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x1bdb6e0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bdb600_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bdb9e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bdb8b0_0, 0, 8;
    %end;
    .thread T_28, $init;
    .scope S_0x1bda7e0;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bdbac0_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x1bd9c80;
T_30 ;
    %wait E_0x1afa3c0;
    %load/vec4 v0x1bdc850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1bdc3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bdc680_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x1bdc570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x1bdc320_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_30.4, 5;
    %load/vec4 v0x1bdc320_0;
    %assign/vec4 v0x1bdc3e0_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x1bdc740_0;
    %assign/vec4 v0x1bdc3e0_0, 0;
T_30.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bdc680_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bdc680_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1bdc3e0_0, 0;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1bddd40;
T_31 ;
    %wait E_0x1bddf40;
    %load/vec4 v0x1bde220_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x1bde400_0, 0, 24;
    %load/vec4 v0x1bde220_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1bde400_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x1bde400_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x1bde400_0;
    %addi 1, 0, 24;
    %store/vec4 v0x1bde400_0, 0, 24;
T_31.0 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x1bddfc0;
T_32 ;
    %wait E_0x1bde1c0;
    %load/vec4 v0x1bde400_0;
    %split/vec4 8;
    %store/vec4 v0x1bde5d0_0, 0, 8;
    %store/vec4 v0x1bde320_0, 0, 16;
    %load/vec4 v0x1bde320_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x1bde320_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bde7e0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1bde700_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bde700_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1bde5d0_0, 0, 8;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x1bde320_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1bde320_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bde7e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bde700_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bde700_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bde5d0_0, 0, 8;
    %jmp T_32.3;
T_32.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bde7e0_0, 0, 1;
    %load/vec4 v0x1bde320_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1bde700_0, 0, 8;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x1bdd500;
T_33 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x1bde400_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bde320_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bde700_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bde5d0_0, 0, 8;
    %end;
    .thread T_33, $init;
    .scope S_0x1bdd500;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bde7e0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x1bdca10;
T_35 ;
    %wait E_0x1afa3c0;
    %load/vec4 v0x1bdf680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1bdf100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bdf4b0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x1bdf3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x1bdf040_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_35.4, 5;
    %load/vec4 v0x1bdf040_0;
    %assign/vec4 v0x1bdf100_0, 0;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0x1bdf570_0;
    %assign/vec4 v0x1bdf100_0, 0;
T_35.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bdf4b0_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bdf4b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1bdf100_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1be5210;
T_36 ;
    %wait E_0x1be5410;
    %load/vec4 v0x1be56f0_0;
    %store/vec4 v0x1be58d0_0, 0, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x1be5490;
T_37 ;
    %wait E_0x1be5690;
    %load/vec4 v0x1be58d0_0;
    %split/vec4 8;
    %store/vec4 v0x1be5aa0_0, 0, 8;
    %store/vec4 v0x1be57f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1be5cb0_0, 0, 1;
    %load/vec4 v0x1be57f0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_37.0, 8;
    %pushi/vec4 511, 0, 9;
    %jmp/1 T_37.1, 8;
T_37.0 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %jmp/0 T_37.1, 8;
 ; End of false expr.
    %blend;
T_37.1;
    %store/vec4 v0x1be5bd0_0, 0, 9;
    %load/vec4 v0x1be57f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1be5bd0_0, 4, 8;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x1be4c40;
T_38 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1be58d0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1be57f0_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1be5bd0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1be5aa0_0, 0, 8;
    %end;
    .thread T_38, $init;
    .scope S_0x1be4c40;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1be5cb0_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x1be4060;
T_40 ;
    %wait E_0x1be4260;
    %load/vec4 v0x1be4540_0;
    %store/vec4 v0x1be4720_0, 0, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x1be42e0;
T_41 ;
    %wait E_0x1be44e0;
    %load/vec4 v0x1be4720_0;
    %split/vec4 8;
    %store/vec4 v0x1be48f0_0, 0, 8;
    %store/vec4 v0x1be4640_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1be4b00_0, 0, 1;
    %load/vec4 v0x1be4640_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_41.0, 8;
    %pushi/vec4 511, 0, 9;
    %jmp/1 T_41.1, 8;
T_41.0 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %jmp/0 T_41.1, 8;
 ; End of false expr.
    %blend;
T_41.1;
    %store/vec4 v0x1be4a20_0, 0, 9;
    %load/vec4 v0x1be4640_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1be4a20_0, 4, 8;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x1be3a70;
T_42 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1be4720_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1be4640_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1be4a20_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1be48f0_0, 0, 8;
    %end;
    .thread T_42, $init;
    .scope S_0x1be3a70;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1be4b00_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0x1be63f0;
T_44 ;
    %wait E_0x1be65d0;
    %load/vec4 v0x1be68b0_0;
    %store/vec4 v0x1be6a90_0, 0, 17;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x1be6650;
T_45 ;
    %wait E_0x1be6850;
    %load/vec4 v0x1be6a90_0;
    %split/vec4 8;
    %store/vec4 v0x1be6c60_0, 0, 8;
    %store/vec4 v0x1be69b0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1be6e70_0, 0, 1;
    %load/vec4 v0x1be69b0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.0, 8;
    %pushi/vec4 511, 0, 9;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %store/vec4 v0x1be6d90_0, 0, 9;
    %load/vec4 v0x1be69b0_0;
    %store/vec4 v0x1be6d90_0, 0, 9;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x1be5df0;
T_46 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x1be6a90_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1be69b0_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1be6d90_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1be6c60_0, 0, 8;
    %end;
    .thread T_46, $init;
    .scope S_0x1be5df0;
T_47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1be6e70_0, 0, 1;
    %end;
    .thread T_47;
    .scope S_0x1be7580;
T_48 ;
    %wait E_0x1be7780;
    %load/vec4 v0x1be7a60_0;
    %store/vec4 v0x1be7c40_0, 0, 18;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x1be7800;
T_49 ;
    %wait E_0x1be7a00;
    %load/vec4 v0x1be7c40_0;
    %split/vec4 8;
    %store/vec4 v0x1be7e20_0, 0, 8;
    %store/vec4 v0x1be7b60_0, 0, 10;
    %load/vec4 v0x1be7b60_0;
    %parti/s 1, 9, 5;
    %inv;
    %load/vec4 v0x1be7b60_0;
    %parti/s 2, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1be8010_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1be7f30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1be7f30_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1be7e20_0, 0, 8;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x1be7b60_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x1be7b60_0;
    %parti/s 2, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1be8010_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1be7f30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1be7f30_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1be7e20_0, 0, 8;
    %jmp T_49.3;
T_49.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1be8010_0, 0, 1;
    %load/vec4 v0x1be7b60_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1be7f30_0, 0, 8;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x1be6fb0;
T_50 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x1be7c40_0, 0, 18;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x1be7b60_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1be7f30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1be7e20_0, 0, 8;
    %end;
    .thread T_50, $init;
    .scope S_0x1be6fb0;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1be8010_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x1be1be0;
T_52 ;
    %wait E_0x1bd9e10;
    %load/vec4 v0x1be2080_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x1be2260_0, 0, 24;
    %load/vec4 v0x1be2080_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1be2260_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x1be2260_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x1be2260_0;
    %addi 1, 0, 24;
    %store/vec4 v0x1be2260_0, 0, 24;
T_52.0 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x1be1e20;
T_53 ;
    %wait E_0x1be2020;
    %load/vec4 v0x1be2260_0;
    %split/vec4 8;
    %store/vec4 v0x1be2430_0, 0, 8;
    %store/vec4 v0x1be2180_0, 0, 16;
    %load/vec4 v0x1be2180_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x1be2180_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1be2640_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1be2560_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1be2560_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1be2430_0, 0, 8;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x1be2180_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1be2180_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1be2640_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1be2560_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1be2560_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1be2430_0, 0, 8;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1be2640_0, 0, 1;
    %load/vec4 v0x1be2180_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1be2560_0, 0, 8;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x1be13a0;
T_54 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x1be2260_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1be2180_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1be2560_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1be2430_0, 0, 8;
    %end;
    .thread T_54, $init;
    .scope S_0x1be13a0;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1be2640_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0x1be0710;
T_56 ;
    %wait E_0x1afa3c0;
    %load/vec4 v0x1be94b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1be9310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1be95f0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x1be9550_0;
    %assign/vec4 v0x1be95f0_0, 0;
    %load/vec4 v0x1be91b0_0;
    %assign/vec4 v0x1be9310_0, 0;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x1bee1f0;
T_57 ;
    %wait E_0x1bee3f0;
    %load/vec4 v0x1bee6d0_0;
    %store/vec4 v0x1bee8b0_0, 0, 16;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x1bee470;
T_58 ;
    %wait E_0x1bee670;
    %load/vec4 v0x1bee8b0_0;
    %split/vec4 8;
    %store/vec4 v0x1beea80_0, 0, 8;
    %store/vec4 v0x1bee7d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1beec90_0, 0, 1;
    %load/vec4 v0x1bee7d0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_58.0, 8;
    %pushi/vec4 511, 0, 9;
    %jmp/1 T_58.1, 8;
T_58.0 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %jmp/0 T_58.1, 8;
 ; End of false expr.
    %blend;
T_58.1;
    %store/vec4 v0x1beebb0_0, 0, 9;
    %load/vec4 v0x1bee7d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1beebb0_0, 4, 8;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x1bedc20;
T_59 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bee8b0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bee7d0_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1beebb0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1beea80_0, 0, 8;
    %end;
    .thread T_59, $init;
    .scope S_0x1bedc20;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1beec90_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0x1bed040;
T_61 ;
    %wait E_0x1bed240;
    %load/vec4 v0x1bed520_0;
    %store/vec4 v0x1bed700_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x1bed2c0;
T_62 ;
    %wait E_0x1bed4c0;
    %load/vec4 v0x1bed700_0;
    %split/vec4 8;
    %store/vec4 v0x1bed8d0_0, 0, 8;
    %store/vec4 v0x1bed620_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bedae0_0, 0, 1;
    %load/vec4 v0x1bed620_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_62.0, 8;
    %pushi/vec4 511, 0, 9;
    %jmp/1 T_62.1, 8;
T_62.0 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %jmp/0 T_62.1, 8;
 ; End of false expr.
    %blend;
T_62.1;
    %store/vec4 v0x1beda00_0, 0, 9;
    %load/vec4 v0x1bed620_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1beda00_0, 4, 8;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x1beca50;
T_63 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bed700_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bed620_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1beda00_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bed8d0_0, 0, 8;
    %end;
    .thread T_63, $init;
    .scope S_0x1beca50;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bedae0_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_0x1bef3d0;
T_65 ;
    %wait E_0x1bef5b0;
    %load/vec4 v0x1bef890_0;
    %store/vec4 v0x1befa70_0, 0, 17;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x1bef630;
T_66 ;
    %wait E_0x1bef830;
    %load/vec4 v0x1befa70_0;
    %split/vec4 8;
    %store/vec4 v0x1befc40_0, 0, 8;
    %store/vec4 v0x1bef990_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1befe50_0, 0, 1;
    %load/vec4 v0x1bef990_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_66.0, 8;
    %pushi/vec4 511, 0, 9;
    %jmp/1 T_66.1, 8;
T_66.0 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %jmp/0 T_66.1, 8;
 ; End of false expr.
    %blend;
T_66.1;
    %store/vec4 v0x1befd70_0, 0, 9;
    %load/vec4 v0x1bef990_0;
    %store/vec4 v0x1befd70_0, 0, 9;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x1beedd0;
T_67 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x1befa70_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1bef990_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1befd70_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1befc40_0, 0, 8;
    %end;
    .thread T_67, $init;
    .scope S_0x1beedd0;
T_68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1befe50_0, 0, 1;
    %end;
    .thread T_68;
    .scope S_0x1bf0560;
T_69 ;
    %wait E_0x1bf0760;
    %load/vec4 v0x1bf0a40_0;
    %store/vec4 v0x1bf0c20_0, 0, 18;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x1bf07e0;
T_70 ;
    %wait E_0x1bf09e0;
    %load/vec4 v0x1bf0c20_0;
    %split/vec4 8;
    %store/vec4 v0x1bf0e00_0, 0, 8;
    %store/vec4 v0x1bf0b40_0, 0, 10;
    %load/vec4 v0x1bf0b40_0;
    %parti/s 1, 9, 5;
    %inv;
    %load/vec4 v0x1bf0b40_0;
    %parti/s 2, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bf0ff0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1bf0f10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf0f10_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1bf0e00_0, 0, 8;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x1bf0b40_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x1bf0b40_0;
    %parti/s 2, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bf0ff0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bf0f10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf0f10_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bf0e00_0, 0, 8;
    %jmp T_70.3;
T_70.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf0ff0_0, 0, 1;
    %load/vec4 v0x1bf0b40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1bf0f10_0, 0, 8;
T_70.3 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x1beff90;
T_71 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x1bf0c20_0, 0, 18;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x1bf0b40_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bf0f10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bf0e00_0, 0, 8;
    %end;
    .thread T_71, $init;
    .scope S_0x1beff90;
T_72 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf0ff0_0, 0, 1;
    %end;
    .thread T_72;
    .scope S_0x1beab80;
T_73 ;
    %wait E_0x1bead80;
    %load/vec4 v0x1beb060_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x1beb240_0, 0, 24;
    %load/vec4 v0x1beb060_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1beb240_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x1beb240_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %load/vec4 v0x1beb240_0;
    %addi 1, 0, 24;
    %store/vec4 v0x1beb240_0, 0, 24;
T_73.0 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x1beae00;
T_74 ;
    %wait E_0x1beb000;
    %load/vec4 v0x1beb240_0;
    %split/vec4 8;
    %store/vec4 v0x1beb410_0, 0, 8;
    %store/vec4 v0x1beb160_0, 0, 16;
    %load/vec4 v0x1beb160_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x1beb160_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1beb620_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1beb540_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1beb540_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1beb410_0, 0, 8;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x1beb160_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1beb160_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1beb620_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1beb540_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1beb540_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1beb410_0, 0, 8;
    %jmp T_74.3;
T_74.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1beb620_0, 0, 1;
    %load/vec4 v0x1beb160_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1beb540_0, 0, 8;
T_74.3 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x1bea340;
T_75 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x1beb240_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1beb160_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1beb540_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1beb410_0, 0, 8;
    %end;
    .thread T_75, $init;
    .scope S_0x1bea340;
T_76 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1beb620_0, 0, 1;
    %end;
    .thread T_76;
    .scope S_0x1be97b0;
T_77 ;
    %wait E_0x1afa3c0;
    %load/vec4 v0x1bf2490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1bf22f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bf2680_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x1bf2530_0;
    %assign/vec4 v0x1bf2680_0, 0;
    %load/vec4 v0x1bf2190_0;
    %assign/vec4 v0x1bf22f0_0, 0;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x1bd4490;
T_78 ;
    %wait E_0x1afa730;
    %load/vec4 v0x1bd4930_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x1bd4b10_0, 0, 24;
    %load/vec4 v0x1bd4930_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1bd4b10_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x1bd4b10_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v0x1bd4b10_0;
    %addi 1, 0, 24;
    %store/vec4 v0x1bd4b10_0, 0, 24;
T_78.0 ;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x1bd46d0;
T_79 ;
    %wait E_0x1bd48d0;
    %load/vec4 v0x1bd4b10_0;
    %split/vec4 8;
    %store/vec4 v0x1bd4ce0_0, 0, 8;
    %store/vec4 v0x1bd4a30_0, 0, 16;
    %load/vec4 v0x1bd4a30_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x1bd4a30_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bd4ef0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1bd4e10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd4e10_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1bd4ce0_0, 0, 8;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x1bd4a30_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1bd4a30_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bd4ef0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bd4e10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd4e10_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bd4ce0_0, 0, 8;
    %jmp T_79.3;
T_79.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bd4ef0_0, 0, 1;
    %load/vec4 v0x1bd4a30_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1bd4e10_0, 0, 8;
T_79.3 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x1bd3c50;
T_80 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x1bd4b10_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bd4a30_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bd4e10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bd4ce0_0, 0, 8;
    %end;
    .thread T_80, $init;
    .scope S_0x1bd3c50;
T_81 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bd4ef0_0, 0, 1;
    %end;
    .thread T_81;
    .scope S_0x1bd3020;
T_82 ;
    %wait E_0x1afa3c0;
    %load/vec4 v0x1bd5d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1bd5920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bd5af0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x1bd59e0_0;
    %assign/vec4 v0x1bd5af0_0, 0;
    %load/vec4 v0x1bd59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v0x1bd5770_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_82.4, 5;
    %load/vec4 v0x1bd5850_0;
    %assign/vec4 v0x1bd5920_0, 0;
    %jmp T_82.5;
T_82.4 ;
    %load/vec4 v0x1bd5c70_0;
    %assign/vec4 v0x1bd5920_0, 0;
T_82.5 ;
    %jmp T_82.3;
T_82.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1bd5920_0, 0;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x1bd7350;
T_83 ;
    %wait E_0x1bd7550;
    %load/vec4 v0x1bd7830_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x1bd7a10_0, 0, 24;
    %load/vec4 v0x1bd7830_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1bd7a10_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x1bd7a10_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %load/vec4 v0x1bd7a10_0;
    %addi 1, 0, 24;
    %store/vec4 v0x1bd7a10_0, 0, 24;
T_83.0 ;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x1bd75d0;
T_84 ;
    %wait E_0x1bd77d0;
    %load/vec4 v0x1bd7a10_0;
    %split/vec4 8;
    %store/vec4 v0x1bd7be0_0, 0, 8;
    %store/vec4 v0x1bd7930_0, 0, 16;
    %load/vec4 v0x1bd7930_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x1bd7930_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bd7df0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1bd7d10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd7d10_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1bd7be0_0, 0, 8;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x1bd7930_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1bd7930_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bd7df0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bd7d10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd7d10_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bd7be0_0, 0, 8;
    %jmp T_84.3;
T_84.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bd7df0_0, 0, 1;
    %load/vec4 v0x1bd7930_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1bd7d10_0, 0, 8;
T_84.3 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x1bd6b10;
T_85 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x1bd7a10_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bd7930_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bd7d10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1bd7be0_0, 0, 8;
    %end;
    .thread T_85, $init;
    .scope S_0x1bd6b10;
T_86 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bd7df0_0, 0, 1;
    %end;
    .thread T_86;
    .scope S_0x1bd5f00;
T_87 ;
    %wait E_0x1afa3c0;
    %load/vec4 v0x1bd8c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1bd8820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bd89a0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x1bd88e0_0;
    %assign/vec4 v0x1bd89a0_0, 0;
    %load/vec4 v0x1bd88e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v0x1bd8670_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_87.4, 5;
    %load/vec4 v0x1bd8750_0;
    %assign/vec4 v0x1bd8820_0, 0;
    %jmp T_87.5;
T_87.4 ;
    %load/vec4 v0x1bd8b20_0;
    %assign/vec4 v0x1bd8820_0, 0;
T_87.5 ;
    %jmp T_87.3;
T_87.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1bd8820_0, 0;
T_87.3 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x1b8e920;
T_88 ;
    %wait E_0x1af90f0;
    %load/vec4 v0x1bf6a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bf6cd0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bf6db0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf7480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf7520_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bf3be0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bf3dc0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf41b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf42f0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bf5f10_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bf60e0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf66b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf6890_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bf4ba0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bf4d20_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf5270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf53b0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bf57b0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bf5980_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf5b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf5d30_0, 0, 1;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x1bf6e90_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x1bf6b10_0;
    %store/vec4 v0x1bf3be0_0, 0, 16;
    %load/vec4 v0x1bf6bf0_0;
    %store/vec4 v0x1bf3dc0_0, 0, 16;
    %load/vec4 v0x1bf7340_0;
    %store/vec4 v0x1bf41b0_0, 0, 1;
    %load/vec4 v0x1bf73e0_0;
    %store/vec4 v0x1bf42f0_0, 0, 1;
    %load/vec4 v0x1bf4430_0;
    %store/vec4 v0x1bf38a0_0, 0, 16;
    %load/vec4 v0x1bf4600_0;
    %store/vec4 v0x1bf3980_0, 0, 16;
    %load/vec4 v0x1bf4250_0;
    %store/vec4 v0x1bf3a60_0, 0, 1;
    %load/vec4 v0x1bf4390_0;
    %store/vec4 v0x1bf3b20_0, 0, 1;
    %jmp T_88.3;
T_88.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bf3be0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bf3dc0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf41b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf42f0_0, 0, 1;
    %load/vec4 v0x1bf6b10_0;
    %store/vec4 v0x1bf38a0_0, 0, 16;
    %load/vec4 v0x1bf6bf0_0;
    %store/vec4 v0x1bf3980_0, 0, 16;
    %load/vec4 v0x1bf7340_0;
    %store/vec4 v0x1bf3a60_0, 0, 1;
    %load/vec4 v0x1bf73e0_0;
    %store/vec4 v0x1bf3b20_0, 0, 1;
T_88.3 ;
    %load/vec4 v0x1bf6e90_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.4, 8;
    %load/vec4 v0x1bf38a0_0;
    %store/vec4 v0x1bf5f10_0, 0, 16;
    %load/vec4 v0x1bf3980_0;
    %store/vec4 v0x1bf60e0_0, 0, 16;
    %load/vec4 v0x1bf3a60_0;
    %store/vec4 v0x1bf66b0_0, 0, 1;
    %load/vec4 v0x1bf3b20_0;
    %store/vec4 v0x1bf6890_0, 0, 1;
    %load/vec4 v0x1bf5fd0_0;
    %store/vec4 v0x1bf6370_0, 0, 16;
    %load/vec4 v0x1bf61a0_0;
    %store/vec4 v0x1bf6450_0, 0, 16;
    %load/vec4 v0x1bf67a0_0;
    %store/vec4 v0x1bf6530_0, 0, 1;
    %load/vec4 v0x1bf6980_0;
    %store/vec4 v0x1bf65f0_0, 0, 1;
    %jmp T_88.5;
T_88.4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bf5f10_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bf60e0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf66b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf6890_0, 0, 1;
    %load/vec4 v0x1bf38a0_0;
    %store/vec4 v0x1bf6370_0, 0, 16;
    %load/vec4 v0x1bf3980_0;
    %store/vec4 v0x1bf6450_0, 0, 16;
    %load/vec4 v0x1bf3a60_0;
    %store/vec4 v0x1bf6530_0, 0, 1;
    %load/vec4 v0x1bf3b20_0;
    %store/vec4 v0x1bf65f0_0, 0, 1;
T_88.5 ;
    %load/vec4 v0x1bf6e90_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.6, 8;
    %load/vec4 v0x1bf6370_0;
    %store/vec4 v0x1bf4ba0_0, 0, 16;
    %load/vec4 v0x1bf6450_0;
    %store/vec4 v0x1bf4d20_0, 0, 16;
    %load/vec4 v0x1bf6530_0;
    %store/vec4 v0x1bf5270_0, 0, 1;
    %load/vec4 v0x1bf65f0_0;
    %store/vec4 v0x1bf53b0_0, 0, 1;
    %load/vec4 v0x1bf4c60_0;
    %store/vec4 v0x1bf4f30_0, 0, 16;
    %load/vec4 v0x1bf4e70_0;
    %store/vec4 v0x1bf5010_0, 0, 16;
    %load/vec4 v0x1bf5310_0;
    %store/vec4 v0x1bf50f0_0, 0, 1;
    %load/vec4 v0x1bf54a0_0;
    %store/vec4 v0x1bf51b0_0, 0, 1;
    %load/vec4 v0x1bf5fd0_0;
    %store/vec4 v0x1bf4820_0, 0, 16;
    %load/vec4 v0x1bf61a0_0;
    %store/vec4 v0x1bf49e0_0, 0, 16;
    %load/vec4 v0x1bf4900_0;
    %store/vec4 v0x1bf5590_0, 0, 16;
    %load/vec4 v0x1bf4ac0_0;
    %store/vec4 v0x1bf56a0_0, 0, 16;
    %jmp T_88.7;
T_88.6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bf4ba0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bf4d20_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf5270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf53b0_0, 0, 1;
    %load/vec4 v0x1bf6370_0;
    %store/vec4 v0x1bf4f30_0, 0, 16;
    %load/vec4 v0x1bf6450_0;
    %store/vec4 v0x1bf5010_0, 0, 16;
    %load/vec4 v0x1bf6530_0;
    %store/vec4 v0x1bf50f0_0, 0, 1;
    %load/vec4 v0x1bf65f0_0;
    %store/vec4 v0x1bf51b0_0, 0, 1;
    %load/vec4 v0x1bf3410_0;
    %store/vec4 v0x1bf5590_0, 0, 16;
    %load/vec4 v0x1bf3510_0;
    %store/vec4 v0x1bf56a0_0, 0, 16;
T_88.7 ;
    %load/vec4 v0x1bf6e90_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.8, 8;
    %load/vec4 v0x1bf4f30_0;
    %store/vec4 v0x1bf57b0_0, 0, 16;
    %load/vec4 v0x1bf5010_0;
    %store/vec4 v0x1bf5980_0, 0, 16;
    %load/vec4 v0x1bf50f0_0;
    %store/vec4 v0x1bf5b50_0, 0, 1;
    %load/vec4 v0x1bf51b0_0;
    %store/vec4 v0x1bf5d30_0, 0, 1;
    %load/vec4 v0x1bf5870_0;
    %store/vec4 v0x1bf6cd0_0, 0, 16;
    %load/vec4 v0x1bf5a40_0;
    %store/vec4 v0x1bf6db0_0, 0, 16;
    %load/vec4 v0x1bf5c40_0;
    %store/vec4 v0x1bf7480_0, 0, 1;
    %load/vec4 v0x1bf5e20_0;
    %store/vec4 v0x1bf7520_0, 0, 1;
    %jmp T_88.9;
T_88.8 ;
    %load/vec4 v0x1bf4f30_0;
    %store/vec4 v0x1bf57b0_0, 0, 16;
    %load/vec4 v0x1bf5010_0;
    %store/vec4 v0x1bf5980_0, 0, 16;
    %load/vec4 v0x1bf50f0_0;
    %store/vec4 v0x1bf5b50_0, 0, 1;
    %load/vec4 v0x1bf51b0_0;
    %store/vec4 v0x1bf5d30_0, 0, 1;
    %load/vec4 v0x1bf4f30_0;
    %store/vec4 v0x1bf6cd0_0, 0, 16;
    %load/vec4 v0x1bf5010_0;
    %store/vec4 v0x1bf6db0_0, 0, 16;
    %load/vec4 v0x1bf50f0_0;
    %store/vec4 v0x1bf7480_0, 0, 1;
    %load/vec4 v0x1bf51b0_0;
    %store/vec4 v0x1bf7520_0, 0, 1;
T_88.9 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x1b8e920;
T_89 ;
    %wait E_0x1afa3c0;
    %load/vec4 v0x1bf6a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1bf4820_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1bf49e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1bf4900_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1bf4ac0_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x1bf6e90_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0x1bf4820_0;
    %assign/vec4 v0x1bf4900_0, 0;
    %load/vec4 v0x1bf49e0_0;
    %assign/vec4 v0x1bf4ac0_0, 0;
    %jmp T_89.3;
T_89.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1bf4900_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1bf4ac0_0, 0;
T_89.3 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x1bbda10;
T_90 ;
    %vpi_call/w 13 3 "$dumpfile", "waveforms/vpu.vcd" {0 0 0};
    %vpi_call/w 13 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1b8e920 {0 0 0};
    %end;
    .thread T_90;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "src/vpu.sv";
    "src/bias_parent.sv";
    "src/bias_child.sv";
    "src/fixedpoint.sv";
    "src/leaky_relu_derivative_parent.sv";
    "src/leaky_relu_derivative_child.sv";
    "src/leaky_relu_parent.sv";
    "src/leaky_relu_child.sv";
    "src/loss_parent.sv";
    "src/loss_child.sv";
    "test/dump_vpu.sv";
