{"id": "EUVD-2025-50785", "enisaUuid": "231b6adf-4182-3f56-a48c-b9e97afe0dab", "description": "A vulnerability was discovered in RISC-V Rocket-Chip v1.6 and before implementation where the SRET (Supervisor-mode Exception Return) instruction fails to correctly transition the processor's privilege level. Instead of downgrading from Machine-mode (M-mode) to Supervisor-mode (S-mode) as specified by the sstatus.SPP bit, the processor incorrectly remains in M-mode, leading to a critical privilege retention vulnerability.", "datePublished": "2025-11-10T21:30:36", "dateUpdated": "2025-11-12T21:31:07", "baseScore": 6.5, "baseScoreVersion": "3.1", "baseScoreVector": "CVSS:3.1/AV:N/AC:L/PR:L/UI:N/S:U/C:H/I:N/A:N", "references": ["https://github.com/chipsalliance/rocket-chip.git", "https://github.com/107040503/RISC-V-Vulnerability-Disclosure_SRET", "https://nvd.nist.gov/vuln/detail/CVE-2025-63384"], "aliases": ["CVE-2025-63384"], "assigner": "mitre", "epss": 0.04, "enisaIdProduct": [{"id": "25040ba8-7634-3fbd-9cd1-75701d93bd8c", "product": {"name": "n/a"}, "product_version": "n/a"}], "enisaIdVendor": [{"id": "a3ef6374-dd8c-310f-9f38-1b608ccc7e39", "vendor": {"name": "n/a"}}], "isExploited": false}