
eFMIpss_L476_Pizzimenti.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b4c  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08006cd4  08006cd4  00007cd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d1c  08006d1c  0000801c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006d1c  08006d1c  00007d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006d24  08006d24  0000801c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d24  08006d24  00007d24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006d28  08006d28  00007d28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  08006d2c  00008000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000244  20000020  08006d48  00008020  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000264  08006d48  00008264  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000801c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015665  00000000  00000000  0000804c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028a9  00000000  00000000  0001d6b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001368  00000000  00000000  0001ff60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f33  00000000  00000000  000212c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029a3b  00000000  00000000  000221fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015d24  00000000  00000000  0004bc36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010b845  00000000  00000000  0006195a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016d19f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005030  00000000  00000000  0016d1e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008b  00000000  00000000  00172214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000020 	.word	0x20000020
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006cbc 	.word	0x08006cbc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000024 	.word	0x20000024
 80001c4:	08006cbc 	.word	0x08006cbc

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2uiz>:
 8000964:	004a      	lsls	r2, r1, #1
 8000966:	d211      	bcs.n	800098c <__aeabi_d2uiz+0x28>
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800096c:	d211      	bcs.n	8000992 <__aeabi_d2uiz+0x2e>
 800096e:	d50d      	bpl.n	800098c <__aeabi_d2uiz+0x28>
 8000970:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d40e      	bmi.n	8000998 <__aeabi_d2uiz+0x34>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	fa23 f002 	lsr.w	r0, r3, r2
 800098a:	4770      	bx	lr
 800098c:	f04f 0000 	mov.w	r0, #0
 8000990:	4770      	bx	lr
 8000992:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000996:	d102      	bne.n	800099e <__aeabi_d2uiz+0x3a>
 8000998:	f04f 30ff 	mov.w	r0, #4294967295
 800099c:	4770      	bx	lr
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	4770      	bx	lr

080009a4 <__aeabi_d2f>:
 80009a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009a8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009ac:	bf24      	itt	cs
 80009ae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009b2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009b6:	d90d      	bls.n	80009d4 <__aeabi_d2f+0x30>
 80009b8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009bc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009c0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009c4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009c8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009cc:	bf08      	it	eq
 80009ce:	f020 0001 	biceq.w	r0, r0, #1
 80009d2:	4770      	bx	lr
 80009d4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009d8:	d121      	bne.n	8000a1e <__aeabi_d2f+0x7a>
 80009da:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009de:	bfbc      	itt	lt
 80009e0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009e4:	4770      	bxlt	lr
 80009e6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ea:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ee:	f1c2 0218 	rsb	r2, r2, #24
 80009f2:	f1c2 0c20 	rsb	ip, r2, #32
 80009f6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009fa:	fa20 f002 	lsr.w	r0, r0, r2
 80009fe:	bf18      	it	ne
 8000a00:	f040 0001 	orrne.w	r0, r0, #1
 8000a04:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a08:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a0c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a10:	ea40 000c 	orr.w	r0, r0, ip
 8000a14:	fa23 f302 	lsr.w	r3, r3, r2
 8000a18:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a1c:	e7cc      	b.n	80009b8 <__aeabi_d2f+0x14>
 8000a1e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a22:	d107      	bne.n	8000a34 <__aeabi_d2f+0x90>
 8000a24:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a28:	bf1e      	ittt	ne
 8000a2a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a2e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a32:	4770      	bxne	lr
 8000a34:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a38:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a3c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop

08000a44 <__aeabi_uldivmod>:
 8000a44:	b953      	cbnz	r3, 8000a5c <__aeabi_uldivmod+0x18>
 8000a46:	b94a      	cbnz	r2, 8000a5c <__aeabi_uldivmod+0x18>
 8000a48:	2900      	cmp	r1, #0
 8000a4a:	bf08      	it	eq
 8000a4c:	2800      	cmpeq	r0, #0
 8000a4e:	bf1c      	itt	ne
 8000a50:	f04f 31ff 	movne.w	r1, #4294967295
 8000a54:	f04f 30ff 	movne.w	r0, #4294967295
 8000a58:	f000 b988 	b.w	8000d6c <__aeabi_idiv0>
 8000a5c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a64:	f000 f806 	bl	8000a74 <__udivmoddi4>
 8000a68:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a70:	b004      	add	sp, #16
 8000a72:	4770      	bx	lr

08000a74 <__udivmoddi4>:
 8000a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a78:	9d08      	ldr	r5, [sp, #32]
 8000a7a:	460f      	mov	r7, r1
 8000a7c:	4604      	mov	r4, r0
 8000a7e:	468c      	mov	ip, r1
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d148      	bne.n	8000b16 <__udivmoddi4+0xa2>
 8000a84:	428a      	cmp	r2, r1
 8000a86:	4616      	mov	r6, r2
 8000a88:	d961      	bls.n	8000b4e <__udivmoddi4+0xda>
 8000a8a:	fab2 f382 	clz	r3, r2
 8000a8e:	b14b      	cbz	r3, 8000aa4 <__udivmoddi4+0x30>
 8000a90:	f1c3 0220 	rsb	r2, r3, #32
 8000a94:	fa01 fc03 	lsl.w	ip, r1, r3
 8000a98:	fa20 f202 	lsr.w	r2, r0, r2
 8000a9c:	409e      	lsls	r6, r3
 8000a9e:	ea42 0c0c 	orr.w	ip, r2, ip
 8000aa2:	409c      	lsls	r4, r3
 8000aa4:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8000aa8:	b2b7      	uxth	r7, r6
 8000aaa:	fbbc f1fe 	udiv	r1, ip, lr
 8000aae:	0c22      	lsrs	r2, r4, #16
 8000ab0:	fb0e cc11 	mls	ip, lr, r1, ip
 8000ab4:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000ab8:	fb01 f007 	mul.w	r0, r1, r7
 8000abc:	4290      	cmp	r0, r2
 8000abe:	d909      	bls.n	8000ad4 <__udivmoddi4+0x60>
 8000ac0:	18b2      	adds	r2, r6, r2
 8000ac2:	f101 3cff 	add.w	ip, r1, #4294967295
 8000ac6:	f080 80ee 	bcs.w	8000ca6 <__udivmoddi4+0x232>
 8000aca:	4290      	cmp	r0, r2
 8000acc:	f240 80eb 	bls.w	8000ca6 <__udivmoddi4+0x232>
 8000ad0:	3902      	subs	r1, #2
 8000ad2:	4432      	add	r2, r6
 8000ad4:	1a12      	subs	r2, r2, r0
 8000ad6:	b2a4      	uxth	r4, r4
 8000ad8:	fbb2 f0fe 	udiv	r0, r2, lr
 8000adc:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ae0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ae4:	fb00 f707 	mul.w	r7, r0, r7
 8000ae8:	42a7      	cmp	r7, r4
 8000aea:	d909      	bls.n	8000b00 <__udivmoddi4+0x8c>
 8000aec:	1934      	adds	r4, r6, r4
 8000aee:	f100 32ff 	add.w	r2, r0, #4294967295
 8000af2:	f080 80da 	bcs.w	8000caa <__udivmoddi4+0x236>
 8000af6:	42a7      	cmp	r7, r4
 8000af8:	f240 80d7 	bls.w	8000caa <__udivmoddi4+0x236>
 8000afc:	4434      	add	r4, r6
 8000afe:	3802      	subs	r0, #2
 8000b00:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b04:	1be4      	subs	r4, r4, r7
 8000b06:	2100      	movs	r1, #0
 8000b08:	b11d      	cbz	r5, 8000b12 <__udivmoddi4+0x9e>
 8000b0a:	40dc      	lsrs	r4, r3
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	e9c5 4300 	strd	r4, r3, [r5]
 8000b12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b16:	428b      	cmp	r3, r1
 8000b18:	d906      	bls.n	8000b28 <__udivmoddi4+0xb4>
 8000b1a:	b10d      	cbz	r5, 8000b20 <__udivmoddi4+0xac>
 8000b1c:	e9c5 0100 	strd	r0, r1, [r5]
 8000b20:	2100      	movs	r1, #0
 8000b22:	4608      	mov	r0, r1
 8000b24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b28:	fab3 f183 	clz	r1, r3
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	d148      	bne.n	8000bc2 <__udivmoddi4+0x14e>
 8000b30:	42bb      	cmp	r3, r7
 8000b32:	d302      	bcc.n	8000b3a <__udivmoddi4+0xc6>
 8000b34:	4282      	cmp	r2, r0
 8000b36:	f200 8107 	bhi.w	8000d48 <__udivmoddi4+0x2d4>
 8000b3a:	1a84      	subs	r4, r0, r2
 8000b3c:	eb67 0203 	sbc.w	r2, r7, r3
 8000b40:	2001      	movs	r0, #1
 8000b42:	4694      	mov	ip, r2
 8000b44:	2d00      	cmp	r5, #0
 8000b46:	d0e4      	beq.n	8000b12 <__udivmoddi4+0x9e>
 8000b48:	e9c5 4c00 	strd	r4, ip, [r5]
 8000b4c:	e7e1      	b.n	8000b12 <__udivmoddi4+0x9e>
 8000b4e:	2a00      	cmp	r2, #0
 8000b50:	f000 8092 	beq.w	8000c78 <__udivmoddi4+0x204>
 8000b54:	fab2 f382 	clz	r3, r2
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	f040 80a8 	bne.w	8000cae <__udivmoddi4+0x23a>
 8000b5e:	1a8a      	subs	r2, r1, r2
 8000b60:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8000b64:	fa1f fc86 	uxth.w	ip, r6
 8000b68:	2101      	movs	r1, #1
 8000b6a:	0c20      	lsrs	r0, r4, #16
 8000b6c:	fbb2 f7fe 	udiv	r7, r2, lr
 8000b70:	fb0e 2217 	mls	r2, lr, r7, r2
 8000b74:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 8000b78:	fb0c f007 	mul.w	r0, ip, r7
 8000b7c:	4290      	cmp	r0, r2
 8000b7e:	d907      	bls.n	8000b90 <__udivmoddi4+0x11c>
 8000b80:	18b2      	adds	r2, r6, r2
 8000b82:	f107 38ff 	add.w	r8, r7, #4294967295
 8000b86:	d202      	bcs.n	8000b8e <__udivmoddi4+0x11a>
 8000b88:	4290      	cmp	r0, r2
 8000b8a:	f200 80e2 	bhi.w	8000d52 <__udivmoddi4+0x2de>
 8000b8e:	4647      	mov	r7, r8
 8000b90:	1a12      	subs	r2, r2, r0
 8000b92:	b2a4      	uxth	r4, r4
 8000b94:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b98:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b9c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ba0:	fb0c fc00 	mul.w	ip, ip, r0
 8000ba4:	45a4      	cmp	ip, r4
 8000ba6:	d907      	bls.n	8000bb8 <__udivmoddi4+0x144>
 8000ba8:	1934      	adds	r4, r6, r4
 8000baa:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bae:	d202      	bcs.n	8000bb6 <__udivmoddi4+0x142>
 8000bb0:	45a4      	cmp	ip, r4
 8000bb2:	f200 80cb 	bhi.w	8000d4c <__udivmoddi4+0x2d8>
 8000bb6:	4610      	mov	r0, r2
 8000bb8:	eba4 040c 	sub.w	r4, r4, ip
 8000bbc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bc0:	e7a2      	b.n	8000b08 <__udivmoddi4+0x94>
 8000bc2:	f1c1 0620 	rsb	r6, r1, #32
 8000bc6:	408b      	lsls	r3, r1
 8000bc8:	fa22 fc06 	lsr.w	ip, r2, r6
 8000bcc:	ea4c 0c03 	orr.w	ip, ip, r3
 8000bd0:	fa07 f401 	lsl.w	r4, r7, r1
 8000bd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000bd8:	40f7      	lsrs	r7, r6
 8000bda:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000bde:	4323      	orrs	r3, r4
 8000be0:	fa00 f801 	lsl.w	r8, r0, r1
 8000be4:	fa1f fe8c 	uxth.w	lr, ip
 8000be8:	fbb7 f0f9 	udiv	r0, r7, r9
 8000bec:	0c1c      	lsrs	r4, r3, #16
 8000bee:	fb09 7710 	mls	r7, r9, r0, r7
 8000bf2:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 8000bf6:	fb00 f70e 	mul.w	r7, r0, lr
 8000bfa:	42a7      	cmp	r7, r4
 8000bfc:	fa02 f201 	lsl.w	r2, r2, r1
 8000c00:	d90a      	bls.n	8000c18 <__udivmoddi4+0x1a4>
 8000c02:	eb1c 0404 	adds.w	r4, ip, r4
 8000c06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c0a:	f080 809b 	bcs.w	8000d44 <__udivmoddi4+0x2d0>
 8000c0e:	42a7      	cmp	r7, r4
 8000c10:	f240 8098 	bls.w	8000d44 <__udivmoddi4+0x2d0>
 8000c14:	3802      	subs	r0, #2
 8000c16:	4464      	add	r4, ip
 8000c18:	1be4      	subs	r4, r4, r7
 8000c1a:	b29f      	uxth	r7, r3
 8000c1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c20:	fb09 4413 	mls	r4, r9, r3, r4
 8000c24:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 8000c28:	fb03 fe0e 	mul.w	lr, r3, lr
 8000c2c:	45a6      	cmp	lr, r4
 8000c2e:	d909      	bls.n	8000c44 <__udivmoddi4+0x1d0>
 8000c30:	eb1c 0404 	adds.w	r4, ip, r4
 8000c34:	f103 37ff 	add.w	r7, r3, #4294967295
 8000c38:	f080 8082 	bcs.w	8000d40 <__udivmoddi4+0x2cc>
 8000c3c:	45a6      	cmp	lr, r4
 8000c3e:	d97f      	bls.n	8000d40 <__udivmoddi4+0x2cc>
 8000c40:	3b02      	subs	r3, #2
 8000c42:	4464      	add	r4, ip
 8000c44:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c48:	eba4 040e 	sub.w	r4, r4, lr
 8000c4c:	fba0 e702 	umull	lr, r7, r0, r2
 8000c50:	42bc      	cmp	r4, r7
 8000c52:	4673      	mov	r3, lr
 8000c54:	46b9      	mov	r9, r7
 8000c56:	d363      	bcc.n	8000d20 <__udivmoddi4+0x2ac>
 8000c58:	d060      	beq.n	8000d1c <__udivmoddi4+0x2a8>
 8000c5a:	b15d      	cbz	r5, 8000c74 <__udivmoddi4+0x200>
 8000c5c:	ebb8 0203 	subs.w	r2, r8, r3
 8000c60:	eb64 0409 	sbc.w	r4, r4, r9
 8000c64:	fa04 f606 	lsl.w	r6, r4, r6
 8000c68:	fa22 f301 	lsr.w	r3, r2, r1
 8000c6c:	431e      	orrs	r6, r3
 8000c6e:	40cc      	lsrs	r4, r1
 8000c70:	e9c5 6400 	strd	r6, r4, [r5]
 8000c74:	2100      	movs	r1, #0
 8000c76:	e74c      	b.n	8000b12 <__udivmoddi4+0x9e>
 8000c78:	0862      	lsrs	r2, r4, #1
 8000c7a:	0848      	lsrs	r0, r1, #1
 8000c7c:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 8000c80:	0c0b      	lsrs	r3, r1, #16
 8000c82:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8000c86:	b28a      	uxth	r2, r1
 8000c88:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000c8c:	fbb3 f1f6 	udiv	r1, r3, r6
 8000c90:	07e4      	lsls	r4, r4, #31
 8000c92:	46b4      	mov	ip, r6
 8000c94:	4637      	mov	r7, r6
 8000c96:	46b6      	mov	lr, r6
 8000c98:	231f      	movs	r3, #31
 8000c9a:	fbb0 f0f6 	udiv	r0, r0, r6
 8000c9e:	1bd2      	subs	r2, r2, r7
 8000ca0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ca4:	e761      	b.n	8000b6a <__udivmoddi4+0xf6>
 8000ca6:	4661      	mov	r1, ip
 8000ca8:	e714      	b.n	8000ad4 <__udivmoddi4+0x60>
 8000caa:	4610      	mov	r0, r2
 8000cac:	e728      	b.n	8000b00 <__udivmoddi4+0x8c>
 8000cae:	f1c3 0120 	rsb	r1, r3, #32
 8000cb2:	fa20 f201 	lsr.w	r2, r0, r1
 8000cb6:	409e      	lsls	r6, r3
 8000cb8:	fa27 f101 	lsr.w	r1, r7, r1
 8000cbc:	409f      	lsls	r7, r3
 8000cbe:	433a      	orrs	r2, r7
 8000cc0:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8000cc4:	fa1f fc86 	uxth.w	ip, r6
 8000cc8:	fbb1 f7fe 	udiv	r7, r1, lr
 8000ccc:	fb0e 1017 	mls	r0, lr, r7, r1
 8000cd0:	0c11      	lsrs	r1, r2, #16
 8000cd2:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000cd6:	fb07 f80c 	mul.w	r8, r7, ip
 8000cda:	4588      	cmp	r8, r1
 8000cdc:	fa04 f403 	lsl.w	r4, r4, r3
 8000ce0:	d93a      	bls.n	8000d58 <__udivmoddi4+0x2e4>
 8000ce2:	1871      	adds	r1, r6, r1
 8000ce4:	f107 30ff 	add.w	r0, r7, #4294967295
 8000ce8:	d201      	bcs.n	8000cee <__udivmoddi4+0x27a>
 8000cea:	4588      	cmp	r8, r1
 8000cec:	d81f      	bhi.n	8000d2e <__udivmoddi4+0x2ba>
 8000cee:	eba1 0108 	sub.w	r1, r1, r8
 8000cf2:	fbb1 f8fe 	udiv	r8, r1, lr
 8000cf6:	fb08 f70c 	mul.w	r7, r8, ip
 8000cfa:	fb0e 1118 	mls	r1, lr, r8, r1
 8000cfe:	b292      	uxth	r2, r2
 8000d00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d04:	42ba      	cmp	r2, r7
 8000d06:	d22f      	bcs.n	8000d68 <__udivmoddi4+0x2f4>
 8000d08:	18b2      	adds	r2, r6, r2
 8000d0a:	f108 31ff 	add.w	r1, r8, #4294967295
 8000d0e:	d2c6      	bcs.n	8000c9e <__udivmoddi4+0x22a>
 8000d10:	42ba      	cmp	r2, r7
 8000d12:	d2c4      	bcs.n	8000c9e <__udivmoddi4+0x22a>
 8000d14:	f1a8 0102 	sub.w	r1, r8, #2
 8000d18:	4432      	add	r2, r6
 8000d1a:	e7c0      	b.n	8000c9e <__udivmoddi4+0x22a>
 8000d1c:	45f0      	cmp	r8, lr
 8000d1e:	d29c      	bcs.n	8000c5a <__udivmoddi4+0x1e6>
 8000d20:	ebbe 0302 	subs.w	r3, lr, r2
 8000d24:	eb67 070c 	sbc.w	r7, r7, ip
 8000d28:	3801      	subs	r0, #1
 8000d2a:	46b9      	mov	r9, r7
 8000d2c:	e795      	b.n	8000c5a <__udivmoddi4+0x1e6>
 8000d2e:	eba6 0808 	sub.w	r8, r6, r8
 8000d32:	4441      	add	r1, r8
 8000d34:	1eb8      	subs	r0, r7, #2
 8000d36:	fbb1 f8fe 	udiv	r8, r1, lr
 8000d3a:	fb08 f70c 	mul.w	r7, r8, ip
 8000d3e:	e7dc      	b.n	8000cfa <__udivmoddi4+0x286>
 8000d40:	463b      	mov	r3, r7
 8000d42:	e77f      	b.n	8000c44 <__udivmoddi4+0x1d0>
 8000d44:	4650      	mov	r0, sl
 8000d46:	e767      	b.n	8000c18 <__udivmoddi4+0x1a4>
 8000d48:	4608      	mov	r0, r1
 8000d4a:	e6fb      	b.n	8000b44 <__udivmoddi4+0xd0>
 8000d4c:	4434      	add	r4, r6
 8000d4e:	3802      	subs	r0, #2
 8000d50:	e732      	b.n	8000bb8 <__udivmoddi4+0x144>
 8000d52:	3f02      	subs	r7, #2
 8000d54:	4432      	add	r2, r6
 8000d56:	e71b      	b.n	8000b90 <__udivmoddi4+0x11c>
 8000d58:	eba1 0108 	sub.w	r1, r1, r8
 8000d5c:	4638      	mov	r0, r7
 8000d5e:	fbb1 f8fe 	udiv	r8, r1, lr
 8000d62:	fb08 f70c 	mul.w	r7, r8, ip
 8000d66:	e7c8      	b.n	8000cfa <__udivmoddi4+0x286>
 8000d68:	4641      	mov	r1, r8
 8000d6a:	e798      	b.n	8000c9e <__udivmoddi4+0x22a>

08000d6c <__aeabi_idiv0>:
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop

08000d70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d74:	f000 fcca 	bl	800170c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d78:	f000 f824 	bl	8000dc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d7c:	f000 f9a0 	bl	80010c0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000d80:	f000 f96e 	bl	8001060 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000d84:	f000 f870 	bl	8000e68 <MX_ADC1_Init>
  MX_DAC1_Init();
 8000d88:	f000 f8e4 	bl	8000f54 <MX_DAC1_Init>
  MX_TIM1_Init();
 8000d8c:	f000 f914 	bl	8000fb8 <MX_TIM1_Init>

  /* USER CODE BEGIN 2 */
  // 1. Initialize the model memory to zero (just in case a state is carried over)
    memset(&pssModel, 0, sizeof(ModelPSS));
 8000d90:	22cc      	movs	r2, #204	@ 0xcc
 8000d92:	2100      	movs	r1, #0
 8000d94:	4808      	ldr	r0, [pc, #32]	@ (8000db8 <main+0x48>)
 8000d96:	f005 ff65 	bl	8006c64 <memset>

    // 2. Call the eFMI Startup function directly (instead of using Hao's eFMI wrapper file)
    Startup_H525b873079cf7a65f464c408f25344d5bd630cab_cb4a8a449b4ada864625ee5a4355578a3aaf08ed(&pssModel);
 8000d9a:	4807      	ldr	r0, [pc, #28]	@ (8000db8 <main+0x48>)
 8000d9c:	f005 ff46 	bl	8006c2c <Startup_H525b873079cf7a65f464c408f25344d5bd630cab_cb4a8a449b4ada864625ee5a4355578a3aaf08ed>

    HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000da0:	2100      	movs	r1, #0
 8000da2:	4806      	ldr	r0, [pc, #24]	@ (8000dbc <main+0x4c>)
 8000da4:	f002 fa45 	bl	8003232 <HAL_DAC_Start>
    HAL_TIM_Base_Start_IT(&htim1);
 8000da8:	4805      	ldr	r0, [pc, #20]	@ (8000dc0 <main+0x50>)
 8000daa:	f004 f953 	bl	8005054 <HAL_TIM_Base_Start_IT>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000dae:	b662      	cpsie	i
}
 8000db0:	bf00      	nop

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000db2:	bf00      	nop
 8000db4:	e7fd      	b.n	8000db2 <main+0x42>
 8000db6:	bf00      	nop
 8000db8:	20000188 	.word	0x20000188
 8000dbc:	200000a0 	.word	0x200000a0
 8000dc0:	200000b4 	.word	0x200000b4

08000dc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b096      	sub	sp, #88	@ 0x58
 8000dc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dca:	f107 0314 	add.w	r3, r7, #20
 8000dce:	2244      	movs	r2, #68	@ 0x44
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f005 ff46 	bl	8006c64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dd8:	463b      	mov	r3, r7
 8000dda:	2200      	movs	r2, #0
 8000ddc:	601a      	str	r2, [r3, #0]
 8000dde:	605a      	str	r2, [r3, #4]
 8000de0:	609a      	str	r2, [r3, #8]
 8000de2:	60da      	str	r2, [r3, #12]
 8000de4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000de6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000dea:	f002 fdc9 	bl	8003980 <HAL_PWREx_ControlVoltageScaling>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d001      	beq.n	8000df8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000df4:	f000 fab8 	bl	8001368 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000df8:	2302      	movs	r3, #2
 8000dfa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dfc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e00:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e02:	2310      	movs	r3, #16
 8000e04:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e06:	2302      	movs	r3, #2
 8000e08:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e0a:	2302      	movs	r3, #2
 8000e0c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000e12:	230a      	movs	r3, #10
 8000e14:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000e16:	2307      	movs	r3, #7
 8000e18:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000e1a:	2302      	movs	r3, #2
 8000e1c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000e1e:	2302      	movs	r3, #2
 8000e20:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e22:	f107 0314 	add.w	r3, r7, #20
 8000e26:	4618      	mov	r0, r3
 8000e28:	f002 fe00 	bl	8003a2c <HAL_RCC_OscConfig>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000e32:	f000 fa99 	bl	8001368 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e36:	230f      	movs	r3, #15
 8000e38:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e3a:	2303      	movs	r3, #3
 8000e3c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e42:	2300      	movs	r3, #0
 8000e44:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e46:	2300      	movs	r3, #0
 8000e48:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e4a:	463b      	mov	r3, r7
 8000e4c:	2104      	movs	r1, #4
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f003 f9c8 	bl	80041e4 <HAL_RCC_ClockConfig>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000e5a:	f000 fa85 	bl	8001368 <Error_Handler>
  }
}
 8000e5e:	bf00      	nop
 8000e60:	3758      	adds	r7, #88	@ 0x58
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
	...

08000e68 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b08a      	sub	sp, #40	@ 0x28
 8000e6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000e6e:	f107 031c 	add.w	r3, r7, #28
 8000e72:	2200      	movs	r2, #0
 8000e74:	601a      	str	r2, [r3, #0]
 8000e76:	605a      	str	r2, [r3, #4]
 8000e78:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e7a:	1d3b      	adds	r3, r7, #4
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	601a      	str	r2, [r3, #0]
 8000e80:	605a      	str	r2, [r3, #4]
 8000e82:	609a      	str	r2, [r3, #8]
 8000e84:	60da      	str	r2, [r3, #12]
 8000e86:	611a      	str	r2, [r3, #16]
 8000e88:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000e8a:	4b2f      	ldr	r3, [pc, #188]	@ (8000f48 <MX_ADC1_Init+0xe0>)
 8000e8c:	4a2f      	ldr	r2, [pc, #188]	@ (8000f4c <MX_ADC1_Init+0xe4>)
 8000e8e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000e90:	4b2d      	ldr	r3, [pc, #180]	@ (8000f48 <MX_ADC1_Init+0xe0>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e96:	4b2c      	ldr	r3, [pc, #176]	@ (8000f48 <MX_ADC1_Init+0xe0>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e9c:	4b2a      	ldr	r3, [pc, #168]	@ (8000f48 <MX_ADC1_Init+0xe0>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ea2:	4b29      	ldr	r3, [pc, #164]	@ (8000f48 <MX_ADC1_Init+0xe0>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ea8:	4b27      	ldr	r3, [pc, #156]	@ (8000f48 <MX_ADC1_Init+0xe0>)
 8000eaa:	2204      	movs	r2, #4
 8000eac:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000eae:	4b26      	ldr	r3, [pc, #152]	@ (8000f48 <MX_ADC1_Init+0xe0>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000eb4:	4b24      	ldr	r3, [pc, #144]	@ (8000f48 <MX_ADC1_Init+0xe0>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000eba:	4b23      	ldr	r3, [pc, #140]	@ (8000f48 <MX_ADC1_Init+0xe0>)
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ec0:	4b21      	ldr	r3, [pc, #132]	@ (8000f48 <MX_ADC1_Init+0xe0>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ec8:	4b1f      	ldr	r3, [pc, #124]	@ (8000f48 <MX_ADC1_Init+0xe0>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ece:	4b1e      	ldr	r3, [pc, #120]	@ (8000f48 <MX_ADC1_Init+0xe0>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ed4:	4b1c      	ldr	r3, [pc, #112]	@ (8000f48 <MX_ADC1_Init+0xe0>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000edc:	4b1a      	ldr	r3, [pc, #104]	@ (8000f48 <MX_ADC1_Init+0xe0>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000ee2:	4b19      	ldr	r3, [pc, #100]	@ (8000f48 <MX_ADC1_Init+0xe0>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000eea:	4817      	ldr	r0, [pc, #92]	@ (8000f48 <MX_ADC1_Init+0xe0>)
 8000eec:	f000 fee0 	bl	8001cb0 <HAL_ADC_Init>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000ef6:	f000 fa37 	bl	8001368 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000efa:	2300      	movs	r3, #0
 8000efc:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000efe:	f107 031c 	add.w	r3, r7, #28
 8000f02:	4619      	mov	r1, r3
 8000f04:	4810      	ldr	r0, [pc, #64]	@ (8000f48 <MX_ADC1_Init+0xe0>)
 8000f06:	f001 ffb1 	bl	8002e6c <HAL_ADCEx_MultiModeConfigChannel>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000f10:	f000 fa2a 	bl	8001368 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f14:	4b0e      	ldr	r3, [pc, #56]	@ (8000f50 <MX_ADC1_Init+0xe8>)
 8000f16:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f18:	2306      	movs	r3, #6
 8000f1a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f20:	237f      	movs	r3, #127	@ 0x7f
 8000f22:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f24:	2304      	movs	r3, #4
 8000f26:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f2c:	1d3b      	adds	r3, r7, #4
 8000f2e:	4619      	mov	r1, r3
 8000f30:	4805      	ldr	r0, [pc, #20]	@ (8000f48 <MX_ADC1_Init+0xe0>)
 8000f32:	f001 f9e1 	bl	80022f8 <HAL_ADC_ConfigChannel>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d001      	beq.n	8000f40 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000f3c:	f000 fa14 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f40:	bf00      	nop
 8000f42:	3728      	adds	r7, #40	@ 0x28
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	2000003c 	.word	0x2000003c
 8000f4c:	50040000 	.word	0x50040000
 8000f50:	04300002 	.word	0x04300002

08000f54 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b08a      	sub	sp, #40	@ 0x28
 8000f58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000f5a:	1d3b      	adds	r3, r7, #4
 8000f5c:	2224      	movs	r2, #36	@ 0x24
 8000f5e:	2100      	movs	r1, #0
 8000f60:	4618      	mov	r0, r3
 8000f62:	f005 fe7f 	bl	8006c64 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000f66:	4b12      	ldr	r3, [pc, #72]	@ (8000fb0 <MX_DAC1_Init+0x5c>)
 8000f68:	4a12      	ldr	r2, [pc, #72]	@ (8000fb4 <MX_DAC1_Init+0x60>)
 8000f6a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000f6c:	4810      	ldr	r0, [pc, #64]	@ (8000fb0 <MX_DAC1_Init+0x5c>)
 8000f6e:	f002 f93e 	bl	80031ee <HAL_DAC_Init>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000f78:	f000 f9f6 	bl	8001368 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000f80:	2300      	movs	r3, #0
 8000f82:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000f84:	2300      	movs	r3, #0
 8000f86:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000f90:	1d3b      	adds	r3, r7, #4
 8000f92:	2200      	movs	r2, #0
 8000f94:	4619      	mov	r1, r3
 8000f96:	4806      	ldr	r0, [pc, #24]	@ (8000fb0 <MX_DAC1_Init+0x5c>)
 8000f98:	f002 f9bd 	bl	8003316 <HAL_DAC_ConfigChannel>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d001      	beq.n	8000fa6 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8000fa2:	f000 f9e1 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000fa6:	bf00      	nop
 8000fa8:	3728      	adds	r7, #40	@ 0x28
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	200000a0 	.word	0x200000a0
 8000fb4:	40007400 	.word	0x40007400

08000fb8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b088      	sub	sp, #32
 8000fbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fbe:	f107 0310 	add.w	r3, r7, #16
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	605a      	str	r2, [r3, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
 8000fca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fcc:	1d3b      	adds	r3, r7, #4
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
 8000fd2:	605a      	str	r2, [r3, #4]
 8000fd4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000fd6:	4b20      	ldr	r3, [pc, #128]	@ (8001058 <MX_TIM1_Init+0xa0>)
 8000fd8:	4a20      	ldr	r2, [pc, #128]	@ (800105c <MX_TIM1_Init+0xa4>)
 8000fda:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 79;
 8000fdc:	4b1e      	ldr	r3, [pc, #120]	@ (8001058 <MX_TIM1_Init+0xa0>)
 8000fde:	224f      	movs	r2, #79	@ 0x4f
 8000fe0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8000fe2:	4b1d      	ldr	r3, [pc, #116]	@ (8001058 <MX_TIM1_Init+0xa0>)
 8000fe4:	2210      	movs	r2, #16
 8000fe6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8000fe8:	4b1b      	ldr	r3, [pc, #108]	@ (8001058 <MX_TIM1_Init+0xa0>)
 8000fea:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000fee:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ff0:	4b19      	ldr	r3, [pc, #100]	@ (8001058 <MX_TIM1_Init+0xa0>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000ff6:	4b18      	ldr	r3, [pc, #96]	@ (8001058 <MX_TIM1_Init+0xa0>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ffc:	4b16      	ldr	r3, [pc, #88]	@ (8001058 <MX_TIM1_Init+0xa0>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001002:	4815      	ldr	r0, [pc, #84]	@ (8001058 <MX_TIM1_Init+0xa0>)
 8001004:	f003 ffce 	bl	8004fa4 <HAL_TIM_Base_Init>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d001      	beq.n	8001012 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800100e:	f000 f9ab 	bl	8001368 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001012:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001016:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001018:	f107 0310 	add.w	r3, r7, #16
 800101c:	4619      	mov	r1, r3
 800101e:	480e      	ldr	r0, [pc, #56]	@ (8001058 <MX_TIM1_Init+0xa0>)
 8001020:	f004 f98f 	bl	8005342 <HAL_TIM_ConfigClockSource>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800102a:	f000 f99d 	bl	8001368 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800102e:	2300      	movs	r3, #0
 8001030:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001032:	2300      	movs	r3, #0
 8001034:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001036:	2300      	movs	r3, #0
 8001038:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800103a:	1d3b      	adds	r3, r7, #4
 800103c:	4619      	mov	r1, r3
 800103e:	4806      	ldr	r0, [pc, #24]	@ (8001058 <MX_TIM1_Init+0xa0>)
 8001040:	f004 fbe2 	bl	8005808 <HAL_TIMEx_MasterConfigSynchronization>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800104a:	f000 f98d 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800104e:	bf00      	nop
 8001050:	3720      	adds	r7, #32
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	200000b4 	.word	0x200000b4
 800105c:	40012c00 	.word	0x40012c00

08001060 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001064:	4b14      	ldr	r3, [pc, #80]	@ (80010b8 <MX_USART2_UART_Init+0x58>)
 8001066:	4a15      	ldr	r2, [pc, #84]	@ (80010bc <MX_USART2_UART_Init+0x5c>)
 8001068:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800106a:	4b13      	ldr	r3, [pc, #76]	@ (80010b8 <MX_USART2_UART_Init+0x58>)
 800106c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001070:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001072:	4b11      	ldr	r3, [pc, #68]	@ (80010b8 <MX_USART2_UART_Init+0x58>)
 8001074:	2200      	movs	r2, #0
 8001076:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001078:	4b0f      	ldr	r3, [pc, #60]	@ (80010b8 <MX_USART2_UART_Init+0x58>)
 800107a:	2200      	movs	r2, #0
 800107c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800107e:	4b0e      	ldr	r3, [pc, #56]	@ (80010b8 <MX_USART2_UART_Init+0x58>)
 8001080:	2200      	movs	r2, #0
 8001082:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001084:	4b0c      	ldr	r3, [pc, #48]	@ (80010b8 <MX_USART2_UART_Init+0x58>)
 8001086:	220c      	movs	r2, #12
 8001088:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800108a:	4b0b      	ldr	r3, [pc, #44]	@ (80010b8 <MX_USART2_UART_Init+0x58>)
 800108c:	2200      	movs	r2, #0
 800108e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001090:	4b09      	ldr	r3, [pc, #36]	@ (80010b8 <MX_USART2_UART_Init+0x58>)
 8001092:	2200      	movs	r2, #0
 8001094:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001096:	4b08      	ldr	r3, [pc, #32]	@ (80010b8 <MX_USART2_UART_Init+0x58>)
 8001098:	2200      	movs	r2, #0
 800109a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800109c:	4b06      	ldr	r3, [pc, #24]	@ (80010b8 <MX_USART2_UART_Init+0x58>)
 800109e:	2200      	movs	r2, #0
 80010a0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010a2:	4805      	ldr	r0, [pc, #20]	@ (80010b8 <MX_USART2_UART_Init+0x58>)
 80010a4:	f004 fc56 	bl	8005954 <HAL_UART_Init>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80010ae:	f000 f95b 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010b2:	bf00      	nop
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	20000100 	.word	0x20000100
 80010bc:	40004400 	.word	0x40004400

080010c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b08a      	sub	sp, #40	@ 0x28
 80010c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c6:	f107 0314 	add.w	r3, r7, #20
 80010ca:	2200      	movs	r2, #0
 80010cc:	601a      	str	r2, [r3, #0]
 80010ce:	605a      	str	r2, [r3, #4]
 80010d0:	609a      	str	r2, [r3, #8]
 80010d2:	60da      	str	r2, [r3, #12]
 80010d4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010d6:	4b2f      	ldr	r3, [pc, #188]	@ (8001194 <MX_GPIO_Init+0xd4>)
 80010d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010da:	4a2e      	ldr	r2, [pc, #184]	@ (8001194 <MX_GPIO_Init+0xd4>)
 80010dc:	f043 0304 	orr.w	r3, r3, #4
 80010e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010e2:	4b2c      	ldr	r3, [pc, #176]	@ (8001194 <MX_GPIO_Init+0xd4>)
 80010e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010e6:	f003 0304 	and.w	r3, r3, #4
 80010ea:	613b      	str	r3, [r7, #16]
 80010ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010ee:	4b29      	ldr	r3, [pc, #164]	@ (8001194 <MX_GPIO_Init+0xd4>)
 80010f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f2:	4a28      	ldr	r2, [pc, #160]	@ (8001194 <MX_GPIO_Init+0xd4>)
 80010f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010fa:	4b26      	ldr	r3, [pc, #152]	@ (8001194 <MX_GPIO_Init+0xd4>)
 80010fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001102:	60fb      	str	r3, [r7, #12]
 8001104:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001106:	4b23      	ldr	r3, [pc, #140]	@ (8001194 <MX_GPIO_Init+0xd4>)
 8001108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800110a:	4a22      	ldr	r2, [pc, #136]	@ (8001194 <MX_GPIO_Init+0xd4>)
 800110c:	f043 0301 	orr.w	r3, r3, #1
 8001110:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001112:	4b20      	ldr	r3, [pc, #128]	@ (8001194 <MX_GPIO_Init+0xd4>)
 8001114:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001116:	f003 0301 	and.w	r3, r3, #1
 800111a:	60bb      	str	r3, [r7, #8]
 800111c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800111e:	4b1d      	ldr	r3, [pc, #116]	@ (8001194 <MX_GPIO_Init+0xd4>)
 8001120:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001122:	4a1c      	ldr	r2, [pc, #112]	@ (8001194 <MX_GPIO_Init+0xd4>)
 8001124:	f043 0302 	orr.w	r3, r3, #2
 8001128:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800112a:	4b1a      	ldr	r3, [pc, #104]	@ (8001194 <MX_GPIO_Init+0xd4>)
 800112c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112e:	f003 0302 	and.w	r3, r3, #2
 8001132:	607b      	str	r3, [r7, #4]
 8001134:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|calTime_Pin|stepSize_Pin, GPIO_PIN_RESET);
 8001136:	2200      	movs	r2, #0
 8001138:	21e0      	movs	r1, #224	@ 0xe0
 800113a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800113e:	f002 fbbb 	bl	80038b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001142:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001146:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001148:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800114c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114e:	2300      	movs	r3, #0
 8001150:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001152:	f107 0314 	add.w	r3, r7, #20
 8001156:	4619      	mov	r1, r3
 8001158:	480f      	ldr	r0, [pc, #60]	@ (8001198 <MX_GPIO_Init+0xd8>)
 800115a:	f002 fa03 	bl	8003564 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin calTime_Pin stepSize_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|calTime_Pin|stepSize_Pin;
 800115e:	23e0      	movs	r3, #224	@ 0xe0
 8001160:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001162:	2301      	movs	r3, #1
 8001164:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001166:	2300      	movs	r3, #0
 8001168:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800116a:	2300      	movs	r3, #0
 800116c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800116e:	f107 0314 	add.w	r3, r7, #20
 8001172:	4619      	mov	r1, r3
 8001174:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001178:	f002 f9f4 	bl	8003564 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800117c:	2200      	movs	r2, #0
 800117e:	2100      	movs	r1, #0
 8001180:	2028      	movs	r0, #40	@ 0x28
 8001182:	f001 fffe 	bl	8003182 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001186:	2028      	movs	r0, #40	@ 0x28
 8001188:	f002 f817 	bl	80031ba <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800118c:	bf00      	nop
 800118e:	3728      	adds	r7, #40	@ 0x28
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40021000 	.word	0x40021000
 8001198:	48000800 	.word	0x48000800
 800119c:	00000000 	.word	0x00000000

080011a0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011a0:	b5b0      	push	{r4, r5, r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM1) {
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a48      	ldr	r2, [pc, #288]	@ (80012d0 <HAL_TIM_PeriodElapsedCallback+0x130>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d179      	bne.n	80012a6 <HAL_TIM_PeriodElapsedCallback+0x106>
    HAL_GPIO_TogglePin(GPIOC, stepSize_Pin);
 80011b2:	2180      	movs	r1, #128	@ 0x80
 80011b4:	4847      	ldr	r0, [pc, #284]	@ (80012d4 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80011b6:	f002 fb97 	bl	80038e8 <HAL_GPIO_TogglePin>
    HAL_GPIO_WritePin(GPIOC, calTime_Pin,GPIO_PIN_SET);
 80011ba:	2201      	movs	r2, #1
 80011bc:	2140      	movs	r1, #64	@ 0x40
 80011be:	4845      	ldr	r0, [pc, #276]	@ (80012d4 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80011c0:	f002 fb7a 	bl	80038b8 <HAL_GPIO_WritePin>

    // Input Processing/Filtering
    wnow = 0.002*ADC_CodeToVolts(ADC1_ReadOnce(),3.3) + 0.998*wpre;
 80011c4:	f000 f896 	bl	80012f4 <ADC1_ReadOnce>
 80011c8:	4603      	mov	r3, r0
 80011ca:	ed9f 0a43 	vldr	s0, [pc, #268]	@ 80012d8 <HAL_TIM_PeriodElapsedCallback+0x138>
 80011ce:	4618      	mov	r0, r3
 80011d0:	f000 f8aa 	bl	8001328 <ADC_CodeToVolts>
 80011d4:	ee10 3a10 	vmov	r3, s0
 80011d8:	4618      	mov	r0, r3
 80011da:	f7ff f959 	bl	8000490 <__aeabi_f2d>
 80011de:	a334      	add	r3, pc, #208	@ (adr r3, 80012b0 <HAL_TIM_PeriodElapsedCallback+0x110>)
 80011e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011e4:	f7ff f9ac 	bl	8000540 <__aeabi_dmul>
 80011e8:	4602      	mov	r2, r0
 80011ea:	460b      	mov	r3, r1
 80011ec:	4614      	mov	r4, r2
 80011ee:	461d      	mov	r5, r3
 80011f0:	4b3a      	ldr	r3, [pc, #232]	@ (80012dc <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80011f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80011f6:	a330      	add	r3, pc, #192	@ (adr r3, 80012b8 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80011f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011fc:	f7ff f9a0 	bl	8000540 <__aeabi_dmul>
 8001200:	4602      	mov	r2, r0
 8001202:	460b      	mov	r3, r1
 8001204:	4620      	mov	r0, r4
 8001206:	4629      	mov	r1, r5
 8001208:	f7fe ffe4 	bl	80001d4 <__adddf3>
 800120c:	4602      	mov	r2, r0
 800120e:	460b      	mov	r3, r1
 8001210:	4933      	ldr	r1, [pc, #204]	@ (80012e0 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001212:	e9c1 2300 	strd	r2, r3, [r1]
    //wnow = ADC_CodeToVolts(ADC1_ReadOnce(),3.3); //This has the filter disabled
    //wnow = 1.0;
    wpre = wnow;
 8001216:	4b32      	ldr	r3, [pc, #200]	@ (80012e0 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800121c:	492f      	ldr	r1, [pc, #188]	@ (80012dc <HAL_TIM_PeriodElapsedCallback+0x13c>)
 800121e:	e9c1 2300 	strd	r2, r3, [r1]

    //Directly calling eFMI functions instead of using Hao's wrapper function
    // 1. Set Input directly into the struct
    pssModel.vSI = (Real)wnow;
 8001222:	4b2f      	ldr	r3, [pc, #188]	@ (80012e0 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001228:	4610      	mov	r0, r2
 800122a:	4619      	mov	r1, r3
 800122c:	f7ff fbba 	bl	80009a4 <__aeabi_d2f>
 8001230:	4603      	mov	r3, r0
 8001232:	4a2c      	ldr	r2, [pc, #176]	@ (80012e4 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001234:	6053      	str	r3, [r2, #4]

    // 2. Step the model
    DoStep_H525b873079cf7a65f464c408f25344d5bd630cab_cb4a8a449b4ada864625ee5a4355578a3aaf08ed(&pssModel);
 8001236:	482b      	ldr	r0, [pc, #172]	@ (80012e4 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001238:	f005 fd06 	bl	8006c48 <DoStep_H525b873079cf7a65f464c408f25344d5bd630cab_cb4a8a449b4ada864625ee5a4355578a3aaf08ed>

    // 3. Get Output directly from the struct
    vs = (double)pssModel.vs;
 800123c:	4b29      	ldr	r3, [pc, #164]	@ (80012e4 <HAL_TIM_PeriodElapsedCallback+0x144>)
 800123e:	689b      	ldr	r3, [r3, #8]
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff f925 	bl	8000490 <__aeabi_f2d>
 8001246:	4602      	mov	r2, r0
 8001248:	460b      	mov	r3, r1
 800124a:	4927      	ldr	r1, [pc, #156]	@ (80012e8 <HAL_TIM_PeriodElapsedCallback+0x148>)
 800124c:	e9c1 2300 	strd	r2, r3, [r1]

    //Output Processing
    HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (uint32_t)(4095*(vs+1.5)/3.3));
 8001250:	4b25      	ldr	r3, [pc, #148]	@ (80012e8 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001252:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001256:	f04f 0200 	mov.w	r2, #0
 800125a:	4b24      	ldr	r3, [pc, #144]	@ (80012ec <HAL_TIM_PeriodElapsedCallback+0x14c>)
 800125c:	f7fe ffba 	bl	80001d4 <__adddf3>
 8001260:	4602      	mov	r2, r0
 8001262:	460b      	mov	r3, r1
 8001264:	4610      	mov	r0, r2
 8001266:	4619      	mov	r1, r3
 8001268:	a315      	add	r3, pc, #84	@ (adr r3, 80012c0 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800126a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800126e:	f7ff f967 	bl	8000540 <__aeabi_dmul>
 8001272:	4602      	mov	r2, r0
 8001274:	460b      	mov	r3, r1
 8001276:	4610      	mov	r0, r2
 8001278:	4619      	mov	r1, r3
 800127a:	a313      	add	r3, pc, #76	@ (adr r3, 80012c8 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800127c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001280:	f7ff fa88 	bl	8000794 <__aeabi_ddiv>
 8001284:	4602      	mov	r2, r0
 8001286:	460b      	mov	r3, r1
 8001288:	4610      	mov	r0, r2
 800128a:	4619      	mov	r1, r3
 800128c:	f7ff fb6a 	bl	8000964 <__aeabi_d2uiz>
 8001290:	4603      	mov	r3, r0
 8001292:	2200      	movs	r2, #0
 8001294:	2100      	movs	r1, #0
 8001296:	4816      	ldr	r0, [pc, #88]	@ (80012f0 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8001298:	f002 f818 	bl	80032cc <HAL_DAC_SetValue>


    HAL_GPIO_WritePin(GPIOC, calTime_Pin,GPIO_PIN_RESET);
 800129c:	2200      	movs	r2, #0
 800129e:	2140      	movs	r1, #64	@ 0x40
 80012a0:	480c      	ldr	r0, [pc, #48]	@ (80012d4 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80012a2:	f002 fb09 	bl	80038b8 <HAL_GPIO_WritePin>
  }
}
 80012a6:	bf00      	nop
 80012a8:	3708      	adds	r7, #8
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bdb0      	pop	{r4, r5, r7, pc}
 80012ae:	bf00      	nop
 80012b0:	d2f1a9fc 	.word	0xd2f1a9fc
 80012b4:	3f60624d 	.word	0x3f60624d
 80012b8:	b22d0e56 	.word	0xb22d0e56
 80012bc:	3fefef9d 	.word	0x3fefef9d
 80012c0:	00000000 	.word	0x00000000
 80012c4:	40affe00 	.word	0x40affe00
 80012c8:	66666666 	.word	0x66666666
 80012cc:	400a6666 	.word	0x400a6666
 80012d0:	40012c00 	.word	0x40012c00
 80012d4:	48000800 	.word	0x48000800
 80012d8:	40533333 	.word	0x40533333
 80012dc:	20000000 	.word	0x20000000
 80012e0:	20000008 	.word	0x20000008
 80012e4:	20000188 	.word	0x20000188
 80012e8:	20000258 	.word	0x20000258
 80012ec:	3ff80000 	.word	0x3ff80000
 80012f0:	200000a0 	.word	0x200000a0

080012f4 <ADC1_ReadOnce>:

static uint16_t ADC1_ReadOnce(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
  HAL_ADC_Start(&hadc1);                                        // start single conversion
 80012fa:	480a      	ldr	r0, [pc, #40]	@ (8001324 <ADC1_ReadOnce+0x30>)
 80012fc:	f000 fe28 	bl	8001f50 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1, 10);                        // wait (timeout 10 ms)
 8001300:	210a      	movs	r1, #10
 8001302:	4808      	ldr	r0, [pc, #32]	@ (8001324 <ADC1_ReadOnce+0x30>)
 8001304:	f000 ff12 	bl	800212c <HAL_ADC_PollForConversion>
  uint16_t code = (uint16_t)HAL_ADC_GetValue(&hadc1);           // 0..4095 (12-bit)
 8001308:	4806      	ldr	r0, [pc, #24]	@ (8001324 <ADC1_ReadOnce+0x30>)
 800130a:	f000 ffe7 	bl	80022dc <HAL_ADC_GetValue>
 800130e:	4603      	mov	r3, r0
 8001310:	80fb      	strh	r3, [r7, #6]
  HAL_ADC_Stop(&hadc1);                                         // optional for one-shot
 8001312:	4804      	ldr	r0, [pc, #16]	@ (8001324 <ADC1_ReadOnce+0x30>)
 8001314:	f000 fed6 	bl	80020c4 <HAL_ADC_Stop>
  return code;
 8001318:	88fb      	ldrh	r3, [r7, #6]
}
 800131a:	4618      	mov	r0, r3
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	2000003c 	.word	0x2000003c

08001328 <ADC_CodeToVolts>:

static float ADC_CodeToVolts(uint16_t code, float vdda)
{
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
 800132e:	4603      	mov	r3, r0
 8001330:	ed87 0a00 	vstr	s0, [r7]
 8001334:	80fb      	strh	r3, [r7, #6]
  return (vdda * (float)code) / 4095.0f;                        // V = code/4095 * VDDA
 8001336:	88fb      	ldrh	r3, [r7, #6]
 8001338:	ee07 3a90 	vmov	s15, r3
 800133c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001340:	edd7 7a00 	vldr	s15, [r7]
 8001344:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001348:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001364 <ADC_CodeToVolts+0x3c>
 800134c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001350:	eef0 7a66 	vmov.f32	s15, s13
}
 8001354:	eeb0 0a67 	vmov.f32	s0, s15
 8001358:	370c      	adds	r7, #12
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	457ff000 	.word	0x457ff000

08001368 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800136c:	b672      	cpsid	i
}
 800136e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001370:	bf00      	nop
 8001372:	e7fd      	b.n	8001370 <Error_Handler+0x8>

08001374 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800137a:	4b0f      	ldr	r3, [pc, #60]	@ (80013b8 <HAL_MspInit+0x44>)
 800137c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800137e:	4a0e      	ldr	r2, [pc, #56]	@ (80013b8 <HAL_MspInit+0x44>)
 8001380:	f043 0301 	orr.w	r3, r3, #1
 8001384:	6613      	str	r3, [r2, #96]	@ 0x60
 8001386:	4b0c      	ldr	r3, [pc, #48]	@ (80013b8 <HAL_MspInit+0x44>)
 8001388:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800138a:	f003 0301 	and.w	r3, r3, #1
 800138e:	607b      	str	r3, [r7, #4]
 8001390:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001392:	4b09      	ldr	r3, [pc, #36]	@ (80013b8 <HAL_MspInit+0x44>)
 8001394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001396:	4a08      	ldr	r2, [pc, #32]	@ (80013b8 <HAL_MspInit+0x44>)
 8001398:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800139c:	6593      	str	r3, [r2, #88]	@ 0x58
 800139e:	4b06      	ldr	r3, [pc, #24]	@ (80013b8 <HAL_MspInit+0x44>)
 80013a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013a6:	603b      	str	r3, [r7, #0]
 80013a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013aa:	bf00      	nop
 80013ac:	370c      	adds	r7, #12
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	40021000 	.word	0x40021000

080013bc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b0ac      	sub	sp, #176	@ 0xb0
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	605a      	str	r2, [r3, #4]
 80013ce:	609a      	str	r2, [r3, #8]
 80013d0:	60da      	str	r2, [r3, #12]
 80013d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013d4:	f107 0314 	add.w	r3, r7, #20
 80013d8:	2288      	movs	r2, #136	@ 0x88
 80013da:	2100      	movs	r1, #0
 80013dc:	4618      	mov	r0, r3
 80013de:	f005 fc41 	bl	8006c64 <memset>
  if(hadc->Instance==ADC1)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4a27      	ldr	r2, [pc, #156]	@ (8001484 <HAL_ADC_MspInit+0xc8>)
 80013e8:	4293      	cmp	r3, r2
 80013ea:	d146      	bne.n	800147a <HAL_ADC_MspInit+0xbe>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80013ec:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80013f0:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80013f2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80013f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80013fa:	2302      	movs	r3, #2
 80013fc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80013fe:	2301      	movs	r3, #1
 8001400:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001402:	2308      	movs	r3, #8
 8001404:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001406:	2307      	movs	r3, #7
 8001408:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800140a:	2302      	movs	r3, #2
 800140c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800140e:	2302      	movs	r3, #2
 8001410:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001412:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001416:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001418:	f107 0314 	add.w	r3, r7, #20
 800141c:	4618      	mov	r0, r3
 800141e:	f003 f905 	bl	800462c <HAL_RCCEx_PeriphCLKConfig>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8001428:	f7ff ff9e 	bl	8001368 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800142c:	4b16      	ldr	r3, [pc, #88]	@ (8001488 <HAL_ADC_MspInit+0xcc>)
 800142e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001430:	4a15      	ldr	r2, [pc, #84]	@ (8001488 <HAL_ADC_MspInit+0xcc>)
 8001432:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001436:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001438:	4b13      	ldr	r3, [pc, #76]	@ (8001488 <HAL_ADC_MspInit+0xcc>)
 800143a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800143c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001440:	613b      	str	r3, [r7, #16]
 8001442:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001444:	4b10      	ldr	r3, [pc, #64]	@ (8001488 <HAL_ADC_MspInit+0xcc>)
 8001446:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001448:	4a0f      	ldr	r2, [pc, #60]	@ (8001488 <HAL_ADC_MspInit+0xcc>)
 800144a:	f043 0304 	orr.w	r3, r3, #4
 800144e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001450:	4b0d      	ldr	r3, [pc, #52]	@ (8001488 <HAL_ADC_MspInit+0xcc>)
 8001452:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001454:	f003 0304 	and.w	r3, r3, #4
 8001458:	60fb      	str	r3, [r7, #12]
 800145a:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = vinAIN_Pin|vin2AIN_Pin;
 800145c:	2303      	movs	r3, #3
 800145e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001462:	230b      	movs	r3, #11
 8001464:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001468:	2300      	movs	r3, #0
 800146a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800146e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001472:	4619      	mov	r1, r3
 8001474:	4805      	ldr	r0, [pc, #20]	@ (800148c <HAL_ADC_MspInit+0xd0>)
 8001476:	f002 f875 	bl	8003564 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800147a:	bf00      	nop
 800147c:	37b0      	adds	r7, #176	@ 0xb0
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	50040000 	.word	0x50040000
 8001488:	40021000 	.word	0x40021000
 800148c:	48000800 	.word	0x48000800

08001490 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b08a      	sub	sp, #40	@ 0x28
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001498:	f107 0314 	add.w	r3, r7, #20
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	609a      	str	r2, [r3, #8]
 80014a4:	60da      	str	r2, [r3, #12]
 80014a6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a15      	ldr	r2, [pc, #84]	@ (8001504 <HAL_DAC_MspInit+0x74>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d124      	bne.n	80014fc <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80014b2:	4b15      	ldr	r3, [pc, #84]	@ (8001508 <HAL_DAC_MspInit+0x78>)
 80014b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014b6:	4a14      	ldr	r2, [pc, #80]	@ (8001508 <HAL_DAC_MspInit+0x78>)
 80014b8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80014bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80014be:	4b12      	ldr	r3, [pc, #72]	@ (8001508 <HAL_DAC_MspInit+0x78>)
 80014c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014c2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80014c6:	613b      	str	r3, [r7, #16]
 80014c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001508 <HAL_DAC_MspInit+0x78>)
 80014cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ce:	4a0e      	ldr	r2, [pc, #56]	@ (8001508 <HAL_DAC_MspInit+0x78>)
 80014d0:	f043 0301 	orr.w	r3, r3, #1
 80014d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001508 <HAL_DAC_MspInit+0x78>)
 80014d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014da:	f003 0301 	and.w	r3, r3, #1
 80014de:	60fb      	str	r3, [r7, #12]
 80014e0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = vsAOUT_Pin;
 80014e2:	2310      	movs	r3, #16
 80014e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014e6:	2303      	movs	r3, #3
 80014e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ea:	2300      	movs	r3, #0
 80014ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(vsAOUT_GPIO_Port, &GPIO_InitStruct);
 80014ee:	f107 0314 	add.w	r3, r7, #20
 80014f2:	4619      	mov	r1, r3
 80014f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014f8:	f002 f834 	bl	8003564 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80014fc:	bf00      	nop
 80014fe:	3728      	adds	r7, #40	@ 0x28
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	40007400 	.word	0x40007400
 8001508:	40021000 	.word	0x40021000

0800150c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a0d      	ldr	r2, [pc, #52]	@ (8001550 <HAL_TIM_Base_MspInit+0x44>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d113      	bne.n	8001546 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800151e:	4b0d      	ldr	r3, [pc, #52]	@ (8001554 <HAL_TIM_Base_MspInit+0x48>)
 8001520:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001522:	4a0c      	ldr	r2, [pc, #48]	@ (8001554 <HAL_TIM_Base_MspInit+0x48>)
 8001524:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001528:	6613      	str	r3, [r2, #96]	@ 0x60
 800152a:	4b0a      	ldr	r3, [pc, #40]	@ (8001554 <HAL_TIM_Base_MspInit+0x48>)
 800152c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800152e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001532:	60fb      	str	r3, [r7, #12]
 8001534:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001536:	2200      	movs	r2, #0
 8001538:	2100      	movs	r1, #0
 800153a:	2019      	movs	r0, #25
 800153c:	f001 fe21 	bl	8003182 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001540:	2019      	movs	r0, #25
 8001542:	f001 fe3a 	bl	80031ba <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001546:	bf00      	nop
 8001548:	3710      	adds	r7, #16
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	40012c00 	.word	0x40012c00
 8001554:	40021000 	.word	0x40021000

08001558 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b0ac      	sub	sp, #176	@ 0xb0
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001560:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]
 800156a:	609a      	str	r2, [r3, #8]
 800156c:	60da      	str	r2, [r3, #12]
 800156e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001570:	f107 0314 	add.w	r3, r7, #20
 8001574:	2288      	movs	r2, #136	@ 0x88
 8001576:	2100      	movs	r1, #0
 8001578:	4618      	mov	r0, r3
 800157a:	f005 fb73 	bl	8006c64 <memset>
  if(huart->Instance==USART2)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a21      	ldr	r2, [pc, #132]	@ (8001608 <HAL_UART_MspInit+0xb0>)
 8001584:	4293      	cmp	r3, r2
 8001586:	d13b      	bne.n	8001600 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001588:	2302      	movs	r3, #2
 800158a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800158c:	2300      	movs	r3, #0
 800158e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001590:	f107 0314 	add.w	r3, r7, #20
 8001594:	4618      	mov	r0, r3
 8001596:	f003 f849 	bl	800462c <HAL_RCCEx_PeriphCLKConfig>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80015a0:	f7ff fee2 	bl	8001368 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80015a4:	4b19      	ldr	r3, [pc, #100]	@ (800160c <HAL_UART_MspInit+0xb4>)
 80015a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015a8:	4a18      	ldr	r2, [pc, #96]	@ (800160c <HAL_UART_MspInit+0xb4>)
 80015aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80015b0:	4b16      	ldr	r3, [pc, #88]	@ (800160c <HAL_UART_MspInit+0xb4>)
 80015b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015b8:	613b      	str	r3, [r7, #16]
 80015ba:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015bc:	4b13      	ldr	r3, [pc, #76]	@ (800160c <HAL_UART_MspInit+0xb4>)
 80015be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015c0:	4a12      	ldr	r2, [pc, #72]	@ (800160c <HAL_UART_MspInit+0xb4>)
 80015c2:	f043 0301 	orr.w	r3, r3, #1
 80015c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015c8:	4b10      	ldr	r3, [pc, #64]	@ (800160c <HAL_UART_MspInit+0xb4>)
 80015ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015cc:	f003 0301 	and.w	r3, r3, #1
 80015d0:	60fb      	str	r3, [r7, #12]
 80015d2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80015d4:	230c      	movs	r3, #12
 80015d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015da:	2302      	movs	r3, #2
 80015dc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e0:	2300      	movs	r3, #0
 80015e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015e6:	2303      	movs	r3, #3
 80015e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015ec:	2307      	movs	r3, #7
 80015ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015f2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015f6:	4619      	mov	r1, r3
 80015f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015fc:	f001 ffb2 	bl	8003564 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001600:	bf00      	nop
 8001602:	37b0      	adds	r7, #176	@ 0xb0
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	40004400 	.word	0x40004400
 800160c:	40021000 	.word	0x40021000

08001610 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001614:	bf00      	nop
 8001616:	e7fd      	b.n	8001614 <NMI_Handler+0x4>

08001618 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800161c:	bf00      	nop
 800161e:	e7fd      	b.n	800161c <HardFault_Handler+0x4>

08001620 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001624:	bf00      	nop
 8001626:	e7fd      	b.n	8001624 <MemManage_Handler+0x4>

08001628 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800162c:	bf00      	nop
 800162e:	e7fd      	b.n	800162c <BusFault_Handler+0x4>

08001630 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001634:	bf00      	nop
 8001636:	e7fd      	b.n	8001634 <UsageFault_Handler+0x4>

08001638 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800163c:	bf00      	nop
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr

08001646 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001646:	b480      	push	{r7}
 8001648:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800164a:	bf00      	nop
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr

08001654 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001658:	bf00      	nop
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr

08001662 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001662:	b580      	push	{r7, lr}
 8001664:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001666:	f000 f8ad 	bl	80017c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800166a:	bf00      	nop
 800166c:	bd80      	pop	{r7, pc}
	...

08001670 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001674:	4802      	ldr	r0, [pc, #8]	@ (8001680 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001676:	f003 fd5d 	bl	8005134 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800167a:	bf00      	nop
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	200000b4 	.word	0x200000b4

08001684 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001688:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800168c:	f002 f946 	bl	800391c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001690:	bf00      	nop
 8001692:	bd80      	pop	{r7, pc}

08001694 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001698:	4b06      	ldr	r3, [pc, #24]	@ (80016b4 <SystemInit+0x20>)
 800169a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800169e:	4a05      	ldr	r2, [pc, #20]	@ (80016b4 <SystemInit+0x20>)
 80016a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80016a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80016a8:	bf00      	nop
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	e000ed00 	.word	0xe000ed00

080016b8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80016b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016f0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80016bc:	f7ff ffea 	bl	8001694 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016c0:	480c      	ldr	r0, [pc, #48]	@ (80016f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80016c2:	490d      	ldr	r1, [pc, #52]	@ (80016f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80016c4:	4a0d      	ldr	r2, [pc, #52]	@ (80016fc <LoopForever+0xe>)
  movs r3, #0
 80016c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016c8:	e002      	b.n	80016d0 <LoopCopyDataInit>

080016ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016ce:	3304      	adds	r3, #4

080016d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016d4:	d3f9      	bcc.n	80016ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001700 <LoopForever+0x12>)
  ldr r4, =_ebss
 80016d8:	4c0a      	ldr	r4, [pc, #40]	@ (8001704 <LoopForever+0x16>)
  movs r3, #0
 80016da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016dc:	e001      	b.n	80016e2 <LoopFillZerobss>

080016de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016e0:	3204      	adds	r2, #4

080016e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016e4:	d3fb      	bcc.n	80016de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016e6:	f005 fac5 	bl	8006c74 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80016ea:	f7ff fb41 	bl	8000d70 <main>

080016ee <LoopForever>:

LoopForever:
    b LoopForever
 80016ee:	e7fe      	b.n	80016ee <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80016f0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80016f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016f8:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 80016fc:	08006d2c 	.word	0x08006d2c
  ldr r2, =_sbss
 8001700:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8001704:	20000264 	.word	0x20000264

08001708 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001708:	e7fe      	b.n	8001708 <ADC1_2_IRQHandler>
	...

0800170c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001712:	2300      	movs	r3, #0
 8001714:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001716:	4b0c      	ldr	r3, [pc, #48]	@ (8001748 <HAL_Init+0x3c>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a0b      	ldr	r2, [pc, #44]	@ (8001748 <HAL_Init+0x3c>)
 800171c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001720:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001722:	2003      	movs	r0, #3
 8001724:	f001 fd22 	bl	800316c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001728:	2000      	movs	r0, #0
 800172a:	f000 f80f 	bl	800174c <HAL_InitTick>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d002      	beq.n	800173a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001734:	2301      	movs	r3, #1
 8001736:	71fb      	strb	r3, [r7, #7]
 8001738:	e001      	b.n	800173e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800173a:	f7ff fe1b 	bl	8001374 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800173e:	79fb      	ldrb	r3, [r7, #7]
}
 8001740:	4618      	mov	r0, r3
 8001742:	3708      	adds	r7, #8
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	40022000 	.word	0x40022000

0800174c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001754:	2300      	movs	r3, #0
 8001756:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001758:	4b17      	ldr	r3, [pc, #92]	@ (80017b8 <HAL_InitTick+0x6c>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d023      	beq.n	80017a8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001760:	4b16      	ldr	r3, [pc, #88]	@ (80017bc <HAL_InitTick+0x70>)
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	4b14      	ldr	r3, [pc, #80]	@ (80017b8 <HAL_InitTick+0x6c>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	4619      	mov	r1, r3
 800176a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800176e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001772:	fbb2 f3f3 	udiv	r3, r2, r3
 8001776:	4618      	mov	r0, r3
 8001778:	f001 fd2d 	bl	80031d6 <HAL_SYSTICK_Config>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d10f      	bne.n	80017a2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2b0f      	cmp	r3, #15
 8001786:	d809      	bhi.n	800179c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001788:	2200      	movs	r2, #0
 800178a:	6879      	ldr	r1, [r7, #4]
 800178c:	f04f 30ff 	mov.w	r0, #4294967295
 8001790:	f001 fcf7 	bl	8003182 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001794:	4a0a      	ldr	r2, [pc, #40]	@ (80017c0 <HAL_InitTick+0x74>)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6013      	str	r3, [r2, #0]
 800179a:	e007      	b.n	80017ac <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800179c:	2301      	movs	r3, #1
 800179e:	73fb      	strb	r3, [r7, #15]
 80017a0:	e004      	b.n	80017ac <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
 80017a4:	73fb      	strb	r3, [r7, #15]
 80017a6:	e001      	b.n	80017ac <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80017a8:	2301      	movs	r3, #1
 80017aa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80017ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3710      	adds	r7, #16
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	20000018 	.word	0x20000018
 80017bc:	20000010 	.word	0x20000010
 80017c0:	20000014 	.word	0x20000014

080017c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80017c8:	4b06      	ldr	r3, [pc, #24]	@ (80017e4 <HAL_IncTick+0x20>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	461a      	mov	r2, r3
 80017ce:	4b06      	ldr	r3, [pc, #24]	@ (80017e8 <HAL_IncTick+0x24>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4413      	add	r3, r2
 80017d4:	4a04      	ldr	r2, [pc, #16]	@ (80017e8 <HAL_IncTick+0x24>)
 80017d6:	6013      	str	r3, [r2, #0]
}
 80017d8:	bf00      	nop
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	20000018 	.word	0x20000018
 80017e8:	20000260 	.word	0x20000260

080017ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  return uwTick;
 80017f0:	4b03      	ldr	r3, [pc, #12]	@ (8001800 <HAL_GetTick+0x14>)
 80017f2:	681b      	ldr	r3, [r3, #0]
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	20000260 	.word	0x20000260

08001804 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800180c:	f7ff ffee 	bl	80017ec <HAL_GetTick>
 8001810:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800181c:	d005      	beq.n	800182a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800181e:	4b0a      	ldr	r3, [pc, #40]	@ (8001848 <HAL_Delay+0x44>)
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	461a      	mov	r2, r3
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	4413      	add	r3, r2
 8001828:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800182a:	bf00      	nop
 800182c:	f7ff ffde 	bl	80017ec <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	68bb      	ldr	r3, [r7, #8]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	68fa      	ldr	r2, [r7, #12]
 8001838:	429a      	cmp	r2, r3
 800183a:	d8f7      	bhi.n	800182c <HAL_Delay+0x28>
  {
  }
}
 800183c:	bf00      	nop
 800183e:	bf00      	nop
 8001840:	3710      	adds	r7, #16
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	20000018 	.word	0x20000018

0800184c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800184c:	b480      	push	{r7}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	431a      	orrs	r2, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	609a      	str	r2, [r3, #8]
}
 8001866:	bf00      	nop
 8001868:	370c      	adds	r7, #12
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr

08001872 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001872:	b480      	push	{r7}
 8001874:	b083      	sub	sp, #12
 8001876:	af00      	add	r7, sp, #0
 8001878:	6078      	str	r0, [r7, #4]
 800187a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	431a      	orrs	r2, r3
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	609a      	str	r2, [r3, #8]
}
 800188c:	bf00      	nop
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr

08001898 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001898:	b480      	push	{r7}
 800189a:	b083      	sub	sp, #12
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	370c      	adds	r7, #12
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr

080018b4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b087      	sub	sp, #28
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	60f8      	str	r0, [r7, #12]
 80018bc:	60b9      	str	r1, [r7, #8]
 80018be:	607a      	str	r2, [r7, #4]
 80018c0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	3360      	adds	r3, #96	@ 0x60
 80018c6:	461a      	mov	r2, r3
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	4413      	add	r3, r2
 80018ce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	4b08      	ldr	r3, [pc, #32]	@ (80018f8 <LL_ADC_SetOffset+0x44>)
 80018d6:	4013      	ands	r3, r2
 80018d8:	687a      	ldr	r2, [r7, #4]
 80018da:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80018de:	683a      	ldr	r2, [r7, #0]
 80018e0:	430a      	orrs	r2, r1
 80018e2:	4313      	orrs	r3, r2
 80018e4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80018ec:	bf00      	nop
 80018ee:	371c      	adds	r7, #28
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr
 80018f8:	03fff000 	.word	0x03fff000

080018fc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b085      	sub	sp, #20
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	3360      	adds	r3, #96	@ 0x60
 800190a:	461a      	mov	r2, r3
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	4413      	add	r3, r2
 8001912:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800191c:	4618      	mov	r0, r3
 800191e:	3714      	adds	r7, #20
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr

08001928 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001928:	b480      	push	{r7}
 800192a:	b087      	sub	sp, #28
 800192c:	af00      	add	r7, sp, #0
 800192e:	60f8      	str	r0, [r7, #12]
 8001930:	60b9      	str	r1, [r7, #8]
 8001932:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	3360      	adds	r3, #96	@ 0x60
 8001938:	461a      	mov	r2, r3
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	4413      	add	r3, r2
 8001940:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	431a      	orrs	r2, r3
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001952:	bf00      	nop
 8001954:	371c      	adds	r7, #28
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr

0800195e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800195e:	b480      	push	{r7}
 8001960:	b083      	sub	sp, #12
 8001962:	af00      	add	r7, sp, #0
 8001964:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	68db      	ldr	r3, [r3, #12]
 800196a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800196e:	2b00      	cmp	r3, #0
 8001970:	d101      	bne.n	8001976 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001972:	2301      	movs	r3, #1
 8001974:	e000      	b.n	8001978 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001976:	2300      	movs	r3, #0
}
 8001978:	4618      	mov	r0, r3
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr

08001984 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001984:	b480      	push	{r7}
 8001986:	b087      	sub	sp, #28
 8001988:	af00      	add	r7, sp, #0
 800198a:	60f8      	str	r0, [r7, #12]
 800198c:	60b9      	str	r1, [r7, #8]
 800198e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	3330      	adds	r3, #48	@ 0x30
 8001994:	461a      	mov	r2, r3
 8001996:	68bb      	ldr	r3, [r7, #8]
 8001998:	0a1b      	lsrs	r3, r3, #8
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	f003 030c 	and.w	r3, r3, #12
 80019a0:	4413      	add	r3, r2
 80019a2:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	f003 031f 	and.w	r3, r3, #31
 80019ae:	211f      	movs	r1, #31
 80019b0:	fa01 f303 	lsl.w	r3, r1, r3
 80019b4:	43db      	mvns	r3, r3
 80019b6:	401a      	ands	r2, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	0e9b      	lsrs	r3, r3, #26
 80019bc:	f003 011f 	and.w	r1, r3, #31
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	f003 031f 	and.w	r3, r3, #31
 80019c6:	fa01 f303 	lsl.w	r3, r1, r3
 80019ca:	431a      	orrs	r2, r3
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80019d0:	bf00      	nop
 80019d2:	371c      	adds	r7, #28
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr

080019dc <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80019dc:	b480      	push	{r7}
 80019de:	b087      	sub	sp, #28
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	60f8      	str	r0, [r7, #12]
 80019e4:	60b9      	str	r1, [r7, #8]
 80019e6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	3314      	adds	r3, #20
 80019ec:	461a      	mov	r2, r3
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	0e5b      	lsrs	r3, r3, #25
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	f003 0304 	and.w	r3, r3, #4
 80019f8:	4413      	add	r3, r2
 80019fa:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	0d1b      	lsrs	r3, r3, #20
 8001a04:	f003 031f 	and.w	r3, r3, #31
 8001a08:	2107      	movs	r1, #7
 8001a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a0e:	43db      	mvns	r3, r3
 8001a10:	401a      	ands	r2, r3
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	0d1b      	lsrs	r3, r3, #20
 8001a16:	f003 031f 	and.w	r3, r3, #31
 8001a1a:	6879      	ldr	r1, [r7, #4]
 8001a1c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a20:	431a      	orrs	r2, r3
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001a26:	bf00      	nop
 8001a28:	371c      	adds	r7, #28
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr
	...

08001a34 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b085      	sub	sp, #20
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	60f8      	str	r0, [r7, #12]
 8001a3c:	60b9      	str	r1, [r7, #8]
 8001a3e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001a46:	68bb      	ldr	r3, [r7, #8]
 8001a48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a4c:	43db      	mvns	r3, r3
 8001a4e:	401a      	ands	r2, r3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	f003 0318 	and.w	r3, r3, #24
 8001a56:	4908      	ldr	r1, [pc, #32]	@ (8001a78 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001a58:	40d9      	lsrs	r1, r3
 8001a5a:	68bb      	ldr	r3, [r7, #8]
 8001a5c:	400b      	ands	r3, r1
 8001a5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a62:	431a      	orrs	r2, r3
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001a6a:	bf00      	nop
 8001a6c:	3714      	adds	r7, #20
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	0007ffff 	.word	0x0007ffff

08001a7c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	f003 031f 	and.w	r3, r3, #31
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr

08001ab4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001ac4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ac8:	687a      	ldr	r2, [r7, #4]
 8001aca:	6093      	str	r3, [r2, #8]
}
 8001acc:	bf00      	nop
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001ae8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001aec:	d101      	bne.n	8001af2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001aee:	2301      	movs	r3, #1
 8001af0:	e000      	b.n	8001af4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001af2:	2300      	movs	r3, #0
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	370c      	adds	r7, #12
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr

08001b00 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001b10:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b14:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001b1c:	bf00      	nop
 8001b1e:	370c      	adds	r7, #12
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr

08001b28 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b38:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001b3c:	d101      	bne.n	8001b42 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e000      	b.n	8001b44 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001b42:	2300      	movs	r3, #0
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	370c      	adds	r7, #12
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4e:	4770      	bx	lr

08001b50 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001b60:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b64:	f043 0201 	orr.w	r2, r3, #1
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001b6c:	bf00      	nop
 8001b6e:	370c      	adds	r7, #12
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001b88:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b8c:	f043 0202 	orr.w	r2, r3, #2
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001b94:	bf00      	nop
 8001b96:	370c      	adds	r7, #12
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr

08001ba0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	f003 0301 	and.w	r3, r3, #1
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d101      	bne.n	8001bb8 <LL_ADC_IsEnabled+0x18>
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e000      	b.n	8001bba <LL_ADC_IsEnabled+0x1a>
 8001bb8:	2300      	movs	r3, #0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	370c      	adds	r7, #12
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr

08001bc6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001bc6:	b480      	push	{r7}
 8001bc8:	b083      	sub	sp, #12
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	f003 0302 	and.w	r3, r3, #2
 8001bd6:	2b02      	cmp	r3, #2
 8001bd8:	d101      	bne.n	8001bde <LL_ADC_IsDisableOngoing+0x18>
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e000      	b.n	8001be0 <LL_ADC_IsDisableOngoing+0x1a>
 8001bde:	2300      	movs	r3, #0
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr

08001bec <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001bfc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c00:	f043 0204 	orr.w	r2, r3, #4
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001c08:	bf00      	nop
 8001c0a:	370c      	adds	r7, #12
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001c24:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c28:	f043 0210 	orr.w	r2, r3, #16
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001c30:	bf00      	nop
 8001c32:	370c      	adds	r7, #12
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr

08001c3c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	f003 0304 	and.w	r3, r3, #4
 8001c4c:	2b04      	cmp	r3, #4
 8001c4e:	d101      	bne.n	8001c54 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001c50:	2301      	movs	r3, #1
 8001c52:	e000      	b.n	8001c56 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001c54:	2300      	movs	r3, #0
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	370c      	adds	r7, #12
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr

08001c62 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8001c62:	b480      	push	{r7}
 8001c64:	b083      	sub	sp, #12
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001c72:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c76:	f043 0220 	orr.w	r2, r3, #32
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8001c7e:	bf00      	nop
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr

08001c8a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	b083      	sub	sp, #12
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	f003 0308 	and.w	r3, r3, #8
 8001c9a:	2b08      	cmp	r3, #8
 8001c9c:	d101      	bne.n	8001ca2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e000      	b.n	8001ca4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001ca2:	2300      	movs	r3, #0
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr

08001cb0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001cb0:	b590      	push	{r4, r7, lr}
 8001cb2:	b089      	sub	sp, #36	@ 0x24
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d101      	bne.n	8001cca <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e130      	b.n	8001f2c <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	691b      	ldr	r3, [r3, #16]
 8001cce:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d109      	bne.n	8001cec <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001cd8:	6878      	ldr	r0, [r7, #4]
 8001cda:	f7ff fb6f 	bl	80013bc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff fef1 	bl	8001ad8 <LL_ADC_IsDeepPowerDownEnabled>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d004      	beq.n	8001d06 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7ff fed7 	bl	8001ab4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7ff ff0c 	bl	8001b28 <LL_ADC_IsInternalRegulatorEnabled>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d115      	bne.n	8001d42 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f7ff fef0 	bl	8001b00 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001d20:	4b84      	ldr	r3, [pc, #528]	@ (8001f34 <HAL_ADC_Init+0x284>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	099b      	lsrs	r3, r3, #6
 8001d26:	4a84      	ldr	r2, [pc, #528]	@ (8001f38 <HAL_ADC_Init+0x288>)
 8001d28:	fba2 2303 	umull	r2, r3, r2, r3
 8001d2c:	099b      	lsrs	r3, r3, #6
 8001d2e:	3301      	adds	r3, #1
 8001d30:	005b      	lsls	r3, r3, #1
 8001d32:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001d34:	e002      	b.n	8001d3c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	3b01      	subs	r3, #1
 8001d3a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d1f9      	bne.n	8001d36 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7ff feee 	bl	8001b28 <LL_ADC_IsInternalRegulatorEnabled>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d10d      	bne.n	8001d6e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d56:	f043 0210 	orr.w	r2, r3, #16
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d62:	f043 0201 	orr.w	r2, r3, #1
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4618      	mov	r0, r3
 8001d74:	f7ff ff62 	bl	8001c3c <LL_ADC_REG_IsConversionOngoing>
 8001d78:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d7e:	f003 0310 	and.w	r3, r3, #16
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	f040 80c9 	bne.w	8001f1a <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	f040 80c5 	bne.w	8001f1a <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d94:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001d98:	f043 0202 	orr.w	r2, r3, #2
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7ff fefb 	bl	8001ba0 <LL_ADC_IsEnabled>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d115      	bne.n	8001ddc <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001db0:	4862      	ldr	r0, [pc, #392]	@ (8001f3c <HAL_ADC_Init+0x28c>)
 8001db2:	f7ff fef5 	bl	8001ba0 <LL_ADC_IsEnabled>
 8001db6:	4604      	mov	r4, r0
 8001db8:	4861      	ldr	r0, [pc, #388]	@ (8001f40 <HAL_ADC_Init+0x290>)
 8001dba:	f7ff fef1 	bl	8001ba0 <LL_ADC_IsEnabled>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	431c      	orrs	r4, r3
 8001dc2:	4860      	ldr	r0, [pc, #384]	@ (8001f44 <HAL_ADC_Init+0x294>)
 8001dc4:	f7ff feec 	bl	8001ba0 <LL_ADC_IsEnabled>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	4323      	orrs	r3, r4
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d105      	bne.n	8001ddc <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	485c      	ldr	r0, [pc, #368]	@ (8001f48 <HAL_ADC_Init+0x298>)
 8001dd8:	f7ff fd38 	bl	800184c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	7e5b      	ldrb	r3, [r3, #25]
 8001de0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001de6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001dec:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001df2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dfa:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d106      	bne.n	8001e18 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e0e:	3b01      	subs	r3, #1
 8001e10:	045b      	lsls	r3, r3, #17
 8001e12:	69ba      	ldr	r2, [r7, #24]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d009      	beq.n	8001e34 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e24:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e2c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e2e:	69ba      	ldr	r2, [r7, #24]
 8001e30:	4313      	orrs	r3, r2
 8001e32:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	68da      	ldr	r2, [r3, #12]
 8001e3a:	4b44      	ldr	r3, [pc, #272]	@ (8001f4c <HAL_ADC_Init+0x29c>)
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	687a      	ldr	r2, [r7, #4]
 8001e40:	6812      	ldr	r2, [r2, #0]
 8001e42:	69b9      	ldr	r1, [r7, #24]
 8001e44:	430b      	orrs	r3, r1
 8001e46:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7ff ff1c 	bl	8001c8a <LL_ADC_INJ_IsConversionOngoing>
 8001e52:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d13d      	bne.n	8001ed6 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e5a:	693b      	ldr	r3, [r7, #16]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d13a      	bne.n	8001ed6 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e64:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001e6c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001e7c:	f023 0302 	bic.w	r3, r3, #2
 8001e80:	687a      	ldr	r2, [r7, #4]
 8001e82:	6812      	ldr	r2, [r2, #0]
 8001e84:	69b9      	ldr	r1, [r7, #24]
 8001e86:	430b      	orrs	r3, r1
 8001e88:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d118      	bne.n	8001ec6 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	691b      	ldr	r3, [r3, #16]
 8001e9a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001e9e:	f023 0304 	bic.w	r3, r3, #4
 8001ea2:	687a      	ldr	r2, [r7, #4]
 8001ea4:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001ea6:	687a      	ldr	r2, [r7, #4]
 8001ea8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001eaa:	4311      	orrs	r1, r2
 8001eac:	687a      	ldr	r2, [r7, #4]
 8001eae:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001eb0:	4311      	orrs	r1, r2
 8001eb2:	687a      	ldr	r2, [r7, #4]
 8001eb4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001eb6:	430a      	orrs	r2, r1
 8001eb8:	431a      	orrs	r2, r3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f042 0201 	orr.w	r2, r2, #1
 8001ec2:	611a      	str	r2, [r3, #16]
 8001ec4:	e007      	b.n	8001ed6 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	691a      	ldr	r2, [r3, #16]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f022 0201 	bic.w	r2, r2, #1
 8001ed4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	691b      	ldr	r3, [r3, #16]
 8001eda:	2b01      	cmp	r3, #1
 8001edc:	d10c      	bne.n	8001ef8 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee4:	f023 010f 	bic.w	r1, r3, #15
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	69db      	ldr	r3, [r3, #28]
 8001eec:	1e5a      	subs	r2, r3, #1
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	430a      	orrs	r2, r1
 8001ef4:	631a      	str	r2, [r3, #48]	@ 0x30
 8001ef6:	e007      	b.n	8001f08 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f022 020f 	bic.w	r2, r2, #15
 8001f06:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f0c:	f023 0303 	bic.w	r3, r3, #3
 8001f10:	f043 0201 	orr.w	r2, r3, #1
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	655a      	str	r2, [r3, #84]	@ 0x54
 8001f18:	e007      	b.n	8001f2a <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f1e:	f043 0210 	orr.w	r2, r3, #16
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001f2a:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3724      	adds	r7, #36	@ 0x24
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd90      	pop	{r4, r7, pc}
 8001f34:	20000010 	.word	0x20000010
 8001f38:	053e2d63 	.word	0x053e2d63
 8001f3c:	50040000 	.word	0x50040000
 8001f40:	50040100 	.word	0x50040100
 8001f44:	50040200 	.word	0x50040200
 8001f48:	50040300 	.word	0x50040300
 8001f4c:	fff0c007 	.word	0xfff0c007

08001f50 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b086      	sub	sp, #24
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f58:	4857      	ldr	r0, [pc, #348]	@ (80020b8 <HAL_ADC_Start+0x168>)
 8001f5a:	f7ff fd8f 	bl	8001a7c <LL_ADC_GetMultimode>
 8001f5e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4618      	mov	r0, r3
 8001f66:	f7ff fe69 	bl	8001c3c <LL_ADC_REG_IsConversionOngoing>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	f040 809c 	bne.w	80020aa <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d101      	bne.n	8001f80 <HAL_ADC_Start+0x30>
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	e097      	b.n	80020b0 <HAL_ADC_Start+0x160>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f000 fe63 	bl	8002c54 <ADC_Enable>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001f92:	7dfb      	ldrb	r3, [r7, #23]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	f040 8083 	bne.w	80020a0 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f9e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001fa2:	f023 0301 	bic.w	r3, r3, #1
 8001fa6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a42      	ldr	r2, [pc, #264]	@ (80020bc <HAL_ADC_Start+0x16c>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d002      	beq.n	8001fbe <HAL_ADC_Start+0x6e>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	e000      	b.n	8001fc0 <HAL_ADC_Start+0x70>
 8001fbe:	4b40      	ldr	r3, [pc, #256]	@ (80020c0 <HAL_ADC_Start+0x170>)
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	6812      	ldr	r2, [r2, #0]
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d002      	beq.n	8001fce <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d105      	bne.n	8001fda <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fd2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fde:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fe2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001fe6:	d106      	bne.n	8001ff6 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fec:	f023 0206 	bic.w	r2, r3, #6
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	659a      	str	r2, [r3, #88]	@ 0x58
 8001ff4:	e002      	b.n	8001ffc <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	221c      	movs	r2, #28
 8002002:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2200      	movs	r2, #0
 8002008:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a2a      	ldr	r2, [pc, #168]	@ (80020bc <HAL_ADC_Start+0x16c>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d002      	beq.n	800201c <HAL_ADC_Start+0xcc>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	e000      	b.n	800201e <HAL_ADC_Start+0xce>
 800201c:	4b28      	ldr	r3, [pc, #160]	@ (80020c0 <HAL_ADC_Start+0x170>)
 800201e:	687a      	ldr	r2, [r7, #4]
 8002020:	6812      	ldr	r2, [r2, #0]
 8002022:	4293      	cmp	r3, r2
 8002024:	d008      	beq.n	8002038 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002026:	693b      	ldr	r3, [r7, #16]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d005      	beq.n	8002038 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	2b05      	cmp	r3, #5
 8002030:	d002      	beq.n	8002038 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	2b09      	cmp	r3, #9
 8002036:	d114      	bne.n	8002062 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	68db      	ldr	r3, [r3, #12]
 800203e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002042:	2b00      	cmp	r3, #0
 8002044:	d007      	beq.n	8002056 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800204a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800204e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4618      	mov	r0, r3
 800205c:	f7ff fdc6 	bl	8001bec <LL_ADC_REG_StartConversion>
 8002060:	e025      	b.n	80020ae <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002066:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a12      	ldr	r2, [pc, #72]	@ (80020bc <HAL_ADC_Start+0x16c>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d002      	beq.n	800207e <HAL_ADC_Start+0x12e>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	e000      	b.n	8002080 <HAL_ADC_Start+0x130>
 800207e:	4b10      	ldr	r3, [pc, #64]	@ (80020c0 <HAL_ADC_Start+0x170>)
 8002080:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	68db      	ldr	r3, [r3, #12]
 8002086:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800208a:	2b00      	cmp	r3, #0
 800208c:	d00f      	beq.n	80020ae <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002092:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002096:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	655a      	str	r2, [r3, #84]	@ 0x54
 800209e:	e006      	b.n	80020ae <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2200      	movs	r2, #0
 80020a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80020a8:	e001      	b.n	80020ae <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80020aa:	2302      	movs	r3, #2
 80020ac:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80020ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	3718      	adds	r7, #24
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	50040300 	.word	0x50040300
 80020bc:	50040100 	.word	0x50040100
 80020c0:	50040000 	.word	0x50040000

080020c4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d101      	bne.n	80020da <HAL_ADC_Stop+0x16>
 80020d6:	2302      	movs	r3, #2
 80020d8:	e023      	b.n	8002122 <HAL_ADC_Stop+0x5e>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2201      	movs	r2, #1
 80020de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80020e2:	2103      	movs	r1, #3
 80020e4:	6878      	ldr	r0, [r7, #4]
 80020e6:	f000 fcf9 	bl	8002adc <ADC_ConversionStop>
 80020ea:	4603      	mov	r3, r0
 80020ec:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80020ee:	7bfb      	ldrb	r3, [r7, #15]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d111      	bne.n	8002118 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	f000 fe33 	bl	8002d60 <ADC_Disable>
 80020fa:	4603      	mov	r3, r0
 80020fc:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80020fe:	7bfb      	ldrb	r3, [r7, #15]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d109      	bne.n	8002118 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002108:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800210c:	f023 0301 	bic.w	r3, r3, #1
 8002110:	f043 0201 	orr.w	r2, r3, #1
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002120:	7bfb      	ldrb	r3, [r7, #15]
}
 8002122:	4618      	mov	r0, r3
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
	...

0800212c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b088      	sub	sp, #32
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
 8002134:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002136:	4866      	ldr	r0, [pc, #408]	@ (80022d0 <HAL_ADC_PollForConversion+0x1a4>)
 8002138:	f7ff fca0 	bl	8001a7c <LL_ADC_GetMultimode>
 800213c:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	695b      	ldr	r3, [r3, #20]
 8002142:	2b08      	cmp	r3, #8
 8002144:	d102      	bne.n	800214c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002146:	2308      	movs	r3, #8
 8002148:	61fb      	str	r3, [r7, #28]
 800214a:	e02a      	b.n	80021a2 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d005      	beq.n	800215e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	2b05      	cmp	r3, #5
 8002156:	d002      	beq.n	800215e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	2b09      	cmp	r3, #9
 800215c:	d111      	bne.n	8002182 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	f003 0301 	and.w	r3, r3, #1
 8002168:	2b00      	cmp	r3, #0
 800216a:	d007      	beq.n	800217c <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002170:	f043 0220 	orr.w	r2, r3, #32
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e0a4      	b.n	80022c6 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800217c:	2304      	movs	r3, #4
 800217e:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002180:	e00f      	b.n	80021a2 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002182:	4853      	ldr	r0, [pc, #332]	@ (80022d0 <HAL_ADC_PollForConversion+0x1a4>)
 8002184:	f7ff fc88 	bl	8001a98 <LL_ADC_GetMultiDMATransfer>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d007      	beq.n	800219e <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002192:	f043 0220 	orr.w	r2, r3, #32
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e093      	b.n	80022c6 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800219e:	2304      	movs	r3, #4
 80021a0:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80021a2:	f7ff fb23 	bl	80017ec <HAL_GetTick>
 80021a6:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80021a8:	e021      	b.n	80021ee <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021b0:	d01d      	beq.n	80021ee <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80021b2:	f7ff fb1b 	bl	80017ec <HAL_GetTick>
 80021b6:	4602      	mov	r2, r0
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	1ad3      	subs	r3, r2, r3
 80021bc:	683a      	ldr	r2, [r7, #0]
 80021be:	429a      	cmp	r2, r3
 80021c0:	d302      	bcc.n	80021c8 <HAL_ADC_PollForConversion+0x9c>
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d112      	bne.n	80021ee <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	4013      	ands	r3, r2
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d10b      	bne.n	80021ee <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021da:	f043 0204 	orr.w	r2, r3, #4
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2200      	movs	r2, #0
 80021e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	e06b      	b.n	80022c6 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	4013      	ands	r3, r2
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d0d6      	beq.n	80021aa <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002200:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4618      	mov	r0, r3
 800220e:	f7ff fba6 	bl	800195e <LL_ADC_REG_IsTriggerSourceSWStart>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d01c      	beq.n	8002252 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	7e5b      	ldrb	r3, [r3, #25]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d118      	bne.n	8002252 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 0308 	and.w	r3, r3, #8
 800222a:	2b08      	cmp	r3, #8
 800222c:	d111      	bne.n	8002252 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002232:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800223e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002242:	2b00      	cmp	r3, #0
 8002244:	d105      	bne.n	8002252 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800224a:	f043 0201 	orr.w	r2, r3, #1
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4a1f      	ldr	r2, [pc, #124]	@ (80022d4 <HAL_ADC_PollForConversion+0x1a8>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d002      	beq.n	8002262 <HAL_ADC_PollForConversion+0x136>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	e000      	b.n	8002264 <HAL_ADC_PollForConversion+0x138>
 8002262:	4b1d      	ldr	r3, [pc, #116]	@ (80022d8 <HAL_ADC_PollForConversion+0x1ac>)
 8002264:	687a      	ldr	r2, [r7, #4]
 8002266:	6812      	ldr	r2, [r2, #0]
 8002268:	4293      	cmp	r3, r2
 800226a:	d008      	beq.n	800227e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d005      	beq.n	800227e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	2b05      	cmp	r3, #5
 8002276:	d002      	beq.n	800227e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	2b09      	cmp	r3, #9
 800227c:	d104      	bne.n	8002288 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	68db      	ldr	r3, [r3, #12]
 8002284:	61bb      	str	r3, [r7, #24]
 8002286:	e00c      	b.n	80022a2 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a11      	ldr	r2, [pc, #68]	@ (80022d4 <HAL_ADC_PollForConversion+0x1a8>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d002      	beq.n	8002298 <HAL_ADC_PollForConversion+0x16c>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	e000      	b.n	800229a <HAL_ADC_PollForConversion+0x16e>
 8002298:	4b0f      	ldr	r3, [pc, #60]	@ (80022d8 <HAL_ADC_PollForConversion+0x1ac>)
 800229a:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80022a2:	69fb      	ldr	r3, [r7, #28]
 80022a4:	2b08      	cmp	r3, #8
 80022a6:	d104      	bne.n	80022b2 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	2208      	movs	r2, #8
 80022ae:	601a      	str	r2, [r3, #0]
 80022b0:	e008      	b.n	80022c4 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80022b2:	69bb      	ldr	r3, [r7, #24]
 80022b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d103      	bne.n	80022c4 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	220c      	movs	r2, #12
 80022c2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80022c4:	2300      	movs	r3, #0
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3720      	adds	r7, #32
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	50040300 	.word	0x50040300
 80022d4:	50040100 	.word	0x50040100
 80022d8:	50040000 	.word	0x50040000

080022dc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
	...

080022f8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b0b6      	sub	sp, #216	@ 0xd8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
 8002300:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002302:	2300      	movs	r3, #0
 8002304:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002308:	2300      	movs	r3, #0
 800230a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002312:	2b01      	cmp	r3, #1
 8002314:	d101      	bne.n	800231a <HAL_ADC_ConfigChannel+0x22>
 8002316:	2302      	movs	r3, #2
 8002318:	e3c9      	b.n	8002aae <HAL_ADC_ConfigChannel+0x7b6>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2201      	movs	r2, #1
 800231e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4618      	mov	r0, r3
 8002328:	f7ff fc88 	bl	8001c3c <LL_ADC_REG_IsConversionOngoing>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	f040 83aa 	bne.w	8002a88 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	2b05      	cmp	r3, #5
 8002342:	d824      	bhi.n	800238e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	3b02      	subs	r3, #2
 800234a:	2b03      	cmp	r3, #3
 800234c:	d81b      	bhi.n	8002386 <HAL_ADC_ConfigChannel+0x8e>
 800234e:	a201      	add	r2, pc, #4	@ (adr r2, 8002354 <HAL_ADC_ConfigChannel+0x5c>)
 8002350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002354:	08002365 	.word	0x08002365
 8002358:	0800236d 	.word	0x0800236d
 800235c:	08002375 	.word	0x08002375
 8002360:	0800237d 	.word	0x0800237d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002364:	230c      	movs	r3, #12
 8002366:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800236a:	e010      	b.n	800238e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800236c:	2312      	movs	r3, #18
 800236e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002372:	e00c      	b.n	800238e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002374:	2318      	movs	r3, #24
 8002376:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800237a:	e008      	b.n	800238e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800237c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002380:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002384:	e003      	b.n	800238e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002386:	2306      	movs	r3, #6
 8002388:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800238c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6818      	ldr	r0, [r3, #0]
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	461a      	mov	r2, r3
 8002398:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800239c:	f7ff faf2 	bl	8001984 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7ff fc49 	bl	8001c3c <LL_ADC_REG_IsConversionOngoing>
 80023aa:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4618      	mov	r0, r3
 80023b4:	f7ff fc69 	bl	8001c8a <LL_ADC_INJ_IsConversionOngoing>
 80023b8:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80023bc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	f040 81a4 	bne.w	800270e <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80023c6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	f040 819f 	bne.w	800270e <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6818      	ldr	r0, [r3, #0]
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	6819      	ldr	r1, [r3, #0]
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	461a      	mov	r2, r3
 80023de:	f7ff fafd 	bl	80019dc <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	695a      	ldr	r2, [r3, #20]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	08db      	lsrs	r3, r3, #3
 80023ee:	f003 0303 	and.w	r3, r3, #3
 80023f2:	005b      	lsls	r3, r3, #1
 80023f4:	fa02 f303 	lsl.w	r3, r2, r3
 80023f8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	691b      	ldr	r3, [r3, #16]
 8002400:	2b04      	cmp	r3, #4
 8002402:	d00a      	beq.n	800241a <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6818      	ldr	r0, [r3, #0]
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	6919      	ldr	r1, [r3, #16]
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002414:	f7ff fa4e 	bl	80018b4 <LL_ADC_SetOffset>
 8002418:	e179      	b.n	800270e <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	2100      	movs	r1, #0
 8002420:	4618      	mov	r0, r3
 8002422:	f7ff fa6b 	bl	80018fc <LL_ADC_GetOffsetChannel>
 8002426:	4603      	mov	r3, r0
 8002428:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800242c:	2b00      	cmp	r3, #0
 800242e:	d10a      	bne.n	8002446 <HAL_ADC_ConfigChannel+0x14e>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2100      	movs	r1, #0
 8002436:	4618      	mov	r0, r3
 8002438:	f7ff fa60 	bl	80018fc <LL_ADC_GetOffsetChannel>
 800243c:	4603      	mov	r3, r0
 800243e:	0e9b      	lsrs	r3, r3, #26
 8002440:	f003 021f 	and.w	r2, r3, #31
 8002444:	e01e      	b.n	8002484 <HAL_ADC_ConfigChannel+0x18c>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	2100      	movs	r1, #0
 800244c:	4618      	mov	r0, r3
 800244e:	f7ff fa55 	bl	80018fc <LL_ADC_GetOffsetChannel>
 8002452:	4603      	mov	r3, r0
 8002454:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002458:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800245c:	fa93 f3a3 	rbit	r3, r3
 8002460:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002464:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002468:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800246c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002470:	2b00      	cmp	r3, #0
 8002472:	d101      	bne.n	8002478 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002474:	2320      	movs	r3, #32
 8002476:	e004      	b.n	8002482 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002478:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800247c:	fab3 f383 	clz	r3, r3
 8002480:	b2db      	uxtb	r3, r3
 8002482:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800248c:	2b00      	cmp	r3, #0
 800248e:	d105      	bne.n	800249c <HAL_ADC_ConfigChannel+0x1a4>
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	0e9b      	lsrs	r3, r3, #26
 8002496:	f003 031f 	and.w	r3, r3, #31
 800249a:	e018      	b.n	80024ce <HAL_ADC_ConfigChannel+0x1d6>
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80024a8:	fa93 f3a3 	rbit	r3, r3
 80024ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80024b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80024b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80024b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d101      	bne.n	80024c4 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80024c0:	2320      	movs	r3, #32
 80024c2:	e004      	b.n	80024ce <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80024c4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80024c8:	fab3 f383 	clz	r3, r3
 80024cc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d106      	bne.n	80024e0 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	2200      	movs	r2, #0
 80024d8:	2100      	movs	r1, #0
 80024da:	4618      	mov	r0, r3
 80024dc:	f7ff fa24 	bl	8001928 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	2101      	movs	r1, #1
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7ff fa08 	bl	80018fc <LL_ADC_GetOffsetChannel>
 80024ec:	4603      	mov	r3, r0
 80024ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d10a      	bne.n	800250c <HAL_ADC_ConfigChannel+0x214>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	2101      	movs	r1, #1
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7ff f9fd 	bl	80018fc <LL_ADC_GetOffsetChannel>
 8002502:	4603      	mov	r3, r0
 8002504:	0e9b      	lsrs	r3, r3, #26
 8002506:	f003 021f 	and.w	r2, r3, #31
 800250a:	e01e      	b.n	800254a <HAL_ADC_ConfigChannel+0x252>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2101      	movs	r1, #1
 8002512:	4618      	mov	r0, r3
 8002514:	f7ff f9f2 	bl	80018fc <LL_ADC_GetOffsetChannel>
 8002518:	4603      	mov	r3, r0
 800251a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800251e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002522:	fa93 f3a3 	rbit	r3, r3
 8002526:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800252a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800252e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002532:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002536:	2b00      	cmp	r3, #0
 8002538:	d101      	bne.n	800253e <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800253a:	2320      	movs	r3, #32
 800253c:	e004      	b.n	8002548 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 800253e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002542:	fab3 f383 	clz	r3, r3
 8002546:	b2db      	uxtb	r3, r3
 8002548:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002552:	2b00      	cmp	r3, #0
 8002554:	d105      	bne.n	8002562 <HAL_ADC_ConfigChannel+0x26a>
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	0e9b      	lsrs	r3, r3, #26
 800255c:	f003 031f 	and.w	r3, r3, #31
 8002560:	e018      	b.n	8002594 <HAL_ADC_ConfigChannel+0x29c>
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800256a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800256e:	fa93 f3a3 	rbit	r3, r3
 8002572:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002576:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800257a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800257e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002582:	2b00      	cmp	r3, #0
 8002584:	d101      	bne.n	800258a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002586:	2320      	movs	r3, #32
 8002588:	e004      	b.n	8002594 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800258a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800258e:	fab3 f383 	clz	r3, r3
 8002592:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002594:	429a      	cmp	r2, r3
 8002596:	d106      	bne.n	80025a6 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	2200      	movs	r2, #0
 800259e:	2101      	movs	r1, #1
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff f9c1 	bl	8001928 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	2102      	movs	r1, #2
 80025ac:	4618      	mov	r0, r3
 80025ae:	f7ff f9a5 	bl	80018fc <LL_ADC_GetOffsetChannel>
 80025b2:	4603      	mov	r3, r0
 80025b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d10a      	bne.n	80025d2 <HAL_ADC_ConfigChannel+0x2da>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	2102      	movs	r1, #2
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7ff f99a 	bl	80018fc <LL_ADC_GetOffsetChannel>
 80025c8:	4603      	mov	r3, r0
 80025ca:	0e9b      	lsrs	r3, r3, #26
 80025cc:	f003 021f 	and.w	r2, r3, #31
 80025d0:	e01e      	b.n	8002610 <HAL_ADC_ConfigChannel+0x318>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	2102      	movs	r1, #2
 80025d8:	4618      	mov	r0, r3
 80025da:	f7ff f98f 	bl	80018fc <LL_ADC_GetOffsetChannel>
 80025de:	4603      	mov	r3, r0
 80025e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80025e8:	fa93 f3a3 	rbit	r3, r3
 80025ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80025f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80025f4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80025f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d101      	bne.n	8002604 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002600:	2320      	movs	r3, #32
 8002602:	e004      	b.n	800260e <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002604:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002608:	fab3 f383 	clz	r3, r3
 800260c:	b2db      	uxtb	r3, r3
 800260e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002618:	2b00      	cmp	r3, #0
 800261a:	d105      	bne.n	8002628 <HAL_ADC_ConfigChannel+0x330>
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	0e9b      	lsrs	r3, r3, #26
 8002622:	f003 031f 	and.w	r3, r3, #31
 8002626:	e014      	b.n	8002652 <HAL_ADC_ConfigChannel+0x35a>
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800262e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002630:	fa93 f3a3 	rbit	r3, r3
 8002634:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002636:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002638:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800263c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002640:	2b00      	cmp	r3, #0
 8002642:	d101      	bne.n	8002648 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002644:	2320      	movs	r3, #32
 8002646:	e004      	b.n	8002652 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002648:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800264c:	fab3 f383 	clz	r3, r3
 8002650:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002652:	429a      	cmp	r2, r3
 8002654:	d106      	bne.n	8002664 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	2200      	movs	r2, #0
 800265c:	2102      	movs	r1, #2
 800265e:	4618      	mov	r0, r3
 8002660:	f7ff f962 	bl	8001928 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2103      	movs	r1, #3
 800266a:	4618      	mov	r0, r3
 800266c:	f7ff f946 	bl	80018fc <LL_ADC_GetOffsetChannel>
 8002670:	4603      	mov	r3, r0
 8002672:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002676:	2b00      	cmp	r3, #0
 8002678:	d10a      	bne.n	8002690 <HAL_ADC_ConfigChannel+0x398>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	2103      	movs	r1, #3
 8002680:	4618      	mov	r0, r3
 8002682:	f7ff f93b 	bl	80018fc <LL_ADC_GetOffsetChannel>
 8002686:	4603      	mov	r3, r0
 8002688:	0e9b      	lsrs	r3, r3, #26
 800268a:	f003 021f 	and.w	r2, r3, #31
 800268e:	e017      	b.n	80026c0 <HAL_ADC_ConfigChannel+0x3c8>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	2103      	movs	r1, #3
 8002696:	4618      	mov	r0, r3
 8002698:	f7ff f930 	bl	80018fc <LL_ADC_GetOffsetChannel>
 800269c:	4603      	mov	r3, r0
 800269e:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80026a2:	fa93 f3a3 	rbit	r3, r3
 80026a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80026a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80026aa:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80026ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d101      	bne.n	80026b6 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 80026b2:	2320      	movs	r3, #32
 80026b4:	e003      	b.n	80026be <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 80026b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80026b8:	fab3 f383 	clz	r3, r3
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d105      	bne.n	80026d8 <HAL_ADC_ConfigChannel+0x3e0>
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	0e9b      	lsrs	r3, r3, #26
 80026d2:	f003 031f 	and.w	r3, r3, #31
 80026d6:	e011      	b.n	80026fc <HAL_ADC_ConfigChannel+0x404>
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80026e0:	fa93 f3a3 	rbit	r3, r3
 80026e4:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80026e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80026e8:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80026ea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d101      	bne.n	80026f4 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80026f0:	2320      	movs	r3, #32
 80026f2:	e003      	b.n	80026fc <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80026f4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80026f6:	fab3 f383 	clz	r3, r3
 80026fa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80026fc:	429a      	cmp	r2, r3
 80026fe:	d106      	bne.n	800270e <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	2200      	movs	r2, #0
 8002706:	2103      	movs	r1, #3
 8002708:	4618      	mov	r0, r3
 800270a:	f7ff f90d 	bl	8001928 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4618      	mov	r0, r3
 8002714:	f7ff fa44 	bl	8001ba0 <LL_ADC_IsEnabled>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	f040 8140 	bne.w	80029a0 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6818      	ldr	r0, [r3, #0]
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	6819      	ldr	r1, [r3, #0]
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	461a      	mov	r2, r3
 800272e:	f7ff f981 	bl	8001a34 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	68db      	ldr	r3, [r3, #12]
 8002736:	4a8f      	ldr	r2, [pc, #572]	@ (8002974 <HAL_ADC_ConfigChannel+0x67c>)
 8002738:	4293      	cmp	r3, r2
 800273a:	f040 8131 	bne.w	80029a0 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800274a:	2b00      	cmp	r3, #0
 800274c:	d10b      	bne.n	8002766 <HAL_ADC_ConfigChannel+0x46e>
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	0e9b      	lsrs	r3, r3, #26
 8002754:	3301      	adds	r3, #1
 8002756:	f003 031f 	and.w	r3, r3, #31
 800275a:	2b09      	cmp	r3, #9
 800275c:	bf94      	ite	ls
 800275e:	2301      	movls	r3, #1
 8002760:	2300      	movhi	r3, #0
 8002762:	b2db      	uxtb	r3, r3
 8002764:	e019      	b.n	800279a <HAL_ADC_ConfigChannel+0x4a2>
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800276c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800276e:	fa93 f3a3 	rbit	r3, r3
 8002772:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002774:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002776:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002778:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800277a:	2b00      	cmp	r3, #0
 800277c:	d101      	bne.n	8002782 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800277e:	2320      	movs	r3, #32
 8002780:	e003      	b.n	800278a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002782:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002784:	fab3 f383 	clz	r3, r3
 8002788:	b2db      	uxtb	r3, r3
 800278a:	3301      	adds	r3, #1
 800278c:	f003 031f 	and.w	r3, r3, #31
 8002790:	2b09      	cmp	r3, #9
 8002792:	bf94      	ite	ls
 8002794:	2301      	movls	r3, #1
 8002796:	2300      	movhi	r3, #0
 8002798:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800279a:	2b00      	cmp	r3, #0
 800279c:	d079      	beq.n	8002892 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d107      	bne.n	80027ba <HAL_ADC_ConfigChannel+0x4c2>
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	0e9b      	lsrs	r3, r3, #26
 80027b0:	3301      	adds	r3, #1
 80027b2:	069b      	lsls	r3, r3, #26
 80027b4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80027b8:	e015      	b.n	80027e6 <HAL_ADC_ConfigChannel+0x4ee>
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80027c2:	fa93 f3a3 	rbit	r3, r3
 80027c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80027c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80027ca:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80027cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d101      	bne.n	80027d6 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80027d2:	2320      	movs	r3, #32
 80027d4:	e003      	b.n	80027de <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80027d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80027d8:	fab3 f383 	clz	r3, r3
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	3301      	adds	r3, #1
 80027e0:	069b      	lsls	r3, r3, #26
 80027e2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d109      	bne.n	8002806 <HAL_ADC_ConfigChannel+0x50e>
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	0e9b      	lsrs	r3, r3, #26
 80027f8:	3301      	adds	r3, #1
 80027fa:	f003 031f 	and.w	r3, r3, #31
 80027fe:	2101      	movs	r1, #1
 8002800:	fa01 f303 	lsl.w	r3, r1, r3
 8002804:	e017      	b.n	8002836 <HAL_ADC_ConfigChannel+0x53e>
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800280c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800280e:	fa93 f3a3 	rbit	r3, r3
 8002812:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002814:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002816:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002818:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800281a:	2b00      	cmp	r3, #0
 800281c:	d101      	bne.n	8002822 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800281e:	2320      	movs	r3, #32
 8002820:	e003      	b.n	800282a <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002822:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002824:	fab3 f383 	clz	r3, r3
 8002828:	b2db      	uxtb	r3, r3
 800282a:	3301      	adds	r3, #1
 800282c:	f003 031f 	and.w	r3, r3, #31
 8002830:	2101      	movs	r1, #1
 8002832:	fa01 f303 	lsl.w	r3, r1, r3
 8002836:	ea42 0103 	orr.w	r1, r2, r3
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002842:	2b00      	cmp	r3, #0
 8002844:	d10a      	bne.n	800285c <HAL_ADC_ConfigChannel+0x564>
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	0e9b      	lsrs	r3, r3, #26
 800284c:	3301      	adds	r3, #1
 800284e:	f003 021f 	and.w	r2, r3, #31
 8002852:	4613      	mov	r3, r2
 8002854:	005b      	lsls	r3, r3, #1
 8002856:	4413      	add	r3, r2
 8002858:	051b      	lsls	r3, r3, #20
 800285a:	e018      	b.n	800288e <HAL_ADC_ConfigChannel+0x596>
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002862:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002864:	fa93 f3a3 	rbit	r3, r3
 8002868:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800286a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800286c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800286e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002870:	2b00      	cmp	r3, #0
 8002872:	d101      	bne.n	8002878 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8002874:	2320      	movs	r3, #32
 8002876:	e003      	b.n	8002880 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8002878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800287a:	fab3 f383 	clz	r3, r3
 800287e:	b2db      	uxtb	r3, r3
 8002880:	3301      	adds	r3, #1
 8002882:	f003 021f 	and.w	r2, r3, #31
 8002886:	4613      	mov	r3, r2
 8002888:	005b      	lsls	r3, r3, #1
 800288a:	4413      	add	r3, r2
 800288c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800288e:	430b      	orrs	r3, r1
 8002890:	e081      	b.n	8002996 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800289a:	2b00      	cmp	r3, #0
 800289c:	d107      	bne.n	80028ae <HAL_ADC_ConfigChannel+0x5b6>
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	0e9b      	lsrs	r3, r3, #26
 80028a4:	3301      	adds	r3, #1
 80028a6:	069b      	lsls	r3, r3, #26
 80028a8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80028ac:	e015      	b.n	80028da <HAL_ADC_ConfigChannel+0x5e2>
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028b6:	fa93 f3a3 	rbit	r3, r3
 80028ba:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80028bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80028c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d101      	bne.n	80028ca <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80028c6:	2320      	movs	r3, #32
 80028c8:	e003      	b.n	80028d2 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80028ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028cc:	fab3 f383 	clz	r3, r3
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	3301      	adds	r3, #1
 80028d4:	069b      	lsls	r3, r3, #26
 80028d6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d109      	bne.n	80028fa <HAL_ADC_ConfigChannel+0x602>
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	0e9b      	lsrs	r3, r3, #26
 80028ec:	3301      	adds	r3, #1
 80028ee:	f003 031f 	and.w	r3, r3, #31
 80028f2:	2101      	movs	r1, #1
 80028f4:	fa01 f303 	lsl.w	r3, r1, r3
 80028f8:	e017      	b.n	800292a <HAL_ADC_ConfigChannel+0x632>
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	fa93 f3a3 	rbit	r3, r3
 8002906:	61bb      	str	r3, [r7, #24]
  return result;
 8002908:	69bb      	ldr	r3, [r7, #24]
 800290a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800290c:	6a3b      	ldr	r3, [r7, #32]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d101      	bne.n	8002916 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8002912:	2320      	movs	r3, #32
 8002914:	e003      	b.n	800291e <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8002916:	6a3b      	ldr	r3, [r7, #32]
 8002918:	fab3 f383 	clz	r3, r3
 800291c:	b2db      	uxtb	r3, r3
 800291e:	3301      	adds	r3, #1
 8002920:	f003 031f 	and.w	r3, r3, #31
 8002924:	2101      	movs	r1, #1
 8002926:	fa01 f303 	lsl.w	r3, r1, r3
 800292a:	ea42 0103 	orr.w	r1, r2, r3
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002936:	2b00      	cmp	r3, #0
 8002938:	d10d      	bne.n	8002956 <HAL_ADC_ConfigChannel+0x65e>
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	0e9b      	lsrs	r3, r3, #26
 8002940:	3301      	adds	r3, #1
 8002942:	f003 021f 	and.w	r2, r3, #31
 8002946:	4613      	mov	r3, r2
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	4413      	add	r3, r2
 800294c:	3b1e      	subs	r3, #30
 800294e:	051b      	lsls	r3, r3, #20
 8002950:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002954:	e01e      	b.n	8002994 <HAL_ADC_ConfigChannel+0x69c>
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	fa93 f3a3 	rbit	r3, r3
 8002962:	60fb      	str	r3, [r7, #12]
  return result;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d104      	bne.n	8002978 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800296e:	2320      	movs	r3, #32
 8002970:	e006      	b.n	8002980 <HAL_ADC_ConfigChannel+0x688>
 8002972:	bf00      	nop
 8002974:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	fab3 f383 	clz	r3, r3
 800297e:	b2db      	uxtb	r3, r3
 8002980:	3301      	adds	r3, #1
 8002982:	f003 021f 	and.w	r2, r3, #31
 8002986:	4613      	mov	r3, r2
 8002988:	005b      	lsls	r3, r3, #1
 800298a:	4413      	add	r3, r2
 800298c:	3b1e      	subs	r3, #30
 800298e:	051b      	lsls	r3, r3, #20
 8002990:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002994:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002996:	683a      	ldr	r2, [r7, #0]
 8002998:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800299a:	4619      	mov	r1, r3
 800299c:	f7ff f81e 	bl	80019dc <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	4b44      	ldr	r3, [pc, #272]	@ (8002ab8 <HAL_ADC_ConfigChannel+0x7c0>)
 80029a6:	4013      	ands	r3, r2
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d07a      	beq.n	8002aa2 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80029ac:	4843      	ldr	r0, [pc, #268]	@ (8002abc <HAL_ADC_ConfigChannel+0x7c4>)
 80029ae:	f7fe ff73 	bl	8001898 <LL_ADC_GetCommonPathInternalCh>
 80029b2:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a41      	ldr	r2, [pc, #260]	@ (8002ac0 <HAL_ADC_ConfigChannel+0x7c8>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d12c      	bne.n	8002a1a <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80029c0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80029c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d126      	bne.n	8002a1a <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a3c      	ldr	r2, [pc, #240]	@ (8002ac4 <HAL_ADC_ConfigChannel+0x7cc>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d004      	beq.n	80029e0 <HAL_ADC_ConfigChannel+0x6e8>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a3b      	ldr	r2, [pc, #236]	@ (8002ac8 <HAL_ADC_ConfigChannel+0x7d0>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d15d      	bne.n	8002a9c <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                         LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80029e0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80029e4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80029e8:	4619      	mov	r1, r3
 80029ea:	4834      	ldr	r0, [pc, #208]	@ (8002abc <HAL_ADC_ConfigChannel+0x7c4>)
 80029ec:	f7fe ff41 	bl	8001872 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80029f0:	4b36      	ldr	r3, [pc, #216]	@ (8002acc <HAL_ADC_ConfigChannel+0x7d4>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	099b      	lsrs	r3, r3, #6
 80029f6:	4a36      	ldr	r2, [pc, #216]	@ (8002ad0 <HAL_ADC_ConfigChannel+0x7d8>)
 80029f8:	fba2 2303 	umull	r2, r3, r2, r3
 80029fc:	099b      	lsrs	r3, r3, #6
 80029fe:	1c5a      	adds	r2, r3, #1
 8002a00:	4613      	mov	r3, r2
 8002a02:	005b      	lsls	r3, r3, #1
 8002a04:	4413      	add	r3, r2
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002a0a:	e002      	b.n	8002a12 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	3b01      	subs	r3, #1
 8002a10:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d1f9      	bne.n	8002a0c <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a18:	e040      	b.n	8002a9c <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a2d      	ldr	r2, [pc, #180]	@ (8002ad4 <HAL_ADC_ConfigChannel+0x7dc>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d118      	bne.n	8002a56 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002a24:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a28:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d112      	bne.n	8002a56 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a23      	ldr	r2, [pc, #140]	@ (8002ac4 <HAL_ADC_ConfigChannel+0x7cc>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d004      	beq.n	8002a44 <HAL_ADC_ConfigChannel+0x74c>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a22      	ldr	r2, [pc, #136]	@ (8002ac8 <HAL_ADC_ConfigChannel+0x7d0>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d12d      	bne.n	8002aa0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002a44:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a48:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	481b      	ldr	r0, [pc, #108]	@ (8002abc <HAL_ADC_ConfigChannel+0x7c4>)
 8002a50:	f7fe ff0f 	bl	8001872 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a54:	e024      	b.n	8002aa0 <HAL_ADC_ConfigChannel+0x7a8>
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a1f      	ldr	r2, [pc, #124]	@ (8002ad8 <HAL_ADC_ConfigChannel+0x7e0>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d120      	bne.n	8002aa2 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002a60:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d11a      	bne.n	8002aa2 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a14      	ldr	r2, [pc, #80]	@ (8002ac4 <HAL_ADC_ConfigChannel+0x7cc>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d115      	bne.n	8002aa2 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002a76:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a7a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a7e:	4619      	mov	r1, r3
 8002a80:	480e      	ldr	r0, [pc, #56]	@ (8002abc <HAL_ADC_ConfigChannel+0x7c4>)
 8002a82:	f7fe fef6 	bl	8001872 <LL_ADC_SetCommonPathInternalCh>
 8002a86:	e00c      	b.n	8002aa2 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a8c:	f043 0220 	orr.w	r2, r3, #32
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002a94:	2301      	movs	r3, #1
 8002a96:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002a9a:	e002      	b.n	8002aa2 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a9c:	bf00      	nop
 8002a9e:	e000      	b.n	8002aa2 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002aa0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002aaa:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	37d8      	adds	r7, #216	@ 0xd8
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	80080000 	.word	0x80080000
 8002abc:	50040300 	.word	0x50040300
 8002ac0:	c7520000 	.word	0xc7520000
 8002ac4:	50040000 	.word	0x50040000
 8002ac8:	50040200 	.word	0x50040200
 8002acc:	20000010 	.word	0x20000010
 8002ad0:	053e2d63 	.word	0x053e2d63
 8002ad4:	cb840000 	.word	0xcb840000
 8002ad8:	80000001 	.word	0x80000001

08002adc <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b088      	sub	sp, #32
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
 8002ae4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4618      	mov	r0, r3
 8002af4:	f7ff f8a2 	bl	8001c3c <LL_ADC_REG_IsConversionOngoing>
 8002af8:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4618      	mov	r0, r3
 8002b00:	f7ff f8c3 	bl	8001c8a <LL_ADC_INJ_IsConversionOngoing>
 8002b04:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d103      	bne.n	8002b14 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	f000 8098 	beq.w	8002c44 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	68db      	ldr	r3, [r3, #12]
 8002b1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d02a      	beq.n	8002b78 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	7e5b      	ldrb	r3, [r3, #25]
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d126      	bne.n	8002b78 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	7e1b      	ldrb	r3, [r3, #24]
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d122      	bne.n	8002b78 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002b32:	2301      	movs	r3, #1
 8002b34:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002b36:	e014      	b.n	8002b62 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002b38:	69fb      	ldr	r3, [r7, #28]
 8002b3a:	4a45      	ldr	r2, [pc, #276]	@ (8002c50 <ADC_ConversionStop+0x174>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d90d      	bls.n	8002b5c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b44:	f043 0210 	orr.w	r2, r3, #16
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b50:	f043 0201 	orr.w	r2, r3, #1
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e074      	b.n	8002c46 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002b5c:	69fb      	ldr	r3, [r7, #28]
 8002b5e:	3301      	adds	r3, #1
 8002b60:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b6c:	2b40      	cmp	r3, #64	@ 0x40
 8002b6e:	d1e3      	bne.n	8002b38 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	2240      	movs	r2, #64	@ 0x40
 8002b76:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002b78:	69bb      	ldr	r3, [r7, #24]
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d014      	beq.n	8002ba8 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4618      	mov	r0, r3
 8002b84:	f7ff f85a 	bl	8001c3c <LL_ADC_REG_IsConversionOngoing>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d00c      	beq.n	8002ba8 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7ff f817 	bl	8001bc6 <LL_ADC_IsDisableOngoing>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d104      	bne.n	8002ba8 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f7ff f836 	bl	8001c14 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002ba8:	69bb      	ldr	r3, [r7, #24]
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d014      	beq.n	8002bd8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f7ff f869 	bl	8001c8a <LL_ADC_INJ_IsConversionOngoing>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d00c      	beq.n	8002bd8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f7fe ffff 	bl	8001bc6 <LL_ADC_IsDisableOngoing>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d104      	bne.n	8002bd8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f7ff f845 	bl	8001c62 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002bd8:	69bb      	ldr	r3, [r7, #24]
 8002bda:	2b02      	cmp	r3, #2
 8002bdc:	d005      	beq.n	8002bea <ADC_ConversionStop+0x10e>
 8002bde:	69bb      	ldr	r3, [r7, #24]
 8002be0:	2b03      	cmp	r3, #3
 8002be2:	d105      	bne.n	8002bf0 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002be4:	230c      	movs	r3, #12
 8002be6:	617b      	str	r3, [r7, #20]
        break;
 8002be8:	e005      	b.n	8002bf6 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002bea:	2308      	movs	r3, #8
 8002bec:	617b      	str	r3, [r7, #20]
        break;
 8002bee:	e002      	b.n	8002bf6 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002bf0:	2304      	movs	r3, #4
 8002bf2:	617b      	str	r3, [r7, #20]
        break;
 8002bf4:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002bf6:	f7fe fdf9 	bl	80017ec <HAL_GetTick>
 8002bfa:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002bfc:	e01b      	b.n	8002c36 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002bfe:	f7fe fdf5 	bl	80017ec <HAL_GetTick>
 8002c02:	4602      	mov	r2, r0
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	2b05      	cmp	r3, #5
 8002c0a:	d914      	bls.n	8002c36 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	689a      	ldr	r2, [r3, #8]
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	4013      	ands	r3, r2
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d00d      	beq.n	8002c36 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c1e:	f043 0210 	orr.w	r2, r3, #16
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c2a:	f043 0201 	orr.w	r2, r3, #1
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e007      	b.n	8002c46 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	689a      	ldr	r2, [r3, #8]
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	4013      	ands	r3, r2
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d1dc      	bne.n	8002bfe <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002c44:	2300      	movs	r3, #0
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3720      	adds	r7, #32
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	a33fffff 	.word	0xa33fffff

08002c54 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7fe ff9b 	bl	8001ba0 <LL_ADC_IsEnabled>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d169      	bne.n	8002d44 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	689a      	ldr	r2, [r3, #8]
 8002c76:	4b36      	ldr	r3, [pc, #216]	@ (8002d50 <ADC_Enable+0xfc>)
 8002c78:	4013      	ands	r3, r2
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d00d      	beq.n	8002c9a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c82:	f043 0210 	orr.w	r2, r3, #16
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c8e:	f043 0201 	orr.w	r2, r3, #1
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e055      	b.n	8002d46 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f7fe ff56 	bl	8001b50 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002ca4:	482b      	ldr	r0, [pc, #172]	@ (8002d54 <ADC_Enable+0x100>)
 8002ca6:	f7fe fdf7 	bl	8001898 <LL_ADC_GetCommonPathInternalCh>
 8002caa:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002cac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d013      	beq.n	8002cdc <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002cb4:	4b28      	ldr	r3, [pc, #160]	@ (8002d58 <ADC_Enable+0x104>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	099b      	lsrs	r3, r3, #6
 8002cba:	4a28      	ldr	r2, [pc, #160]	@ (8002d5c <ADC_Enable+0x108>)
 8002cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc0:	099b      	lsrs	r3, r3, #6
 8002cc2:	1c5a      	adds	r2, r3, #1
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	005b      	lsls	r3, r3, #1
 8002cc8:	4413      	add	r3, r2
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002cce:	e002      	b.n	8002cd6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	3b01      	subs	r3, #1
 8002cd4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d1f9      	bne.n	8002cd0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002cdc:	f7fe fd86 	bl	80017ec <HAL_GetTick>
 8002ce0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ce2:	e028      	b.n	8002d36 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f7fe ff59 	bl	8001ba0 <LL_ADC_IsEnabled>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d104      	bne.n	8002cfe <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7fe ff29 	bl	8001b50 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002cfe:	f7fe fd75 	bl	80017ec <HAL_GetTick>
 8002d02:	4602      	mov	r2, r0
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	1ad3      	subs	r3, r2, r3
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	d914      	bls.n	8002d36 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 0301 	and.w	r3, r3, #1
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d00d      	beq.n	8002d36 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d1e:	f043 0210 	orr.w	r2, r3, #16
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d2a:	f043 0201 	orr.w	r2, r3, #1
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e007      	b.n	8002d46 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0301 	and.w	r3, r3, #1
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d1cf      	bne.n	8002ce4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002d44:	2300      	movs	r3, #0
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3710      	adds	r7, #16
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	8000003f 	.word	0x8000003f
 8002d54:	50040300 	.word	0x50040300
 8002d58:	20000010 	.word	0x20000010
 8002d5c:	053e2d63 	.word	0x053e2d63

08002d60 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b084      	sub	sp, #16
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f7fe ff2a 	bl	8001bc6 <LL_ADC_IsDisableOngoing>
 8002d72:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7fe ff11 	bl	8001ba0 <LL_ADC_IsEnabled>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d047      	beq.n	8002e14 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d144      	bne.n	8002e14 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	f003 030d 	and.w	r3, r3, #13
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d10c      	bne.n	8002db2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f7fe feeb 	bl	8001b78 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	2203      	movs	r2, #3
 8002da8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002daa:	f7fe fd1f 	bl	80017ec <HAL_GetTick>
 8002dae:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002db0:	e029      	b.n	8002e06 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002db6:	f043 0210 	orr.w	r2, r3, #16
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dc2:	f043 0201 	orr.w	r2, r3, #1
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e023      	b.n	8002e16 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002dce:	f7fe fd0d 	bl	80017ec <HAL_GetTick>
 8002dd2:	4602      	mov	r2, r0
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	1ad3      	subs	r3, r2, r3
 8002dd8:	2b02      	cmp	r3, #2
 8002dda:	d914      	bls.n	8002e06 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	f003 0301 	and.w	r3, r3, #1
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d00d      	beq.n	8002e06 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dee:	f043 0210 	orr.w	r2, r3, #16
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dfa:	f043 0201 	orr.w	r2, r3, #1
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e007      	b.n	8002e16 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	f003 0301 	and.w	r3, r3, #1
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d1dc      	bne.n	8002dce <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002e14:	2300      	movs	r3, #0
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3710      	adds	r7, #16
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}

08002e1e <LL_ADC_IsEnabled>:
{
 8002e1e:	b480      	push	{r7}
 8002e20:	b083      	sub	sp, #12
 8002e22:	af00      	add	r7, sp, #0
 8002e24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	f003 0301 	and.w	r3, r3, #1
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d101      	bne.n	8002e36 <LL_ADC_IsEnabled+0x18>
 8002e32:	2301      	movs	r3, #1
 8002e34:	e000      	b.n	8002e38 <LL_ADC_IsEnabled+0x1a>
 8002e36:	2300      	movs	r3, #0
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	370c      	adds	r7, #12
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr

08002e44 <LL_ADC_REG_IsConversionOngoing>:
{
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	f003 0304 	and.w	r3, r3, #4
 8002e54:	2b04      	cmp	r3, #4
 8002e56:	d101      	bne.n	8002e5c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e000      	b.n	8002e5e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002e5c:	2300      	movs	r3, #0
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	370c      	adds	r7, #12
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr
	...

08002e6c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002e6c:	b590      	push	{r4, r7, lr}
 8002e6e:	b09f      	sub	sp, #124	@ 0x7c
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
 8002e74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e76:	2300      	movs	r3, #0
 8002e78:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d101      	bne.n	8002e8a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002e86:	2302      	movs	r3, #2
 8002e88:	e093      	b.n	8002fb2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002e92:	2300      	movs	r3, #0
 8002e94:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002e96:	2300      	movs	r3, #0
 8002e98:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a47      	ldr	r2, [pc, #284]	@ (8002fbc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d102      	bne.n	8002eaa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002ea4:	4b46      	ldr	r3, [pc, #280]	@ (8002fc0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002ea6:	60bb      	str	r3, [r7, #8]
 8002ea8:	e001      	b.n	8002eae <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002eaa:	2300      	movs	r3, #0
 8002eac:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d10b      	bne.n	8002ecc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eb8:	f043 0220 	orr.w	r2, r3, #32
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e072      	b.n	8002fb2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f7ff ffb8 	bl	8002e44 <LL_ADC_REG_IsConversionOngoing>
 8002ed4:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4618      	mov	r0, r3
 8002edc:	f7ff ffb2 	bl	8002e44 <LL_ADC_REG_IsConversionOngoing>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d154      	bne.n	8002f90 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002ee6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d151      	bne.n	8002f90 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002eec:	4b35      	ldr	r3, [pc, #212]	@ (8002fc4 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8002eee:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d02c      	beq.n	8002f52 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002ef8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	6859      	ldr	r1, [r3, #4]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002f0a:	035b      	lsls	r3, r3, #13
 8002f0c:	430b      	orrs	r3, r1
 8002f0e:	431a      	orrs	r2, r3
 8002f10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f12:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f14:	4829      	ldr	r0, [pc, #164]	@ (8002fbc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002f16:	f7ff ff82 	bl	8002e1e <LL_ADC_IsEnabled>
 8002f1a:	4604      	mov	r4, r0
 8002f1c:	4828      	ldr	r0, [pc, #160]	@ (8002fc0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002f1e:	f7ff ff7e 	bl	8002e1e <LL_ADC_IsEnabled>
 8002f22:	4603      	mov	r3, r0
 8002f24:	431c      	orrs	r4, r3
 8002f26:	4828      	ldr	r0, [pc, #160]	@ (8002fc8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002f28:	f7ff ff79 	bl	8002e1e <LL_ADC_IsEnabled>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	4323      	orrs	r3, r4
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d137      	bne.n	8002fa4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002f34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002f3c:	f023 030f 	bic.w	r3, r3, #15
 8002f40:	683a      	ldr	r2, [r7, #0]
 8002f42:	6811      	ldr	r1, [r2, #0]
 8002f44:	683a      	ldr	r2, [r7, #0]
 8002f46:	6892      	ldr	r2, [r2, #8]
 8002f48:	430a      	orrs	r2, r1
 8002f4a:	431a      	orrs	r2, r3
 8002f4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f4e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f50:	e028      	b.n	8002fa4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002f52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002f5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f5c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f5e:	4817      	ldr	r0, [pc, #92]	@ (8002fbc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002f60:	f7ff ff5d 	bl	8002e1e <LL_ADC_IsEnabled>
 8002f64:	4604      	mov	r4, r0
 8002f66:	4816      	ldr	r0, [pc, #88]	@ (8002fc0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002f68:	f7ff ff59 	bl	8002e1e <LL_ADC_IsEnabled>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	431c      	orrs	r4, r3
 8002f70:	4815      	ldr	r0, [pc, #84]	@ (8002fc8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002f72:	f7ff ff54 	bl	8002e1e <LL_ADC_IsEnabled>
 8002f76:	4603      	mov	r3, r0
 8002f78:	4323      	orrs	r3, r4
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d112      	bne.n	8002fa4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002f7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002f86:	f023 030f 	bic.w	r3, r3, #15
 8002f8a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002f8c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f8e:	e009      	b.n	8002fa4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f94:	f043 0220 	orr.w	r2, r3, #32
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8002fa2:	e000      	b.n	8002fa6 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002fa4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002fae:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	377c      	adds	r7, #124	@ 0x7c
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd90      	pop	{r4, r7, pc}
 8002fba:	bf00      	nop
 8002fbc:	50040000 	.word	0x50040000
 8002fc0:	50040100 	.word	0x50040100
 8002fc4:	50040300 	.word	0x50040300
 8002fc8:	50040200 	.word	0x50040200

08002fcc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b085      	sub	sp, #20
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	f003 0307 	and.w	r3, r3, #7
 8002fda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8003010 <__NVIC_SetPriorityGrouping+0x44>)
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fe2:	68ba      	ldr	r2, [r7, #8]
 8002fe4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002fe8:	4013      	ands	r3, r2
 8002fea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ff4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ff8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ffc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ffe:	4a04      	ldr	r2, [pc, #16]	@ (8003010 <__NVIC_SetPriorityGrouping+0x44>)
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	60d3      	str	r3, [r2, #12]
}
 8003004:	bf00      	nop
 8003006:	3714      	adds	r7, #20
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr
 8003010:	e000ed00 	.word	0xe000ed00

08003014 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003014:	b480      	push	{r7}
 8003016:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003018:	4b04      	ldr	r3, [pc, #16]	@ (800302c <__NVIC_GetPriorityGrouping+0x18>)
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	0a1b      	lsrs	r3, r3, #8
 800301e:	f003 0307 	and.w	r3, r3, #7
}
 8003022:	4618      	mov	r0, r3
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr
 800302c:	e000ed00 	.word	0xe000ed00

08003030 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	4603      	mov	r3, r0
 8003038:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800303a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800303e:	2b00      	cmp	r3, #0
 8003040:	db0b      	blt.n	800305a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003042:	79fb      	ldrb	r3, [r7, #7]
 8003044:	f003 021f 	and.w	r2, r3, #31
 8003048:	4907      	ldr	r1, [pc, #28]	@ (8003068 <__NVIC_EnableIRQ+0x38>)
 800304a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800304e:	095b      	lsrs	r3, r3, #5
 8003050:	2001      	movs	r0, #1
 8003052:	fa00 f202 	lsl.w	r2, r0, r2
 8003056:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800305a:	bf00      	nop
 800305c:	370c      	adds	r7, #12
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr
 8003066:	bf00      	nop
 8003068:	e000e100 	.word	0xe000e100

0800306c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	4603      	mov	r3, r0
 8003074:	6039      	str	r1, [r7, #0]
 8003076:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800307c:	2b00      	cmp	r3, #0
 800307e:	db0a      	blt.n	8003096 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	b2da      	uxtb	r2, r3
 8003084:	490c      	ldr	r1, [pc, #48]	@ (80030b8 <__NVIC_SetPriority+0x4c>)
 8003086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800308a:	0112      	lsls	r2, r2, #4
 800308c:	b2d2      	uxtb	r2, r2
 800308e:	440b      	add	r3, r1
 8003090:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003094:	e00a      	b.n	80030ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	b2da      	uxtb	r2, r3
 800309a:	4908      	ldr	r1, [pc, #32]	@ (80030bc <__NVIC_SetPriority+0x50>)
 800309c:	79fb      	ldrb	r3, [r7, #7]
 800309e:	f003 030f 	and.w	r3, r3, #15
 80030a2:	3b04      	subs	r3, #4
 80030a4:	0112      	lsls	r2, r2, #4
 80030a6:	b2d2      	uxtb	r2, r2
 80030a8:	440b      	add	r3, r1
 80030aa:	761a      	strb	r2, [r3, #24]
}
 80030ac:	bf00      	nop
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr
 80030b8:	e000e100 	.word	0xe000e100
 80030bc:	e000ed00 	.word	0xe000ed00

080030c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b089      	sub	sp, #36	@ 0x24
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f003 0307 	and.w	r3, r3, #7
 80030d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030d4:	69fb      	ldr	r3, [r7, #28]
 80030d6:	f1c3 0307 	rsb	r3, r3, #7
 80030da:	2b04      	cmp	r3, #4
 80030dc:	bf28      	it	cs
 80030de:	2304      	movcs	r3, #4
 80030e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	3304      	adds	r3, #4
 80030e6:	2b06      	cmp	r3, #6
 80030e8:	d902      	bls.n	80030f0 <NVIC_EncodePriority+0x30>
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	3b03      	subs	r3, #3
 80030ee:	e000      	b.n	80030f2 <NVIC_EncodePriority+0x32>
 80030f0:	2300      	movs	r3, #0
 80030f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030f4:	f04f 32ff 	mov.w	r2, #4294967295
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	fa02 f303 	lsl.w	r3, r2, r3
 80030fe:	43da      	mvns	r2, r3
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	401a      	ands	r2, r3
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003108:	f04f 31ff 	mov.w	r1, #4294967295
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	fa01 f303 	lsl.w	r3, r1, r3
 8003112:	43d9      	mvns	r1, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003118:	4313      	orrs	r3, r2
         );
}
 800311a:	4618      	mov	r0, r3
 800311c:	3724      	adds	r7, #36	@ 0x24
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr
	...

08003128 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	3b01      	subs	r3, #1
 8003134:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003138:	d301      	bcc.n	800313e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800313a:	2301      	movs	r3, #1
 800313c:	e00f      	b.n	800315e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800313e:	4a0a      	ldr	r2, [pc, #40]	@ (8003168 <SysTick_Config+0x40>)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	3b01      	subs	r3, #1
 8003144:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003146:	210f      	movs	r1, #15
 8003148:	f04f 30ff 	mov.w	r0, #4294967295
 800314c:	f7ff ff8e 	bl	800306c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003150:	4b05      	ldr	r3, [pc, #20]	@ (8003168 <SysTick_Config+0x40>)
 8003152:	2200      	movs	r2, #0
 8003154:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003156:	4b04      	ldr	r3, [pc, #16]	@ (8003168 <SysTick_Config+0x40>)
 8003158:	2207      	movs	r2, #7
 800315a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800315c:	2300      	movs	r3, #0
}
 800315e:	4618      	mov	r0, r3
 8003160:	3708      	adds	r7, #8
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	e000e010 	.word	0xe000e010

0800316c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b082      	sub	sp, #8
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003174:	6878      	ldr	r0, [r7, #4]
 8003176:	f7ff ff29 	bl	8002fcc <__NVIC_SetPriorityGrouping>
}
 800317a:	bf00      	nop
 800317c:	3708      	adds	r7, #8
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}

08003182 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003182:	b580      	push	{r7, lr}
 8003184:	b086      	sub	sp, #24
 8003186:	af00      	add	r7, sp, #0
 8003188:	4603      	mov	r3, r0
 800318a:	60b9      	str	r1, [r7, #8]
 800318c:	607a      	str	r2, [r7, #4]
 800318e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003190:	2300      	movs	r3, #0
 8003192:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003194:	f7ff ff3e 	bl	8003014 <__NVIC_GetPriorityGrouping>
 8003198:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800319a:	687a      	ldr	r2, [r7, #4]
 800319c:	68b9      	ldr	r1, [r7, #8]
 800319e:	6978      	ldr	r0, [r7, #20]
 80031a0:	f7ff ff8e 	bl	80030c0 <NVIC_EncodePriority>
 80031a4:	4602      	mov	r2, r0
 80031a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031aa:	4611      	mov	r1, r2
 80031ac:	4618      	mov	r0, r3
 80031ae:	f7ff ff5d 	bl	800306c <__NVIC_SetPriority>
}
 80031b2:	bf00      	nop
 80031b4:	3718      	adds	r7, #24
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}

080031ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031ba:	b580      	push	{r7, lr}
 80031bc:	b082      	sub	sp, #8
 80031be:	af00      	add	r7, sp, #0
 80031c0:	4603      	mov	r3, r0
 80031c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031c8:	4618      	mov	r0, r3
 80031ca:	f7ff ff31 	bl	8003030 <__NVIC_EnableIRQ>
}
 80031ce:	bf00      	nop
 80031d0:	3708      	adds	r7, #8
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}

080031d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031d6:	b580      	push	{r7, lr}
 80031d8:	b082      	sub	sp, #8
 80031da:	af00      	add	r7, sp, #0
 80031dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f7ff ffa2 	bl	8003128 <SysTick_Config>
 80031e4:	4603      	mov	r3, r0
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3708      	adds	r7, #8
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}

080031ee <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80031ee:	b580      	push	{r7, lr}
 80031f0:	b082      	sub	sp, #8
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d101      	bne.n	8003200 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	e014      	b.n	800322a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	791b      	ldrb	r3, [r3, #4]
 8003204:	b2db      	uxtb	r3, r3
 8003206:	2b00      	cmp	r3, #0
 8003208:	d105      	bne.n	8003216 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003210:	6878      	ldr	r0, [r7, #4]
 8003212:	f7fe f93d 	bl	8001490 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2202      	movs	r2, #2
 800321a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2200      	movs	r2, #0
 8003220:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2201      	movs	r2, #1
 8003226:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003228:	2300      	movs	r3, #0
}
 800322a:	4618      	mov	r0, r3
 800322c:	3708      	adds	r7, #8
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}

08003232 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003232:	b480      	push	{r7}
 8003234:	b083      	sub	sp, #12
 8003236:	af00      	add	r7, sp, #0
 8003238:	6078      	str	r0, [r7, #4]
 800323a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	795b      	ldrb	r3, [r3, #5]
 8003240:	2b01      	cmp	r3, #1
 8003242:	d101      	bne.n	8003248 <HAL_DAC_Start+0x16>
 8003244:	2302      	movs	r3, #2
 8003246:	e03b      	b.n	80032c0 <HAL_DAC_Start+0x8e>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2201      	movs	r2, #1
 800324c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2202      	movs	r2, #2
 8003252:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	6819      	ldr	r1, [r3, #0]
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	f003 0310 	and.w	r3, r3, #16
 8003260:	2201      	movs	r2, #1
 8003262:	409a      	lsls	r2, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	430a      	orrs	r2, r1
 800326a:	601a      	str	r2, [r3, #0]

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx                                     */

#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx)
  if(Channel == DAC_CHANNEL_1)
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d10f      	bne.n	8003292 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800327c:	2b3c      	cmp	r3, #60	@ 0x3c
 800327e:	d118      	bne.n	80032b2 <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	685a      	ldr	r2, [r3, #4]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f042 0201 	orr.w	r2, r2, #1
 800328e:	605a      	str	r2, [r3, #4]
 8003290:	e00f      	b.n	80032b2 <HAL_DAC_Start+0x80>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_CR_TEN2 | DAC_CR_TSEL2))
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 800329c:	f5b3 1f70 	cmp.w	r3, #3932160	@ 0x3c0000
 80032a0:	d107      	bne.n	80032b2 <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	685a      	ldr	r2, [r3, #4]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f042 0202 	orr.w	r2, r2, #2
 80032b0:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2201      	movs	r2, #1
 80032b6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2200      	movs	r2, #0
 80032bc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80032be:	2300      	movs	r3, #0
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	370c      	adds	r7, #12
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr

080032cc <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b087      	sub	sp, #28
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	60f8      	str	r0, [r7, #12]
 80032d4:	60b9      	str	r1, [r7, #8]
 80032d6:	607a      	str	r2, [r7, #4]
 80032d8:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 80032da:	2300      	movs	r3, #0
 80032dc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d105      	bne.n	80032f6 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	4413      	add	r3, r2
 80032f0:	3308      	adds	r3, #8
 80032f2:	617b      	str	r3, [r7, #20]
 80032f4:	e004      	b.n	8003300 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80032f6:	697a      	ldr	r2, [r7, #20]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	4413      	add	r3, r2
 80032fc:	3314      	adds	r3, #20
 80032fe:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	461a      	mov	r2, r3
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003308:	2300      	movs	r3, #0
}
 800330a:	4618      	mov	r0, r3
 800330c:	371c      	adds	r7, #28
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr

08003316 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003316:	b580      	push	{r7, lr}
 8003318:	b088      	sub	sp, #32
 800331a:	af00      	add	r7, sp, #0
 800331c:	60f8      	str	r0, [r7, #12]
 800331e:	60b9      	str	r1, [r7, #8]
 8003320:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8003322:	2300      	movs	r3, #0
 8003324:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	795b      	ldrb	r3, [r3, #5]
 800332a:	2b01      	cmp	r3, #1
 800332c:	d101      	bne.n	8003332 <HAL_DAC_ConfigChannel+0x1c>
 800332e:	2302      	movs	r3, #2
 8003330:	e114      	b.n	800355c <HAL_DAC_ConfigChannel+0x246>
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2201      	movs	r2, #1
 8003336:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2202      	movs	r2, #2
 800333c:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	2b04      	cmp	r3, #4
 8003344:	f040 8081 	bne.w	800344a <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003348:	f7fe fa50 	bl	80017ec <HAL_GetTick>
 800334c:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d140      	bne.n	80033d6 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003354:	e018      	b.n	8003388 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003356:	f7fe fa49 	bl	80017ec <HAL_GetTick>
 800335a:	4602      	mov	r2, r0
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	1ad3      	subs	r3, r2, r3
 8003360:	2b01      	cmp	r3, #1
 8003362:	d911      	bls.n	8003388 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800336a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800336e:	2b00      	cmp	r3, #0
 8003370:	d00a      	beq.n	8003388 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	691b      	ldr	r3, [r3, #16]
 8003376:	f043 0208 	orr.w	r2, r3, #8
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2203      	movs	r2, #3
 8003382:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003384:	2303      	movs	r3, #3
 8003386:	e0e9      	b.n	800355c <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800338e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003392:	2b00      	cmp	r3, #0
 8003394:	d1df      	bne.n	8003356 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8003396:	2001      	movs	r0, #1
 8003398:	f7fe fa34 	bl	8001804 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	68ba      	ldr	r2, [r7, #8]
 80033a2:	6992      	ldr	r2, [r2, #24]
 80033a4:	641a      	str	r2, [r3, #64]	@ 0x40
 80033a6:	e023      	b.n	80033f0 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80033a8:	f7fe fa20 	bl	80017ec <HAL_GetTick>
 80033ac:	4602      	mov	r2, r0
 80033ae:	69fb      	ldr	r3, [r7, #28]
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d90f      	bls.n	80033d6 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033bc:	2b00      	cmp	r3, #0
 80033be:	da0a      	bge.n	80033d6 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	691b      	ldr	r3, [r3, #16]
 80033c4:	f043 0208 	orr.w	r2, r3, #8
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2203      	movs	r2, #3
 80033d0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e0c2      	b.n	800355c <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033dc:	2b00      	cmp	r3, #0
 80033de:	dbe3      	blt.n	80033a8 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 80033e0:	2001      	movs	r0, #1
 80033e2:	f7fe fa0f 	bl	8001804 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	68ba      	ldr	r2, [r7, #8]
 80033ec:	6992      	ldr	r2, [r2, #24]
 80033ee:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f003 0310 	and.w	r3, r3, #16
 80033fc:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8003400:	fa01 f303 	lsl.w	r3, r1, r3
 8003404:	43db      	mvns	r3, r3
 8003406:	ea02 0103 	and.w	r1, r2, r3
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	69da      	ldr	r2, [r3, #28]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	f003 0310 	and.w	r3, r3, #16
 8003414:	409a      	lsls	r2, r3
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	430a      	orrs	r2, r1
 800341c:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f003 0310 	and.w	r3, r3, #16
 800342a:	21ff      	movs	r1, #255	@ 0xff
 800342c:	fa01 f303 	lsl.w	r3, r1, r3
 8003430:	43db      	mvns	r3, r3
 8003432:	ea02 0103 	and.w	r1, r2, r3
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	6a1a      	ldr	r2, [r3, #32]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	f003 0310 	and.w	r3, r3, #16
 8003440:	409a      	lsls	r2, r3
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	430a      	orrs	r2, r1
 8003448:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	691b      	ldr	r3, [r3, #16]
 800344e:	2b01      	cmp	r3, #1
 8003450:	d11d      	bne.n	800348e <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003458:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	f003 0310 	and.w	r3, r3, #16
 8003460:	221f      	movs	r2, #31
 8003462:	fa02 f303 	lsl.w	r3, r2, r3
 8003466:	43db      	mvns	r3, r3
 8003468:	69ba      	ldr	r2, [r7, #24]
 800346a:	4013      	ands	r3, r2
 800346c:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	695b      	ldr	r3, [r3, #20]
 8003472:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f003 0310 	and.w	r3, r3, #16
 800347a:	697a      	ldr	r2, [r7, #20]
 800347c:	fa02 f303 	lsl.w	r3, r2, r3
 8003480:	69ba      	ldr	r2, [r7, #24]
 8003482:	4313      	orrs	r3, r2
 8003484:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	69ba      	ldr	r2, [r7, #24]
 800348c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003494:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	f003 0310 	and.w	r3, r3, #16
 800349c:	2207      	movs	r2, #7
 800349e:	fa02 f303 	lsl.w	r3, r2, r3
 80034a2:	43db      	mvns	r3, r3
 80034a4:	69ba      	ldr	r2, [r7, #24]
 80034a6:	4013      	ands	r3, r2
 80034a8:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	431a      	orrs	r2, r3
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	f003 0310 	and.w	r3, r3, #16
 80034c2:	697a      	ldr	r2, [r7, #20]
 80034c4:	fa02 f303 	lsl.w	r3, r2, r3
 80034c8:	69ba      	ldr	r2, [r7, #24]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	69ba      	ldr	r2, [r7, #24]
 80034d4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	6819      	ldr	r1, [r3, #0]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f003 0310 	and.w	r3, r3, #16
 80034e2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80034e6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ea:	43da      	mvns	r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	400a      	ands	r2, r1
 80034f2:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	f003 0310 	and.w	r3, r3, #16
 8003502:	f640 72fc 	movw	r2, #4092	@ 0xffc
 8003506:	fa02 f303 	lsl.w	r3, r2, r3
 800350a:	43db      	mvns	r3, r3
 800350c:	69ba      	ldr	r2, [r7, #24]
 800350e:	4013      	ands	r3, r2
 8003510:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	f003 0310 	and.w	r3, r3, #16
 800351e:	697a      	ldr	r2, [r7, #20]
 8003520:	fa02 f303 	lsl.w	r3, r2, r3
 8003524:	69ba      	ldr	r2, [r7, #24]
 8003526:	4313      	orrs	r3, r2
 8003528:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	69ba      	ldr	r2, [r7, #24]
 8003530:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	6819      	ldr	r1, [r3, #0]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	f003 0310 	and.w	r3, r3, #16
 800353e:	22c0      	movs	r2, #192	@ 0xc0
 8003540:	fa02 f303 	lsl.w	r3, r2, r3
 8003544:	43da      	mvns	r2, r3
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	400a      	ands	r2, r1
 800354c:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2201      	movs	r2, #1
 8003552:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2200      	movs	r2, #0
 8003558:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800355a:	2300      	movs	r3, #0
}
 800355c:	4618      	mov	r0, r3
 800355e:	3720      	adds	r7, #32
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}

08003564 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003564:	b480      	push	{r7}
 8003566:	b087      	sub	sp, #28
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800356e:	2300      	movs	r3, #0
 8003570:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003572:	e17f      	b.n	8003874 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	2101      	movs	r1, #1
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	fa01 f303 	lsl.w	r3, r1, r3
 8003580:	4013      	ands	r3, r2
 8003582:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2b00      	cmp	r3, #0
 8003588:	f000 8171 	beq.w	800386e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	f003 0303 	and.w	r3, r3, #3
 8003594:	2b01      	cmp	r3, #1
 8003596:	d005      	beq.n	80035a4 <HAL_GPIO_Init+0x40>
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	f003 0303 	and.w	r3, r3, #3
 80035a0:	2b02      	cmp	r3, #2
 80035a2:	d130      	bne.n	8003606 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	005b      	lsls	r3, r3, #1
 80035ae:	2203      	movs	r2, #3
 80035b0:	fa02 f303 	lsl.w	r3, r2, r3
 80035b4:	43db      	mvns	r3, r3
 80035b6:	693a      	ldr	r2, [r7, #16]
 80035b8:	4013      	ands	r3, r2
 80035ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	68da      	ldr	r2, [r3, #12]
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	005b      	lsls	r3, r3, #1
 80035c4:	fa02 f303 	lsl.w	r3, r2, r3
 80035c8:	693a      	ldr	r2, [r7, #16]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	693a      	ldr	r2, [r7, #16]
 80035d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80035da:	2201      	movs	r2, #1
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	fa02 f303 	lsl.w	r3, r2, r3
 80035e2:	43db      	mvns	r3, r3
 80035e4:	693a      	ldr	r2, [r7, #16]
 80035e6:	4013      	ands	r3, r2
 80035e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	091b      	lsrs	r3, r3, #4
 80035f0:	f003 0201 	and.w	r2, r3, #1
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	fa02 f303 	lsl.w	r3, r2, r3
 80035fa:	693a      	ldr	r2, [r7, #16]
 80035fc:	4313      	orrs	r3, r2
 80035fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	693a      	ldr	r2, [r7, #16]
 8003604:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	f003 0303 	and.w	r3, r3, #3
 800360e:	2b03      	cmp	r3, #3
 8003610:	d118      	bne.n	8003644 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003616:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003618:	2201      	movs	r2, #1
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	fa02 f303 	lsl.w	r3, r2, r3
 8003620:	43db      	mvns	r3, r3
 8003622:	693a      	ldr	r2, [r7, #16]
 8003624:	4013      	ands	r3, r2
 8003626:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	08db      	lsrs	r3, r3, #3
 800362e:	f003 0201 	and.w	r2, r3, #1
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	fa02 f303 	lsl.w	r3, r2, r3
 8003638:	693a      	ldr	r2, [r7, #16]
 800363a:	4313      	orrs	r3, r2
 800363c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	693a      	ldr	r2, [r7, #16]
 8003642:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	f003 0303 	and.w	r3, r3, #3
 800364c:	2b03      	cmp	r3, #3
 800364e:	d017      	beq.n	8003680 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	005b      	lsls	r3, r3, #1
 800365a:	2203      	movs	r2, #3
 800365c:	fa02 f303 	lsl.w	r3, r2, r3
 8003660:	43db      	mvns	r3, r3
 8003662:	693a      	ldr	r2, [r7, #16]
 8003664:	4013      	ands	r3, r2
 8003666:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	689a      	ldr	r2, [r3, #8]
 800366c:	697b      	ldr	r3, [r7, #20]
 800366e:	005b      	lsls	r3, r3, #1
 8003670:	fa02 f303 	lsl.w	r3, r2, r3
 8003674:	693a      	ldr	r2, [r7, #16]
 8003676:	4313      	orrs	r3, r2
 8003678:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	693a      	ldr	r2, [r7, #16]
 800367e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	f003 0303 	and.w	r3, r3, #3
 8003688:	2b02      	cmp	r3, #2
 800368a:	d123      	bne.n	80036d4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	08da      	lsrs	r2, r3, #3
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	3208      	adds	r2, #8
 8003694:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003698:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	f003 0307 	and.w	r3, r3, #7
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	220f      	movs	r2, #15
 80036a4:	fa02 f303 	lsl.w	r3, r2, r3
 80036a8:	43db      	mvns	r3, r3
 80036aa:	693a      	ldr	r2, [r7, #16]
 80036ac:	4013      	ands	r3, r2
 80036ae:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	691a      	ldr	r2, [r3, #16]
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	f003 0307 	and.w	r3, r3, #7
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	fa02 f303 	lsl.w	r3, r2, r3
 80036c0:	693a      	ldr	r2, [r7, #16]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	08da      	lsrs	r2, r3, #3
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	3208      	adds	r2, #8
 80036ce:	6939      	ldr	r1, [r7, #16]
 80036d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	005b      	lsls	r3, r3, #1
 80036de:	2203      	movs	r2, #3
 80036e0:	fa02 f303 	lsl.w	r3, r2, r3
 80036e4:	43db      	mvns	r3, r3
 80036e6:	693a      	ldr	r2, [r7, #16]
 80036e8:	4013      	ands	r3, r2
 80036ea:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	f003 0203 	and.w	r2, r3, #3
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	005b      	lsls	r3, r3, #1
 80036f8:	fa02 f303 	lsl.w	r3, r2, r3
 80036fc:	693a      	ldr	r2, [r7, #16]
 80036fe:	4313      	orrs	r3, r2
 8003700:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	693a      	ldr	r2, [r7, #16]
 8003706:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003710:	2b00      	cmp	r3, #0
 8003712:	f000 80ac 	beq.w	800386e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003716:	4b5f      	ldr	r3, [pc, #380]	@ (8003894 <HAL_GPIO_Init+0x330>)
 8003718:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800371a:	4a5e      	ldr	r2, [pc, #376]	@ (8003894 <HAL_GPIO_Init+0x330>)
 800371c:	f043 0301 	orr.w	r3, r3, #1
 8003720:	6613      	str	r3, [r2, #96]	@ 0x60
 8003722:	4b5c      	ldr	r3, [pc, #368]	@ (8003894 <HAL_GPIO_Init+0x330>)
 8003724:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003726:	f003 0301 	and.w	r3, r3, #1
 800372a:	60bb      	str	r3, [r7, #8]
 800372c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800372e:	4a5a      	ldr	r2, [pc, #360]	@ (8003898 <HAL_GPIO_Init+0x334>)
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	089b      	lsrs	r3, r3, #2
 8003734:	3302      	adds	r3, #2
 8003736:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800373a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	f003 0303 	and.w	r3, r3, #3
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	220f      	movs	r2, #15
 8003746:	fa02 f303 	lsl.w	r3, r2, r3
 800374a:	43db      	mvns	r3, r3
 800374c:	693a      	ldr	r2, [r7, #16]
 800374e:	4013      	ands	r3, r2
 8003750:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003758:	d025      	beq.n	80037a6 <HAL_GPIO_Init+0x242>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a4f      	ldr	r2, [pc, #316]	@ (800389c <HAL_GPIO_Init+0x338>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d01f      	beq.n	80037a2 <HAL_GPIO_Init+0x23e>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a4e      	ldr	r2, [pc, #312]	@ (80038a0 <HAL_GPIO_Init+0x33c>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d019      	beq.n	800379e <HAL_GPIO_Init+0x23a>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a4d      	ldr	r2, [pc, #308]	@ (80038a4 <HAL_GPIO_Init+0x340>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d013      	beq.n	800379a <HAL_GPIO_Init+0x236>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a4c      	ldr	r2, [pc, #304]	@ (80038a8 <HAL_GPIO_Init+0x344>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d00d      	beq.n	8003796 <HAL_GPIO_Init+0x232>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a4b      	ldr	r2, [pc, #300]	@ (80038ac <HAL_GPIO_Init+0x348>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d007      	beq.n	8003792 <HAL_GPIO_Init+0x22e>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4a4a      	ldr	r2, [pc, #296]	@ (80038b0 <HAL_GPIO_Init+0x34c>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d101      	bne.n	800378e <HAL_GPIO_Init+0x22a>
 800378a:	2306      	movs	r3, #6
 800378c:	e00c      	b.n	80037a8 <HAL_GPIO_Init+0x244>
 800378e:	2307      	movs	r3, #7
 8003790:	e00a      	b.n	80037a8 <HAL_GPIO_Init+0x244>
 8003792:	2305      	movs	r3, #5
 8003794:	e008      	b.n	80037a8 <HAL_GPIO_Init+0x244>
 8003796:	2304      	movs	r3, #4
 8003798:	e006      	b.n	80037a8 <HAL_GPIO_Init+0x244>
 800379a:	2303      	movs	r3, #3
 800379c:	e004      	b.n	80037a8 <HAL_GPIO_Init+0x244>
 800379e:	2302      	movs	r3, #2
 80037a0:	e002      	b.n	80037a8 <HAL_GPIO_Init+0x244>
 80037a2:	2301      	movs	r3, #1
 80037a4:	e000      	b.n	80037a8 <HAL_GPIO_Init+0x244>
 80037a6:	2300      	movs	r3, #0
 80037a8:	697a      	ldr	r2, [r7, #20]
 80037aa:	f002 0203 	and.w	r2, r2, #3
 80037ae:	0092      	lsls	r2, r2, #2
 80037b0:	4093      	lsls	r3, r2
 80037b2:	693a      	ldr	r2, [r7, #16]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80037b8:	4937      	ldr	r1, [pc, #220]	@ (8003898 <HAL_GPIO_Init+0x334>)
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	089b      	lsrs	r3, r3, #2
 80037be:	3302      	adds	r3, #2
 80037c0:	693a      	ldr	r2, [r7, #16]
 80037c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80037c6:	4b3b      	ldr	r3, [pc, #236]	@ (80038b4 <HAL_GPIO_Init+0x350>)
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	43db      	mvns	r3, r3
 80037d0:	693a      	ldr	r2, [r7, #16]
 80037d2:	4013      	ands	r3, r2
 80037d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d003      	beq.n	80037ea <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80037e2:	693a      	ldr	r2, [r7, #16]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	4313      	orrs	r3, r2
 80037e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80037ea:	4a32      	ldr	r2, [pc, #200]	@ (80038b4 <HAL_GPIO_Init+0x350>)
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80037f0:	4b30      	ldr	r3, [pc, #192]	@ (80038b4 <HAL_GPIO_Init+0x350>)
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	43db      	mvns	r3, r3
 80037fa:	693a      	ldr	r2, [r7, #16]
 80037fc:	4013      	ands	r3, r2
 80037fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003808:	2b00      	cmp	r3, #0
 800380a:	d003      	beq.n	8003814 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800380c:	693a      	ldr	r2, [r7, #16]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	4313      	orrs	r3, r2
 8003812:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003814:	4a27      	ldr	r2, [pc, #156]	@ (80038b4 <HAL_GPIO_Init+0x350>)
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800381a:	4b26      	ldr	r3, [pc, #152]	@ (80038b4 <HAL_GPIO_Init+0x350>)
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	43db      	mvns	r3, r3
 8003824:	693a      	ldr	r2, [r7, #16]
 8003826:	4013      	ands	r3, r2
 8003828:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d003      	beq.n	800383e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003836:	693a      	ldr	r2, [r7, #16]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	4313      	orrs	r3, r2
 800383c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800383e:	4a1d      	ldr	r2, [pc, #116]	@ (80038b4 <HAL_GPIO_Init+0x350>)
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003844:	4b1b      	ldr	r3, [pc, #108]	@ (80038b4 <HAL_GPIO_Init+0x350>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	43db      	mvns	r3, r3
 800384e:	693a      	ldr	r2, [r7, #16]
 8003850:	4013      	ands	r3, r2
 8003852:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800385c:	2b00      	cmp	r3, #0
 800385e:	d003      	beq.n	8003868 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003860:	693a      	ldr	r2, [r7, #16]
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	4313      	orrs	r3, r2
 8003866:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003868:	4a12      	ldr	r2, [pc, #72]	@ (80038b4 <HAL_GPIO_Init+0x350>)
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	3301      	adds	r3, #1
 8003872:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	fa22 f303 	lsr.w	r3, r2, r3
 800387e:	2b00      	cmp	r3, #0
 8003880:	f47f ae78 	bne.w	8003574 <HAL_GPIO_Init+0x10>
  }
}
 8003884:	bf00      	nop
 8003886:	bf00      	nop
 8003888:	371c      	adds	r7, #28
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr
 8003892:	bf00      	nop
 8003894:	40021000 	.word	0x40021000
 8003898:	40010000 	.word	0x40010000
 800389c:	48000400 	.word	0x48000400
 80038a0:	48000800 	.word	0x48000800
 80038a4:	48000c00 	.word	0x48000c00
 80038a8:	48001000 	.word	0x48001000
 80038ac:	48001400 	.word	0x48001400
 80038b0:	48001800 	.word	0x48001800
 80038b4:	40010400 	.word	0x40010400

080038b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b083      	sub	sp, #12
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
 80038c0:	460b      	mov	r3, r1
 80038c2:	807b      	strh	r3, [r7, #2]
 80038c4:	4613      	mov	r3, r2
 80038c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80038c8:	787b      	ldrb	r3, [r7, #1]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d003      	beq.n	80038d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80038ce:	887a      	ldrh	r2, [r7, #2]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80038d4:	e002      	b.n	80038dc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80038d6:	887a      	ldrh	r2, [r7, #2]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80038dc:	bf00      	nop
 80038de:	370c      	adds	r7, #12
 80038e0:	46bd      	mov	sp, r7
 80038e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e6:	4770      	bx	lr

080038e8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b085      	sub	sp, #20
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	460b      	mov	r3, r1
 80038f2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	695b      	ldr	r3, [r3, #20]
 80038f8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80038fa:	887a      	ldrh	r2, [r7, #2]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	4013      	ands	r3, r2
 8003900:	041a      	lsls	r2, r3, #16
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	43d9      	mvns	r1, r3
 8003906:	887b      	ldrh	r3, [r7, #2]
 8003908:	400b      	ands	r3, r1
 800390a:	431a      	orrs	r2, r3
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	619a      	str	r2, [r3, #24]
}
 8003910:	bf00      	nop
 8003912:	3714      	adds	r7, #20
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr

0800391c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af00      	add	r7, sp, #0
 8003922:	4603      	mov	r3, r0
 8003924:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003926:	4b08      	ldr	r3, [pc, #32]	@ (8003948 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003928:	695a      	ldr	r2, [r3, #20]
 800392a:	88fb      	ldrh	r3, [r7, #6]
 800392c:	4013      	ands	r3, r2
 800392e:	2b00      	cmp	r3, #0
 8003930:	d006      	beq.n	8003940 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003932:	4a05      	ldr	r2, [pc, #20]	@ (8003948 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003934:	88fb      	ldrh	r3, [r7, #6]
 8003936:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003938:	88fb      	ldrh	r3, [r7, #6]
 800393a:	4618      	mov	r0, r3
 800393c:	f000 f806 	bl	800394c <HAL_GPIO_EXTI_Callback>
  }
}
 8003940:	bf00      	nop
 8003942:	3708      	adds	r7, #8
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}
 8003948:	40010400 	.word	0x40010400

0800394c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	4603      	mov	r3, r0
 8003954:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003956:	bf00      	nop
 8003958:	370c      	adds	r7, #12
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr
	...

08003964 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003964:	b480      	push	{r7}
 8003966:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003968:	4b04      	ldr	r3, [pc, #16]	@ (800397c <HAL_PWREx_GetVoltageRange+0x18>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003970:	4618      	mov	r0, r3
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr
 800397a:	bf00      	nop
 800397c:	40007000 	.word	0x40007000

08003980 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003980:	b480      	push	{r7}
 8003982:	b085      	sub	sp, #20
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800398e:	d130      	bne.n	80039f2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003990:	4b23      	ldr	r3, [pc, #140]	@ (8003a20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003998:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800399c:	d038      	beq.n	8003a10 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800399e:	4b20      	ldr	r3, [pc, #128]	@ (8003a20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80039a6:	4a1e      	ldr	r2, [pc, #120]	@ (8003a20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039a8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80039ac:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80039ae:	4b1d      	ldr	r3, [pc, #116]	@ (8003a24 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2232      	movs	r2, #50	@ 0x32
 80039b4:	fb02 f303 	mul.w	r3, r2, r3
 80039b8:	4a1b      	ldr	r2, [pc, #108]	@ (8003a28 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80039ba:	fba2 2303 	umull	r2, r3, r2, r3
 80039be:	0c9b      	lsrs	r3, r3, #18
 80039c0:	3301      	adds	r3, #1
 80039c2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039c4:	e002      	b.n	80039cc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	3b01      	subs	r3, #1
 80039ca:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039cc:	4b14      	ldr	r3, [pc, #80]	@ (8003a20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039ce:	695b      	ldr	r3, [r3, #20]
 80039d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039d8:	d102      	bne.n	80039e0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d1f2      	bne.n	80039c6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80039e0:	4b0f      	ldr	r3, [pc, #60]	@ (8003a20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039e2:	695b      	ldr	r3, [r3, #20]
 80039e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039ec:	d110      	bne.n	8003a10 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e00f      	b.n	8003a12 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80039f2:	4b0b      	ldr	r3, [pc, #44]	@ (8003a20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80039fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039fe:	d007      	beq.n	8003a10 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003a00:	4b07      	ldr	r3, [pc, #28]	@ (8003a20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003a08:	4a05      	ldr	r2, [pc, #20]	@ (8003a20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003a0e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003a10:	2300      	movs	r3, #0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3714      	adds	r7, #20
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
 8003a1e:	bf00      	nop
 8003a20:	40007000 	.word	0x40007000
 8003a24:	20000010 	.word	0x20000010
 8003a28:	431bde83 	.word	0x431bde83

08003a2c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b088      	sub	sp, #32
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d101      	bne.n	8003a3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e3ca      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a3e:	4b97      	ldr	r3, [pc, #604]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	f003 030c 	and.w	r3, r3, #12
 8003a46:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a48:	4b94      	ldr	r3, [pc, #592]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	f003 0303 	and.w	r3, r3, #3
 8003a50:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0310 	and.w	r3, r3, #16
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	f000 80e4 	beq.w	8003c28 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003a60:	69bb      	ldr	r3, [r7, #24]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d007      	beq.n	8003a76 <HAL_RCC_OscConfig+0x4a>
 8003a66:	69bb      	ldr	r3, [r7, #24]
 8003a68:	2b0c      	cmp	r3, #12
 8003a6a:	f040 808b 	bne.w	8003b84 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	f040 8087 	bne.w	8003b84 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a76:	4b89      	ldr	r3, [pc, #548]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0302 	and.w	r3, r3, #2
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d005      	beq.n	8003a8e <HAL_RCC_OscConfig+0x62>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	699b      	ldr	r3, [r3, #24]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d101      	bne.n	8003a8e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e3a2      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6a1a      	ldr	r2, [r3, #32]
 8003a92:	4b82      	ldr	r3, [pc, #520]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0308 	and.w	r3, r3, #8
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d004      	beq.n	8003aa8 <HAL_RCC_OscConfig+0x7c>
 8003a9e:	4b7f      	ldr	r3, [pc, #508]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003aa6:	e005      	b.n	8003ab4 <HAL_RCC_OscConfig+0x88>
 8003aa8:	4b7c      	ldr	r3, [pc, #496]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003aaa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003aae:	091b      	lsrs	r3, r3, #4
 8003ab0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d223      	bcs.n	8003b00 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6a1b      	ldr	r3, [r3, #32]
 8003abc:	4618      	mov	r0, r3
 8003abe:	f000 fd55 	bl	800456c <RCC_SetFlashLatencyFromMSIRange>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d001      	beq.n	8003acc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e383      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003acc:	4b73      	ldr	r3, [pc, #460]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a72      	ldr	r2, [pc, #456]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003ad2:	f043 0308 	orr.w	r3, r3, #8
 8003ad6:	6013      	str	r3, [r2, #0]
 8003ad8:	4b70      	ldr	r3, [pc, #448]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6a1b      	ldr	r3, [r3, #32]
 8003ae4:	496d      	ldr	r1, [pc, #436]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003aea:	4b6c      	ldr	r3, [pc, #432]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	69db      	ldr	r3, [r3, #28]
 8003af6:	021b      	lsls	r3, r3, #8
 8003af8:	4968      	ldr	r1, [pc, #416]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003afa:	4313      	orrs	r3, r2
 8003afc:	604b      	str	r3, [r1, #4]
 8003afe:	e025      	b.n	8003b4c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b00:	4b66      	ldr	r3, [pc, #408]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a65      	ldr	r2, [pc, #404]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003b06:	f043 0308 	orr.w	r3, r3, #8
 8003b0a:	6013      	str	r3, [r2, #0]
 8003b0c:	4b63      	ldr	r3, [pc, #396]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6a1b      	ldr	r3, [r3, #32]
 8003b18:	4960      	ldr	r1, [pc, #384]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b1e:	4b5f      	ldr	r3, [pc, #380]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	69db      	ldr	r3, [r3, #28]
 8003b2a:	021b      	lsls	r3, r3, #8
 8003b2c:	495b      	ldr	r1, [pc, #364]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b32:	69bb      	ldr	r3, [r7, #24]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d109      	bne.n	8003b4c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6a1b      	ldr	r3, [r3, #32]
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f000 fd15 	bl	800456c <RCC_SetFlashLatencyFromMSIRange>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d001      	beq.n	8003b4c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e343      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003b4c:	f000 fc4a 	bl	80043e4 <HAL_RCC_GetSysClockFreq>
 8003b50:	4602      	mov	r2, r0
 8003b52:	4b52      	ldr	r3, [pc, #328]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	091b      	lsrs	r3, r3, #4
 8003b58:	f003 030f 	and.w	r3, r3, #15
 8003b5c:	4950      	ldr	r1, [pc, #320]	@ (8003ca0 <HAL_RCC_OscConfig+0x274>)
 8003b5e:	5ccb      	ldrb	r3, [r1, r3]
 8003b60:	f003 031f 	and.w	r3, r3, #31
 8003b64:	fa22 f303 	lsr.w	r3, r2, r3
 8003b68:	4a4e      	ldr	r2, [pc, #312]	@ (8003ca4 <HAL_RCC_OscConfig+0x278>)
 8003b6a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003b6c:	4b4e      	ldr	r3, [pc, #312]	@ (8003ca8 <HAL_RCC_OscConfig+0x27c>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4618      	mov	r0, r3
 8003b72:	f7fd fdeb 	bl	800174c <HAL_InitTick>
 8003b76:	4603      	mov	r3, r0
 8003b78:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003b7a:	7bfb      	ldrb	r3, [r7, #15]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d052      	beq.n	8003c26 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003b80:	7bfb      	ldrb	r3, [r7, #15]
 8003b82:	e327      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	699b      	ldr	r3, [r3, #24]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d032      	beq.n	8003bf2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003b8c:	4b43      	ldr	r3, [pc, #268]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a42      	ldr	r2, [pc, #264]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003b92:	f043 0301 	orr.w	r3, r3, #1
 8003b96:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003b98:	f7fd fe28 	bl	80017ec <HAL_GetTick>
 8003b9c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b9e:	e008      	b.n	8003bb2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ba0:	f7fd fe24 	bl	80017ec <HAL_GetTick>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d901      	bls.n	8003bb2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e310      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003bb2:	4b3a      	ldr	r3, [pc, #232]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 0302 	and.w	r3, r3, #2
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d0f0      	beq.n	8003ba0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003bbe:	4b37      	ldr	r3, [pc, #220]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a36      	ldr	r2, [pc, #216]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003bc4:	f043 0308 	orr.w	r3, r3, #8
 8003bc8:	6013      	str	r3, [r2, #0]
 8003bca:	4b34      	ldr	r3, [pc, #208]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a1b      	ldr	r3, [r3, #32]
 8003bd6:	4931      	ldr	r1, [pc, #196]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003bdc:	4b2f      	ldr	r3, [pc, #188]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	69db      	ldr	r3, [r3, #28]
 8003be8:	021b      	lsls	r3, r3, #8
 8003bea:	492c      	ldr	r1, [pc, #176]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003bec:	4313      	orrs	r3, r2
 8003bee:	604b      	str	r3, [r1, #4]
 8003bf0:	e01a      	b.n	8003c28 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003bf2:	4b2a      	ldr	r3, [pc, #168]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a29      	ldr	r2, [pc, #164]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003bf8:	f023 0301 	bic.w	r3, r3, #1
 8003bfc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003bfe:	f7fd fdf5 	bl	80017ec <HAL_GetTick>
 8003c02:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003c04:	e008      	b.n	8003c18 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c06:	f7fd fdf1 	bl	80017ec <HAL_GetTick>
 8003c0a:	4602      	mov	r2, r0
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	1ad3      	subs	r3, r2, r3
 8003c10:	2b02      	cmp	r3, #2
 8003c12:	d901      	bls.n	8003c18 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003c14:	2303      	movs	r3, #3
 8003c16:	e2dd      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003c18:	4b20      	ldr	r3, [pc, #128]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 0302 	and.w	r3, r3, #2
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d1f0      	bne.n	8003c06 <HAL_RCC_OscConfig+0x1da>
 8003c24:	e000      	b.n	8003c28 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003c26:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f003 0301 	and.w	r3, r3, #1
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d074      	beq.n	8003d1e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003c34:	69bb      	ldr	r3, [r7, #24]
 8003c36:	2b08      	cmp	r3, #8
 8003c38:	d005      	beq.n	8003c46 <HAL_RCC_OscConfig+0x21a>
 8003c3a:	69bb      	ldr	r3, [r7, #24]
 8003c3c:	2b0c      	cmp	r3, #12
 8003c3e:	d10e      	bne.n	8003c5e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003c40:	697b      	ldr	r3, [r7, #20]
 8003c42:	2b03      	cmp	r3, #3
 8003c44:	d10b      	bne.n	8003c5e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c46:	4b15      	ldr	r3, [pc, #84]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d064      	beq.n	8003d1c <HAL_RCC_OscConfig+0x2f0>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d160      	bne.n	8003d1c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e2ba      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c66:	d106      	bne.n	8003c76 <HAL_RCC_OscConfig+0x24a>
 8003c68:	4b0c      	ldr	r3, [pc, #48]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a0b      	ldr	r2, [pc, #44]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003c6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c72:	6013      	str	r3, [r2, #0]
 8003c74:	e026      	b.n	8003cc4 <HAL_RCC_OscConfig+0x298>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c7e:	d115      	bne.n	8003cac <HAL_RCC_OscConfig+0x280>
 8003c80:	4b06      	ldr	r3, [pc, #24]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a05      	ldr	r2, [pc, #20]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003c86:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c8a:	6013      	str	r3, [r2, #0]
 8003c8c:	4b03      	ldr	r3, [pc, #12]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a02      	ldr	r2, [pc, #8]	@ (8003c9c <HAL_RCC_OscConfig+0x270>)
 8003c92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c96:	6013      	str	r3, [r2, #0]
 8003c98:	e014      	b.n	8003cc4 <HAL_RCC_OscConfig+0x298>
 8003c9a:	bf00      	nop
 8003c9c:	40021000 	.word	0x40021000
 8003ca0:	08006cd4 	.word	0x08006cd4
 8003ca4:	20000010 	.word	0x20000010
 8003ca8:	20000014 	.word	0x20000014
 8003cac:	4ba0      	ldr	r3, [pc, #640]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a9f      	ldr	r2, [pc, #636]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003cb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cb6:	6013      	str	r3, [r2, #0]
 8003cb8:	4b9d      	ldr	r3, [pc, #628]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a9c      	ldr	r2, [pc, #624]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003cbe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003cc2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d013      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ccc:	f7fd fd8e 	bl	80017ec <HAL_GetTick>
 8003cd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cd2:	e008      	b.n	8003ce6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cd4:	f7fd fd8a 	bl	80017ec <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	2b64      	cmp	r3, #100	@ 0x64
 8003ce0:	d901      	bls.n	8003ce6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e276      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ce6:	4b92      	ldr	r3, [pc, #584]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d0f0      	beq.n	8003cd4 <HAL_RCC_OscConfig+0x2a8>
 8003cf2:	e014      	b.n	8003d1e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cf4:	f7fd fd7a 	bl	80017ec <HAL_GetTick>
 8003cf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003cfa:	e008      	b.n	8003d0e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cfc:	f7fd fd76 	bl	80017ec <HAL_GetTick>
 8003d00:	4602      	mov	r2, r0
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	2b64      	cmp	r3, #100	@ 0x64
 8003d08:	d901      	bls.n	8003d0e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e262      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d0e:	4b88      	ldr	r3, [pc, #544]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d1f0      	bne.n	8003cfc <HAL_RCC_OscConfig+0x2d0>
 8003d1a:	e000      	b.n	8003d1e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 0302 	and.w	r3, r3, #2
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d060      	beq.n	8003dec <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003d2a:	69bb      	ldr	r3, [r7, #24]
 8003d2c:	2b04      	cmp	r3, #4
 8003d2e:	d005      	beq.n	8003d3c <HAL_RCC_OscConfig+0x310>
 8003d30:	69bb      	ldr	r3, [r7, #24]
 8003d32:	2b0c      	cmp	r3, #12
 8003d34:	d119      	bne.n	8003d6a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	2b02      	cmp	r3, #2
 8003d3a:	d116      	bne.n	8003d6a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d3c:	4b7c      	ldr	r3, [pc, #496]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d005      	beq.n	8003d54 <HAL_RCC_OscConfig+0x328>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d101      	bne.n	8003d54 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	e23f      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d54:	4b76      	ldr	r3, [pc, #472]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	691b      	ldr	r3, [r3, #16]
 8003d60:	061b      	lsls	r3, r3, #24
 8003d62:	4973      	ldr	r1, [pc, #460]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003d64:	4313      	orrs	r3, r2
 8003d66:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d68:	e040      	b.n	8003dec <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	68db      	ldr	r3, [r3, #12]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d023      	beq.n	8003dba <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d72:	4b6f      	ldr	r3, [pc, #444]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a6e      	ldr	r2, [pc, #440]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003d78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d7e:	f7fd fd35 	bl	80017ec <HAL_GetTick>
 8003d82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d84:	e008      	b.n	8003d98 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d86:	f7fd fd31 	bl	80017ec <HAL_GetTick>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	2b02      	cmp	r3, #2
 8003d92:	d901      	bls.n	8003d98 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003d94:	2303      	movs	r3, #3
 8003d96:	e21d      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d98:	4b65      	ldr	r3, [pc, #404]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d0f0      	beq.n	8003d86 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003da4:	4b62      	ldr	r3, [pc, #392]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	691b      	ldr	r3, [r3, #16]
 8003db0:	061b      	lsls	r3, r3, #24
 8003db2:	495f      	ldr	r1, [pc, #380]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003db4:	4313      	orrs	r3, r2
 8003db6:	604b      	str	r3, [r1, #4]
 8003db8:	e018      	b.n	8003dec <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dba:	4b5d      	ldr	r3, [pc, #372]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a5c      	ldr	r2, [pc, #368]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003dc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003dc4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dc6:	f7fd fd11 	bl	80017ec <HAL_GetTick>
 8003dca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003dcc:	e008      	b.n	8003de0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dce:	f7fd fd0d 	bl	80017ec <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d901      	bls.n	8003de0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e1f9      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003de0:	4b53      	ldr	r3, [pc, #332]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d1f0      	bne.n	8003dce <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0308 	and.w	r3, r3, #8
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d03c      	beq.n	8003e72 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	695b      	ldr	r3, [r3, #20]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d01c      	beq.n	8003e3a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e00:	4b4b      	ldr	r3, [pc, #300]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003e02:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e06:	4a4a      	ldr	r2, [pc, #296]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003e08:	f043 0301 	orr.w	r3, r3, #1
 8003e0c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e10:	f7fd fcec 	bl	80017ec <HAL_GetTick>
 8003e14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e16:	e008      	b.n	8003e2a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e18:	f7fd fce8 	bl	80017ec <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	2b02      	cmp	r3, #2
 8003e24:	d901      	bls.n	8003e2a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003e26:	2303      	movs	r3, #3
 8003e28:	e1d4      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e2a:	4b41      	ldr	r3, [pc, #260]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003e2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e30:	f003 0302 	and.w	r3, r3, #2
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d0ef      	beq.n	8003e18 <HAL_RCC_OscConfig+0x3ec>
 8003e38:	e01b      	b.n	8003e72 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e3a:	4b3d      	ldr	r3, [pc, #244]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003e3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e40:	4a3b      	ldr	r2, [pc, #236]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003e42:	f023 0301 	bic.w	r3, r3, #1
 8003e46:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e4a:	f7fd fccf 	bl	80017ec <HAL_GetTick>
 8003e4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e50:	e008      	b.n	8003e64 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e52:	f7fd fccb 	bl	80017ec <HAL_GetTick>
 8003e56:	4602      	mov	r2, r0
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	1ad3      	subs	r3, r2, r3
 8003e5c:	2b02      	cmp	r3, #2
 8003e5e:	d901      	bls.n	8003e64 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003e60:	2303      	movs	r3, #3
 8003e62:	e1b7      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e64:	4b32      	ldr	r3, [pc, #200]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003e66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e6a:	f003 0302 	and.w	r3, r3, #2
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d1ef      	bne.n	8003e52 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0304 	and.w	r3, r3, #4
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	f000 80a6 	beq.w	8003fcc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e80:	2300      	movs	r3, #0
 8003e82:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003e84:	4b2a      	ldr	r3, [pc, #168]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d10d      	bne.n	8003eac <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e90:	4b27      	ldr	r3, [pc, #156]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003e92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e94:	4a26      	ldr	r2, [pc, #152]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003e96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e9a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e9c:	4b24      	ldr	r3, [pc, #144]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003e9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ea0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ea4:	60bb      	str	r3, [r7, #8]
 8003ea6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003eac:	4b21      	ldr	r3, [pc, #132]	@ (8003f34 <HAL_RCC_OscConfig+0x508>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d118      	bne.n	8003eea <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003eb8:	4b1e      	ldr	r3, [pc, #120]	@ (8003f34 <HAL_RCC_OscConfig+0x508>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a1d      	ldr	r2, [pc, #116]	@ (8003f34 <HAL_RCC_OscConfig+0x508>)
 8003ebe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ec2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ec4:	f7fd fc92 	bl	80017ec <HAL_GetTick>
 8003ec8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003eca:	e008      	b.n	8003ede <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ecc:	f7fd fc8e 	bl	80017ec <HAL_GetTick>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	1ad3      	subs	r3, r2, r3
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	d901      	bls.n	8003ede <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003eda:	2303      	movs	r3, #3
 8003edc:	e17a      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ede:	4b15      	ldr	r3, [pc, #84]	@ (8003f34 <HAL_RCC_OscConfig+0x508>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d0f0      	beq.n	8003ecc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d108      	bne.n	8003f04 <HAL_RCC_OscConfig+0x4d8>
 8003ef2:	4b0f      	ldr	r3, [pc, #60]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003ef4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ef8:	4a0d      	ldr	r2, [pc, #52]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003efa:	f043 0301 	orr.w	r3, r3, #1
 8003efe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f02:	e029      	b.n	8003f58 <HAL_RCC_OscConfig+0x52c>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	2b05      	cmp	r3, #5
 8003f0a:	d115      	bne.n	8003f38 <HAL_RCC_OscConfig+0x50c>
 8003f0c:	4b08      	ldr	r3, [pc, #32]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f12:	4a07      	ldr	r2, [pc, #28]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003f14:	f043 0304 	orr.w	r3, r3, #4
 8003f18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f1c:	4b04      	ldr	r3, [pc, #16]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f22:	4a03      	ldr	r2, [pc, #12]	@ (8003f30 <HAL_RCC_OscConfig+0x504>)
 8003f24:	f043 0301 	orr.w	r3, r3, #1
 8003f28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f2c:	e014      	b.n	8003f58 <HAL_RCC_OscConfig+0x52c>
 8003f2e:	bf00      	nop
 8003f30:	40021000 	.word	0x40021000
 8003f34:	40007000 	.word	0x40007000
 8003f38:	4b9c      	ldr	r3, [pc, #624]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 8003f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f3e:	4a9b      	ldr	r2, [pc, #620]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 8003f40:	f023 0301 	bic.w	r3, r3, #1
 8003f44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f48:	4b98      	ldr	r3, [pc, #608]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 8003f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f4e:	4a97      	ldr	r2, [pc, #604]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 8003f50:	f023 0304 	bic.w	r3, r3, #4
 8003f54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d016      	beq.n	8003f8e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f60:	f7fd fc44 	bl	80017ec <HAL_GetTick>
 8003f64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f66:	e00a      	b.n	8003f7e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f68:	f7fd fc40 	bl	80017ec <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d901      	bls.n	8003f7e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003f7a:	2303      	movs	r3, #3
 8003f7c:	e12a      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f7e:	4b8b      	ldr	r3, [pc, #556]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 8003f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f84:	f003 0302 	and.w	r3, r3, #2
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d0ed      	beq.n	8003f68 <HAL_RCC_OscConfig+0x53c>
 8003f8c:	e015      	b.n	8003fba <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f8e:	f7fd fc2d 	bl	80017ec <HAL_GetTick>
 8003f92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f94:	e00a      	b.n	8003fac <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f96:	f7fd fc29 	bl	80017ec <HAL_GetTick>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	1ad3      	subs	r3, r2, r3
 8003fa0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d901      	bls.n	8003fac <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003fa8:	2303      	movs	r3, #3
 8003faa:	e113      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003fac:	4b7f      	ldr	r3, [pc, #508]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 8003fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fb2:	f003 0302 	and.w	r3, r3, #2
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d1ed      	bne.n	8003f96 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003fba:	7ffb      	ldrb	r3, [r7, #31]
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d105      	bne.n	8003fcc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fc0:	4b7a      	ldr	r3, [pc, #488]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 8003fc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fc4:	4a79      	ldr	r2, [pc, #484]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 8003fc6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fca:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	f000 80fe 	beq.w	80041d2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	f040 80d0 	bne.w	8004180 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003fe0:	4b72      	ldr	r3, [pc, #456]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	f003 0203 	and.w	r2, r3, #3
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d130      	bne.n	8004056 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ffe:	3b01      	subs	r3, #1
 8004000:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004002:	429a      	cmp	r2, r3
 8004004:	d127      	bne.n	8004056 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004010:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004012:	429a      	cmp	r2, r3
 8004014:	d11f      	bne.n	8004056 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004020:	2a07      	cmp	r2, #7
 8004022:	bf14      	ite	ne
 8004024:	2201      	movne	r2, #1
 8004026:	2200      	moveq	r2, #0
 8004028:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800402a:	4293      	cmp	r3, r2
 800402c:	d113      	bne.n	8004056 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004038:	085b      	lsrs	r3, r3, #1
 800403a:	3b01      	subs	r3, #1
 800403c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800403e:	429a      	cmp	r2, r3
 8004040:	d109      	bne.n	8004056 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800404c:	085b      	lsrs	r3, r3, #1
 800404e:	3b01      	subs	r3, #1
 8004050:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004052:	429a      	cmp	r2, r3
 8004054:	d06e      	beq.n	8004134 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004056:	69bb      	ldr	r3, [r7, #24]
 8004058:	2b0c      	cmp	r3, #12
 800405a:	d069      	beq.n	8004130 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800405c:	4b53      	ldr	r3, [pc, #332]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004064:	2b00      	cmp	r3, #0
 8004066:	d105      	bne.n	8004074 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004068:	4b50      	ldr	r3, [pc, #320]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004070:	2b00      	cmp	r3, #0
 8004072:	d001      	beq.n	8004078 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	e0ad      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004078:	4b4c      	ldr	r3, [pc, #304]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a4b      	ldr	r2, [pc, #300]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 800407e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004082:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004084:	f7fd fbb2 	bl	80017ec <HAL_GetTick>
 8004088:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800408a:	e008      	b.n	800409e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800408c:	f7fd fbae 	bl	80017ec <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	2b02      	cmp	r3, #2
 8004098:	d901      	bls.n	800409e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e09a      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800409e:	4b43      	ldr	r3, [pc, #268]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d1f0      	bne.n	800408c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040aa:	4b40      	ldr	r3, [pc, #256]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 80040ac:	68da      	ldr	r2, [r3, #12]
 80040ae:	4b40      	ldr	r3, [pc, #256]	@ (80041b0 <HAL_RCC_OscConfig+0x784>)
 80040b0:	4013      	ands	r3, r2
 80040b2:	687a      	ldr	r2, [r7, #4]
 80040b4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80040ba:	3a01      	subs	r2, #1
 80040bc:	0112      	lsls	r2, r2, #4
 80040be:	4311      	orrs	r1, r2
 80040c0:	687a      	ldr	r2, [r7, #4]
 80040c2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80040c4:	0212      	lsls	r2, r2, #8
 80040c6:	4311      	orrs	r1, r2
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80040cc:	0852      	lsrs	r2, r2, #1
 80040ce:	3a01      	subs	r2, #1
 80040d0:	0552      	lsls	r2, r2, #21
 80040d2:	4311      	orrs	r1, r2
 80040d4:	687a      	ldr	r2, [r7, #4]
 80040d6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80040d8:	0852      	lsrs	r2, r2, #1
 80040da:	3a01      	subs	r2, #1
 80040dc:	0652      	lsls	r2, r2, #25
 80040de:	4311      	orrs	r1, r2
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80040e4:	0912      	lsrs	r2, r2, #4
 80040e6:	0452      	lsls	r2, r2, #17
 80040e8:	430a      	orrs	r2, r1
 80040ea:	4930      	ldr	r1, [pc, #192]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 80040ec:	4313      	orrs	r3, r2
 80040ee:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80040f0:	4b2e      	ldr	r3, [pc, #184]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a2d      	ldr	r2, [pc, #180]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 80040f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040fa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80040fc:	4b2b      	ldr	r3, [pc, #172]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	4a2a      	ldr	r2, [pc, #168]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 8004102:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004106:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004108:	f7fd fb70 	bl	80017ec <HAL_GetTick>
 800410c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800410e:	e008      	b.n	8004122 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004110:	f7fd fb6c 	bl	80017ec <HAL_GetTick>
 8004114:	4602      	mov	r2, r0
 8004116:	693b      	ldr	r3, [r7, #16]
 8004118:	1ad3      	subs	r3, r2, r3
 800411a:	2b02      	cmp	r3, #2
 800411c:	d901      	bls.n	8004122 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800411e:	2303      	movs	r3, #3
 8004120:	e058      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004122:	4b22      	ldr	r3, [pc, #136]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800412a:	2b00      	cmp	r3, #0
 800412c:	d0f0      	beq.n	8004110 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800412e:	e050      	b.n	80041d2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	e04f      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004134:	4b1d      	ldr	r3, [pc, #116]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800413c:	2b00      	cmp	r3, #0
 800413e:	d148      	bne.n	80041d2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004140:	4b1a      	ldr	r3, [pc, #104]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a19      	ldr	r2, [pc, #100]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 8004146:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800414a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800414c:	4b17      	ldr	r3, [pc, #92]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	4a16      	ldr	r2, [pc, #88]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 8004152:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004156:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004158:	f7fd fb48 	bl	80017ec <HAL_GetTick>
 800415c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800415e:	e008      	b.n	8004172 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004160:	f7fd fb44 	bl	80017ec <HAL_GetTick>
 8004164:	4602      	mov	r2, r0
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	2b02      	cmp	r3, #2
 800416c:	d901      	bls.n	8004172 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e030      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004172:	4b0e      	ldr	r3, [pc, #56]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800417a:	2b00      	cmp	r3, #0
 800417c:	d0f0      	beq.n	8004160 <HAL_RCC_OscConfig+0x734>
 800417e:	e028      	b.n	80041d2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004180:	69bb      	ldr	r3, [r7, #24]
 8004182:	2b0c      	cmp	r3, #12
 8004184:	d023      	beq.n	80041ce <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004186:	4b09      	ldr	r3, [pc, #36]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a08      	ldr	r2, [pc, #32]	@ (80041ac <HAL_RCC_OscConfig+0x780>)
 800418c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004190:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004192:	f7fd fb2b 	bl	80017ec <HAL_GetTick>
 8004196:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004198:	e00c      	b.n	80041b4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800419a:	f7fd fb27 	bl	80017ec <HAL_GetTick>
 800419e:	4602      	mov	r2, r0
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	1ad3      	subs	r3, r2, r3
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	d905      	bls.n	80041b4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	e013      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
 80041ac:	40021000 	.word	0x40021000
 80041b0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041b4:	4b09      	ldr	r3, [pc, #36]	@ (80041dc <HAL_RCC_OscConfig+0x7b0>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d1ec      	bne.n	800419a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80041c0:	4b06      	ldr	r3, [pc, #24]	@ (80041dc <HAL_RCC_OscConfig+0x7b0>)
 80041c2:	68da      	ldr	r2, [r3, #12]
 80041c4:	4905      	ldr	r1, [pc, #20]	@ (80041dc <HAL_RCC_OscConfig+0x7b0>)
 80041c6:	4b06      	ldr	r3, [pc, #24]	@ (80041e0 <HAL_RCC_OscConfig+0x7b4>)
 80041c8:	4013      	ands	r3, r2
 80041ca:	60cb      	str	r3, [r1, #12]
 80041cc:	e001      	b.n	80041d2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e000      	b.n	80041d4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80041d2:	2300      	movs	r3, #0
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	3720      	adds	r7, #32
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}
 80041dc:	40021000 	.word	0x40021000
 80041e0:	feeefffc 	.word	0xfeeefffc

080041e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b084      	sub	sp, #16
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
 80041ec:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d101      	bne.n	80041f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	e0e7      	b.n	80043c8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80041f8:	4b75      	ldr	r3, [pc, #468]	@ (80043d0 <HAL_RCC_ClockConfig+0x1ec>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f003 0307 	and.w	r3, r3, #7
 8004200:	683a      	ldr	r2, [r7, #0]
 8004202:	429a      	cmp	r2, r3
 8004204:	d910      	bls.n	8004228 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004206:	4b72      	ldr	r3, [pc, #456]	@ (80043d0 <HAL_RCC_ClockConfig+0x1ec>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f023 0207 	bic.w	r2, r3, #7
 800420e:	4970      	ldr	r1, [pc, #448]	@ (80043d0 <HAL_RCC_ClockConfig+0x1ec>)
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	4313      	orrs	r3, r2
 8004214:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004216:	4b6e      	ldr	r3, [pc, #440]	@ (80043d0 <HAL_RCC_ClockConfig+0x1ec>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f003 0307 	and.w	r3, r3, #7
 800421e:	683a      	ldr	r2, [r7, #0]
 8004220:	429a      	cmp	r2, r3
 8004222:	d001      	beq.n	8004228 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	e0cf      	b.n	80043c8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 0302 	and.w	r3, r3, #2
 8004230:	2b00      	cmp	r3, #0
 8004232:	d010      	beq.n	8004256 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	689a      	ldr	r2, [r3, #8]
 8004238:	4b66      	ldr	r3, [pc, #408]	@ (80043d4 <HAL_RCC_ClockConfig+0x1f0>)
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004240:	429a      	cmp	r2, r3
 8004242:	d908      	bls.n	8004256 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004244:	4b63      	ldr	r3, [pc, #396]	@ (80043d4 <HAL_RCC_ClockConfig+0x1f0>)
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	689b      	ldr	r3, [r3, #8]
 8004250:	4960      	ldr	r1, [pc, #384]	@ (80043d4 <HAL_RCC_ClockConfig+0x1f0>)
 8004252:	4313      	orrs	r3, r2
 8004254:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 0301 	and.w	r3, r3, #1
 800425e:	2b00      	cmp	r3, #0
 8004260:	d04c      	beq.n	80042fc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	2b03      	cmp	r3, #3
 8004268:	d107      	bne.n	800427a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800426a:	4b5a      	ldr	r3, [pc, #360]	@ (80043d4 <HAL_RCC_ClockConfig+0x1f0>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004272:	2b00      	cmp	r3, #0
 8004274:	d121      	bne.n	80042ba <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	e0a6      	b.n	80043c8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	2b02      	cmp	r3, #2
 8004280:	d107      	bne.n	8004292 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004282:	4b54      	ldr	r3, [pc, #336]	@ (80043d4 <HAL_RCC_ClockConfig+0x1f0>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800428a:	2b00      	cmp	r3, #0
 800428c:	d115      	bne.n	80042ba <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	e09a      	b.n	80043c8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d107      	bne.n	80042aa <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800429a:	4b4e      	ldr	r3, [pc, #312]	@ (80043d4 <HAL_RCC_ClockConfig+0x1f0>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0302 	and.w	r3, r3, #2
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d109      	bne.n	80042ba <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e08e      	b.n	80043c8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80042aa:	4b4a      	ldr	r3, [pc, #296]	@ (80043d4 <HAL_RCC_ClockConfig+0x1f0>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d101      	bne.n	80042ba <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e086      	b.n	80043c8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80042ba:	4b46      	ldr	r3, [pc, #280]	@ (80043d4 <HAL_RCC_ClockConfig+0x1f0>)
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	f023 0203 	bic.w	r2, r3, #3
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	4943      	ldr	r1, [pc, #268]	@ (80043d4 <HAL_RCC_ClockConfig+0x1f0>)
 80042c8:	4313      	orrs	r3, r2
 80042ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042cc:	f7fd fa8e 	bl	80017ec <HAL_GetTick>
 80042d0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042d2:	e00a      	b.n	80042ea <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042d4:	f7fd fa8a 	bl	80017ec <HAL_GetTick>
 80042d8:	4602      	mov	r2, r0
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	1ad3      	subs	r3, r2, r3
 80042de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d901      	bls.n	80042ea <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80042e6:	2303      	movs	r3, #3
 80042e8:	e06e      	b.n	80043c8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042ea:	4b3a      	ldr	r3, [pc, #232]	@ (80043d4 <HAL_RCC_ClockConfig+0x1f0>)
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	f003 020c 	and.w	r2, r3, #12
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d1eb      	bne.n	80042d4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 0302 	and.w	r3, r3, #2
 8004304:	2b00      	cmp	r3, #0
 8004306:	d010      	beq.n	800432a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	689a      	ldr	r2, [r3, #8]
 800430c:	4b31      	ldr	r3, [pc, #196]	@ (80043d4 <HAL_RCC_ClockConfig+0x1f0>)
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004314:	429a      	cmp	r2, r3
 8004316:	d208      	bcs.n	800432a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004318:	4b2e      	ldr	r3, [pc, #184]	@ (80043d4 <HAL_RCC_ClockConfig+0x1f0>)
 800431a:	689b      	ldr	r3, [r3, #8]
 800431c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	492b      	ldr	r1, [pc, #172]	@ (80043d4 <HAL_RCC_ClockConfig+0x1f0>)
 8004326:	4313      	orrs	r3, r2
 8004328:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800432a:	4b29      	ldr	r3, [pc, #164]	@ (80043d0 <HAL_RCC_ClockConfig+0x1ec>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0307 	and.w	r3, r3, #7
 8004332:	683a      	ldr	r2, [r7, #0]
 8004334:	429a      	cmp	r2, r3
 8004336:	d210      	bcs.n	800435a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004338:	4b25      	ldr	r3, [pc, #148]	@ (80043d0 <HAL_RCC_ClockConfig+0x1ec>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f023 0207 	bic.w	r2, r3, #7
 8004340:	4923      	ldr	r1, [pc, #140]	@ (80043d0 <HAL_RCC_ClockConfig+0x1ec>)
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	4313      	orrs	r3, r2
 8004346:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004348:	4b21      	ldr	r3, [pc, #132]	@ (80043d0 <HAL_RCC_ClockConfig+0x1ec>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 0307 	and.w	r3, r3, #7
 8004350:	683a      	ldr	r2, [r7, #0]
 8004352:	429a      	cmp	r2, r3
 8004354:	d001      	beq.n	800435a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e036      	b.n	80043c8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 0304 	and.w	r3, r3, #4
 8004362:	2b00      	cmp	r3, #0
 8004364:	d008      	beq.n	8004378 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004366:	4b1b      	ldr	r3, [pc, #108]	@ (80043d4 <HAL_RCC_ClockConfig+0x1f0>)
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	68db      	ldr	r3, [r3, #12]
 8004372:	4918      	ldr	r1, [pc, #96]	@ (80043d4 <HAL_RCC_ClockConfig+0x1f0>)
 8004374:	4313      	orrs	r3, r2
 8004376:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 0308 	and.w	r3, r3, #8
 8004380:	2b00      	cmp	r3, #0
 8004382:	d009      	beq.n	8004398 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004384:	4b13      	ldr	r3, [pc, #76]	@ (80043d4 <HAL_RCC_ClockConfig+0x1f0>)
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	691b      	ldr	r3, [r3, #16]
 8004390:	00db      	lsls	r3, r3, #3
 8004392:	4910      	ldr	r1, [pc, #64]	@ (80043d4 <HAL_RCC_ClockConfig+0x1f0>)
 8004394:	4313      	orrs	r3, r2
 8004396:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004398:	f000 f824 	bl	80043e4 <HAL_RCC_GetSysClockFreq>
 800439c:	4602      	mov	r2, r0
 800439e:	4b0d      	ldr	r3, [pc, #52]	@ (80043d4 <HAL_RCC_ClockConfig+0x1f0>)
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	091b      	lsrs	r3, r3, #4
 80043a4:	f003 030f 	and.w	r3, r3, #15
 80043a8:	490b      	ldr	r1, [pc, #44]	@ (80043d8 <HAL_RCC_ClockConfig+0x1f4>)
 80043aa:	5ccb      	ldrb	r3, [r1, r3]
 80043ac:	f003 031f 	and.w	r3, r3, #31
 80043b0:	fa22 f303 	lsr.w	r3, r2, r3
 80043b4:	4a09      	ldr	r2, [pc, #36]	@ (80043dc <HAL_RCC_ClockConfig+0x1f8>)
 80043b6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80043b8:	4b09      	ldr	r3, [pc, #36]	@ (80043e0 <HAL_RCC_ClockConfig+0x1fc>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4618      	mov	r0, r3
 80043be:	f7fd f9c5 	bl	800174c <HAL_InitTick>
 80043c2:	4603      	mov	r3, r0
 80043c4:	72fb      	strb	r3, [r7, #11]

  return status;
 80043c6:	7afb      	ldrb	r3, [r7, #11]
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3710      	adds	r7, #16
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	40022000 	.word	0x40022000
 80043d4:	40021000 	.word	0x40021000
 80043d8:	08006cd4 	.word	0x08006cd4
 80043dc:	20000010 	.word	0x20000010
 80043e0:	20000014 	.word	0x20000014

080043e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b089      	sub	sp, #36	@ 0x24
 80043e8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80043ea:	2300      	movs	r3, #0
 80043ec:	61fb      	str	r3, [r7, #28]
 80043ee:	2300      	movs	r3, #0
 80043f0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043f2:	4b3e      	ldr	r3, [pc, #248]	@ (80044ec <HAL_RCC_GetSysClockFreq+0x108>)
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	f003 030c 	and.w	r3, r3, #12
 80043fa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043fc:	4b3b      	ldr	r3, [pc, #236]	@ (80044ec <HAL_RCC_GetSysClockFreq+0x108>)
 80043fe:	68db      	ldr	r3, [r3, #12]
 8004400:	f003 0303 	and.w	r3, r3, #3
 8004404:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d005      	beq.n	8004418 <HAL_RCC_GetSysClockFreq+0x34>
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	2b0c      	cmp	r3, #12
 8004410:	d121      	bne.n	8004456 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	2b01      	cmp	r3, #1
 8004416:	d11e      	bne.n	8004456 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004418:	4b34      	ldr	r3, [pc, #208]	@ (80044ec <HAL_RCC_GetSysClockFreq+0x108>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 0308 	and.w	r3, r3, #8
 8004420:	2b00      	cmp	r3, #0
 8004422:	d107      	bne.n	8004434 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004424:	4b31      	ldr	r3, [pc, #196]	@ (80044ec <HAL_RCC_GetSysClockFreq+0x108>)
 8004426:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800442a:	0a1b      	lsrs	r3, r3, #8
 800442c:	f003 030f 	and.w	r3, r3, #15
 8004430:	61fb      	str	r3, [r7, #28]
 8004432:	e005      	b.n	8004440 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004434:	4b2d      	ldr	r3, [pc, #180]	@ (80044ec <HAL_RCC_GetSysClockFreq+0x108>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	091b      	lsrs	r3, r3, #4
 800443a:	f003 030f 	and.w	r3, r3, #15
 800443e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004440:	4a2b      	ldr	r2, [pc, #172]	@ (80044f0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004442:	69fb      	ldr	r3, [r7, #28]
 8004444:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004448:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d10d      	bne.n	800446c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004450:	69fb      	ldr	r3, [r7, #28]
 8004452:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004454:	e00a      	b.n	800446c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	2b04      	cmp	r3, #4
 800445a:	d102      	bne.n	8004462 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800445c:	4b25      	ldr	r3, [pc, #148]	@ (80044f4 <HAL_RCC_GetSysClockFreq+0x110>)
 800445e:	61bb      	str	r3, [r7, #24]
 8004460:	e004      	b.n	800446c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	2b08      	cmp	r3, #8
 8004466:	d101      	bne.n	800446c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004468:	4b23      	ldr	r3, [pc, #140]	@ (80044f8 <HAL_RCC_GetSysClockFreq+0x114>)
 800446a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	2b0c      	cmp	r3, #12
 8004470:	d134      	bne.n	80044dc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004472:	4b1e      	ldr	r3, [pc, #120]	@ (80044ec <HAL_RCC_GetSysClockFreq+0x108>)
 8004474:	68db      	ldr	r3, [r3, #12]
 8004476:	f003 0303 	and.w	r3, r3, #3
 800447a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	2b02      	cmp	r3, #2
 8004480:	d003      	beq.n	800448a <HAL_RCC_GetSysClockFreq+0xa6>
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	2b03      	cmp	r3, #3
 8004486:	d003      	beq.n	8004490 <HAL_RCC_GetSysClockFreq+0xac>
 8004488:	e005      	b.n	8004496 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800448a:	4b1a      	ldr	r3, [pc, #104]	@ (80044f4 <HAL_RCC_GetSysClockFreq+0x110>)
 800448c:	617b      	str	r3, [r7, #20]
      break;
 800448e:	e005      	b.n	800449c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004490:	4b19      	ldr	r3, [pc, #100]	@ (80044f8 <HAL_RCC_GetSysClockFreq+0x114>)
 8004492:	617b      	str	r3, [r7, #20]
      break;
 8004494:	e002      	b.n	800449c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004496:	69fb      	ldr	r3, [r7, #28]
 8004498:	617b      	str	r3, [r7, #20]
      break;
 800449a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800449c:	4b13      	ldr	r3, [pc, #76]	@ (80044ec <HAL_RCC_GetSysClockFreq+0x108>)
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	091b      	lsrs	r3, r3, #4
 80044a2:	f003 0307 	and.w	r3, r3, #7
 80044a6:	3301      	adds	r3, #1
 80044a8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80044aa:	4b10      	ldr	r3, [pc, #64]	@ (80044ec <HAL_RCC_GetSysClockFreq+0x108>)
 80044ac:	68db      	ldr	r3, [r3, #12]
 80044ae:	0a1b      	lsrs	r3, r3, #8
 80044b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044b4:	697a      	ldr	r2, [r7, #20]
 80044b6:	fb03 f202 	mul.w	r2, r3, r2
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80044c0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80044c2:	4b0a      	ldr	r3, [pc, #40]	@ (80044ec <HAL_RCC_GetSysClockFreq+0x108>)
 80044c4:	68db      	ldr	r3, [r3, #12]
 80044c6:	0e5b      	lsrs	r3, r3, #25
 80044c8:	f003 0303 	and.w	r3, r3, #3
 80044cc:	3301      	adds	r3, #1
 80044ce:	005b      	lsls	r3, r3, #1
 80044d0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80044d2:	697a      	ldr	r2, [r7, #20]
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80044da:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80044dc:	69bb      	ldr	r3, [r7, #24]
}
 80044de:	4618      	mov	r0, r3
 80044e0:	3724      	adds	r7, #36	@ 0x24
 80044e2:	46bd      	mov	sp, r7
 80044e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e8:	4770      	bx	lr
 80044ea:	bf00      	nop
 80044ec:	40021000 	.word	0x40021000
 80044f0:	08006cec 	.word	0x08006cec
 80044f4:	00f42400 	.word	0x00f42400
 80044f8:	007a1200 	.word	0x007a1200

080044fc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044fc:	b480      	push	{r7}
 80044fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004500:	4b03      	ldr	r3, [pc, #12]	@ (8004510 <HAL_RCC_GetHCLKFreq+0x14>)
 8004502:	681b      	ldr	r3, [r3, #0]
}
 8004504:	4618      	mov	r0, r3
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr
 800450e:	bf00      	nop
 8004510:	20000010 	.word	0x20000010

08004514 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004518:	f7ff fff0 	bl	80044fc <HAL_RCC_GetHCLKFreq>
 800451c:	4602      	mov	r2, r0
 800451e:	4b06      	ldr	r3, [pc, #24]	@ (8004538 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	0a1b      	lsrs	r3, r3, #8
 8004524:	f003 0307 	and.w	r3, r3, #7
 8004528:	4904      	ldr	r1, [pc, #16]	@ (800453c <HAL_RCC_GetPCLK1Freq+0x28>)
 800452a:	5ccb      	ldrb	r3, [r1, r3]
 800452c:	f003 031f 	and.w	r3, r3, #31
 8004530:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004534:	4618      	mov	r0, r3
 8004536:	bd80      	pop	{r7, pc}
 8004538:	40021000 	.word	0x40021000
 800453c:	08006ce4 	.word	0x08006ce4

08004540 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004544:	f7ff ffda 	bl	80044fc <HAL_RCC_GetHCLKFreq>
 8004548:	4602      	mov	r2, r0
 800454a:	4b06      	ldr	r3, [pc, #24]	@ (8004564 <HAL_RCC_GetPCLK2Freq+0x24>)
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	0adb      	lsrs	r3, r3, #11
 8004550:	f003 0307 	and.w	r3, r3, #7
 8004554:	4904      	ldr	r1, [pc, #16]	@ (8004568 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004556:	5ccb      	ldrb	r3, [r1, r3]
 8004558:	f003 031f 	and.w	r3, r3, #31
 800455c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004560:	4618      	mov	r0, r3
 8004562:	bd80      	pop	{r7, pc}
 8004564:	40021000 	.word	0x40021000
 8004568:	08006ce4 	.word	0x08006ce4

0800456c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b086      	sub	sp, #24
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004574:	2300      	movs	r3, #0
 8004576:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004578:	4b2a      	ldr	r3, [pc, #168]	@ (8004624 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800457a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800457c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004580:	2b00      	cmp	r3, #0
 8004582:	d003      	beq.n	800458c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004584:	f7ff f9ee 	bl	8003964 <HAL_PWREx_GetVoltageRange>
 8004588:	6178      	str	r0, [r7, #20]
 800458a:	e014      	b.n	80045b6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800458c:	4b25      	ldr	r3, [pc, #148]	@ (8004624 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800458e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004590:	4a24      	ldr	r2, [pc, #144]	@ (8004624 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004592:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004596:	6593      	str	r3, [r2, #88]	@ 0x58
 8004598:	4b22      	ldr	r3, [pc, #136]	@ (8004624 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800459a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800459c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045a0:	60fb      	str	r3, [r7, #12]
 80045a2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80045a4:	f7ff f9de 	bl	8003964 <HAL_PWREx_GetVoltageRange>
 80045a8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80045aa:	4b1e      	ldr	r3, [pc, #120]	@ (8004624 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045ae:	4a1d      	ldr	r2, [pc, #116]	@ (8004624 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045b4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045bc:	d10b      	bne.n	80045d6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2b80      	cmp	r3, #128	@ 0x80
 80045c2:	d919      	bls.n	80045f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2ba0      	cmp	r3, #160	@ 0xa0
 80045c8:	d902      	bls.n	80045d0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80045ca:	2302      	movs	r3, #2
 80045cc:	613b      	str	r3, [r7, #16]
 80045ce:	e013      	b.n	80045f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80045d0:	2301      	movs	r3, #1
 80045d2:	613b      	str	r3, [r7, #16]
 80045d4:	e010      	b.n	80045f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2b80      	cmp	r3, #128	@ 0x80
 80045da:	d902      	bls.n	80045e2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80045dc:	2303      	movs	r3, #3
 80045de:	613b      	str	r3, [r7, #16]
 80045e0:	e00a      	b.n	80045f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2b80      	cmp	r3, #128	@ 0x80
 80045e6:	d102      	bne.n	80045ee <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80045e8:	2302      	movs	r3, #2
 80045ea:	613b      	str	r3, [r7, #16]
 80045ec:	e004      	b.n	80045f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2b70      	cmp	r3, #112	@ 0x70
 80045f2:	d101      	bne.n	80045f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80045f4:	2301      	movs	r3, #1
 80045f6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80045f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004628 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f023 0207 	bic.w	r2, r3, #7
 8004600:	4909      	ldr	r1, [pc, #36]	@ (8004628 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	4313      	orrs	r3, r2
 8004606:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004608:	4b07      	ldr	r3, [pc, #28]	@ (8004628 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f003 0307 	and.w	r3, r3, #7
 8004610:	693a      	ldr	r2, [r7, #16]
 8004612:	429a      	cmp	r2, r3
 8004614:	d001      	beq.n	800461a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e000      	b.n	800461c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800461a:	2300      	movs	r3, #0
}
 800461c:	4618      	mov	r0, r3
 800461e:	3718      	adds	r7, #24
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}
 8004624:	40021000 	.word	0x40021000
 8004628:	40022000 	.word	0x40022000

0800462c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b086      	sub	sp, #24
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004634:	2300      	movs	r3, #0
 8004636:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004638:	2300      	movs	r3, #0
 800463a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004644:	2b00      	cmp	r3, #0
 8004646:	d041      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800464c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004650:	d02a      	beq.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004652:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004656:	d824      	bhi.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004658:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800465c:	d008      	beq.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800465e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004662:	d81e      	bhi.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004664:	2b00      	cmp	r3, #0
 8004666:	d00a      	beq.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004668:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800466c:	d010      	beq.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800466e:	e018      	b.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004670:	4b86      	ldr	r3, [pc, #536]	@ (800488c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	4a85      	ldr	r2, [pc, #532]	@ (800488c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004676:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800467a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800467c:	e015      	b.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	3304      	adds	r3, #4
 8004682:	2100      	movs	r1, #0
 8004684:	4618      	mov	r0, r3
 8004686:	f000 fabb 	bl	8004c00 <RCCEx_PLLSAI1_Config>
 800468a:	4603      	mov	r3, r0
 800468c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800468e:	e00c      	b.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	3320      	adds	r3, #32
 8004694:	2100      	movs	r1, #0
 8004696:	4618      	mov	r0, r3
 8004698:	f000 fba6 	bl	8004de8 <RCCEx_PLLSAI2_Config>
 800469c:	4603      	mov	r3, r0
 800469e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80046a0:	e003      	b.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	74fb      	strb	r3, [r7, #19]
      break;
 80046a6:	e000      	b.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80046a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80046aa:	7cfb      	ldrb	r3, [r7, #19]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d10b      	bne.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80046b0:	4b76      	ldr	r3, [pc, #472]	@ (800488c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046b6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80046be:	4973      	ldr	r1, [pc, #460]	@ (800488c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046c0:	4313      	orrs	r3, r2
 80046c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80046c6:	e001      	b.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046c8:	7cfb      	ldrb	r3, [r7, #19]
 80046ca:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d041      	beq.n	800475c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80046dc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80046e0:	d02a      	beq.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80046e2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80046e6:	d824      	bhi.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80046e8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80046ec:	d008      	beq.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80046ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80046f2:	d81e      	bhi.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d00a      	beq.n	800470e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80046f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80046fc:	d010      	beq.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80046fe:	e018      	b.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004700:	4b62      	ldr	r3, [pc, #392]	@ (800488c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004702:	68db      	ldr	r3, [r3, #12]
 8004704:	4a61      	ldr	r2, [pc, #388]	@ (800488c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004706:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800470a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800470c:	e015      	b.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	3304      	adds	r3, #4
 8004712:	2100      	movs	r1, #0
 8004714:	4618      	mov	r0, r3
 8004716:	f000 fa73 	bl	8004c00 <RCCEx_PLLSAI1_Config>
 800471a:	4603      	mov	r3, r0
 800471c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800471e:	e00c      	b.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	3320      	adds	r3, #32
 8004724:	2100      	movs	r1, #0
 8004726:	4618      	mov	r0, r3
 8004728:	f000 fb5e 	bl	8004de8 <RCCEx_PLLSAI2_Config>
 800472c:	4603      	mov	r3, r0
 800472e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004730:	e003      	b.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	74fb      	strb	r3, [r7, #19]
      break;
 8004736:	e000      	b.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004738:	bf00      	nop
    }

    if(ret == HAL_OK)
 800473a:	7cfb      	ldrb	r3, [r7, #19]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d10b      	bne.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004740:	4b52      	ldr	r3, [pc, #328]	@ (800488c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004742:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004746:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800474e:	494f      	ldr	r1, [pc, #316]	@ (800488c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004750:	4313      	orrs	r3, r2
 8004752:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004756:	e001      	b.n	800475c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004758:	7cfb      	ldrb	r3, [r7, #19]
 800475a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004764:	2b00      	cmp	r3, #0
 8004766:	f000 80a0 	beq.w	80048aa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800476a:	2300      	movs	r3, #0
 800476c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800476e:	4b47      	ldr	r3, [pc, #284]	@ (800488c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004770:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004772:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004776:	2b00      	cmp	r3, #0
 8004778:	d101      	bne.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800477a:	2301      	movs	r3, #1
 800477c:	e000      	b.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800477e:	2300      	movs	r3, #0
 8004780:	2b00      	cmp	r3, #0
 8004782:	d00d      	beq.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004784:	4b41      	ldr	r3, [pc, #260]	@ (800488c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004788:	4a40      	ldr	r2, [pc, #256]	@ (800488c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800478a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800478e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004790:	4b3e      	ldr	r3, [pc, #248]	@ (800488c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004792:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004794:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004798:	60bb      	str	r3, [r7, #8]
 800479a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800479c:	2301      	movs	r3, #1
 800479e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80047a0:	4b3b      	ldr	r3, [pc, #236]	@ (8004890 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a3a      	ldr	r2, [pc, #232]	@ (8004890 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80047a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047aa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80047ac:	f7fd f81e 	bl	80017ec <HAL_GetTick>
 80047b0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80047b2:	e009      	b.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047b4:	f7fd f81a 	bl	80017ec <HAL_GetTick>
 80047b8:	4602      	mov	r2, r0
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	1ad3      	subs	r3, r2, r3
 80047be:	2b02      	cmp	r3, #2
 80047c0:	d902      	bls.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80047c2:	2303      	movs	r3, #3
 80047c4:	74fb      	strb	r3, [r7, #19]
        break;
 80047c6:	e005      	b.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80047c8:	4b31      	ldr	r3, [pc, #196]	@ (8004890 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d0ef      	beq.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80047d4:	7cfb      	ldrb	r3, [r7, #19]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d15c      	bne.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80047da:	4b2c      	ldr	r3, [pc, #176]	@ (800488c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047e4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d01f      	beq.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x200>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047f2:	697a      	ldr	r2, [r7, #20]
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d019      	beq.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80047f8:	4b24      	ldr	r3, [pc, #144]	@ (800488c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004802:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004804:	4b21      	ldr	r3, [pc, #132]	@ (800488c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004806:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800480a:	4a20      	ldr	r2, [pc, #128]	@ (800488c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800480c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004810:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004814:	4b1d      	ldr	r3, [pc, #116]	@ (800488c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004816:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800481a:	4a1c      	ldr	r2, [pc, #112]	@ (800488c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800481c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004820:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004824:	4a19      	ldr	r2, [pc, #100]	@ (800488c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	f003 0301 	and.w	r3, r3, #1
 8004832:	2b00      	cmp	r3, #0
 8004834:	d016      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004836:	f7fc ffd9 	bl	80017ec <HAL_GetTick>
 800483a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800483c:	e00b      	b.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800483e:	f7fc ffd5 	bl	80017ec <HAL_GetTick>
 8004842:	4602      	mov	r2, r0
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	1ad3      	subs	r3, r2, r3
 8004848:	f241 3288 	movw	r2, #5000	@ 0x1388
 800484c:	4293      	cmp	r3, r2
 800484e:	d902      	bls.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004850:	2303      	movs	r3, #3
 8004852:	74fb      	strb	r3, [r7, #19]
            break;
 8004854:	e006      	b.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004856:	4b0d      	ldr	r3, [pc, #52]	@ (800488c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004858:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800485c:	f003 0302 	and.w	r3, r3, #2
 8004860:	2b00      	cmp	r3, #0
 8004862:	d0ec      	beq.n	800483e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004864:	7cfb      	ldrb	r3, [r7, #19]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d10c      	bne.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800486a:	4b08      	ldr	r3, [pc, #32]	@ (800488c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800486c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004870:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800487a:	4904      	ldr	r1, [pc, #16]	@ (800488c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800487c:	4313      	orrs	r3, r2
 800487e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004882:	e009      	b.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004884:	7cfb      	ldrb	r3, [r7, #19]
 8004886:	74bb      	strb	r3, [r7, #18]
 8004888:	e006      	b.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800488a:	bf00      	nop
 800488c:	40021000 	.word	0x40021000
 8004890:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004894:	7cfb      	ldrb	r3, [r7, #19]
 8004896:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004898:	7c7b      	ldrb	r3, [r7, #17]
 800489a:	2b01      	cmp	r3, #1
 800489c:	d105      	bne.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800489e:	4b9e      	ldr	r3, [pc, #632]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048a2:	4a9d      	ldr	r2, [pc, #628]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048a8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f003 0301 	and.w	r3, r3, #1
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d00a      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80048b6:	4b98      	ldr	r3, [pc, #608]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048bc:	f023 0203 	bic.w	r2, r3, #3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048c4:	4994      	ldr	r1, [pc, #592]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048c6:	4313      	orrs	r3, r2
 80048c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f003 0302 	and.w	r3, r3, #2
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d00a      	beq.n	80048ee <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80048d8:	4b8f      	ldr	r3, [pc, #572]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048de:	f023 020c 	bic.w	r2, r3, #12
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048e6:	498c      	ldr	r1, [pc, #560]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048e8:	4313      	orrs	r3, r2
 80048ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f003 0304 	and.w	r3, r3, #4
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d00a      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80048fa:	4b87      	ldr	r3, [pc, #540]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004900:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004908:	4983      	ldr	r1, [pc, #524]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800490a:	4313      	orrs	r3, r2
 800490c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 0308 	and.w	r3, r3, #8
 8004918:	2b00      	cmp	r3, #0
 800491a:	d00a      	beq.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800491c:	4b7e      	ldr	r3, [pc, #504]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800491e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004922:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800492a:	497b      	ldr	r1, [pc, #492]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800492c:	4313      	orrs	r3, r2
 800492e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 0310 	and.w	r3, r3, #16
 800493a:	2b00      	cmp	r3, #0
 800493c:	d00a      	beq.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800493e:	4b76      	ldr	r3, [pc, #472]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004940:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004944:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800494c:	4972      	ldr	r1, [pc, #456]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800494e:	4313      	orrs	r3, r2
 8004950:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 0320 	and.w	r3, r3, #32
 800495c:	2b00      	cmp	r3, #0
 800495e:	d00a      	beq.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004960:	4b6d      	ldr	r3, [pc, #436]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004962:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004966:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800496e:	496a      	ldr	r1, [pc, #424]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004970:	4313      	orrs	r3, r2
 8004972:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800497e:	2b00      	cmp	r3, #0
 8004980:	d00a      	beq.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004982:	4b65      	ldr	r3, [pc, #404]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004984:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004988:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004990:	4961      	ldr	r1, [pc, #388]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004992:	4313      	orrs	r3, r2
 8004994:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d00a      	beq.n	80049ba <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80049a4:	4b5c      	ldr	r3, [pc, #368]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049b2:	4959      	ldr	r1, [pc, #356]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049b4:	4313      	orrs	r3, r2
 80049b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d00a      	beq.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80049c6:	4b54      	ldr	r3, [pc, #336]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049cc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049d4:	4950      	ldr	r1, [pc, #320]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049d6:	4313      	orrs	r3, r2
 80049d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d00a      	beq.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80049e8:	4b4b      	ldr	r3, [pc, #300]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049ee:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049f6:	4948      	ldr	r1, [pc, #288]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049f8:	4313      	orrs	r3, r2
 80049fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d00a      	beq.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a0a:	4b43      	ldr	r3, [pc, #268]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a10:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a18:	493f      	ldr	r1, [pc, #252]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d028      	beq.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004a2c:	4b3a      	ldr	r3, [pc, #232]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a32:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a3a:	4937      	ldr	r1, [pc, #220]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a3c:	4313      	orrs	r3, r2
 8004a3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a4a:	d106      	bne.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a4c:	4b32      	ldr	r3, [pc, #200]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a4e:	68db      	ldr	r3, [r3, #12]
 8004a50:	4a31      	ldr	r2, [pc, #196]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a56:	60d3      	str	r3, [r2, #12]
 8004a58:	e011      	b.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a5e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a62:	d10c      	bne.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	3304      	adds	r3, #4
 8004a68:	2101      	movs	r1, #1
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f000 f8c8 	bl	8004c00 <RCCEx_PLLSAI1_Config>
 8004a70:	4603      	mov	r3, r0
 8004a72:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004a74:	7cfb      	ldrb	r3, [r7, #19]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d001      	beq.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004a7a:	7cfb      	ldrb	r3, [r7, #19]
 8004a7c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d028      	beq.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004a8a:	4b23      	ldr	r3, [pc, #140]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a90:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a98:	491f      	ldr	r1, [pc, #124]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aa4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004aa8:	d106      	bne.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004aaa:	4b1b      	ldr	r3, [pc, #108]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	4a1a      	ldr	r2, [pc, #104]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ab0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ab4:	60d3      	str	r3, [r2, #12]
 8004ab6:	e011      	b.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004abc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ac0:	d10c      	bne.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	3304      	adds	r3, #4
 8004ac6:	2101      	movs	r1, #1
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f000 f899 	bl	8004c00 <RCCEx_PLLSAI1_Config>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ad2:	7cfb      	ldrb	r3, [r7, #19]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d001      	beq.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004ad8:	7cfb      	ldrb	r3, [r7, #19]
 8004ada:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d02b      	beq.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004ae8:	4b0b      	ldr	r3, [pc, #44]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004af6:	4908      	ldr	r1, [pc, #32]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004af8:	4313      	orrs	r3, r2
 8004afa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b06:	d109      	bne.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b08:	4b03      	ldr	r3, [pc, #12]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b0a:	68db      	ldr	r3, [r3, #12]
 8004b0c:	4a02      	ldr	r2, [pc, #8]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b12:	60d3      	str	r3, [r2, #12]
 8004b14:	e014      	b.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004b16:	bf00      	nop
 8004b18:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b20:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004b24:	d10c      	bne.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	3304      	adds	r3, #4
 8004b2a:	2101      	movs	r1, #1
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	f000 f867 	bl	8004c00 <RCCEx_PLLSAI1_Config>
 8004b32:	4603      	mov	r3, r0
 8004b34:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b36:	7cfb      	ldrb	r3, [r7, #19]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d001      	beq.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004b3c:	7cfb      	ldrb	r3, [r7, #19]
 8004b3e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d02f      	beq.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b4c:	4b2b      	ldr	r3, [pc, #172]	@ (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b52:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b5a:	4928      	ldr	r1, [pc, #160]	@ (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b66:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b6a:	d10d      	bne.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	3304      	adds	r3, #4
 8004b70:	2102      	movs	r1, #2
 8004b72:	4618      	mov	r0, r3
 8004b74:	f000 f844 	bl	8004c00 <RCCEx_PLLSAI1_Config>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b7c:	7cfb      	ldrb	r3, [r7, #19]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d014      	beq.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004b82:	7cfb      	ldrb	r3, [r7, #19]
 8004b84:	74bb      	strb	r3, [r7, #18]
 8004b86:	e011      	b.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b90:	d10c      	bne.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	3320      	adds	r3, #32
 8004b96:	2102      	movs	r1, #2
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f000 f925 	bl	8004de8 <RCCEx_PLLSAI2_Config>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ba2:	7cfb      	ldrb	r3, [r7, #19]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d001      	beq.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004ba8:	7cfb      	ldrb	r3, [r7, #19]
 8004baa:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d00a      	beq.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004bb8:	4b10      	ldr	r3, [pc, #64]	@ (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bbe:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004bc6:	490d      	ldr	r1, [pc, #52]	@ (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d00b      	beq.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004bda:	4b08      	ldr	r3, [pc, #32]	@ (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004bdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004be0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004bea:	4904      	ldr	r1, [pc, #16]	@ (8004bfc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004bec:	4313      	orrs	r3, r2
 8004bee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004bf2:	7cbb      	ldrb	r3, [r7, #18]
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	3718      	adds	r7, #24
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}
 8004bfc:	40021000 	.word	0x40021000

08004c00 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b084      	sub	sp, #16
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004c0e:	4b75      	ldr	r3, [pc, #468]	@ (8004de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	f003 0303 	and.w	r3, r3, #3
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d018      	beq.n	8004c4c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004c1a:	4b72      	ldr	r3, [pc, #456]	@ (8004de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	f003 0203 	and.w	r2, r3, #3
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d10d      	bne.n	8004c46 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
       ||
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d009      	beq.n	8004c46 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004c32:	4b6c      	ldr	r3, [pc, #432]	@ (8004de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c34:	68db      	ldr	r3, [r3, #12]
 8004c36:	091b      	lsrs	r3, r3, #4
 8004c38:	f003 0307 	and.w	r3, r3, #7
 8004c3c:	1c5a      	adds	r2, r3, #1
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	685b      	ldr	r3, [r3, #4]
       ||
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d047      	beq.n	8004cd6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	73fb      	strb	r3, [r7, #15]
 8004c4a:	e044      	b.n	8004cd6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	2b03      	cmp	r3, #3
 8004c52:	d018      	beq.n	8004c86 <RCCEx_PLLSAI1_Config+0x86>
 8004c54:	2b03      	cmp	r3, #3
 8004c56:	d825      	bhi.n	8004ca4 <RCCEx_PLLSAI1_Config+0xa4>
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d002      	beq.n	8004c62 <RCCEx_PLLSAI1_Config+0x62>
 8004c5c:	2b02      	cmp	r3, #2
 8004c5e:	d009      	beq.n	8004c74 <RCCEx_PLLSAI1_Config+0x74>
 8004c60:	e020      	b.n	8004ca4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004c62:	4b60      	ldr	r3, [pc, #384]	@ (8004de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 0302 	and.w	r3, r3, #2
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d11d      	bne.n	8004caa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c72:	e01a      	b.n	8004caa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004c74:	4b5b      	ldr	r3, [pc, #364]	@ (8004de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d116      	bne.n	8004cae <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c84:	e013      	b.n	8004cae <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004c86:	4b57      	ldr	r3, [pc, #348]	@ (8004de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d10f      	bne.n	8004cb2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004c92:	4b54      	ldr	r3, [pc, #336]	@ (8004de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d109      	bne.n	8004cb2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004ca2:	e006      	b.n	8004cb2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	73fb      	strb	r3, [r7, #15]
      break;
 8004ca8:	e004      	b.n	8004cb4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004caa:	bf00      	nop
 8004cac:	e002      	b.n	8004cb4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004cae:	bf00      	nop
 8004cb0:	e000      	b.n	8004cb4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004cb2:	bf00      	nop
    }

    if(status == HAL_OK)
 8004cb4:	7bfb      	ldrb	r3, [r7, #15]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d10d      	bne.n	8004cd6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004cba:	4b4a      	ldr	r3, [pc, #296]	@ (8004de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6819      	ldr	r1, [r3, #0]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	3b01      	subs	r3, #1
 8004ccc:	011b      	lsls	r3, r3, #4
 8004cce:	430b      	orrs	r3, r1
 8004cd0:	4944      	ldr	r1, [pc, #272]	@ (8004de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004cd6:	7bfb      	ldrb	r3, [r7, #15]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d17d      	bne.n	8004dd8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004cdc:	4b41      	ldr	r3, [pc, #260]	@ (8004de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a40      	ldr	r2, [pc, #256]	@ (8004de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ce2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004ce6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ce8:	f7fc fd80 	bl	80017ec <HAL_GetTick>
 8004cec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004cee:	e009      	b.n	8004d04 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004cf0:	f7fc fd7c 	bl	80017ec <HAL_GetTick>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	1ad3      	subs	r3, r2, r3
 8004cfa:	2b02      	cmp	r3, #2
 8004cfc:	d902      	bls.n	8004d04 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	73fb      	strb	r3, [r7, #15]
        break;
 8004d02:	e005      	b.n	8004d10 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004d04:	4b37      	ldr	r3, [pc, #220]	@ (8004de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d1ef      	bne.n	8004cf0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004d10:	7bfb      	ldrb	r3, [r7, #15]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d160      	bne.n	8004dd8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d111      	bne.n	8004d40 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d1c:	4b31      	ldr	r3, [pc, #196]	@ (8004de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d1e:	691b      	ldr	r3, [r3, #16]
 8004d20:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004d24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d28:	687a      	ldr	r2, [r7, #4]
 8004d2a:	6892      	ldr	r2, [r2, #8]
 8004d2c:	0211      	lsls	r1, r2, #8
 8004d2e:	687a      	ldr	r2, [r7, #4]
 8004d30:	68d2      	ldr	r2, [r2, #12]
 8004d32:	0912      	lsrs	r2, r2, #4
 8004d34:	0452      	lsls	r2, r2, #17
 8004d36:	430a      	orrs	r2, r1
 8004d38:	492a      	ldr	r1, [pc, #168]	@ (8004de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	610b      	str	r3, [r1, #16]
 8004d3e:	e027      	b.n	8004d90 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d112      	bne.n	8004d6c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d46:	4b27      	ldr	r3, [pc, #156]	@ (8004de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d48:	691b      	ldr	r3, [r3, #16]
 8004d4a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004d4e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004d52:	687a      	ldr	r2, [r7, #4]
 8004d54:	6892      	ldr	r2, [r2, #8]
 8004d56:	0211      	lsls	r1, r2, #8
 8004d58:	687a      	ldr	r2, [r7, #4]
 8004d5a:	6912      	ldr	r2, [r2, #16]
 8004d5c:	0852      	lsrs	r2, r2, #1
 8004d5e:	3a01      	subs	r2, #1
 8004d60:	0552      	lsls	r2, r2, #21
 8004d62:	430a      	orrs	r2, r1
 8004d64:	491f      	ldr	r1, [pc, #124]	@ (8004de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d66:	4313      	orrs	r3, r2
 8004d68:	610b      	str	r3, [r1, #16]
 8004d6a:	e011      	b.n	8004d90 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d6c:	4b1d      	ldr	r3, [pc, #116]	@ (8004de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d6e:	691b      	ldr	r3, [r3, #16]
 8004d70:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004d74:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004d78:	687a      	ldr	r2, [r7, #4]
 8004d7a:	6892      	ldr	r2, [r2, #8]
 8004d7c:	0211      	lsls	r1, r2, #8
 8004d7e:	687a      	ldr	r2, [r7, #4]
 8004d80:	6952      	ldr	r2, [r2, #20]
 8004d82:	0852      	lsrs	r2, r2, #1
 8004d84:	3a01      	subs	r2, #1
 8004d86:	0652      	lsls	r2, r2, #25
 8004d88:	430a      	orrs	r2, r1
 8004d8a:	4916      	ldr	r1, [pc, #88]	@ (8004de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004d90:	4b14      	ldr	r3, [pc, #80]	@ (8004de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a13      	ldr	r2, [pc, #76]	@ (8004de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d96:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004d9a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d9c:	f7fc fd26 	bl	80017ec <HAL_GetTick>
 8004da0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004da2:	e009      	b.n	8004db8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004da4:	f7fc fd22 	bl	80017ec <HAL_GetTick>
 8004da8:	4602      	mov	r2, r0
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	1ad3      	subs	r3, r2, r3
 8004dae:	2b02      	cmp	r3, #2
 8004db0:	d902      	bls.n	8004db8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	73fb      	strb	r3, [r7, #15]
          break;
 8004db6:	e005      	b.n	8004dc4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004db8:	4b0a      	ldr	r3, [pc, #40]	@ (8004de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d0ef      	beq.n	8004da4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004dc4:	7bfb      	ldrb	r3, [r7, #15]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d106      	bne.n	8004dd8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004dca:	4b06      	ldr	r3, [pc, #24]	@ (8004de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dcc:	691a      	ldr	r2, [r3, #16]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	699b      	ldr	r3, [r3, #24]
 8004dd2:	4904      	ldr	r1, [pc, #16]	@ (8004de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004dd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	3710      	adds	r7, #16
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}
 8004de2:	bf00      	nop
 8004de4:	40021000 	.word	0x40021000

08004de8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b084      	sub	sp, #16
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004df2:	2300      	movs	r3, #0
 8004df4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004df6:	4b6a      	ldr	r3, [pc, #424]	@ (8004fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004df8:	68db      	ldr	r3, [r3, #12]
 8004dfa:	f003 0303 	and.w	r3, r3, #3
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d018      	beq.n	8004e34 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004e02:	4b67      	ldr	r3, [pc, #412]	@ (8004fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e04:	68db      	ldr	r3, [r3, #12]
 8004e06:	f003 0203 	and.w	r2, r3, #3
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	429a      	cmp	r2, r3
 8004e10:	d10d      	bne.n	8004e2e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
       ||
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d009      	beq.n	8004e2e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004e1a:	4b61      	ldr	r3, [pc, #388]	@ (8004fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e1c:	68db      	ldr	r3, [r3, #12]
 8004e1e:	091b      	lsrs	r3, r3, #4
 8004e20:	f003 0307 	and.w	r3, r3, #7
 8004e24:	1c5a      	adds	r2, r3, #1
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	685b      	ldr	r3, [r3, #4]
       ||
 8004e2a:	429a      	cmp	r2, r3
 8004e2c:	d047      	beq.n	8004ebe <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	73fb      	strb	r3, [r7, #15]
 8004e32:	e044      	b.n	8004ebe <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	2b03      	cmp	r3, #3
 8004e3a:	d018      	beq.n	8004e6e <RCCEx_PLLSAI2_Config+0x86>
 8004e3c:	2b03      	cmp	r3, #3
 8004e3e:	d825      	bhi.n	8004e8c <RCCEx_PLLSAI2_Config+0xa4>
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d002      	beq.n	8004e4a <RCCEx_PLLSAI2_Config+0x62>
 8004e44:	2b02      	cmp	r3, #2
 8004e46:	d009      	beq.n	8004e5c <RCCEx_PLLSAI2_Config+0x74>
 8004e48:	e020      	b.n	8004e8c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004e4a:	4b55      	ldr	r3, [pc, #340]	@ (8004fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f003 0302 	and.w	r3, r3, #2
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d11d      	bne.n	8004e92 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e5a:	e01a      	b.n	8004e92 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004e5c:	4b50      	ldr	r3, [pc, #320]	@ (8004fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d116      	bne.n	8004e96 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e6c:	e013      	b.n	8004e96 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004e6e:	4b4c      	ldr	r3, [pc, #304]	@ (8004fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d10f      	bne.n	8004e9a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004e7a:	4b49      	ldr	r3, [pc, #292]	@ (8004fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d109      	bne.n	8004e9a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004e8a:	e006      	b.n	8004e9a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	73fb      	strb	r3, [r7, #15]
      break;
 8004e90:	e004      	b.n	8004e9c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004e92:	bf00      	nop
 8004e94:	e002      	b.n	8004e9c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004e96:	bf00      	nop
 8004e98:	e000      	b.n	8004e9c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004e9a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004e9c:	7bfb      	ldrb	r3, [r7, #15]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d10d      	bne.n	8004ebe <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004ea2:	4b3f      	ldr	r3, [pc, #252]	@ (8004fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ea4:	68db      	ldr	r3, [r3, #12]
 8004ea6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6819      	ldr	r1, [r3, #0]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	3b01      	subs	r3, #1
 8004eb4:	011b      	lsls	r3, r3, #4
 8004eb6:	430b      	orrs	r3, r1
 8004eb8:	4939      	ldr	r1, [pc, #228]	@ (8004fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004ebe:	7bfb      	ldrb	r3, [r7, #15]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d167      	bne.n	8004f94 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004ec4:	4b36      	ldr	r3, [pc, #216]	@ (8004fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a35      	ldr	r2, [pc, #212]	@ (8004fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004eca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ece:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ed0:	f7fc fc8c 	bl	80017ec <HAL_GetTick>
 8004ed4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004ed6:	e009      	b.n	8004eec <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004ed8:	f7fc fc88 	bl	80017ec <HAL_GetTick>
 8004edc:	4602      	mov	r2, r0
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	1ad3      	subs	r3, r2, r3
 8004ee2:	2b02      	cmp	r3, #2
 8004ee4:	d902      	bls.n	8004eec <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	73fb      	strb	r3, [r7, #15]
        break;
 8004eea:	e005      	b.n	8004ef8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004eec:	4b2c      	ldr	r3, [pc, #176]	@ (8004fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d1ef      	bne.n	8004ed8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004ef8:	7bfb      	ldrb	r3, [r7, #15]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d14a      	bne.n	8004f94 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d111      	bne.n	8004f28 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004f04:	4b26      	ldr	r3, [pc, #152]	@ (8004fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f06:	695b      	ldr	r3, [r3, #20]
 8004f08:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004f0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f10:	687a      	ldr	r2, [r7, #4]
 8004f12:	6892      	ldr	r2, [r2, #8]
 8004f14:	0211      	lsls	r1, r2, #8
 8004f16:	687a      	ldr	r2, [r7, #4]
 8004f18:	68d2      	ldr	r2, [r2, #12]
 8004f1a:	0912      	lsrs	r2, r2, #4
 8004f1c:	0452      	lsls	r2, r2, #17
 8004f1e:	430a      	orrs	r2, r1
 8004f20:	491f      	ldr	r1, [pc, #124]	@ (8004fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f22:	4313      	orrs	r3, r2
 8004f24:	614b      	str	r3, [r1, #20]
 8004f26:	e011      	b.n	8004f4c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004f28:	4b1d      	ldr	r3, [pc, #116]	@ (8004fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f2a:	695b      	ldr	r3, [r3, #20]
 8004f2c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004f30:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004f34:	687a      	ldr	r2, [r7, #4]
 8004f36:	6892      	ldr	r2, [r2, #8]
 8004f38:	0211      	lsls	r1, r2, #8
 8004f3a:	687a      	ldr	r2, [r7, #4]
 8004f3c:	6912      	ldr	r2, [r2, #16]
 8004f3e:	0852      	lsrs	r2, r2, #1
 8004f40:	3a01      	subs	r2, #1
 8004f42:	0652      	lsls	r2, r2, #25
 8004f44:	430a      	orrs	r2, r1
 8004f46:	4916      	ldr	r1, [pc, #88]	@ (8004fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004f4c:	4b14      	ldr	r3, [pc, #80]	@ (8004fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a13      	ldr	r2, [pc, #76]	@ (8004fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f56:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f58:	f7fc fc48 	bl	80017ec <HAL_GetTick>
 8004f5c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004f5e:	e009      	b.n	8004f74 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004f60:	f7fc fc44 	bl	80017ec <HAL_GetTick>
 8004f64:	4602      	mov	r2, r0
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	1ad3      	subs	r3, r2, r3
 8004f6a:	2b02      	cmp	r3, #2
 8004f6c:	d902      	bls.n	8004f74 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004f6e:	2303      	movs	r3, #3
 8004f70:	73fb      	strb	r3, [r7, #15]
          break;
 8004f72:	e005      	b.n	8004f80 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004f74:	4b0a      	ldr	r3, [pc, #40]	@ (8004fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d0ef      	beq.n	8004f60 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004f80:	7bfb      	ldrb	r3, [r7, #15]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d106      	bne.n	8004f94 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004f86:	4b06      	ldr	r3, [pc, #24]	@ (8004fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f88:	695a      	ldr	r2, [r3, #20]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	695b      	ldr	r3, [r3, #20]
 8004f8e:	4904      	ldr	r1, [pc, #16]	@ (8004fa0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f90:	4313      	orrs	r3, r2
 8004f92:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004f94:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3710      	adds	r7, #16
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}
 8004f9e:	bf00      	nop
 8004fa0:	40021000 	.word	0x40021000

08004fa4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b082      	sub	sp, #8
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d101      	bne.n	8004fb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e049      	b.n	800504a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d106      	bne.n	8004fd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	f7fc fa9e 	bl	800150c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2202      	movs	r2, #2
 8004fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681a      	ldr	r2, [r3, #0]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	3304      	adds	r3, #4
 8004fe0:	4619      	mov	r1, r3
 8004fe2:	4610      	mov	r0, r2
 8004fe4:	f000 fa9e 	bl	8005524 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2201      	movs	r2, #1
 8004fec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2201      	movs	r2, #1
 8005004:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2201      	movs	r2, #1
 800500c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2201      	movs	r2, #1
 8005014:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2201      	movs	r2, #1
 800501c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2201      	movs	r2, #1
 8005024:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2201      	movs	r2, #1
 800502c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2201      	movs	r2, #1
 8005034:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2201      	movs	r2, #1
 800503c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2201      	movs	r2, #1
 8005044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005048:	2300      	movs	r3, #0
}
 800504a:	4618      	mov	r0, r3
 800504c:	3708      	adds	r7, #8
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}
	...

08005054 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005054:	b480      	push	{r7}
 8005056:	b085      	sub	sp, #20
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005062:	b2db      	uxtb	r3, r3
 8005064:	2b01      	cmp	r3, #1
 8005066:	d001      	beq.n	800506c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005068:	2301      	movs	r3, #1
 800506a:	e04f      	b.n	800510c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2202      	movs	r2, #2
 8005070:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	68da      	ldr	r2, [r3, #12]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f042 0201 	orr.w	r2, r2, #1
 8005082:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a23      	ldr	r2, [pc, #140]	@ (8005118 <HAL_TIM_Base_Start_IT+0xc4>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d01d      	beq.n	80050ca <HAL_TIM_Base_Start_IT+0x76>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005096:	d018      	beq.n	80050ca <HAL_TIM_Base_Start_IT+0x76>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a1f      	ldr	r2, [pc, #124]	@ (800511c <HAL_TIM_Base_Start_IT+0xc8>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d013      	beq.n	80050ca <HAL_TIM_Base_Start_IT+0x76>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a1e      	ldr	r2, [pc, #120]	@ (8005120 <HAL_TIM_Base_Start_IT+0xcc>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d00e      	beq.n	80050ca <HAL_TIM_Base_Start_IT+0x76>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a1c      	ldr	r2, [pc, #112]	@ (8005124 <HAL_TIM_Base_Start_IT+0xd0>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d009      	beq.n	80050ca <HAL_TIM_Base_Start_IT+0x76>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a1b      	ldr	r2, [pc, #108]	@ (8005128 <HAL_TIM_Base_Start_IT+0xd4>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d004      	beq.n	80050ca <HAL_TIM_Base_Start_IT+0x76>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a19      	ldr	r2, [pc, #100]	@ (800512c <HAL_TIM_Base_Start_IT+0xd8>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d115      	bne.n	80050f6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	689a      	ldr	r2, [r3, #8]
 80050d0:	4b17      	ldr	r3, [pc, #92]	@ (8005130 <HAL_TIM_Base_Start_IT+0xdc>)
 80050d2:	4013      	ands	r3, r2
 80050d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2b06      	cmp	r3, #6
 80050da:	d015      	beq.n	8005108 <HAL_TIM_Base_Start_IT+0xb4>
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050e2:	d011      	beq.n	8005108 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f042 0201 	orr.w	r2, r2, #1
 80050f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050f4:	e008      	b.n	8005108 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f042 0201 	orr.w	r2, r2, #1
 8005104:	601a      	str	r2, [r3, #0]
 8005106:	e000      	b.n	800510a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005108:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800510a:	2300      	movs	r3, #0
}
 800510c:	4618      	mov	r0, r3
 800510e:	3714      	adds	r7, #20
 8005110:	46bd      	mov	sp, r7
 8005112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005116:	4770      	bx	lr
 8005118:	40012c00 	.word	0x40012c00
 800511c:	40000400 	.word	0x40000400
 8005120:	40000800 	.word	0x40000800
 8005124:	40000c00 	.word	0x40000c00
 8005128:	40013400 	.word	0x40013400
 800512c:	40014000 	.word	0x40014000
 8005130:	00010007 	.word	0x00010007

08005134 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	68db      	ldr	r3, [r3, #12]
 8005142:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	691b      	ldr	r3, [r3, #16]
 800514a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	f003 0302 	and.w	r3, r3, #2
 8005152:	2b00      	cmp	r3, #0
 8005154:	d020      	beq.n	8005198 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	f003 0302 	and.w	r3, r3, #2
 800515c:	2b00      	cmp	r3, #0
 800515e:	d01b      	beq.n	8005198 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f06f 0202 	mvn.w	r2, #2
 8005168:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2201      	movs	r2, #1
 800516e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	699b      	ldr	r3, [r3, #24]
 8005176:	f003 0303 	and.w	r3, r3, #3
 800517a:	2b00      	cmp	r3, #0
 800517c:	d003      	beq.n	8005186 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f000 f9b2 	bl	80054e8 <HAL_TIM_IC_CaptureCallback>
 8005184:	e005      	b.n	8005192 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f000 f9a4 	bl	80054d4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f000 f9b5 	bl	80054fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2200      	movs	r2, #0
 8005196:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	f003 0304 	and.w	r3, r3, #4
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d020      	beq.n	80051e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	f003 0304 	and.w	r3, r3, #4
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d01b      	beq.n	80051e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f06f 0204 	mvn.w	r2, #4
 80051b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2202      	movs	r2, #2
 80051ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	699b      	ldr	r3, [r3, #24]
 80051c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d003      	beq.n	80051d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f000 f98c 	bl	80054e8 <HAL_TIM_IC_CaptureCallback>
 80051d0:	e005      	b.n	80051de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f000 f97e 	bl	80054d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f000 f98f 	bl	80054fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	f003 0308 	and.w	r3, r3, #8
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d020      	beq.n	8005230 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	f003 0308 	and.w	r3, r3, #8
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d01b      	beq.n	8005230 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f06f 0208 	mvn.w	r2, #8
 8005200:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2204      	movs	r2, #4
 8005206:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	69db      	ldr	r3, [r3, #28]
 800520e:	f003 0303 	and.w	r3, r3, #3
 8005212:	2b00      	cmp	r3, #0
 8005214:	d003      	beq.n	800521e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f000 f966 	bl	80054e8 <HAL_TIM_IC_CaptureCallback>
 800521c:	e005      	b.n	800522a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f000 f958 	bl	80054d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005224:	6878      	ldr	r0, [r7, #4]
 8005226:	f000 f969 	bl	80054fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2200      	movs	r2, #0
 800522e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	f003 0310 	and.w	r3, r3, #16
 8005236:	2b00      	cmp	r3, #0
 8005238:	d020      	beq.n	800527c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	f003 0310 	and.w	r3, r3, #16
 8005240:	2b00      	cmp	r3, #0
 8005242:	d01b      	beq.n	800527c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f06f 0210 	mvn.w	r2, #16
 800524c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2208      	movs	r2, #8
 8005252:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	69db      	ldr	r3, [r3, #28]
 800525a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800525e:	2b00      	cmp	r3, #0
 8005260:	d003      	beq.n	800526a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005262:	6878      	ldr	r0, [r7, #4]
 8005264:	f000 f940 	bl	80054e8 <HAL_TIM_IC_CaptureCallback>
 8005268:	e005      	b.n	8005276 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f000 f932 	bl	80054d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005270:	6878      	ldr	r0, [r7, #4]
 8005272:	f000 f943 	bl	80054fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	f003 0301 	and.w	r3, r3, #1
 8005282:	2b00      	cmp	r3, #0
 8005284:	d00c      	beq.n	80052a0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	f003 0301 	and.w	r3, r3, #1
 800528c:	2b00      	cmp	r3, #0
 800528e:	d007      	beq.n	80052a0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f06f 0201 	mvn.w	r2, #1
 8005298:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800529a:	6878      	ldr	r0, [r7, #4]
 800529c:	f7fb ff80 	bl	80011a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d104      	bne.n	80052b4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d00c      	beq.n	80052ce <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d007      	beq.n	80052ce <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80052c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80052c8:	6878      	ldr	r0, [r7, #4]
 80052ca:	f000 fb2f 	bl	800592c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d00c      	beq.n	80052f2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d007      	beq.n	80052f2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80052ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80052ec:	6878      	ldr	r0, [r7, #4]
 80052ee:	f000 fb27 	bl	8005940 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d00c      	beq.n	8005316 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005302:	2b00      	cmp	r3, #0
 8005304:	d007      	beq.n	8005316 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800530e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f000 f8fd 	bl	8005510 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	f003 0320 	and.w	r3, r3, #32
 800531c:	2b00      	cmp	r3, #0
 800531e:	d00c      	beq.n	800533a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f003 0320 	and.w	r3, r3, #32
 8005326:	2b00      	cmp	r3, #0
 8005328:	d007      	beq.n	800533a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f06f 0220 	mvn.w	r2, #32
 8005332:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f000 faef 	bl	8005918 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800533a:	bf00      	nop
 800533c:	3710      	adds	r7, #16
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}

08005342 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005342:	b580      	push	{r7, lr}
 8005344:	b084      	sub	sp, #16
 8005346:	af00      	add	r7, sp, #0
 8005348:	6078      	str	r0, [r7, #4]
 800534a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800534c:	2300      	movs	r3, #0
 800534e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005356:	2b01      	cmp	r3, #1
 8005358:	d101      	bne.n	800535e <HAL_TIM_ConfigClockSource+0x1c>
 800535a:	2302      	movs	r3, #2
 800535c:	e0b6      	b.n	80054cc <HAL_TIM_ConfigClockSource+0x18a>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2201      	movs	r2, #1
 8005362:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2202      	movs	r2, #2
 800536a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800537c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005380:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005388:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	68ba      	ldr	r2, [r7, #8]
 8005390:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800539a:	d03e      	beq.n	800541a <HAL_TIM_ConfigClockSource+0xd8>
 800539c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053a0:	f200 8087 	bhi.w	80054b2 <HAL_TIM_ConfigClockSource+0x170>
 80053a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053a8:	f000 8086 	beq.w	80054b8 <HAL_TIM_ConfigClockSource+0x176>
 80053ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053b0:	d87f      	bhi.n	80054b2 <HAL_TIM_ConfigClockSource+0x170>
 80053b2:	2b70      	cmp	r3, #112	@ 0x70
 80053b4:	d01a      	beq.n	80053ec <HAL_TIM_ConfigClockSource+0xaa>
 80053b6:	2b70      	cmp	r3, #112	@ 0x70
 80053b8:	d87b      	bhi.n	80054b2 <HAL_TIM_ConfigClockSource+0x170>
 80053ba:	2b60      	cmp	r3, #96	@ 0x60
 80053bc:	d050      	beq.n	8005460 <HAL_TIM_ConfigClockSource+0x11e>
 80053be:	2b60      	cmp	r3, #96	@ 0x60
 80053c0:	d877      	bhi.n	80054b2 <HAL_TIM_ConfigClockSource+0x170>
 80053c2:	2b50      	cmp	r3, #80	@ 0x50
 80053c4:	d03c      	beq.n	8005440 <HAL_TIM_ConfigClockSource+0xfe>
 80053c6:	2b50      	cmp	r3, #80	@ 0x50
 80053c8:	d873      	bhi.n	80054b2 <HAL_TIM_ConfigClockSource+0x170>
 80053ca:	2b40      	cmp	r3, #64	@ 0x40
 80053cc:	d058      	beq.n	8005480 <HAL_TIM_ConfigClockSource+0x13e>
 80053ce:	2b40      	cmp	r3, #64	@ 0x40
 80053d0:	d86f      	bhi.n	80054b2 <HAL_TIM_ConfigClockSource+0x170>
 80053d2:	2b30      	cmp	r3, #48	@ 0x30
 80053d4:	d064      	beq.n	80054a0 <HAL_TIM_ConfigClockSource+0x15e>
 80053d6:	2b30      	cmp	r3, #48	@ 0x30
 80053d8:	d86b      	bhi.n	80054b2 <HAL_TIM_ConfigClockSource+0x170>
 80053da:	2b20      	cmp	r3, #32
 80053dc:	d060      	beq.n	80054a0 <HAL_TIM_ConfigClockSource+0x15e>
 80053de:	2b20      	cmp	r3, #32
 80053e0:	d867      	bhi.n	80054b2 <HAL_TIM_ConfigClockSource+0x170>
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d05c      	beq.n	80054a0 <HAL_TIM_ConfigClockSource+0x15e>
 80053e6:	2b10      	cmp	r3, #16
 80053e8:	d05a      	beq.n	80054a0 <HAL_TIM_ConfigClockSource+0x15e>
 80053ea:	e062      	b.n	80054b2 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80053fc:	f000 f9e3 	bl	80057c6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800540e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	68ba      	ldr	r2, [r7, #8]
 8005416:	609a      	str	r2, [r3, #8]
      break;
 8005418:	e04f      	b.n	80054ba <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800542a:	f000 f9cc 	bl	80057c6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	689a      	ldr	r2, [r3, #8]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800543c:	609a      	str	r2, [r3, #8]
      break;
 800543e:	e03c      	b.n	80054ba <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800544c:	461a      	mov	r2, r3
 800544e:	f000 f909 	bl	8005664 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	2150      	movs	r1, #80	@ 0x50
 8005458:	4618      	mov	r0, r3
 800545a:	f000 f999 	bl	8005790 <TIM_ITRx_SetConfig>
      break;
 800545e:	e02c      	b.n	80054ba <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800546c:	461a      	mov	r2, r3
 800546e:	f000 f94d 	bl	800570c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	2160      	movs	r1, #96	@ 0x60
 8005478:	4618      	mov	r0, r3
 800547a:	f000 f989 	bl	8005790 <TIM_ITRx_SetConfig>
      break;
 800547e:	e01c      	b.n	80054ba <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800548c:	461a      	mov	r2, r3
 800548e:	f000 f8e9 	bl	8005664 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	2140      	movs	r1, #64	@ 0x40
 8005498:	4618      	mov	r0, r3
 800549a:	f000 f979 	bl	8005790 <TIM_ITRx_SetConfig>
      break;
 800549e:	e00c      	b.n	80054ba <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4619      	mov	r1, r3
 80054aa:	4610      	mov	r0, r2
 80054ac:	f000 f970 	bl	8005790 <TIM_ITRx_SetConfig>
      break;
 80054b0:	e003      	b.n	80054ba <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	73fb      	strb	r3, [r7, #15]
      break;
 80054b6:	e000      	b.n	80054ba <HAL_TIM_ConfigClockSource+0x178>
      break;
 80054b8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2201      	movs	r2, #1
 80054be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2200      	movs	r2, #0
 80054c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80054ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3710      	adds	r7, #16
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}

080054d4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b083      	sub	sp, #12
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054dc:	bf00      	nop
 80054de:	370c      	adds	r7, #12
 80054e0:	46bd      	mov	sp, r7
 80054e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e6:	4770      	bx	lr

080054e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b083      	sub	sp, #12
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054f0:	bf00      	nop
 80054f2:	370c      	adds	r7, #12
 80054f4:	46bd      	mov	sp, r7
 80054f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fa:	4770      	bx	lr

080054fc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b083      	sub	sp, #12
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005504:	bf00      	nop
 8005506:	370c      	adds	r7, #12
 8005508:	46bd      	mov	sp, r7
 800550a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550e:	4770      	bx	lr

08005510 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005510:	b480      	push	{r7}
 8005512:	b083      	sub	sp, #12
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005518:	bf00      	nop
 800551a:	370c      	adds	r7, #12
 800551c:	46bd      	mov	sp, r7
 800551e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005522:	4770      	bx	lr

08005524 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005524:	b480      	push	{r7}
 8005526:	b085      	sub	sp, #20
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	4a43      	ldr	r2, [pc, #268]	@ (8005644 <TIM_Base_SetConfig+0x120>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d013      	beq.n	8005564 <TIM_Base_SetConfig+0x40>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005542:	d00f      	beq.n	8005564 <TIM_Base_SetConfig+0x40>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	4a40      	ldr	r2, [pc, #256]	@ (8005648 <TIM_Base_SetConfig+0x124>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d00b      	beq.n	8005564 <TIM_Base_SetConfig+0x40>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	4a3f      	ldr	r2, [pc, #252]	@ (800564c <TIM_Base_SetConfig+0x128>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d007      	beq.n	8005564 <TIM_Base_SetConfig+0x40>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	4a3e      	ldr	r2, [pc, #248]	@ (8005650 <TIM_Base_SetConfig+0x12c>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d003      	beq.n	8005564 <TIM_Base_SetConfig+0x40>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4a3d      	ldr	r2, [pc, #244]	@ (8005654 <TIM_Base_SetConfig+0x130>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d108      	bne.n	8005576 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800556a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	68fa      	ldr	r2, [r7, #12]
 8005572:	4313      	orrs	r3, r2
 8005574:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a32      	ldr	r2, [pc, #200]	@ (8005644 <TIM_Base_SetConfig+0x120>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d01f      	beq.n	80055be <TIM_Base_SetConfig+0x9a>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005584:	d01b      	beq.n	80055be <TIM_Base_SetConfig+0x9a>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	4a2f      	ldr	r2, [pc, #188]	@ (8005648 <TIM_Base_SetConfig+0x124>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d017      	beq.n	80055be <TIM_Base_SetConfig+0x9a>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	4a2e      	ldr	r2, [pc, #184]	@ (800564c <TIM_Base_SetConfig+0x128>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d013      	beq.n	80055be <TIM_Base_SetConfig+0x9a>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	4a2d      	ldr	r2, [pc, #180]	@ (8005650 <TIM_Base_SetConfig+0x12c>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d00f      	beq.n	80055be <TIM_Base_SetConfig+0x9a>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	4a2c      	ldr	r2, [pc, #176]	@ (8005654 <TIM_Base_SetConfig+0x130>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d00b      	beq.n	80055be <TIM_Base_SetConfig+0x9a>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	4a2b      	ldr	r2, [pc, #172]	@ (8005658 <TIM_Base_SetConfig+0x134>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d007      	beq.n	80055be <TIM_Base_SetConfig+0x9a>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a2a      	ldr	r2, [pc, #168]	@ (800565c <TIM_Base_SetConfig+0x138>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d003      	beq.n	80055be <TIM_Base_SetConfig+0x9a>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	4a29      	ldr	r2, [pc, #164]	@ (8005660 <TIM_Base_SetConfig+0x13c>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d108      	bne.n	80055d0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	68db      	ldr	r3, [r3, #12]
 80055ca:	68fa      	ldr	r2, [r7, #12]
 80055cc:	4313      	orrs	r3, r2
 80055ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	695b      	ldr	r3, [r3, #20]
 80055da:	4313      	orrs	r3, r2
 80055dc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	689a      	ldr	r2, [r3, #8]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	681a      	ldr	r2, [r3, #0]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	4a14      	ldr	r2, [pc, #80]	@ (8005644 <TIM_Base_SetConfig+0x120>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d00f      	beq.n	8005616 <TIM_Base_SetConfig+0xf2>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	4a16      	ldr	r2, [pc, #88]	@ (8005654 <TIM_Base_SetConfig+0x130>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d00b      	beq.n	8005616 <TIM_Base_SetConfig+0xf2>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a15      	ldr	r2, [pc, #84]	@ (8005658 <TIM_Base_SetConfig+0x134>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d007      	beq.n	8005616 <TIM_Base_SetConfig+0xf2>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4a14      	ldr	r2, [pc, #80]	@ (800565c <TIM_Base_SetConfig+0x138>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d003      	beq.n	8005616 <TIM_Base_SetConfig+0xf2>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	4a13      	ldr	r2, [pc, #76]	@ (8005660 <TIM_Base_SetConfig+0x13c>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d103      	bne.n	800561e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	691a      	ldr	r2, [r3, #16]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f043 0204 	orr.w	r2, r3, #4
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2201      	movs	r2, #1
 800562e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	68fa      	ldr	r2, [r7, #12]
 8005634:	601a      	str	r2, [r3, #0]
}
 8005636:	bf00      	nop
 8005638:	3714      	adds	r7, #20
 800563a:	46bd      	mov	sp, r7
 800563c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005640:	4770      	bx	lr
 8005642:	bf00      	nop
 8005644:	40012c00 	.word	0x40012c00
 8005648:	40000400 	.word	0x40000400
 800564c:	40000800 	.word	0x40000800
 8005650:	40000c00 	.word	0x40000c00
 8005654:	40013400 	.word	0x40013400
 8005658:	40014000 	.word	0x40014000
 800565c:	40014400 	.word	0x40014400
 8005660:	40014800 	.word	0x40014800

08005664 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005664:	b480      	push	{r7}
 8005666:	b087      	sub	sp, #28
 8005668:	af00      	add	r7, sp, #0
 800566a:	60f8      	str	r0, [r7, #12]
 800566c:	60b9      	str	r1, [r7, #8]
 800566e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	6a1b      	ldr	r3, [r3, #32]
 8005674:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	6a1b      	ldr	r3, [r3, #32]
 800567a:	f023 0201 	bic.w	r2, r3, #1
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	4a1c      	ldr	r2, [pc, #112]	@ (80056f8 <TIM_TI1_ConfigInputStage+0x94>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d00f      	beq.n	80056aa <TIM_TI1_ConfigInputStage+0x46>
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	4a1b      	ldr	r2, [pc, #108]	@ (80056fc <TIM_TI1_ConfigInputStage+0x98>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d00b      	beq.n	80056aa <TIM_TI1_ConfigInputStage+0x46>
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	4a1a      	ldr	r2, [pc, #104]	@ (8005700 <TIM_TI1_ConfigInputStage+0x9c>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d007      	beq.n	80056aa <TIM_TI1_ConfigInputStage+0x46>
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	4a19      	ldr	r2, [pc, #100]	@ (8005704 <TIM_TI1_ConfigInputStage+0xa0>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d003      	beq.n	80056aa <TIM_TI1_ConfigInputStage+0x46>
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	4a18      	ldr	r2, [pc, #96]	@ (8005708 <TIM_TI1_ConfigInputStage+0xa4>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d105      	bne.n	80056b6 <TIM_TI1_ConfigInputStage+0x52>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	6a1b      	ldr	r3, [r3, #32]
 80056ae:	f023 0204 	bic.w	r2, r3, #4
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	699b      	ldr	r3, [r3, #24]
 80056ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80056c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	011b      	lsls	r3, r3, #4
 80056c8:	693a      	ldr	r2, [r7, #16]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	f023 030a 	bic.w	r3, r3, #10
 80056d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80056d6:	697a      	ldr	r2, [r7, #20]
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	4313      	orrs	r3, r2
 80056dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	693a      	ldr	r2, [r7, #16]
 80056e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	697a      	ldr	r2, [r7, #20]
 80056e8:	621a      	str	r2, [r3, #32]
}
 80056ea:	bf00      	nop
 80056ec:	371c      	adds	r7, #28
 80056ee:	46bd      	mov	sp, r7
 80056f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f4:	4770      	bx	lr
 80056f6:	bf00      	nop
 80056f8:	40012c00 	.word	0x40012c00
 80056fc:	40013400 	.word	0x40013400
 8005700:	40014000 	.word	0x40014000
 8005704:	40014400 	.word	0x40014400
 8005708:	40014800 	.word	0x40014800

0800570c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800570c:	b480      	push	{r7}
 800570e:	b087      	sub	sp, #28
 8005710:	af00      	add	r7, sp, #0
 8005712:	60f8      	str	r0, [r7, #12]
 8005714:	60b9      	str	r1, [r7, #8]
 8005716:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	6a1b      	ldr	r3, [r3, #32]
 800571c:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	6a1b      	ldr	r3, [r3, #32]
 8005722:	f023 0210 	bic.w	r2, r3, #16
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	4a16      	ldr	r2, [pc, #88]	@ (8005788 <TIM_TI2_ConfigInputStage+0x7c>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d003      	beq.n	800573a <TIM_TI2_ConfigInputStage+0x2e>
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	4a15      	ldr	r2, [pc, #84]	@ (800578c <TIM_TI2_ConfigInputStage+0x80>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d105      	bne.n	8005746 <TIM_TI2_ConfigInputStage+0x3a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6a1b      	ldr	r3, [r3, #32]
 800573e:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	699b      	ldr	r3, [r3, #24]
 800574a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005752:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	031b      	lsls	r3, r3, #12
 8005758:	693a      	ldr	r2, [r7, #16]
 800575a:	4313      	orrs	r3, r2
 800575c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005764:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	011b      	lsls	r3, r3, #4
 800576a:	697a      	ldr	r2, [r7, #20]
 800576c:	4313      	orrs	r3, r2
 800576e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	693a      	ldr	r2, [r7, #16]
 8005774:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	697a      	ldr	r2, [r7, #20]
 800577a:	621a      	str	r2, [r3, #32]
}
 800577c:	bf00      	nop
 800577e:	371c      	adds	r7, #28
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr
 8005788:	40012c00 	.word	0x40012c00
 800578c:	40013400 	.word	0x40013400

08005790 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005790:	b480      	push	{r7}
 8005792:	b085      	sub	sp, #20
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
 8005798:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057a6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057a8:	683a      	ldr	r2, [r7, #0]
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	4313      	orrs	r3, r2
 80057ae:	f043 0307 	orr.w	r3, r3, #7
 80057b2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	68fa      	ldr	r2, [r7, #12]
 80057b8:	609a      	str	r2, [r3, #8]
}
 80057ba:	bf00      	nop
 80057bc:	3714      	adds	r7, #20
 80057be:	46bd      	mov	sp, r7
 80057c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c4:	4770      	bx	lr

080057c6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80057c6:	b480      	push	{r7}
 80057c8:	b087      	sub	sp, #28
 80057ca:	af00      	add	r7, sp, #0
 80057cc:	60f8      	str	r0, [r7, #12]
 80057ce:	60b9      	str	r1, [r7, #8]
 80057d0:	607a      	str	r2, [r7, #4]
 80057d2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80057e0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	021a      	lsls	r2, r3, #8
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	431a      	orrs	r2, r3
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	4313      	orrs	r3, r2
 80057ee:	697a      	ldr	r2, [r7, #20]
 80057f0:	4313      	orrs	r3, r2
 80057f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	697a      	ldr	r2, [r7, #20]
 80057f8:	609a      	str	r2, [r3, #8]
}
 80057fa:	bf00      	nop
 80057fc:	371c      	adds	r7, #28
 80057fe:	46bd      	mov	sp, r7
 8005800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005804:	4770      	bx	lr
	...

08005808 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005808:	b480      	push	{r7}
 800580a:	b085      	sub	sp, #20
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
 8005810:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005818:	2b01      	cmp	r3, #1
 800581a:	d101      	bne.n	8005820 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800581c:	2302      	movs	r3, #2
 800581e:	e068      	b.n	80058f2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2201      	movs	r2, #1
 8005824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2202      	movs	r2, #2
 800582c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	689b      	ldr	r3, [r3, #8]
 800583e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4a2e      	ldr	r2, [pc, #184]	@ (8005900 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d004      	beq.n	8005854 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a2d      	ldr	r2, [pc, #180]	@ (8005904 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d108      	bne.n	8005866 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800585a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	68fa      	ldr	r2, [r7, #12]
 8005862:	4313      	orrs	r3, r2
 8005864:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800586c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	68fa      	ldr	r2, [r7, #12]
 8005874:	4313      	orrs	r3, r2
 8005876:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	68fa      	ldr	r2, [r7, #12]
 800587e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a1e      	ldr	r2, [pc, #120]	@ (8005900 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d01d      	beq.n	80058c6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005892:	d018      	beq.n	80058c6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a1b      	ldr	r2, [pc, #108]	@ (8005908 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d013      	beq.n	80058c6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a1a      	ldr	r2, [pc, #104]	@ (800590c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d00e      	beq.n	80058c6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a18      	ldr	r2, [pc, #96]	@ (8005910 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d009      	beq.n	80058c6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a13      	ldr	r2, [pc, #76]	@ (8005904 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d004      	beq.n	80058c6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a14      	ldr	r2, [pc, #80]	@ (8005914 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d10c      	bne.n	80058e0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	68ba      	ldr	r2, [r7, #8]
 80058d4:	4313      	orrs	r3, r2
 80058d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	68ba      	ldr	r2, [r7, #8]
 80058de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2201      	movs	r2, #1
 80058e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2200      	movs	r2, #0
 80058ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80058f0:	2300      	movs	r3, #0
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3714      	adds	r7, #20
 80058f6:	46bd      	mov	sp, r7
 80058f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fc:	4770      	bx	lr
 80058fe:	bf00      	nop
 8005900:	40012c00 	.word	0x40012c00
 8005904:	40013400 	.word	0x40013400
 8005908:	40000400 	.word	0x40000400
 800590c:	40000800 	.word	0x40000800
 8005910:	40000c00 	.word	0x40000c00
 8005914:	40014000 	.word	0x40014000

08005918 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005918:	b480      	push	{r7}
 800591a:	b083      	sub	sp, #12
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005920:	bf00      	nop
 8005922:	370c      	adds	r7, #12
 8005924:	46bd      	mov	sp, r7
 8005926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592a:	4770      	bx	lr

0800592c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800592c:	b480      	push	{r7}
 800592e:	b083      	sub	sp, #12
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005934:	bf00      	nop
 8005936:	370c      	adds	r7, #12
 8005938:	46bd      	mov	sp, r7
 800593a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593e:	4770      	bx	lr

08005940 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005940:	b480      	push	{r7}
 8005942:	b083      	sub	sp, #12
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005948:	bf00      	nop
 800594a:	370c      	adds	r7, #12
 800594c:	46bd      	mov	sp, r7
 800594e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005952:	4770      	bx	lr

08005954 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b082      	sub	sp, #8
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d101      	bne.n	8005966 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005962:	2301      	movs	r3, #1
 8005964:	e040      	b.n	80059e8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800596a:	2b00      	cmp	r3, #0
 800596c:	d106      	bne.n	800597c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2200      	movs	r2, #0
 8005972:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f7fb fdee 	bl	8001558 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2224      	movs	r2, #36	@ 0x24
 8005980:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f022 0201 	bic.w	r2, r2, #1
 8005990:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005996:	2b00      	cmp	r3, #0
 8005998:	d002      	beq.n	80059a0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800599a:	6878      	ldr	r0, [r7, #4]
 800599c:	f000 fae0 	bl	8005f60 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f000 f825 	bl	80059f0 <UART_SetConfig>
 80059a6:	4603      	mov	r3, r0
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	d101      	bne.n	80059b0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80059ac:	2301      	movs	r3, #1
 80059ae:	e01b      	b.n	80059e8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	685a      	ldr	r2, [r3, #4]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80059be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	689a      	ldr	r2, [r3, #8]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80059ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f042 0201 	orr.w	r2, r2, #1
 80059de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80059e0:	6878      	ldr	r0, [r7, #4]
 80059e2:	f000 fb5f 	bl	80060a4 <UART_CheckIdleState>
 80059e6:	4603      	mov	r3, r0
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	3708      	adds	r7, #8
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}

080059f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059f4:	b08a      	sub	sp, #40	@ 0x28
 80059f6:	af00      	add	r7, sp, #0
 80059f8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80059fa:	2300      	movs	r3, #0
 80059fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	689a      	ldr	r2, [r3, #8]
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	691b      	ldr	r3, [r3, #16]
 8005a08:	431a      	orrs	r2, r3
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	695b      	ldr	r3, [r3, #20]
 8005a0e:	431a      	orrs	r2, r3
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	69db      	ldr	r3, [r3, #28]
 8005a14:	4313      	orrs	r3, r2
 8005a16:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	4ba4      	ldr	r3, [pc, #656]	@ (8005cb0 <UART_SetConfig+0x2c0>)
 8005a20:	4013      	ands	r3, r2
 8005a22:	68fa      	ldr	r2, [r7, #12]
 8005a24:	6812      	ldr	r2, [r2, #0]
 8005a26:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005a28:	430b      	orrs	r3, r1
 8005a2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	68da      	ldr	r2, [r3, #12]
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	430a      	orrs	r2, r1
 8005a40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	699b      	ldr	r3, [r3, #24]
 8005a46:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a99      	ldr	r2, [pc, #612]	@ (8005cb4 <UART_SetConfig+0x2c4>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d004      	beq.n	8005a5c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	6a1b      	ldr	r3, [r3, #32]
 8005a56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a6c:	430a      	orrs	r2, r1
 8005a6e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a90      	ldr	r2, [pc, #576]	@ (8005cb8 <UART_SetConfig+0x2c8>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d126      	bne.n	8005ac8 <UART_SetConfig+0xd8>
 8005a7a:	4b90      	ldr	r3, [pc, #576]	@ (8005cbc <UART_SetConfig+0x2cc>)
 8005a7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a80:	f003 0303 	and.w	r3, r3, #3
 8005a84:	2b03      	cmp	r3, #3
 8005a86:	d81b      	bhi.n	8005ac0 <UART_SetConfig+0xd0>
 8005a88:	a201      	add	r2, pc, #4	@ (adr r2, 8005a90 <UART_SetConfig+0xa0>)
 8005a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a8e:	bf00      	nop
 8005a90:	08005aa1 	.word	0x08005aa1
 8005a94:	08005ab1 	.word	0x08005ab1
 8005a98:	08005aa9 	.word	0x08005aa9
 8005a9c:	08005ab9 	.word	0x08005ab9
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aa6:	e116      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005aa8:	2302      	movs	r3, #2
 8005aaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aae:	e112      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005ab0:	2304      	movs	r3, #4
 8005ab2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ab6:	e10e      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005ab8:	2308      	movs	r3, #8
 8005aba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005abe:	e10a      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005ac0:	2310      	movs	r3, #16
 8005ac2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ac6:	e106      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4a7c      	ldr	r2, [pc, #496]	@ (8005cc0 <UART_SetConfig+0x2d0>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d138      	bne.n	8005b44 <UART_SetConfig+0x154>
 8005ad2:	4b7a      	ldr	r3, [pc, #488]	@ (8005cbc <UART_SetConfig+0x2cc>)
 8005ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ad8:	f003 030c 	and.w	r3, r3, #12
 8005adc:	2b0c      	cmp	r3, #12
 8005ade:	d82d      	bhi.n	8005b3c <UART_SetConfig+0x14c>
 8005ae0:	a201      	add	r2, pc, #4	@ (adr r2, 8005ae8 <UART_SetConfig+0xf8>)
 8005ae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ae6:	bf00      	nop
 8005ae8:	08005b1d 	.word	0x08005b1d
 8005aec:	08005b3d 	.word	0x08005b3d
 8005af0:	08005b3d 	.word	0x08005b3d
 8005af4:	08005b3d 	.word	0x08005b3d
 8005af8:	08005b2d 	.word	0x08005b2d
 8005afc:	08005b3d 	.word	0x08005b3d
 8005b00:	08005b3d 	.word	0x08005b3d
 8005b04:	08005b3d 	.word	0x08005b3d
 8005b08:	08005b25 	.word	0x08005b25
 8005b0c:	08005b3d 	.word	0x08005b3d
 8005b10:	08005b3d 	.word	0x08005b3d
 8005b14:	08005b3d 	.word	0x08005b3d
 8005b18:	08005b35 	.word	0x08005b35
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b22:	e0d8      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005b24:	2302      	movs	r3, #2
 8005b26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b2a:	e0d4      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005b2c:	2304      	movs	r3, #4
 8005b2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b32:	e0d0      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005b34:	2308      	movs	r3, #8
 8005b36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b3a:	e0cc      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005b3c:	2310      	movs	r3, #16
 8005b3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b42:	e0c8      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a5e      	ldr	r2, [pc, #376]	@ (8005cc4 <UART_SetConfig+0x2d4>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d125      	bne.n	8005b9a <UART_SetConfig+0x1aa>
 8005b4e:	4b5b      	ldr	r3, [pc, #364]	@ (8005cbc <UART_SetConfig+0x2cc>)
 8005b50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b54:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005b58:	2b30      	cmp	r3, #48	@ 0x30
 8005b5a:	d016      	beq.n	8005b8a <UART_SetConfig+0x19a>
 8005b5c:	2b30      	cmp	r3, #48	@ 0x30
 8005b5e:	d818      	bhi.n	8005b92 <UART_SetConfig+0x1a2>
 8005b60:	2b20      	cmp	r3, #32
 8005b62:	d00a      	beq.n	8005b7a <UART_SetConfig+0x18a>
 8005b64:	2b20      	cmp	r3, #32
 8005b66:	d814      	bhi.n	8005b92 <UART_SetConfig+0x1a2>
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d002      	beq.n	8005b72 <UART_SetConfig+0x182>
 8005b6c:	2b10      	cmp	r3, #16
 8005b6e:	d008      	beq.n	8005b82 <UART_SetConfig+0x192>
 8005b70:	e00f      	b.n	8005b92 <UART_SetConfig+0x1a2>
 8005b72:	2300      	movs	r3, #0
 8005b74:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b78:	e0ad      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005b7a:	2302      	movs	r3, #2
 8005b7c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b80:	e0a9      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005b82:	2304      	movs	r3, #4
 8005b84:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b88:	e0a5      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005b8a:	2308      	movs	r3, #8
 8005b8c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b90:	e0a1      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005b92:	2310      	movs	r3, #16
 8005b94:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b98:	e09d      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4a4a      	ldr	r2, [pc, #296]	@ (8005cc8 <UART_SetConfig+0x2d8>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d125      	bne.n	8005bf0 <UART_SetConfig+0x200>
 8005ba4:	4b45      	ldr	r3, [pc, #276]	@ (8005cbc <UART_SetConfig+0x2cc>)
 8005ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005baa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005bae:	2bc0      	cmp	r3, #192	@ 0xc0
 8005bb0:	d016      	beq.n	8005be0 <UART_SetConfig+0x1f0>
 8005bb2:	2bc0      	cmp	r3, #192	@ 0xc0
 8005bb4:	d818      	bhi.n	8005be8 <UART_SetConfig+0x1f8>
 8005bb6:	2b80      	cmp	r3, #128	@ 0x80
 8005bb8:	d00a      	beq.n	8005bd0 <UART_SetConfig+0x1e0>
 8005bba:	2b80      	cmp	r3, #128	@ 0x80
 8005bbc:	d814      	bhi.n	8005be8 <UART_SetConfig+0x1f8>
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d002      	beq.n	8005bc8 <UART_SetConfig+0x1d8>
 8005bc2:	2b40      	cmp	r3, #64	@ 0x40
 8005bc4:	d008      	beq.n	8005bd8 <UART_SetConfig+0x1e8>
 8005bc6:	e00f      	b.n	8005be8 <UART_SetConfig+0x1f8>
 8005bc8:	2300      	movs	r3, #0
 8005bca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bce:	e082      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005bd0:	2302      	movs	r3, #2
 8005bd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bd6:	e07e      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005bd8:	2304      	movs	r3, #4
 8005bda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bde:	e07a      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005be0:	2308      	movs	r3, #8
 8005be2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005be6:	e076      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005be8:	2310      	movs	r3, #16
 8005bea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bee:	e072      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a35      	ldr	r2, [pc, #212]	@ (8005ccc <UART_SetConfig+0x2dc>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d12a      	bne.n	8005c50 <UART_SetConfig+0x260>
 8005bfa:	4b30      	ldr	r3, [pc, #192]	@ (8005cbc <UART_SetConfig+0x2cc>)
 8005bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c00:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c04:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c08:	d01a      	beq.n	8005c40 <UART_SetConfig+0x250>
 8005c0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c0e:	d81b      	bhi.n	8005c48 <UART_SetConfig+0x258>
 8005c10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c14:	d00c      	beq.n	8005c30 <UART_SetConfig+0x240>
 8005c16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c1a:	d815      	bhi.n	8005c48 <UART_SetConfig+0x258>
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d003      	beq.n	8005c28 <UART_SetConfig+0x238>
 8005c20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c24:	d008      	beq.n	8005c38 <UART_SetConfig+0x248>
 8005c26:	e00f      	b.n	8005c48 <UART_SetConfig+0x258>
 8005c28:	2300      	movs	r3, #0
 8005c2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c2e:	e052      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005c30:	2302      	movs	r3, #2
 8005c32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c36:	e04e      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005c38:	2304      	movs	r3, #4
 8005c3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c3e:	e04a      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005c40:	2308      	movs	r3, #8
 8005c42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c46:	e046      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005c48:	2310      	movs	r3, #16
 8005c4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c4e:	e042      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a17      	ldr	r2, [pc, #92]	@ (8005cb4 <UART_SetConfig+0x2c4>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d13a      	bne.n	8005cd0 <UART_SetConfig+0x2e0>
 8005c5a:	4b18      	ldr	r3, [pc, #96]	@ (8005cbc <UART_SetConfig+0x2cc>)
 8005c5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c60:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005c64:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005c68:	d01a      	beq.n	8005ca0 <UART_SetConfig+0x2b0>
 8005c6a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005c6e:	d81b      	bhi.n	8005ca8 <UART_SetConfig+0x2b8>
 8005c70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c74:	d00c      	beq.n	8005c90 <UART_SetConfig+0x2a0>
 8005c76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c7a:	d815      	bhi.n	8005ca8 <UART_SetConfig+0x2b8>
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d003      	beq.n	8005c88 <UART_SetConfig+0x298>
 8005c80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c84:	d008      	beq.n	8005c98 <UART_SetConfig+0x2a8>
 8005c86:	e00f      	b.n	8005ca8 <UART_SetConfig+0x2b8>
 8005c88:	2300      	movs	r3, #0
 8005c8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c8e:	e022      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005c90:	2302      	movs	r3, #2
 8005c92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c96:	e01e      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005c98:	2304      	movs	r3, #4
 8005c9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c9e:	e01a      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005ca0:	2308      	movs	r3, #8
 8005ca2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ca6:	e016      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005ca8:	2310      	movs	r3, #16
 8005caa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005cae:	e012      	b.n	8005cd6 <UART_SetConfig+0x2e6>
 8005cb0:	efff69f3 	.word	0xefff69f3
 8005cb4:	40008000 	.word	0x40008000
 8005cb8:	40013800 	.word	0x40013800
 8005cbc:	40021000 	.word	0x40021000
 8005cc0:	40004400 	.word	0x40004400
 8005cc4:	40004800 	.word	0x40004800
 8005cc8:	40004c00 	.word	0x40004c00
 8005ccc:	40005000 	.word	0x40005000
 8005cd0:	2310      	movs	r3, #16
 8005cd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a9f      	ldr	r2, [pc, #636]	@ (8005f58 <UART_SetConfig+0x568>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d17a      	bne.n	8005dd6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005ce0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005ce4:	2b08      	cmp	r3, #8
 8005ce6:	d824      	bhi.n	8005d32 <UART_SetConfig+0x342>
 8005ce8:	a201      	add	r2, pc, #4	@ (adr r2, 8005cf0 <UART_SetConfig+0x300>)
 8005cea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cee:	bf00      	nop
 8005cf0:	08005d15 	.word	0x08005d15
 8005cf4:	08005d33 	.word	0x08005d33
 8005cf8:	08005d1d 	.word	0x08005d1d
 8005cfc:	08005d33 	.word	0x08005d33
 8005d00:	08005d23 	.word	0x08005d23
 8005d04:	08005d33 	.word	0x08005d33
 8005d08:	08005d33 	.word	0x08005d33
 8005d0c:	08005d33 	.word	0x08005d33
 8005d10:	08005d2b 	.word	0x08005d2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d14:	f7fe fbfe 	bl	8004514 <HAL_RCC_GetPCLK1Freq>
 8005d18:	61f8      	str	r0, [r7, #28]
        break;
 8005d1a:	e010      	b.n	8005d3e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d1c:	4b8f      	ldr	r3, [pc, #572]	@ (8005f5c <UART_SetConfig+0x56c>)
 8005d1e:	61fb      	str	r3, [r7, #28]
        break;
 8005d20:	e00d      	b.n	8005d3e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d22:	f7fe fb5f 	bl	80043e4 <HAL_RCC_GetSysClockFreq>
 8005d26:	61f8      	str	r0, [r7, #28]
        break;
 8005d28:	e009      	b.n	8005d3e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d2e:	61fb      	str	r3, [r7, #28]
        break;
 8005d30:	e005      	b.n	8005d3e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005d32:	2300      	movs	r3, #0
 8005d34:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005d36:	2301      	movs	r3, #1
 8005d38:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005d3c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005d3e:	69fb      	ldr	r3, [r7, #28]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	f000 80fb 	beq.w	8005f3c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	685a      	ldr	r2, [r3, #4]
 8005d4a:	4613      	mov	r3, r2
 8005d4c:	005b      	lsls	r3, r3, #1
 8005d4e:	4413      	add	r3, r2
 8005d50:	69fa      	ldr	r2, [r7, #28]
 8005d52:	429a      	cmp	r2, r3
 8005d54:	d305      	bcc.n	8005d62 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	685b      	ldr	r3, [r3, #4]
 8005d5a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005d5c:	69fa      	ldr	r2, [r7, #28]
 8005d5e:	429a      	cmp	r2, r3
 8005d60:	d903      	bls.n	8005d6a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005d62:	2301      	movs	r3, #1
 8005d64:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005d68:	e0e8      	b.n	8005f3c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005d6a:	69fb      	ldr	r3, [r7, #28]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	461c      	mov	r4, r3
 8005d70:	4615      	mov	r5, r2
 8005d72:	f04f 0200 	mov.w	r2, #0
 8005d76:	f04f 0300 	mov.w	r3, #0
 8005d7a:	022b      	lsls	r3, r5, #8
 8005d7c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005d80:	0222      	lsls	r2, r4, #8
 8005d82:	68f9      	ldr	r1, [r7, #12]
 8005d84:	6849      	ldr	r1, [r1, #4]
 8005d86:	0849      	lsrs	r1, r1, #1
 8005d88:	2000      	movs	r0, #0
 8005d8a:	4688      	mov	r8, r1
 8005d8c:	4681      	mov	r9, r0
 8005d8e:	eb12 0a08 	adds.w	sl, r2, r8
 8005d92:	eb43 0b09 	adc.w	fp, r3, r9
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	603b      	str	r3, [r7, #0]
 8005d9e:	607a      	str	r2, [r7, #4]
 8005da0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005da4:	4650      	mov	r0, sl
 8005da6:	4659      	mov	r1, fp
 8005da8:	f7fa fe4c 	bl	8000a44 <__aeabi_uldivmod>
 8005dac:	4602      	mov	r2, r0
 8005dae:	460b      	mov	r3, r1
 8005db0:	4613      	mov	r3, r2
 8005db2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005db4:	69bb      	ldr	r3, [r7, #24]
 8005db6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005dba:	d308      	bcc.n	8005dce <UART_SetConfig+0x3de>
 8005dbc:	69bb      	ldr	r3, [r7, #24]
 8005dbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005dc2:	d204      	bcs.n	8005dce <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	69ba      	ldr	r2, [r7, #24]
 8005dca:	60da      	str	r2, [r3, #12]
 8005dcc:	e0b6      	b.n	8005f3c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005dd4:	e0b2      	b.n	8005f3c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	69db      	ldr	r3, [r3, #28]
 8005dda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005dde:	d15e      	bne.n	8005e9e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005de0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005de4:	2b08      	cmp	r3, #8
 8005de6:	d828      	bhi.n	8005e3a <UART_SetConfig+0x44a>
 8005de8:	a201      	add	r2, pc, #4	@ (adr r2, 8005df0 <UART_SetConfig+0x400>)
 8005dea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dee:	bf00      	nop
 8005df0:	08005e15 	.word	0x08005e15
 8005df4:	08005e1d 	.word	0x08005e1d
 8005df8:	08005e25 	.word	0x08005e25
 8005dfc:	08005e3b 	.word	0x08005e3b
 8005e00:	08005e2b 	.word	0x08005e2b
 8005e04:	08005e3b 	.word	0x08005e3b
 8005e08:	08005e3b 	.word	0x08005e3b
 8005e0c:	08005e3b 	.word	0x08005e3b
 8005e10:	08005e33 	.word	0x08005e33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e14:	f7fe fb7e 	bl	8004514 <HAL_RCC_GetPCLK1Freq>
 8005e18:	61f8      	str	r0, [r7, #28]
        break;
 8005e1a:	e014      	b.n	8005e46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e1c:	f7fe fb90 	bl	8004540 <HAL_RCC_GetPCLK2Freq>
 8005e20:	61f8      	str	r0, [r7, #28]
        break;
 8005e22:	e010      	b.n	8005e46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e24:	4b4d      	ldr	r3, [pc, #308]	@ (8005f5c <UART_SetConfig+0x56c>)
 8005e26:	61fb      	str	r3, [r7, #28]
        break;
 8005e28:	e00d      	b.n	8005e46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e2a:	f7fe fadb 	bl	80043e4 <HAL_RCC_GetSysClockFreq>
 8005e2e:	61f8      	str	r0, [r7, #28]
        break;
 8005e30:	e009      	b.n	8005e46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e36:	61fb      	str	r3, [r7, #28]
        break;
 8005e38:	e005      	b.n	8005e46 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005e44:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005e46:	69fb      	ldr	r3, [r7, #28]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d077      	beq.n	8005f3c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005e4c:	69fb      	ldr	r3, [r7, #28]
 8005e4e:	005a      	lsls	r2, r3, #1
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	085b      	lsrs	r3, r3, #1
 8005e56:	441a      	add	r2, r3
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e60:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e62:	69bb      	ldr	r3, [r7, #24]
 8005e64:	2b0f      	cmp	r3, #15
 8005e66:	d916      	bls.n	8005e96 <UART_SetConfig+0x4a6>
 8005e68:	69bb      	ldr	r3, [r7, #24]
 8005e6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e6e:	d212      	bcs.n	8005e96 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e70:	69bb      	ldr	r3, [r7, #24]
 8005e72:	b29b      	uxth	r3, r3
 8005e74:	f023 030f 	bic.w	r3, r3, #15
 8005e78:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e7a:	69bb      	ldr	r3, [r7, #24]
 8005e7c:	085b      	lsrs	r3, r3, #1
 8005e7e:	b29b      	uxth	r3, r3
 8005e80:	f003 0307 	and.w	r3, r3, #7
 8005e84:	b29a      	uxth	r2, r3
 8005e86:	8afb      	ldrh	r3, [r7, #22]
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	8afa      	ldrh	r2, [r7, #22]
 8005e92:	60da      	str	r2, [r3, #12]
 8005e94:	e052      	b.n	8005f3c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005e96:	2301      	movs	r3, #1
 8005e98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005e9c:	e04e      	b.n	8005f3c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005e9e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005ea2:	2b08      	cmp	r3, #8
 8005ea4:	d827      	bhi.n	8005ef6 <UART_SetConfig+0x506>
 8005ea6:	a201      	add	r2, pc, #4	@ (adr r2, 8005eac <UART_SetConfig+0x4bc>)
 8005ea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eac:	08005ed1 	.word	0x08005ed1
 8005eb0:	08005ed9 	.word	0x08005ed9
 8005eb4:	08005ee1 	.word	0x08005ee1
 8005eb8:	08005ef7 	.word	0x08005ef7
 8005ebc:	08005ee7 	.word	0x08005ee7
 8005ec0:	08005ef7 	.word	0x08005ef7
 8005ec4:	08005ef7 	.word	0x08005ef7
 8005ec8:	08005ef7 	.word	0x08005ef7
 8005ecc:	08005eef 	.word	0x08005eef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ed0:	f7fe fb20 	bl	8004514 <HAL_RCC_GetPCLK1Freq>
 8005ed4:	61f8      	str	r0, [r7, #28]
        break;
 8005ed6:	e014      	b.n	8005f02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ed8:	f7fe fb32 	bl	8004540 <HAL_RCC_GetPCLK2Freq>
 8005edc:	61f8      	str	r0, [r7, #28]
        break;
 8005ede:	e010      	b.n	8005f02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ee0:	4b1e      	ldr	r3, [pc, #120]	@ (8005f5c <UART_SetConfig+0x56c>)
 8005ee2:	61fb      	str	r3, [r7, #28]
        break;
 8005ee4:	e00d      	b.n	8005f02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ee6:	f7fe fa7d 	bl	80043e4 <HAL_RCC_GetSysClockFreq>
 8005eea:	61f8      	str	r0, [r7, #28]
        break;
 8005eec:	e009      	b.n	8005f02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005eee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ef2:	61fb      	str	r3, [r7, #28]
        break;
 8005ef4:	e005      	b.n	8005f02 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005efa:	2301      	movs	r3, #1
 8005efc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005f00:	bf00      	nop
    }

    if (pclk != 0U)
 8005f02:	69fb      	ldr	r3, [r7, #28]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d019      	beq.n	8005f3c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	085a      	lsrs	r2, r3, #1
 8005f0e:	69fb      	ldr	r3, [r7, #28]
 8005f10:	441a      	add	r2, r3
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f1a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f1c:	69bb      	ldr	r3, [r7, #24]
 8005f1e:	2b0f      	cmp	r3, #15
 8005f20:	d909      	bls.n	8005f36 <UART_SetConfig+0x546>
 8005f22:	69bb      	ldr	r3, [r7, #24]
 8005f24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f28:	d205      	bcs.n	8005f36 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	b29a      	uxth	r2, r3
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	60da      	str	r2, [r3, #12]
 8005f34:	e002      	b.n	8005f3c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	2200      	movs	r2, #0
 8005f46:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005f48:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3728      	adds	r7, #40	@ 0x28
 8005f50:	46bd      	mov	sp, r7
 8005f52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f56:	bf00      	nop
 8005f58:	40008000 	.word	0x40008000
 8005f5c:	00f42400 	.word	0x00f42400

08005f60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f60:	b480      	push	{r7}
 8005f62:	b083      	sub	sp, #12
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f6c:	f003 0308 	and.w	r3, r3, #8
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d00a      	beq.n	8005f8a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	685b      	ldr	r3, [r3, #4]
 8005f7a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	430a      	orrs	r2, r1
 8005f88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f8e:	f003 0301 	and.w	r3, r3, #1
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d00a      	beq.n	8005fac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	430a      	orrs	r2, r1
 8005faa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fb0:	f003 0302 	and.w	r3, r3, #2
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d00a      	beq.n	8005fce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	430a      	orrs	r2, r1
 8005fcc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fd2:	f003 0304 	and.w	r3, r3, #4
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d00a      	beq.n	8005ff0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	430a      	orrs	r2, r1
 8005fee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ff4:	f003 0310 	and.w	r3, r3, #16
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d00a      	beq.n	8006012 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	689b      	ldr	r3, [r3, #8]
 8006002:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	430a      	orrs	r2, r1
 8006010:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006016:	f003 0320 	and.w	r3, r3, #32
 800601a:	2b00      	cmp	r3, #0
 800601c:	d00a      	beq.n	8006034 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	430a      	orrs	r2, r1
 8006032:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006038:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800603c:	2b00      	cmp	r3, #0
 800603e:	d01a      	beq.n	8006076 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	430a      	orrs	r2, r1
 8006054:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800605a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800605e:	d10a      	bne.n	8006076 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	430a      	orrs	r2, r1
 8006074:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800607a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800607e:	2b00      	cmp	r3, #0
 8006080:	d00a      	beq.n	8006098 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	430a      	orrs	r2, r1
 8006096:	605a      	str	r2, [r3, #4]
  }
}
 8006098:	bf00      	nop
 800609a:	370c      	adds	r7, #12
 800609c:	46bd      	mov	sp, r7
 800609e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a2:	4770      	bx	lr

080060a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b098      	sub	sp, #96	@ 0x60
 80060a8:	af02      	add	r7, sp, #8
 80060aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2200      	movs	r2, #0
 80060b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80060b4:	f7fb fb9a 	bl	80017ec <HAL_GetTick>
 80060b8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f003 0308 	and.w	r3, r3, #8
 80060c4:	2b08      	cmp	r3, #8
 80060c6:	d12e      	bne.n	8006126 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060c8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80060cc:	9300      	str	r3, [sp, #0]
 80060ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80060d0:	2200      	movs	r2, #0
 80060d2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80060d6:	6878      	ldr	r0, [r7, #4]
 80060d8:	f000 f88c 	bl	80061f4 <UART_WaitOnFlagUntilTimeout>
 80060dc:	4603      	mov	r3, r0
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d021      	beq.n	8006126 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060ea:	e853 3f00 	ldrex	r3, [r3]
 80060ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80060f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	461a      	mov	r2, r3
 80060fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006100:	647b      	str	r3, [r7, #68]	@ 0x44
 8006102:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006104:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006106:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006108:	e841 2300 	strex	r3, r2, [r1]
 800610c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800610e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006110:	2b00      	cmp	r3, #0
 8006112:	d1e6      	bne.n	80060e2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2220      	movs	r2, #32
 8006118:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2200      	movs	r2, #0
 800611e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006122:	2303      	movs	r3, #3
 8006124:	e062      	b.n	80061ec <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f003 0304 	and.w	r3, r3, #4
 8006130:	2b04      	cmp	r3, #4
 8006132:	d149      	bne.n	80061c8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006134:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006138:	9300      	str	r3, [sp, #0]
 800613a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800613c:	2200      	movs	r2, #0
 800613e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f000 f856 	bl	80061f4 <UART_WaitOnFlagUntilTimeout>
 8006148:	4603      	mov	r3, r0
 800614a:	2b00      	cmp	r3, #0
 800614c:	d03c      	beq.n	80061c8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006156:	e853 3f00 	ldrex	r3, [r3]
 800615a:	623b      	str	r3, [r7, #32]
   return(result);
 800615c:	6a3b      	ldr	r3, [r7, #32]
 800615e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006162:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	461a      	mov	r2, r3
 800616a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800616c:	633b      	str	r3, [r7, #48]	@ 0x30
 800616e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006170:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006172:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006174:	e841 2300 	strex	r3, r2, [r1]
 8006178:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800617a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800617c:	2b00      	cmp	r3, #0
 800617e:	d1e6      	bne.n	800614e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	3308      	adds	r3, #8
 8006186:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	e853 3f00 	ldrex	r3, [r3]
 800618e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f023 0301 	bic.w	r3, r3, #1
 8006196:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	3308      	adds	r3, #8
 800619e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80061a0:	61fa      	str	r2, [r7, #28]
 80061a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061a4:	69b9      	ldr	r1, [r7, #24]
 80061a6:	69fa      	ldr	r2, [r7, #28]
 80061a8:	e841 2300 	strex	r3, r2, [r1]
 80061ac:	617b      	str	r3, [r7, #20]
   return(result);
 80061ae:	697b      	ldr	r3, [r7, #20]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d1e5      	bne.n	8006180 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2220      	movs	r2, #32
 80061b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2200      	movs	r2, #0
 80061c0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061c4:	2303      	movs	r3, #3
 80061c6:	e011      	b.n	80061ec <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2220      	movs	r2, #32
 80061cc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2220      	movs	r2, #32
 80061d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2200      	movs	r2, #0
 80061da:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2200      	movs	r2, #0
 80061e0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2200      	movs	r2, #0
 80061e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80061ea:	2300      	movs	r3, #0
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3758      	adds	r7, #88	@ 0x58
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}

080061f4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b084      	sub	sp, #16
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	60f8      	str	r0, [r7, #12]
 80061fc:	60b9      	str	r1, [r7, #8]
 80061fe:	603b      	str	r3, [r7, #0]
 8006200:	4613      	mov	r3, r2
 8006202:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006204:	e04f      	b.n	80062a6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006206:	69bb      	ldr	r3, [r7, #24]
 8006208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800620c:	d04b      	beq.n	80062a6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800620e:	f7fb faed 	bl	80017ec <HAL_GetTick>
 8006212:	4602      	mov	r2, r0
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	1ad3      	subs	r3, r2, r3
 8006218:	69ba      	ldr	r2, [r7, #24]
 800621a:	429a      	cmp	r2, r3
 800621c:	d302      	bcc.n	8006224 <UART_WaitOnFlagUntilTimeout+0x30>
 800621e:	69bb      	ldr	r3, [r7, #24]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d101      	bne.n	8006228 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006224:	2303      	movs	r3, #3
 8006226:	e04e      	b.n	80062c6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f003 0304 	and.w	r3, r3, #4
 8006232:	2b00      	cmp	r3, #0
 8006234:	d037      	beq.n	80062a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	2b80      	cmp	r3, #128	@ 0x80
 800623a:	d034      	beq.n	80062a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	2b40      	cmp	r3, #64	@ 0x40
 8006240:	d031      	beq.n	80062a6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	69db      	ldr	r3, [r3, #28]
 8006248:	f003 0308 	and.w	r3, r3, #8
 800624c:	2b08      	cmp	r3, #8
 800624e:	d110      	bne.n	8006272 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	2208      	movs	r2, #8
 8006256:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006258:	68f8      	ldr	r0, [r7, #12]
 800625a:	f000 f838 	bl	80062ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2208      	movs	r2, #8
 8006262:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2200      	movs	r2, #0
 800626a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800626e:	2301      	movs	r3, #1
 8006270:	e029      	b.n	80062c6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	69db      	ldr	r3, [r3, #28]
 8006278:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800627c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006280:	d111      	bne.n	80062a6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800628a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800628c:	68f8      	ldr	r0, [r7, #12]
 800628e:	f000 f81e 	bl	80062ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	2220      	movs	r2, #32
 8006296:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2200      	movs	r2, #0
 800629e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80062a2:	2303      	movs	r3, #3
 80062a4:	e00f      	b.n	80062c6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	69da      	ldr	r2, [r3, #28]
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	4013      	ands	r3, r2
 80062b0:	68ba      	ldr	r2, [r7, #8]
 80062b2:	429a      	cmp	r2, r3
 80062b4:	bf0c      	ite	eq
 80062b6:	2301      	moveq	r3, #1
 80062b8:	2300      	movne	r3, #0
 80062ba:	b2db      	uxtb	r3, r3
 80062bc:	461a      	mov	r2, r3
 80062be:	79fb      	ldrb	r3, [r7, #7]
 80062c0:	429a      	cmp	r2, r3
 80062c2:	d0a0      	beq.n	8006206 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062c4:	2300      	movs	r3, #0
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	3710      	adds	r7, #16
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bd80      	pop	{r7, pc}

080062ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80062ce:	b480      	push	{r7}
 80062d0:	b095      	sub	sp, #84	@ 0x54
 80062d2:	af00      	add	r7, sp, #0
 80062d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062de:	e853 3f00 	ldrex	r3, [r3]
 80062e2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80062e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80062ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	461a      	mov	r2, r3
 80062f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80062f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80062f6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062f8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80062fa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80062fc:	e841 2300 	strex	r3, r2, [r1]
 8006300:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006304:	2b00      	cmp	r3, #0
 8006306:	d1e6      	bne.n	80062d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	3308      	adds	r3, #8
 800630e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006310:	6a3b      	ldr	r3, [r7, #32]
 8006312:	e853 3f00 	ldrex	r3, [r3]
 8006316:	61fb      	str	r3, [r7, #28]
   return(result);
 8006318:	69fb      	ldr	r3, [r7, #28]
 800631a:	f023 0301 	bic.w	r3, r3, #1
 800631e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	3308      	adds	r3, #8
 8006326:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006328:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800632a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800632c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800632e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006330:	e841 2300 	strex	r3, r2, [r1]
 8006334:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006338:	2b00      	cmp	r3, #0
 800633a:	d1e5      	bne.n	8006308 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006340:	2b01      	cmp	r3, #1
 8006342:	d118      	bne.n	8006376 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	e853 3f00 	ldrex	r3, [r3]
 8006350:	60bb      	str	r3, [r7, #8]
   return(result);
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	f023 0310 	bic.w	r3, r3, #16
 8006358:	647b      	str	r3, [r7, #68]	@ 0x44
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	461a      	mov	r2, r3
 8006360:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006362:	61bb      	str	r3, [r7, #24]
 8006364:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006366:	6979      	ldr	r1, [r7, #20]
 8006368:	69ba      	ldr	r2, [r7, #24]
 800636a:	e841 2300 	strex	r3, r2, [r1]
 800636e:	613b      	str	r3, [r7, #16]
   return(result);
 8006370:	693b      	ldr	r3, [r7, #16]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d1e6      	bne.n	8006344 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2220      	movs	r2, #32
 800637a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2200      	movs	r2, #0
 8006382:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2200      	movs	r2, #0
 8006388:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800638a:	bf00      	nop
 800638c:	3754      	adds	r7, #84	@ 0x54
 800638e:	46bd      	mov	sp, r7
 8006390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006394:	4770      	bx	lr

08006396 <ESP_cmp_lt>:

/**********************************************************************************************************************
 * User function(s)
 **********************************************************************************************************************/
static Boolean ESP_cmp_lt(ALGOSTRUCT *instance, Real a, Real b)
{
 8006396:	b480      	push	{r7}
 8006398:	b087      	sub	sp, #28
 800639a:	af00      	add	r7, sp, #0
 800639c:	60f8      	str	r0, [r7, #12]
 800639e:	ed87 0a02 	vstr	s0, [r7, #8]
 80063a2:	edc7 0a01 	vstr	s1, [r7, #4]
    /* Output variable */
    Boolean y;

    /* Algorithm */
    if(ESP_isTrue(isNaN(a)) || ESP_isTrue(isNaN(b))) {
 80063a6:	ed97 7a02 	vldr	s14, [r7, #8]
 80063aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80063ae:	eeb4 7a67 	vcmp.f32	s14, s15
 80063b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063b6:	d608      	bvs.n	80063ca <ESP_cmp_lt+0x34>
 80063b8:	ed97 7a01 	vldr	s14, [r7, #4]
 80063bc:	edd7 7a01 	vldr	s15, [r7, #4]
 80063c0:	eeb4 7a67 	vcmp.f32	s14, s15
 80063c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063c8:	d708      	bvc.n	80063dc <ESP_cmp_lt+0x46>
        instance->ErrorSignals |= ErrorSignal_NAN;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f043 0204 	orr.w	r2, r3, #4
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	601a      	str	r2, [r3, #0]
        y = ESP_false;
 80063d6:	2300      	movs	r3, #0
 80063d8:	75fb      	strb	r3, [r7, #23]
 80063da:	e00b      	b.n	80063f4 <ESP_cmp_lt+0x5e>
    } else {
        y = (a < b) ? ESP_true : ESP_false;
 80063dc:	ed97 7a02 	vldr	s14, [r7, #8]
 80063e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80063e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80063e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063ec:	bf4c      	ite	mi
 80063ee:	2301      	movmi	r3, #1
 80063f0:	2300      	movpl	r3, #0
 80063f2:	75fb      	strb	r3, [r7, #23]
    }

    return y;
 80063f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80063f6:	4618      	mov	r0, r3
 80063f8:	371c      	adds	r7, #28
 80063fa:	46bd      	mov	sp, r7
 80063fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006400:	4770      	bx	lr
	...

08006404 <Recalibrate>:

static void Recalibrate(ALGOSTRUCT *instance)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b082      	sub	sp, #8
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
    /*
    Initialize variables with start value equation (dependent initializations):
    */

    /* (170:3) self.'imLeadLag.TF.b'[1] := self.'imLeadLag.K' * self.T1; */
    instance->imLeadLag_TF_b[0] = instance->imLeadLag_K * instance->T1;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	ed93 7a26 	vldr	s14, [r3, #152]	@ 0x98
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	edd3 7a04 	vldr	s15, [r3, #16]
 8006418:	ee67 7a27 	vmul.f32	s15, s14, s15
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58

    /* (171:3) self.'imLeadLag.TF.b'[2] := self.'imLeadLag.K'; */
    instance->imLeadLag_TF_b[1] = instance->imLeadLag_K;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* (172:3) self.'imLeadLag.T2_dummy' := if absolute(self.T1 - self.T2) < 1.00000000000000008e-15 then 1.0e+3 else self.T2; */
    instance->imLeadLag_T2_dummy = ESP_isTrue(ESP_cmp_lt(instance, absolute(instance->T1 - instance->T2), 1.0E-15F)) ? \
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	ed93 7a04 	vldr	s14, [r3, #16]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	edd3 7a05 	vldr	s15, [r3, #20]
 8006438:	ee77 7a67 	vsub.f32	s15, s14, s15
 800643c:	eef0 7ae7 	vabs.f32	s15, s15
 8006440:	eddf 0a65 	vldr	s1, [pc, #404]	@ 80065d8 <Recalibrate+0x1d4>
 8006444:	eeb0 0a67 	vmov.f32	s0, s15
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f7ff ffa4 	bl	8006396 <ESP_cmp_lt>
 800644e:	4603      	mov	r3, r0
        1000.0F : instance->T2;
 8006450:	2b00      	cmp	r3, #0
 8006452:	d102      	bne.n	800645a <Recalibrate+0x56>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	695b      	ldr	r3, [r3, #20]
 8006458:	e000      	b.n	800645c <Recalibrate+0x58>
 800645a:	4b60      	ldr	r3, [pc, #384]	@ (80065dc <Recalibrate+0x1d8>)
    instance->imLeadLag_T2_dummy = ESP_isTrue(ESP_cmp_lt(instance, absolute(instance->T1 - instance->T2), 1.0E-15F)) ? \
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	6513      	str	r3, [r2, #80]	@ 0x50

    /* (173:3) self.'imLeadLag.TF.a'[1] := self.'imLeadLag.T2_dummy'; */
    instance->imLeadLag_TF_a[0] = instance->imLeadLag_T2_dummy;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	655a      	str	r2, [r3, #84]	@ 0x54

    /* (174:3) self.'imLeadLag.TF.x_start'[1] := self.'imLeadLag.x_start'; */
    instance->imLeadLag_TF_x_start[0] = instance->imLeadLag_x_start;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* (175:3) self.'imLeadLag.TF.bb'[1] := self.'imLeadLag.TF.b'[1]; */
    instance->imLeadLag_TF_bb[0] = instance->imLeadLag_TF_b[0];
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	661a      	str	r2, [r3, #96]	@ 0x60

    /* (176:3) self.'imLeadLag.TF.bb'[2] := self.'imLeadLag.TF.b'[2]; */
    instance->imLeadLag_TF_bb[1] = instance->imLeadLag_TF_b[1];
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	665a      	str	r2, [r3, #100]	@ 0x64

    /* (177:3) self.'imLeadLag.TF.d' := self.'imLeadLag.TF.bb'[1] / self.'imLeadLag.TF.a'[1]; */
    instance->imLeadLag_TF_d = instance->imLeadLag_TF_bb[0] / instance->imLeadLag_TF_a[0];
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	edd3 6a18 	vldr	s13, [r3, #96]	@ 0x60
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 800648e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	edc3 7a1a 	vstr	s15, [r3, #104]	@ 0x68

    /* (178:3) self.'imLeadLag1.TF.b'[1] := self.'imLeadLag1.K' * self.T3; */
    instance->imLeadLag1_TF_b[0] = instance->imLeadLag1_K * instance->T3;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	ed93 7a29 	vldr	s14, [r3, #164]	@ 0xa4
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	edd3 7a06 	vldr	s15, [r3, #24]
 80064a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	edc3 7a1e 	vstr	s15, [r3, #120]	@ 0x78

    /* (179:3) self.'imLeadLag1.TF.b'[2] := self.'imLeadLag1.K'; */
    instance->imLeadLag1_TF_b[1] = instance->imLeadLag1_K;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* (180:3) self.'imLeadLag1.T2_dummy' := if absolute(self.T3 - self.T4) < 1.00000000000000008e-15 then 1.0e+3 else self.T4; */
    instance->imLeadLag1_T2_dummy = ESP_isTrue(ESP_cmp_lt(instance, absolute(instance->T3 - instance->T4), 1.0E-15F)) ? \
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	ed93 7a06 	vldr	s14, [r3, #24]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	edd3 7a07 	vldr	s15, [r3, #28]
 80064c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80064c8:	eef0 7ae7 	vabs.f32	s15, s15
 80064cc:	eddf 0a42 	vldr	s1, [pc, #264]	@ 80065d8 <Recalibrate+0x1d4>
 80064d0:	eeb0 0a67 	vmov.f32	s0, s15
 80064d4:	6878      	ldr	r0, [r7, #4]
 80064d6:	f7ff ff5e 	bl	8006396 <ESP_cmp_lt>
 80064da:	4603      	mov	r3, r0
        1000.0F : instance->T4;
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d102      	bne.n	80064e6 <Recalibrate+0xe2>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	69db      	ldr	r3, [r3, #28]
 80064e4:	e000      	b.n	80064e8 <Recalibrate+0xe4>
 80064e6:	4b3d      	ldr	r3, [pc, #244]	@ (80065dc <Recalibrate+0x1d8>)
    instance->imLeadLag1_T2_dummy = ESP_isTrue(ESP_cmp_lt(instance, absolute(instance->T3 - instance->T4), 1.0E-15F)) ? \
 80064e8:	687a      	ldr	r2, [r7, #4]
 80064ea:	6713      	str	r3, [r2, #112]	@ 0x70

    /* (181:3) self.'imLeadLag1.TF.a'[1] := self.'imLeadLag1.T2_dummy'; */
    instance->imLeadLag1_TF_a[0] = instance->imLeadLag1_T2_dummy;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	675a      	str	r2, [r3, #116]	@ 0x74

    /* (182:3) self.'imLeadLag1.TF.x_start'[1] := self.'imLeadLag1.x_start'; */
    instance->imLeadLag1_TF_x_start[0] = instance->imLeadLag1_x_start;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* (183:3) self.'imLeadLag1.TF.bb'[1] := self.'imLeadLag1.TF.b'[1]; */
    instance->imLeadLag1_TF_bb[0] = instance->imLeadLag1_TF_b[0];
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* (184:3) self.'imLeadLag1.TF.bb'[2] := self.'imLeadLag1.TF.b'[2]; */
    instance->imLeadLag1_TF_bb[1] = instance->imLeadLag1_TF_b[1];
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* (185:3) self.'imLeadLag1.TF.d' := self.'imLeadLag1.TF.bb'[1] / self.'imLeadLag1.TF.a'[1]; */
    instance->imLeadLag1_TF_d = instance->imLeadLag1_TF_bb[0] / instance->imLeadLag1_TF_a[0];
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	edd3 6a20 	vldr	s13, [r3, #128]	@ 0x80
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	ed93 7a1d 	vldr	s14, [r3, #116]	@ 0x74
 8006520:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	edc3 7a22 	vstr	s15, [r3, #136]	@ 0x88

    /* (186:3) self.'derivativeLag.K' := self.Kw * self.Tw; */
    instance->derivativeLag_K = instance->Kw * instance->Tw;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	ed93 7a03 	vldr	s14, [r3, #12]
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	edd3 7a08 	vldr	s15, [r3, #32]
 8006536:	ee67 7a27 	vmul.f32	s15, s14, s15
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

    /* (187:3) self.'derivativeLag.K_dummy' := if absolute(self.'derivativeLag.K') < 1.00000000000000008e-15 then 1.0 else self.'derivativeLag.K'; */
    instance->derivativeLag_K_dummy = ESP_isTrue(ESP_cmp_lt(instance, absolute(instance->derivativeLag_K), 1.0E-15F)) ? \
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8006546:	eef0 7ae7 	vabs.f32	s15, s15
 800654a:	eddf 0a23 	vldr	s1, [pc, #140]	@ 80065d8 <Recalibrate+0x1d4>
 800654e:	eeb0 0a67 	vmov.f32	s0, s15
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f7ff ff1f 	bl	8006396 <ESP_cmp_lt>
 8006558:	4603      	mov	r3, r0
        1.0F : instance->derivativeLag_K;
 800655a:	2b00      	cmp	r3, #0
 800655c:	d102      	bne.n	8006564 <Recalibrate+0x160>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006562:	e001      	b.n	8006568 <Recalibrate+0x164>
 8006564:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    instance->derivativeLag_K_dummy = ESP_isTrue(ESP_cmp_lt(instance, absolute(instance->derivativeLag_K), 1.0E-15F)) ? \
 8006568:	687a      	ldr	r2, [r7, #4]
 800656a:	6353      	str	r3, [r2, #52]	@ 0x34

    /* (188:3) self.'derivativeLag.TF.b'[1] := self.'derivativeLag.K_dummy'; */
    instance->derivativeLag_TF_b[0] = instance->derivativeLag_K_dummy;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	641a      	str	r2, [r3, #64]	@ 0x40

    /* (189:3) self.'derivativeLag.T_dummy' := if absolute(self.Tw) < 1.00000000000000008e-15 then 1.0e+3 else self.Tw; */
    instance->derivativeLag_T_dummy = ESP_isTrue(ESP_cmp_lt(instance, absolute(instance->Tw), 1.0E-15F)) ? 1000.0F : instance->Tw;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	edd3 7a08 	vldr	s15, [r3, #32]
 800657a:	eef0 7ae7 	vabs.f32	s15, s15
 800657e:	eddf 0a16 	vldr	s1, [pc, #88]	@ 80065d8 <Recalibrate+0x1d4>
 8006582:	eeb0 0a67 	vmov.f32	s0, s15
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f7ff ff05 	bl	8006396 <ESP_cmp_lt>
 800658c:	4603      	mov	r3, r0
 800658e:	2b00      	cmp	r3, #0
 8006590:	d102      	bne.n	8006598 <Recalibrate+0x194>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6a1b      	ldr	r3, [r3, #32]
 8006596:	e000      	b.n	800659a <Recalibrate+0x196>
 8006598:	4b10      	ldr	r3, [pc, #64]	@ (80065dc <Recalibrate+0x1d8>)
 800659a:	687a      	ldr	r2, [r7, #4]
 800659c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* (190:3) self.'derivativeLag.TF.a'[1] := self.'derivativeLag.T_dummy'; */
    instance->derivativeLag_TF_a[0] = instance->derivativeLag_T_dummy;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* (191:3) self.'derivativeLag.TF.x_start'[1] := self.'derivativeLag.x_start'; */
    instance->derivativeLag_TF_x_start[0] = instance->derivativeLag_x_start;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* (192:3) self.'derivativeLag.TF.bb'[1] := self.'derivativeLag.TF.b'[1]; */
    instance->derivativeLag_TF_bb[0] = instance->derivativeLag_TF_b[0];
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* (193:3) self.'derivativeLag.TF.d' := self.'derivativeLag.TF.bb'[1] / self.'derivativeLag.TF.a'[1]; */
    instance->derivativeLag_TF_d = instance->derivativeLag_TF_bb[0] / instance->derivativeLag_TF_a[0];
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	edd3 6a11 	vldr	s13, [r3, #68]	@ 0x44
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 80065c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
}
 80065ce:	bf00      	nop
 80065d0:	3708      	adds	r7, #8
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}
 80065d6:	bf00      	nop
 80065d8:	26901d7d 	.word	0x26901d7d
 80065dc:	447a0000 	.word	0x447a0000

080065e0 <ESP_cmp_gt>:

static Boolean ESP_cmp_gt(ALGOSTRUCT *instance, Real a, Real b)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b087      	sub	sp, #28
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	60f8      	str	r0, [r7, #12]
 80065e8:	ed87 0a02 	vstr	s0, [r7, #8]
 80065ec:	edc7 0a01 	vstr	s1, [r7, #4]
    /* Output variable */
    Boolean y;

    /* Algorithm */
    if(ESP_isTrue(isNaN(a)) || ESP_isTrue(isNaN(b))) {
 80065f0:	ed97 7a02 	vldr	s14, [r7, #8]
 80065f4:	edd7 7a02 	vldr	s15, [r7, #8]
 80065f8:	eeb4 7a67 	vcmp.f32	s14, s15
 80065fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006600:	d608      	bvs.n	8006614 <ESP_cmp_gt+0x34>
 8006602:	ed97 7a01 	vldr	s14, [r7, #4]
 8006606:	edd7 7a01 	vldr	s15, [r7, #4]
 800660a:	eeb4 7a67 	vcmp.f32	s14, s15
 800660e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006612:	d708      	bvc.n	8006626 <ESP_cmp_gt+0x46>
        instance->ErrorSignals |= ErrorSignal_NAN;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f043 0204 	orr.w	r2, r3, #4
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	601a      	str	r2, [r3, #0]
        y = ESP_false;
 8006620:	2300      	movs	r3, #0
 8006622:	75fb      	strb	r3, [r7, #23]
 8006624:	e00b      	b.n	800663e <ESP_cmp_gt+0x5e>
    } else {
        y = (a > b) ? ESP_true : ESP_false;
 8006626:	ed97 7a02 	vldr	s14, [r7, #8]
 800662a:	edd7 7a01 	vldr	s15, [r7, #4]
 800662e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006636:	bfcc      	ite	gt
 8006638:	2301      	movgt	r3, #1
 800663a:	2300      	movle	r3, #0
 800663c:	75fb      	strb	r3, [r7, #23]
    }

    return y;
 800663e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006640:	4618      	mov	r0, r3
 8006642:	371c      	adds	r7, #28
 8006644:	46bd      	mov	sp, r7
 8006646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664a:	4770      	bx	lr

0800664c <Reinitialize>:

static void Reinitialize(ALGOSTRUCT *instance)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b08a      	sub	sp, #40	@ 0x28
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
    /*
    Initialize variables without explicit start value or equation (implicit initializations):
    */

    /* (112:3) self.'derivative(derivativeLag.TF.x_scaled[1])' := 0.0; */
    instance->der_derivativeLag_TF_x_scaled_1 = 0.0F;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f04f 0200 	mov.w	r2, #0
 800665a:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

    /* (113:3) self.'derivative(imLeadLag.TF.x_scaled[1])' := 0.0; */
    instance->der_imLeadLag_TF_x_scaled_1 = 0.0F;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	f04f 0200 	mov.w	r2, #0
 8006664:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

    /* (114:3) self.'derivative(imLeadLag1.TF.x_scaled[1])' := 0.0; */
    instance->der_imLeadLag1_TF_x_scaled_1 = 0.0F;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f04f 0200 	mov.w	r2, #0
 800666e:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    /*
    Initialize variables with start value equation (dependent initializations):
    */

    /* (118:3) 'derivativeLag.TF.y' := self.'derivativeLag.y_start'; */
    derivativeLag_TF_y = instance->derivativeLag_y_start;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006678:	627b      	str	r3, [r7, #36]	@ 0x24

    /* (119:3) 'solution_buffer.for.x' := ((self.'derivativeLag.TF.d' * self.vSI) - 'derivativeLag.TF.y') / self.'derivativeLag.TF.d'; */
    solution_buffer_for_x = ((instance->derivativeLag_TF_d * instance->vSI) - derivativeLag_TF_y) / instance->derivativeLag_TF_d;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	edd3 7a01 	vldr	s15, [r3, #4]
 8006686:	ee27 7a27 	vmul.f32	s14, s14, s15
 800668a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800668e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8006698:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800669c:	edc7 7a08 	vstr	s15, [r7, #32]

    /* (120:3) if isNaN('solution_buffer.for.x') or isInfinite('solution_buffer.for.x') then... */
    if(ESP_isTrue(isNaN(solution_buffer_for_x)) || ESP_isTrue(isInfinite(solution_buffer_for_x))) {
 80066a0:	ed97 7a08 	vldr	s14, [r7, #32]
 80066a4:	edd7 7a08 	vldr	s15, [r7, #32]
 80066a8:	eeb4 7a67 	vcmp.f32	s14, s15
 80066ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066b0:	d612      	bvs.n	80066d8 <Reinitialize+0x8c>
 80066b2:	edd7 7a08 	vldr	s15, [r7, #32]
 80066b6:	eef0 7ae7 	vabs.f32	s15, s15
 80066ba:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 800690c <Reinitialize+0x2c0>
 80066be:	eef4 7a47 	vcmp.f32	s15, s14
 80066c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066c6:	bfd4      	ite	le
 80066c8:	2301      	movle	r3, #1
 80066ca:	2300      	movgt	r3, #0
 80066cc:	b2db      	uxtb	r3, r3
 80066ce:	f083 0301 	eor.w	r3, r3, #1
 80066d2:	b2db      	uxtb	r3, r3
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d00b      	beq.n	80066f0 <Reinitialize+0xa4>
        /* Set state to default start-value and signal error: */

        /* (122:4) self.'derivativeLag.TF.x_scaled[1]' := self.'derivativeLag.TF.x_start'[1]; */
        instance->derivativeLag_TF_x_scaled_1 = instance->derivativeLag_TF_x_start[0];
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

        /* (123:4) signal SOLVE_LINEAR_EQUATIONS_FAILED */
        instance->ErrorSignals |= ErrorSignal_SOLVE_LINEAR_EQUATIONS_FAILED;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f043 0208 	orr.w	r2, r3, #8
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	601a      	str	r2, [r3, #0]
 80066ee:	e003      	b.n	80066f8 <Reinitialize+0xac>
    } else {
        /* Only if the system can be solved, assign computed state: */

        /* (126:4) self.'derivativeLag.TF.x_scaled[1]' := 'solution_buffer.for.x'; */
        instance->derivativeLag_TF_x_scaled_1 = solution_buffer_for_x;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6a3a      	ldr	r2, [r7, #32]
 80066f4:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
    }

    /* (128:3) 'imLeadLag.TF.y' := self.'imLeadLag.y_start'; */
    imLeadLag_TF_y = instance->imLeadLag_y_start;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80066fe:	61fb      	str	r3, [r7, #28]

    /* (129:3) 'imLeadLag.u' := if absolute(self.Tw) < 1.00000000000000008e-15 then self.vSI else 'derivativeLag.TF.y'; */
    imLeadLag_u = ESP_isTrue(ESP_cmp_lt(instance, absolute(instance->Tw), 1.0E-15F)) ? instance->vSI : derivativeLag_TF_y;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	edd3 7a08 	vldr	s15, [r3, #32]
 8006706:	eef0 7ae7 	vabs.f32	s15, s15
 800670a:	eddf 0a81 	vldr	s1, [pc, #516]	@ 8006910 <Reinitialize+0x2c4>
 800670e:	eeb0 0a67 	vmov.f32	s0, s15
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f7ff fe3f 	bl	8006396 <ESP_cmp_lt>
 8006718:	4603      	mov	r3, r0
 800671a:	2b00      	cmp	r3, #0
 800671c:	d002      	beq.n	8006724 <Reinitialize+0xd8>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	e000      	b.n	8006726 <Reinitialize+0xda>
 8006724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006726:	61bb      	str	r3, [r7, #24]

    /* (130:3) 'solution_buffer.for.x' := ((self.'imLeadLag.TF.d' * 'imLeadLag.u') - 'imLeadLag.TF.y') / (self.'imLeadLag.TF.d' - self.'imLeadLag.TF.bb'[2]); */
    solution_buffer_for_x = ((instance->imLeadLag_TF_d * imLeadLag_u) - imLeadLag_TF_y) / (instance->imLeadLag_TF_d - instance->imLeadLag_TF_bb[1]);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	ed93 7a1a 	vldr	s14, [r3, #104]	@ 0x68
 800672e:	edd7 7a06 	vldr	s15, [r7, #24]
 8006732:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006736:	edd7 7a07 	vldr	s15, [r7, #28]
 800673a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	ed93 7a1a 	vldr	s14, [r3, #104]	@ 0x68
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 800674a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800674e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006752:	edc7 7a08 	vstr	s15, [r7, #32]

    /* (131:3) if isNaN('solution_buffer.for.x') or isInfinite('solution_buffer.for.x') then... */
    if(ESP_isTrue(isNaN(solution_buffer_for_x)) || ESP_isTrue(isInfinite(solution_buffer_for_x))) {
 8006756:	ed97 7a08 	vldr	s14, [r7, #32]
 800675a:	edd7 7a08 	vldr	s15, [r7, #32]
 800675e:	eeb4 7a67 	vcmp.f32	s14, s15
 8006762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006766:	d612      	bvs.n	800678e <Reinitialize+0x142>
 8006768:	edd7 7a08 	vldr	s15, [r7, #32]
 800676c:	eef0 7ae7 	vabs.f32	s15, s15
 8006770:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800690c <Reinitialize+0x2c0>
 8006774:	eef4 7a47 	vcmp.f32	s15, s14
 8006778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800677c:	bfd4      	ite	le
 800677e:	2301      	movle	r3, #1
 8006780:	2300      	movgt	r3, #0
 8006782:	b2db      	uxtb	r3, r3
 8006784:	f083 0301 	eor.w	r3, r3, #1
 8006788:	b2db      	uxtb	r3, r3
 800678a:	2b00      	cmp	r3, #0
 800678c:	d00b      	beq.n	80067a6 <Reinitialize+0x15a>
        /* Set state to default start-value and signal error: */

        /* (133:4) self.'imLeadLag.TF.x_scaled[1]' := self.'imLeadLag.TF.x_start'[1]; */
        instance->imLeadLag_TF_x_scaled_1 = instance->imLeadLag_TF_x_start[0];
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

        /* (134:4) signal SOLVE_LINEAR_EQUATIONS_FAILED */
        instance->ErrorSignals |= ErrorSignal_SOLVE_LINEAR_EQUATIONS_FAILED;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f043 0208 	orr.w	r2, r3, #8
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	601a      	str	r2, [r3, #0]
 80067a4:	e003      	b.n	80067ae <Reinitialize+0x162>
    } else {
        /* Only if the system can be solved, assign computed state: */

        /* (137:4) self.'imLeadLag.TF.x_scaled[1]' := 'solution_buffer.for.x'; */
        instance->imLeadLag_TF_x_scaled_1 = solution_buffer_for_x;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6a3a      	ldr	r2, [r7, #32]
 80067aa:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
    }

    /* (139:3) 'imLeadLag1.TF.y' := self.'imLeadLag1.y_start'; */
    imLeadLag1_TF_y = instance->imLeadLag1_y_start;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80067b4:	617b      	str	r3, [r7, #20]

    /* (140:3) 'imLeadLag.y' := if absolute(self.T1 - self.T2) < 1.00000000000000008e-15 then self.'imLeadLag.K' * 'imLeadLag.u' else 'imLeadLag.TF.y'; */
    imLeadLag_y = ESP_isTrue(ESP_cmp_lt(instance, absolute(instance->T1 - instance->T2), 1.0E-15F)) ? (instance->imLeadLag_K \
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	ed93 7a04 	vldr	s14, [r3, #16]
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	edd3 7a05 	vldr	s15, [r3, #20]
 80067c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80067c6:	eef0 7ae7 	vabs.f32	s15, s15
 80067ca:	eddf 0a51 	vldr	s1, [pc, #324]	@ 8006910 <Reinitialize+0x2c4>
 80067ce:	eeb0 0a67 	vmov.f32	s0, s15
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f7ff fddf 	bl	8006396 <ESP_cmp_lt>
 80067d8:	4603      	mov	r3, r0
        * imLeadLag_u) : imLeadLag_TF_y;
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d007      	beq.n	80067ee <Reinitialize+0x1a2>
    imLeadLag_y = ESP_isTrue(ESP_cmp_lt(instance, absolute(instance->T1 - instance->T2), 1.0E-15F)) ? (instance->imLeadLag_K \
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	ed93 7a26 	vldr	s14, [r3, #152]	@ 0x98
        * imLeadLag_u) : imLeadLag_TF_y;
 80067e4:	edd7 7a06 	vldr	s15, [r7, #24]
 80067e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067ec:	e001      	b.n	80067f2 <Reinitialize+0x1a6>
 80067ee:	edd7 7a07 	vldr	s15, [r7, #28]
    imLeadLag_y = ESP_isTrue(ESP_cmp_lt(instance, absolute(instance->T1 - instance->T2), 1.0E-15F)) ? (instance->imLeadLag_K \
 80067f2:	edc7 7a04 	vstr	s15, [r7, #16]

    /* (141:3) 'solution_buffer.for.x' := ((self.'imLeadLag1.TF.d' * 'imLeadLag.y') - 'imLeadLag1.TF.y') / (self.'imLeadLag1.TF.d' - self.'imLeadLag1.TF.bb'[2]); */
    solution_buffer_for_x = ((instance->imLeadLag1_TF_d * imLeadLag_y) - imLeadLag1_TF_y) / (instance->imLeadLag1_TF_d \
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 80067fc:	edd7 7a04 	vldr	s15, [r7, #16]
 8006800:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006804:	edd7 7a05 	vldr	s15, [r7, #20]
 8006808:	ee77 6a67 	vsub.f32	s13, s14, s15
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
        - instance->imLeadLag1_TF_bb[1]);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	edd3 7a21 	vldr	s15, [r3, #132]	@ 0x84
 8006818:	ee37 7a67 	vsub.f32	s14, s14, s15
    solution_buffer_for_x = ((instance->imLeadLag1_TF_d * imLeadLag_y) - imLeadLag1_TF_y) / (instance->imLeadLag1_TF_d \
 800681c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006820:	edc7 7a08 	vstr	s15, [r7, #32]

    /* (142:3) if isNaN('solution_buffer.for.x') or isInfinite('solution_buffer.for.x') then... */
    if(ESP_isTrue(isNaN(solution_buffer_for_x)) || ESP_isTrue(isInfinite(solution_buffer_for_x))) {
 8006824:	ed97 7a08 	vldr	s14, [r7, #32]
 8006828:	edd7 7a08 	vldr	s15, [r7, #32]
 800682c:	eeb4 7a67 	vcmp.f32	s14, s15
 8006830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006834:	d612      	bvs.n	800685c <Reinitialize+0x210>
 8006836:	edd7 7a08 	vldr	s15, [r7, #32]
 800683a:	eef0 7ae7 	vabs.f32	s15, s15
 800683e:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 800690c <Reinitialize+0x2c0>
 8006842:	eef4 7a47 	vcmp.f32	s15, s14
 8006846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800684a:	bfd4      	ite	le
 800684c:	2301      	movle	r3, #1
 800684e:	2300      	movgt	r3, #0
 8006850:	b2db      	uxtb	r3, r3
 8006852:	f083 0301 	eor.w	r3, r3, #1
 8006856:	b2db      	uxtb	r3, r3
 8006858:	2b00      	cmp	r3, #0
 800685a:	d00c      	beq.n	8006876 <Reinitialize+0x22a>
        /* Set state to default start-value and signal error: */

        /* (144:4) self.'imLeadLag1.TF.x_scaled[1]' := self.'imLeadLag1.TF.x_start'[1]; */
        instance->imLeadLag1_TF_x_scaled_1 = instance->imLeadLag1_TF_x_start[0];
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8

        /* (145:4) signal SOLVE_LINEAR_EQUATIONS_FAILED */
        instance->ErrorSignals |= ErrorSignal_SOLVE_LINEAR_EQUATIONS_FAILED;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f043 0208 	orr.w	r2, r3, #8
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	601a      	str	r2, [r3, #0]
 8006874:	e003      	b.n	800687e <Reinitialize+0x232>
    } else {
        /* Only if the system can be solved, assign computed state: */

        /* (148:4) self.'imLeadLag1.TF.x_scaled[1]' := 'solution_buffer.for.x'; */
        instance->imLeadLag1_TF_x_scaled_1 = solution_buffer_for_x;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a3a      	ldr	r2, [r7, #32]
 800687a:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
    }

    /* (150:3) 'imLeadLag1.y' := if absolute(self.T3 - self.T4) < 1.00000000000000008e-15 then self.'imLeadLag1.K' * 'imLeadLag.y' else 'imLeadLag1.TF.y'; */
    imLeadLag1_y = ESP_isTrue(ESP_cmp_lt(instance, absolute(instance->T3 - instance->T4), 1.0E-15F)) ? (instance->imLeadLag1_K \
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	ed93 7a06 	vldr	s14, [r3, #24]
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	edd3 7a07 	vldr	s15, [r3, #28]
 800688a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800688e:	eef0 7ae7 	vabs.f32	s15, s15
 8006892:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 8006910 <Reinitialize+0x2c4>
 8006896:	eeb0 0a67 	vmov.f32	s0, s15
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f7ff fd7b 	bl	8006396 <ESP_cmp_lt>
 80068a0:	4603      	mov	r3, r0
        * imLeadLag_y) : imLeadLag1_TF_y;
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d007      	beq.n	80068b6 <Reinitialize+0x26a>
    imLeadLag1_y = ESP_isTrue(ESP_cmp_lt(instance, absolute(instance->T3 - instance->T4), 1.0E-15F)) ? (instance->imLeadLag1_K \
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	ed93 7a29 	vldr	s14, [r3, #164]	@ 0xa4
        * imLeadLag_y) : imLeadLag1_TF_y;
 80068ac:	edd7 7a04 	vldr	s15, [r7, #16]
 80068b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068b4:	e001      	b.n	80068ba <Reinitialize+0x26e>
 80068b6:	edd7 7a05 	vldr	s15, [r7, #20]
    imLeadLag1_y = ESP_isTrue(ESP_cmp_lt(instance, absolute(instance->T3 - instance->T4), 1.0E-15F)) ? (instance->imLeadLag1_K \
 80068ba:	edc7 7a03 	vstr	s15, [r7, #12]

    /* (151:3) self.vs := if 'imLeadLag1.y' > self.vsmax then self.vsmax elseif 'imLeadLag1.y' < self.vsmin self.vsmin else 'imLeadLag1.y'; */
    instance->vs = ESP_isTrue(ESP_cmp_gt(instance, imLeadLag1_y, instance->vsmax)) ? instance->vsmax : ESP_isTrue(ESP_cmp_lt(instance, \
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80068c4:	eef0 0a67 	vmov.f32	s1, s15
 80068c8:	ed97 0a03 	vldr	s0, [r7, #12]
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	f7ff fe87 	bl	80065e0 <ESP_cmp_gt>
 80068d2:	4603      	mov	r3, r0
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d002      	beq.n	80068de <Reinitialize+0x292>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068dc:	e010      	b.n	8006900 <Reinitialize+0x2b4>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80068e4:	eef0 0a67 	vmov.f32	s1, s15
 80068e8:	ed97 0a03 	vldr	s0, [r7, #12]
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f7ff fd52 	bl	8006396 <ESP_cmp_lt>
 80068f2:	4603      	mov	r3, r0
        imLeadLag1_y, instance->vsmin)) ? instance->vsmin : imLeadLag1_y;
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d002      	beq.n	80068fe <Reinitialize+0x2b2>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068fc:	e000      	b.n	8006900 <Reinitialize+0x2b4>
 80068fe:	68fb      	ldr	r3, [r7, #12]
    instance->vs = ESP_isTrue(ESP_cmp_gt(instance, imLeadLag1_y, instance->vsmax)) ? instance->vsmax : ESP_isTrue(ESP_cmp_lt(instance, \
 8006900:	687a      	ldr	r2, [r7, #4]
 8006902:	6093      	str	r3, [r2, #8]
}
 8006904:	bf00      	nop
 8006906:	3728      	adds	r7, #40	@ 0x28
 8006908:	46bd      	mov	sp, r7
 800690a:	bd80      	pop	{r7, pc}
 800690c:	7f7fffff 	.word	0x7f7fffff
 8006910:	26901d7d 	.word	0x26901d7d

08006914 <Startup>:

static void Startup(ALGOSTRUCT *instance)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b082      	sub	sp, #8
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
    /*
    Initialize variables with explicit start value (independent initializations):
    */

    /* (208:3) self.'discrete.stepSize' := 1.00000000000000002e-3; */
    instance->discrete_stepSize = 0.001F;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	4a2c      	ldr	r2, [pc, #176]	@ (80069d0 <Startup+0xbc>)
 8006920:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

    /* (209:3) self.'imLeadLag.K' := 1.0; */
    instance->imLeadLag_K = 1.0F;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800692a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

    /* (210:3) self.'imLeadLag1.K' := 1.0; */
    instance->imLeadLag1_K = 1.0F;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006934:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* (211:3) self.'imLeadLag1.y_start' := 0.0; */
    instance->imLeadLag1_y_start = 0.0F;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f04f 0200 	mov.w	r2, #0
 800693e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

    /* (212:3) self.'imLeadLag.y_start' := 0.0; */
    instance->imLeadLag_y_start = 0.0F;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	f04f 0200 	mov.w	r2, #0
 8006948:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

    /* (213:3) self.'derivativeLag.y_start' := 0.0; */
    instance->derivativeLag_y_start = 0.0F;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	f04f 0200 	mov.w	r2, #0
 8006952:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    /* (214:3) self.'derivativeLag.x_start' := 0.0; */
    instance->derivativeLag_x_start = 0.0F;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	f04f 0200 	mov.w	r2, #0
 800695c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    /* (215:3) self.'imLeadLag1.x_start' := 0.0; */
    instance->imLeadLag1_x_start = 0.0F;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	f04f 0200 	mov.w	r2, #0
 8006966:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

    /* (216:3) self.'imLeadLag.x_start' := 0.0; */
    instance->imLeadLag_x_start = 0.0F;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	f04f 0200 	mov.w	r2, #0
 8006970:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    /*
    Initialize variables with explicit start value (independent initializations):
    */

    /* (222:3) self.Tw := 1.40999999999999992; */
    instance->Tw = 5.00F;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	4a17      	ldr	r2, [pc, #92]	@ (80069d4 <Startup+0xc0>)
 8006978:	621a      	str	r2, [r3, #32]

    /* (223:3) self.T1 := 1.53999999999999998e-1; */
    instance->T1 = 0.154F;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	4a16      	ldr	r2, [pc, #88]	@ (80069d8 <Startup+0xc4>)
 800697e:	611a      	str	r2, [r3, #16]

    /* (224:3) self.T2 := 3.30000000000000016e-2; */
    instance->T2 = 0.033F;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	4a16      	ldr	r2, [pc, #88]	@ (80069dc <Startup+0xc8>)
 8006984:	615a      	str	r2, [r3, #20]

    /* (225:3) self.T3 := 1.0; */
    instance->T3 = 1.0F;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800698c:	619a      	str	r2, [r3, #24]

    /* (226:3) self.T4 := 1.0; */
    instance->T4 = 1.0F;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006994:	61da      	str	r2, [r3, #28]

    /* (227:3) self.vsmax := 2.00000000000000011e-1; */
    instance->vsmax = 1.5F;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	f04f 527f 	mov.w	r2, #1069547520	@ 0x3fc00000
 800699c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* (228:3) self.vsmin := -2.00000000000000011e-1; */
    instance->vsmin = -1.50F;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	4a0f      	ldr	r2, [pc, #60]	@ (80069e0 <Startup+0xcc>)
 80069a2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* (229:3) self.Kw := 9.5; */
    instance->Kw = 0.5F;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 80069aa:	60da      	str	r2, [r3, #12]

    /* (230:3) self.vSI_start := 1.0; */
    instance->vSI_start = 1.0F;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80069b2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* ****************************** Default initialize dependend parameters (based on constants and tuneable parameters): */

    /* (233:3) () := Recalibrate(); */
    Recalibrate(instance);
 80069b4:	6878      	ldr	r0, [r7, #4]
 80069b6:	f7ff fd25 	bl	8006404 <Recalibrate>
    /*
    Initialize variables with explicit start value (independent initializations):
    */

    /* (239:3) self.vSI := self.vSI_start; */
    instance->vSI = instance->vSI_start;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	605a      	str	r2, [r3, #4]

    /* ********************************* Default initialize states and outputs (based on constants, parameters and inputs): */

    /* (242:3) () := Reinitialize(); */
    Reinitialize(instance);
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f7ff fe42 	bl	800664c <Reinitialize>
}
 80069c8:	bf00      	nop
 80069ca:	3708      	adds	r7, #8
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}
 80069d0:	3a83126f 	.word	0x3a83126f
 80069d4:	40a00000 	.word	0x40a00000
 80069d8:	3e1db22d 	.word	0x3e1db22d
 80069dc:	3d072b02 	.word	0x3d072b02
 80069e0:	bfc00000 	.word	0xbfc00000

080069e4 <DoStep>:

static void DoStep(ALGOSTRUCT *instance)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b088      	sub	sp, #32
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]

    /* Algorithm */
    /* *************************************************************************** Update-equations for inline integration: */

    /* (271:3) self.'derivativeLag.TF.x_scaled[1]' := self.'derivativeLag.TF.x_scaled[1]' + (self.'discrete.stepSize' * self.'derivative(derivativeLag.TF.x_scaled[1])'); */
    instance->derivativeLag_TF_x_scaled_1 += instance->discrete_stepSize * instance->der_derivativeLag_TF_x_scaled_1;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	ed93 7a2e 	vldr	s14, [r3, #184]	@ 0xb8
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	edd3 6a2c 	vldr	s13, [r3, #176]	@ 0xb0
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 80069fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006a02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	edc3 7a2e 	vstr	s15, [r3, #184]	@ 0xb8

    /* (272:3) self.'imLeadLag.TF.x_scaled[1]' := self.'imLeadLag.TF.x_scaled[1]' + (self.'discrete.stepSize' * self.'derivative(imLeadLag.TF.x_scaled[1])'); */
    instance->imLeadLag_TF_x_scaled_1 += instance->discrete_stepSize * instance->der_imLeadLag_TF_x_scaled_1;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	ed93 7a30 	vldr	s14, [r3, #192]	@ 0xc0
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	edd3 6a2c 	vldr	s13, [r3, #176]	@ 0xb0
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	edd3 7a2f 	vldr	s15, [r3, #188]	@ 0xbc
 8006a1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006a22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	edc3 7a30 	vstr	s15, [r3, #192]	@ 0xc0

    /* (273:3) self.'imLeadLag1.TF.x_scaled[1]' := self.'imLeadLag1.TF.x_scaled[1]' + (self.'discrete.stepSize' * self.'derivative(imLeadLag1.TF.x_scaled[1])'); */
    instance->imLeadLag1_TF_x_scaled_1 += instance->discrete_stepSize * instance->der_imLeadLag1_TF_x_scaled_1;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	ed93 7a32 	vldr	s14, [r3, #200]	@ 0xc8
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	edd3 6a2c 	vldr	s13, [r3, #176]	@ 0xb0
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	edd3 7a31 	vldr	s15, [r3, #196]	@ 0xc4
 8006a3e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006a42:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	edc3 7a32 	vstr	s15, [r3, #200]	@ 0xc8

    /* ******************************************************************************************* Inline integration loop: */

    /* (276:3) self.'derivative(derivativeLag.TF.x_scaled[1])' := (self.vSI - self.'derivativeLag.TF.x_scaled[1]') / self.'derivativeLag.TF.a'[1]; */
    instance->der_derivativeLag_TF_x_scaled_1 = (instance->vSI - instance->derivativeLag_TF_x_scaled_1) / instance->derivativeLag_TF_a[0];
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	ed93 7a01 	vldr	s14, [r3, #4]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	edd3 7a2e 	vldr	s15, [r3, #184]	@ 0xb8
 8006a58:	ee77 6a67 	vsub.f32	s13, s14, s15
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8006a62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	edc3 7a2d 	vstr	s15, [r3, #180]	@ 0xb4

    /* (277:3) 'derivativeLag.TF.y' := (self.'derivativeLag.TF.d' * self.vSI) - (self.'derivativeLag.TF.d' * self.'derivativeLag.TF.x_scaled[1]'); */
    derivativeLag_TF_y = (instance->derivativeLag_TF_d * instance->vSI) - (instance->derivativeLag_TF_d * instance->derivativeLag_TF_x_scaled_1);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	edd3 7a01 	vldr	s15, [r3, #4]
 8006a78:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	edd3 6a12 	vldr	s13, [r3, #72]	@ 0x48
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	edd3 7a2e 	vldr	s15, [r3, #184]	@ 0xb8
 8006a88:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006a8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a90:	edc7 7a07 	vstr	s15, [r7, #28]

    /* (278:3) 'imLeadLag.u' := if absolute(self.Tw) < 1.00000000000000008e-15 then self.vSI else 'derivativeLag.TF.y'; */
    imLeadLag_u = ESP_isTrue(ESP_cmp_lt(instance, absolute(instance->Tw), 1.0E-15F)) ? instance->vSI : derivativeLag_TF_y;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	edd3 7a08 	vldr	s15, [r3, #32]
 8006a9a:	eef0 7ae7 	vabs.f32	s15, s15
 8006a9e:	eddf 0a62 	vldr	s1, [pc, #392]	@ 8006c28 <DoStep+0x244>
 8006aa2:	eeb0 0a67 	vmov.f32	s0, s15
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f7ff fc75 	bl	8006396 <ESP_cmp_lt>
 8006aac:	4603      	mov	r3, r0
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d002      	beq.n	8006ab8 <DoStep+0xd4>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	685b      	ldr	r3, [r3, #4]
 8006ab6:	e000      	b.n	8006aba <DoStep+0xd6>
 8006ab8:	69fb      	ldr	r3, [r7, #28]
 8006aba:	61bb      	str	r3, [r7, #24]

    /* (279:3) self.'derivative(imLeadLag.TF.x_scaled[1])' := ('imLeadLag.u' - self.'imLeadLag.TF.x_scaled[1]') / self.'imLeadLag.TF.a'[1]; */
    instance->der_imLeadLag_TF_x_scaled_1 = (imLeadLag_u - instance->imLeadLag_TF_x_scaled_1) / instance->imLeadLag_TF_a[0];
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 8006ac2:	ed97 7a06 	vldr	s14, [r7, #24]
 8006ac6:	ee77 6a67 	vsub.f32	s13, s14, s15
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 8006ad0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	edc3 7a2f 	vstr	s15, [r3, #188]	@ 0xbc

    /* (280:3) 'imLeadLag.TF.y' := ((self.'imLeadLag.TF.bb'[2] - self.'imLeadLag.TF.d') * self.'imLeadLag.TF.x_scaled[1]') + (self.'imLeadLag.TF.d' * 'imLeadLag.u'); */
    imLeadLag_TF_y = ((instance->imLeadLag_TF_bb[1] - instance->imLeadLag_TF_d) * instance->imLeadLag_TF_x_scaled_1) + \
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	ed93 7a19 	vldr	s14, [r3, #100]	@ 0x64
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8006ae6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 8006af0:	ee27 7a27 	vmul.f32	s14, s14, s15
        (instance->imLeadLag_TF_d * imLeadLag_u);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	edd3 6a1a 	vldr	s13, [r3, #104]	@ 0x68
 8006afa:	edd7 7a06 	vldr	s15, [r7, #24]
 8006afe:	ee66 7aa7 	vmul.f32	s15, s13, s15
    imLeadLag_TF_y = ((instance->imLeadLag_TF_bb[1] - instance->imLeadLag_TF_d) * instance->imLeadLag_TF_x_scaled_1) + \
 8006b02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b06:	edc7 7a05 	vstr	s15, [r7, #20]

    /* (281:3) 'imLeadLag.y' := if absolute(self.T1 - self.T2) < 1.00000000000000008e-15 then self.'imLeadLag.K' * 'imLeadLag.u' else 'imLeadLag.TF.y'; */
    imLeadLag_y = ESP_isTrue(ESP_cmp_lt(instance, absolute(instance->T1 - instance->T2), 1.0E-15F)) ? (instance->imLeadLag_K \
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	ed93 7a04 	vldr	s14, [r3, #16]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	edd3 7a05 	vldr	s15, [r3, #20]
 8006b16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006b1a:	eef0 7ae7 	vabs.f32	s15, s15
 8006b1e:	eddf 0a42 	vldr	s1, [pc, #264]	@ 8006c28 <DoStep+0x244>
 8006b22:	eeb0 0a67 	vmov.f32	s0, s15
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f7ff fc35 	bl	8006396 <ESP_cmp_lt>
 8006b2c:	4603      	mov	r3, r0
        * imLeadLag_u) : imLeadLag_TF_y;
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d007      	beq.n	8006b42 <DoStep+0x15e>
    imLeadLag_y = ESP_isTrue(ESP_cmp_lt(instance, absolute(instance->T1 - instance->T2), 1.0E-15F)) ? (instance->imLeadLag_K \
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	ed93 7a26 	vldr	s14, [r3, #152]	@ 0x98
        * imLeadLag_u) : imLeadLag_TF_y;
 8006b38:	edd7 7a06 	vldr	s15, [r7, #24]
 8006b3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b40:	e001      	b.n	8006b46 <DoStep+0x162>
 8006b42:	edd7 7a05 	vldr	s15, [r7, #20]
    imLeadLag_y = ESP_isTrue(ESP_cmp_lt(instance, absolute(instance->T1 - instance->T2), 1.0E-15F)) ? (instance->imLeadLag_K \
 8006b46:	edc7 7a04 	vstr	s15, [r7, #16]

    /* (282:3) self.'derivative(imLeadLag1.TF.x_scaled[1])' := ('imLeadLag.y' - self.'imLeadLag1.TF.x_scaled[1]') / self.'imLeadLag1.TF.a'[1]; */
    instance->der_imLeadLag1_TF_x_scaled_1 = (imLeadLag_y - instance->imLeadLag1_TF_x_scaled_1) / instance->imLeadLag1_TF_a[0];
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	edd3 7a32 	vldr	s15, [r3, #200]	@ 0xc8
 8006b50:	ed97 7a04 	vldr	s14, [r7, #16]
 8006b54:	ee77 6a67 	vsub.f32	s13, s14, s15
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	ed93 7a1d 	vldr	s14, [r3, #116]	@ 0x74
 8006b5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	edc3 7a31 	vstr	s15, [r3, #196]	@ 0xc4

    /* ******************************************************************************** Inline integration post-processing: */

    /* (285:3) 'imLeadLag1.TF.y' := ((self.'imLeadLag1.TF.bb'[2] - self.'imLeadLag1.TF.d') * self.'imLeadLag1.TF.x_scaled[1]') + (self.'imLeadLag1.TF.d' * 'imLeadLag.y'); */
    imLeadLag1_TF_y = ((instance->imLeadLag1_TF_bb[1] - instance->imLeadLag1_TF_d) * instance->imLeadLag1_TF_x_scaled_1) \
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	ed93 7a21 	vldr	s14, [r3, #132]	@ 0x84
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8006b74:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	edd3 7a32 	vldr	s15, [r3, #200]	@ 0xc8
 8006b7e:	ee27 7a27 	vmul.f32	s14, s14, s15
        + (instance->imLeadLag1_TF_d * imLeadLag_y);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	edd3 6a22 	vldr	s13, [r3, #136]	@ 0x88
 8006b88:	edd7 7a04 	vldr	s15, [r7, #16]
 8006b8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
    imLeadLag1_TF_y = ((instance->imLeadLag1_TF_bb[1] - instance->imLeadLag1_TF_d) * instance->imLeadLag1_TF_x_scaled_1) \
 8006b90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b94:	edc7 7a03 	vstr	s15, [r7, #12]

    /* (286:3) 'imLeadLag1.y' := if absolute(self.T3 - self.T4) < 1.00000000000000008e-15 then self.'imLeadLag1.K' * 'imLeadLag.y' else 'imLeadLag1.TF.y'; */
    imLeadLag1_y = ESP_isTrue(ESP_cmp_lt(instance, absolute(instance->T3 - instance->T4), 1.0E-15F)) ? (instance->imLeadLag1_K \
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	ed93 7a06 	vldr	s14, [r3, #24]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	edd3 7a07 	vldr	s15, [r3, #28]
 8006ba4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006ba8:	eef0 7ae7 	vabs.f32	s15, s15
 8006bac:	eddf 0a1e 	vldr	s1, [pc, #120]	@ 8006c28 <DoStep+0x244>
 8006bb0:	eeb0 0a67 	vmov.f32	s0, s15
 8006bb4:	6878      	ldr	r0, [r7, #4]
 8006bb6:	f7ff fbee 	bl	8006396 <ESP_cmp_lt>
 8006bba:	4603      	mov	r3, r0
        * imLeadLag_y) : imLeadLag1_TF_y;
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d007      	beq.n	8006bd0 <DoStep+0x1ec>
    imLeadLag1_y = ESP_isTrue(ESP_cmp_lt(instance, absolute(instance->T3 - instance->T4), 1.0E-15F)) ? (instance->imLeadLag1_K \
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	ed93 7a29 	vldr	s14, [r3, #164]	@ 0xa4
        * imLeadLag_y) : imLeadLag1_TF_y;
 8006bc6:	edd7 7a04 	vldr	s15, [r7, #16]
 8006bca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bce:	e001      	b.n	8006bd4 <DoStep+0x1f0>
 8006bd0:	edd7 7a03 	vldr	s15, [r7, #12]
    imLeadLag1_y = ESP_isTrue(ESP_cmp_lt(instance, absolute(instance->T3 - instance->T4), 1.0E-15F)) ? (instance->imLeadLag1_K \
 8006bd4:	edc7 7a02 	vstr	s15, [r7, #8]

    /* (287:3) self.vs := if 'imLeadLag1.y' > self.vsmax then self.vsmax elseif 'imLeadLag1.y' < self.vsmin self.vsmin else 'imLeadLag1.y'; */
    instance->vs = ESP_isTrue(ESP_cmp_gt(instance, imLeadLag1_y, instance->vsmax)) ? instance->vsmax : ESP_isTrue(ESP_cmp_lt(instance, \
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8006bde:	eef0 0a67 	vmov.f32	s1, s15
 8006be2:	ed97 0a02 	vldr	s0, [r7, #8]
 8006be6:	6878      	ldr	r0, [r7, #4]
 8006be8:	f7ff fcfa 	bl	80065e0 <ESP_cmp_gt>
 8006bec:	4603      	mov	r3, r0
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d002      	beq.n	8006bf8 <DoStep+0x214>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bf6:	e010      	b.n	8006c1a <DoStep+0x236>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8006bfe:	eef0 0a67 	vmov.f32	s1, s15
 8006c02:	ed97 0a02 	vldr	s0, [r7, #8]
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f7ff fbc5 	bl	8006396 <ESP_cmp_lt>
 8006c0c:	4603      	mov	r3, r0
        imLeadLag1_y, instance->vsmin)) ? instance->vsmin : imLeadLag1_y;
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d002      	beq.n	8006c18 <DoStep+0x234>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c16:	e000      	b.n	8006c1a <DoStep+0x236>
 8006c18:	68bb      	ldr	r3, [r7, #8]
    instance->vs = ESP_isTrue(ESP_cmp_gt(instance, imLeadLag1_y, instance->vsmax)) ? instance->vsmax : ESP_isTrue(ESP_cmp_lt(instance, \
 8006c1a:	687a      	ldr	r2, [r7, #4]
 8006c1c:	6093      	str	r3, [r2, #8]
}
 8006c1e:	bf00      	nop
 8006c20:	3720      	adds	r7, #32
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bd80      	pop	{r7, pc}
 8006c26:	bf00      	nop
 8006c28:	26901d7d 	.word	0x26901d7d

08006c2c <Startup_H525b873079cf7a65f464c408f25344d5bd630cab_cb4a8a449b4ada864625ee5a4355578a3aaf08ed>:

/**********************************************************************************************************************
 * init
 **********************************************************************************************************************/
void Startup_H525b873079cf7a65f464c408f25344d5bd630cab_cb4a8a449b4ada864625ee5a4355578a3aaf08ed(ALGOSTRUCT *instance) {
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b082      	sub	sp, #8
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
    instance->ErrorSignals = ErrorSignal_NONE;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2200      	movs	r2, #0
 8006c38:	601a      	str	r2, [r3, #0]
    Startup(instance);
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f7ff fe6a 	bl	8006914 <Startup>
}
 8006c40:	bf00      	nop
 8006c42:	3708      	adds	r7, #8
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}

08006c48 <DoStep_H525b873079cf7a65f464c408f25344d5bd630cab_cb4a8a449b4ada864625ee5a4355578a3aaf08ed>:

/**********************************************************************************************************************
 * step
 **********************************************************************************************************************/
void DoStep_H525b873079cf7a65f464c408f25344d5bd630cab_cb4a8a449b4ada864625ee5a4355578a3aaf08ed(ALGOSTRUCT *instance) {
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b082      	sub	sp, #8
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
    instance->ErrorSignals = ErrorSignal_NONE;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2200      	movs	r2, #0
 8006c54:	601a      	str	r2, [r3, #0]
    DoStep(instance);
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f7ff fec4 	bl	80069e4 <DoStep>
}
 8006c5c:	bf00      	nop
 8006c5e:	3708      	adds	r7, #8
 8006c60:	46bd      	mov	sp, r7
 8006c62:	bd80      	pop	{r7, pc}

08006c64 <memset>:
 8006c64:	4402      	add	r2, r0
 8006c66:	4603      	mov	r3, r0
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d100      	bne.n	8006c6e <memset+0xa>
 8006c6c:	4770      	bx	lr
 8006c6e:	f803 1b01 	strb.w	r1, [r3], #1
 8006c72:	e7f9      	b.n	8006c68 <memset+0x4>

08006c74 <__libc_init_array>:
 8006c74:	b570      	push	{r4, r5, r6, lr}
 8006c76:	4b0d      	ldr	r3, [pc, #52]	@ (8006cac <__libc_init_array+0x38>)
 8006c78:	4d0d      	ldr	r5, [pc, #52]	@ (8006cb0 <__libc_init_array+0x3c>)
 8006c7a:	1b5b      	subs	r3, r3, r5
 8006c7c:	109c      	asrs	r4, r3, #2
 8006c7e:	2600      	movs	r6, #0
 8006c80:	42a6      	cmp	r6, r4
 8006c82:	d109      	bne.n	8006c98 <__libc_init_array+0x24>
 8006c84:	f000 f81a 	bl	8006cbc <_init>
 8006c88:	4d0a      	ldr	r5, [pc, #40]	@ (8006cb4 <__libc_init_array+0x40>)
 8006c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8006cb8 <__libc_init_array+0x44>)
 8006c8c:	1b5b      	subs	r3, r3, r5
 8006c8e:	109c      	asrs	r4, r3, #2
 8006c90:	2600      	movs	r6, #0
 8006c92:	42a6      	cmp	r6, r4
 8006c94:	d105      	bne.n	8006ca2 <__libc_init_array+0x2e>
 8006c96:	bd70      	pop	{r4, r5, r6, pc}
 8006c98:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c9c:	4798      	blx	r3
 8006c9e:	3601      	adds	r6, #1
 8006ca0:	e7ee      	b.n	8006c80 <__libc_init_array+0xc>
 8006ca2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ca6:	4798      	blx	r3
 8006ca8:	3601      	adds	r6, #1
 8006caa:	e7f2      	b.n	8006c92 <__libc_init_array+0x1e>
 8006cac:	08006d24 	.word	0x08006d24
 8006cb0:	08006d24 	.word	0x08006d24
 8006cb4:	08006d24 	.word	0x08006d24
 8006cb8:	08006d28 	.word	0x08006d28

08006cbc <_init>:
 8006cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cbe:	bf00      	nop
 8006cc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cc2:	bc08      	pop	{r3}
 8006cc4:	469e      	mov	lr, r3
 8006cc6:	4770      	bx	lr

08006cc8 <_fini>:
 8006cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cca:	bf00      	nop
 8006ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cce:	bc08      	pop	{r3}
 8006cd0:	469e      	mov	lr, r3
 8006cd2:	4770      	bx	lr
