--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o optohybrid_top.twr
optohybrid_top.pcf

Design file:              optohybrid_top.ncd
Physical constraint file: optohybrid_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN2
  Clock network: fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN2
  Clock network: fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 18.148ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN2
  Clock network: fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk40MHz = PERIOD TIMEGRP "clk40MHz" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk40MHz = PERIOD TIMEGRP "clk40MHz" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y46.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y40.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y46.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk40MHz_0 = PERIOD TIMEGRP "clk40MHz_0" TS_fpga_clk / 
0.8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 43029 paths analyzed, 15639 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.960ns.
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_2_inst/data_50 (SLICE_X47Y110.D2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_2_inst/data_50 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.799ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (1.014 - 1.046)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2 to link_tracking_1_inst/tracking_core_inst/track_2_inst/data_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y95.BQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2
    SLICE_X72Y91.C4      net (fanout=206)      1.148   link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2
    SLICE_X72Y91.CMUX    Tilo                  0.261   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<180>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<114>21
    SLICE_X47Y110.D2     net (fanout=24)       6.660   link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<114>2
    SLICE_X47Y110.CLK    Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<50>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<50>1
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_50
    -------------------------------------------------  ---------------------------
    Total                                      8.799ns (0.991ns logic, 7.808ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_2_inst/data_50 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.705ns (Levels of Logic = 2)
  Clock Path Skew:      0.148ns (1.014 - 0.866)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_2 to link_tracking_1_inst/tracking_core_inst/track_2_inst/data_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y95.CQ      Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_2
    SLICE_X72Y91.C1      net (fanout=11)       1.071   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<2>
    SLICE_X72Y91.CMUX    Tilo                  0.261   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<180>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<114>21
    SLICE_X47Y110.D2     net (fanout=24)       6.660   link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<114>2
    SLICE_X47Y110.CLK    Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<50>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<50>1
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_50
    -------------------------------------------------  ---------------------------
    Total                                      8.705ns (0.974ns logic, 7.731ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_3 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_2_inst/data_50 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.515ns (Levels of Logic = 2)
  Clock Path Skew:      0.148ns (1.014 - 0.866)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_3 to link_tracking_1_inst/tracking_core_inst/track_2_inst/data_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y95.DQ      Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_3
    SLICE_X72Y91.C2      net (fanout=11)       0.881   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<3>
    SLICE_X72Y91.CMUX    Tilo                  0.261   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<180>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<114>21
    SLICE_X47Y110.D2     net (fanout=24)       6.660   link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<114>2
    SLICE_X47Y110.CLK    Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<50>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<50>1
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_50
    -------------------------------------------------  ---------------------------
    Total                                      8.515ns (0.974ns logic, 7.541ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_2_inst/data_52 (SLICE_X39Y111.B4), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_2_inst/data_52 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.684ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (1.012 - 1.046)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2 to link_tracking_1_inst/tracking_core_inst/track_2_inst/data_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y95.BQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2
    SLICE_X74Y90.C4      net (fanout=206)      1.458   link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2
    SLICE_X74Y90.CMUX    Tilo                  0.251   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<182>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<100>21
    SLICE_X39Y111.B4     net (fanout=24)       6.245   link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<100>2
    SLICE_X39Y111.CLK    Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<54>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<52>1
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_52
    -------------------------------------------------  ---------------------------
    Total                                      8.684ns (0.981ns logic, 7.703ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_3 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_2_inst/data_52 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.571ns (Levels of Logic = 2)
  Clock Path Skew:      0.146ns (1.012 - 0.866)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_3 to link_tracking_1_inst/tracking_core_inst/track_2_inst/data_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y95.DQ      Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_3
    SLICE_X74Y90.C1      net (fanout=11)       1.362   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<3>
    SLICE_X74Y90.CMUX    Tilo                  0.251   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<182>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<100>21
    SLICE_X39Y111.B4     net (fanout=24)       6.245   link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<100>2
    SLICE_X39Y111.CLK    Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<54>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<52>1
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_52
    -------------------------------------------------  ---------------------------
    Total                                      8.571ns (0.964ns logic, 7.607ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_2_inst/data_52 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.495ns (Levels of Logic = 2)
  Clock Path Skew:      0.146ns (1.012 - 0.866)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_1 to link_tracking_1_inst/tracking_core_inst/track_2_inst/data_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y95.BQ      Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_1
    SLICE_X74Y90.C2      net (fanout=11)       1.286   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<1>
    SLICE_X74Y90.CMUX    Tilo                  0.251   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<182>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<100>21
    SLICE_X39Y111.B4     net (fanout=24)       6.245   link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<100>2
    SLICE_X39Y111.CLK    Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<54>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<52>1
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_52
    -------------------------------------------------  ---------------------------
    Total                                      8.495ns (0.964ns logic, 7.531ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_66 (SLICE_X30Y107.CE), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_66 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.663ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (1.007 - 1.040)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y91.BQ      Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1
    SLICE_X76Y92.D1      net (fanout=386)      2.145   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
    SLICE_X76Y92.CMUX    Topdc                 0.368   link_tracking_1_inst/tracking_core_inst/fifo_din<190>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0045[191:0]_4100
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0045[191:0]_2_f7_99
    SLICE_X71Y91.A6      net (fanout=1)        0.614   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0045[191:0]<190>
    SLICE_X71Y91.A       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/fifo_wr
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0072_inv1
    SLICE_X30Y107.CE     net (fanout=192)      4.591   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o_rstpot
    SLICE_X30Y107.CLK    Tceck                 0.295   link_tracking_1_inst/tracking_core_inst/fifo_din<66>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_66
    -------------------------------------------------  ---------------------------
    Total                                      8.663ns (1.313ns logic, 7.350ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_66 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.629ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (1.007 - 1.040)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y91.BQ      Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1
    SLICE_X76Y90.D1      net (fanout=386)      1.837   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
    SLICE_X76Y90.CMUX    Topdc                 0.368   link_tracking_1_inst/tracking_core_inst/fifo_din<191>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0045[191:0]_4101
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0045[191:0]_2_f7_100
    SLICE_X71Y91.A2      net (fanout=1)        0.888   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0045[191:0]<191>
    SLICE_X71Y91.A       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/fifo_wr
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0072_inv1
    SLICE_X30Y107.CE     net (fanout=192)      4.591   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o_rstpot
    SLICE_X30Y107.CLK    Tceck                 0.295   link_tracking_1_inst/tracking_core_inst/fifo_din<66>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_66
    -------------------------------------------------  ---------------------------
    Total                                      8.629ns (1.313ns logic, 7.316ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_66 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.453ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (1.007 - 1.040)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y91.BMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2
    SLICE_X78Y91.CX      net (fanout=194)      1.973   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
    SLICE_X78Y91.CMUX    Tcxc                  0.163   link_tracking_1_inst/tracking_core_inst/fifo_din<189>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0045[191:0]_2_f7_97
    SLICE_X71Y91.A5      net (fanout=1)        0.711   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0045[191:0]<189>
    SLICE_X71Y91.A       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/fifo_wr
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0072_inv1
    SLICE_X30Y107.CE     net (fanout=192)      4.591   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o_rstpot
    SLICE_X30Y107.CLK    Tceck                 0.295   link_tracking_1_inst/tracking_core_inst/fifo_din<66>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_66
    -------------------------------------------------  ---------------------------
    Total                                      8.453ns (1.178ns logic, 7.275ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk40MHz_0 = PERIOD TIMEGRP "clk40MHz_0" TS_fpga_clk / 0.8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_40 (SLICE_X74Y113.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/track_7_inst/data_40 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/track_7_inst/data_40 to link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y113.AQ     Tcko                  0.198   link_tracking_1_inst/tracking_core_inst/track_7_inst/data<43>
                                                       link_tracking_1_inst/tracking_core_inst/track_7_inst/data_40
    SLICE_X74Y113.AX     net (fanout=2)        0.144   link_tracking_1_inst/tracking_core_inst/track_7_inst/data<40>
    SLICE_X74Y113.CLK    Tckdi       (-Th)    -0.048   link_tracking_1_inst/tracking_core_inst/track_data<7><43>
                                                       link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_40
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.246ns logic, 0.144ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (SLICE_X63Y104.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.032 - 0.030)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg to link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y104.AQ     Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X63Y104.AX     net (fanout=2)        0.135   link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X63Y104.CLK    Tckdi       (-Th)    -0.059   link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.259ns logic, 0.135ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_67 (SLICE_X35Y106.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/track_7_inst/data_67 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_67 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/track_7_inst/data_67 to link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y106.CQ     Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/track_7_inst/data<68>
                                                       link_tracking_1_inst/tracking_core_inst/track_7_inst/data_67
    SLICE_X35Y106.DX     net (fanout=2)        0.136   link_tracking_1_inst/tracking_core_inst/track_7_inst/data<67>
    SLICE_X35Y106.CLK    Tckdi       (-Th)    -0.059   link_tracking_1_inst/tracking_core_inst/track_data<7><67>
                                                       link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_67
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.259ns logic, 0.136ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk40MHz_0 = PERIOD TIMEGRP "clk40MHz_0" TS_fpga_clk / 0.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y46.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y40.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y46.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_fpga_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fpga_clk                    |     20.000ns|      5.000ns|      7.168ns|            0|            0|            0|        43029|
| TS_clk40MHz_0                 |     25.000ns|      8.960ns|          N/A|            0|            0|        43029|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |    8.960|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 43029 paths, 0 nets, and 15202 connections

Design statistics:
   Minimum period:   8.960ns{1}   (Maximum frequency: 111.607MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 12 17:53:28 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 348 MB



