<p>There are 3 successive views of power and clock  configuration</p><ol><li>The primary one in Maestro - it eventually determines the other two</li><li> Genwrapper logical structure</li><li>UPF file which is derived from genwrapper and other data generated by Maestro</li></ol><p><br/></p><p>Let's go over a simple example of hw_config_sym_20 to illustrate. It includes 2 switchable power domains, each one encloses one gated clock domain</p><p><br/></p><p><br/></p><p><br/></p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16164606/image2020-8-24_10-46-39.png?api=v2"></span></p><p style="margin-left: 30.0px;"><br/></p><p>-Two clocks are highlighted in red and blue. <br/>-Correspondent power domains (derived for instances by tracing clocks) – orange and  lightblue</p><p>-3 instances inside dotted line are pma_master-&gt;pma_slave-&gt;pma_mux , the latter is connected to all atus in the same domain</p><p>-In the middle – two networks. Each connected to both clocks and thus associated with both power domains</p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16164606/image2020-8-24_10-37-50.png?api=v2"></span></p><p style="margin-left: 30.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16164606/image2020-8-24_10-38-45.png?api=v2"></span></p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" width="900" src="https://arterisip.atlassian.net/wiki/download/attachments/16164606/image2019-7-1%2018:54:51.png?api=v2"></span></p><p><br/></p><p><br/></p><p><br/></p><p><br/></p><p><br/></p>