********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-02.23:14:09
COMMAND: -cd verilog/src/unisims URAM288_BASE.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l URAM288_BASE.v.log

[ERR:UH0701] URAM288_BASE.v:1805: Unsupported statement "<n<> u<24127> t<Tf_port_declaration> p<24128> c<24113> l<1805>>       ram_data_a_out = mem[ram_addr_a];
".

[ERR:UH0701] URAM288_BASE.v:1805: Unsupported statement "<n<> u<24133> t<Tf_port_declaration> p<24134> c<24129> l<1805>>       ram_data_a_out = mem[ram_addr_a];
".

[ERR:UH0701] URAM288_BASE.v:1805: Unsupported statement "<n<> u<24139> t<Tf_port_declaration> p<24140> c<24135> l<1805>>       ram_data_a_out = mem[ram_addr_a];
".

[ERR:UH0701] URAM288_BASE.v:1806: Unsupported statement "<n<> u<24155> t<Tf_port_declaration> p<24156> c<24141> l<1806>>     end
".

[NTE:CP0309] URAM288_BASE.v:67: Implicit port type (wire) for "DBITERR_A",
there are 5 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

