{
  "DESIGN_NAME": "alu",
  "VERILOG_FILES": "dir::src/*.v",
  "CLOCK_TREE_SYNTH": false,
  "CLOCK_PORT": "",
  "CLOCK_PERIOD": 10,
  "PL_RANDOM_GLB_PLACEMENT": true,
  "FP_SIZING": "absolute",
  "ROUTING_STRATEGY": 1,
  "DRT_MAX_DRC": 10000,
  "DRT_MAX_ITERATION": 20,
  "DIE_AREA": "0 0 100 150",
  "PL_TARGET_DENSITY": 0.65,
  "FP_PDN_AUTO_ADJUST": false,
  "FP_PDN_VPITCH": 25,
  "FP_PDN_HPITCH": 25,
  "FP_PDN_VOFFSET": 5,
  "FP_PDN_HOFFSET": 5,
  "DIODE_INSERTION_STRATEGY": 3,
  "ROUTING_LAYER_ADJUSTMENT": 2,
  "MIN_ROUTING_LAYER": "met1",
  "MAX_ROUTING_LAYER": "met5",
  "GRT_ALLOW_CONGESTION": 1,
  "//": "Pin Order",
  "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
  "//": "Technology-Specific Configs",
  "pdk::sky130*": {
    "FP_CORE_UTIL": 40,
    "CLOCK_PERIOD": 10,
    "scl::sky130_fd_sc_hs": {
      "CLOCK_PERIOD": 8
    },
    "scl::sky130_fd_sc_ls": {
      "MAX_FANOUT_CONSTRAINT": 5
    }
  },
  "pdk::gf180mcu*": {
    "CLOCK_PERIOD": 24.0,
    "FP_CORE_UTIL": 45,
    "MAX_FANOUT_CONSTRAINT": 4,
    "PL_TARGET_DENSITY": 0.5
  }
}
