Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Nov 14 16:13:10 2024
| Host         : hacc-gpu0 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  3963 |       |     23040 | 17.20 |
|   SLR1 -> SLR2                   |  2091 |       |           |  9.08 |
|     Using TX_REG only            |     1 |     1 |           |       |
|     Using RX_REG only            |    18 |    18 |           |       |
|     Using Both TX_REG and RX_REG |   267 |     1 |           |       |
|   SLR2 -> SLR1                   |  1872 |       |           |  8.13 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     4 |     4 |           |       |
|     Using Both TX_REG and RX_REG |   407 |     0 |           |       |
| SLR1 <-> SLR0                    | 11906 |       |     23040 | 51.68 |
|   SLR0 -> SLR1                   |  5424 |       |           | 23.54 |
|     Using TX_REG only            |    71 |    71 |           |       |
|     Using RX_REG only            |    61 |    61 |           |       |
|     Using Both TX_REG and RX_REG |   369 |    55 |           |       |
|   SLR1 -> SLR0                   |  6482 |       |           | 28.13 |
|     Using TX_REG only            |    62 |    62 |           |       |
|     Using RX_REG only            |    72 |    71 |           |       |
|     Using Both TX_REG and RX_REG |   435 |    60 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 15869 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 1716 |  156 |
| SLR1      | 1989 |    0 | 6326 |
| SLR0      |  102 | 5322 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+-------+--------+--------+--------+
| CLB                        |  41965 |  32630 |  7771 |  76.36 |  60.43 |  14.39 |
|   CLBL                     |  21952 |  17333 |  4062 |  74.97 |  59.20 |  13.87 |
|   CLBM                     |  20013 |  15297 |  3709 |  77.93 |  61.88 |  15.00 |
| CLB LUTs                   | 186505 | 179919 | 35255 |  42.42 |  41.65 |   8.16 |
|   LUT as Logic             | 158805 | 167520 | 32248 |  36.12 |  38.78 |   7.46 |
|     using O5 output only   |   1668 |    429 |   995 |   0.38 |   0.10 |   0.23 |
|     using O6 output only   | 107562 | 119834 | 19463 |  24.46 |  27.74 |   4.51 |
|     using O5 and O6        |  49575 |  47257 | 11790 |  11.28 |  10.94 |   2.73 |
|   LUT as Memory            |  27700 |  12399 |  3007 |  13.48 |   6.27 |   1.52 |
|     LUT as Distributed RAM |  17328 |   3837 |  1660 |   8.43 |   1.94 |   0.84 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |     80 |    215 |    84 |   0.04 |   0.11 |   0.04 |
|       using O5 and O6      |  17248 |   3622 |  1576 |   8.40 |   1.83 |   0.80 |
|     LUT as Shift Register  |  10372 |   8562 |  1347 |   5.05 |   4.33 |   0.68 |
|       using O5 output only |      3 |      0 |     0 |  <0.01 |   0.00 |   0.00 |
|       using O6 output only |   7111 |   6170 |  1217 |   3.46 |   3.12 |   0.62 |
|       using O5 and O6      |   3258 |   2392 |   130 |   1.59 |   1.21 |   0.07 |
| CLB Registers              | 300759 | 243660 | 60303 |  34.20 |  28.20 |   6.98 |
| CARRY8                     |  12457 |  12357 |   313 |  22.67 |  22.88 |   0.58 |
| F7 Muxes                   |   1884 |   2063 |  1054 |   0.86 |   0.96 |   0.49 |
| F8 Muxes                   |    480 |    605 |    47 |   0.44 |   0.56 |   0.04 |
| F9 Muxes                   |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  209.5 |  260.5 |    94 |  31.18 |  38.76 |  13.99 |
|   RAMB36/FIFO              |    208 |    260 |    92 |  30.95 |  38.69 |  13.69 |
|     RAMB36E2 only          |    208 |    260 |    92 |  30.95 |  38.69 |  13.69 |
|   RAMB18                   |      3 |      1 |     4 |   0.22 |   0.07 |   0.30 |
|     RAMB18E2 only          |      3 |      1 |     4 |   0.22 |   0.07 |   0.30 |
| URAM                       |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |      8 |      8 |     4 |   0.28 |   0.26 |   0.13 |
| Unique Control Sets        |   4049 |   2693 |  2714 |   3.68 |   2.49 |   2.51 |
+----------------------------+--------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        18 |    8.65 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        19 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


