/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ssgnp0p765v0c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.765000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 0.000000 ;
    nom_voltage : 0.765000 ;
    operating_conditions ( "ssgnp0p765v0c" ) {
        process : 1 ;
        temperature : 0 ;
        voltage : 0.765000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p765v0c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 26544.800000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001351 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.920094, 0.926919, 0.943089, 1.000177, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.920094, 0.926919, 0.943089, 1.000177, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.828085, 0.834227, 0.848780, 0.900160, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.828085, 0.834227, 0.848780, 0.900160, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.015744" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.017622" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001351 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.920094, 0.926919, 0.943089, 1.000177, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.920094, 0.926919, 0.943089, 1.000177, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.828085, 0.834227, 0.848780, 0.900160, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.828085, 0.834227, 0.848780, 0.900160, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.015744" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.017622" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.004061, 0.004061, 0.004061, 0.004061, 0.004061" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.004061, 0.004061, 0.004061, 0.004061, 0.004061" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.469336, 0.488636, 0.509006, 0.549316, 0.629496",\
              "0.480046, 0.499346, 0.519716, 0.560026, 0.640206",\
              "0.494266, 0.513566, 0.533936, 0.574246, 0.654426",\
              "0.515606, 0.534906, 0.555276, 0.595586, 0.675766",\
              "0.546916, 0.566216, 0.586586, 0.626896, 0.707076"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.469336, 0.488636, 0.509006, 0.549316, 0.629496",\
              "0.480046, 0.499346, 0.519716, 0.560026, 0.640206",\
              "0.494266, 0.513566, 0.533936, 0.574246, 0.654426",\
              "0.515606, 0.534906, 0.555276, 0.595586, 0.675766",\
              "0.546916, 0.566216, 0.586586, 0.626896, 0.707076"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.012024, 0.043529, 0.082111, 0.160527, 0.316978",\
              "0.012024, 0.043529, 0.082111, 0.160527, 0.316978",\
              "0.012024, 0.043529, 0.082111, 0.160527, 0.316978",\
              "0.012024, 0.043529, 0.082111, 0.160527, 0.316978",\
              "0.012024, 0.043529, 0.082111, 0.160527, 0.316978"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.012024, 0.043529, 0.082111, 0.160527, 0.316978",\
              "0.012024, 0.043529, 0.082111, 0.160527, 0.316978",\
              "0.012024, 0.043529, 0.082111, 0.160527, 0.316978",\
              "0.012024, 0.043529, 0.082111, 0.160527, 0.316978",\
              "0.012024, 0.043529, 0.082111, 0.160527, 0.316978"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.560889, 0.583464, 0.608034, 0.656964, 0.754614",\
              "0.573384, 0.595959, 0.620529, 0.669459, 0.767109",\
              "0.589764, 0.612339, 0.636909, 0.685839, 0.783489",\
              "0.614439, 0.637014, 0.661584, 0.710514, 0.808164",\
              "0.650979, 0.673554, 0.698124, 0.747054, 0.844704"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.012751, 0.050179, 0.096177, 0.189866, 0.377268",\
              "0.012751, 0.050179, 0.096177, 0.189866, 0.377268",\
              "0.012751, 0.050179, 0.096177, 0.189866, 0.377268",\
              "0.012751, 0.050179, 0.096177, 0.189866, 0.377268",\
              "0.012751, 0.050179, 0.096177, 0.189866, 0.377268"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.560889, 0.583464, 0.608034, 0.656964, 0.754614",\
              "0.573384, 0.595959, 0.620529, 0.669459, 0.767109",\
              "0.589764, 0.612339, 0.636909, 0.685839, 0.783489",\
              "0.614439, 0.637014, 0.661584, 0.710514, 0.808164",\
              "0.650979, 0.673554, 0.698124, 0.747054, 0.844704"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.012751, 0.050179, 0.096177, 0.189866, 0.377268",\
              "0.012751, 0.050179, 0.096177, 0.189866, 0.377268",\
              "0.012751, 0.050179, 0.096177, 0.189866, 0.377268",\
              "0.012751, 0.050179, 0.096177, 0.189866, 0.377268",\
              "0.012751, 0.050179, 0.096177, 0.189866, 0.377268"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.039604 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.161028, 0.174678, 0.192108, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.327306, 0.346206, 0.366891, 0.400071, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.920094, 0.926919, 0.943089, 1.000177, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.920094, 0.926919, 0.943089, 1.000177, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "3.427009" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.064927" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.614174" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.065973" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.066655" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.066004" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "3.340411" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.065989" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.038929" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001554 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.020939" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.022289" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.239008, 0.256584, 0.279984, 0.322624, 0.391888",\
              "0.239008, 0.256584, 0.279984, 0.322624, 0.391888",\
              "0.238800, 0.256376, 0.279776, 0.322416, 0.391680",\
              "0.238696, 0.256272, 0.279672, 0.322312, 0.391576",\
              "0.238280, 0.255856, 0.279256, 0.321896, 0.391160"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.239008, 0.256584, 0.279984, 0.322624, 0.391888",\
              "0.239008, 0.256584, 0.279984, 0.322624, 0.391888",\
              "0.238800, 0.256376, 0.279776, 0.322416, 0.391680",\
              "0.238696, 0.256272, 0.279672, 0.322312, 0.391576",\
              "0.238280, 0.255856, 0.279256, 0.321896, 0.391160"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.123880, 0.111580, 0.097180, 0.075080, 0.041480",\
              "0.140880, 0.128580, 0.114180, 0.092080, 0.058480",\
              "0.160280, 0.147980, 0.133580, 0.111480, 0.077880",\
              "0.190680, 0.178380, 0.163980, 0.141880, 0.108280",\
              "0.237580, 0.225280, 0.210880, 0.188780, 0.155180"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.123880, 0.111580, 0.097180, 0.075080, 0.041480",\
              "0.140880, 0.128580, 0.114180, 0.092080, 0.058480",\
              "0.160280, 0.147980, 0.133580, 0.111480, 0.077880",\
              "0.190680, 0.178380, 0.163980, 0.141880, 0.108280",\
              "0.237580, 0.225280, 0.210880, 0.188780, 0.155180"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001325 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.015744" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.017622" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.200944, 0.215504, 0.234848, 0.270728, 0.328760",\
              "0.200840, 0.215400, 0.234744, 0.270624, 0.328656",\
              "0.200840, 0.215400, 0.234744, 0.270624, 0.328656",\
              "0.200424, 0.214984, 0.234328, 0.270208, 0.328240",\
              "0.200320, 0.214880, 0.234224, 0.270104, 0.328136"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.200944, 0.215504, 0.234848, 0.270728, 0.328760",\
              "0.200840, 0.215400, 0.234744, 0.270624, 0.328656",\
              "0.200840, 0.215400, 0.234744, 0.270624, 0.328656",\
              "0.200424, 0.214984, 0.234328, 0.270208, 0.328240",\
              "0.200320, 0.214880, 0.234224, 0.270104, 0.328136"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.139940, 0.126340, 0.110940, 0.085040, 0.043940",\
              "0.157940, 0.144340, 0.128940, 0.103040, 0.061940",\
              "0.178040, 0.164440, 0.149040, 0.123140, 0.082040",\
              "0.206740, 0.193140, 0.177740, 0.151840, 0.110740",\
              "0.247140, 0.233540, 0.218140, 0.192240, 0.151140"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.139940, 0.126340, 0.110940, 0.085040, 0.043940",\
              "0.157940, 0.144340, 0.128940, 0.103040, 0.061940",\
              "0.178040, 0.164440, 0.149040, 0.123140, 0.082040",\
              "0.206740, 0.193140, 0.177740, 0.151840, 0.110740",\
              "0.247140, 0.233540, 0.218140, 0.192240, 0.151140"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001351 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.006290" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.006457" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.184782, 0.200486, 0.222534, 0.262054, 0.329030",\
              "0.184678, 0.200382, 0.222430, 0.261950, 0.328926",\
              "0.184678, 0.200382, 0.222430, 0.261950, 0.328926",\
              "0.184366, 0.200070, 0.222118, 0.261638, 0.328614",\
              "0.184158, 0.199862, 0.221910, 0.261430, 0.328406"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.184782, 0.200486, 0.222534, 0.262054, 0.329030",\
              "0.184678, 0.200382, 0.222430, 0.261950, 0.328926",\
              "0.184678, 0.200382, 0.222430, 0.261950, 0.328926",\
              "0.184366, 0.200070, 0.222118, 0.261638, 0.328614",\
              "0.184158, 0.199862, 0.221910, 0.261430, 0.328406"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.150040, 0.138540, 0.124540, 0.102140, 0.067440",\
              "0.167640, 0.156140, 0.142140, 0.119740, 0.085040",\
              "0.187640, 0.176140, 0.162140, 0.139740, 0.105040",\
              "0.216540, 0.205040, 0.191040, 0.168640, 0.133940",\
              "0.257340, 0.245840, 0.231840, 0.209440, 0.174740"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.150040, 0.138540, 0.124540, 0.102140, 0.067440",\
              "0.167640, 0.156140, 0.142140, 0.119740, 0.085040",\
              "0.187640, 0.176140, 0.162140, 0.139740, 0.105040",\
              "0.216540, 0.205040, 0.191040, 0.168640, 0.133940",\
              "0.257340, 0.245840, 0.231840, 0.209440, 0.174740"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000810 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003052" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.003431" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.150046, 0.165646, 0.186238, 0.224302, 0.288470",\
              "0.142454, 0.158054, 0.178646, 0.216710, 0.280878",\
              "0.136734, 0.152334, 0.172926, 0.210990, 0.275158",\
              "0.136006, 0.151606, 0.172198, 0.210262, 0.274430",\
              "0.149942, 0.165542, 0.186134, 0.224198, 0.288366"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.150046, 0.165646, 0.186238, 0.224302, 0.288470",\
              "0.142454, 0.158054, 0.178646, 0.216710, 0.280878",\
              "0.136734, 0.152334, 0.172926, 0.210990, 0.275158",\
              "0.136006, 0.151606, 0.172198, 0.210262, 0.274430",\
              "0.149942, 0.165542, 0.186134, 0.224198, 0.288366"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.131060, 0.127360, 0.123160, 0.117360, 0.116460",\
              "0.150360, 0.146660, 0.142460, 0.136660, 0.135760",\
              "0.171760, 0.168060, 0.163860, 0.158060, 0.157160",\
              "0.201360, 0.197660, 0.193460, 0.187660, 0.186760",\
              "0.247860, 0.244160, 0.239960, 0.234160, 0.233260"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.131060, 0.127360, 0.123160, 0.117360, 0.116460",\
              "0.150360, 0.146660, 0.142460, 0.136660, 0.135760",\
              "0.171760, 0.168060, 0.163860, 0.158060, 0.157160",\
              "0.201360, 0.197660, 0.193460, 0.187660, 0.186760",\
              "0.247860, 0.244160, 0.239960, 0.234160, 0.233260"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000810 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003323" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.003983" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.150046, 0.165646, 0.186238, 0.224302, 0.288470",\
              "0.142454, 0.158054, 0.178646, 0.216710, 0.280878",\
              "0.136734, 0.152334, 0.172926, 0.210990, 0.275158",\
              "0.136006, 0.151606, 0.172198, 0.210262, 0.274430",\
              "0.149942, 0.165542, 0.186134, 0.224198, 0.288366"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.150046, 0.165646, 0.186238, 0.224302, 0.288470",\
              "0.142454, 0.158054, 0.178646, 0.216710, 0.280878",\
              "0.136734, 0.152334, 0.172926, 0.210990, 0.275158",\
              "0.136006, 0.151606, 0.172198, 0.210262, 0.274430",\
              "0.149942, 0.165542, 0.186134, 0.224198, 0.288366"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.131560, 0.127860, 0.123660, 0.117860, 0.116960",\
              "0.150860, 0.147160, 0.142960, 0.137160, 0.136260",\
              "0.172260, 0.168560, 0.164360, 0.158560, 0.157660",\
              "0.201860, 0.198160, 0.193960, 0.188160, 0.187260",\
              "0.248360, 0.244660, 0.240460, 0.234660, 0.233760"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.131560, 0.127860, 0.123660, 0.117860, 0.116960",\
              "0.150860, 0.147160, 0.142960, 0.137160, 0.136260",\
              "0.172260, 0.168560, 0.164360, 0.158560, 0.157660",\
              "0.201860, 0.198160, 0.193960, 0.188160, 0.187260",\
              "0.248360, 0.244660, 0.240460, 0.234660, 0.233760"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 0.142176 ;
    }
}
}
