---
permalink: /
title: "Shantian Qin (ç§¦å–„å¤©)"
author_profile: true
redirect_from: 
  - /about/
  - /about.html
---

{:#aboutme}
I am  currently a third-year Ph.D. student at [Institute of Computing Technology (ICT), Chinese Academy of Sciences (CAS)](http://www.ict.ac.cn/), also with the [University of Chinese Academy of Sciences (UCAS)](https://www.ucas.ac.cn/), advised by [Prof. Wenming Li](https://people.ucas.edu.cn/~liwenming), [Prof. Dongrui Fan](https://people.ucas.edu.cn/~fandongrui), and [Prof. Xiaochun Ye](https://ict.cas.cn/sourcedb/cn/jssrck/201411/t20141115_4253437.html). Previously, I obtained my bachelor's degree from [Tongji University](https://www.tongji.edu.cn/), advised by [Prof. Meisong Tong](https://see-en.tongji.edu.cn/info/1014/1701.htm) (IEEE Fellow). 

My research focuses on developing **energy-efficient computer architectures** via **hardware-software co-design**, with a special emphasis on data-intensive applications like emerging AI and big data analytics. My current interests include **dataflow-driven AI chip design, reconfigurable computing, RISC-V ISA extensions, and memory-centric computing**. 

## ğŸ”¥ News {#news}
* [2026/02] Invited to serve as the **TPC member** of **[IEEE MCSoC 2026]()**.
* [2026/01] Awarded the **Outstanding Student** of **[State Key Laboratory of Processors](https://sklp.ict.ac.cn)**!ğŸ†
* [2025/11] Awarded the **Best Presentation Award** at UCAS Academic Forum 2025!ğŸ†
* [2025/11] One paper is accepted by **[DATE 2026](https://date26.date-conference.com)**!ğŸ‰
* [2025/11] Invited to serve as the reviewer of **[IEEE ISCAS 2026](https://2026.ieee-iscas.org)**.
* [2025/11] Awarded the **National Scholarship å›½å®¶å¥–å­¦é‡‘**!ğŸ†
* [2025/07] Giving a talk on **Edge-AI Dataflow Accelerators** at **[CCF Computility 2025](https://conf.ccf.org.cn/web/api/m1338176480617828352173908773509.action)**.
* [2025/05] Awarded the **Pacemaker to Merit Student ä¸‰å¥½å­¦ç”Ÿæ ‡å…µ** of UCAS!ğŸ†
* [2025/02] One paper is accepted by **[ACM TACO](https://dl.acm.org/journal/taco)**!ğŸ‰
* [2025/01] One paper is accepted by **[IEEE ISCAS 2025](https://2025.ieee-iscas.org)**!ğŸ‰
* [2024/12] Awarded the **HYGON Scholarship æµ·å…‰å¥–å­¦é‡‘** of ICT-CAS & HYGON!ğŸ†

## ğŸ“ Education {#education}
  Sep. 2023 - Present: **Institute of Computing Technology, Chinese Academy of Sciences**
* **State Key Laboratory of Processors**
* **Ph.D.** in Computer Science and Technology (Computer Architecture)
* Advisor: [Prof. Wenming Li](https://people.ucas.edu.cn/~liwenming), [Prof. Dongrui Fan](https://people.ucas.edu.cn/~fandongrui), and [Prof. Xiaochun Ye](https://ict.cas.cn/sourcedb/cn/jssrck/201411/t20141115_4253437.html)
* GPA: 3.93/4, **National Scholarship** (**top 0.4%**), **Pacemaker to Merit Student** (**top 1%**)

Sep. 2019 - Jul. 2023: **Tongji University**
* **National Demonstration School of Microelectronics**
* **B.Eng.** in Electronic Science and Technology (Microelectronics)
* Advisor: [Prof. Meisong Tong](https://see-en.tongji.edu.cn/info/1014/1701.htm) (**IEEE Fellow**)
* GPA: 90/100, First-Class Outstanding Undergraduate Scholarship (top 5%, 2021-2022)

## ğŸ“ Selected Publications {#publications}
* ***[RISC-V ISA Extensions for Vectorized Unstructured Sparse SpMM in LLM Inference]()***\
    T. Xia, Z. Fan, J. Xue, **<u>S. Qin</u>**, W. Li, X. Ye\
    ***DATE 2026***, Verona, Italy, 2026, pp. 1-7 (**CCF B**)
* ***[PANDA: Adaptive Prefetching and Decentralized Scheduling for Dataflow Architectures](https://dl.acm.org/doi/abs/10.1145/3721288)***\
    **<u>S. Qin</u>**, Z. Fan, W. Li, Z. Wang, X. An, X. Ye, D. Fan\
    ***ACM TACO***, 2025, vol. 22, no. 2, article 62, pp. 1-27 (**CCF A**)
* ***[StreamDCIM: A Tile-Based Streaming Digital CIM Accelerator with Mixed-Stationary Cross-Forwarding Dataflow for Multimodal Transformer](https://ieeexplore.ieee.org/document/11043484)***\
    **<u>S. Qin</u>**, Z. Qiang, Z. Fan, W. Li, X. An, X. Ye, D. Fan\
    ***IEEE ISCAS 2025***, London, United Kingdom, 2025, pp. 1-5 (**TH-CPL B**)
* ***[ROMA: A Reconfigurable On-Chip Memory Architecture for Multi-Core Accelerators](https://ieeexplore.ieee.org/document/10466951)***\
    **<u>S. Qin</u>**, W. Li, Z. Fan, Z. Wang, T. Liu, H. Wu, K. Zhang, X. An, X. Ye, D. Fan\
    ***IEEE HPCC 2023***, Melbourne, Australia, 2023, pp. 49-57 (**CCF C**)

**Patents**
* ææ–‡æ˜, èŒƒå¿—å, **ç§¦å–„å¤©**, å¶ç¬‘æ˜¥, å­™å‡æ™–. ä¸€ç§é¢å‘å¼‚æ„æ™ºèƒ½æ•°æ®æµæ¨¡å‹çš„ç¨‹åºæ‰§è¡Œæ–¹æ³•åŠè£…ç½®. CN202511335451.5, 2025.
* **ç§¦å–„å¤©**, ææ–‡æ˜, èŒƒå¿—å, å®‰å­¦å†›, å¶ç¬‘æ˜¥. ä¸€ç§æ•°æ®æµæ¶æ„çš„åŠé›†ä¸­å¼åŠ¨æ€ä»»åŠ¡è°ƒåº¦è£…ç½®åŠæ–¹æ³•. CN202510890805.6, 2025.
* **ç§¦å–„å¤©**, ææ–‡æ˜, èŒƒå¿—å, å®‰å­¦å†›, å¶ç¬‘æ˜¥, èŒƒä¸œç¿. ä¸€ç§æ•°æ®æµä¼—æ ¸å¤„ç†å™¨çš„æ•°æ®é¢„å–æ–¹æ³•åŠå¤„ç†å™¨. CN202410263613.8, 2024.

## ğŸ‘¨â€ğŸ« Services {#services}
**Academic Services**    
* **IEEE MCSoC (Multicore/Many-core Systems-on-Chip)**, 2026, TPC Member
* **IEEE ISCAS**, 2026, Reviewer (**TH-CPL B**)
* **Parallel Computing (PARCO)**, 2025, Sub-Reviewer (**CCF B**)
* **Future Generation Computer Systems (FGCS)**, 2025, Sub-Reviewer (**JCR Q1**)
* **Sustainable Computing: Informatics & Systems (SUSCOM)**, 2025, Sub-Reviewer (**JCR Q1**)
* **The Journal of Supercomputing (TJSC)**, 2025, Sub-Reviewer (**JCR Q2**)
* **IEEE ISPA**, 2025, Sub-Reviewer (**CCF C**)
* **CCF HPC China**, 2025, Sub-Reviewer (**Academic Annual Conf. of CCF TC-HPC**)
* **CCF NCCET**, 2025, Sub-Reviewer (**Academic Annual Conf. of CCF TC-CET**)

**Professional Affiliations**    
* Graduate Student Member: **IEEE (IEEE CS, IEEE CASS, IEEE CEDA), ACM, CCF**

**Volunteer Services and Leaderships**    
* **Vice President** and Head of the Popular Science Department of Student Association for Science and Technology, ICT-CAS, 2024-Present
* **Member of the Executive Committee** of Student Union, Tongji University, 2021-2022

## ğŸ… Honors and Awards {#awards}
* **Outstanding Student** of **State Key Laboratory of Processors**, 2025
* **Best Presentation Award** at UCAS Graduate Academic Forum 2025
* **National Scholarship å›½å®¶å¥–å­¦é‡‘** (**top 0.4%**), Ministry of Education, PRC, 2025
* **Pacemaker to Merit Student ä¸‰å¥½å­¦ç”Ÿæ ‡å…µ** (**top 1%**), UCAS, 2025
* **HYGON Scholarship æµ·å…‰å¥–å­¦é‡‘** (**2/200+**), ICT-CAS & HYGON, 2024
* **First-Class** Graduate Academic Scholarship, UCAS, 2023-2025
* **First-Class** Outstanding Undergraduate Scholarship (top 5%), Tongji University, 2021-2022
* **First Prize (Gold Award)** at National Final, 13th "Challenge Cup" Competition, 2023
* **Second Prize (Silver Award)** at National Final, 7th "Internet+" Competition, 2021

## ğŸ¤ Invited Talks {#talks}
* **Optimizing Data Accessâ€“Flowâ€“Processing Scheduling in Dataflow Architectures for Edge High-Throughput Applications via Hardware-Software Co-Design**\
    ***[UCAS Graduate Academic Forum 2025]()***, Beijing, China, Nov. 2025
* **Research on Decentralized Task Scheduling for Edge Intelligence Accelerators**\
    ***[CCF Computility 2025 (Excellent PhD & Young Scholar Forum)](https://conf.ccf.org.cn/web/api/m1338176480617828352173908773509.action)***, Lanzhou, China, Jul. 2025
* **StreamDCIM: A Tile-Based Streaming Digital CIM Accelerator with Mixed-Stationary Cross-Forwarding Dataflow for Multimodal Transformer**\
    ***[IEEE ISCAS 2025](https://2025.ieee-iscas.org) (Conference Talk)***, London, United Kingdom, May 2025
* **ROMA: A Reconfigurable On-Chip Memory Architecture for Multi-Core Accelerators**\
    ***[IEEE HPCC 2023](https://www.computer.org/csdl/proceedings/hpcc-dss-smartcity-dependsys/2023/1VBw8xqc8Eg) (Conference Talk)***, Melbourne, Australia, Dec. 2023

## ğŸ” Research Experiences {#research}

My research focuses on **Hardware-Software Co-Design of Dataflow-Driven Execution Model for Emerging AI Applications**, with the following directions:
* ***Dataflow-Driven Data Prefetching***
* ***Dataflow-Driven Task Scheduling***
* ***Dataflow-Driven RISC-V Extensions***
* ***Dataflow-Driven In-Memory Computing***

I aim to optimize dataflow-driven data prefetching, task scheduling, in-memory computing, and RISC-V extension via **Algorithm-Architecture-Circuit Co-Design** for emerging AI, cryptography, and graph applications, particularly in accelerating sparse scenarios.

**Dataflow-Driven RISC-V Extensions**
* **[DATE'26]** RISC-V ISA Extensions for Unstructured Sparse SpMM in LLM Inference

**Dataflow-Driven Task Scheduling**
* **[Under Review]** Dynamic Scheduling Ideal Paradigm for Dataflow Architecture
* **[ACM TACO'25]** PANDA: Decentralized Dataflow PE and Distributed Task Scheduling

**Dataflow-Driven In-Memory Computing**
* **[IEEE ISCAS'25]** StreamDCIM: Tile-Based Streaming Digital CIM for Multimodal Transformer

**Dataflow-Driven Data Prefetching**
* **[IEEE HPCC'23]** ROMA: Reconfigurable On-Chip Memory Architecture

## ğŸ§‘â€ğŸ’» Industry Experiences {#internship}
**SmarCo (ä¸­ç§‘ç¿èŠ¯)**    (Feb. 2023 - Present)  
* Research Intern in Processor Architecture Group, supervised by [Prof. Wenming Li](https://people.ucas.edu.cn/~liwenming)
* Overview: **Dataflow-Driven AI Accelerator and RISC-V Processor Chip Design**
  - RTL: ScratchPad Memory and Cache reusable on-chip memory implementation
  - Simulator: Processing Element (Tensor Core) & On-Chip Memory (Data Buffer) & Data Transfer (INT8/FP16 Matrix Normal/Transpose Mode) optimization, SIMD/Logic & Load/Store instructions exetension 
  - Runtime: Runtime design for multi-application dynamic scheduling 

**AMD**    (Undergraduate Internship)
* Intern in Xilinx HLS Software Department, mentored by Dr. Yuanjie Huang and Tuo Lin
* Development of hardware-accelerated open-source libraries for Xilinx FPGA and Versal ACAP hardware platforms

## âœ‰ï¸ Contact {#contact}
* Email: qinshantian23s [at] ict [dot] ac [dot] cn
* Address: Building 1, Institute of Computing Technology, Chinese Academy of Sciences, Environmental Science and Technology Park, Beiqing Road, Haidian District, Beijing, China
<br/><br/>
<script type='text/javascript' id='clustrmaps' src='//cdn.clustrmaps.com/map_v2.js?cl=000000&w=a&t=tt&d=CU1EgYlIukGzOjaTqOs1NjoHeyavMCGqzBHzTFTi6EY&co=ffffff&cmn=ff5353&cmo=3acc3a&ct=ababab'></script>
