#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000021681598930 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000002168162f6f0_0 .net "PC", 31 0, L_00000216816b0940;  1 drivers
v00000216816304b0_0 .net "cycles_consumed", 31 0, v000002168162e430_0;  1 drivers
v000002168162e390_0 .var "input_clk", 0 0;
v000002168162fb50_0 .var "rst", 0 0;
S_00000216813c9f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000021681598930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000021681568a30 .functor NOR 1, v000002168162e390_0, v000002168161a080_0, C4<0>, C4<0>;
L_0000021681569e50 .functor AND 1, v0000021681600240_0, v00000216816001a0_0, C4<1>, C4<1>;
L_00000216815694b0 .functor AND 1, L_0000021681569e50, L_000002168162e570, C4<1>, C4<1>;
L_00000216815698a0 .functor AND 1, v00000216815ef600_0, v00000216815ee980_0, C4<1>, C4<1>;
L_0000021681569980 .functor AND 1, L_00000216815698a0, L_000002168162e610, C4<1>, C4<1>;
L_000002168156a160 .functor AND 1, v00000216816194a0_0, v000002168161a120_0, C4<1>, C4<1>;
L_0000021681569a60 .functor AND 1, L_000002168156a160, L_000002168162e6b0, C4<1>, C4<1>;
L_0000021681568e90 .functor AND 1, v0000021681600240_0, v00000216816001a0_0, C4<1>, C4<1>;
L_0000021681569fa0 .functor AND 1, L_0000021681568e90, L_000002168162e7f0, C4<1>, C4<1>;
L_0000021681569f30 .functor AND 1, v00000216815ef600_0, v00000216815ee980_0, C4<1>, C4<1>;
L_0000021681569ec0 .functor AND 1, L_0000021681569f30, L_000002168162e930, C4<1>, C4<1>;
L_000002168156a1d0 .functor AND 1, v00000216816194a0_0, v000002168161a120_0, C4<1>, C4<1>;
L_0000021681569520 .functor AND 1, L_000002168156a1d0, L_000002168162e9d0, C4<1>, C4<1>;
L_0000021681635550 .functor NOT 1, L_0000021681568a30, C4<0>, C4<0>, C4<0>;
L_00000216816366d0 .functor NOT 1, L_0000021681568a30, C4<0>, C4<0>, C4<0>;
L_000002168164b490 .functor NOT 1, L_0000021681568a30, C4<0>, C4<0>, C4<0>;
L_000002168164bce0 .functor NOT 1, L_0000021681568a30, C4<0>, C4<0>, C4<0>;
L_000002168164b3b0 .functor NOT 1, L_0000021681568a30, C4<0>, C4<0>, C4<0>;
L_00000216816b0940 .functor BUFZ 32, v0000021681619180_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002168161cba0_0 .net "EX1_ALU_OPER1", 31 0, L_0000021681636d60;  1 drivers
v000002168161cd80_0 .net "EX1_ALU_OPER2", 31 0, L_000002168164d250;  1 drivers
v000002168161c4c0_0 .net "EX1_PC", 31 0, v00000216815ffca0_0;  1 drivers
v000002168161df00_0 .net "EX1_PFC", 31 0, v00000216815fffc0_0;  1 drivers
v000002168161d140_0 .net "EX1_PFC_to_IF", 31 0, L_000002168162cef0;  1 drivers
v000002168161d8c0_0 .net "EX1_forward_to_B", 31 0, v00000216815fec60_0;  1 drivers
v000002168161e0e0_0 .net "EX1_is_beq", 0 0, v00000216815ffac0_0;  1 drivers
v000002168161c880_0 .net "EX1_is_bne", 0 0, v00000216815ff980_0;  1 drivers
v000002168161d6e0_0 .net "EX1_is_jal", 0 0, v00000216815fe9e0_0;  1 drivers
v000002168161ce20_0 .net "EX1_is_jr", 0 0, v0000021681600060_0;  1 drivers
v000002168161d280_0 .net "EX1_is_oper2_immed", 0 0, v00000216815fe300_0;  1 drivers
v000002168161dbe0_0 .net "EX1_memread", 0 0, v00000216815fe4e0_0;  1 drivers
v000002168161bb60_0 .net "EX1_memwrite", 0 0, v00000216815ffd40_0;  1 drivers
v000002168161d500_0 .net "EX1_opcode", 11 0, v00000216815fdd60_0;  1 drivers
v000002168161c240_0 .net "EX1_predicted", 0 0, v00000216815ff8e0_0;  1 drivers
v000002168161da00_0 .net "EX1_rd_ind", 4 0, v00000216815fee40_0;  1 drivers
v000002168161d1e0_0 .net "EX1_rd_indzero", 0 0, v00000216815fe580_0;  1 drivers
v000002168161d0a0_0 .net "EX1_regwrite", 0 0, v00000216815fe6c0_0;  1 drivers
v000002168161dd20_0 .net "EX1_rs1", 31 0, v00000216815fef80_0;  1 drivers
v000002168161dc80_0 .net "EX1_rs1_ind", 4 0, v00000216815fe940_0;  1 drivers
v000002168161bfc0_0 .net "EX1_rs2", 31 0, v00000216815fd9a0_0;  1 drivers
v000002168161d320_0 .net "EX1_rs2_ind", 4 0, v00000216815fe760_0;  1 drivers
v000002168161d780_0 .net "EX1_rs2_out", 31 0, L_000002168164c8b0;  1 drivers
v000002168161c560_0 .net "EX2_ALU_OPER1", 31 0, v0000021681600e20_0;  1 drivers
v000002168161c1a0_0 .net "EX2_ALU_OPER2", 31 0, v00000216816010a0_0;  1 drivers
v000002168161d960_0 .net "EX2_ALU_OUT", 31 0, L_000002168162d0d0;  1 drivers
v000002168161d640_0 .net "EX2_PC", 31 0, v00000216816006a0_0;  1 drivers
v000002168161d820_0 .net "EX2_PFC_to_IF", 31 0, v0000021681600f60_0;  1 drivers
v000002168161d3c0_0 .net "EX2_forward_to_B", 31 0, v0000021681600600_0;  1 drivers
v000002168161bac0_0 .net "EX2_is_beq", 0 0, v00000216816011e0_0;  1 drivers
v000002168161bf20_0 .net "EX2_is_bne", 0 0, v0000021681601000_0;  1 drivers
v000002168161d5a0_0 .net "EX2_is_jal", 0 0, v0000021681601280_0;  1 drivers
v000002168161d460_0 .net "EX2_is_jr", 0 0, v0000021681601640_0;  1 drivers
v000002168161daa0_0 .net "EX2_is_oper2_immed", 0 0, v00000216816013c0_0;  1 drivers
v000002168161db40_0 .net "EX2_memread", 0 0, v00000216816016e0_0;  1 drivers
v000002168161c2e0_0 .net "EX2_memwrite", 0 0, v0000021681601460_0;  1 drivers
v000002168161cce0_0 .net "EX2_opcode", 11 0, v0000021681601500_0;  1 drivers
v000002168161cf60_0 .net "EX2_predicted", 0 0, v0000021681601780_0;  1 drivers
v000002168161bc00_0 .net "EX2_rd_ind", 4 0, v0000021681600100_0;  1 drivers
v000002168161ddc0_0 .net "EX2_rd_indzero", 0 0, v00000216816001a0_0;  1 drivers
v000002168161dfa0_0 .net "EX2_regwrite", 0 0, v0000021681600240_0;  1 drivers
v000002168161e040_0 .net "EX2_rs1", 31 0, v0000021681600380_0;  1 drivers
v000002168161c9c0_0 .net "EX2_rs1_ind", 4 0, v0000021681600560_0;  1 drivers
v000002168161c600_0 .net "EX2_rs2_ind", 4 0, v00000216816004c0_0;  1 drivers
v000002168161c380_0 .net "EX2_rs2_out", 31 0, v0000021681600740_0;  1 drivers
v000002168161e180_0 .net "ID_INST", 31 0, v0000021681609f30_0;  1 drivers
v000002168161c6a0_0 .net "ID_PC", 31 0, v0000021681609cb0_0;  1 drivers
v000002168161c420_0 .net "ID_PFC_to_EX", 31 0, L_000002168162afb0;  1 drivers
v000002168161cc40_0 .net "ID_PFC_to_IF", 31 0, L_000002168162aab0;  1 drivers
v000002168161e220_0 .net "ID_forward_to_B", 31 0, L_000002168162ad30;  1 drivers
v000002168161cec0_0 .net "ID_is_beq", 0 0, L_00000216816294d0;  1 drivers
v000002168161bca0_0 .net "ID_is_bne", 0 0, L_00000216816291b0;  1 drivers
v000002168161bd40_0 .net "ID_is_j", 0 0, L_000002168162b0f0;  1 drivers
v000002168161bde0_0 .net "ID_is_jal", 0 0, L_0000021681629610;  1 drivers
v000002168161be80_0 .net "ID_is_jr", 0 0, L_0000021681629bb0;  1 drivers
v000002168161c060_0 .net "ID_is_oper2_immed", 0 0, L_0000021681636040;  1 drivers
v000002168161c100_0 .net "ID_memread", 0 0, L_0000021681629250;  1 drivers
v000002168161c920_0 .net "ID_memwrite", 0 0, L_0000021681629cf0;  1 drivers
v000002168161ca60_0 .net "ID_opcode", 11 0, v0000021681617c40_0;  1 drivers
v000002168161cb00_0 .net "ID_predicted", 0 0, v0000021681603b30_0;  1 drivers
v000002168161e2c0_0 .net "ID_rd_ind", 4 0, v0000021681618be0_0;  1 drivers
v000002168161e360_0 .net "ID_regwrite", 0 0, L_000002168162b370;  1 drivers
v000002168161e4a0_0 .net "ID_rs1", 31 0, v0000021681608f90_0;  1 drivers
v000002168161e720_0 .net "ID_rs1_ind", 4 0, v0000021681617880_0;  1 drivers
v000002168161e540_0 .net "ID_rs2", 31 0, v0000021681608090_0;  1 drivers
v000002168161e5e0_0 .net "ID_rs2_ind", 4 0, v00000216816186e0_0;  1 drivers
v000002168161e680_0 .net "IF_INST", 31 0, L_00000216816354e0;  1 drivers
v000002168161e400_0 .net "IF_pc", 31 0, v0000021681619180_0;  1 drivers
v000002168161e7c0_0 .net "MEM_ALU_OUT", 31 0, v00000216815ef100_0;  1 drivers
v000002168161e860_0 .net "MEM_Data_mem_out", 31 0, v0000021681619b80_0;  1 drivers
v000002168161e900_0 .net "MEM_memread", 0 0, v00000216815ee480_0;  1 drivers
v000002168161e9a0_0 .net "MEM_memwrite", 0 0, v00000216815ef060_0;  1 drivers
v0000021681630730_0 .net "MEM_opcode", 11 0, v00000216815efba0_0;  1 drivers
v000002168162ed90_0 .net "MEM_rd_ind", 4 0, v00000216815eeb60_0;  1 drivers
v000002168162ee30_0 .net "MEM_rd_indzero", 0 0, v00000216815ee980_0;  1 drivers
v000002168162fdd0_0 .net "MEM_regwrite", 0 0, v00000216815ef600_0;  1 drivers
v000002168162eb10_0 .net "MEM_rs2", 31 0, v00000216815ef240_0;  1 drivers
v000002168162f330_0 .net "PC", 31 0, L_00000216816b0940;  alias, 1 drivers
v000002168162f510_0 .net "STALL_ID1_FLUSH", 0 0, v0000021681602410_0;  1 drivers
v000002168162f830_0 .net "STALL_ID2_FLUSH", 0 0, v00000216816024b0_0;  1 drivers
v000002168162ff10_0 .net "STALL_IF_FLUSH", 0 0, v0000021681606150_0;  1 drivers
v000002168162ef70_0 .net "WB_ALU_OUT", 31 0, v000002168161a9e0_0;  1 drivers
v000002168162f3d0_0 .net "WB_Data_mem_out", 31 0, v000002168161a3a0_0;  1 drivers
v000002168162fbf0_0 .net "WB_memread", 0 0, v0000021681619fe0_0;  1 drivers
v000002168162ea70_0 .net "WB_rd_ind", 4 0, v000002168161b700_0;  1 drivers
v000002168162ecf0_0 .net "WB_rd_indzero", 0 0, v000002168161a120_0;  1 drivers
v000002168162f650_0 .net "WB_regwrite", 0 0, v00000216816194a0_0;  1 drivers
v000002168162eed0_0 .net "Wrong_prediction", 0 0, L_000002168164c140;  1 drivers
v00000216816305f0_0 .net *"_ivl_1", 0 0, L_0000021681569e50;  1 drivers
v00000216816302d0_0 .net *"_ivl_13", 0 0, L_000002168156a160;  1 drivers
v000002168162fc90_0 .net *"_ivl_14", 0 0, L_000002168162e6b0;  1 drivers
v000002168162ec50_0 .net *"_ivl_19", 0 0, L_0000021681568e90;  1 drivers
v000002168162f010_0 .net *"_ivl_2", 0 0, L_000002168162e570;  1 drivers
v0000021681630410_0 .net *"_ivl_20", 0 0, L_000002168162e7f0;  1 drivers
v000002168162f0b0_0 .net *"_ivl_25", 0 0, L_0000021681569f30;  1 drivers
v0000021681630690_0 .net *"_ivl_26", 0 0, L_000002168162e930;  1 drivers
v000002168162f150_0 .net *"_ivl_31", 0 0, L_000002168156a1d0;  1 drivers
v000002168162f470_0 .net *"_ivl_32", 0 0, L_000002168162e9d0;  1 drivers
v000002168162f1f0_0 .net *"_ivl_40", 31 0, L_000002168162a790;  1 drivers
L_0000021681650c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002168162f8d0_0 .net *"_ivl_43", 26 0, L_0000021681650c58;  1 drivers
L_0000021681650ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002168162f290_0 .net/2u *"_ivl_44", 31 0, L_0000021681650ca0;  1 drivers
v00000216816307d0_0 .net *"_ivl_52", 31 0, L_00000216816a48b0;  1 drivers
L_0000021681650d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002168162e250_0 .net *"_ivl_55", 26 0, L_0000021681650d30;  1 drivers
L_0000021681650d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002168162f970_0 .net/2u *"_ivl_56", 31 0, L_0000021681650d78;  1 drivers
v000002168162e4d0_0 .net *"_ivl_7", 0 0, L_00000216815698a0;  1 drivers
v000002168162fa10_0 .net *"_ivl_8", 0 0, L_000002168162e610;  1 drivers
v000002168162f5b0_0 .net "alu_selA", 1 0, L_000002168162e750;  1 drivers
v000002168162e070_0 .net "alu_selB", 1 0, L_0000021681630d70;  1 drivers
v000002168162e110_0 .net "clk", 0 0, L_0000021681568a30;  1 drivers
v000002168162e430_0 .var "cycles_consumed", 31 0;
v000002168162fd30_0 .net "exhaz", 0 0, L_0000021681569980;  1 drivers
v000002168162fe70_0 .net "exhaz2", 0 0, L_0000021681569ec0;  1 drivers
v000002168162fab0_0 .net "hlt", 0 0, v000002168161a080_0;  1 drivers
v000002168162ffb0_0 .net "idhaz", 0 0, L_00000216815694b0;  1 drivers
v0000021681630050_0 .net "idhaz2", 0 0, L_0000021681569fa0;  1 drivers
v000002168162e890_0 .net "if_id_write", 0 0, v00000216816066f0_0;  1 drivers
v000002168162e2f0_0 .net "input_clk", 0 0, v000002168162e390_0;  1 drivers
v00000216816300f0_0 .net "is_branch_and_taken", 0 0, L_0000021681635b00;  1 drivers
v0000021681630190_0 .net "memhaz", 0 0, L_0000021681569a60;  1 drivers
v000002168162f790_0 .net "memhaz2", 0 0, L_0000021681569520;  1 drivers
v000002168162ebb0_0 .net "pc_src", 2 0, L_000002168162b7d0;  1 drivers
v0000021681630370_0 .net "pc_write", 0 0, v0000021681606a10_0;  1 drivers
v0000021681630550_0 .net "rst", 0 0, v000002168162fb50_0;  1 drivers
v0000021681630230_0 .net "store_rs2_forward", 1 0, L_0000021681630870;  1 drivers
v000002168162e1b0_0 .net "wdata_to_reg_file", 31 0, L_000002168164b420;  1 drivers
E_0000021681589570/0 .event negedge, v0000021681602b90_0;
E_0000021681589570/1 .event posedge, v00000216815ef1a0_0;
E_0000021681589570 .event/or E_0000021681589570/0, E_0000021681589570/1;
L_000002168162e570 .cmp/eq 5, v0000021681600100_0, v00000216815fe940_0;
L_000002168162e610 .cmp/eq 5, v00000216815eeb60_0, v00000216815fe940_0;
L_000002168162e6b0 .cmp/eq 5, v000002168161b700_0, v00000216815fe940_0;
L_000002168162e7f0 .cmp/eq 5, v0000021681600100_0, v00000216815fe760_0;
L_000002168162e930 .cmp/eq 5, v00000216815eeb60_0, v00000216815fe760_0;
L_000002168162e9d0 .cmp/eq 5, v000002168161b700_0, v00000216815fe760_0;
L_000002168162a790 .concat [ 5 27 0 0], v0000021681618be0_0, L_0000021681650c58;
L_000002168162a970 .cmp/ne 32, L_000002168162a790, L_0000021681650ca0;
L_00000216816a48b0 .concat [ 5 27 0 0], v0000021681600100_0, L_0000021681650d30;
L_00000216816a4450 .cmp/ne 32, L_00000216816a48b0, L_0000021681650d78;
S_000002168134d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000216813c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000002168156a0f0 .functor NOT 1, L_0000021681569980, C4<0>, C4<0>, C4<0>;
L_0000021681568720 .functor AND 1, L_0000021681569a60, L_000002168156a0f0, C4<1>, C4<1>;
L_0000021681569ad0 .functor OR 1, L_00000216815694b0, L_0000021681568720, C4<0>, C4<0>;
L_0000021681568b10 .functor OR 1, L_00000216815694b0, L_0000021681569980, C4<0>, C4<0>;
v0000021681587460_0 .net *"_ivl_12", 0 0, L_0000021681568b10;  1 drivers
v0000021681587640_0 .net *"_ivl_2", 0 0, L_000002168156a0f0;  1 drivers
v0000021681587780_0 .net *"_ivl_5", 0 0, L_0000021681568720;  1 drivers
v00000216815866a0_0 .net *"_ivl_7", 0 0, L_0000021681569ad0;  1 drivers
v0000021681588220_0 .net "alu_selA", 1 0, L_000002168162e750;  alias, 1 drivers
v0000021681587140_0 .net "exhaz", 0 0, L_0000021681569980;  alias, 1 drivers
v0000021681587aa0_0 .net "idhaz", 0 0, L_00000216815694b0;  alias, 1 drivers
v0000021681588540_0 .net "memhaz", 0 0, L_0000021681569a60;  alias, 1 drivers
L_000002168162e750 .concat8 [ 1 1 0 0], L_0000021681569ad0, L_0000021681568b10;
S_000002168134d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000216813c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000021681568b80 .functor NOT 1, L_0000021681569ec0, C4<0>, C4<0>, C4<0>;
L_0000021681569b40 .functor AND 1, L_0000021681569520, L_0000021681568b80, C4<1>, C4<1>;
L_000002168156a080 .functor OR 1, L_0000021681569fa0, L_0000021681569b40, C4<0>, C4<0>;
L_0000021681568d40 .functor NOT 1, v00000216815fe300_0, C4<0>, C4<0>, C4<0>;
L_0000021681568db0 .functor AND 1, L_000002168156a080, L_0000021681568d40, C4<1>, C4<1>;
L_0000021681568e20 .functor OR 1, L_0000021681569fa0, L_0000021681569ec0, C4<0>, C4<0>;
L_0000021681568f00 .functor NOT 1, v00000216815fe300_0, C4<0>, C4<0>, C4<0>;
L_0000021681569050 .functor AND 1, L_0000021681568e20, L_0000021681568f00, C4<1>, C4<1>;
v0000021681587b40_0 .net "EX1_is_oper2_immed", 0 0, v00000216815fe300_0;  alias, 1 drivers
v00000216815876e0_0 .net *"_ivl_11", 0 0, L_0000021681568db0;  1 drivers
v00000216815882c0_0 .net *"_ivl_16", 0 0, L_0000021681568e20;  1 drivers
v0000021681586e20_0 .net *"_ivl_17", 0 0, L_0000021681568f00;  1 drivers
v0000021681588400_0 .net *"_ivl_2", 0 0, L_0000021681568b80;  1 drivers
v0000021681588360_0 .net *"_ivl_20", 0 0, L_0000021681569050;  1 drivers
v00000216815884a0_0 .net *"_ivl_5", 0 0, L_0000021681569b40;  1 drivers
v00000216815867e0_0 .net *"_ivl_7", 0 0, L_000002168156a080;  1 drivers
v0000021681586f60_0 .net *"_ivl_8", 0 0, L_0000021681568d40;  1 drivers
v0000021681586880_0 .net "alu_selB", 1 0, L_0000021681630d70;  alias, 1 drivers
v00000216815871e0_0 .net "exhaz", 0 0, L_0000021681569ec0;  alias, 1 drivers
v0000021681586920_0 .net "idhaz", 0 0, L_0000021681569fa0;  alias, 1 drivers
v0000021681587000_0 .net "memhaz", 0 0, L_0000021681569520;  alias, 1 drivers
L_0000021681630d70 .concat8 [ 1 1 0 0], L_0000021681568db0, L_0000021681569050;
S_00000216813469c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000216813c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000002168156a4e0 .functor NOT 1, L_0000021681569ec0, C4<0>, C4<0>, C4<0>;
L_000002168156a390 .functor AND 1, L_0000021681569520, L_000002168156a4e0, C4<1>, C4<1>;
L_000002168156a400 .functor OR 1, L_0000021681569fa0, L_000002168156a390, C4<0>, C4<0>;
L_000002168156a470 .functor OR 1, L_0000021681569fa0, L_0000021681569ec0, C4<0>, C4<0>;
v00000216815869c0_0 .net *"_ivl_12", 0 0, L_000002168156a470;  1 drivers
v0000021681587820_0 .net *"_ivl_2", 0 0, L_000002168156a4e0;  1 drivers
v0000021681586b00_0 .net *"_ivl_5", 0 0, L_000002168156a390;  1 drivers
v0000021681587280_0 .net *"_ivl_7", 0 0, L_000002168156a400;  1 drivers
v0000021681586ba0_0 .net "exhaz", 0 0, L_0000021681569ec0;  alias, 1 drivers
v0000021681586c40_0 .net "idhaz", 0 0, L_0000021681569fa0;  alias, 1 drivers
v0000021681513750_0 .net "memhaz", 0 0, L_0000021681569520;  alias, 1 drivers
v0000021681512170_0 .net "store_rs2_forward", 1 0, L_0000021681630870;  alias, 1 drivers
L_0000021681630870 .concat8 [ 1 1 0 0], L_000002168156a400, L_000002168156a470;
S_0000021681346b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_00000216813c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000021681512ad0_0 .net "EX_ALU_OUT", 31 0, L_000002168162d0d0;  alias, 1 drivers
v0000021681512d50_0 .net "EX_memread", 0 0, v00000216816016e0_0;  alias, 1 drivers
v00000216814edfb0_0 .net "EX_memwrite", 0 0, v0000021681601460_0;  alias, 1 drivers
v00000216814ee190_0 .net "EX_opcode", 11 0, v0000021681601500_0;  alias, 1 drivers
v00000216815eef20_0 .net "EX_rd_ind", 4 0, v0000021681600100_0;  alias, 1 drivers
v00000216815eefc0_0 .net "EX_rd_indzero", 0 0, L_00000216816a4450;  1 drivers
v00000216815ef7e0_0 .net "EX_regwrite", 0 0, v0000021681600240_0;  alias, 1 drivers
v00000216815eeca0_0 .net "EX_rs2_out", 31 0, v0000021681600740_0;  alias, 1 drivers
v00000216815ef100_0 .var "MEM_ALU_OUT", 31 0;
v00000216815ee480_0 .var "MEM_memread", 0 0;
v00000216815ef060_0 .var "MEM_memwrite", 0 0;
v00000216815efba0_0 .var "MEM_opcode", 11 0;
v00000216815eeb60_0 .var "MEM_rd_ind", 4 0;
v00000216815ee980_0 .var "MEM_rd_indzero", 0 0;
v00000216815ef600_0 .var "MEM_regwrite", 0 0;
v00000216815ef240_0 .var "MEM_rs2", 31 0;
v00000216815eede0_0 .net "clk", 0 0, L_000002168164bce0;  1 drivers
v00000216815ef1a0_0 .net "rst", 0 0, v000002168162fb50_0;  alias, 1 drivers
E_00000216815894b0 .event posedge, v00000216815ef1a0_0, v00000216815eede0_0;
S_00000216813b9aa0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000216813c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000216813a1490 .param/l "add" 0 9 6, C4<000000100000>;
P_00000216813a14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000216813a1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000216813a1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000216813a1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000216813a15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000216813a15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000216813a1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000216813a1650 .param/l "j" 0 9 19, C4<000010000000>;
P_00000216813a1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000216813a16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000216813a16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000216813a1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000216813a1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000216813a17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000216813a17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000216813a1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000216813a1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000216813a1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000216813a18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000216813a18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000216813a1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000216813a1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000216813a1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000216813a19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002168164b340 .functor XOR 1, L_000002168164c4c0, v0000021681601780_0, C4<0>, C4<0>;
L_000002168164b880 .functor NOT 1, L_000002168164b340, C4<0>, C4<0>, C4<0>;
L_000002168164bb90 .functor OR 1, v000002168162fb50_0, L_000002168164b880, C4<0>, C4<0>;
L_000002168164c140 .functor NOT 1, L_000002168164bb90, C4<0>, C4<0>, C4<0>;
v00000216815f3b10_0 .net "ALU_OP", 3 0, v00000216815f20d0_0;  1 drivers
v00000216815f54b0_0 .net "BranchDecision", 0 0, L_000002168164c4c0;  1 drivers
v00000216815f5550_0 .net "CF", 0 0, v00000216815f2b70_0;  1 drivers
v00000216815f4c90_0 .net "EX_opcode", 11 0, v0000021681601500_0;  alias, 1 drivers
v00000216815f4830_0 .net "Wrong_prediction", 0 0, L_000002168164c140;  alias, 1 drivers
v00000216815f4e70_0 .net "ZF", 0 0, L_000002168164c290;  1 drivers
L_0000021681650ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000216815f4d30_0 .net/2u *"_ivl_0", 31 0, L_0000021681650ce8;  1 drivers
v00000216815f5410_0 .net *"_ivl_11", 0 0, L_000002168164bb90;  1 drivers
v00000216815f55f0_0 .net *"_ivl_2", 31 0, L_000002168162c3b0;  1 drivers
v00000216815f46f0_0 .net *"_ivl_6", 0 0, L_000002168164b340;  1 drivers
v00000216815f5690_0 .net *"_ivl_8", 0 0, L_000002168164b880;  1 drivers
v00000216815f4650_0 .net "alu_out", 31 0, L_000002168162d0d0;  alias, 1 drivers
v00000216815f4bf0_0 .net "alu_outw", 31 0, v00000216815f3570_0;  1 drivers
v00000216815f5870_0 .net "is_beq", 0 0, v00000216816011e0_0;  alias, 1 drivers
v00000216815f4a10_0 .net "is_bne", 0 0, v0000021681601000_0;  alias, 1 drivers
v00000216815f45b0_0 .net "is_jal", 0 0, v0000021681601280_0;  alias, 1 drivers
v00000216815f50f0_0 .net "oper1", 31 0, v0000021681600e20_0;  alias, 1 drivers
v00000216815f5370_0 .net "oper2", 31 0, v00000216816010a0_0;  alias, 1 drivers
v00000216815f48d0_0 .net "pc", 31 0, v00000216816006a0_0;  alias, 1 drivers
v00000216815f5730_0 .net "predicted", 0 0, v0000021681601780_0;  alias, 1 drivers
v00000216815f4dd0_0 .net "rst", 0 0, v000002168162fb50_0;  alias, 1 drivers
L_000002168162c3b0 .arith/sum 32, v00000216816006a0_0, L_0000021681650ce8;
L_000002168162d0d0 .functor MUXZ 32, v00000216815f3570_0, L_000002168162c3b0, v0000021681601280_0, C4<>;
S_00000216813b9c30 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000216813b9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002168164c370 .functor AND 1, v00000216816011e0_0, L_000002168164cd80, C4<1>, C4<1>;
L_000002168164ced0 .functor NOT 1, L_000002168164cd80, C4<0>, C4<0>, C4<0>;
L_000002168164c5a0 .functor AND 1, v0000021681601000_0, L_000002168164ced0, C4<1>, C4<1>;
L_000002168164c4c0 .functor OR 1, L_000002168164c370, L_000002168164c5a0, C4<0>, C4<0>;
v00000216815f3930_0 .net "BranchDecision", 0 0, L_000002168164c4c0;  alias, 1 drivers
v00000216815f34d0_0 .net *"_ivl_2", 0 0, L_000002168164ced0;  1 drivers
v00000216815f3bb0_0 .net "is_beq", 0 0, v00000216816011e0_0;  alias, 1 drivers
v00000216815f3ed0_0 .net "is_beq_taken", 0 0, L_000002168164c370;  1 drivers
v00000216815f2cb0_0 .net "is_bne", 0 0, v0000021681601000_0;  alias, 1 drivers
v00000216815f41f0_0 .net "is_bne_taken", 0 0, L_000002168164c5a0;  1 drivers
v00000216815f2a30_0 .net "is_eq", 0 0, L_000002168164cd80;  1 drivers
v00000216815f2ad0_0 .net "oper1", 31 0, v0000021681600e20_0;  alias, 1 drivers
v00000216815f4290_0 .net "oper2", 31 0, v00000216816010a0_0;  alias, 1 drivers
S_0000021681400140 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000216813b9c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002168164b8f0 .functor XOR 1, L_000002168162baf0, L_000002168162ca90, C4<0>, C4<0>;
L_000002168164c300 .functor XOR 1, L_000002168162c8b0, L_000002168162d170, C4<0>, C4<0>;
L_000002168164c840 .functor XOR 1, L_000002168162d2b0, L_000002168162bb90, C4<0>, C4<0>;
L_000002168164c610 .functor XOR 1, L_000002168162d5d0, L_000002168162d670, C4<0>, C4<0>;
L_000002168164c7d0 .functor XOR 1, L_000002168162d7b0, L_000002168162b910, C4<0>, C4<0>;
L_000002168164c3e0 .functor XOR 1, L_000002168162ba50, L_000002168162d850, C4<0>, C4<0>;
L_000002168164bc00 .functor XOR 1, L_00000216816a05d0, L_00000216816a23d0, C4<0>, C4<0>;
L_000002168164c530 .functor XOR 1, L_00000216816a0df0, L_00000216816a12f0, C4<0>, C4<0>;
L_000002168164ca00 .functor XOR 1, L_00000216816a0490, L_00000216816a2510, C4<0>, C4<0>;
L_000002168164ba40 .functor XOR 1, L_00000216816a1610, L_00000216816a1110, C4<0>, C4<0>;
L_000002168164ca70 .functor XOR 1, L_00000216816a2330, L_00000216816a1750, C4<0>, C4<0>;
L_000002168164c920 .functor XOR 1, L_00000216816a0710, L_00000216816a1ed0, C4<0>, C4<0>;
L_000002168164b810 .functor XOR 1, L_00000216816a0530, L_00000216816a1070, C4<0>, C4<0>;
L_000002168164c990 .functor XOR 1, L_00000216816a1c50, L_00000216816a11b0, C4<0>, C4<0>;
L_000002168164cae0 .functor XOR 1, L_00000216816a25b0, L_00000216816a2650, C4<0>, C4<0>;
L_000002168164be30 .functor XOR 1, L_00000216816a17f0, L_00000216816a1890, C4<0>, C4<0>;
L_000002168164c0d0 .functor XOR 1, L_00000216816a1930, L_00000216816a0670, C4<0>, C4<0>;
L_000002168164ce60 .functor XOR 1, L_00000216816a1b10, L_00000216816a19d0, C4<0>, C4<0>;
L_000002168164cdf0 .functor XOR 1, L_00000216816a1e30, L_00000216816a1cf0, C4<0>, C4<0>;
L_000002168164b9d0 .functor XOR 1, L_00000216816a0170, L_00000216816a2150, C4<0>, C4<0>;
L_000002168164cbc0 .functor XOR 1, L_00000216816a0e90, L_00000216816a2470, C4<0>, C4<0>;
L_000002168164bab0 .functor XOR 1, L_00000216816a1430, L_00000216816a0990, C4<0>, C4<0>;
L_000002168164b960 .functor XOR 1, L_00000216816a26f0, L_000002168169ff90, C4<0>, C4<0>;
L_000002168164bff0 .functor XOR 1, L_00000216816a1d90, L_00000216816a1250, C4<0>, C4<0>;
L_000002168164b7a0 .functor XOR 1, L_00000216816a07b0, L_00000216816a0030, C4<0>, C4<0>;
L_000002168164cc30 .functor XOR 1, L_00000216816a0cb0, L_00000216816a02b0, C4<0>, C4<0>;
L_000002168164cca0 .functor XOR 1, L_00000216816a1570, L_00000216816a0850, C4<0>, C4<0>;
L_000002168164bb20 .functor XOR 1, L_00000216816a08f0, L_00000216816a0a30, C4<0>, C4<0>;
L_000002168164b730 .functor XOR 1, L_00000216816a1a70, L_00000216816a0f30, C4<0>, C4<0>;
L_000002168164cd10 .functor XOR 1, L_00000216816a1390, L_00000216816a0ad0, C4<0>, C4<0>;
L_000002168164b570 .functor XOR 1, L_00000216816a0fd0, L_00000216816a1f70, C4<0>, C4<0>;
L_000002168164b5e0 .functor XOR 1, L_00000216816a0210, L_00000216816a0d50, C4<0>, C4<0>;
L_000002168164cd80/0/0 .functor OR 1, L_00000216816a0b70, L_00000216816a1bb0, L_00000216816a14d0, L_00000216816a0c10;
L_000002168164cd80/0/4 .functor OR 1, L_00000216816a16b0, L_00000216816a2010, L_00000216816a0350, L_00000216816a20b0;
L_000002168164cd80/0/8 .functor OR 1, L_00000216816a21f0, L_00000216816a03f0, L_00000216816a2290, L_00000216816a4950;
L_000002168164cd80/0/12 .functor OR 1, L_00000216816a4270, L_00000216816a35f0, L_00000216816a4310, L_00000216816a2e70;
L_000002168164cd80/0/16 .functor OR 1, L_00000216816a28d0, L_00000216816a32d0, L_00000216816a3370, L_00000216816a2d30;
L_000002168164cd80/0/20 .functor OR 1, L_00000216816a44f0, L_00000216816a3230, L_00000216816a3a50, L_00000216816a3730;
L_000002168164cd80/0/24 .functor OR 1, L_00000216816a3f50, L_00000216816a3690, L_00000216816a4bd0, L_00000216816a2830;
L_000002168164cd80/0/28 .functor OR 1, L_00000216816a43b0, L_00000216816a3190, L_00000216816a3410, L_00000216816a3af0;
L_000002168164cd80/1/0 .functor OR 1, L_000002168164cd80/0/0, L_000002168164cd80/0/4, L_000002168164cd80/0/8, L_000002168164cd80/0/12;
L_000002168164cd80/1/4 .functor OR 1, L_000002168164cd80/0/16, L_000002168164cd80/0/20, L_000002168164cd80/0/24, L_000002168164cd80/0/28;
L_000002168164cd80 .functor NOR 1, L_000002168164cd80/1/0, L_000002168164cd80/1/4, C4<0>, C4<0>;
v00000216815efd80_0 .net *"_ivl_0", 0 0, L_000002168164b8f0;  1 drivers
v00000216815ee7a0_0 .net *"_ivl_101", 0 0, L_00000216816a0670;  1 drivers
v00000216815ef2e0_0 .net *"_ivl_102", 0 0, L_000002168164ce60;  1 drivers
v00000216815eec00_0 .net *"_ivl_105", 0 0, L_00000216816a1b10;  1 drivers
v00000216815ef380_0 .net *"_ivl_107", 0 0, L_00000216816a19d0;  1 drivers
v00000216815ef420_0 .net *"_ivl_108", 0 0, L_000002168164cdf0;  1 drivers
v00000216815ee8e0_0 .net *"_ivl_11", 0 0, L_000002168162d170;  1 drivers
v00000216815edbc0_0 .net *"_ivl_111", 0 0, L_00000216816a1e30;  1 drivers
v00000216815ee340_0 .net *"_ivl_113", 0 0, L_00000216816a1cf0;  1 drivers
v00000216815efa60_0 .net *"_ivl_114", 0 0, L_000002168164b9d0;  1 drivers
v00000216815ef4c0_0 .net *"_ivl_117", 0 0, L_00000216816a0170;  1 drivers
v00000216815ef560_0 .net *"_ivl_119", 0 0, L_00000216816a2150;  1 drivers
v00000216815f0140_0 .net *"_ivl_12", 0 0, L_000002168164c840;  1 drivers
v00000216815ee840_0 .net *"_ivl_120", 0 0, L_000002168164cbc0;  1 drivers
v00000216815ef740_0 .net *"_ivl_123", 0 0, L_00000216816a0e90;  1 drivers
v00000216815ef920_0 .net *"_ivl_125", 0 0, L_00000216816a2470;  1 drivers
v00000216815ee520_0 .net *"_ivl_126", 0 0, L_000002168164bab0;  1 drivers
v00000216815ef9c0_0 .net *"_ivl_129", 0 0, L_00000216816a1430;  1 drivers
v00000216815f01e0_0 .net *"_ivl_131", 0 0, L_00000216816a0990;  1 drivers
v00000216815ef6a0_0 .net *"_ivl_132", 0 0, L_000002168164b960;  1 drivers
v00000216815eed40_0 .net *"_ivl_135", 0 0, L_00000216816a26f0;  1 drivers
v00000216815efe20_0 .net *"_ivl_137", 0 0, L_000002168169ff90;  1 drivers
v00000216815ee2a0_0 .net *"_ivl_138", 0 0, L_000002168164bff0;  1 drivers
v00000216815eff60_0 .net *"_ivl_141", 0 0, L_00000216816a1d90;  1 drivers
v00000216815ee200_0 .net *"_ivl_143", 0 0, L_00000216816a1250;  1 drivers
v00000216815efb00_0 .net *"_ivl_144", 0 0, L_000002168164b7a0;  1 drivers
v00000216815eee80_0 .net *"_ivl_147", 0 0, L_00000216816a07b0;  1 drivers
v00000216815eeac0_0 .net *"_ivl_149", 0 0, L_00000216816a0030;  1 drivers
v00000216815efec0_0 .net *"_ivl_15", 0 0, L_000002168162d2b0;  1 drivers
v00000216815ede40_0 .net *"_ivl_150", 0 0, L_000002168164cc30;  1 drivers
v00000216815ee3e0_0 .net *"_ivl_153", 0 0, L_00000216816a0cb0;  1 drivers
v00000216815eea20_0 .net *"_ivl_155", 0 0, L_00000216816a02b0;  1 drivers
v00000216815f0280_0 .net *"_ivl_156", 0 0, L_000002168164cca0;  1 drivers
v00000216815efc40_0 .net *"_ivl_159", 0 0, L_00000216816a1570;  1 drivers
v00000216815edb20_0 .net *"_ivl_161", 0 0, L_00000216816a0850;  1 drivers
v00000216815efce0_0 .net *"_ivl_162", 0 0, L_000002168164bb20;  1 drivers
v00000216815f0000_0 .net *"_ivl_165", 0 0, L_00000216816a08f0;  1 drivers
v00000216815ee5c0_0 .net *"_ivl_167", 0 0, L_00000216816a0a30;  1 drivers
v00000216815f00a0_0 .net *"_ivl_168", 0 0, L_000002168164b730;  1 drivers
v00000216815edc60_0 .net *"_ivl_17", 0 0, L_000002168162bb90;  1 drivers
v00000216815edd00_0 .net *"_ivl_171", 0 0, L_00000216816a1a70;  1 drivers
v00000216815edda0_0 .net *"_ivl_173", 0 0, L_00000216816a0f30;  1 drivers
v00000216815edee0_0 .net *"_ivl_174", 0 0, L_000002168164cd10;  1 drivers
v00000216815ee660_0 .net *"_ivl_177", 0 0, L_00000216816a1390;  1 drivers
v00000216815edf80_0 .net *"_ivl_179", 0 0, L_00000216816a0ad0;  1 drivers
v00000216815ee700_0 .net *"_ivl_18", 0 0, L_000002168164c610;  1 drivers
v00000216815ee020_0 .net *"_ivl_180", 0 0, L_000002168164b570;  1 drivers
v00000216815ee0c0_0 .net *"_ivl_183", 0 0, L_00000216816a0fd0;  1 drivers
v00000216815ee160_0 .net *"_ivl_185", 0 0, L_00000216816a1f70;  1 drivers
v00000216815f0320_0 .net *"_ivl_186", 0 0, L_000002168164b5e0;  1 drivers
v00000216815f0dc0_0 .net *"_ivl_190", 0 0, L_00000216816a0210;  1 drivers
v00000216815f17c0_0 .net *"_ivl_192", 0 0, L_00000216816a0d50;  1 drivers
v00000216815f0e60_0 .net *"_ivl_194", 0 0, L_00000216816a0b70;  1 drivers
v00000216815f1040_0 .net *"_ivl_196", 0 0, L_00000216816a1bb0;  1 drivers
v00000216815f03c0_0 .net *"_ivl_198", 0 0, L_00000216816a14d0;  1 drivers
v00000216815f10e0_0 .net *"_ivl_200", 0 0, L_00000216816a0c10;  1 drivers
v00000216815f1680_0 .net *"_ivl_202", 0 0, L_00000216816a16b0;  1 drivers
v00000216815f1220_0 .net *"_ivl_204", 0 0, L_00000216816a2010;  1 drivers
v00000216815f0640_0 .net *"_ivl_206", 0 0, L_00000216816a0350;  1 drivers
v00000216815f1180_0 .net *"_ivl_208", 0 0, L_00000216816a20b0;  1 drivers
v00000216815f0f00_0 .net *"_ivl_21", 0 0, L_000002168162d5d0;  1 drivers
v00000216815f12c0_0 .net *"_ivl_210", 0 0, L_00000216816a21f0;  1 drivers
v00000216815f0be0_0 .net *"_ivl_212", 0 0, L_00000216816a03f0;  1 drivers
v00000216815f06e0_0 .net *"_ivl_214", 0 0, L_00000216816a2290;  1 drivers
v00000216815f15e0_0 .net *"_ivl_216", 0 0, L_00000216816a4950;  1 drivers
v00000216815f14a0_0 .net *"_ivl_218", 0 0, L_00000216816a4270;  1 drivers
v00000216815f0780_0 .net *"_ivl_220", 0 0, L_00000216816a35f0;  1 drivers
v00000216815f1360_0 .net *"_ivl_222", 0 0, L_00000216816a4310;  1 drivers
v00000216815f0d20_0 .net *"_ivl_224", 0 0, L_00000216816a2e70;  1 drivers
v00000216815f0fa0_0 .net *"_ivl_226", 0 0, L_00000216816a28d0;  1 drivers
v00000216815f1400_0 .net *"_ivl_228", 0 0, L_00000216816a32d0;  1 drivers
v00000216815f0a00_0 .net *"_ivl_23", 0 0, L_000002168162d670;  1 drivers
v00000216815f1540_0 .net *"_ivl_230", 0 0, L_00000216816a3370;  1 drivers
v00000216815f0960_0 .net *"_ivl_232", 0 0, L_00000216816a2d30;  1 drivers
v00000216815f1720_0 .net *"_ivl_234", 0 0, L_00000216816a44f0;  1 drivers
v00000216815f1860_0 .net *"_ivl_236", 0 0, L_00000216816a3230;  1 drivers
v00000216815f0820_0 .net *"_ivl_238", 0 0, L_00000216816a3a50;  1 drivers
v00000216815f08c0_0 .net *"_ivl_24", 0 0, L_000002168164c7d0;  1 drivers
v00000216815f0b40_0 .net *"_ivl_240", 0 0, L_00000216816a3730;  1 drivers
v00000216815f1900_0 .net *"_ivl_242", 0 0, L_00000216816a3f50;  1 drivers
v00000216815f19a0_0 .net *"_ivl_244", 0 0, L_00000216816a3690;  1 drivers
v00000216815f0460_0 .net *"_ivl_246", 0 0, L_00000216816a4bd0;  1 drivers
v00000216815f0500_0 .net *"_ivl_248", 0 0, L_00000216816a2830;  1 drivers
v00000216815f0aa0_0 .net *"_ivl_250", 0 0, L_00000216816a43b0;  1 drivers
v00000216815f05a0_0 .net *"_ivl_252", 0 0, L_00000216816a3190;  1 drivers
v00000216815f0c80_0 .net *"_ivl_254", 0 0, L_00000216816a3410;  1 drivers
v00000216815128f0_0 .net *"_ivl_256", 0 0, L_00000216816a3af0;  1 drivers
v00000216815f32f0_0 .net *"_ivl_27", 0 0, L_000002168162d7b0;  1 drivers
v00000216815f36b0_0 .net *"_ivl_29", 0 0, L_000002168162b910;  1 drivers
v00000216815f2210_0 .net *"_ivl_3", 0 0, L_000002168162baf0;  1 drivers
v00000216815f1f90_0 .net *"_ivl_30", 0 0, L_000002168164c3e0;  1 drivers
v00000216815f3070_0 .net *"_ivl_33", 0 0, L_000002168162ba50;  1 drivers
v00000216815f3890_0 .net *"_ivl_35", 0 0, L_000002168162d850;  1 drivers
v00000216815f2350_0 .net *"_ivl_36", 0 0, L_000002168164bc00;  1 drivers
v00000216815f2670_0 .net *"_ivl_39", 0 0, L_00000216816a05d0;  1 drivers
v00000216815f1c70_0 .net *"_ivl_41", 0 0, L_00000216816a23d0;  1 drivers
v00000216815f3110_0 .net *"_ivl_42", 0 0, L_000002168164c530;  1 drivers
v00000216815f3250_0 .net *"_ivl_45", 0 0, L_00000216816a0df0;  1 drivers
v00000216815f23f0_0 .net *"_ivl_47", 0 0, L_00000216816a12f0;  1 drivers
v00000216815f25d0_0 .net *"_ivl_48", 0 0, L_000002168164ca00;  1 drivers
v00000216815f22b0_0 .net *"_ivl_5", 0 0, L_000002168162ca90;  1 drivers
v00000216815f3c50_0 .net *"_ivl_51", 0 0, L_00000216816a0490;  1 drivers
v00000216815f2490_0 .net *"_ivl_53", 0 0, L_00000216816a2510;  1 drivers
v00000216815f2170_0 .net *"_ivl_54", 0 0, L_000002168164ba40;  1 drivers
v00000216815f40b0_0 .net *"_ivl_57", 0 0, L_00000216816a1610;  1 drivers
v00000216815f2f30_0 .net *"_ivl_59", 0 0, L_00000216816a1110;  1 drivers
v00000216815f3cf0_0 .net *"_ivl_6", 0 0, L_000002168164c300;  1 drivers
v00000216815f37f0_0 .net *"_ivl_60", 0 0, L_000002168164ca70;  1 drivers
v00000216815f4010_0 .net *"_ivl_63", 0 0, L_00000216816a2330;  1 drivers
v00000216815f2e90_0 .net *"_ivl_65", 0 0, L_00000216816a1750;  1 drivers
v00000216815f2530_0 .net *"_ivl_66", 0 0, L_000002168164c920;  1 drivers
v00000216815f2850_0 .net *"_ivl_69", 0 0, L_00000216816a0710;  1 drivers
v00000216815f1bd0_0 .net *"_ivl_71", 0 0, L_00000216816a1ed0;  1 drivers
v00000216815f3390_0 .net *"_ivl_72", 0 0, L_000002168164b810;  1 drivers
v00000216815f3610_0 .net *"_ivl_75", 0 0, L_00000216816a0530;  1 drivers
v00000216815f4150_0 .net *"_ivl_77", 0 0, L_00000216816a1070;  1 drivers
v00000216815f3d90_0 .net *"_ivl_78", 0 0, L_000002168164c990;  1 drivers
v00000216815f2710_0 .net *"_ivl_81", 0 0, L_00000216816a1c50;  1 drivers
v00000216815f2fd0_0 .net *"_ivl_83", 0 0, L_00000216816a11b0;  1 drivers
v00000216815f1d10_0 .net *"_ivl_84", 0 0, L_000002168164cae0;  1 drivers
v00000216815f2d50_0 .net *"_ivl_87", 0 0, L_00000216816a25b0;  1 drivers
v00000216815f3f70_0 .net *"_ivl_89", 0 0, L_00000216816a2650;  1 drivers
v00000216815f1db0_0 .net *"_ivl_9", 0 0, L_000002168162c8b0;  1 drivers
v00000216815f3430_0 .net *"_ivl_90", 0 0, L_000002168164be30;  1 drivers
v00000216815f31b0_0 .net *"_ivl_93", 0 0, L_00000216816a17f0;  1 drivers
v00000216815f1e50_0 .net *"_ivl_95", 0 0, L_00000216816a1890;  1 drivers
v00000216815f2c10_0 .net *"_ivl_96", 0 0, L_000002168164c0d0;  1 drivers
v00000216815f27b0_0 .net *"_ivl_99", 0 0, L_00000216816a1930;  1 drivers
v00000216815f28f0_0 .net "a", 31 0, v0000021681600e20_0;  alias, 1 drivers
v00000216815f3e30_0 .net "b", 31 0, v00000216816010a0_0;  alias, 1 drivers
v00000216815f2990_0 .net "out", 0 0, L_000002168164cd80;  alias, 1 drivers
v00000216815f3750_0 .net "temp", 31 0, L_00000216816a00d0;  1 drivers
L_000002168162baf0 .part v0000021681600e20_0, 0, 1;
L_000002168162ca90 .part v00000216816010a0_0, 0, 1;
L_000002168162c8b0 .part v0000021681600e20_0, 1, 1;
L_000002168162d170 .part v00000216816010a0_0, 1, 1;
L_000002168162d2b0 .part v0000021681600e20_0, 2, 1;
L_000002168162bb90 .part v00000216816010a0_0, 2, 1;
L_000002168162d5d0 .part v0000021681600e20_0, 3, 1;
L_000002168162d670 .part v00000216816010a0_0, 3, 1;
L_000002168162d7b0 .part v0000021681600e20_0, 4, 1;
L_000002168162b910 .part v00000216816010a0_0, 4, 1;
L_000002168162ba50 .part v0000021681600e20_0, 5, 1;
L_000002168162d850 .part v00000216816010a0_0, 5, 1;
L_00000216816a05d0 .part v0000021681600e20_0, 6, 1;
L_00000216816a23d0 .part v00000216816010a0_0, 6, 1;
L_00000216816a0df0 .part v0000021681600e20_0, 7, 1;
L_00000216816a12f0 .part v00000216816010a0_0, 7, 1;
L_00000216816a0490 .part v0000021681600e20_0, 8, 1;
L_00000216816a2510 .part v00000216816010a0_0, 8, 1;
L_00000216816a1610 .part v0000021681600e20_0, 9, 1;
L_00000216816a1110 .part v00000216816010a0_0, 9, 1;
L_00000216816a2330 .part v0000021681600e20_0, 10, 1;
L_00000216816a1750 .part v00000216816010a0_0, 10, 1;
L_00000216816a0710 .part v0000021681600e20_0, 11, 1;
L_00000216816a1ed0 .part v00000216816010a0_0, 11, 1;
L_00000216816a0530 .part v0000021681600e20_0, 12, 1;
L_00000216816a1070 .part v00000216816010a0_0, 12, 1;
L_00000216816a1c50 .part v0000021681600e20_0, 13, 1;
L_00000216816a11b0 .part v00000216816010a0_0, 13, 1;
L_00000216816a25b0 .part v0000021681600e20_0, 14, 1;
L_00000216816a2650 .part v00000216816010a0_0, 14, 1;
L_00000216816a17f0 .part v0000021681600e20_0, 15, 1;
L_00000216816a1890 .part v00000216816010a0_0, 15, 1;
L_00000216816a1930 .part v0000021681600e20_0, 16, 1;
L_00000216816a0670 .part v00000216816010a0_0, 16, 1;
L_00000216816a1b10 .part v0000021681600e20_0, 17, 1;
L_00000216816a19d0 .part v00000216816010a0_0, 17, 1;
L_00000216816a1e30 .part v0000021681600e20_0, 18, 1;
L_00000216816a1cf0 .part v00000216816010a0_0, 18, 1;
L_00000216816a0170 .part v0000021681600e20_0, 19, 1;
L_00000216816a2150 .part v00000216816010a0_0, 19, 1;
L_00000216816a0e90 .part v0000021681600e20_0, 20, 1;
L_00000216816a2470 .part v00000216816010a0_0, 20, 1;
L_00000216816a1430 .part v0000021681600e20_0, 21, 1;
L_00000216816a0990 .part v00000216816010a0_0, 21, 1;
L_00000216816a26f0 .part v0000021681600e20_0, 22, 1;
L_000002168169ff90 .part v00000216816010a0_0, 22, 1;
L_00000216816a1d90 .part v0000021681600e20_0, 23, 1;
L_00000216816a1250 .part v00000216816010a0_0, 23, 1;
L_00000216816a07b0 .part v0000021681600e20_0, 24, 1;
L_00000216816a0030 .part v00000216816010a0_0, 24, 1;
L_00000216816a0cb0 .part v0000021681600e20_0, 25, 1;
L_00000216816a02b0 .part v00000216816010a0_0, 25, 1;
L_00000216816a1570 .part v0000021681600e20_0, 26, 1;
L_00000216816a0850 .part v00000216816010a0_0, 26, 1;
L_00000216816a08f0 .part v0000021681600e20_0, 27, 1;
L_00000216816a0a30 .part v00000216816010a0_0, 27, 1;
L_00000216816a1a70 .part v0000021681600e20_0, 28, 1;
L_00000216816a0f30 .part v00000216816010a0_0, 28, 1;
L_00000216816a1390 .part v0000021681600e20_0, 29, 1;
L_00000216816a0ad0 .part v00000216816010a0_0, 29, 1;
L_00000216816a0fd0 .part v0000021681600e20_0, 30, 1;
L_00000216816a1f70 .part v00000216816010a0_0, 30, 1;
LS_00000216816a00d0_0_0 .concat8 [ 1 1 1 1], L_000002168164b8f0, L_000002168164c300, L_000002168164c840, L_000002168164c610;
LS_00000216816a00d0_0_4 .concat8 [ 1 1 1 1], L_000002168164c7d0, L_000002168164c3e0, L_000002168164bc00, L_000002168164c530;
LS_00000216816a00d0_0_8 .concat8 [ 1 1 1 1], L_000002168164ca00, L_000002168164ba40, L_000002168164ca70, L_000002168164c920;
LS_00000216816a00d0_0_12 .concat8 [ 1 1 1 1], L_000002168164b810, L_000002168164c990, L_000002168164cae0, L_000002168164be30;
LS_00000216816a00d0_0_16 .concat8 [ 1 1 1 1], L_000002168164c0d0, L_000002168164ce60, L_000002168164cdf0, L_000002168164b9d0;
LS_00000216816a00d0_0_20 .concat8 [ 1 1 1 1], L_000002168164cbc0, L_000002168164bab0, L_000002168164b960, L_000002168164bff0;
LS_00000216816a00d0_0_24 .concat8 [ 1 1 1 1], L_000002168164b7a0, L_000002168164cc30, L_000002168164cca0, L_000002168164bb20;
LS_00000216816a00d0_0_28 .concat8 [ 1 1 1 1], L_000002168164b730, L_000002168164cd10, L_000002168164b570, L_000002168164b5e0;
LS_00000216816a00d0_1_0 .concat8 [ 4 4 4 4], LS_00000216816a00d0_0_0, LS_00000216816a00d0_0_4, LS_00000216816a00d0_0_8, LS_00000216816a00d0_0_12;
LS_00000216816a00d0_1_4 .concat8 [ 4 4 4 4], LS_00000216816a00d0_0_16, LS_00000216816a00d0_0_20, LS_00000216816a00d0_0_24, LS_00000216816a00d0_0_28;
L_00000216816a00d0 .concat8 [ 16 16 0 0], LS_00000216816a00d0_1_0, LS_00000216816a00d0_1_4;
L_00000216816a0210 .part v0000021681600e20_0, 31, 1;
L_00000216816a0d50 .part v00000216816010a0_0, 31, 1;
L_00000216816a0b70 .part L_00000216816a00d0, 0, 1;
L_00000216816a1bb0 .part L_00000216816a00d0, 1, 1;
L_00000216816a14d0 .part L_00000216816a00d0, 2, 1;
L_00000216816a0c10 .part L_00000216816a00d0, 3, 1;
L_00000216816a16b0 .part L_00000216816a00d0, 4, 1;
L_00000216816a2010 .part L_00000216816a00d0, 5, 1;
L_00000216816a0350 .part L_00000216816a00d0, 6, 1;
L_00000216816a20b0 .part L_00000216816a00d0, 7, 1;
L_00000216816a21f0 .part L_00000216816a00d0, 8, 1;
L_00000216816a03f0 .part L_00000216816a00d0, 9, 1;
L_00000216816a2290 .part L_00000216816a00d0, 10, 1;
L_00000216816a4950 .part L_00000216816a00d0, 11, 1;
L_00000216816a4270 .part L_00000216816a00d0, 12, 1;
L_00000216816a35f0 .part L_00000216816a00d0, 13, 1;
L_00000216816a4310 .part L_00000216816a00d0, 14, 1;
L_00000216816a2e70 .part L_00000216816a00d0, 15, 1;
L_00000216816a28d0 .part L_00000216816a00d0, 16, 1;
L_00000216816a32d0 .part L_00000216816a00d0, 17, 1;
L_00000216816a3370 .part L_00000216816a00d0, 18, 1;
L_00000216816a2d30 .part L_00000216816a00d0, 19, 1;
L_00000216816a44f0 .part L_00000216816a00d0, 20, 1;
L_00000216816a3230 .part L_00000216816a00d0, 21, 1;
L_00000216816a3a50 .part L_00000216816a00d0, 22, 1;
L_00000216816a3730 .part L_00000216816a00d0, 23, 1;
L_00000216816a3f50 .part L_00000216816a00d0, 24, 1;
L_00000216816a3690 .part L_00000216816a00d0, 25, 1;
L_00000216816a4bd0 .part L_00000216816a00d0, 26, 1;
L_00000216816a2830 .part L_00000216816a00d0, 27, 1;
L_00000216816a43b0 .part L_00000216816a00d0, 28, 1;
L_00000216816a3190 .part L_00000216816a00d0, 29, 1;
L_00000216816a3410 .part L_00000216816a00d0, 30, 1;
L_00000216816a3af0 .part L_00000216816a00d0, 31, 1;
S_00000216814002d0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000216813b9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000021681588db0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002168164c290 .functor NOT 1, L_000002168162b870, C4<0>, C4<0>, C4<0>;
v00000216815f1ef0_0 .net "A", 31 0, v0000021681600e20_0;  alias, 1 drivers
v00000216815f2030_0 .net "ALUOP", 3 0, v00000216815f20d0_0;  alias, 1 drivers
v00000216815f3a70_0 .net "B", 31 0, v00000216816010a0_0;  alias, 1 drivers
v00000216815f2b70_0 .var "CF", 0 0;
v00000216815f2df0_0 .net "ZF", 0 0, L_000002168164c290;  alias, 1 drivers
v00000216815f1b30_0 .net *"_ivl_1", 0 0, L_000002168162b870;  1 drivers
v00000216815f3570_0 .var "res", 31 0;
E_0000021681589170 .event anyedge, v00000216815f2030_0, v00000216815f28f0_0, v00000216815f3e30_0, v00000216815f2b70_0;
L_000002168162b870 .reduce/or v00000216815f3570_0;
S_00000216813fd8a0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000216813b9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000216815f62f0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000216815f6328 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000216815f6360 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000216815f6398 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000216815f63d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000216815f6408 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000216815f6440 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000216815f6478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000216815f64b0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000216815f64e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000216815f6520 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000216815f6558 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000216815f6590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000216815f65c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000216815f6600 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000216815f6638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000216815f6670 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000216815f66a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000216815f66e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000216815f6718 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000216815f6750 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000216815f6788 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000216815f67c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000216815f67f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000216815f6830 .param/l "xori" 0 9 12, C4<001110000000>;
v00000216815f20d0_0 .var "ALU_OP", 3 0;
v00000216815f39d0_0 .net "opcode", 11 0, v0000021681601500_0;  alias, 1 drivers
E_00000216815896f0 .event anyedge, v00000216814ee190_0;
S_00000216813fda30 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000216813c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000216815fdfe0_0 .net "EX1_forward_to_B", 31 0, v00000216815fec60_0;  alias, 1 drivers
v00000216815fe620_0 .net "EX_PFC", 31 0, v00000216815fffc0_0;  alias, 1 drivers
v00000216815ff480_0 .net "EX_PFC_to_IF", 31 0, L_000002168162cef0;  alias, 1 drivers
v00000216815fff20_0 .net "alu_selA", 1 0, L_000002168162e750;  alias, 1 drivers
v00000216815ff3e0_0 .net "alu_selB", 1 0, L_0000021681630d70;  alias, 1 drivers
v00000216815ff700_0 .net "ex_haz", 31 0, v00000216815ef100_0;  alias, 1 drivers
v00000216815fe260_0 .net "id_haz", 31 0, L_000002168162d0d0;  alias, 1 drivers
v00000216815fe120_0 .net "is_jr", 0 0, v0000021681600060_0;  alias, 1 drivers
v00000216815fe440_0 .net "mem_haz", 31 0, L_000002168164b420;  alias, 1 drivers
v00000216815fda40_0 .net "oper1", 31 0, L_0000021681636d60;  alias, 1 drivers
v00000216815feee0_0 .net "oper2", 31 0, L_000002168164d250;  alias, 1 drivers
v00000216815ff020_0 .net "pc", 31 0, v00000216815ffca0_0;  alias, 1 drivers
v00000216815fe1c0_0 .net "rs1", 31 0, v00000216815fef80_0;  alias, 1 drivers
v00000216815fe3a0_0 .net "rs2_in", 31 0, v00000216815fd9a0_0;  alias, 1 drivers
v00000216815fe080_0 .net "rs2_out", 31 0, L_000002168164c8b0;  alias, 1 drivers
v00000216815ffa20_0 .net "store_rs2_forward", 1 0, L_0000021681630870;  alias, 1 drivers
L_000002168162cef0 .functor MUXZ 32, v00000216815fffc0_0, L_0000021681636d60, v0000021681600060_0, C4<>;
S_00000216813b8200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000216813fda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000021681589470 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000021681635da0 .functor NOT 1, L_000002168162bf50, C4<0>, C4<0>, C4<0>;
L_0000021681636900 .functor NOT 1, L_000002168162c9f0, C4<0>, C4<0>, C4<0>;
L_0000021681635860 .functor NOT 1, L_000002168162cb30, C4<0>, C4<0>, C4<0>;
L_0000021681635940 .functor NOT 1, L_000002168162c810, C4<0>, C4<0>, C4<0>;
L_0000021681635e80 .functor AND 32, L_0000021681635710, v00000216815fef80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000216816360b0 .functor AND 32, L_0000021681636200, L_000002168164b420, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000216816367b0 .functor OR 32, L_0000021681635e80, L_00000216816360b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021681636120 .functor AND 32, L_00000216816358d0, v00000216815ef100_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021681636820 .functor OR 32, L_00000216816367b0, L_0000021681636120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021681636cf0 .functor AND 32, L_0000021681635a20, L_000002168162d0d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021681636d60 .functor OR 32, L_0000021681636820, L_0000021681636cf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000216815f4ab0_0 .net *"_ivl_1", 0 0, L_000002168162bf50;  1 drivers
v00000216815f43d0_0 .net *"_ivl_13", 0 0, L_000002168162cb30;  1 drivers
v00000216815f52d0_0 .net *"_ivl_14", 0 0, L_0000021681635860;  1 drivers
v00000216815f4470_0 .net *"_ivl_19", 0 0, L_000002168162c090;  1 drivers
v00000216815f4b50_0 .net *"_ivl_2", 0 0, L_0000021681635da0;  1 drivers
v00000216815f93c0_0 .net *"_ivl_23", 0 0, L_000002168162db70;  1 drivers
v00000216815f8ec0_0 .net *"_ivl_27", 0 0, L_000002168162c810;  1 drivers
v00000216815f7fc0_0 .net *"_ivl_28", 0 0, L_0000021681635940;  1 drivers
v00000216815f8ce0_0 .net *"_ivl_33", 0 0, L_000002168162cc70;  1 drivers
v00000216815f84c0_0 .net *"_ivl_37", 0 0, L_000002168162beb0;  1 drivers
v00000216815f8d80_0 .net *"_ivl_40", 31 0, L_0000021681635e80;  1 drivers
v00000216815f82e0_0 .net *"_ivl_42", 31 0, L_00000216816360b0;  1 drivers
v00000216815f8060_0 .net *"_ivl_44", 31 0, L_00000216816367b0;  1 drivers
v00000216815f9780_0 .net *"_ivl_46", 31 0, L_0000021681636120;  1 drivers
v00000216815f9d20_0 .net *"_ivl_48", 31 0, L_0000021681636820;  1 drivers
v00000216815f9460_0 .net *"_ivl_50", 31 0, L_0000021681636cf0;  1 drivers
v00000216815f9500_0 .net *"_ivl_7", 0 0, L_000002168162c9f0;  1 drivers
v00000216815f9f00_0 .net *"_ivl_8", 0 0, L_0000021681636900;  1 drivers
v00000216815f95a0_0 .net "ina", 31 0, v00000216815fef80_0;  alias, 1 drivers
v00000216815f9820_0 .net "inb", 31 0, L_000002168164b420;  alias, 1 drivers
v00000216815f8f60_0 .net "inc", 31 0, v00000216815ef100_0;  alias, 1 drivers
v00000216815f8100_0 .net "ind", 31 0, L_000002168162d0d0;  alias, 1 drivers
v00000216815f8e20_0 .net "out", 31 0, L_0000021681636d60;  alias, 1 drivers
v00000216815f9640_0 .net "s0", 31 0, L_0000021681635710;  1 drivers
v00000216815f91e0_0 .net "s1", 31 0, L_0000021681636200;  1 drivers
v00000216815f9dc0_0 .net "s2", 31 0, L_00000216816358d0;  1 drivers
v00000216815f8c40_0 .net "s3", 31 0, L_0000021681635a20;  1 drivers
v00000216815f96e0_0 .net "sel", 1 0, L_000002168162e750;  alias, 1 drivers
L_000002168162bf50 .part L_000002168162e750, 1, 1;
LS_000002168162c770_0_0 .concat [ 1 1 1 1], L_0000021681635da0, L_0000021681635da0, L_0000021681635da0, L_0000021681635da0;
LS_000002168162c770_0_4 .concat [ 1 1 1 1], L_0000021681635da0, L_0000021681635da0, L_0000021681635da0, L_0000021681635da0;
LS_000002168162c770_0_8 .concat [ 1 1 1 1], L_0000021681635da0, L_0000021681635da0, L_0000021681635da0, L_0000021681635da0;
LS_000002168162c770_0_12 .concat [ 1 1 1 1], L_0000021681635da0, L_0000021681635da0, L_0000021681635da0, L_0000021681635da0;
LS_000002168162c770_0_16 .concat [ 1 1 1 1], L_0000021681635da0, L_0000021681635da0, L_0000021681635da0, L_0000021681635da0;
LS_000002168162c770_0_20 .concat [ 1 1 1 1], L_0000021681635da0, L_0000021681635da0, L_0000021681635da0, L_0000021681635da0;
LS_000002168162c770_0_24 .concat [ 1 1 1 1], L_0000021681635da0, L_0000021681635da0, L_0000021681635da0, L_0000021681635da0;
LS_000002168162c770_0_28 .concat [ 1 1 1 1], L_0000021681635da0, L_0000021681635da0, L_0000021681635da0, L_0000021681635da0;
LS_000002168162c770_1_0 .concat [ 4 4 4 4], LS_000002168162c770_0_0, LS_000002168162c770_0_4, LS_000002168162c770_0_8, LS_000002168162c770_0_12;
LS_000002168162c770_1_4 .concat [ 4 4 4 4], LS_000002168162c770_0_16, LS_000002168162c770_0_20, LS_000002168162c770_0_24, LS_000002168162c770_0_28;
L_000002168162c770 .concat [ 16 16 0 0], LS_000002168162c770_1_0, LS_000002168162c770_1_4;
L_000002168162c9f0 .part L_000002168162e750, 0, 1;
LS_000002168162bff0_0_0 .concat [ 1 1 1 1], L_0000021681636900, L_0000021681636900, L_0000021681636900, L_0000021681636900;
LS_000002168162bff0_0_4 .concat [ 1 1 1 1], L_0000021681636900, L_0000021681636900, L_0000021681636900, L_0000021681636900;
LS_000002168162bff0_0_8 .concat [ 1 1 1 1], L_0000021681636900, L_0000021681636900, L_0000021681636900, L_0000021681636900;
LS_000002168162bff0_0_12 .concat [ 1 1 1 1], L_0000021681636900, L_0000021681636900, L_0000021681636900, L_0000021681636900;
LS_000002168162bff0_0_16 .concat [ 1 1 1 1], L_0000021681636900, L_0000021681636900, L_0000021681636900, L_0000021681636900;
LS_000002168162bff0_0_20 .concat [ 1 1 1 1], L_0000021681636900, L_0000021681636900, L_0000021681636900, L_0000021681636900;
LS_000002168162bff0_0_24 .concat [ 1 1 1 1], L_0000021681636900, L_0000021681636900, L_0000021681636900, L_0000021681636900;
LS_000002168162bff0_0_28 .concat [ 1 1 1 1], L_0000021681636900, L_0000021681636900, L_0000021681636900, L_0000021681636900;
LS_000002168162bff0_1_0 .concat [ 4 4 4 4], LS_000002168162bff0_0_0, LS_000002168162bff0_0_4, LS_000002168162bff0_0_8, LS_000002168162bff0_0_12;
LS_000002168162bff0_1_4 .concat [ 4 4 4 4], LS_000002168162bff0_0_16, LS_000002168162bff0_0_20, LS_000002168162bff0_0_24, LS_000002168162bff0_0_28;
L_000002168162bff0 .concat [ 16 16 0 0], LS_000002168162bff0_1_0, LS_000002168162bff0_1_4;
L_000002168162cb30 .part L_000002168162e750, 1, 1;
LS_000002168162c590_0_0 .concat [ 1 1 1 1], L_0000021681635860, L_0000021681635860, L_0000021681635860, L_0000021681635860;
LS_000002168162c590_0_4 .concat [ 1 1 1 1], L_0000021681635860, L_0000021681635860, L_0000021681635860, L_0000021681635860;
LS_000002168162c590_0_8 .concat [ 1 1 1 1], L_0000021681635860, L_0000021681635860, L_0000021681635860, L_0000021681635860;
LS_000002168162c590_0_12 .concat [ 1 1 1 1], L_0000021681635860, L_0000021681635860, L_0000021681635860, L_0000021681635860;
LS_000002168162c590_0_16 .concat [ 1 1 1 1], L_0000021681635860, L_0000021681635860, L_0000021681635860, L_0000021681635860;
LS_000002168162c590_0_20 .concat [ 1 1 1 1], L_0000021681635860, L_0000021681635860, L_0000021681635860, L_0000021681635860;
LS_000002168162c590_0_24 .concat [ 1 1 1 1], L_0000021681635860, L_0000021681635860, L_0000021681635860, L_0000021681635860;
LS_000002168162c590_0_28 .concat [ 1 1 1 1], L_0000021681635860, L_0000021681635860, L_0000021681635860, L_0000021681635860;
LS_000002168162c590_1_0 .concat [ 4 4 4 4], LS_000002168162c590_0_0, LS_000002168162c590_0_4, LS_000002168162c590_0_8, LS_000002168162c590_0_12;
LS_000002168162c590_1_4 .concat [ 4 4 4 4], LS_000002168162c590_0_16, LS_000002168162c590_0_20, LS_000002168162c590_0_24, LS_000002168162c590_0_28;
L_000002168162c590 .concat [ 16 16 0 0], LS_000002168162c590_1_0, LS_000002168162c590_1_4;
L_000002168162c090 .part L_000002168162e750, 0, 1;
LS_000002168162d350_0_0 .concat [ 1 1 1 1], L_000002168162c090, L_000002168162c090, L_000002168162c090, L_000002168162c090;
LS_000002168162d350_0_4 .concat [ 1 1 1 1], L_000002168162c090, L_000002168162c090, L_000002168162c090, L_000002168162c090;
LS_000002168162d350_0_8 .concat [ 1 1 1 1], L_000002168162c090, L_000002168162c090, L_000002168162c090, L_000002168162c090;
LS_000002168162d350_0_12 .concat [ 1 1 1 1], L_000002168162c090, L_000002168162c090, L_000002168162c090, L_000002168162c090;
LS_000002168162d350_0_16 .concat [ 1 1 1 1], L_000002168162c090, L_000002168162c090, L_000002168162c090, L_000002168162c090;
LS_000002168162d350_0_20 .concat [ 1 1 1 1], L_000002168162c090, L_000002168162c090, L_000002168162c090, L_000002168162c090;
LS_000002168162d350_0_24 .concat [ 1 1 1 1], L_000002168162c090, L_000002168162c090, L_000002168162c090, L_000002168162c090;
LS_000002168162d350_0_28 .concat [ 1 1 1 1], L_000002168162c090, L_000002168162c090, L_000002168162c090, L_000002168162c090;
LS_000002168162d350_1_0 .concat [ 4 4 4 4], LS_000002168162d350_0_0, LS_000002168162d350_0_4, LS_000002168162d350_0_8, LS_000002168162d350_0_12;
LS_000002168162d350_1_4 .concat [ 4 4 4 4], LS_000002168162d350_0_16, LS_000002168162d350_0_20, LS_000002168162d350_0_24, LS_000002168162d350_0_28;
L_000002168162d350 .concat [ 16 16 0 0], LS_000002168162d350_1_0, LS_000002168162d350_1_4;
L_000002168162db70 .part L_000002168162e750, 1, 1;
LS_000002168162d8f0_0_0 .concat [ 1 1 1 1], L_000002168162db70, L_000002168162db70, L_000002168162db70, L_000002168162db70;
LS_000002168162d8f0_0_4 .concat [ 1 1 1 1], L_000002168162db70, L_000002168162db70, L_000002168162db70, L_000002168162db70;
LS_000002168162d8f0_0_8 .concat [ 1 1 1 1], L_000002168162db70, L_000002168162db70, L_000002168162db70, L_000002168162db70;
LS_000002168162d8f0_0_12 .concat [ 1 1 1 1], L_000002168162db70, L_000002168162db70, L_000002168162db70, L_000002168162db70;
LS_000002168162d8f0_0_16 .concat [ 1 1 1 1], L_000002168162db70, L_000002168162db70, L_000002168162db70, L_000002168162db70;
LS_000002168162d8f0_0_20 .concat [ 1 1 1 1], L_000002168162db70, L_000002168162db70, L_000002168162db70, L_000002168162db70;
LS_000002168162d8f0_0_24 .concat [ 1 1 1 1], L_000002168162db70, L_000002168162db70, L_000002168162db70, L_000002168162db70;
LS_000002168162d8f0_0_28 .concat [ 1 1 1 1], L_000002168162db70, L_000002168162db70, L_000002168162db70, L_000002168162db70;
LS_000002168162d8f0_1_0 .concat [ 4 4 4 4], LS_000002168162d8f0_0_0, LS_000002168162d8f0_0_4, LS_000002168162d8f0_0_8, LS_000002168162d8f0_0_12;
LS_000002168162d8f0_1_4 .concat [ 4 4 4 4], LS_000002168162d8f0_0_16, LS_000002168162d8f0_0_20, LS_000002168162d8f0_0_24, LS_000002168162d8f0_0_28;
L_000002168162d8f0 .concat [ 16 16 0 0], LS_000002168162d8f0_1_0, LS_000002168162d8f0_1_4;
L_000002168162c810 .part L_000002168162e750, 0, 1;
LS_000002168162c130_0_0 .concat [ 1 1 1 1], L_0000021681635940, L_0000021681635940, L_0000021681635940, L_0000021681635940;
LS_000002168162c130_0_4 .concat [ 1 1 1 1], L_0000021681635940, L_0000021681635940, L_0000021681635940, L_0000021681635940;
LS_000002168162c130_0_8 .concat [ 1 1 1 1], L_0000021681635940, L_0000021681635940, L_0000021681635940, L_0000021681635940;
LS_000002168162c130_0_12 .concat [ 1 1 1 1], L_0000021681635940, L_0000021681635940, L_0000021681635940, L_0000021681635940;
LS_000002168162c130_0_16 .concat [ 1 1 1 1], L_0000021681635940, L_0000021681635940, L_0000021681635940, L_0000021681635940;
LS_000002168162c130_0_20 .concat [ 1 1 1 1], L_0000021681635940, L_0000021681635940, L_0000021681635940, L_0000021681635940;
LS_000002168162c130_0_24 .concat [ 1 1 1 1], L_0000021681635940, L_0000021681635940, L_0000021681635940, L_0000021681635940;
LS_000002168162c130_0_28 .concat [ 1 1 1 1], L_0000021681635940, L_0000021681635940, L_0000021681635940, L_0000021681635940;
LS_000002168162c130_1_0 .concat [ 4 4 4 4], LS_000002168162c130_0_0, LS_000002168162c130_0_4, LS_000002168162c130_0_8, LS_000002168162c130_0_12;
LS_000002168162c130_1_4 .concat [ 4 4 4 4], LS_000002168162c130_0_16, LS_000002168162c130_0_20, LS_000002168162c130_0_24, LS_000002168162c130_0_28;
L_000002168162c130 .concat [ 16 16 0 0], LS_000002168162c130_1_0, LS_000002168162c130_1_4;
L_000002168162cc70 .part L_000002168162e750, 1, 1;
LS_000002168162d990_0_0 .concat [ 1 1 1 1], L_000002168162cc70, L_000002168162cc70, L_000002168162cc70, L_000002168162cc70;
LS_000002168162d990_0_4 .concat [ 1 1 1 1], L_000002168162cc70, L_000002168162cc70, L_000002168162cc70, L_000002168162cc70;
LS_000002168162d990_0_8 .concat [ 1 1 1 1], L_000002168162cc70, L_000002168162cc70, L_000002168162cc70, L_000002168162cc70;
LS_000002168162d990_0_12 .concat [ 1 1 1 1], L_000002168162cc70, L_000002168162cc70, L_000002168162cc70, L_000002168162cc70;
LS_000002168162d990_0_16 .concat [ 1 1 1 1], L_000002168162cc70, L_000002168162cc70, L_000002168162cc70, L_000002168162cc70;
LS_000002168162d990_0_20 .concat [ 1 1 1 1], L_000002168162cc70, L_000002168162cc70, L_000002168162cc70, L_000002168162cc70;
LS_000002168162d990_0_24 .concat [ 1 1 1 1], L_000002168162cc70, L_000002168162cc70, L_000002168162cc70, L_000002168162cc70;
LS_000002168162d990_0_28 .concat [ 1 1 1 1], L_000002168162cc70, L_000002168162cc70, L_000002168162cc70, L_000002168162cc70;
LS_000002168162d990_1_0 .concat [ 4 4 4 4], LS_000002168162d990_0_0, LS_000002168162d990_0_4, LS_000002168162d990_0_8, LS_000002168162d990_0_12;
LS_000002168162d990_1_4 .concat [ 4 4 4 4], LS_000002168162d990_0_16, LS_000002168162d990_0_20, LS_000002168162d990_0_24, LS_000002168162d990_0_28;
L_000002168162d990 .concat [ 16 16 0 0], LS_000002168162d990_1_0, LS_000002168162d990_1_4;
L_000002168162beb0 .part L_000002168162e750, 0, 1;
LS_000002168162bd70_0_0 .concat [ 1 1 1 1], L_000002168162beb0, L_000002168162beb0, L_000002168162beb0, L_000002168162beb0;
LS_000002168162bd70_0_4 .concat [ 1 1 1 1], L_000002168162beb0, L_000002168162beb0, L_000002168162beb0, L_000002168162beb0;
LS_000002168162bd70_0_8 .concat [ 1 1 1 1], L_000002168162beb0, L_000002168162beb0, L_000002168162beb0, L_000002168162beb0;
LS_000002168162bd70_0_12 .concat [ 1 1 1 1], L_000002168162beb0, L_000002168162beb0, L_000002168162beb0, L_000002168162beb0;
LS_000002168162bd70_0_16 .concat [ 1 1 1 1], L_000002168162beb0, L_000002168162beb0, L_000002168162beb0, L_000002168162beb0;
LS_000002168162bd70_0_20 .concat [ 1 1 1 1], L_000002168162beb0, L_000002168162beb0, L_000002168162beb0, L_000002168162beb0;
LS_000002168162bd70_0_24 .concat [ 1 1 1 1], L_000002168162beb0, L_000002168162beb0, L_000002168162beb0, L_000002168162beb0;
LS_000002168162bd70_0_28 .concat [ 1 1 1 1], L_000002168162beb0, L_000002168162beb0, L_000002168162beb0, L_000002168162beb0;
LS_000002168162bd70_1_0 .concat [ 4 4 4 4], LS_000002168162bd70_0_0, LS_000002168162bd70_0_4, LS_000002168162bd70_0_8, LS_000002168162bd70_0_12;
LS_000002168162bd70_1_4 .concat [ 4 4 4 4], LS_000002168162bd70_0_16, LS_000002168162bd70_0_20, LS_000002168162bd70_0_24, LS_000002168162bd70_0_28;
L_000002168162bd70 .concat [ 16 16 0 0], LS_000002168162bd70_1_0, LS_000002168162bd70_1_4;
S_00000216813b8390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000216813b8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021681635710 .functor AND 32, L_000002168162c770, L_000002168162bff0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000216815f4f10_0 .net "in1", 31 0, L_000002168162c770;  1 drivers
v00000216815f5190_0 .net "in2", 31 0, L_000002168162bff0;  1 drivers
v00000216815f4790_0 .net "out", 31 0, L_0000021681635710;  alias, 1 drivers
S_00000216813f0940 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000216813b8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021681636200 .functor AND 32, L_000002168162c590, L_000002168162d350, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000216815f5910_0 .net "in1", 31 0, L_000002168162c590;  1 drivers
v00000216815f4fb0_0 .net "in2", 31 0, L_000002168162d350;  1 drivers
v00000216815f57d0_0 .net "out", 31 0, L_0000021681636200;  alias, 1 drivers
S_00000216813f0ad0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000216813b8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000216816358d0 .functor AND 32, L_000002168162d8f0, L_000002168162c130, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000216815f5050_0 .net "in1", 31 0, L_000002168162d8f0;  1 drivers
v00000216815f59b0_0 .net "in2", 31 0, L_000002168162c130;  1 drivers
v00000216815f4970_0 .net "out", 31 0, L_00000216816358d0;  alias, 1 drivers
S_00000216815f6be0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000216813b8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021681635a20 .functor AND 32, L_000002168162d990, L_000002168162bd70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000216815f4330_0 .net "in1", 31 0, L_000002168162d990;  1 drivers
v00000216815f4510_0 .net "in2", 31 0, L_000002168162bd70;  1 drivers
v00000216815f5230_0 .net "out", 31 0, L_0000021681635a20;  alias, 1 drivers
S_00000216815f73b0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000216813fda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000216815894f0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000021681636dd0 .functor NOT 1, L_000002168162cf90, C4<0>, C4<0>, C4<0>;
L_0000021681636eb0 .functor NOT 1, L_000002168162c450, C4<0>, C4<0>, C4<0>;
L_0000021681636f90 .functor NOT 1, L_000002168162d210, C4<0>, C4<0>, C4<0>;
L_0000021681568aa0 .functor NOT 1, L_000002168162da30, C4<0>, C4<0>, C4<0>;
L_000002168164cf40 .functor AND 32, L_0000021681636f20, v00000216815fec60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002168164d090 .functor AND 32, L_0000021681636e40, L_000002168164b420, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002168164d100 .functor OR 32, L_000002168164cf40, L_000002168164d090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002168164d170 .functor AND 32, L_0000021681636c80, v00000216815ef100_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002168164d020 .functor OR 32, L_000002168164d100, L_000002168164d170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002168164d1e0 .functor AND 32, L_000002168164cfb0, L_000002168162d0d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002168164d250 .functor OR 32, L_000002168164d020, L_000002168164d1e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000216815f87e0_0 .net *"_ivl_1", 0 0, L_000002168162cf90;  1 drivers
v00000216815f9280_0 .net *"_ivl_13", 0 0, L_000002168162d210;  1 drivers
v00000216815f9320_0 .net *"_ivl_14", 0 0, L_0000021681636f90;  1 drivers
v00000216815f89c0_0 .net *"_ivl_19", 0 0, L_000002168162cd10;  1 drivers
v00000216815f8ba0_0 .net *"_ivl_2", 0 0, L_0000021681636dd0;  1 drivers
v00000216815f9960_0 .net *"_ivl_23", 0 0, L_000002168162df30;  1 drivers
v00000216815f9a00_0 .net *"_ivl_27", 0 0, L_000002168162da30;  1 drivers
v00000216815f9e60_0 .net *"_ivl_28", 0 0, L_0000021681568aa0;  1 drivers
v00000216815f9aa0_0 .net *"_ivl_33", 0 0, L_000002168162cdb0;  1 drivers
v00000216815f9b40_0 .net *"_ivl_37", 0 0, L_000002168162d710;  1 drivers
v00000216815f9be0_0 .net *"_ivl_40", 31 0, L_000002168164cf40;  1 drivers
v00000216815f8920_0 .net *"_ivl_42", 31 0, L_000002168164d090;  1 drivers
v00000216815f9c80_0 .net *"_ivl_44", 31 0, L_000002168164d100;  1 drivers
v00000216815f9fa0_0 .net *"_ivl_46", 31 0, L_000002168164d170;  1 drivers
v00000216815f8600_0 .net *"_ivl_48", 31 0, L_000002168164d020;  1 drivers
v00000216815fa040_0 .net *"_ivl_50", 31 0, L_000002168164d1e0;  1 drivers
v00000216815f7e80_0 .net *"_ivl_7", 0 0, L_000002168162c450;  1 drivers
v00000216815f78e0_0 .net *"_ivl_8", 0 0, L_0000021681636eb0;  1 drivers
v00000216815f7980_0 .net "ina", 31 0, v00000216815fec60_0;  alias, 1 drivers
v00000216815f7de0_0 .net "inb", 31 0, L_000002168164b420;  alias, 1 drivers
v00000216815f7a20_0 .net "inc", 31 0, v00000216815ef100_0;  alias, 1 drivers
v00000216815f8b00_0 .net "ind", 31 0, L_000002168162d0d0;  alias, 1 drivers
v00000216815f7ac0_0 .net "out", 31 0, L_000002168164d250;  alias, 1 drivers
v00000216815f7b60_0 .net "s0", 31 0, L_0000021681636f20;  1 drivers
v00000216815f7c00_0 .net "s1", 31 0, L_0000021681636e40;  1 drivers
v00000216815f7ca0_0 .net "s2", 31 0, L_0000021681636c80;  1 drivers
v00000216815f7d40_0 .net "s3", 31 0, L_000002168164cfb0;  1 drivers
v00000216815f86a0_0 .net "sel", 1 0, L_0000021681630d70;  alias, 1 drivers
L_000002168162cf90 .part L_0000021681630d70, 1, 1;
LS_000002168162c4f0_0_0 .concat [ 1 1 1 1], L_0000021681636dd0, L_0000021681636dd0, L_0000021681636dd0, L_0000021681636dd0;
LS_000002168162c4f0_0_4 .concat [ 1 1 1 1], L_0000021681636dd0, L_0000021681636dd0, L_0000021681636dd0, L_0000021681636dd0;
LS_000002168162c4f0_0_8 .concat [ 1 1 1 1], L_0000021681636dd0, L_0000021681636dd0, L_0000021681636dd0, L_0000021681636dd0;
LS_000002168162c4f0_0_12 .concat [ 1 1 1 1], L_0000021681636dd0, L_0000021681636dd0, L_0000021681636dd0, L_0000021681636dd0;
LS_000002168162c4f0_0_16 .concat [ 1 1 1 1], L_0000021681636dd0, L_0000021681636dd0, L_0000021681636dd0, L_0000021681636dd0;
LS_000002168162c4f0_0_20 .concat [ 1 1 1 1], L_0000021681636dd0, L_0000021681636dd0, L_0000021681636dd0, L_0000021681636dd0;
LS_000002168162c4f0_0_24 .concat [ 1 1 1 1], L_0000021681636dd0, L_0000021681636dd0, L_0000021681636dd0, L_0000021681636dd0;
LS_000002168162c4f0_0_28 .concat [ 1 1 1 1], L_0000021681636dd0, L_0000021681636dd0, L_0000021681636dd0, L_0000021681636dd0;
LS_000002168162c4f0_1_0 .concat [ 4 4 4 4], LS_000002168162c4f0_0_0, LS_000002168162c4f0_0_4, LS_000002168162c4f0_0_8, LS_000002168162c4f0_0_12;
LS_000002168162c4f0_1_4 .concat [ 4 4 4 4], LS_000002168162c4f0_0_16, LS_000002168162c4f0_0_20, LS_000002168162c4f0_0_24, LS_000002168162c4f0_0_28;
L_000002168162c4f0 .concat [ 16 16 0 0], LS_000002168162c4f0_1_0, LS_000002168162c4f0_1_4;
L_000002168162c450 .part L_0000021681630d70, 0, 1;
LS_000002168162c630_0_0 .concat [ 1 1 1 1], L_0000021681636eb0, L_0000021681636eb0, L_0000021681636eb0, L_0000021681636eb0;
LS_000002168162c630_0_4 .concat [ 1 1 1 1], L_0000021681636eb0, L_0000021681636eb0, L_0000021681636eb0, L_0000021681636eb0;
LS_000002168162c630_0_8 .concat [ 1 1 1 1], L_0000021681636eb0, L_0000021681636eb0, L_0000021681636eb0, L_0000021681636eb0;
LS_000002168162c630_0_12 .concat [ 1 1 1 1], L_0000021681636eb0, L_0000021681636eb0, L_0000021681636eb0, L_0000021681636eb0;
LS_000002168162c630_0_16 .concat [ 1 1 1 1], L_0000021681636eb0, L_0000021681636eb0, L_0000021681636eb0, L_0000021681636eb0;
LS_000002168162c630_0_20 .concat [ 1 1 1 1], L_0000021681636eb0, L_0000021681636eb0, L_0000021681636eb0, L_0000021681636eb0;
LS_000002168162c630_0_24 .concat [ 1 1 1 1], L_0000021681636eb0, L_0000021681636eb0, L_0000021681636eb0, L_0000021681636eb0;
LS_000002168162c630_0_28 .concat [ 1 1 1 1], L_0000021681636eb0, L_0000021681636eb0, L_0000021681636eb0, L_0000021681636eb0;
LS_000002168162c630_1_0 .concat [ 4 4 4 4], LS_000002168162c630_0_0, LS_000002168162c630_0_4, LS_000002168162c630_0_8, LS_000002168162c630_0_12;
LS_000002168162c630_1_4 .concat [ 4 4 4 4], LS_000002168162c630_0_16, LS_000002168162c630_0_20, LS_000002168162c630_0_24, LS_000002168162c630_0_28;
L_000002168162c630 .concat [ 16 16 0 0], LS_000002168162c630_1_0, LS_000002168162c630_1_4;
L_000002168162d210 .part L_0000021681630d70, 1, 1;
LS_000002168162d030_0_0 .concat [ 1 1 1 1], L_0000021681636f90, L_0000021681636f90, L_0000021681636f90, L_0000021681636f90;
LS_000002168162d030_0_4 .concat [ 1 1 1 1], L_0000021681636f90, L_0000021681636f90, L_0000021681636f90, L_0000021681636f90;
LS_000002168162d030_0_8 .concat [ 1 1 1 1], L_0000021681636f90, L_0000021681636f90, L_0000021681636f90, L_0000021681636f90;
LS_000002168162d030_0_12 .concat [ 1 1 1 1], L_0000021681636f90, L_0000021681636f90, L_0000021681636f90, L_0000021681636f90;
LS_000002168162d030_0_16 .concat [ 1 1 1 1], L_0000021681636f90, L_0000021681636f90, L_0000021681636f90, L_0000021681636f90;
LS_000002168162d030_0_20 .concat [ 1 1 1 1], L_0000021681636f90, L_0000021681636f90, L_0000021681636f90, L_0000021681636f90;
LS_000002168162d030_0_24 .concat [ 1 1 1 1], L_0000021681636f90, L_0000021681636f90, L_0000021681636f90, L_0000021681636f90;
LS_000002168162d030_0_28 .concat [ 1 1 1 1], L_0000021681636f90, L_0000021681636f90, L_0000021681636f90, L_0000021681636f90;
LS_000002168162d030_1_0 .concat [ 4 4 4 4], LS_000002168162d030_0_0, LS_000002168162d030_0_4, LS_000002168162d030_0_8, LS_000002168162d030_0_12;
LS_000002168162d030_1_4 .concat [ 4 4 4 4], LS_000002168162d030_0_16, LS_000002168162d030_0_20, LS_000002168162d030_0_24, LS_000002168162d030_0_28;
L_000002168162d030 .concat [ 16 16 0 0], LS_000002168162d030_1_0, LS_000002168162d030_1_4;
L_000002168162cd10 .part L_0000021681630d70, 0, 1;
LS_000002168162ddf0_0_0 .concat [ 1 1 1 1], L_000002168162cd10, L_000002168162cd10, L_000002168162cd10, L_000002168162cd10;
LS_000002168162ddf0_0_4 .concat [ 1 1 1 1], L_000002168162cd10, L_000002168162cd10, L_000002168162cd10, L_000002168162cd10;
LS_000002168162ddf0_0_8 .concat [ 1 1 1 1], L_000002168162cd10, L_000002168162cd10, L_000002168162cd10, L_000002168162cd10;
LS_000002168162ddf0_0_12 .concat [ 1 1 1 1], L_000002168162cd10, L_000002168162cd10, L_000002168162cd10, L_000002168162cd10;
LS_000002168162ddf0_0_16 .concat [ 1 1 1 1], L_000002168162cd10, L_000002168162cd10, L_000002168162cd10, L_000002168162cd10;
LS_000002168162ddf0_0_20 .concat [ 1 1 1 1], L_000002168162cd10, L_000002168162cd10, L_000002168162cd10, L_000002168162cd10;
LS_000002168162ddf0_0_24 .concat [ 1 1 1 1], L_000002168162cd10, L_000002168162cd10, L_000002168162cd10, L_000002168162cd10;
LS_000002168162ddf0_0_28 .concat [ 1 1 1 1], L_000002168162cd10, L_000002168162cd10, L_000002168162cd10, L_000002168162cd10;
LS_000002168162ddf0_1_0 .concat [ 4 4 4 4], LS_000002168162ddf0_0_0, LS_000002168162ddf0_0_4, LS_000002168162ddf0_0_8, LS_000002168162ddf0_0_12;
LS_000002168162ddf0_1_4 .concat [ 4 4 4 4], LS_000002168162ddf0_0_16, LS_000002168162ddf0_0_20, LS_000002168162ddf0_0_24, LS_000002168162ddf0_0_28;
L_000002168162ddf0 .concat [ 16 16 0 0], LS_000002168162ddf0_1_0, LS_000002168162ddf0_1_4;
L_000002168162df30 .part L_0000021681630d70, 1, 1;
LS_000002168162bc30_0_0 .concat [ 1 1 1 1], L_000002168162df30, L_000002168162df30, L_000002168162df30, L_000002168162df30;
LS_000002168162bc30_0_4 .concat [ 1 1 1 1], L_000002168162df30, L_000002168162df30, L_000002168162df30, L_000002168162df30;
LS_000002168162bc30_0_8 .concat [ 1 1 1 1], L_000002168162df30, L_000002168162df30, L_000002168162df30, L_000002168162df30;
LS_000002168162bc30_0_12 .concat [ 1 1 1 1], L_000002168162df30, L_000002168162df30, L_000002168162df30, L_000002168162df30;
LS_000002168162bc30_0_16 .concat [ 1 1 1 1], L_000002168162df30, L_000002168162df30, L_000002168162df30, L_000002168162df30;
LS_000002168162bc30_0_20 .concat [ 1 1 1 1], L_000002168162df30, L_000002168162df30, L_000002168162df30, L_000002168162df30;
LS_000002168162bc30_0_24 .concat [ 1 1 1 1], L_000002168162df30, L_000002168162df30, L_000002168162df30, L_000002168162df30;
LS_000002168162bc30_0_28 .concat [ 1 1 1 1], L_000002168162df30, L_000002168162df30, L_000002168162df30, L_000002168162df30;
LS_000002168162bc30_1_0 .concat [ 4 4 4 4], LS_000002168162bc30_0_0, LS_000002168162bc30_0_4, LS_000002168162bc30_0_8, LS_000002168162bc30_0_12;
LS_000002168162bc30_1_4 .concat [ 4 4 4 4], LS_000002168162bc30_0_16, LS_000002168162bc30_0_20, LS_000002168162bc30_0_24, LS_000002168162bc30_0_28;
L_000002168162bc30 .concat [ 16 16 0 0], LS_000002168162bc30_1_0, LS_000002168162bc30_1_4;
L_000002168162da30 .part L_0000021681630d70, 0, 1;
LS_000002168162d3f0_0_0 .concat [ 1 1 1 1], L_0000021681568aa0, L_0000021681568aa0, L_0000021681568aa0, L_0000021681568aa0;
LS_000002168162d3f0_0_4 .concat [ 1 1 1 1], L_0000021681568aa0, L_0000021681568aa0, L_0000021681568aa0, L_0000021681568aa0;
LS_000002168162d3f0_0_8 .concat [ 1 1 1 1], L_0000021681568aa0, L_0000021681568aa0, L_0000021681568aa0, L_0000021681568aa0;
LS_000002168162d3f0_0_12 .concat [ 1 1 1 1], L_0000021681568aa0, L_0000021681568aa0, L_0000021681568aa0, L_0000021681568aa0;
LS_000002168162d3f0_0_16 .concat [ 1 1 1 1], L_0000021681568aa0, L_0000021681568aa0, L_0000021681568aa0, L_0000021681568aa0;
LS_000002168162d3f0_0_20 .concat [ 1 1 1 1], L_0000021681568aa0, L_0000021681568aa0, L_0000021681568aa0, L_0000021681568aa0;
LS_000002168162d3f0_0_24 .concat [ 1 1 1 1], L_0000021681568aa0, L_0000021681568aa0, L_0000021681568aa0, L_0000021681568aa0;
LS_000002168162d3f0_0_28 .concat [ 1 1 1 1], L_0000021681568aa0, L_0000021681568aa0, L_0000021681568aa0, L_0000021681568aa0;
LS_000002168162d3f0_1_0 .concat [ 4 4 4 4], LS_000002168162d3f0_0_0, LS_000002168162d3f0_0_4, LS_000002168162d3f0_0_8, LS_000002168162d3f0_0_12;
LS_000002168162d3f0_1_4 .concat [ 4 4 4 4], LS_000002168162d3f0_0_16, LS_000002168162d3f0_0_20, LS_000002168162d3f0_0_24, LS_000002168162d3f0_0_28;
L_000002168162d3f0 .concat [ 16 16 0 0], LS_000002168162d3f0_1_0, LS_000002168162d3f0_1_4;
L_000002168162cdb0 .part L_0000021681630d70, 1, 1;
LS_000002168162dcb0_0_0 .concat [ 1 1 1 1], L_000002168162cdb0, L_000002168162cdb0, L_000002168162cdb0, L_000002168162cdb0;
LS_000002168162dcb0_0_4 .concat [ 1 1 1 1], L_000002168162cdb0, L_000002168162cdb0, L_000002168162cdb0, L_000002168162cdb0;
LS_000002168162dcb0_0_8 .concat [ 1 1 1 1], L_000002168162cdb0, L_000002168162cdb0, L_000002168162cdb0, L_000002168162cdb0;
LS_000002168162dcb0_0_12 .concat [ 1 1 1 1], L_000002168162cdb0, L_000002168162cdb0, L_000002168162cdb0, L_000002168162cdb0;
LS_000002168162dcb0_0_16 .concat [ 1 1 1 1], L_000002168162cdb0, L_000002168162cdb0, L_000002168162cdb0, L_000002168162cdb0;
LS_000002168162dcb0_0_20 .concat [ 1 1 1 1], L_000002168162cdb0, L_000002168162cdb0, L_000002168162cdb0, L_000002168162cdb0;
LS_000002168162dcb0_0_24 .concat [ 1 1 1 1], L_000002168162cdb0, L_000002168162cdb0, L_000002168162cdb0, L_000002168162cdb0;
LS_000002168162dcb0_0_28 .concat [ 1 1 1 1], L_000002168162cdb0, L_000002168162cdb0, L_000002168162cdb0, L_000002168162cdb0;
LS_000002168162dcb0_1_0 .concat [ 4 4 4 4], LS_000002168162dcb0_0_0, LS_000002168162dcb0_0_4, LS_000002168162dcb0_0_8, LS_000002168162dcb0_0_12;
LS_000002168162dcb0_1_4 .concat [ 4 4 4 4], LS_000002168162dcb0_0_16, LS_000002168162dcb0_0_20, LS_000002168162dcb0_0_24, LS_000002168162dcb0_0_28;
L_000002168162dcb0 .concat [ 16 16 0 0], LS_000002168162dcb0_1_0, LS_000002168162dcb0_1_4;
L_000002168162d710 .part L_0000021681630d70, 0, 1;
LS_000002168162de90_0_0 .concat [ 1 1 1 1], L_000002168162d710, L_000002168162d710, L_000002168162d710, L_000002168162d710;
LS_000002168162de90_0_4 .concat [ 1 1 1 1], L_000002168162d710, L_000002168162d710, L_000002168162d710, L_000002168162d710;
LS_000002168162de90_0_8 .concat [ 1 1 1 1], L_000002168162d710, L_000002168162d710, L_000002168162d710, L_000002168162d710;
LS_000002168162de90_0_12 .concat [ 1 1 1 1], L_000002168162d710, L_000002168162d710, L_000002168162d710, L_000002168162d710;
LS_000002168162de90_0_16 .concat [ 1 1 1 1], L_000002168162d710, L_000002168162d710, L_000002168162d710, L_000002168162d710;
LS_000002168162de90_0_20 .concat [ 1 1 1 1], L_000002168162d710, L_000002168162d710, L_000002168162d710, L_000002168162d710;
LS_000002168162de90_0_24 .concat [ 1 1 1 1], L_000002168162d710, L_000002168162d710, L_000002168162d710, L_000002168162d710;
LS_000002168162de90_0_28 .concat [ 1 1 1 1], L_000002168162d710, L_000002168162d710, L_000002168162d710, L_000002168162d710;
LS_000002168162de90_1_0 .concat [ 4 4 4 4], LS_000002168162de90_0_0, LS_000002168162de90_0_4, LS_000002168162de90_0_8, LS_000002168162de90_0_12;
LS_000002168162de90_1_4 .concat [ 4 4 4 4], LS_000002168162de90_0_16, LS_000002168162de90_0_20, LS_000002168162de90_0_24, LS_000002168162de90_0_28;
L_000002168162de90 .concat [ 16 16 0 0], LS_000002168162de90_1_0, LS_000002168162de90_1_4;
S_00000216815f6f00 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000216815f73b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021681636f20 .functor AND 32, L_000002168162c4f0, L_000002168162c630, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000216815f8a60_0 .net "in1", 31 0, L_000002168162c4f0;  1 drivers
v00000216815f9000_0 .net "in2", 31 0, L_000002168162c630;  1 drivers
v00000216815f8240_0 .net "out", 31 0, L_0000021681636f20;  alias, 1 drivers
S_00000216815f7220 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000216815f73b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021681636e40 .functor AND 32, L_000002168162d030, L_000002168162ddf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000216815f7f20_0 .net "in1", 31 0, L_000002168162d030;  1 drivers
v00000216815f8740_0 .net "in2", 31 0, L_000002168162ddf0;  1 drivers
v00000216815f81a0_0 .net "out", 31 0, L_0000021681636e40;  alias, 1 drivers
S_00000216815f7540 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000216815f73b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021681636c80 .functor AND 32, L_000002168162bc30, L_000002168162d3f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000216815f8380_0 .net "in1", 31 0, L_000002168162bc30;  1 drivers
v00000216815f90a0_0 .net "in2", 31 0, L_000002168162d3f0;  1 drivers
v00000216815f9140_0 .net "out", 31 0, L_0000021681636c80;  alias, 1 drivers
S_00000216815f6d70 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000216815f73b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002168164cfb0 .functor AND 32, L_000002168162dcb0, L_000002168162de90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000216815f8560_0 .net "in1", 31 0, L_000002168162dcb0;  1 drivers
v00000216815f8420_0 .net "in2", 31 0, L_000002168162de90;  1 drivers
v00000216815f98c0_0 .net "out", 31 0, L_000002168164cfb0;  alias, 1 drivers
S_00000216815f76d0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000216813fda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000216815899b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002168164c220 .functor NOT 1, L_000002168162bcd0, C4<0>, C4<0>, C4<0>;
L_000002168164bea0 .functor NOT 1, L_000002168162dd50, C4<0>, C4<0>, C4<0>;
L_000002168164b500 .functor NOT 1, L_000002168162c950, C4<0>, C4<0>, C4<0>;
L_000002168164b650 .functor NOT 1, L_000002168162b9b0, C4<0>, C4<0>, C4<0>;
L_000002168164c1b0 .functor AND 32, L_000002168164c680, v00000216815fd9a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002168164c6f0 .functor AND 32, L_000002168164cb50, L_000002168164b420, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002168164c450 .functor OR 32, L_000002168164c1b0, L_000002168164c6f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002168164bc70 .functor AND 32, L_000002168164bf10, v00000216815ef100_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002168164c760 .functor OR 32, L_000002168164c450, L_000002168164bc70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002168164b6c0 .functor AND 32, L_000002168164bdc0, L_000002168162d0d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002168164c8b0 .functor OR 32, L_000002168164c760, L_000002168164b6c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000216815facc0_0 .net *"_ivl_1", 0 0, L_000002168162bcd0;  1 drivers
v00000216815faf40_0 .net *"_ivl_13", 0 0, L_000002168162c950;  1 drivers
v00000216815fa360_0 .net *"_ivl_14", 0 0, L_000002168164b500;  1 drivers
v00000216815fb260_0 .net *"_ivl_19", 0 0, L_000002168162ce50;  1 drivers
v00000216815faae0_0 .net *"_ivl_2", 0 0, L_000002168164c220;  1 drivers
v00000216815fb1c0_0 .net *"_ivl_23", 0 0, L_000002168162d530;  1 drivers
v00000216815fa0e0_0 .net *"_ivl_27", 0 0, L_000002168162b9b0;  1 drivers
v00000216815fb580_0 .net *"_ivl_28", 0 0, L_000002168164b650;  1 drivers
v00000216815fb4e0_0 .net *"_ivl_33", 0 0, L_000002168162d490;  1 drivers
v00000216815fa680_0 .net *"_ivl_37", 0 0, L_000002168162dc10;  1 drivers
v00000216815fb440_0 .net *"_ivl_40", 31 0, L_000002168164c1b0;  1 drivers
v00000216815fa720_0 .net *"_ivl_42", 31 0, L_000002168164c6f0;  1 drivers
v00000216815fad60_0 .net *"_ivl_44", 31 0, L_000002168164c450;  1 drivers
v00000216815fa2c0_0 .net *"_ivl_46", 31 0, L_000002168164bc70;  1 drivers
v00000216815fa4a0_0 .net *"_ivl_48", 31 0, L_000002168164c760;  1 drivers
v00000216815fb300_0 .net *"_ivl_50", 31 0, L_000002168164b6c0;  1 drivers
v00000216815fb620_0 .net *"_ivl_7", 0 0, L_000002168162dd50;  1 drivers
v00000216815fa900_0 .net *"_ivl_8", 0 0, L_000002168164bea0;  1 drivers
v00000216815fafe0_0 .net "ina", 31 0, v00000216815fd9a0_0;  alias, 1 drivers
v00000216815fa9a0_0 .net "inb", 31 0, L_000002168164b420;  alias, 1 drivers
v00000216815fa7c0_0 .net "inc", 31 0, v00000216815ef100_0;  alias, 1 drivers
v00000216815fb080_0 .net "ind", 31 0, L_000002168162d0d0;  alias, 1 drivers
v00000216815fa540_0 .net "out", 31 0, L_000002168164c8b0;  alias, 1 drivers
v00000216815fae00_0 .net "s0", 31 0, L_000002168164c680;  1 drivers
v00000216815fa860_0 .net "s1", 31 0, L_000002168164cb50;  1 drivers
v00000216815faea0_0 .net "s2", 31 0, L_000002168164bf10;  1 drivers
v00000216815fdea0_0 .net "s3", 31 0, L_000002168164bdc0;  1 drivers
v00000216815ff160_0 .net "sel", 1 0, L_0000021681630870;  alias, 1 drivers
L_000002168162bcd0 .part L_0000021681630870, 1, 1;
LS_000002168162c1d0_0_0 .concat [ 1 1 1 1], L_000002168164c220, L_000002168164c220, L_000002168164c220, L_000002168164c220;
LS_000002168162c1d0_0_4 .concat [ 1 1 1 1], L_000002168164c220, L_000002168164c220, L_000002168164c220, L_000002168164c220;
LS_000002168162c1d0_0_8 .concat [ 1 1 1 1], L_000002168164c220, L_000002168164c220, L_000002168164c220, L_000002168164c220;
LS_000002168162c1d0_0_12 .concat [ 1 1 1 1], L_000002168164c220, L_000002168164c220, L_000002168164c220, L_000002168164c220;
LS_000002168162c1d0_0_16 .concat [ 1 1 1 1], L_000002168164c220, L_000002168164c220, L_000002168164c220, L_000002168164c220;
LS_000002168162c1d0_0_20 .concat [ 1 1 1 1], L_000002168164c220, L_000002168164c220, L_000002168164c220, L_000002168164c220;
LS_000002168162c1d0_0_24 .concat [ 1 1 1 1], L_000002168164c220, L_000002168164c220, L_000002168164c220, L_000002168164c220;
LS_000002168162c1d0_0_28 .concat [ 1 1 1 1], L_000002168164c220, L_000002168164c220, L_000002168164c220, L_000002168164c220;
LS_000002168162c1d0_1_0 .concat [ 4 4 4 4], LS_000002168162c1d0_0_0, LS_000002168162c1d0_0_4, LS_000002168162c1d0_0_8, LS_000002168162c1d0_0_12;
LS_000002168162c1d0_1_4 .concat [ 4 4 4 4], LS_000002168162c1d0_0_16, LS_000002168162c1d0_0_20, LS_000002168162c1d0_0_24, LS_000002168162c1d0_0_28;
L_000002168162c1d0 .concat [ 16 16 0 0], LS_000002168162c1d0_1_0, LS_000002168162c1d0_1_4;
L_000002168162dd50 .part L_0000021681630870, 0, 1;
LS_000002168162dfd0_0_0 .concat [ 1 1 1 1], L_000002168164bea0, L_000002168164bea0, L_000002168164bea0, L_000002168164bea0;
LS_000002168162dfd0_0_4 .concat [ 1 1 1 1], L_000002168164bea0, L_000002168164bea0, L_000002168164bea0, L_000002168164bea0;
LS_000002168162dfd0_0_8 .concat [ 1 1 1 1], L_000002168164bea0, L_000002168164bea0, L_000002168164bea0, L_000002168164bea0;
LS_000002168162dfd0_0_12 .concat [ 1 1 1 1], L_000002168164bea0, L_000002168164bea0, L_000002168164bea0, L_000002168164bea0;
LS_000002168162dfd0_0_16 .concat [ 1 1 1 1], L_000002168164bea0, L_000002168164bea0, L_000002168164bea0, L_000002168164bea0;
LS_000002168162dfd0_0_20 .concat [ 1 1 1 1], L_000002168164bea0, L_000002168164bea0, L_000002168164bea0, L_000002168164bea0;
LS_000002168162dfd0_0_24 .concat [ 1 1 1 1], L_000002168164bea0, L_000002168164bea0, L_000002168164bea0, L_000002168164bea0;
LS_000002168162dfd0_0_28 .concat [ 1 1 1 1], L_000002168164bea0, L_000002168164bea0, L_000002168164bea0, L_000002168164bea0;
LS_000002168162dfd0_1_0 .concat [ 4 4 4 4], LS_000002168162dfd0_0_0, LS_000002168162dfd0_0_4, LS_000002168162dfd0_0_8, LS_000002168162dfd0_0_12;
LS_000002168162dfd0_1_4 .concat [ 4 4 4 4], LS_000002168162dfd0_0_16, LS_000002168162dfd0_0_20, LS_000002168162dfd0_0_24, LS_000002168162dfd0_0_28;
L_000002168162dfd0 .concat [ 16 16 0 0], LS_000002168162dfd0_1_0, LS_000002168162dfd0_1_4;
L_000002168162c950 .part L_0000021681630870, 1, 1;
LS_000002168162dad0_0_0 .concat [ 1 1 1 1], L_000002168164b500, L_000002168164b500, L_000002168164b500, L_000002168164b500;
LS_000002168162dad0_0_4 .concat [ 1 1 1 1], L_000002168164b500, L_000002168164b500, L_000002168164b500, L_000002168164b500;
LS_000002168162dad0_0_8 .concat [ 1 1 1 1], L_000002168164b500, L_000002168164b500, L_000002168164b500, L_000002168164b500;
LS_000002168162dad0_0_12 .concat [ 1 1 1 1], L_000002168164b500, L_000002168164b500, L_000002168164b500, L_000002168164b500;
LS_000002168162dad0_0_16 .concat [ 1 1 1 1], L_000002168164b500, L_000002168164b500, L_000002168164b500, L_000002168164b500;
LS_000002168162dad0_0_20 .concat [ 1 1 1 1], L_000002168164b500, L_000002168164b500, L_000002168164b500, L_000002168164b500;
LS_000002168162dad0_0_24 .concat [ 1 1 1 1], L_000002168164b500, L_000002168164b500, L_000002168164b500, L_000002168164b500;
LS_000002168162dad0_0_28 .concat [ 1 1 1 1], L_000002168164b500, L_000002168164b500, L_000002168164b500, L_000002168164b500;
LS_000002168162dad0_1_0 .concat [ 4 4 4 4], LS_000002168162dad0_0_0, LS_000002168162dad0_0_4, LS_000002168162dad0_0_8, LS_000002168162dad0_0_12;
LS_000002168162dad0_1_4 .concat [ 4 4 4 4], LS_000002168162dad0_0_16, LS_000002168162dad0_0_20, LS_000002168162dad0_0_24, LS_000002168162dad0_0_28;
L_000002168162dad0 .concat [ 16 16 0 0], LS_000002168162dad0_1_0, LS_000002168162dad0_1_4;
L_000002168162ce50 .part L_0000021681630870, 0, 1;
LS_000002168162be10_0_0 .concat [ 1 1 1 1], L_000002168162ce50, L_000002168162ce50, L_000002168162ce50, L_000002168162ce50;
LS_000002168162be10_0_4 .concat [ 1 1 1 1], L_000002168162ce50, L_000002168162ce50, L_000002168162ce50, L_000002168162ce50;
LS_000002168162be10_0_8 .concat [ 1 1 1 1], L_000002168162ce50, L_000002168162ce50, L_000002168162ce50, L_000002168162ce50;
LS_000002168162be10_0_12 .concat [ 1 1 1 1], L_000002168162ce50, L_000002168162ce50, L_000002168162ce50, L_000002168162ce50;
LS_000002168162be10_0_16 .concat [ 1 1 1 1], L_000002168162ce50, L_000002168162ce50, L_000002168162ce50, L_000002168162ce50;
LS_000002168162be10_0_20 .concat [ 1 1 1 1], L_000002168162ce50, L_000002168162ce50, L_000002168162ce50, L_000002168162ce50;
LS_000002168162be10_0_24 .concat [ 1 1 1 1], L_000002168162ce50, L_000002168162ce50, L_000002168162ce50, L_000002168162ce50;
LS_000002168162be10_0_28 .concat [ 1 1 1 1], L_000002168162ce50, L_000002168162ce50, L_000002168162ce50, L_000002168162ce50;
LS_000002168162be10_1_0 .concat [ 4 4 4 4], LS_000002168162be10_0_0, LS_000002168162be10_0_4, LS_000002168162be10_0_8, LS_000002168162be10_0_12;
LS_000002168162be10_1_4 .concat [ 4 4 4 4], LS_000002168162be10_0_16, LS_000002168162be10_0_20, LS_000002168162be10_0_24, LS_000002168162be10_0_28;
L_000002168162be10 .concat [ 16 16 0 0], LS_000002168162be10_1_0, LS_000002168162be10_1_4;
L_000002168162d530 .part L_0000021681630870, 1, 1;
LS_000002168162c6d0_0_0 .concat [ 1 1 1 1], L_000002168162d530, L_000002168162d530, L_000002168162d530, L_000002168162d530;
LS_000002168162c6d0_0_4 .concat [ 1 1 1 1], L_000002168162d530, L_000002168162d530, L_000002168162d530, L_000002168162d530;
LS_000002168162c6d0_0_8 .concat [ 1 1 1 1], L_000002168162d530, L_000002168162d530, L_000002168162d530, L_000002168162d530;
LS_000002168162c6d0_0_12 .concat [ 1 1 1 1], L_000002168162d530, L_000002168162d530, L_000002168162d530, L_000002168162d530;
LS_000002168162c6d0_0_16 .concat [ 1 1 1 1], L_000002168162d530, L_000002168162d530, L_000002168162d530, L_000002168162d530;
LS_000002168162c6d0_0_20 .concat [ 1 1 1 1], L_000002168162d530, L_000002168162d530, L_000002168162d530, L_000002168162d530;
LS_000002168162c6d0_0_24 .concat [ 1 1 1 1], L_000002168162d530, L_000002168162d530, L_000002168162d530, L_000002168162d530;
LS_000002168162c6d0_0_28 .concat [ 1 1 1 1], L_000002168162d530, L_000002168162d530, L_000002168162d530, L_000002168162d530;
LS_000002168162c6d0_1_0 .concat [ 4 4 4 4], LS_000002168162c6d0_0_0, LS_000002168162c6d0_0_4, LS_000002168162c6d0_0_8, LS_000002168162c6d0_0_12;
LS_000002168162c6d0_1_4 .concat [ 4 4 4 4], LS_000002168162c6d0_0_16, LS_000002168162c6d0_0_20, LS_000002168162c6d0_0_24, LS_000002168162c6d0_0_28;
L_000002168162c6d0 .concat [ 16 16 0 0], LS_000002168162c6d0_1_0, LS_000002168162c6d0_1_4;
L_000002168162b9b0 .part L_0000021681630870, 0, 1;
LS_000002168162c310_0_0 .concat [ 1 1 1 1], L_000002168164b650, L_000002168164b650, L_000002168164b650, L_000002168164b650;
LS_000002168162c310_0_4 .concat [ 1 1 1 1], L_000002168164b650, L_000002168164b650, L_000002168164b650, L_000002168164b650;
LS_000002168162c310_0_8 .concat [ 1 1 1 1], L_000002168164b650, L_000002168164b650, L_000002168164b650, L_000002168164b650;
LS_000002168162c310_0_12 .concat [ 1 1 1 1], L_000002168164b650, L_000002168164b650, L_000002168164b650, L_000002168164b650;
LS_000002168162c310_0_16 .concat [ 1 1 1 1], L_000002168164b650, L_000002168164b650, L_000002168164b650, L_000002168164b650;
LS_000002168162c310_0_20 .concat [ 1 1 1 1], L_000002168164b650, L_000002168164b650, L_000002168164b650, L_000002168164b650;
LS_000002168162c310_0_24 .concat [ 1 1 1 1], L_000002168164b650, L_000002168164b650, L_000002168164b650, L_000002168164b650;
LS_000002168162c310_0_28 .concat [ 1 1 1 1], L_000002168164b650, L_000002168164b650, L_000002168164b650, L_000002168164b650;
LS_000002168162c310_1_0 .concat [ 4 4 4 4], LS_000002168162c310_0_0, LS_000002168162c310_0_4, LS_000002168162c310_0_8, LS_000002168162c310_0_12;
LS_000002168162c310_1_4 .concat [ 4 4 4 4], LS_000002168162c310_0_16, LS_000002168162c310_0_20, LS_000002168162c310_0_24, LS_000002168162c310_0_28;
L_000002168162c310 .concat [ 16 16 0 0], LS_000002168162c310_1_0, LS_000002168162c310_1_4;
L_000002168162d490 .part L_0000021681630870, 1, 1;
LS_000002168162cbd0_0_0 .concat [ 1 1 1 1], L_000002168162d490, L_000002168162d490, L_000002168162d490, L_000002168162d490;
LS_000002168162cbd0_0_4 .concat [ 1 1 1 1], L_000002168162d490, L_000002168162d490, L_000002168162d490, L_000002168162d490;
LS_000002168162cbd0_0_8 .concat [ 1 1 1 1], L_000002168162d490, L_000002168162d490, L_000002168162d490, L_000002168162d490;
LS_000002168162cbd0_0_12 .concat [ 1 1 1 1], L_000002168162d490, L_000002168162d490, L_000002168162d490, L_000002168162d490;
LS_000002168162cbd0_0_16 .concat [ 1 1 1 1], L_000002168162d490, L_000002168162d490, L_000002168162d490, L_000002168162d490;
LS_000002168162cbd0_0_20 .concat [ 1 1 1 1], L_000002168162d490, L_000002168162d490, L_000002168162d490, L_000002168162d490;
LS_000002168162cbd0_0_24 .concat [ 1 1 1 1], L_000002168162d490, L_000002168162d490, L_000002168162d490, L_000002168162d490;
LS_000002168162cbd0_0_28 .concat [ 1 1 1 1], L_000002168162d490, L_000002168162d490, L_000002168162d490, L_000002168162d490;
LS_000002168162cbd0_1_0 .concat [ 4 4 4 4], LS_000002168162cbd0_0_0, LS_000002168162cbd0_0_4, LS_000002168162cbd0_0_8, LS_000002168162cbd0_0_12;
LS_000002168162cbd0_1_4 .concat [ 4 4 4 4], LS_000002168162cbd0_0_16, LS_000002168162cbd0_0_20, LS_000002168162cbd0_0_24, LS_000002168162cbd0_0_28;
L_000002168162cbd0 .concat [ 16 16 0 0], LS_000002168162cbd0_1_0, LS_000002168162cbd0_1_4;
L_000002168162dc10 .part L_0000021681630870, 0, 1;
LS_000002168162c270_0_0 .concat [ 1 1 1 1], L_000002168162dc10, L_000002168162dc10, L_000002168162dc10, L_000002168162dc10;
LS_000002168162c270_0_4 .concat [ 1 1 1 1], L_000002168162dc10, L_000002168162dc10, L_000002168162dc10, L_000002168162dc10;
LS_000002168162c270_0_8 .concat [ 1 1 1 1], L_000002168162dc10, L_000002168162dc10, L_000002168162dc10, L_000002168162dc10;
LS_000002168162c270_0_12 .concat [ 1 1 1 1], L_000002168162dc10, L_000002168162dc10, L_000002168162dc10, L_000002168162dc10;
LS_000002168162c270_0_16 .concat [ 1 1 1 1], L_000002168162dc10, L_000002168162dc10, L_000002168162dc10, L_000002168162dc10;
LS_000002168162c270_0_20 .concat [ 1 1 1 1], L_000002168162dc10, L_000002168162dc10, L_000002168162dc10, L_000002168162dc10;
LS_000002168162c270_0_24 .concat [ 1 1 1 1], L_000002168162dc10, L_000002168162dc10, L_000002168162dc10, L_000002168162dc10;
LS_000002168162c270_0_28 .concat [ 1 1 1 1], L_000002168162dc10, L_000002168162dc10, L_000002168162dc10, L_000002168162dc10;
LS_000002168162c270_1_0 .concat [ 4 4 4 4], LS_000002168162c270_0_0, LS_000002168162c270_0_4, LS_000002168162c270_0_8, LS_000002168162c270_0_12;
LS_000002168162c270_1_4 .concat [ 4 4 4 4], LS_000002168162c270_0_16, LS_000002168162c270_0_20, LS_000002168162c270_0_24, LS_000002168162c270_0_28;
L_000002168162c270 .concat [ 16 16 0 0], LS_000002168162c270_1_0, LS_000002168162c270_1_4;
S_00000216815f7090 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000216815f76d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002168164c680 .functor AND 32, L_000002168162c1d0, L_000002168162dfd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000216815f8880_0 .net "in1", 31 0, L_000002168162c1d0;  1 drivers
v00000216815fb6c0_0 .net "in2", 31 0, L_000002168162dfd0;  1 drivers
v00000216815fb120_0 .net "out", 31 0, L_000002168164c680;  alias, 1 drivers
S_00000216815f68c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000216815f76d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002168164cb50 .functor AND 32, L_000002168162dad0, L_000002168162be10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000216815fa180_0 .net "in1", 31 0, L_000002168162dad0;  1 drivers
v00000216815fac20_0 .net "in2", 31 0, L_000002168162be10;  1 drivers
v00000216815fa400_0 .net "out", 31 0, L_000002168164cb50;  alias, 1 drivers
S_00000216815f6a50 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000216815f76d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002168164bf10 .functor AND 32, L_000002168162c6d0, L_000002168162c310, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000216815faa40_0 .net "in1", 31 0, L_000002168162c6d0;  1 drivers
v00000216815fa220_0 .net "in2", 31 0, L_000002168162c310;  1 drivers
v00000216815fa5e0_0 .net "out", 31 0, L_000002168164bf10;  alias, 1 drivers
S_00000216815fd370 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000216815f76d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002168164bdc0 .functor AND 32, L_000002168162cbd0, L_000002168162c270, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000216815fb760_0 .net "in1", 31 0, L_000002168162cbd0;  1 drivers
v00000216815fab80_0 .net "in2", 31 0, L_000002168162c270;  1 drivers
v00000216815fb3a0_0 .net "out", 31 0, L_000002168164bdc0;  alias, 1 drivers
S_00000216815fc560 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000216813c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000216816018b0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000216816018e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021681601920 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021681601958 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021681601990 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000216816019c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021681601a00 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021681601a38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021681601a70 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021681601aa8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021681601ae0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021681601b18 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021681601b50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021681601b88 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021681601bc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021681601bf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021681601c30 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021681601c68 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021681601ca0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021681601cd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021681601d10 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021681601d48 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021681601d80 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021681601db8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021681601df0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000216815ffca0_0 .var "EX1_PC", 31 0;
v00000216815fffc0_0 .var "EX1_PFC", 31 0;
v00000216815fec60_0 .var "EX1_forward_to_B", 31 0;
v00000216815ffac0_0 .var "EX1_is_beq", 0 0;
v00000216815ff980_0 .var "EX1_is_bne", 0 0;
v00000216815fe9e0_0 .var "EX1_is_jal", 0 0;
v0000021681600060_0 .var "EX1_is_jr", 0 0;
v00000216815fe300_0 .var "EX1_is_oper2_immed", 0 0;
v00000216815fe4e0_0 .var "EX1_memread", 0 0;
v00000216815ffd40_0 .var "EX1_memwrite", 0 0;
v00000216815fdd60_0 .var "EX1_opcode", 11 0;
v00000216815ff8e0_0 .var "EX1_predicted", 0 0;
v00000216815fee40_0 .var "EX1_rd_ind", 4 0;
v00000216815fe580_0 .var "EX1_rd_indzero", 0 0;
v00000216815fe6c0_0 .var "EX1_regwrite", 0 0;
v00000216815fef80_0 .var "EX1_rs1", 31 0;
v00000216815fe940_0 .var "EX1_rs1_ind", 4 0;
v00000216815fd9a0_0 .var "EX1_rs2", 31 0;
v00000216815fe760_0 .var "EX1_rs2_ind", 4 0;
v00000216815ff520_0 .net "FLUSH", 0 0, v0000021681602410_0;  alias, 1 drivers
v00000216815ff840_0 .net "ID_PC", 31 0, v0000021681609cb0_0;  alias, 1 drivers
v00000216815fdf40_0 .net "ID_PFC_to_EX", 31 0, L_000002168162afb0;  alias, 1 drivers
v00000216815fe800_0 .net "ID_forward_to_B", 31 0, L_000002168162ad30;  alias, 1 drivers
v00000216815ffde0_0 .net "ID_is_beq", 0 0, L_00000216816294d0;  alias, 1 drivers
v00000216815fe8a0_0 .net "ID_is_bne", 0 0, L_00000216816291b0;  alias, 1 drivers
v00000216815fde00_0 .net "ID_is_jal", 0 0, L_0000021681629610;  alias, 1 drivers
v00000216815ff0c0_0 .net "ID_is_jr", 0 0, L_0000021681629bb0;  alias, 1 drivers
v00000216815ff5c0_0 .net "ID_is_oper2_immed", 0 0, L_0000021681636040;  alias, 1 drivers
v00000216815fea80_0 .net "ID_memread", 0 0, L_0000021681629250;  alias, 1 drivers
v00000216815ff660_0 .net "ID_memwrite", 0 0, L_0000021681629cf0;  alias, 1 drivers
v00000216815ff7a0_0 .net "ID_opcode", 11 0, v0000021681617c40_0;  alias, 1 drivers
v00000216815fdc20_0 .net "ID_predicted", 0 0, v0000021681603b30_0;  alias, 1 drivers
v00000216815feb20_0 .net "ID_rd_ind", 4 0, v0000021681618be0_0;  alias, 1 drivers
v00000216815fdcc0_0 .net "ID_rd_indzero", 0 0, L_000002168162a970;  1 drivers
v00000216815febc0_0 .net "ID_regwrite", 0 0, L_000002168162b370;  alias, 1 drivers
v00000216815fed00_0 .net "ID_rs1", 31 0, v0000021681608f90_0;  alias, 1 drivers
v00000216815feda0_0 .net "ID_rs1_ind", 4 0, v0000021681617880_0;  alias, 1 drivers
v00000216815ffe80_0 .net "ID_rs2", 31 0, v0000021681608090_0;  alias, 1 drivers
v00000216815ff200_0 .net "ID_rs2_ind", 4 0, v00000216816186e0_0;  alias, 1 drivers
v00000216815fd900_0 .net "clk", 0 0, L_00000216816366d0;  1 drivers
v00000216815ff2a0_0 .net "rst", 0 0, v000002168162fb50_0;  alias, 1 drivers
E_0000021681588ab0 .event posedge, v00000216815ef1a0_0, v00000216815fd900_0;
S_00000216815fcd30 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000216813c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000021681601e30 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021681601e68 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021681601ea0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021681601ed8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021681601f10 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021681601f48 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021681601f80 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021681601fb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021681601ff0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021681602028 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021681602060 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021681602098 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000216816020d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021681602108 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021681602140 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021681602178 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000216816021b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000216816021e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021681602220 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021681602258 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021681602290 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000216816022c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021681602300 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021681602338 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021681602370 .param/l "xori" 0 9 12, C4<001110000000>;
v00000216815ff340_0 .net "EX1_ALU_OPER1", 31 0, L_0000021681636d60;  alias, 1 drivers
v00000216815ffb60_0 .net "EX1_ALU_OPER2", 31 0, L_000002168164d250;  alias, 1 drivers
v00000216815ffc00_0 .net "EX1_PC", 31 0, v00000216815ffca0_0;  alias, 1 drivers
v00000216815fdae0_0 .net "EX1_PFC_to_IF", 31 0, L_000002168162cef0;  alias, 1 drivers
v00000216815fdb80_0 .net "EX1_forward_to_B", 31 0, v00000216815fec60_0;  alias, 1 drivers
v0000021681601320_0 .net "EX1_is_beq", 0 0, v00000216815ffac0_0;  alias, 1 drivers
v0000021681600a60_0 .net "EX1_is_bne", 0 0, v00000216815ff980_0;  alias, 1 drivers
v0000021681600ec0_0 .net "EX1_is_jal", 0 0, v00000216815fe9e0_0;  alias, 1 drivers
v00000216816002e0_0 .net "EX1_is_jr", 0 0, v0000021681600060_0;  alias, 1 drivers
v0000021681601140_0 .net "EX1_is_oper2_immed", 0 0, v00000216815fe300_0;  alias, 1 drivers
v00000216816009c0_0 .net "EX1_memread", 0 0, v00000216815fe4e0_0;  alias, 1 drivers
v0000021681600d80_0 .net "EX1_memwrite", 0 0, v00000216815ffd40_0;  alias, 1 drivers
v0000021681600c40_0 .net "EX1_opcode", 11 0, v00000216815fdd60_0;  alias, 1 drivers
v0000021681600880_0 .net "EX1_predicted", 0 0, v00000216815ff8e0_0;  alias, 1 drivers
v0000021681600920_0 .net "EX1_rd_ind", 4 0, v00000216815fee40_0;  alias, 1 drivers
v00000216816007e0_0 .net "EX1_rd_indzero", 0 0, v00000216815fe580_0;  alias, 1 drivers
v0000021681600b00_0 .net "EX1_regwrite", 0 0, v00000216815fe6c0_0;  alias, 1 drivers
v00000216816015a0_0 .net "EX1_rs1", 31 0, v00000216815fef80_0;  alias, 1 drivers
v0000021681600420_0 .net "EX1_rs1_ind", 4 0, v00000216815fe940_0;  alias, 1 drivers
v0000021681600ce0_0 .net "EX1_rs2_ind", 4 0, v00000216815fe760_0;  alias, 1 drivers
v0000021681600ba0_0 .net "EX1_rs2_out", 31 0, L_000002168164c8b0;  alias, 1 drivers
v0000021681600e20_0 .var "EX2_ALU_OPER1", 31 0;
v00000216816010a0_0 .var "EX2_ALU_OPER2", 31 0;
v00000216816006a0_0 .var "EX2_PC", 31 0;
v0000021681600f60_0 .var "EX2_PFC_to_IF", 31 0;
v0000021681600600_0 .var "EX2_forward_to_B", 31 0;
v00000216816011e0_0 .var "EX2_is_beq", 0 0;
v0000021681601000_0 .var "EX2_is_bne", 0 0;
v0000021681601280_0 .var "EX2_is_jal", 0 0;
v0000021681601640_0 .var "EX2_is_jr", 0 0;
v00000216816013c0_0 .var "EX2_is_oper2_immed", 0 0;
v00000216816016e0_0 .var "EX2_memread", 0 0;
v0000021681601460_0 .var "EX2_memwrite", 0 0;
v0000021681601500_0 .var "EX2_opcode", 11 0;
v0000021681601780_0 .var "EX2_predicted", 0 0;
v0000021681600100_0 .var "EX2_rd_ind", 4 0;
v00000216816001a0_0 .var "EX2_rd_indzero", 0 0;
v0000021681600240_0 .var "EX2_regwrite", 0 0;
v0000021681600380_0 .var "EX2_rs1", 31 0;
v0000021681600560_0 .var "EX2_rs1_ind", 4 0;
v00000216816004c0_0 .var "EX2_rs2_ind", 4 0;
v0000021681600740_0 .var "EX2_rs2_out", 31 0;
v00000216816031d0_0 .net "FLUSH", 0 0, v00000216816024b0_0;  alias, 1 drivers
v0000021681602730_0 .net "clk", 0 0, L_000002168164b490;  1 drivers
v0000021681602eb0_0 .net "rst", 0 0, v000002168162fb50_0;  alias, 1 drivers
E_0000021681588bf0 .event posedge, v00000216815ef1a0_0, v0000021681602730_0;
S_00000216815fd690 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000216813c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002168160a3c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002168160a3f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002168160a430 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002168160a468 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002168160a4a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002168160a4d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002168160a510 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002168160a548 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002168160a580 .param/l "j" 0 9 19, C4<000010000000>;
P_000002168160a5b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002168160a5f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002168160a628 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002168160a660 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002168160a698 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002168160a6d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002168160a708 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002168160a740 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002168160a778 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002168160a7b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002168160a7e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002168160a820 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002168160a858 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002168160a890 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002168160a8c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002168160a900 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000216816362e0 .functor OR 1, L_00000216816294d0, L_00000216816291b0, C4<0>, C4<0>;
L_0000021681635b00 .functor AND 1, L_00000216816362e0, L_0000021681636660, C4<1>, C4<1>;
L_00000216816355c0 .functor OR 1, L_00000216816294d0, L_00000216816291b0, C4<0>, C4<0>;
L_0000021681635160 .functor AND 1, L_00000216816355c0, L_0000021681636660, C4<1>, C4<1>;
L_0000021681636ac0 .functor OR 1, L_00000216816294d0, L_00000216816291b0, C4<0>, C4<0>;
L_00000216816363c0 .functor AND 1, L_0000021681636ac0, v0000021681603b30_0, C4<1>, C4<1>;
v0000021681608c70_0 .net "EX1_memread", 0 0, v00000216815fe4e0_0;  alias, 1 drivers
v0000021681608810_0 .net "EX1_opcode", 11 0, v00000216815fdd60_0;  alias, 1 drivers
v00000216816084f0_0 .net "EX1_rd_ind", 4 0, v00000216815fee40_0;  alias, 1 drivers
v0000021681607730_0 .net "EX1_rd_indzero", 0 0, v00000216815fe580_0;  alias, 1 drivers
v00000216816077d0_0 .net "EX2_memread", 0 0, v00000216816016e0_0;  alias, 1 drivers
v0000021681607eb0_0 .net "EX2_opcode", 11 0, v0000021681601500_0;  alias, 1 drivers
v0000021681608270_0 .net "EX2_rd_ind", 4 0, v0000021681600100_0;  alias, 1 drivers
v00000216816090d0_0 .net "EX2_rd_indzero", 0 0, v00000216816001a0_0;  alias, 1 drivers
v0000021681609170_0 .net "ID_EX1_flush", 0 0, v0000021681602410_0;  alias, 1 drivers
v00000216816095d0_0 .net "ID_EX2_flush", 0 0, v00000216816024b0_0;  alias, 1 drivers
v00000216816074b0_0 .net "ID_is_beq", 0 0, L_00000216816294d0;  alias, 1 drivers
v0000021681608e50_0 .net "ID_is_bne", 0 0, L_00000216816291b0;  alias, 1 drivers
v00000216816075f0_0 .net "ID_is_j", 0 0, L_000002168162b0f0;  alias, 1 drivers
v0000021681609210_0 .net "ID_is_jal", 0 0, L_0000021681629610;  alias, 1 drivers
v0000021681609350_0 .net "ID_is_jr", 0 0, L_0000021681629bb0;  alias, 1 drivers
v0000021681608b30_0 .net "ID_opcode", 11 0, v0000021681617c40_0;  alias, 1 drivers
v0000021681607f50_0 .net "ID_rs1_ind", 4 0, v0000021681617880_0;  alias, 1 drivers
v0000021681609670_0 .net "ID_rs2_ind", 4 0, v00000216816186e0_0;  alias, 1 drivers
v00000216816098f0_0 .net "IF_ID_flush", 0 0, v0000021681606150_0;  alias, 1 drivers
v0000021681608310_0 .net "IF_ID_write", 0 0, v00000216816066f0_0;  alias, 1 drivers
v0000021681607910_0 .net "PC_src", 2 0, L_000002168162b7d0;  alias, 1 drivers
v0000021681609a30_0 .net "PFC_to_EX", 31 0, L_000002168162afb0;  alias, 1 drivers
v0000021681608590_0 .net "PFC_to_IF", 31 0, L_000002168162aab0;  alias, 1 drivers
v0000021681607af0_0 .net "WB_rd_ind", 4 0, v000002168161b700_0;  alias, 1 drivers
v0000021681608630_0 .net "Wrong_prediction", 0 0, L_000002168164c140;  alias, 1 drivers
v0000021681609ad0_0 .net *"_ivl_11", 0 0, L_0000021681635160;  1 drivers
v0000021681609b70_0 .net *"_ivl_13", 9 0, L_000002168162add0;  1 drivers
v0000021681608450_0 .net *"_ivl_15", 9 0, L_000002168162a3d0;  1 drivers
v00000216816088b0_0 .net *"_ivl_16", 9 0, L_000002168162a8d0;  1 drivers
v0000021681607ff0_0 .net *"_ivl_19", 9 0, L_0000021681629110;  1 drivers
v0000021681607410_0 .net *"_ivl_20", 9 0, L_000002168162a150;  1 drivers
v00000216816083b0_0 .net *"_ivl_25", 0 0, L_0000021681636ac0;  1 drivers
v00000216816086d0_0 .net *"_ivl_27", 0 0, L_00000216816363c0;  1 drivers
v0000021681608950_0 .net *"_ivl_29", 9 0, L_000002168162aa10;  1 drivers
v00000216816089f0_0 .net *"_ivl_3", 0 0, L_00000216816362e0;  1 drivers
L_00000216816501f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000021681607690_0 .net/2u *"_ivl_30", 9 0, L_00000216816501f0;  1 drivers
v00000216816093f0_0 .net *"_ivl_32", 9 0, L_0000021681629d90;  1 drivers
v0000021681608a90_0 .net *"_ivl_35", 9 0, L_000002168162a5b0;  1 drivers
v0000021681607b90_0 .net *"_ivl_37", 9 0, L_000002168162b190;  1 drivers
v00000216816092b0_0 .net *"_ivl_38", 9 0, L_0000021681629390;  1 drivers
v0000021681607870_0 .net *"_ivl_40", 9 0, L_0000021681629930;  1 drivers
L_0000021681650238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021681608bd0_0 .net/2s *"_ivl_45", 21 0, L_0000021681650238;  1 drivers
L_0000021681650280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000216816079b0_0 .net/2s *"_ivl_50", 21 0, L_0000021681650280;  1 drivers
v0000021681608ef0_0 .net *"_ivl_9", 0 0, L_00000216816355c0;  1 drivers
v0000021681608d10_0 .net "clk", 0 0, L_0000021681568a30;  alias, 1 drivers
v0000021681609710_0 .net "forward_to_B", 31 0, L_000002168162ad30;  alias, 1 drivers
v00000216816097b0_0 .net "imm", 31 0, v00000216816052f0_0;  1 drivers
v0000021681607c30_0 .net "inst", 31 0, v0000021681609f30_0;  alias, 1 drivers
v0000021681607a50_0 .net "is_branch_and_taken", 0 0, L_0000021681635b00;  alias, 1 drivers
v0000021681607cd0_0 .net "is_oper2_immed", 0 0, L_0000021681636040;  alias, 1 drivers
v0000021681607d70_0 .net "mem_read", 0 0, L_0000021681629250;  alias, 1 drivers
v0000021681607e10_0 .net "mem_write", 0 0, L_0000021681629cf0;  alias, 1 drivers
v000002168160a070_0 .net "pc", 31 0, v0000021681609cb0_0;  alias, 1 drivers
v0000021681609d50_0 .net "pc_write", 0 0, v0000021681606a10_0;  alias, 1 drivers
v0000021681609df0_0 .net "predicted", 0 0, L_0000021681636660;  1 drivers
v000002168160a110_0 .net "predicted_to_EX", 0 0, v0000021681603b30_0;  alias, 1 drivers
v0000021681609e90_0 .net "reg_write", 0 0, L_000002168162b370;  alias, 1 drivers
v000002168160a1b0_0 .net "reg_write_from_wb", 0 0, v00000216816194a0_0;  alias, 1 drivers
v000002168160a250_0 .net "rs1", 31 0, v0000021681608f90_0;  alias, 1 drivers
v000002168160a2f0_0 .net "rs2", 31 0, v0000021681608090_0;  alias, 1 drivers
v0000021681609c10_0 .net "rst", 0 0, v000002168162fb50_0;  alias, 1 drivers
v0000021681609fd0_0 .net "wr_reg_data", 31 0, L_000002168164b420;  alias, 1 drivers
L_000002168162ad30 .functor MUXZ 32, v0000021681608090_0, v00000216816052f0_0, L_0000021681636040, C4<>;
L_000002168162add0 .part v0000021681609cb0_0, 0, 10;
L_000002168162a3d0 .part v0000021681609f30_0, 0, 10;
L_000002168162a8d0 .arith/sum 10, L_000002168162add0, L_000002168162a3d0;
L_0000021681629110 .part v0000021681609f30_0, 0, 10;
L_000002168162a150 .functor MUXZ 10, L_0000021681629110, L_000002168162a8d0, L_0000021681635160, C4<>;
L_000002168162aa10 .part v0000021681609cb0_0, 0, 10;
L_0000021681629d90 .arith/sum 10, L_000002168162aa10, L_00000216816501f0;
L_000002168162a5b0 .part v0000021681609cb0_0, 0, 10;
L_000002168162b190 .part v0000021681609f30_0, 0, 10;
L_0000021681629390 .arith/sum 10, L_000002168162a5b0, L_000002168162b190;
L_0000021681629930 .functor MUXZ 10, L_0000021681629390, L_0000021681629d90, L_00000216816363c0, C4<>;
L_000002168162aab0 .concat8 [ 10 22 0 0], L_000002168162a150, L_0000021681650238;
L_000002168162afb0 .concat8 [ 10 22 0 0], L_0000021681629930, L_0000021681650280;
S_00000216815fbd90 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000216815fd690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002168160a940 .param/l "add" 0 9 6, C4<000000100000>;
P_000002168160a978 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002168160a9b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002168160a9e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002168160aa20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002168160aa58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002168160aa90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002168160aac8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002168160ab00 .param/l "j" 0 9 19, C4<000010000000>;
P_000002168160ab38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002168160ab70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002168160aba8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002168160abe0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002168160ac18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002168160ac50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002168160ac88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002168160acc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002168160acf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002168160ad30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002168160ad68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002168160ada0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002168160add8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002168160ae10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002168160ae48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002168160ae80 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021681635fd0 .functor OR 1, L_0000021681636660, L_0000021681629070, C4<0>, C4<0>;
L_0000021681635630 .functor OR 1, L_0000021681635fd0, L_0000021681629a70, C4<0>, C4<0>;
v0000021681604170_0 .net "EX1_opcode", 11 0, v00000216815fdd60_0;  alias, 1 drivers
v0000021681602af0_0 .net "EX2_opcode", 11 0, v0000021681601500_0;  alias, 1 drivers
v0000021681603590_0 .net "ID_opcode", 11 0, v0000021681617c40_0;  alias, 1 drivers
v0000021681604990_0 .net "PC_src", 2 0, L_000002168162b7d0;  alias, 1 drivers
v00000216816027d0_0 .net "Wrong_prediction", 0 0, L_000002168164c140;  alias, 1 drivers
L_00000216816503e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000021681604210_0 .net/2u *"_ivl_0", 2 0, L_00000216816503e8;  1 drivers
v00000216816033b0_0 .net *"_ivl_10", 0 0, L_0000021681629430;  1 drivers
L_0000021681650508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000021681603ef0_0 .net/2u *"_ivl_12", 2 0, L_0000021681650508;  1 drivers
L_0000021681650550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000216816042b0_0 .net/2u *"_ivl_14", 11 0, L_0000021681650550;  1 drivers
v0000021681602870_0 .net *"_ivl_16", 0 0, L_0000021681629070;  1 drivers
v0000021681602ff0_0 .net *"_ivl_19", 0 0, L_0000021681635fd0;  1 drivers
L_0000021681650430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000021681603630_0 .net/2u *"_ivl_2", 11 0, L_0000021681650430;  1 drivers
L_0000021681650598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000216816048f0_0 .net/2u *"_ivl_20", 11 0, L_0000021681650598;  1 drivers
v00000216816025f0_0 .net *"_ivl_22", 0 0, L_0000021681629a70;  1 drivers
v00000216816038b0_0 .net *"_ivl_25", 0 0, L_0000021681635630;  1 drivers
L_00000216816505e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000021681604670_0 .net/2u *"_ivl_26", 2 0, L_00000216816505e0;  1 drivers
L_0000021681650628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000021681604a30_0 .net/2u *"_ivl_28", 2 0, L_0000021681650628;  1 drivers
v0000021681603f90_0 .net *"_ivl_30", 2 0, L_000002168162b5f0;  1 drivers
v0000021681603090_0 .net *"_ivl_32", 2 0, L_000002168162ab50;  1 drivers
v00000216816039f0_0 .net *"_ivl_34", 2 0, L_0000021681629b10;  1 drivers
v0000021681602d70_0 .net *"_ivl_4", 0 0, L_00000216816299d0;  1 drivers
L_0000021681650478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000021681603130_0 .net/2u *"_ivl_6", 2 0, L_0000021681650478;  1 drivers
L_00000216816504c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000021681603450_0 .net/2u *"_ivl_8", 11 0, L_00000216816504c0;  1 drivers
v0000021681603db0_0 .net "clk", 0 0, L_0000021681568a30;  alias, 1 drivers
v0000021681603e50_0 .net "predicted", 0 0, L_0000021681636660;  alias, 1 drivers
v00000216816036d0_0 .net "predicted_to_EX", 0 0, v0000021681603b30_0;  alias, 1 drivers
v0000021681603950_0 .net "rst", 0 0, v000002168162fb50_0;  alias, 1 drivers
v0000021681603a90_0 .net "state", 1 0, v0000021681603310_0;  1 drivers
L_00000216816299d0 .cmp/eq 12, v0000021681617c40_0, L_0000021681650430;
L_0000021681629430 .cmp/eq 12, v00000216815fdd60_0, L_00000216816504c0;
L_0000021681629070 .cmp/eq 12, v0000021681617c40_0, L_0000021681650550;
L_0000021681629a70 .cmp/eq 12, v0000021681617c40_0, L_0000021681650598;
L_000002168162b5f0 .functor MUXZ 3, L_0000021681650628, L_00000216816505e0, L_0000021681635630, C4<>;
L_000002168162ab50 .functor MUXZ 3, L_000002168162b5f0, L_0000021681650508, L_0000021681629430, C4<>;
L_0000021681629b10 .functor MUXZ 3, L_000002168162ab50, L_0000021681650478, L_00000216816299d0, C4<>;
L_000002168162b7d0 .functor MUXZ 3, L_0000021681629b10, L_00000216816503e8, L_000002168164c140, C4<>;
S_00000216815fc880 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000216815fbd90;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002168160aec0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002168160aef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002168160af30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002168160af68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002168160afa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002168160afd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002168160b010 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002168160b048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002168160b080 .param/l "j" 0 9 19, C4<000010000000>;
P_000002168160b0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002168160b0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002168160b128 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002168160b160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002168160b198 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002168160b1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002168160b208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002168160b240 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002168160b278 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002168160b2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002168160b2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002168160b320 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002168160b358 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002168160b390 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002168160b3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002168160b400 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000216816364a0 .functor OR 1, L_000002168162b730, L_0000021681629570, C4<0>, C4<0>;
L_0000021681635240 .functor OR 1, L_000002168162af10, L_000002168162a010, C4<0>, C4<0>;
L_0000021681636890 .functor AND 1, L_00000216816364a0, L_0000021681635240, C4<1>, C4<1>;
L_0000021681635b70 .functor NOT 1, L_0000021681636890, C4<0>, C4<0>, C4<0>;
L_0000021681635ef0 .functor OR 1, v000002168162fb50_0, L_0000021681635b70, C4<0>, C4<0>;
L_0000021681636660 .functor NOT 1, L_0000021681635ef0, C4<0>, C4<0>, C4<0>;
v0000021681603bd0_0 .net "EX_opcode", 11 0, v0000021681601500_0;  alias, 1 drivers
v0000021681604490_0 .net "ID_opcode", 11 0, v0000021681617c40_0;  alias, 1 drivers
v0000021681604030_0 .net "Wrong_prediction", 0 0, L_000002168164c140;  alias, 1 drivers
L_00000216816502c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000021681604850_0 .net/2u *"_ivl_0", 11 0, L_00000216816502c8;  1 drivers
L_0000021681650358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000021681602c30_0 .net/2u *"_ivl_10", 1 0, L_0000021681650358;  1 drivers
v0000021681603c70_0 .net *"_ivl_12", 0 0, L_000002168162af10;  1 drivers
L_00000216816503a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000021681603810_0 .net/2u *"_ivl_14", 1 0, L_00000216816503a0;  1 drivers
v00000216816034f0_0 .net *"_ivl_16", 0 0, L_000002168162a010;  1 drivers
v0000021681603270_0 .net *"_ivl_19", 0 0, L_0000021681635240;  1 drivers
v0000021681604710_0 .net *"_ivl_2", 0 0, L_000002168162b730;  1 drivers
v0000021681603d10_0 .net *"_ivl_21", 0 0, L_0000021681636890;  1 drivers
v00000216816040d0_0 .net *"_ivl_22", 0 0, L_0000021681635b70;  1 drivers
v0000021681603770_0 .net *"_ivl_25", 0 0, L_0000021681635ef0;  1 drivers
L_0000021681650310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000216816045d0_0 .net/2u *"_ivl_4", 11 0, L_0000021681650310;  1 drivers
v00000216816043f0_0 .net *"_ivl_6", 0 0, L_0000021681629570;  1 drivers
v0000021681602cd0_0 .net *"_ivl_9", 0 0, L_00000216816364a0;  1 drivers
v0000021681602b90_0 .net "clk", 0 0, L_0000021681568a30;  alias, 1 drivers
v0000021681604350_0 .net "predicted", 0 0, L_0000021681636660;  alias, 1 drivers
v0000021681603b30_0 .var "predicted_to_EX", 0 0;
v0000021681602f50_0 .net "rst", 0 0, v000002168162fb50_0;  alias, 1 drivers
v0000021681603310_0 .var "state", 1 0;
E_0000021681588c30 .event posedge, v0000021681602b90_0, v00000216815ef1a0_0;
L_000002168162b730 .cmp/eq 12, v0000021681617c40_0, L_00000216816502c8;
L_0000021681629570 .cmp/eq 12, v0000021681617c40_0, L_0000021681650310;
L_000002168162af10 .cmp/eq 2, v0000021681603310_0, L_0000021681650358;
L_000002168162a010 .cmp/eq 2, v0000021681603310_0, L_00000216816503a0;
S_00000216815fb8e0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000216815fd690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002168160d450 .param/l "add" 0 9 6, C4<000000100000>;
P_000002168160d488 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002168160d4c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002168160d4f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002168160d530 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002168160d568 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002168160d5a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002168160d5d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002168160d610 .param/l "j" 0 9 19, C4<000010000000>;
P_000002168160d648 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002168160d680 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002168160d6b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002168160d6f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002168160d728 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002168160d760 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002168160d798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002168160d7d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002168160d808 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002168160d840 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002168160d878 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002168160d8b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002168160d8e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002168160d920 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002168160d958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002168160d990 .param/l "xori" 0 9 12, C4<001110000000>;
v00000216816047b0_0 .net "EX1_memread", 0 0, v00000216815fe4e0_0;  alias, 1 drivers
v00000216816029b0_0 .net "EX1_rd_ind", 4 0, v00000216815fee40_0;  alias, 1 drivers
v0000021681602690_0 .net "EX1_rd_indzero", 0 0, v00000216815fe580_0;  alias, 1 drivers
v0000021681604ad0_0 .net "EX2_memread", 0 0, v00000216816016e0_0;  alias, 1 drivers
v0000021681604b70_0 .net "EX2_rd_ind", 4 0, v0000021681600100_0;  alias, 1 drivers
v0000021681602e10_0 .net "EX2_rd_indzero", 0 0, v00000216816001a0_0;  alias, 1 drivers
v0000021681602410_0 .var "ID_EX1_flush", 0 0;
v00000216816024b0_0 .var "ID_EX2_flush", 0 0;
v0000021681602910_0 .net "ID_opcode", 11 0, v0000021681617c40_0;  alias, 1 drivers
v0000021681602550_0 .net "ID_rs1_ind", 4 0, v0000021681617880_0;  alias, 1 drivers
v0000021681602a50_0 .net "ID_rs2_ind", 4 0, v00000216816186e0_0;  alias, 1 drivers
v00000216816066f0_0 .var "IF_ID_Write", 0 0;
v0000021681606150_0 .var "IF_ID_flush", 0 0;
v0000021681606a10_0 .var "PC_Write", 0 0;
v0000021681606290_0 .net "Wrong_prediction", 0 0, L_000002168164c140;  alias, 1 drivers
E_0000021681588c70/0 .event anyedge, v00000216815f4830_0, v00000216815fe4e0_0, v00000216815fe580_0, v00000216815feda0_0;
E_0000021681588c70/1 .event anyedge, v00000216815fee40_0, v00000216815ff200_0, v0000021681512d50_0, v00000216816001a0_0;
E_0000021681588c70/2 .event anyedge, v00000216815eef20_0, v00000216815ff7a0_0;
E_0000021681588c70 .event/or E_0000021681588c70/0, E_0000021681588c70/1, E_0000021681588c70/2;
S_00000216815fc0b0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000216815fd690;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000002168160d9d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002168160da08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002168160da40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002168160da78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002168160dab0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002168160dae8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002168160db20 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002168160db58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002168160db90 .param/l "j" 0 9 19, C4<000010000000>;
P_000002168160dbc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002168160dc00 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002168160dc38 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002168160dc70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002168160dca8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002168160dce0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002168160dd18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002168160dd50 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002168160dd88 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002168160ddc0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002168160ddf8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002168160de30 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002168160de68 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002168160dea0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002168160ded8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002168160df10 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021681635e10 .functor OR 1, L_000002168162b230, L_000002168162a1f0, C4<0>, C4<0>;
L_0000021681635c50 .functor OR 1, L_0000021681635e10, L_000002168162ae70, C4<0>, C4<0>;
L_0000021681636350 .functor OR 1, L_0000021681635c50, L_000002168162abf0, C4<0>, C4<0>;
L_00000216816356a0 .functor OR 1, L_0000021681636350, L_0000021681629ed0, C4<0>, C4<0>;
L_0000021681635d30 .functor OR 1, L_00000216816356a0, L_000002168162a0b0, C4<0>, C4<0>;
L_0000021681635400 .functor OR 1, L_0000021681635d30, L_000002168162a470, C4<0>, C4<0>;
L_0000021681635a90 .functor OR 1, L_0000021681635400, L_000002168162b050, C4<0>, C4<0>;
L_0000021681636040 .functor OR 1, L_0000021681635a90, L_000002168162a510, C4<0>, C4<0>;
L_00000216816359b0 .functor OR 1, L_00000216816296b0, L_000002168162b2d0, C4<0>, C4<0>;
L_0000021681635080 .functor OR 1, L_00000216816359b0, L_000002168162a650, C4<0>, C4<0>;
L_0000021681636190 .functor OR 1, L_0000021681635080, L_0000021681629c50, C4<0>, C4<0>;
L_00000216816350f0 .functor OR 1, L_0000021681636190, L_000002168162a6f0, C4<0>, C4<0>;
v0000021681607230_0 .net "ID_opcode", 11 0, v0000021681617c40_0;  alias, 1 drivers
L_0000021681650670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000021681604e90_0 .net/2u *"_ivl_0", 11 0, L_0000021681650670;  1 drivers
L_0000021681650700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000021681605e30_0 .net/2u *"_ivl_10", 11 0, L_0000021681650700;  1 drivers
L_0000021681650bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000216816068d0_0 .net/2u *"_ivl_102", 11 0, L_0000021681650bc8;  1 drivers
L_0000021681650c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000216816070f0_0 .net/2u *"_ivl_106", 11 0, L_0000021681650c10;  1 drivers
v0000021681605d90_0 .net *"_ivl_12", 0 0, L_000002168162ae70;  1 drivers
v0000021681605570_0 .net *"_ivl_15", 0 0, L_0000021681635c50;  1 drivers
L_0000021681650748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000216816061f0_0 .net/2u *"_ivl_16", 11 0, L_0000021681650748;  1 drivers
v0000021681606bf0_0 .net *"_ivl_18", 0 0, L_000002168162abf0;  1 drivers
v0000021681606470_0 .net *"_ivl_2", 0 0, L_000002168162b230;  1 drivers
v0000021681605a70_0 .net *"_ivl_21", 0 0, L_0000021681636350;  1 drivers
L_0000021681650790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000021681606dd0_0 .net/2u *"_ivl_22", 11 0, L_0000021681650790;  1 drivers
v0000021681605b10_0 .net *"_ivl_24", 0 0, L_0000021681629ed0;  1 drivers
v0000021681606330_0 .net *"_ivl_27", 0 0, L_00000216816356a0;  1 drivers
L_00000216816507d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000021681606010_0 .net/2u *"_ivl_28", 11 0, L_00000216816507d8;  1 drivers
v0000021681605930_0 .net *"_ivl_30", 0 0, L_000002168162a0b0;  1 drivers
v0000021681605bb0_0 .net *"_ivl_33", 0 0, L_0000021681635d30;  1 drivers
L_0000021681650820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000216816057f0_0 .net/2u *"_ivl_34", 11 0, L_0000021681650820;  1 drivers
v00000216816060b0_0 .net *"_ivl_36", 0 0, L_000002168162a470;  1 drivers
v0000021681607050_0 .net *"_ivl_39", 0 0, L_0000021681635400;  1 drivers
L_00000216816506b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000021681605250_0 .net/2u *"_ivl_4", 11 0, L_00000216816506b8;  1 drivers
L_0000021681650868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000216816063d0_0 .net/2u *"_ivl_40", 11 0, L_0000021681650868;  1 drivers
v0000021681605c50_0 .net *"_ivl_42", 0 0, L_000002168162b050;  1 drivers
v0000021681607190_0 .net *"_ivl_45", 0 0, L_0000021681635a90;  1 drivers
L_00000216816508b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000021681604cb0_0 .net/2u *"_ivl_46", 11 0, L_00000216816508b0;  1 drivers
v0000021681605cf0_0 .net *"_ivl_48", 0 0, L_000002168162a510;  1 drivers
L_00000216816508f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000216816056b0_0 .net/2u *"_ivl_52", 11 0, L_00000216816508f8;  1 drivers
L_0000021681650940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000021681606510_0 .net/2u *"_ivl_56", 11 0, L_0000021681650940;  1 drivers
v00000216816054d0_0 .net *"_ivl_6", 0 0, L_000002168162a1f0;  1 drivers
L_0000021681650988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000021681605750_0 .net/2u *"_ivl_60", 11 0, L_0000021681650988;  1 drivers
L_00000216816509d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000021681605890_0 .net/2u *"_ivl_64", 11 0, L_00000216816509d0;  1 drivers
L_0000021681650a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000216816065b0_0 .net/2u *"_ivl_68", 11 0, L_0000021681650a18;  1 drivers
L_0000021681650a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000021681605ed0_0 .net/2u *"_ivl_72", 11 0, L_0000021681650a60;  1 drivers
v0000021681605f70_0 .net *"_ivl_74", 0 0, L_00000216816296b0;  1 drivers
L_0000021681650aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000021681606650_0 .net/2u *"_ivl_76", 11 0, L_0000021681650aa8;  1 drivers
v0000021681606790_0 .net *"_ivl_78", 0 0, L_000002168162b2d0;  1 drivers
v0000021681606d30_0 .net *"_ivl_81", 0 0, L_00000216816359b0;  1 drivers
L_0000021681650af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000021681606c90_0 .net/2u *"_ivl_82", 11 0, L_0000021681650af0;  1 drivers
v0000021681606830_0 .net *"_ivl_84", 0 0, L_000002168162a650;  1 drivers
v00000216816072d0_0 .net *"_ivl_87", 0 0, L_0000021681635080;  1 drivers
L_0000021681650b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000021681605430_0 .net/2u *"_ivl_88", 11 0, L_0000021681650b38;  1 drivers
v0000021681606970_0 .net *"_ivl_9", 0 0, L_0000021681635e10;  1 drivers
v0000021681606fb0_0 .net *"_ivl_90", 0 0, L_0000021681629c50;  1 drivers
v0000021681605070_0 .net *"_ivl_93", 0 0, L_0000021681636190;  1 drivers
L_0000021681650b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000021681606ab0_0 .net/2u *"_ivl_94", 11 0, L_0000021681650b80;  1 drivers
v0000021681604f30_0 .net *"_ivl_96", 0 0, L_000002168162a6f0;  1 drivers
v0000021681606f10_0 .net *"_ivl_99", 0 0, L_00000216816350f0;  1 drivers
v0000021681604fd0_0 .net "is_beq", 0 0, L_00000216816294d0;  alias, 1 drivers
v0000021681606e70_0 .net "is_bne", 0 0, L_00000216816291b0;  alias, 1 drivers
v0000021681607370_0 .net "is_j", 0 0, L_000002168162b0f0;  alias, 1 drivers
v0000021681606b50_0 .net "is_jal", 0 0, L_0000021681629610;  alias, 1 drivers
v0000021681604c10_0 .net "is_jr", 0 0, L_0000021681629bb0;  alias, 1 drivers
v0000021681604d50_0 .net "is_oper2_immed", 0 0, L_0000021681636040;  alias, 1 drivers
v0000021681604df0_0 .net "memread", 0 0, L_0000021681629250;  alias, 1 drivers
v0000021681605110_0 .net "memwrite", 0 0, L_0000021681629cf0;  alias, 1 drivers
v00000216816051b0_0 .net "regwrite", 0 0, L_000002168162b370;  alias, 1 drivers
L_000002168162b230 .cmp/eq 12, v0000021681617c40_0, L_0000021681650670;
L_000002168162a1f0 .cmp/eq 12, v0000021681617c40_0, L_00000216816506b8;
L_000002168162ae70 .cmp/eq 12, v0000021681617c40_0, L_0000021681650700;
L_000002168162abf0 .cmp/eq 12, v0000021681617c40_0, L_0000021681650748;
L_0000021681629ed0 .cmp/eq 12, v0000021681617c40_0, L_0000021681650790;
L_000002168162a0b0 .cmp/eq 12, v0000021681617c40_0, L_00000216816507d8;
L_000002168162a470 .cmp/eq 12, v0000021681617c40_0, L_0000021681650820;
L_000002168162b050 .cmp/eq 12, v0000021681617c40_0, L_0000021681650868;
L_000002168162a510 .cmp/eq 12, v0000021681617c40_0, L_00000216816508b0;
L_00000216816294d0 .cmp/eq 12, v0000021681617c40_0, L_00000216816508f8;
L_00000216816291b0 .cmp/eq 12, v0000021681617c40_0, L_0000021681650940;
L_0000021681629bb0 .cmp/eq 12, v0000021681617c40_0, L_0000021681650988;
L_0000021681629610 .cmp/eq 12, v0000021681617c40_0, L_00000216816509d0;
L_000002168162b0f0 .cmp/eq 12, v0000021681617c40_0, L_0000021681650a18;
L_00000216816296b0 .cmp/eq 12, v0000021681617c40_0, L_0000021681650a60;
L_000002168162b2d0 .cmp/eq 12, v0000021681617c40_0, L_0000021681650aa8;
L_000002168162a650 .cmp/eq 12, v0000021681617c40_0, L_0000021681650af0;
L_0000021681629c50 .cmp/eq 12, v0000021681617c40_0, L_0000021681650b38;
L_000002168162a6f0 .cmp/eq 12, v0000021681617c40_0, L_0000021681650b80;
L_000002168162b370 .reduce/nor L_00000216816350f0;
L_0000021681629250 .cmp/eq 12, v0000021681617c40_0, L_0000021681650bc8;
L_0000021681629cf0 .cmp/eq 12, v0000021681617c40_0, L_0000021681650c10;
S_00000216815fc3d0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000216815fd690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000021681615f60 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021681615f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021681615fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021681616008 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021681616040 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021681616078 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000216816160b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000216816160e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021681616120 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021681616158 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021681616190 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000216816161c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021681616200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021681616238 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021681616270 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000216816162a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000216816162e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021681616318 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021681616350 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021681616388 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000216816163c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000216816163f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021681616430 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021681616468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000216816164a0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000216816052f0_0 .var "Immed", 31 0;
v0000021681605390_0 .net "Inst", 31 0, v0000021681609f30_0;  alias, 1 drivers
v0000021681605610_0 .net "opcode", 11 0, v0000021681617c40_0;  alias, 1 drivers
E_000002168158a570 .event anyedge, v00000216815ff7a0_0, v0000021681605390_0;
S_00000216815fd050 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000216815fd690;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000021681608f90_0 .var "Read_data1", 31 0;
v0000021681608090_0 .var "Read_data2", 31 0;
v0000021681609990_0 .net "Read_reg1", 4 0, v0000021681617880_0;  alias, 1 drivers
v0000021681609030_0 .net "Read_reg2", 4 0, v00000216816186e0_0;  alias, 1 drivers
v0000021681607550_0 .net "Write_data", 31 0, L_000002168164b420;  alias, 1 drivers
v0000021681608db0_0 .net "Write_en", 0 0, v00000216816194a0_0;  alias, 1 drivers
v0000021681608130_0 .net "Write_reg", 4 0, v000002168161b700_0;  alias, 1 drivers
v00000216816081d0_0 .net "clk", 0 0, L_0000021681568a30;  alias, 1 drivers
v0000021681608770_0 .var/i "i", 31 0;
v0000021681609530 .array "reg_file", 0 31, 31 0;
v0000021681609490_0 .net "rst", 0 0, v000002168162fb50_0;  alias, 1 drivers
E_0000021681589cb0 .event posedge, v0000021681602b90_0;
S_00000216815fd1e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000216815fd050;
 .timescale 0 0;
v0000021681609850_0 .var/i "i", 31 0;
S_00000216815fc240 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000216813c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000216816164e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021681616518 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021681616550 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021681616588 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000216816165c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000216816165f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021681616630 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021681616668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000216816166a0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000216816166d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021681616710 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021681616748 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021681616780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000216816167b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000216816167f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021681616828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021681616860 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021681616898 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000216816168d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021681616908 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021681616940 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021681616978 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000216816169b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000216816169e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021681616a20 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021681609f30_0 .var "ID_INST", 31 0;
v0000021681609cb0_0 .var "ID_PC", 31 0;
v0000021681617c40_0 .var "ID_opcode", 11 0;
v0000021681618be0_0 .var "ID_rd_ind", 4 0;
v0000021681617880_0 .var "ID_rs1_ind", 4 0;
v00000216816186e0_0 .var "ID_rs2_ind", 4 0;
v0000021681618c80_0 .net "IF_FLUSH", 0 0, v0000021681606150_0;  alias, 1 drivers
v0000021681616b60_0 .net "IF_INST", 31 0, L_00000216816354e0;  alias, 1 drivers
v00000216816172e0_0 .net "IF_PC", 31 0, v0000021681619180_0;  alias, 1 drivers
v0000021681618a00_0 .net "clk", 0 0, L_0000021681635550;  1 drivers
v00000216816171a0_0 .net "if_id_Write", 0 0, v00000216816066f0_0;  alias, 1 drivers
v0000021681617060_0 .net "rst", 0 0, v000002168162fb50_0;  alias, 1 drivers
E_000002168158a170 .event posedge, v00000216815ef1a0_0, v0000021681618a00_0;
S_00000216815fd500 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000216813c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000002168161ab20_0 .net "EX1_PFC", 31 0, L_000002168162cef0;  alias, 1 drivers
v0000021681619f40_0 .net "EX2_PFC", 31 0, v0000021681600f60_0;  alias, 1 drivers
v0000021681619ea0_0 .net "ID_PFC", 31 0, L_000002168162aab0;  alias, 1 drivers
v0000021681619ae0_0 .net "PC_src", 2 0, L_000002168162b7d0;  alias, 1 drivers
v000002168161b160_0 .net "PC_write", 0 0, v0000021681606a10_0;  alias, 1 drivers
L_0000021681650088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002168161ae40_0 .net/2u *"_ivl_0", 31 0, L_0000021681650088;  1 drivers
v000002168161b2a0_0 .net "clk", 0 0, L_0000021681568a30;  alias, 1 drivers
v000002168161a580_0 .net "inst", 31 0, L_00000216816354e0;  alias, 1 drivers
v000002168161b8e0_0 .net "inst_mem_in", 31 0, v0000021681619180_0;  alias, 1 drivers
v000002168161a260_0 .net "pc_reg_in", 31 0, L_0000021681635f60;  1 drivers
v000002168161b340_0 .net "rst", 0 0, v000002168162fb50_0;  alias, 1 drivers
L_0000021681629f70 .arith/sum 32, v0000021681619180_0, L_0000021681650088;
S_00000216815fbf20 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000216815fd500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000216816354e0 .functor BUFZ 32, L_000002168162b690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000216816190e0_0 .net "Data_Out", 31 0, L_00000216816354e0;  alias, 1 drivers
v0000021681616de0 .array "InstMem", 0 1023, 31 0;
v00000216816176a0_0 .net *"_ivl_0", 31 0, L_000002168162b690;  1 drivers
v0000021681617600_0 .net *"_ivl_3", 9 0, L_00000216816292f0;  1 drivers
v0000021681618f00_0 .net *"_ivl_4", 11 0, L_000002168162a290;  1 drivers
L_00000216816501a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021681617240_0 .net *"_ivl_7", 1 0, L_00000216816501a8;  1 drivers
v0000021681617920_0 .net "addr", 31 0, v0000021681619180_0;  alias, 1 drivers
v0000021681617f60_0 .net "clk", 0 0, L_0000021681568a30;  alias, 1 drivers
v0000021681616ca0_0 .var/i "i", 31 0;
L_000002168162b690 .array/port v0000021681616de0, L_000002168162a290;
L_00000216816292f0 .part v0000021681619180_0, 0, 10;
L_000002168162a290 .concat [ 10 2 0 0], L_00000216816292f0, L_00000216816501a8;
S_00000216815fba70 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000216815fd500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000002168158a970 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000021681618640_0 .net "DataIn", 31 0, L_0000021681635f60;  alias, 1 drivers
v0000021681619180_0 .var "DataOut", 31 0;
v00000216816179c0_0 .net "PC_Write", 0 0, v0000021681606a10_0;  alias, 1 drivers
v00000216816188c0_0 .net "clk", 0 0, L_0000021681568a30;  alias, 1 drivers
v0000021681618960_0 .net "rst", 0 0, v000002168162fb50_0;  alias, 1 drivers
S_00000216815fc6f0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000216815fd500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000021681589a30 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000002168156a550 .functor NOT 1, L_0000021681630af0, C4<0>, C4<0>, C4<0>;
L_000002168156a240 .functor NOT 1, L_0000021681630cd0, C4<0>, C4<0>, C4<0>;
L_000002168156a2b0 .functor AND 1, L_000002168156a550, L_000002168156a240, C4<1>, C4<1>;
L_000002168156a320 .functor NOT 1, L_00000216816309b0, C4<0>, C4<0>, C4<0>;
L_00000216814fc670 .functor AND 1, L_000002168156a2b0, L_000002168156a320, C4<1>, C4<1>;
L_00000216814fcc20 .functor AND 32, L_0000021681630c30, L_0000021681629f70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000216814fcde0 .functor NOT 1, L_0000021681630b90, C4<0>, C4<0>, C4<0>;
L_00000216814fce50 .functor NOT 1, L_0000021681630e10, C4<0>, C4<0>, C4<0>;
L_0000021681636ba0 .functor AND 1, L_00000216814fcde0, L_00000216814fce50, C4<1>, C4<1>;
L_0000021681635780 .functor AND 1, L_0000021681636ba0, L_0000021681630910, C4<1>, C4<1>;
L_0000021681636b30 .functor AND 32, L_0000021681630eb0, L_000002168162aab0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021681636430 .functor OR 32, L_00000216814fcc20, L_0000021681636b30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021681636270 .functor NOT 1, L_0000021681630a50, C4<0>, C4<0>, C4<0>;
L_0000021681635cc0 .functor AND 1, L_0000021681636270, L_0000021681630f50, C4<1>, C4<1>;
L_0000021681636970 .functor NOT 1, L_0000021681629e30, C4<0>, C4<0>, C4<0>;
L_0000021681636580 .functor AND 1, L_0000021681635cc0, L_0000021681636970, C4<1>, C4<1>;
L_00000216816357f0 .functor AND 32, L_00000216816297f0, v0000021681619180_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021681636a50 .functor OR 32, L_0000021681636430, L_00000216816357f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021681636510 .functor NOT 1, L_000002168162a830, C4<0>, C4<0>, C4<0>;
L_00000216816352b0 .functor AND 1, L_0000021681636510, L_000002168162ac90, C4<1>, C4<1>;
L_0000021681635be0 .functor AND 1, L_00000216816352b0, L_000002168162b410, C4<1>, C4<1>;
L_0000021681635470 .functor AND 32, L_000002168162b4b0, L_000002168162cef0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000216816351d0 .functor OR 32, L_0000021681636a50, L_0000021681635470, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021681636c10 .functor NOT 1, L_000002168162b550, C4<0>, C4<0>, C4<0>;
L_0000021681635320 .functor AND 1, L_000002168162a330, L_0000021681636c10, C4<1>, C4<1>;
L_0000021681635390 .functor NOT 1, L_0000021681629750, C4<0>, C4<0>, C4<0>;
L_00000216816365f0 .functor AND 1, L_0000021681635320, L_0000021681635390, C4<1>, C4<1>;
L_0000021681636740 .functor AND 32, L_0000021681629890, v0000021681600f60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021681635f60 .functor OR 32, L_00000216816351d0, L_0000021681636740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021681616ac0_0 .net *"_ivl_1", 0 0, L_0000021681630af0;  1 drivers
v0000021681617560_0 .net *"_ivl_11", 0 0, L_00000216816309b0;  1 drivers
v0000021681618280_0 .net *"_ivl_12", 0 0, L_000002168156a320;  1 drivers
v00000216816174c0_0 .net *"_ivl_14", 0 0, L_00000216814fc670;  1 drivers
v0000021681618aa0_0 .net *"_ivl_16", 31 0, L_0000021681630c30;  1 drivers
v0000021681619040_0 .net *"_ivl_18", 31 0, L_00000216814fcc20;  1 drivers
v0000021681617ec0_0 .net *"_ivl_2", 0 0, L_000002168156a550;  1 drivers
v0000021681617740_0 .net *"_ivl_21", 0 0, L_0000021681630b90;  1 drivers
v00000216816177e0_0 .net *"_ivl_22", 0 0, L_00000216814fcde0;  1 drivers
v0000021681618d20_0 .net *"_ivl_25", 0 0, L_0000021681630e10;  1 drivers
v0000021681617a60_0 .net *"_ivl_26", 0 0, L_00000216814fce50;  1 drivers
v00000216816185a0_0 .net *"_ivl_28", 0 0, L_0000021681636ba0;  1 drivers
v0000021681618b40_0 .net *"_ivl_31", 0 0, L_0000021681630910;  1 drivers
v0000021681617b00_0 .net *"_ivl_32", 0 0, L_0000021681635780;  1 drivers
v0000021681617ba0_0 .net *"_ivl_34", 31 0, L_0000021681630eb0;  1 drivers
v0000021681618000_0 .net *"_ivl_36", 31 0, L_0000021681636b30;  1 drivers
v0000021681617ce0_0 .net *"_ivl_38", 31 0, L_0000021681636430;  1 drivers
v0000021681618320_0 .net *"_ivl_41", 0 0, L_0000021681630a50;  1 drivers
v00000216816180a0_0 .net *"_ivl_42", 0 0, L_0000021681636270;  1 drivers
v0000021681616c00_0 .net *"_ivl_45", 0 0, L_0000021681630f50;  1 drivers
v0000021681617d80_0 .net *"_ivl_46", 0 0, L_0000021681635cc0;  1 drivers
v0000021681617e20_0 .net *"_ivl_49", 0 0, L_0000021681629e30;  1 drivers
v0000021681618140_0 .net *"_ivl_5", 0 0, L_0000021681630cd0;  1 drivers
v0000021681618dc0_0 .net *"_ivl_50", 0 0, L_0000021681636970;  1 drivers
v00000216816181e0_0 .net *"_ivl_52", 0 0, L_0000021681636580;  1 drivers
v00000216816183c0_0 .net *"_ivl_54", 31 0, L_00000216816297f0;  1 drivers
v0000021681618460_0 .net *"_ivl_56", 31 0, L_00000216816357f0;  1 drivers
v0000021681619220_0 .net *"_ivl_58", 31 0, L_0000021681636a50;  1 drivers
v0000021681618500_0 .net *"_ivl_6", 0 0, L_000002168156a240;  1 drivers
v0000021681618780_0 .net *"_ivl_61", 0 0, L_000002168162a830;  1 drivers
v0000021681618e60_0 .net *"_ivl_62", 0 0, L_0000021681636510;  1 drivers
v0000021681618fa0_0 .net *"_ivl_65", 0 0, L_000002168162ac90;  1 drivers
v0000021681616d40_0 .net *"_ivl_66", 0 0, L_00000216816352b0;  1 drivers
v0000021681616e80_0 .net *"_ivl_69", 0 0, L_000002168162b410;  1 drivers
v0000021681616f20_0 .net *"_ivl_70", 0 0, L_0000021681635be0;  1 drivers
v0000021681616fc0_0 .net *"_ivl_72", 31 0, L_000002168162b4b0;  1 drivers
v0000021681617100_0 .net *"_ivl_74", 31 0, L_0000021681635470;  1 drivers
v0000021681617380_0 .net *"_ivl_76", 31 0, L_00000216816351d0;  1 drivers
v0000021681617420_0 .net *"_ivl_79", 0 0, L_000002168162a330;  1 drivers
v000002168161aee0_0 .net *"_ivl_8", 0 0, L_000002168156a2b0;  1 drivers
v000002168161a620_0 .net *"_ivl_81", 0 0, L_000002168162b550;  1 drivers
v000002168161b0c0_0 .net *"_ivl_82", 0 0, L_0000021681636c10;  1 drivers
v000002168161ad00_0 .net *"_ivl_84", 0 0, L_0000021681635320;  1 drivers
v0000021681619a40_0 .net *"_ivl_87", 0 0, L_0000021681629750;  1 drivers
v000002168161b200_0 .net *"_ivl_88", 0 0, L_0000021681635390;  1 drivers
v0000021681619860_0 .net *"_ivl_90", 0 0, L_00000216816365f0;  1 drivers
v000002168161a1c0_0 .net *"_ivl_92", 31 0, L_0000021681629890;  1 drivers
v000002168161b7a0_0 .net *"_ivl_94", 31 0, L_0000021681636740;  1 drivers
v00000216816192c0_0 .net "ina", 31 0, L_0000021681629f70;  1 drivers
v000002168161aa80_0 .net "inb", 31 0, L_000002168162aab0;  alias, 1 drivers
v000002168161af80_0 .net "inc", 31 0, v0000021681619180_0;  alias, 1 drivers
v0000021681619cc0_0 .net "ind", 31 0, L_000002168162cef0;  alias, 1 drivers
v000002168161b020_0 .net "ine", 31 0, v0000021681600f60_0;  alias, 1 drivers
L_00000216816500d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000216816195e0_0 .net "inf", 31 0, L_00000216816500d0;  1 drivers
L_0000021681650118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002168161b840_0 .net "ing", 31 0, L_0000021681650118;  1 drivers
L_0000021681650160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002168161a300_0 .net "inh", 31 0, L_0000021681650160;  1 drivers
v000002168161a6c0_0 .net "out", 31 0, L_0000021681635f60;  alias, 1 drivers
v0000021681619e00_0 .net "sel", 2 0, L_000002168162b7d0;  alias, 1 drivers
L_0000021681630af0 .part L_000002168162b7d0, 2, 1;
L_0000021681630cd0 .part L_000002168162b7d0, 1, 1;
L_00000216816309b0 .part L_000002168162b7d0, 0, 1;
LS_0000021681630c30_0_0 .concat [ 1 1 1 1], L_00000216814fc670, L_00000216814fc670, L_00000216814fc670, L_00000216814fc670;
LS_0000021681630c30_0_4 .concat [ 1 1 1 1], L_00000216814fc670, L_00000216814fc670, L_00000216814fc670, L_00000216814fc670;
LS_0000021681630c30_0_8 .concat [ 1 1 1 1], L_00000216814fc670, L_00000216814fc670, L_00000216814fc670, L_00000216814fc670;
LS_0000021681630c30_0_12 .concat [ 1 1 1 1], L_00000216814fc670, L_00000216814fc670, L_00000216814fc670, L_00000216814fc670;
LS_0000021681630c30_0_16 .concat [ 1 1 1 1], L_00000216814fc670, L_00000216814fc670, L_00000216814fc670, L_00000216814fc670;
LS_0000021681630c30_0_20 .concat [ 1 1 1 1], L_00000216814fc670, L_00000216814fc670, L_00000216814fc670, L_00000216814fc670;
LS_0000021681630c30_0_24 .concat [ 1 1 1 1], L_00000216814fc670, L_00000216814fc670, L_00000216814fc670, L_00000216814fc670;
LS_0000021681630c30_0_28 .concat [ 1 1 1 1], L_00000216814fc670, L_00000216814fc670, L_00000216814fc670, L_00000216814fc670;
LS_0000021681630c30_1_0 .concat [ 4 4 4 4], LS_0000021681630c30_0_0, LS_0000021681630c30_0_4, LS_0000021681630c30_0_8, LS_0000021681630c30_0_12;
LS_0000021681630c30_1_4 .concat [ 4 4 4 4], LS_0000021681630c30_0_16, LS_0000021681630c30_0_20, LS_0000021681630c30_0_24, LS_0000021681630c30_0_28;
L_0000021681630c30 .concat [ 16 16 0 0], LS_0000021681630c30_1_0, LS_0000021681630c30_1_4;
L_0000021681630b90 .part L_000002168162b7d0, 2, 1;
L_0000021681630e10 .part L_000002168162b7d0, 1, 1;
L_0000021681630910 .part L_000002168162b7d0, 0, 1;
LS_0000021681630eb0_0_0 .concat [ 1 1 1 1], L_0000021681635780, L_0000021681635780, L_0000021681635780, L_0000021681635780;
LS_0000021681630eb0_0_4 .concat [ 1 1 1 1], L_0000021681635780, L_0000021681635780, L_0000021681635780, L_0000021681635780;
LS_0000021681630eb0_0_8 .concat [ 1 1 1 1], L_0000021681635780, L_0000021681635780, L_0000021681635780, L_0000021681635780;
LS_0000021681630eb0_0_12 .concat [ 1 1 1 1], L_0000021681635780, L_0000021681635780, L_0000021681635780, L_0000021681635780;
LS_0000021681630eb0_0_16 .concat [ 1 1 1 1], L_0000021681635780, L_0000021681635780, L_0000021681635780, L_0000021681635780;
LS_0000021681630eb0_0_20 .concat [ 1 1 1 1], L_0000021681635780, L_0000021681635780, L_0000021681635780, L_0000021681635780;
LS_0000021681630eb0_0_24 .concat [ 1 1 1 1], L_0000021681635780, L_0000021681635780, L_0000021681635780, L_0000021681635780;
LS_0000021681630eb0_0_28 .concat [ 1 1 1 1], L_0000021681635780, L_0000021681635780, L_0000021681635780, L_0000021681635780;
LS_0000021681630eb0_1_0 .concat [ 4 4 4 4], LS_0000021681630eb0_0_0, LS_0000021681630eb0_0_4, LS_0000021681630eb0_0_8, LS_0000021681630eb0_0_12;
LS_0000021681630eb0_1_4 .concat [ 4 4 4 4], LS_0000021681630eb0_0_16, LS_0000021681630eb0_0_20, LS_0000021681630eb0_0_24, LS_0000021681630eb0_0_28;
L_0000021681630eb0 .concat [ 16 16 0 0], LS_0000021681630eb0_1_0, LS_0000021681630eb0_1_4;
L_0000021681630a50 .part L_000002168162b7d0, 2, 1;
L_0000021681630f50 .part L_000002168162b7d0, 1, 1;
L_0000021681629e30 .part L_000002168162b7d0, 0, 1;
LS_00000216816297f0_0_0 .concat [ 1 1 1 1], L_0000021681636580, L_0000021681636580, L_0000021681636580, L_0000021681636580;
LS_00000216816297f0_0_4 .concat [ 1 1 1 1], L_0000021681636580, L_0000021681636580, L_0000021681636580, L_0000021681636580;
LS_00000216816297f0_0_8 .concat [ 1 1 1 1], L_0000021681636580, L_0000021681636580, L_0000021681636580, L_0000021681636580;
LS_00000216816297f0_0_12 .concat [ 1 1 1 1], L_0000021681636580, L_0000021681636580, L_0000021681636580, L_0000021681636580;
LS_00000216816297f0_0_16 .concat [ 1 1 1 1], L_0000021681636580, L_0000021681636580, L_0000021681636580, L_0000021681636580;
LS_00000216816297f0_0_20 .concat [ 1 1 1 1], L_0000021681636580, L_0000021681636580, L_0000021681636580, L_0000021681636580;
LS_00000216816297f0_0_24 .concat [ 1 1 1 1], L_0000021681636580, L_0000021681636580, L_0000021681636580, L_0000021681636580;
LS_00000216816297f0_0_28 .concat [ 1 1 1 1], L_0000021681636580, L_0000021681636580, L_0000021681636580, L_0000021681636580;
LS_00000216816297f0_1_0 .concat [ 4 4 4 4], LS_00000216816297f0_0_0, LS_00000216816297f0_0_4, LS_00000216816297f0_0_8, LS_00000216816297f0_0_12;
LS_00000216816297f0_1_4 .concat [ 4 4 4 4], LS_00000216816297f0_0_16, LS_00000216816297f0_0_20, LS_00000216816297f0_0_24, LS_00000216816297f0_0_28;
L_00000216816297f0 .concat [ 16 16 0 0], LS_00000216816297f0_1_0, LS_00000216816297f0_1_4;
L_000002168162a830 .part L_000002168162b7d0, 2, 1;
L_000002168162ac90 .part L_000002168162b7d0, 1, 1;
L_000002168162b410 .part L_000002168162b7d0, 0, 1;
LS_000002168162b4b0_0_0 .concat [ 1 1 1 1], L_0000021681635be0, L_0000021681635be0, L_0000021681635be0, L_0000021681635be0;
LS_000002168162b4b0_0_4 .concat [ 1 1 1 1], L_0000021681635be0, L_0000021681635be0, L_0000021681635be0, L_0000021681635be0;
LS_000002168162b4b0_0_8 .concat [ 1 1 1 1], L_0000021681635be0, L_0000021681635be0, L_0000021681635be0, L_0000021681635be0;
LS_000002168162b4b0_0_12 .concat [ 1 1 1 1], L_0000021681635be0, L_0000021681635be0, L_0000021681635be0, L_0000021681635be0;
LS_000002168162b4b0_0_16 .concat [ 1 1 1 1], L_0000021681635be0, L_0000021681635be0, L_0000021681635be0, L_0000021681635be0;
LS_000002168162b4b0_0_20 .concat [ 1 1 1 1], L_0000021681635be0, L_0000021681635be0, L_0000021681635be0, L_0000021681635be0;
LS_000002168162b4b0_0_24 .concat [ 1 1 1 1], L_0000021681635be0, L_0000021681635be0, L_0000021681635be0, L_0000021681635be0;
LS_000002168162b4b0_0_28 .concat [ 1 1 1 1], L_0000021681635be0, L_0000021681635be0, L_0000021681635be0, L_0000021681635be0;
LS_000002168162b4b0_1_0 .concat [ 4 4 4 4], LS_000002168162b4b0_0_0, LS_000002168162b4b0_0_4, LS_000002168162b4b0_0_8, LS_000002168162b4b0_0_12;
LS_000002168162b4b0_1_4 .concat [ 4 4 4 4], LS_000002168162b4b0_0_16, LS_000002168162b4b0_0_20, LS_000002168162b4b0_0_24, LS_000002168162b4b0_0_28;
L_000002168162b4b0 .concat [ 16 16 0 0], LS_000002168162b4b0_1_0, LS_000002168162b4b0_1_4;
L_000002168162a330 .part L_000002168162b7d0, 2, 1;
L_000002168162b550 .part L_000002168162b7d0, 1, 1;
L_0000021681629750 .part L_000002168162b7d0, 0, 1;
LS_0000021681629890_0_0 .concat [ 1 1 1 1], L_00000216816365f0, L_00000216816365f0, L_00000216816365f0, L_00000216816365f0;
LS_0000021681629890_0_4 .concat [ 1 1 1 1], L_00000216816365f0, L_00000216816365f0, L_00000216816365f0, L_00000216816365f0;
LS_0000021681629890_0_8 .concat [ 1 1 1 1], L_00000216816365f0, L_00000216816365f0, L_00000216816365f0, L_00000216816365f0;
LS_0000021681629890_0_12 .concat [ 1 1 1 1], L_00000216816365f0, L_00000216816365f0, L_00000216816365f0, L_00000216816365f0;
LS_0000021681629890_0_16 .concat [ 1 1 1 1], L_00000216816365f0, L_00000216816365f0, L_00000216816365f0, L_00000216816365f0;
LS_0000021681629890_0_20 .concat [ 1 1 1 1], L_00000216816365f0, L_00000216816365f0, L_00000216816365f0, L_00000216816365f0;
LS_0000021681629890_0_24 .concat [ 1 1 1 1], L_00000216816365f0, L_00000216816365f0, L_00000216816365f0, L_00000216816365f0;
LS_0000021681629890_0_28 .concat [ 1 1 1 1], L_00000216816365f0, L_00000216816365f0, L_00000216816365f0, L_00000216816365f0;
LS_0000021681629890_1_0 .concat [ 4 4 4 4], LS_0000021681629890_0_0, LS_0000021681629890_0_4, LS_0000021681629890_0_8, LS_0000021681629890_0_12;
LS_0000021681629890_1_4 .concat [ 4 4 4 4], LS_0000021681629890_0_16, LS_0000021681629890_0_20, LS_0000021681629890_0_24, LS_0000021681629890_0_28;
L_0000021681629890 .concat [ 16 16 0 0], LS_0000021681629890_1_0, LS_0000021681629890_1_4;
S_00000216815fbc00 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_00000216813c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000002168161b520_0 .net "Write_Data", 31 0, v00000216815ef240_0;  alias, 1 drivers
v0000021681619900_0 .net "addr", 31 0, v00000216815ef100_0;  alias, 1 drivers
v000002168161a440_0 .net "clk", 0 0, L_0000021681568a30;  alias, 1 drivers
v0000021681619360_0 .net "mem_out", 31 0, v0000021681619b80_0;  alias, 1 drivers
v000002168161a8a0_0 .net "mem_read", 0 0, v00000216815ee480_0;  alias, 1 drivers
v00000216816199a0_0 .net "mem_write", 0 0, v00000216815ef060_0;  alias, 1 drivers
S_00000216815fca10 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000216815fbc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000002168161a760 .array "DataMem", 1023 0, 31 0;
v000002168161ada0_0 .net "Data_In", 31 0, v00000216815ef240_0;  alias, 1 drivers
v0000021681619b80_0 .var "Data_Out", 31 0;
v000002168161b3e0_0 .net "Write_en", 0 0, v00000216815ef060_0;  alias, 1 drivers
v000002168161b480_0 .net "addr", 31 0, v00000216815ef100_0;  alias, 1 drivers
v000002168161a800_0 .net "clk", 0 0, L_0000021681568a30;  alias, 1 drivers
v000002168161b980_0 .var/i "i", 31 0;
S_00000216815fcba0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_00000216813c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000021681620a80 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021681620ab8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021681620af0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021681620b28 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021681620b60 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021681620b98 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021681620bd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021681620c08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021681620c40 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021681620c78 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021681620cb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021681620ce8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021681620d20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021681620d58 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021681620d90 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021681620dc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021681620e00 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021681620e38 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021681620e70 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021681620ea8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021681620ee0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021681620f18 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021681620f50 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021681620f88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021681620fc0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021681619400_0 .net "MEM_ALU_OUT", 31 0, v00000216815ef100_0;  alias, 1 drivers
v000002168161a4e0_0 .net "MEM_Data_mem_out", 31 0, v0000021681619b80_0;  alias, 1 drivers
v000002168161b5c0_0 .net "MEM_memread", 0 0, v00000216815ee480_0;  alias, 1 drivers
v000002168161ba20_0 .net "MEM_opcode", 11 0, v00000216815efba0_0;  alias, 1 drivers
v000002168161a940_0 .net "MEM_rd_ind", 4 0, v00000216815eeb60_0;  alias, 1 drivers
v000002168161b660_0 .net "MEM_rd_indzero", 0 0, v00000216815ee980_0;  alias, 1 drivers
v0000021681619680_0 .net "MEM_regwrite", 0 0, v00000216815ef600_0;  alias, 1 drivers
v000002168161a9e0_0 .var "WB_ALU_OUT", 31 0;
v000002168161a3a0_0 .var "WB_Data_mem_out", 31 0;
v0000021681619fe0_0 .var "WB_memread", 0 0;
v000002168161b700_0 .var "WB_rd_ind", 4 0;
v000002168161a120_0 .var "WB_rd_indzero", 0 0;
v00000216816194a0_0 .var "WB_regwrite", 0 0;
v0000021681619c20_0 .net "clk", 0 0, L_000002168164b3b0;  1 drivers
v000002168161a080_0 .var "hlt", 0 0;
v000002168161abc0_0 .net "rst", 0 0, v000002168162fb50_0;  alias, 1 drivers
E_000002168158a230 .event posedge, v00000216815ef1a0_0, v0000021681619c20_0;
S_00000216815fcec0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_00000216813c9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002168164bd50 .functor AND 32, v000002168161a3a0_0, L_00000216816a2970, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002168164bf80 .functor NOT 1, v0000021681619fe0_0, C4<0>, C4<0>, C4<0>;
L_000002168164c060 .functor AND 32, v000002168161a9e0_0, L_00000216816a46d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002168164b420 .functor OR 32, L_000002168164bd50, L_000002168164c060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021681619540_0 .net "Write_Data_RegFile", 31 0, L_000002168164b420;  alias, 1 drivers
v0000021681619d60_0 .net *"_ivl_0", 31 0, L_00000216816a2970;  1 drivers
v000002168161ac60_0 .net *"_ivl_2", 31 0, L_000002168164bd50;  1 drivers
v0000021681619720_0 .net *"_ivl_4", 0 0, L_000002168164bf80;  1 drivers
v00000216816197c0_0 .net *"_ivl_6", 31 0, L_00000216816a46d0;  1 drivers
v000002168161de60_0 .net *"_ivl_8", 31 0, L_000002168164c060;  1 drivers
v000002168161c7e0_0 .net "alu_out", 31 0, v000002168161a9e0_0;  alias, 1 drivers
v000002168161c740_0 .net "mem_out", 31 0, v000002168161a3a0_0;  alias, 1 drivers
v000002168161d000_0 .net "mem_read", 0 0, v0000021681619fe0_0;  alias, 1 drivers
LS_00000216816a2970_0_0 .concat [ 1 1 1 1], v0000021681619fe0_0, v0000021681619fe0_0, v0000021681619fe0_0, v0000021681619fe0_0;
LS_00000216816a2970_0_4 .concat [ 1 1 1 1], v0000021681619fe0_0, v0000021681619fe0_0, v0000021681619fe0_0, v0000021681619fe0_0;
LS_00000216816a2970_0_8 .concat [ 1 1 1 1], v0000021681619fe0_0, v0000021681619fe0_0, v0000021681619fe0_0, v0000021681619fe0_0;
LS_00000216816a2970_0_12 .concat [ 1 1 1 1], v0000021681619fe0_0, v0000021681619fe0_0, v0000021681619fe0_0, v0000021681619fe0_0;
LS_00000216816a2970_0_16 .concat [ 1 1 1 1], v0000021681619fe0_0, v0000021681619fe0_0, v0000021681619fe0_0, v0000021681619fe0_0;
LS_00000216816a2970_0_20 .concat [ 1 1 1 1], v0000021681619fe0_0, v0000021681619fe0_0, v0000021681619fe0_0, v0000021681619fe0_0;
LS_00000216816a2970_0_24 .concat [ 1 1 1 1], v0000021681619fe0_0, v0000021681619fe0_0, v0000021681619fe0_0, v0000021681619fe0_0;
LS_00000216816a2970_0_28 .concat [ 1 1 1 1], v0000021681619fe0_0, v0000021681619fe0_0, v0000021681619fe0_0, v0000021681619fe0_0;
LS_00000216816a2970_1_0 .concat [ 4 4 4 4], LS_00000216816a2970_0_0, LS_00000216816a2970_0_4, LS_00000216816a2970_0_8, LS_00000216816a2970_0_12;
LS_00000216816a2970_1_4 .concat [ 4 4 4 4], LS_00000216816a2970_0_16, LS_00000216816a2970_0_20, LS_00000216816a2970_0_24, LS_00000216816a2970_0_28;
L_00000216816a2970 .concat [ 16 16 0 0], LS_00000216816a2970_1_0, LS_00000216816a2970_1_4;
LS_00000216816a46d0_0_0 .concat [ 1 1 1 1], L_000002168164bf80, L_000002168164bf80, L_000002168164bf80, L_000002168164bf80;
LS_00000216816a46d0_0_4 .concat [ 1 1 1 1], L_000002168164bf80, L_000002168164bf80, L_000002168164bf80, L_000002168164bf80;
LS_00000216816a46d0_0_8 .concat [ 1 1 1 1], L_000002168164bf80, L_000002168164bf80, L_000002168164bf80, L_000002168164bf80;
LS_00000216816a46d0_0_12 .concat [ 1 1 1 1], L_000002168164bf80, L_000002168164bf80, L_000002168164bf80, L_000002168164bf80;
LS_00000216816a46d0_0_16 .concat [ 1 1 1 1], L_000002168164bf80, L_000002168164bf80, L_000002168164bf80, L_000002168164bf80;
LS_00000216816a46d0_0_20 .concat [ 1 1 1 1], L_000002168164bf80, L_000002168164bf80, L_000002168164bf80, L_000002168164bf80;
LS_00000216816a46d0_0_24 .concat [ 1 1 1 1], L_000002168164bf80, L_000002168164bf80, L_000002168164bf80, L_000002168164bf80;
LS_00000216816a46d0_0_28 .concat [ 1 1 1 1], L_000002168164bf80, L_000002168164bf80, L_000002168164bf80, L_000002168164bf80;
LS_00000216816a46d0_1_0 .concat [ 4 4 4 4], LS_00000216816a46d0_0_0, LS_00000216816a46d0_0_4, LS_00000216816a46d0_0_8, LS_00000216816a46d0_0_12;
LS_00000216816a46d0_1_4 .concat [ 4 4 4 4], LS_00000216816a46d0_0_16, LS_00000216816a46d0_0_20, LS_00000216816a46d0_0_24, LS_00000216816a46d0_0_28;
L_00000216816a46d0 .concat [ 16 16 0 0], LS_00000216816a46d0_1_0, LS_00000216816a46d0_1_4;
    .scope S_00000216815fba70;
T_0 ;
    %wait E_0000021681588c30;
    %load/vec4 v0000021681618960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000021681619180_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000216816179c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000021681618640_0;
    %assign/vec4 v0000021681619180_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000216815fbf20;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021681616ca0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000021681616ca0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021681616ca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021681616de0, 0, 4;
    %load/vec4 v0000021681616ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021681616ca0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021681616de0, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021681616de0, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021681616de0, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021681616de0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021681616de0, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021681616de0, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021681616de0, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021681616de0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021681616de0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021681616de0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021681616de0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021681616de0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021681616de0, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000216815fc240;
T_2 ;
    %wait E_000002168158a170;
    %load/vec4 v0000021681617060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000021681609cb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021681609f30_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021681618be0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000216816186e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021681617880_0, 0;
    %assign/vec4 v0000021681617c40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000216816171a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000021681618c80_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000021681609cb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021681609f30_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021681618be0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000216816186e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021681617880_0, 0;
    %assign/vec4 v0000021681617c40_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000216816171a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000021681616b60_0;
    %assign/vec4 v0000021681609f30_0, 0;
    %load/vec4 v00000216816172e0_0;
    %assign/vec4 v0000021681609cb0_0, 0;
    %load/vec4 v0000021681616b60_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000216816186e0_0, 0;
    %load/vec4 v0000021681616b60_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021681617c40_0, 4, 5;
    %load/vec4 v0000021681616b60_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000021681616b60_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021681617c40_0, 4, 5;
    %load/vec4 v0000021681616b60_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000021681616b60_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021681616b60_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000021681616b60_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000021681616b60_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000021681616b60_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000021681617880_0, 0;
    %load/vec4 v0000021681616b60_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000021681616b60_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000021681618be0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000021681616b60_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000021681618be0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000021681616b60_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000021681618be0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000216815fd050;
T_3 ;
    %wait E_0000021681588c30;
    %load/vec4 v0000021681609490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021681608770_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000021681608770_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021681608770_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021681609530, 0, 4;
    %load/vec4 v0000021681608770_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021681608770_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000021681608130_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000021681608db0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000021681607550_0;
    %load/vec4 v0000021681608130_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021681609530, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021681609530, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000216815fd050;
T_4 ;
    %wait E_0000021681589cb0;
    %load/vec4 v0000021681608130_0;
    %load/vec4 v0000021681609990_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000021681608130_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000021681608db0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000021681607550_0;
    %assign/vec4 v0000021681608f90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000021681609990_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000021681609530, 4;
    %assign/vec4 v0000021681608f90_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000216815fd050;
T_5 ;
    %wait E_0000021681589cb0;
    %load/vec4 v0000021681608130_0;
    %load/vec4 v0000021681609030_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000021681608130_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000021681608db0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000021681607550_0;
    %assign/vec4 v0000021681608090_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000021681609030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000021681609530, 4;
    %assign/vec4 v0000021681608090_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000216815fd050;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000216815fd1e0;
    %jmp t_0;
    .scope S_00000216815fd1e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021681609850_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000021681609850_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000021681609850_0;
    %ix/getv/s 4, v0000021681609850_0;
    %load/vec4a v0000021681609530, 4;
    %ix/getv/s 4, v0000021681609850_0;
    %load/vec4a v0000021681609530, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000021681609850_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021681609850_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000216815fd050;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000216815fc3d0;
T_7 ;
    %wait E_000002168158a570;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000216816052f0_0, 0, 32;
    %load/vec4 v0000021681605610_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021681605610_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000021681605390_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000216816052f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000021681605610_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021681605610_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021681605610_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000021681605390_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000216816052f0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000021681605390_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000021681605390_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000216816052f0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000216815fc880;
T_8 ;
    %wait E_0000021681588c30;
    %load/vec4 v0000021681602f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021681603310_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000021681603bd0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021681603bd0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000021681603310_0;
    %load/vec4 v0000021681604030_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021681603310_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021681603310_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021681603310_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000021681603310_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021681603310_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021681603310_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000216815fc880;
T_9 ;
    %wait E_0000021681588c30;
    %load/vec4 v0000021681602f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021681603b30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000021681604350_0;
    %assign/vec4 v0000021681603b30_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000216815fb8e0;
T_10 ;
    %wait E_0000021681588c70;
    %load/vec4 v0000021681606290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021681606a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216816066f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021681606150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021681602410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216816024b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000216816047b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000021681602690_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000021681602550_0;
    %load/vec4 v00000216816029b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000021681602a50_0;
    %load/vec4 v00000216816029b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000021681604ad0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000021681602e10_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000021681602550_0;
    %load/vec4 v0000021681604b70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000021681602a50_0;
    %load/vec4 v0000021681604b70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021681606a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216816066f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021681606150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021681602410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216816024b0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000021681602910_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021681606a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216816066f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021681606150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021681602410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216816024b0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021681606a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216816066f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021681606150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021681602410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216816024b0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000216815fc560;
T_11 ;
    %wait E_0000021681588ab0;
    %load/vec4 v00000216815ff2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000216815fe580_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000216815fec60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216815fe9e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021681600060_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216815ff980_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216815ffac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216815fe300_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216815ff8e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000216815fffc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216815ffd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216815fe4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216815fe6c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000216815fd9a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000216815fef80_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000216815ffca0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000216815fee40_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000216815fe760_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000216815fe940_0, 0;
    %assign/vec4 v00000216815fdd60_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000216815ff520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000216815ff7a0_0;
    %assign/vec4 v00000216815fdd60_0, 0;
    %load/vec4 v00000216815feda0_0;
    %assign/vec4 v00000216815fe940_0, 0;
    %load/vec4 v00000216815ff200_0;
    %assign/vec4 v00000216815fe760_0, 0;
    %load/vec4 v00000216815feb20_0;
    %assign/vec4 v00000216815fee40_0, 0;
    %load/vec4 v00000216815ff840_0;
    %assign/vec4 v00000216815ffca0_0, 0;
    %load/vec4 v00000216815fed00_0;
    %assign/vec4 v00000216815fef80_0, 0;
    %load/vec4 v00000216815ffe80_0;
    %assign/vec4 v00000216815fd9a0_0, 0;
    %load/vec4 v00000216815febc0_0;
    %assign/vec4 v00000216815fe6c0_0, 0;
    %load/vec4 v00000216815fea80_0;
    %assign/vec4 v00000216815fe4e0_0, 0;
    %load/vec4 v00000216815ff660_0;
    %assign/vec4 v00000216815ffd40_0, 0;
    %load/vec4 v00000216815fdf40_0;
    %assign/vec4 v00000216815fffc0_0, 0;
    %load/vec4 v00000216815fdc20_0;
    %assign/vec4 v00000216815ff8e0_0, 0;
    %load/vec4 v00000216815ff5c0_0;
    %assign/vec4 v00000216815fe300_0, 0;
    %load/vec4 v00000216815ffde0_0;
    %assign/vec4 v00000216815ffac0_0, 0;
    %load/vec4 v00000216815fe8a0_0;
    %assign/vec4 v00000216815ff980_0, 0;
    %load/vec4 v00000216815ff0c0_0;
    %assign/vec4 v0000021681600060_0, 0;
    %load/vec4 v00000216815fde00_0;
    %assign/vec4 v00000216815fe9e0_0, 0;
    %load/vec4 v00000216815fe800_0;
    %assign/vec4 v00000216815fec60_0, 0;
    %load/vec4 v00000216815fdcc0_0;
    %assign/vec4 v00000216815fe580_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000216815fe580_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000216815fec60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216815fe9e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021681600060_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216815ff980_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216815ffac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216815fe300_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216815ff8e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000216815fffc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216815ffd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216815fe4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216815fe6c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000216815fd9a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000216815fef80_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000216815ffca0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000216815fee40_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000216815fe760_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000216815fe940_0, 0;
    %assign/vec4 v00000216815fdd60_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000216815fcd30;
T_12 ;
    %wait E_0000021681588bf0;
    %load/vec4 v0000021681602eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000216816001a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021681600f60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021681600600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021681601280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021681601640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021681601000_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216816011e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216816013c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021681601780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021681601460_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216816016e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021681600240_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021681600740_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021681600380_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000216816006a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021681600100_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000216816004c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021681600560_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000021681601500_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000216816010a0_0, 0;
    %assign/vec4 v0000021681600e20_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000216816031d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000216815ff340_0;
    %assign/vec4 v0000021681600e20_0, 0;
    %load/vec4 v00000216815ffb60_0;
    %assign/vec4 v00000216816010a0_0, 0;
    %load/vec4 v0000021681600c40_0;
    %assign/vec4 v0000021681601500_0, 0;
    %load/vec4 v0000021681600420_0;
    %assign/vec4 v0000021681600560_0, 0;
    %load/vec4 v0000021681600ce0_0;
    %assign/vec4 v00000216816004c0_0, 0;
    %load/vec4 v0000021681600920_0;
    %assign/vec4 v0000021681600100_0, 0;
    %load/vec4 v00000216815ffc00_0;
    %assign/vec4 v00000216816006a0_0, 0;
    %load/vec4 v00000216816015a0_0;
    %assign/vec4 v0000021681600380_0, 0;
    %load/vec4 v0000021681600ba0_0;
    %assign/vec4 v0000021681600740_0, 0;
    %load/vec4 v0000021681600b00_0;
    %assign/vec4 v0000021681600240_0, 0;
    %load/vec4 v00000216816009c0_0;
    %assign/vec4 v00000216816016e0_0, 0;
    %load/vec4 v0000021681600d80_0;
    %assign/vec4 v0000021681601460_0, 0;
    %load/vec4 v0000021681600880_0;
    %assign/vec4 v0000021681601780_0, 0;
    %load/vec4 v0000021681601140_0;
    %assign/vec4 v00000216816013c0_0, 0;
    %load/vec4 v0000021681601320_0;
    %assign/vec4 v00000216816011e0_0, 0;
    %load/vec4 v0000021681600a60_0;
    %assign/vec4 v0000021681601000_0, 0;
    %load/vec4 v00000216816002e0_0;
    %assign/vec4 v0000021681601640_0, 0;
    %load/vec4 v0000021681600ec0_0;
    %assign/vec4 v0000021681601280_0, 0;
    %load/vec4 v00000216815fdb80_0;
    %assign/vec4 v0000021681600600_0, 0;
    %load/vec4 v00000216815fdae0_0;
    %assign/vec4 v0000021681600f60_0, 0;
    %load/vec4 v00000216816007e0_0;
    %assign/vec4 v00000216816001a0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000216816001a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021681600f60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021681600600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021681601280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021681601640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021681601000_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216816011e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216816013c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021681601780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021681601460_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216816016e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021681600240_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021681600740_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021681600380_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000216816006a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021681600100_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000216816004c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021681600560_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000021681601500_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000216816010a0_0, 0;
    %assign/vec4 v0000021681600e20_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000216813fd8a0;
T_13 ;
    %wait E_00000216815896f0;
    %load/vec4 v00000216815f39d0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000216815f20d0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000216815f20d0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000216815f20d0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000216815f20d0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000216815f20d0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000216815f20d0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000216815f20d0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000216815f20d0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000216815f20d0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000216815f20d0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000216815f20d0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000216815f20d0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000216815f20d0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000216815f20d0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000216815f20d0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000216815f20d0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000216815f20d0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000216815f20d0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000216815f20d0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000216815f20d0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000216815f20d0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000216815f20d0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000216814002d0;
T_14 ;
    %wait E_0000021681589170;
    %load/vec4 v00000216815f2030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000216815f1ef0_0;
    %pad/u 33;
    %load/vec4 v00000216815f3a70_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000216815f3570_0, 0;
    %assign/vec4 v00000216815f2b70_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000216815f1ef0_0;
    %pad/u 33;
    %load/vec4 v00000216815f3a70_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000216815f3570_0, 0;
    %assign/vec4 v00000216815f2b70_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000216815f1ef0_0;
    %pad/u 33;
    %load/vec4 v00000216815f3a70_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000216815f3570_0, 0;
    %assign/vec4 v00000216815f2b70_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000216815f1ef0_0;
    %pad/u 33;
    %load/vec4 v00000216815f3a70_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000216815f3570_0, 0;
    %assign/vec4 v00000216815f2b70_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000216815f1ef0_0;
    %pad/u 33;
    %load/vec4 v00000216815f3a70_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000216815f3570_0, 0;
    %assign/vec4 v00000216815f2b70_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000216815f1ef0_0;
    %pad/u 33;
    %load/vec4 v00000216815f3a70_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000216815f3570_0, 0;
    %assign/vec4 v00000216815f2b70_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000216815f3a70_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000216815f2b70_0;
    %load/vec4 v00000216815f3a70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000216815f1ef0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000216815f3a70_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000216815f3a70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000216815f2b70_0, 0;
    %load/vec4 v00000216815f1ef0_0;
    %ix/getv 4, v00000216815f3a70_0;
    %shiftl 4;
    %assign/vec4 v00000216815f3570_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000216815f3a70_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000216815f2b70_0;
    %load/vec4 v00000216815f3a70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000216815f1ef0_0;
    %load/vec4 v00000216815f3a70_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000216815f3a70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000216815f2b70_0, 0;
    %load/vec4 v00000216815f1ef0_0;
    %ix/getv 4, v00000216815f3a70_0;
    %shiftr 4;
    %assign/vec4 v00000216815f3570_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216815f2b70_0, 0;
    %load/vec4 v00000216815f1ef0_0;
    %load/vec4 v00000216815f3a70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000216815f3570_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216815f2b70_0, 0;
    %load/vec4 v00000216815f3a70_0;
    %load/vec4 v00000216815f1ef0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000216815f3570_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000021681346b50;
T_15 ;
    %wait E_00000216815894b0;
    %load/vec4 v00000216815ef1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000216815ee980_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216815ef600_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216815ef060_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216815ee480_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000216815efba0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000216815eeb60_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000216815ef240_0, 0;
    %assign/vec4 v00000216815ef100_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000021681512ad0_0;
    %assign/vec4 v00000216815ef100_0, 0;
    %load/vec4 v00000216815eeca0_0;
    %assign/vec4 v00000216815ef240_0, 0;
    %load/vec4 v00000216815eef20_0;
    %assign/vec4 v00000216815eeb60_0, 0;
    %load/vec4 v00000216814ee190_0;
    %assign/vec4 v00000216815efba0_0, 0;
    %load/vec4 v0000021681512d50_0;
    %assign/vec4 v00000216815ee480_0, 0;
    %load/vec4 v00000216814edfb0_0;
    %assign/vec4 v00000216815ef060_0, 0;
    %load/vec4 v00000216815ef7e0_0;
    %assign/vec4 v00000216815ef600_0, 0;
    %load/vec4 v00000216815eefc0_0;
    %assign/vec4 v00000216815ee980_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000216815fca10;
T_16 ;
    %wait E_0000021681589cb0;
    %load/vec4 v000002168161b3e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002168161ada0_0;
    %load/vec4 v000002168161b480_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002168161a760, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000216815fca10;
T_17 ;
    %wait E_0000021681589cb0;
    %load/vec4 v000002168161b480_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002168161a760, 4;
    %assign/vec4 v0000021681619b80_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000216815fca10;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002168161b980_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002168161b980_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002168161b980_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002168161a760, 0, 4;
    %load/vec4 v000002168161b980_0;
    %addi 1, 0, 32;
    %store/vec4 v000002168161b980_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_00000216815fca10;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002168161b980_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002168161b980_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000002168161b980_0;
    %load/vec4a v000002168161a760, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000002168161b980_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002168161b980_0;
    %addi 1, 0, 32;
    %store/vec4 v000002168161b980_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000216815fcba0;
T_20 ;
    %wait E_000002168158a230;
    %load/vec4 v000002168161abc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000002168161a120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002168161a080_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216816194a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021681619fe0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002168161b700_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002168161a3a0_0, 0;
    %assign/vec4 v000002168161a9e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000021681619400_0;
    %assign/vec4 v000002168161a9e0_0, 0;
    %load/vec4 v000002168161a4e0_0;
    %assign/vec4 v000002168161a3a0_0, 0;
    %load/vec4 v000002168161b5c0_0;
    %assign/vec4 v0000021681619fe0_0, 0;
    %load/vec4 v000002168161a940_0;
    %assign/vec4 v000002168161b700_0, 0;
    %load/vec4 v0000021681619680_0;
    %assign/vec4 v00000216816194a0_0, 0;
    %load/vec4 v000002168161b660_0;
    %assign/vec4 v000002168161a120_0, 0;
    %load/vec4 v000002168161ba20_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000002168161a080_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000216813c9f50;
T_21 ;
    %wait E_0000021681589570;
    %load/vec4 v0000021681630550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002168162e430_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002168162e430_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002168162e430_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000021681598930;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002168162e390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002168162fb50_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000021681598930;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000002168162e390_0;
    %inv;
    %assign/vec4 v000002168162e390_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000021681598930;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SumOfNumbers/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002168162fb50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002168162fb50_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000216816304b0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
