
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003592                       # Number of seconds simulated
sim_ticks                                  3591649773                       # Number of ticks simulated
final_tick                               533162994027                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 335613                       # Simulator instruction rate (inst/s)
host_op_rate                                   424542                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 297288                       # Simulator tick rate (ticks/s)
host_mem_usage                               16914676                       # Number of bytes of host memory used
host_seconds                                 12081.39                       # Real time elapsed on the host
sim_insts                                  4054674246                       # Number of instructions simulated
sim_ops                                    5129055312                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       361728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       401024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       142976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       246912                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1173376                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       351232                       # Number of bytes written to this memory
system.physmem.bytes_written::total            351232                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2826                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3133                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1117                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1929                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9167                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2744                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2744                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1496805                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    100713606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1389891                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    111654539                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1425529                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     39807890                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1461167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     68746124                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               326695551                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1496805                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1389891                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1425529                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1461167                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5773391                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          97791272                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               97791272                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          97791272                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1496805                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    100713606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1389891                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    111654539                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1425529                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     39807890                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1461167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     68746124                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              424486823                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8613070                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085841                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2532575                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206674                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1246201                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1192797                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300469                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8805                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3321603                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16787268                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085841                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493266                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3594376                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1037331                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        728496                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634679                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92654                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8471964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.431337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.319924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4877588     57.57%     57.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354949      4.19%     61.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          333521      3.94%     65.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316360      3.73%     69.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260161      3.07%     72.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189771      2.24%     74.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134554      1.59%     76.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210176      2.48%     78.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1794884     21.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8471964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.358274                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.949046                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3477003                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       694593                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3435312                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41418                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        823635                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496994                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3875                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19959620                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10456                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        823635                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3660251                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         336958                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        75279                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3286946                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288892                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19361426                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           39                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156261                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82002                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26854735                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90187520                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90187520                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10059565                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3608                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1882                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           704824                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1896349                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1013860                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23689                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       412962                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18039899                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3492                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14605027                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23237                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5706912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17437313                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          236                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8471964                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.723925                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841265                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2992719     35.32%     35.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1712136     20.21%     55.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1355193     16.00%     71.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815231      9.62%     81.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835755      9.86%     91.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       378960      4.47%     95.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244733      2.89%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67302      0.79%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69935      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8471964                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63990     58.14%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21555     19.59%     77.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24509     22.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12012972     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200503      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1542218     10.56%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847740      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14605027                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.695682                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110054                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007535                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37815306                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23750530                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14233163                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14715081                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45812                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       663987                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          428                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          237                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       231887                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        823635                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         250790                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14111                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18043392                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        85102                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1896349                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1013860                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1868                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9657                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1395                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          237                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122458                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116395                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238853                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14363366                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1464433                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241658                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2298673                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018784                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834240                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.667624                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14243641                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14233163                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9199531                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24895653                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.652508                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369524                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239192                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5804889                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3256                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205833                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7648329                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.600244                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.115778                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3058547     39.99%     39.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049379     26.80%     66.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850757     11.12%     77.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429647      5.62%     83.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450319      5.89%     89.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226620      2.96%     92.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155176      2.03%     94.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89146      1.17%     95.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338738      4.43%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7648329                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239192                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014334                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232362                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757709                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009333                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240448                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338738                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25353516                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36912366                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4344                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 141106                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.861307                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.861307                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.161026                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.161026                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64921925                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19479699                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18722485                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3252                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8613070                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3135600                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2542367                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213719                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1293848                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1229818                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          333678                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9155                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3278619                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17265766                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3135600                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1563496                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3643553                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1124621                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        590052                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1613826                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        98448                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8418252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.529485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.326473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4774699     56.72%     56.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          227118      2.70%     59.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          258887      3.08%     62.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          471174      5.60%     68.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          216378      2.57%     70.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          327294      3.89%     74.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          177986      2.11%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          152199      1.81%     78.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1812517     21.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8418252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364051                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.004601                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3460692                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       542059                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3476301                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35243                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        903954                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       533637                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3387                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20551193                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4762                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        903954                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3649904                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         147147                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       136568                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3318002                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       262670                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19742161                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4549                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        140548                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        76662                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          952                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27637178                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91966929                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91966929                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16976739                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10660379                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4154                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2509                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           676810                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1844345                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       941493                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14059                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       213552                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18540780                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4149                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14927235                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30249                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6276395                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18780303                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          794                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8418252                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.773199                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.928732                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2963837     35.21%     35.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1803065     21.42%     56.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1170532     13.90%     70.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       839958      9.98%     80.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       720907      8.56%     89.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       379244      4.51%     93.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       376715      4.47%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        88858      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        75136      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8418252                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         107962     75.69%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15498     10.87%     86.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19178     13.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12437723     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       210966      1.41%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1642      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1487311      9.96%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       789593      5.29%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14927235                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.733091                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             142641                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009556                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38445607                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24821468                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14488467                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15069876                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        28966                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       724528                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          226                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       239739                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        903954                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          58723                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9294                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18544932                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        65560                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1844345                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       941493                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2476                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6793                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          156                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125835                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       123151                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       248986                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14639288                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1387771                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       287942                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2141855                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2072208                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            754084                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.699660                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14499976                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14488467                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9480377                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26604006                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.682149                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356351                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9950496                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12221174                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6323756                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3355                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216466                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7514298                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626389                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.163770                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2977746     39.63%     39.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2042950     27.19%     66.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       840221     11.18%     78.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       416845      5.55%     83.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       424841      5.65%     89.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       163385      2.17%     91.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       180527      2.40%     93.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94468      1.26%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       373315      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7514298                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9950496                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12221174                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1821568                       # Number of memory references committed
system.switch_cpus1.commit.loads              1119814                       # Number of loads committed
system.switch_cpus1.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1757022                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11010300                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       248662                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       373315                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25685744                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37994645                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 194818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9950496                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12221174                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9950496                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.865592                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.865592                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.155279                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.155279                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65811680                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20021804                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19017339                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3348                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                 8613070                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3185532                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2595029                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       215803                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1300675                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1241028                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          336885                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9579                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3342484                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17380731                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3185532                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1577913                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3855420                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1108963                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        478500                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1637967                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        88069                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8567614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.510316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.324649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4712194     55.00%     55.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          400507      4.67%     59.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          398121      4.65%     64.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          494219      5.77%     70.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          153464      1.79%     71.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          194304      2.27%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          163145      1.90%     76.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          149516      1.75%     77.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1902144     22.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8567614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.369849                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.017948                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3504704                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       451579                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3685398                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        35030                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        890896                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       539337                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          307                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20732863                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1774                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        890896                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3663400                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          53857                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       213600                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3559610                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       186244                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20020528                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        116182                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        49700                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28103867                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93292489                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93292489                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17454795                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10649024                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3728                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1991                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           509374                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1860018                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       960550                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8541                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       341642                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18821070                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3741                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15154142                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31598                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6274577                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18967124                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          199                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8567614                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.768770                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.906636                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3040128     35.48%     35.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1769874     20.66%     56.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1210792     14.13%     70.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       831101      9.70%     79.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       813231      9.49%     89.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       398032      4.65%     94.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       374669      4.37%     98.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        60013      0.70%     99.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        69774      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8567614                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          96120     75.76%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16149     12.73%     88.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14609     11.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12668565     83.60%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       189378      1.25%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1731      0.01%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1500724      9.90%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       793744      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15154142                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.759436                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             126878                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008372                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39034370                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25099511                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14731693                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15281020                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        18406                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       720708                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       237276                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        890896                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          30363                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4674                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18824815                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        40984                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1860018                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       960550                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1974                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3629                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       130441                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       121963                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       252404                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14893021                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1400280                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       261117                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2169022                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2127110                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            768742                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.729119                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14748875                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14731693                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9568101                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27010360                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.710388                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354238                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10153156                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12515742                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6309120                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3542                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       217396                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7676718                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.630351                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.160731                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3023883     39.39%     39.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2095447     27.30%     66.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       851526     11.09%     77.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       461552      6.01%     83.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       408736      5.32%     89.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       166943      2.17%     91.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       188168      2.45%     93.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       109784      1.43%     95.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       370679      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7676718                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10153156                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12515742                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1862583                       # Number of memory references committed
system.switch_cpus2.commit.loads              1139310                       # Number of loads committed
system.switch_cpus2.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1816303                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11266582                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       258660                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       370679                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26130719                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38541470                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2235                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  45456                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10153156                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12515742                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10153156                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.848315                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.848315                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.178808                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.178808                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66849541                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20478148                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19139923                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3536                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8613070                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3115502                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2537796                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       208975                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1260243                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1204781                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          328023                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9227                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3110144                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17228422                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3115502                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1532804                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3791763                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1126963                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        642017                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1521571                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        87315                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8458031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.521042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.309175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4666268     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          331963      3.92%     59.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          269588      3.19%     62.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          651868      7.71%     69.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          173376      2.05%     72.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          233082      2.76%     74.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          161832      1.91%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           94029      1.11%     77.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1876025     22.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8458031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.361718                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.000265                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3245697                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       628392                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3646680                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23481                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        913779                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       529707                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          320                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20648113                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1643                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        913779                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3483491                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         109912                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       174186                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3427520                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       349138                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19917931                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          367                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        139490                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113685                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27848578                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93002270                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93002270                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17069878                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10778654                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4198                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2529                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           978753                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1874908                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       971892                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19537                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       340968                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18808195                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4207                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14905280                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30414                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6489502                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20003883                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          805                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8458031                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.762264                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894594                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2955932     34.95%     34.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1809309     21.39%     56.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1183470     13.99%     70.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       875943     10.36%     80.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       757698      8.96%     89.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       397008      4.69%     94.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       338501      4.00%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        66996      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73174      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8458031                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88355     69.42%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19908     15.64%     85.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19003     14.93%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12389985     83.12%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208196      1.40%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1664      0.01%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1488018      9.98%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       817417      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14905280                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.730542                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127269                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008539                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38426270                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25302084                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14525602                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15032549                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        56792                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       744084                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          346                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          184                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       246811                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           30                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        913779                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          59645                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8159                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18812406                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        42867                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1874908                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       971892                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2514                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6577                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          184                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       125556                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120307                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       245863                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14671181                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1394497                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       234095                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2191387                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2066799                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            796890                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.703363                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14535471                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14525602                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9449943                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26854125                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.686460                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351899                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10003256                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12295122                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6517316                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3402                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212418                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7544252                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.629734                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.145178                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2930241     38.84%     38.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2089033     27.69%     66.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       842165     11.16%     77.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       484677      6.42%     84.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       388268      5.15%     89.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       161808      2.14%     91.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       192333      2.55%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94198      1.25%     95.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       361529      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7544252                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10003256                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12295122                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1855899                       # Number of memory references committed
system.switch_cpus3.commit.loads              1130818                       # Number of loads committed
system.switch_cpus3.commit.membars               1690                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1763649                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11081749                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       250686                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       361529                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25994992                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38539305                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 155039                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10003256                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12295122                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10003256                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.861027                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.861027                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.161404                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.161404                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66004841                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20060172                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19029677                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3398                       # number of misc regfile writes
system.l2.replacements                           9171                       # number of replacements
system.l2.tagsinuse                       8187.646267                       # Cycle average of tags in use
system.l2.total_refs                           724552                       # Total number of references to valid blocks.
system.l2.sampled_refs                          17353                       # Sample count of references to valid blocks.
system.l2.avg_refs                          41.753703                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            62.090358                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     24.457126                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1199.377875                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     25.244893                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1182.098884                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     25.262719                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    493.573398                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     24.402492                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    836.088613                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1400.974790                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1124.092585                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            704.944719                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1085.037815                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007579                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002985                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.146408                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.003082                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.144299                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.003084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.060251                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002979                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.102062                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.171017                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.137218                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.086053                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.132451                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999469                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         7533                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4369                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2844                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3634                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   18387                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5201                       # number of Writeback hits
system.l2.Writeback_hits::total                  5201                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           64                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   206                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         7581                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4433                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2886                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3686                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18593                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         7581                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4433                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2886                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3686                       # number of overall hits
system.l2.overall_hits::total                   18593                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2826                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3133                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1117                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1928                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9166                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2826                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3133                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1117                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1929                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9167                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2826                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3133                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1117                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1929                       # number of overall misses
system.l2.overall_misses::total                  9167                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1994794                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    138778153                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1890172                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    142767539                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1755719                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     50435878                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1656459                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     87384755                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       426663469                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        66539                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         66539                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1994794                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    138778153                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1890172                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    142767539                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1755719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     50435878                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1656459                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     87451294                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        426730008                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1994794                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    138778153                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1890172                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    142767539                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1755719                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     50435878                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1656459                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     87451294                       # number of overall miss cycles
system.l2.overall_miss_latency::total       426730008                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10359                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7502                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3961                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5562                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               27553                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5201                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5201                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           64                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           42                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               207                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10407                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7566                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4003                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5615                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27760                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10407                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7566                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4003                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5615                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27760                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.272806                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.906977                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.417622                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.281999                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.346638                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.332668                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.018868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.004831                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.271548                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.906977                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.414089                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.279041                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.343544                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.330223                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.271548                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.906977                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.414089                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.279041                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.343544                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.330223                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 47495.095238                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 49107.626681                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 48465.948718                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45568.955953                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 43892.975000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45152.979409                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 40401.439024                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45324.043050                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46548.491054                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        66539                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        66539                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 47495.095238                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 49107.626681                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 48465.948718                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45568.955953                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 43892.975000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45152.979409                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 40401.439024                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45335.040954                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46550.671757                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 47495.095238                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 49107.626681                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 48465.948718                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45568.955953                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 43892.975000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45152.979409                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 40401.439024                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45335.040954                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46550.671757                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2744                       # number of writebacks
system.l2.writebacks::total                      2744                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2826                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3133                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1117                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1928                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9166                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2826                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9167                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2826                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9167                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1754903                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    122632697                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1666205                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    124710366                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1528123                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     43986706                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1420448                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     76200510                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    373899958                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        60717                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        60717                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1754903                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    122632697                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1666205                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    124710366                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1528123                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     43986706                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1420448                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     76261227                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    373960675                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1754903                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    122632697                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1666205                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    124710366                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1528123                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     43986706                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1420448                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     76261227                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    373960675                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.272806                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.906977                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.417622                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.281999                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.346638                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.332668                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.004831                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.271548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.906977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.414089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.279041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.343544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.330223                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.271548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.906977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.414089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.279041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.343544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.330223                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41783.404762                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43394.443383                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42723.205128                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39805.415257                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 38203.075000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39379.324978                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 34645.073171                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39523.086100                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40792.053022                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        60717                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        60717                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41783.404762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 43394.443383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42723.205128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39805.415257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 38203.075000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39379.324978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 34645.073171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39534.073095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40794.226574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41783.404762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 43394.443383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42723.205128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39805.415257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 38203.075000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39379.324978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 34645.073171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39534.073095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40794.226574                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               576.583706                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001643316                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1715142.664384                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.944118                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.639588                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.062410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861602                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.924012                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634622                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634622                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634622                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634622                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634622                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634622                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           57                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3221247                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3221247                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3221247                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3221247                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3221247                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3221247                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634679                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634679                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634679                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634679                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634679                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634679                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 56513.105263                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56513.105263                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 56513.105263                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56513.105263                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 56513.105263                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56513.105263                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2327797                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2327797                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2327797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2327797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2327797                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2327797                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 54134.813953                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54134.813953                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 54134.813953                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54134.813953                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 54134.813953                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54134.813953                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10407                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174372575                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10663                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16353.050267                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.178327                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.821673                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899134                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100866                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1127840                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1127840                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778478                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778478                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1725                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1725                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1626                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1626                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1906318                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1906318                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1906318                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1906318                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37203                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37203                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          164                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          164                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37367                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37367                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37367                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37367                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1228192145                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1228192145                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4745144                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4745144                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1232937289                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1232937289                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1232937289                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1232937289                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1165043                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1165043                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778642                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778642                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1626                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1626                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1943685                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1943685                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1943685                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1943685                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031933                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031933                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000211                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000211                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019225                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019225                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019225                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019225                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33013.255517                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33013.255517                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 28933.804878                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28933.804878                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32995.351219                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32995.351219                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32995.351219                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32995.351219                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1260                       # number of writebacks
system.cpu0.dcache.writebacks::total             1260                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26844                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26844                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26960                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26960                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26960                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26960                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10359                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10359                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10407                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10407                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10407                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10407                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    218402732                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    218402732                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       963482                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       963482                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    219366214                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    219366214                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    219366214                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    219366214                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008892                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008892                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005354                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005354                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005354                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005354                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21083.379863                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21083.379863                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20072.541667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20072.541667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21078.717594                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21078.717594                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21078.717594                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21078.717594                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               510.124879                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006658019                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1954675.765049                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.124879                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061098                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.817508                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1613773                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1613773                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1613773                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1613773                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1613773                       # number of overall hits
system.cpu1.icache.overall_hits::total        1613773                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2714463                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2714463                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2714463                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2714463                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2714463                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2714463                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1613826                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1613826                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1613826                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1613826                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1613826                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1613826                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 51216.283019                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51216.283019                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 51216.283019                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51216.283019                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 51216.283019                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51216.283019                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2232731                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2232731                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2232731                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2232731                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2232731                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2232731                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51923.976744                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51923.976744                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51923.976744                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51923.976744                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51923.976744                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51923.976744                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7566                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165339942                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7822                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21137.809000                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.938832                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.061168                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886480                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113520                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1082267                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1082267                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       698086                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        698086                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2397                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2397                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1674                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1674                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1780353                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1780353                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1780353                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1780353                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14866                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14866                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          248                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          248                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15114                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15114                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15114                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15114                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    529395912                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    529395912                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     10411688                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     10411688                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    539807600                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    539807600                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    539807600                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    539807600                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1097133                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1097133                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       698334                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       698334                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1674                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1674                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1795467                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1795467                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1795467                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1795467                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013550                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013550                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000355                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000355                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008418                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008418                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008418                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008418                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35611.187408                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35611.187408                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 41982.612903                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41982.612903                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35715.733757                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35715.733757                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35715.733757                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35715.733757                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1002                       # number of writebacks
system.cpu1.dcache.writebacks::total             1002                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7364                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7364                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          184                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          184                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7548                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7548                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7548                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7548                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7502                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7502                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           64                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7566                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7566                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7566                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7566                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    194518574                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    194518574                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1833083                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1833083                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    196351657                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    196351657                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    196351657                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    196351657                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006838                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006838                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000092                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000092                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004214                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004214                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004214                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004214                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 25928.895495                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25928.895495                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 28641.921875                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28641.921875                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25951.844700                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25951.844700                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25951.844700                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25951.844700                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               506.954437                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007970660                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1980295.992141                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.954437                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.062427                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.812427                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1637912                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1637912                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1637912                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1637912                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1637912                       # number of overall hits
system.cpu2.icache.overall_hits::total        1637912                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           55                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           55                       # number of overall misses
system.cpu2.icache.overall_misses::total           55                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2856717                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2856717                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2856717                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2856717                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2856717                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2856717                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1637967                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1637967                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1637967                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1637967                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1637967                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1637967                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51940.309091                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51940.309091                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51940.309091                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51940.309091                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51940.309091                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51940.309091                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2182322                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2182322                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2182322                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2182322                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2182322                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2182322                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 53227.365854                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53227.365854                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 53227.365854                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53227.365854                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 53227.365854                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53227.365854                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4003                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148894359                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4259                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              34959.934022                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.495107                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.504893                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.873028                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.126972                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1097500                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1097500                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       719438                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        719438                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1914                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1914                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1768                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1768                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1816938                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1816938                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1816938                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1816938                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7984                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7984                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          179                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          179                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         8163                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8163                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         8163                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8163                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    254250329                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    254250329                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6629272                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6629272                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    260879601                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    260879601                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    260879601                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    260879601                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1105484                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1105484                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       719617                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       719617                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1768                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1768                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1825101                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1825101                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1825101                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1825101                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007222                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007222                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000249                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000249                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004473                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004473                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004473                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004473                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31844.981087                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31844.981087                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 37035.039106                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 37035.039106                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31958.789783                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31958.789783                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31958.789783                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31958.789783                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          899                       # number of writebacks
system.cpu2.dcache.writebacks::total              899                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         4023                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         4023                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          137                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          137                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         4160                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4160                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         4160                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4160                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3961                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3961                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           42                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4003                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4003                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4003                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4003                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     85564462                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     85564462                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1152126                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1152126                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     86716588                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     86716588                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     86716588                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     86716588                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003583                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003583                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002193                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002193                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002193                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002193                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21601.732391                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21601.732391                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 27431.571429                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 27431.571429                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21662.899825                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21662.899825                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21662.899825                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21662.899825                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.351605                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004738185                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1947167.025194                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.351605                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063063                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.822679                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1521521                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1521521                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1521521                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1521521                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1521521                       # number of overall hits
system.cpu3.icache.overall_hits::total        1521521                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2419187                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2419187                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2419187                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2419187                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2419187                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2419187                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1521571                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1521571                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1521571                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1521571                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1521571                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1521571                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 48383.740000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 48383.740000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 48383.740000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 48383.740000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 48383.740000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 48383.740000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2002119                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2002119                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2002119                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2002119                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2002119                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2002119                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 47669.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 47669.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 47669.500000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 47669.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 47669.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 47669.500000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5615                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158197154                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5871                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26945.521036                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.717354                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.282646                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881708                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118292                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1058934                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1058934                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       721065                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        721065                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1855                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1855                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1699                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1699                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1779999                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1779999                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1779999                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1779999                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14055                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14055                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          445                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          445                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14500                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14500                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14500                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14500                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    552070676                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    552070676                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     19777127                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     19777127                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    571847803                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    571847803                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    571847803                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    571847803                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1072989                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1072989                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       721510                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       721510                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1699                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1699                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1794499                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1794499                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1794499                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1794499                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013099                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013099                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000617                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000617                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008080                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008080                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008080                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008080                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 39279.308147                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 39279.308147                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 44442.982022                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 44442.982022                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 39437.779517                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 39437.779517                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 39437.779517                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 39437.779517                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       111460                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 37153.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2040                       # number of writebacks
system.cpu3.dcache.writebacks::total             2040                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8493                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8493                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          392                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          392                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8885                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8885                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8885                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8885                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5562                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5562                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5615                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5615                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5615                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5615                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    129108344                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    129108344                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1304760                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1304760                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    130413104                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    130413104                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    130413104                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    130413104                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005184                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005184                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003129                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003129                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003129                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003129                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 23212.575333                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 23212.575333                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 24618.113208                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 24618.113208                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 23225.842208                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23225.842208                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 23225.842208                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23225.842208                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
