Timing Analyzer report for Elevador_BetaV2
Wed May 17 18:04:18 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLK'
 22. Slow 1200mV 0C Model Hold: 'CLK'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLK'
 30. Fast 1200mV 0C Model Hold: 'CLK'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Elevador_BetaV2                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C6                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 177.05 MHz ; 177.05 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -4.648 ; -90.941            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.321 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.000 ; -46.696                          ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.648 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.058     ; 5.618      ;
; -4.312 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.042      ; 5.349      ;
; -4.312 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.042      ; 5.349      ;
; -4.312 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.042      ; 5.349      ;
; -4.312 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.042      ; 5.349      ;
; -4.234 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; 0.024      ; 5.253      ;
; -4.173 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; CLK          ; CLK         ; 1.000        ; 0.048      ; 5.216      ;
; -4.172 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; CLK          ; CLK         ; 1.000        ; 0.048      ; 5.215      ;
; -4.166 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; CLK          ; CLK         ; 1.000        ; 0.048      ; 5.209      ;
; -4.165 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; CLK          ; CLK         ; 1.000        ; 0.048      ; 5.208      ;
; -4.065 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.021      ; 5.081      ;
; -4.065 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.021      ; 5.081      ;
; -4.065 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.021      ; 5.081      ;
; -3.949 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.T                                                                                          ; CLK          ; CLK         ; 1.000        ; 0.050      ; 4.994      ;
; -3.785 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 1.000        ; 0.050      ; 4.830      ;
; -3.785 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.050      ; 4.830      ;
; -3.517 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.444      ;
; -3.517 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.444      ;
; -3.517 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.444      ;
; -3.517 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.444      ;
; -3.502 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.292      ; 4.789      ;
; -3.502 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.292      ; 4.789      ;
; -3.502 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.292      ; 4.789      ;
; -3.502 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.292      ; 4.789      ;
; -3.448 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.375      ;
; -3.448 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.375      ;
; -3.448 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.375      ;
; -3.448 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.375      ;
; -3.433 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.292      ; 4.720      ;
; -3.433 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.292      ; 4.720      ;
; -3.433 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.292      ; 4.720      ;
; -3.433 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.292      ; 4.720      ;
; -3.401 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.328      ;
; -3.401 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.328      ;
; -3.401 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.328      ;
; -3.401 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.328      ;
; -3.386 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.292      ; 4.673      ;
; -3.386 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.292      ; 4.673      ;
; -3.386 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.292      ; 4.673      ;
; -3.386 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.292      ; 4.673      ;
; -3.384 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.250      ; 4.662      ;
; -3.384 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.250      ; 4.662      ;
; -3.382 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.665      ;
; -3.338 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.265      ;
; -3.338 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.265      ;
; -3.338 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.265      ;
; -3.338 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.265      ;
; -3.323 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.292      ; 4.610      ;
; -3.323 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.292      ; 4.610      ;
; -3.323 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.292      ; 4.610      ;
; -3.323 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.292      ; 4.610      ;
; -3.315 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.250      ; 4.593      ;
; -3.315 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.250      ; 4.593      ;
; -3.313 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.596      ;
; -3.268 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.250      ; 4.546      ;
; -3.268 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.250      ; 4.546      ;
; -3.266 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.549      ;
; -3.205 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.250      ; 4.483      ;
; -3.205 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.250      ; 4.483      ;
; -3.203 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.486      ;
; -3.194 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.121      ;
; -3.194 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.121      ;
; -3.194 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.121      ;
; -3.194 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.121      ;
; -3.179 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.292      ; 4.466      ;
; -3.179 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.292      ; 4.466      ;
; -3.179 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.292      ; 4.466      ;
; -3.179 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.292      ; 4.466      ;
; -3.061 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.250      ; 4.339      ;
; -3.061 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.250      ; 4.339      ;
; -3.059 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.342      ;
; -2.721 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.184     ; 3.565      ;
; -2.417 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.184     ; 3.261      ;
; -2.415 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.326      ;
; -2.415 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.326      ;
; -2.415 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.326      ;
; -2.415 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.084     ; 3.326      ;
; -2.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.300      ; 3.654      ;
; -2.316 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.102     ; 3.209      ;
; -2.311 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.300      ; 3.606      ;
; -2.291 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.078     ; 3.208      ;
; -2.288 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.078     ; 3.205      ;
; -2.283 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.078     ; 3.200      ;
; -2.283 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.078     ; 3.200      ;
; -2.282 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.209      ;
; -2.282 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.209      ;
; -2.282 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.209      ;
; -2.282 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.068     ; 3.209      ;
; -2.267 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.292      ; 3.554      ;
; -2.267 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.292      ; 3.554      ;
; -2.267 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.292      ; 3.554      ;
; -2.267 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.292      ; 3.554      ;
; -2.234 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.300      ; 3.529      ;
; -2.218 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.300      ; 3.513      ;
; -2.198 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.184     ; 3.042      ;
; -2.169 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.184     ; 3.013      ;
; -2.149 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.250      ; 3.427      ;
; -2.149 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.250      ; 3.427      ;
; -2.147 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.255      ; 3.430      ;
; -2.145 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.105     ; 3.035      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.321 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.381      ; 0.889      ;
; 0.341 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.T                                                                                          ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.T                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.577      ;
; 0.342 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.368 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.603      ;
; 0.368 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.589      ;
; 0.369 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.590      ;
; 0.369 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.590      ;
; 0.369 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.590      ;
; 0.370 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.591      ;
; 0.371 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.592      ;
; 0.390 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.610      ;
; 0.394 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.615      ;
; 0.394 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.615      ;
; 0.402 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.623      ;
; 0.406 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.627      ;
; 0.408 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.629      ;
; 0.410 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.631      ;
; 0.553 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.788      ;
; 0.555 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.790      ;
; 0.572 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.792      ;
; 0.574 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.794      ;
; 0.575 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.796      ;
; 0.577 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.798      ;
; 0.578 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.813      ;
; 0.579 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.800      ;
; 0.585 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.806      ;
; 0.594 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.814      ;
; 0.623 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.381      ; 1.191      ;
; 0.691 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.926      ;
; 0.703 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.021     ; 0.869      ;
; 0.720 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.024     ; 0.883      ;
; 0.766 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.001      ;
; 0.793 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.029      ;
; 0.806 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.381      ; 1.374      ;
; 0.827 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.062      ;
; 0.830 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.065      ;
; 0.835 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.071      ;
; 0.844 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.079      ;
; 0.846 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.066      ;
; 0.847 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.082      ;
; 0.850 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.381      ; 1.418      ;
; 0.855 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.090      ;
; 0.861 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.081      ;
; 0.861 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.081      ;
; 0.863 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.083      ;
; 0.865 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.381      ; 1.433      ;
; 0.890 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.443      ; 1.490      ;
; 0.899 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.021     ; 1.065      ;
; 0.905 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.140      ;
; 0.908 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.143      ;
; 0.935 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.021     ; 1.101      ;
; 0.939 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.T                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.177      ;
; 0.942 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.177      ;
; 0.956 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.176      ;
; 0.961 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.T                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.199      ;
; 0.963 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.198      ;
; 0.969 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.381      ; 1.537      ;
; 0.973 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.193      ;
; 0.976 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.087      ; 1.220      ;
; 0.988 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.223      ;
; 0.994 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.443      ; 1.594      ;
; 1.026 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.261      ;
; 1.031 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.381      ; 1.599      ;
; 1.038 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.443      ; 1.638      ;
; 1.047 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.T                                                                                          ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.280      ;
; 1.102 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.329      ;
; 1.112 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.339      ;
; 1.121 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.348      ;
; 1.125 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.363      ;
; 1.169 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.404      ;
; 1.174 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.412      ;
; 1.176 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.411      ;
; 1.205 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 0.000        ; 0.013      ; 1.405      ;
; 1.211 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.443      ; 1.811      ;
; 1.270 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.T                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.508      ;
; 1.290 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.087      ; 1.534      ;
; 1.312 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.087      ; 1.556      ;
; 1.314 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.541      ;
; 1.316 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.443      ; 1.916      ;
; 1.330 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.381      ; 1.898      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 196.08 MHz ; 196.08 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -4.100 ; -79.290           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.296 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -46.696                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.100 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.053     ; 5.067      ;
; -3.815 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.048      ; 4.858      ;
; -3.815 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.048      ; 4.858      ;
; -3.815 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.048      ; 4.858      ;
; -3.815 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.048      ; 4.858      ;
; -3.730 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; 0.031      ; 4.756      ;
; -3.646 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; CLK          ; CLK         ; 1.000        ; 0.054      ; 4.695      ;
; -3.643 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; CLK          ; CLK         ; 1.000        ; 0.054      ; 4.692      ;
; -3.641 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; CLK          ; CLK         ; 1.000        ; 0.054      ; 4.690      ;
; -3.641 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; CLK          ; CLK         ; 1.000        ; 0.054      ; 4.690      ;
; -3.564 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.029      ; 4.588      ;
; -3.564 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.029      ; 4.588      ;
; -3.564 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.029      ; 4.588      ;
; -3.464 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.T                                                                                          ; CLK          ; CLK         ; 1.000        ; 0.056      ; 4.515      ;
; -3.304 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 1.000        ; 0.056      ; 4.355      ;
; -3.303 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.056      ; 4.354      ;
; -3.035 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.967      ;
; -3.035 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.967      ;
; -3.035 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.967      ;
; -3.035 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.967      ;
; -3.024 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.265      ; 4.284      ;
; -3.024 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.265      ; 4.284      ;
; -3.024 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.265      ; 4.284      ;
; -3.024 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.265      ; 4.284      ;
; -2.981 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.913      ;
; -2.981 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.913      ;
; -2.981 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.913      ;
; -2.981 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.913      ;
; -2.959 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.265      ; 4.219      ;
; -2.959 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.265      ; 4.219      ;
; -2.959 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.265      ; 4.219      ;
; -2.959 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.265      ; 4.219      ;
; -2.945 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.877      ;
; -2.945 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.877      ;
; -2.945 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.877      ;
; -2.945 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.877      ;
; -2.911 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.265      ; 4.171      ;
; -2.911 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.265      ; 4.171      ;
; -2.911 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.265      ; 4.171      ;
; -2.911 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.265      ; 4.171      ;
; -2.909 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.215      ; 4.144      ;
; -2.909 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.215      ; 4.144      ;
; -2.908 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.219      ; 4.147      ;
; -2.876 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.808      ;
; -2.876 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.808      ;
; -2.876 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.808      ;
; -2.876 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.808      ;
; -2.871 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.215      ; 4.106      ;
; -2.871 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.215      ; 4.106      ;
; -2.871 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.219      ; 4.110      ;
; -2.865 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.265      ; 4.125      ;
; -2.865 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.265      ; 4.125      ;
; -2.865 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.265      ; 4.125      ;
; -2.865 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.265      ; 4.125      ;
; -2.835 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.215      ; 4.070      ;
; -2.835 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.215      ; 4.070      ;
; -2.835 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.219      ; 4.074      ;
; -2.750 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.215      ; 3.985      ;
; -2.750 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.215      ; 3.985      ;
; -2.749 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.219      ; 3.988      ;
; -2.743 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.675      ;
; -2.743 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.675      ;
; -2.743 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.675      ;
; -2.743 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.675      ;
; -2.732 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.265      ; 3.992      ;
; -2.732 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.265      ; 3.992      ;
; -2.732 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.265      ; 3.992      ;
; -2.732 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.265      ; 3.992      ;
; -2.621 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.215      ; 3.856      ;
; -2.621 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.215      ; 3.856      ;
; -2.621 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.219      ; 3.860      ;
; -2.372 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.177     ; 3.215      ;
; -2.092 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.177     ; 2.935      ;
; -2.091 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.010      ;
; -2.091 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.010      ;
; -2.091 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.010      ;
; -2.091 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 3.010      ;
; -2.002 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.093     ; 2.904      ;
; -1.991 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.273      ; 3.259      ;
; -1.955 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.070     ; 2.880      ;
; -1.955 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.070     ; 2.880      ;
; -1.948 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.070     ; 2.873      ;
; -1.948 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.070     ; 2.873      ;
; -1.939 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.273      ; 3.207      ;
; -1.936 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.868      ;
; -1.936 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.868      ;
; -1.936 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.868      ;
; -1.936 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.868      ;
; -1.914 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.265      ; 3.174      ;
; -1.914 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.265      ; 3.174      ;
; -1.914 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.265      ; 3.174      ;
; -1.914 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.265      ; 3.174      ;
; -1.879 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.177     ; 2.722      ;
; -1.879 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.273      ; 3.147      ;
; -1.860 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.177     ; 2.703      ;
; -1.857 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.273      ; 3.125      ;
; -1.836 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.095     ; 2.736      ;
; -1.836 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.095     ; 2.736      ;
; -1.836 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.095     ; 2.736      ;
; -1.826 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.215      ; 3.061      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.296 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.T                                                                                          ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.T                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.511      ;
; 0.296 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.511      ;
; 0.297 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.316 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.340      ; 0.825      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.324 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.539      ;
; 0.328 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.529      ;
; 0.328 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.529      ;
; 0.329 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.530      ;
; 0.329 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.530      ;
; 0.329 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.530      ;
; 0.330 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.531      ;
; 0.347 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.547      ;
; 0.355 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.556      ;
; 0.358 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.559      ;
; 0.360 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.561      ;
; 0.368 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.569      ;
; 0.370 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.571      ;
; 0.372 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.573      ;
; 0.494 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.709      ;
; 0.498 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.712      ;
; 0.514 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.714      ;
; 0.514 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.715      ;
; 0.515 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.716      ;
; 0.516 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.716      ;
; 0.517 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.732      ;
; 0.517 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.718      ;
; 0.521 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.722      ;
; 0.532 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.732      ;
; 0.593 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.340      ; 1.102      ;
; 0.625 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.840      ;
; 0.667 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.029     ; 0.807      ;
; 0.680 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.031     ; 0.818      ;
; 0.699 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.913      ;
; 0.719 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.934      ;
; 0.739 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.954      ;
; 0.744 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.959      ;
; 0.752 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.967      ;
; 0.755 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.970      ;
; 0.757 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.972      ;
; 0.759 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.959      ;
; 0.762 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.340      ; 1.271      ;
; 0.765 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.965      ;
; 0.765 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.965      ;
; 0.772 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.986      ;
; 0.772 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.972      ;
; 0.786 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.338      ; 1.293      ;
; 0.787 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.401      ; 1.332      ;
; 0.810 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.340      ; 1.319      ;
; 0.814 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.028      ;
; 0.816 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.030      ;
; 0.840 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.055      ;
; 0.848 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.048      ;
; 0.849 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.T                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.066      ;
; 0.857 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.029     ; 0.997      ;
; 0.861 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.T                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.078      ;
; 0.861 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.061      ;
; 0.868 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.083      ;
; 0.873 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.338      ; 1.380      ;
; 0.874 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.401      ; 1.419      ;
; 0.889 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.112      ;
; 0.890 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.029     ; 1.030      ;
; 0.894 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.108      ;
; 0.928 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.142      ;
; 0.943 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.401      ; 1.488      ;
; 0.949 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.T                                                                                          ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.161      ;
; 0.957 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.338      ; 1.464      ;
; 0.975 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.182      ;
; 0.989 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.196      ;
; 1.000 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.207      ;
; 1.035 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.251      ;
; 1.043 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.257      ;
; 1.048 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.262      ;
; 1.068 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.284      ;
; 1.080 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 0.000        ; 0.004      ; 1.253      ;
; 1.108 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.401      ; 1.653      ;
; 1.140 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.T                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.357      ;
; 1.174 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.381      ;
; 1.178 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.401      ;
; 1.198 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.401      ; 1.743      ;
; 1.199 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.422      ;
; 1.208 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.338      ; 1.715      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -1.956 ; -37.870           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.154 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -45.142                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.956 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.929      ;
; -1.779 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.018      ; 2.784      ;
; -1.779 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.018      ; 2.784      ;
; -1.779 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.018      ; 2.784      ;
; -1.779 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.018      ; 2.784      ;
; -1.724 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; 0.008      ; 2.719      ;
; -1.711 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; CLK          ; CLK         ; 1.000        ; 0.022      ; 2.720      ;
; -1.707 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; CLK          ; CLK         ; 1.000        ; 0.022      ; 2.716      ;
; -1.707 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; CLK          ; CLK         ; 1.000        ; 0.022      ; 2.716      ;
; -1.703 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; CLK          ; CLK         ; 1.000        ; 0.022      ; 2.712      ;
; -1.622 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.008      ; 2.617      ;
; -1.622 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.008      ; 2.617      ;
; -1.622 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.008      ; 2.617      ;
; -1.590 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.T                                                                                          ; CLK          ; CLK         ; 1.000        ; 0.022      ; 2.599      ;
; -1.581 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.525      ;
; -1.581 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.525      ;
; -1.581 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.525      ;
; -1.581 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.525      ;
; -1.551 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.160      ; 2.698      ;
; -1.551 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.160      ; 2.698      ;
; -1.551 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.160      ; 2.698      ;
; -1.551 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.160      ; 2.698      ;
; -1.537 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.481      ;
; -1.537 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.481      ;
; -1.537 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.481      ;
; -1.537 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.481      ;
; -1.509 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.453      ;
; -1.509 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.453      ;
; -1.509 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.453      ;
; -1.509 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.453      ;
; -1.507 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.160      ; 2.654      ;
; -1.507 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.160      ; 2.654      ;
; -1.507 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.160      ; 2.654      ;
; -1.507 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.160      ; 2.654      ;
; -1.495 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.642      ;
; -1.495 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.642      ;
; -1.493 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.141      ; 2.643      ;
; -1.492 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 1.000        ; 0.022      ; 2.501      ;
; -1.491 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.022      ; 2.500      ;
; -1.479 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.160      ; 2.626      ;
; -1.479 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.160      ; 2.626      ;
; -1.479 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.160      ; 2.626      ;
; -1.479 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.160      ; 2.626      ;
; -1.474 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.418      ;
; -1.474 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.418      ;
; -1.474 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.418      ;
; -1.474 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.418      ;
; -1.451 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.598      ;
; -1.451 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.598      ;
; -1.449 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.141      ; 2.599      ;
; -1.444 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.160      ; 2.591      ;
; -1.444 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.160      ; 2.591      ;
; -1.444 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.160      ; 2.591      ;
; -1.444 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.160      ; 2.591      ;
; -1.423 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.570      ;
; -1.423 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.570      ;
; -1.421 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.141      ; 2.571      ;
; -1.395 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.339      ;
; -1.395 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.339      ;
; -1.395 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.339      ;
; -1.395 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.339      ;
; -1.388 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.535      ;
; -1.388 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.535      ;
; -1.386 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.141      ; 2.536      ;
; -1.365 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.160      ; 2.512      ;
; -1.365 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.160      ; 2.512      ;
; -1.365 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.160      ; 2.512      ;
; -1.365 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.160      ; 2.512      ;
; -1.309 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.456      ;
; -1.309 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.456      ;
; -1.307 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.141      ; 2.457      ;
; -1.105 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.103     ; 2.011      ;
; -0.934 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.103     ; 1.840      ;
; -0.911 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.164      ; 2.062      ;
; -0.910 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.848      ;
; -0.910 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.848      ;
; -0.910 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.848      ;
; -0.910 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 1.848      ;
; -0.883 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.042     ; 1.828      ;
; -0.883 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.042     ; 1.828      ;
; -0.883 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.042     ; 1.828      ;
; -0.883 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.042     ; 1.828      ;
; -0.878 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.164      ; 2.029      ;
; -0.873 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.059     ; 1.801      ;
; -0.853 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.161      ; 2.001      ;
; -0.853 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.161      ; 2.001      ;
; -0.853 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.161      ; 2.001      ;
; -0.853 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.161      ; 2.001      ;
; -0.834 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.045     ; 1.776      ;
; -0.833 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.164      ; 1.984      ;
; -0.832 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.164      ; 1.983      ;
; -0.829 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.045     ; 1.771      ;
; -0.829 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.045     ; 1.771      ;
; -0.826 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.045     ; 1.768      ;
; -0.802 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.042     ; 1.747      ;
; -0.802 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.042     ; 1.747      ;
; -0.802 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.042     ; 1.747      ;
; -0.802 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.042     ; 1.747      ;
; -0.797 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.945      ;
; -0.797 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.945      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.154 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.226      ; 0.484      ;
; 0.178 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.T                                                                                          ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.T                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.307      ;
; 0.187 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.321      ;
; 0.194 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.200 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.320      ;
; 0.205 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.327      ;
; 0.210 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.330      ;
; 0.213 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.333      ;
; 0.218 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.338      ;
; 0.221 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.341      ;
; 0.296 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.424      ;
; 0.297 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.426      ;
; 0.306 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.308 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.439      ;
; 0.313 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.433      ;
; 0.315 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.435      ;
; 0.318 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.438      ;
; 0.328 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.226      ; 0.658      ;
; 0.367 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.495      ;
; 0.379 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.008     ; 0.475      ;
; 0.386 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.008     ; 0.482      ;
; 0.409 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.538      ;
; 0.415 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.226      ; 0.745      ;
; 0.421 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.550      ;
; 0.437 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.226      ; 0.767      ;
; 0.444 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.573      ;
; 0.445 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.573      ;
; 0.448 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.576      ;
; 0.455 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.585      ;
; 0.458 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.586      ;
; 0.461 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.589      ;
; 0.465 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.586      ;
; 0.468 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.588      ;
; 0.479 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.008     ; 0.575      ;
; 0.482 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.611      ;
; 0.486 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.812      ;
; 0.487 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.616      ;
; 0.495 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.T                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.624      ;
; 0.499 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.008     ; 0.595      ;
; 0.502 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.246      ; 0.832      ;
; 0.514 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.642      ;
; 0.515 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.648      ;
; 0.515 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.643      ;
; 0.518 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.648      ;
; 0.531 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.857      ;
; 0.531 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.T                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.661      ;
; 0.542 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.671      ;
; 0.546 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.872      ;
; 0.552 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.246      ; 0.882      ;
; 0.558 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.246      ; 0.888      ;
; 0.560 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.T                                                                                          ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.689      ;
; 0.600 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.729      ;
; 0.609 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.733      ;
; 0.616 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.740      ;
; 0.617 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.741      ;
; 0.629 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.758      ;
; 0.632 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A2                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.761      ;
; 0.639 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A4                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A1                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.768      ;
; 0.653 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.246      ; 0.983      ;
; 0.675 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 0.000        ; 0.019      ; 0.798      ;
; 0.677 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.810      ;
; 0.694 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.827      ;
; 0.697 ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.A3                                                                                         ; Elevador_Movimento:inst|Mov_Elevador:inst|fstate.T                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.826      ;
; 0.713 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.246      ; 1.043      ;
; 0.735 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.859      ;
; 0.744 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.877      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.648  ; 0.154 ; N/A      ; N/A     ; -3.000              ;
;  CLK             ; -4.648  ; 0.154 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -90.941 ; 0.0   ; 0.0      ; 0.0     ; -46.696             ;
;  CLK             ; -90.941 ; 0.000 ; N/A      ; N/A     ; -46.696             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Menor         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Igual         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Maior         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OA            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OB            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OC            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OF            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OG            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Enable        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rd            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FIFO[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FIFO[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FIFO[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; BE[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BE[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BE[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BE[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BE[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Menor         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Igual         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Maior         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OB            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OF            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; OG            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Enable        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Rd            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; FIFO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; FIFO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; FIFO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Menor         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Igual         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Maior         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OB            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OF            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; OG            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Enable        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Rd            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; FIFO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; FIFO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; FIFO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Menor         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Igual         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Maior         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OB            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OF            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; OG            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Enable        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rd            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FIFO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FIFO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FIFO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 1116     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 1116     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 80    ; 80   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK    ; CLK   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BC[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Enable      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FIFO[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FIFO[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FIFO[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Igual       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Maior       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Menor       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OC          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OD          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OE          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OF          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OG          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rd          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BC[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Enable      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FIFO[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FIFO[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FIFO[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Igual       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Maior       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Menor       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OC          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OD          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OE          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OF          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OG          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rd          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed May 17 18:04:14 2023
Info: Command: quartus_sta Elevador_BetaV2 -c Elevador_BetaV2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Elevador_BetaV2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.648
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.648             -90.941 CLK 
Info (332146): Worst-case hold slack is 0.321
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.321               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -46.696 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.100
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.100             -79.290 CLK 
Info (332146): Worst-case hold slack is 0.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.296               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -46.696 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.956
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.956             -37.870 CLK 
Info (332146): Worst-case hold slack is 0.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.154               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -45.142 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4765 megabytes
    Info: Processing ended: Wed May 17 18:04:18 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


