// Seed: 1544224320
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  parameter real [|  -1 'b0 : -1 'd0] id_4 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd84
) (
    id_1,
    id_2
);
  inout tri id_2;
  input wire id_1;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  logic _id_3;
  ;
  parameter id_4[id_3 : 1] = -1 & 1 + 1 - 1;
  wire id_5;
  wire id_6;
endmodule
