

================================================================
== Vitis HLS Report for 'single_lin_process_1'
================================================================
* Date:           Thu Jan 26 10:27:39 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cl_2f
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       41|      346|  0.410 us|  3.460 us|   41|  346|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                           |                                                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_read_lin_reg_1_fu_421                                  |read_lin_reg_1                                  |        8|        8|  80.000 ns|  80.000 ns|    2|    2|      yes|
        |grp_single_lin_process_1_Pipeline_VITIS_LOOP_178_1_fu_432  |single_lin_process_1_Pipeline_VITIS_LOOP_178_1  |       12|       42|   0.120 us|   0.420 us|   12|   42|       no|
        |grp_write_lin_ddr_1_fu_444                                 |write_lin_ddr_1                                 |      138|      235|   1.380 us|   2.350 us|  138|  235|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       28|       28|         1|          -|          -|    28|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    120|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|    1059|   1476|    0|
|Memory           |        0|    -|      17|      5|    0|
|Multiplexer      |        -|    -|       -|    849|    -|
|Register         |        -|    -|     248|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1324|   2450|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |grp_read_lin_reg_1_fu_421                                  |read_lin_reg_1                                  |        0|   0|   37|    87|    0|
    |grp_single_lin_process_1_Pipeline_VITIS_LOOP_178_1_fu_432  |single_lin_process_1_Pipeline_VITIS_LOOP_178_1  |        0|   0|  265|   343|    0|
    |grp_write_lin_ddr_1_fu_444                                 |write_lin_ddr_1                                 |        0|   0|  757|  1046|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                      |                                                |        0|   0| 1059|  1476|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory        |                         Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |PLIN_Ctrl_run_state_U  |single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W  |        0|   1|   1|    0|    10|    1|     1|           10|
    |lin_frame_U            |single_lin_process_1_lin_frame_RAM_AUTO_1R1W            |        0|  16|   4|    0|    28|    8|     1|          224|
    +-----------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                  |                                                        |        0|  17|   5|    0|    38|    9|     2|          234|
    +-----------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |add_ln195_fu_709_p2                   |         +|   0|  0|   7|           5|           3|
    |add_ln202_fu_610_p2                   |         +|   0|  0|  32|          32|           1|
    |add_ln89_1_fu_525_p2                  |         +|   0|  0|  32|          32|           5|
    |empty_70_fu_491_p2                    |         +|   0|  0|   7|           5|           1|
    |grp_fu_454_p2                         |         +|   0|  0|  32|          32|           3|
    |ap_block_state40                      |       and|   0|  0|   1|           1|           1|
    |ap_block_state70_on_subcall_done      |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op152_writeresp_state40  |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op240_call_state70       |       and|   0|  0|   1|           1|           1|
    |exitcond1_fu_485_p2                   |      icmp|   0|  0|   2|           5|           4|
    |icmp_ln166_fu_570_p2                  |      icmp|   0|  0|   2|           3|           1|
    |icmp_ln169_fu_585_p2                  |      icmp|   0|  0|   1|           2|           1|
    |ap_block_state34_io                   |        or|   0|  0|   1|           1|           1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0| 120|         121|          24|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |PLIN_Ctrl_run_state_address0      |   13|          3|    4|         12|
    |PLIN_Ctrl_run_state_d0            |   13|          3|    1|          3|
    |ap_NS_fsm                         |  318|         71|    1|         71|
    |empty_fu_162                      |    9|          2|    5|         10|
    |grp_read_lin_reg_1_fu_421_offset  |   17|          4|    5|         20|
    |lin_addr_blk_n_AR                 |    9|          2|    1|          2|
    |lin_addr_blk_n_AW                 |    9|          2|    1|          2|
    |lin_addr_blk_n_B                  |    9|          2|    1|          2|
    |lin_addr_blk_n_R                  |    9|          2|    1|          2|
    |lin_addr_blk_n_W                  |    9|          2|    1|          2|
    |lin_frame_address0                |   49|         12|    5|         60|
    |lin_frame_address1                |   37|          9|    5|         45|
    |lin_frame_ce0                     |   17|          4|    1|          4|
    |lin_frame_d0                      |   33|          8|    8|         64|
    |lin_frame_d1                      |   37|          9|    8|         72|
    |lin_frame_we0                     |   13|          3|    1|          3|
    |m_axi_lin_addr_ARADDR             |   13|          3|   32|         96|
    |m_axi_lin_addr_ARBURST            |   13|          3|    2|          6|
    |m_axi_lin_addr_ARCACHE            |   13|          3|    4|         12|
    |m_axi_lin_addr_ARID               |   13|          3|    1|          3|
    |m_axi_lin_addr_ARLEN              |   13|          3|   32|         96|
    |m_axi_lin_addr_ARLOCK             |   13|          3|    2|          6|
    |m_axi_lin_addr_ARPROT             |   13|          3|    3|          9|
    |m_axi_lin_addr_ARQOS              |   13|          3|    4|         12|
    |m_axi_lin_addr_ARREGION           |   13|          3|    4|         12|
    |m_axi_lin_addr_ARSIZE             |   13|          3|    3|          9|
    |m_axi_lin_addr_ARUSER             |   13|          3|    1|          3|
    |m_axi_lin_addr_ARVALID            |   13|          3|    1|          3|
    |m_axi_lin_addr_AWADDR             |   17|          4|   32|        128|
    |m_axi_lin_addr_RREADY             |   13|          3|    1|          3|
    |m_axi_lin_addr_WDATA              |   17|          4|   32|        128|
    |m_axi_ps_ddr_ARVALID              |    9|          2|    1|          2|
    |m_axi_ps_ddr_AWVALID              |    9|          2|    1|          2|
    |m_axi_ps_ddr_BREADY               |    9|          2|    1|          2|
    |m_axi_ps_ddr_RREADY               |    9|          2|    1|          2|
    |m_axi_ps_ddr_WVALID               |    9|          2|    1|          2|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  849|        195|  208|        910|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |EN_cast_reg_786                                                         |   4|   0|    8|          4|
    |PLIN_Ctrl_run_state_addr_reg_794                                        |   4|   0|    4|          0|
    |PLIN_Ctrl_run_state_load_reg_799                                        |   1|   0|    1|          0|
    |PL_Data_0                                                               |   6|   0|    6|          0|
    |PL_Data_1                                                               |   4|   0|    4|          0|
    |ap_CS_fsm                                                               |  70|   0|   70|          0|
    |empty_fu_162                                                            |   5|   0|    5|          0|
    |grp_read_lin_reg_1_fu_421_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_single_lin_process_1_Pipeline_VITIS_LOOP_178_1_fu_432_ap_start_reg  |   1|   0|    1|          0|
    |grp_write_lin_ddr_1_fu_444_ap_start_reg                                 |   1|   0|    1|          0|
    |icmp_ln166_reg_831                                                      |   1|   0|    1|          0|
    |icmp_ln169_reg_835                                                      |   1|   0|    1|          0|
    |internal_lin_counter                                                    |  32|   0|   32|          0|
    |reg_469                                                                 |  30|   0|   30|          0|
    |reg_status_reg_803                                                      |   8|   0|    8|          0|
    |trunc_ln142_reg_810                                                     |   1|   0|    1|          0|
    |trunc_ln191_reg_870                                                     |   8|   0|    8|          0|
    |trunc_ln1_reg_865                                                       |   8|   0|    8|          0|
    |trunc_ln7_reg_845                                                       |   8|   0|    8|          0|
    |trunc_ln89_1_reg_814                                                    |  30|   0|   30|          0|
    |trunc_ln8_reg_850                                                       |   8|   0|    8|          0|
    |trunc_ln9_reg_855                                                       |   8|   0|    8|          0|
    |trunc_ln_reg_860                                                        |   8|   0|    8|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   | 248|   0|  252|          4|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|m_axi_lin_addr_AWVALID   |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWREADY   |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWADDR    |  out|   32|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWID      |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWLEN     |  out|   32|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWSIZE    |  out|    3|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWBURST   |  out|    2|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWLOCK    |  out|    2|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWCACHE   |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWPROT    |  out|    3|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWQOS     |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWREGION  |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWUSER    |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WVALID    |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WREADY    |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WDATA     |  out|   32|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WSTRB     |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WLAST     |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WID       |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WUSER     |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARVALID   |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARREADY   |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARADDR    |  out|   32|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARID      |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARLEN     |  out|   32|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARSIZE    |  out|    3|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARBURST   |  out|    2|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARLOCK    |  out|    2|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARCACHE   |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARPROT    |  out|    3|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARQOS     |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARREGION  |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARUSER    |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RVALID    |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RREADY    |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RDATA     |   in|   32|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RLAST     |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RID       |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RFIFONUM  |   in|    9|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RUSER     |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RRESP     |   in|    2|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_BVALID    |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_BREADY    |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_BRESP     |   in|    2|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_BID       |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_BUSER     |   in|    1|       m_axi|              lin_addr|       pointer|
|linbase                  |   in|   32|     ap_none|               linbase|        scalar|
|m_axi_ps_ddr_AWVALID     |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWREADY     |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWADDR      |  out|   32|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWID        |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWLEN       |  out|   32|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWSIZE      |  out|    3|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWBURST     |  out|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWLOCK      |  out|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWCACHE     |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWPROT      |  out|    3|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWQOS       |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWREGION    |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWUSER      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WVALID      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WREADY      |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WDATA       |  out|    8|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WSTRB       |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WLAST       |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WID         |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WUSER       |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARVALID     |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARREADY     |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARADDR      |  out|   32|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARID        |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARLEN       |  out|   32|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARSIZE      |  out|    3|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARBURST     |  out|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARLOCK      |  out|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARCACHE     |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARPROT      |  out|    3|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARQOS       |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARREGION    |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARUSER      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RVALID      |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RREADY      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RDATA       |   in|    8|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RLAST       |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RID         |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RFIFONUM    |   in|   11|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RUSER       |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RRESP       |   in|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BVALID      |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BREADY      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BRESP       |   in|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BID         |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BUSER       |   in|    1|       m_axi|                ps_ddr|       pointer|
|ddr                      |   in|   32|     ap_none|                   ddr|        scalar|
|timestamp                |   in|   64|     ap_none|             timestamp|        scalar|
|EN                       |   in|    4|     ap_none|                    EN|        scalar|
|received_lin             |  out|   32|      ap_vld|          received_lin|       pointer|
|received_lin_ap_vld      |  out|    1|      ap_vld|          received_lin|       pointer|
+-------------------------+-----+-----+------------+----------------------+--------------+

